#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Wed Jun 23 12:46:43 2021
# Process ID: 1941914
# Current directory: /home/engin
# Command line: vivado
# Log file: /home/engin/vivado.log
# Journal file: /home/engin/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/engin/nekoichiarticle/part16/nekoichi.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/engin/StorageA/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 7564.051 ; gain = 177.152 ; free physical = 15701 ; free virtual = 75556
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 16:10:50 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 16:13:35 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 16:16:19 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 16:20:39 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name rasterqueue
set_property -dict [list CONFIG.Component_Name {rasterqueue} CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Input_Data_Width {128} CONFIG.Input_Depth {64} CONFIG.Output_Data_Width {128} CONFIG.Output_Depth {64} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Valid_Flag {true} CONFIG.Data_Count_Width {6} CONFIG.Write_Data_Count_Width {6} CONFIG.Read_Data_Count_Width {6} CONFIG.Full_Threshold_Assert_Value {61} CONFIG.Full_Threshold_Negate_Value {60} CONFIG.Enable_Safety_Circuit {false}] [get_ips rasterqueue]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'rasterqueue' to 'rasterqueue' is not allowed and is ignored.
generate_target {instantiation_template} [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/rasterqueue/rasterqueue.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rasterqueue'...
generate_target all [get_files  /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/rasterqueue/rasterqueue.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rasterqueue'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rasterqueue'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'rasterqueue'...
catch { config_ip_cache -export [get_ips -all rasterqueue] }
export_ip_user_files -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/rasterqueue/rasterqueue.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/rasterqueue/rasterqueue.xci]
launch_runs rasterqueue_synth_1 -jobs 16
[Wed Jun 23 16:27:28 2021] Launched rasterqueue_synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/rasterqueue_synth_1/runme.log
export_simulation -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/rasterqueue/rasterqueue.xci] -directory /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/sim_scripts -ip_user_files_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files -ipstatic_source_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/modelsim} {questa=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/questa} {ies=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/ies} {xcelium=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/xcelium} {vcs=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/vcs} {riviera=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.JITTER_SEL {Min_O_Jitter} CONFIG.CLKOUT3_USED {true} CONFIG.CLK_OUT3_PORT {rasterclock} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {170} CONFIG.MMCM_BANDWIDTH {HIGH} CONFIG.MMCM_CLKOUT2_DIVIDE {5} CONFIG.NUM_OUT_CLKS {3} CONFIG.CLKOUT3_JITTER {125.465} CONFIG.CLKOUT3_PHASE_ERROR {109.126}] [get_ips videoclocks]
generate_target all [get_files  /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/videoclocks/videoclocks.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'videoclocks'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'videoclocks'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'videoclocks'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'videoclocks'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'videoclocks'...
catch { config_ip_cache -export [get_ips -all videoclocks] }
export_ip_user_files -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/videoclocks/videoclocks.xci] -no_script -sync -force -quiet
reset_run videoclocks_synth_1
launch_runs videoclocks_synth_1 -jobs 16
[Wed Jun 23 16:34:03 2021] Launched videoclocks_synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/videoclocks_synth_1/runme.log
export_simulation -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/videoclocks/videoclocks.xci] -directory /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/sim_scripts -ip_user_files_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files -ipstatic_source_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/modelsim} {questa=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/questa} {ies=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/ies} {xcelium=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/xcelium} {vcs=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/vcs} {riviera=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 17:42:19 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 17:43:54 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 18:10:22 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 18:55:06 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 18:56:26 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 18:58:48 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 19:00:57 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 19:02:34 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 19:05:22 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.42 . Memory (MB): peak = 14786.949 ; gain = 0.000 ; free physical = 12741 ; free virtual = 72587
INFO: [Netlist 29-17] Analyzing 2006 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 15414.285 ; gain = 19.070 ; free physical = 11667 ; free virtual = 71513
Restored from archive | CPU: 1.410000 secs | Memory: 34.834175 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 15414.285 ; gain = 19.070 ; free physical = 11666 ; free virtual = 71512
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 15414.285 ; gain = 0.000 ; free physical = 11604 ; free virtual = 71450
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 217 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 149 instances
  RAM64M => RAM64M (RAMD64E(x4)): 44 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances
  SRLC32E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 15726.410 ; gain = 939.461 ; free physical = 11417 ; free virtual = 71266
open_report: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 15726.410 ; gain = 0.000 ; free physical = 13340 ; free virtual = 73197
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_design
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 19:14:25 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
[Wed Jun 23 19:14:25 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 19:26:11 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
[Wed Jun 23 19:26:11 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
set_property -dict [list CONFIG.CLKOUT3_USED {false} CONFIG.MMCM_CLKOUT2_DIVIDE {1} CONFIG.NUM_OUT_CLKS {2}] [get_ips videoclocks]
generate_target all [get_files  /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/videoclocks/videoclocks.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'videoclocks'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'videoclocks'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'videoclocks'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'videoclocks'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'videoclocks'...
catch { config_ip_cache -export [get_ips -all videoclocks] }
export_ip_user_files -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/videoclocks/videoclocks.xci] -no_script -sync -force -quiet
reset_run videoclocks_synth_1
launch_runs videoclocks_synth_1 -jobs 16
[Wed Jun 23 19:27:32 2021] Launched videoclocks_synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/videoclocks_synth_1/runme.log
export_simulation -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/videoclocks/videoclocks.xci] -directory /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/sim_scripts -ip_user_files_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files -ipstatic_source_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/modelsim} {questa=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/questa} {ies=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/ies} {xcelium=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/xcelium} {vcs=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/vcs} {riviera=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/rasterqueue/rasterqueue.xci] -no_script -reset -force -quiet
remove_files  -fileset rasterqueue /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/rasterqueue/rasterqueue.xci
INFO: [Project 1-386] Moving file '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/rasterqueue/rasterqueue.xci' from fileset 'rasterqueue' to fileset 'sources_1'.
file delete -force /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/rasterqueue
file delete -force /home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/rasterqueue
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 19:28:09 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 19:31:28 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 19:35:00 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.FILES [list "/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a100t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a100t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
Mfg ID : 1   Memory Type : 20   Memory Capacity : 18   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:03 ; elapsed = 00:01:23 . Memory (MB): peak = 16805.812 ; gain = 0.000 ; free physical = 13028 ; free virtual = 72958
endgroup
close_hw_manager
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.43 . Memory (MB): peak = 16805.812 ; gain = 0.000 ; free physical = 13382 ; free virtual = 73135
INFO: [Netlist 29-17] Analyzing 2222 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 16805.812 ; gain = 0.000 ; free physical = 13120 ; free virtual = 72873
Restored from archive | CPU: 1.420000 secs | Memory: 36.579208 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 16805.812 ; gain = 0.000 ; free physical = 13120 ; free virtual = 72873
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 16805.812 ; gain = 0.000 ; free physical = 13123 ; free virtual = 72876
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 217 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 149 instances
  RAM64M => RAM64M (RAMD64E(x4)): 44 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances
  SRLC32E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 16805.812 ; gain = 0.000 ; free physical = 13025 ; free virtual = 72778
open_report: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 16805.812 ; gain = 0.000 ; free physical = 12905 ; free virtual = 72658
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_design
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 20:49:28 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 20:51:05 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 20:55:15 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 21:03:05 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 21:06:02 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 21:12:40 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 21:14:44 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 21:17:32 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 21:21:11 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 21:22:47 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 21:25:45 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.42 . Memory (MB): peak = 17374.828 ; gain = 0.000 ; free physical = 13018 ; free virtual = 72848
INFO: [Netlist 29-17] Analyzing 1979 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 17374.828 ; gain = 0.000 ; free physical = 12796 ; free virtual = 72626
Restored from archive | CPU: 1.370000 secs | Memory: 34.178482 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 17374.828 ; gain = 0.000 ; free physical = 12796 ; free virtual = 72626
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 17374.828 ; gain = 0.000 ; free physical = 12798 ; free virtual = 72628
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 208 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 140 instances
  RAM64M => RAM64M (RAMD64E(x4)): 44 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances
  SRLC32E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 17374.828 ; gain = 0.000 ; free physical = 12704 ; free virtual = 72534
open_report: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 17374.828 ; gain = 0.000 ; free physical = 12643 ; free virtual = 72473
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_design
generate_target Simulation [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/sysmem/sysmem.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sysmem'...
export_ip_user_files -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/sysmem/sysmem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/sysmem/sysmem.xci] -directory /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/sim_scripts -ip_user_files_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files -ipstatic_source_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/modelsim} {questa=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/questa} {ies=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/ies} {xcelium=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/xcelium} {vcs=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/vcs} {riviera=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/engin/StorageA/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'nekotop' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/sysmem.mif'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/BIOS.coe'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/colorpalette.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj nekotop_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_le/sim/fp_le.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_le
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_lt/sim/fp_lt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_lt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_eq/sim/fp_eq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_eq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_sqrt/sim/fp_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_f2i/sim/fp_f2i.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_f2i
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_ui2f/sim/fp_ui2f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_ui2f
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_i2f/sim/fp_i2f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_i2f
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_div/sim/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_mul/sim/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_sub/sim/fp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_add/sim/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_msub/sim/fp_msub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_msub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_madd/sim/fp_madd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_madd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DomainCrossSignalFifo/sim/DomainCrossSignalFifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DomainCrossSignalFifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/VideoMemSlice/sim/VideoMemSlice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoMemSlice
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/gpufifo/sim/gpufifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpufifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/sysmem/sim/sysmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sysmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/uartfifo/sim/uartfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uartfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/SPIFIFO/sim/SPIFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIFIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/switchfifo/sim/switchfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3readdonequeue/sim/ddr3readdonequeue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3readdonequeue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3writedonequeue/sim/ddr3writedonequeue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3writedonequeue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3cmdfifo/sim/ddr3cmdfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3cmdfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_skip_calib_tap
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_std
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDR3MIG_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1096]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1100]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1101]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1102]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDR3MIG
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audioclocks/audioclocks_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audioclocks_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audioclocks/audioclocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audioclocks
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/videoclocks/videoclocks_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module videoclocks_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/videoclocks/videoclocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module videoclocks
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/peripheralclock/peripheralclock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module peripheralclock_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/peripheralclock/peripheralclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module peripheralclock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/clockgen/clockgen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockgen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/clockgen/clockgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpuregisterfile
INFO: [VRFC 10-311] analyzing module GPU
WARNING: [VRFC 10-8426] non-net output port 'videopage' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:55]
WARNING: [VRFC 10-8426] non-net output port 'palettewe' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:71]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
WARNING: [VRFC 10-8426] non-net output port 'RxD_data_ready' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:68]
WARNING: [VRFC 10-8426] non-net output port 'RxD_data' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:69]
WARNING: [VRFC 10-8426] non-net output port 'RxD_endofpacket' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:75]
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/branchALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ddr3controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module devicerouter
WARNING: [VRFC 10-8426] non-net output port 'SWITCH_IRQ' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:64]
WARNING: [VRFC 10-8426] non-net output port 'UART_IRQ' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/dividers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/floatregs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floatregisterfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
WARNING: [VRFC 10-8426] non-net output port 'busy' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/multiplier.sv:9]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/registerfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscvcpu
WARNING: [VRFC 10-8426] non-net output port 'memaddress' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:9]
WARNING: [VRFC 10-8426] non-net output port 'cpudataout' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:10]
WARNING: [VRFC 10-8426] non-net output port 'cpuwriteena' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:11]
WARNING: [VRFC 10-8426] non-net output port 'cpureadena' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/videocontroller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoControllerGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/nekotop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nekotop
INFO: [VRFC 10-2458] undeclared symbol cpureadena, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/nekotop.sv:134]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj nekotop_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/mul_SS/sim/mul_SS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mul_SS'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/SPI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_MASTER'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/vgasignal.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vgatimer'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/engin/StorageA/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1318]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_consts
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_exp_table...
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_pkg
Compiling package floating_point_v7_1_11.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package floating_point_v7_1_11.vt2mutils
Compiling package floating_point_v7_1_11.vt2mcomps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.clockgen_clk_wiz
Compiling module xil_defaultlib.clockgen
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.peripheralclock_clk_wiz
Compiling module xil_defaultlib.peripheralclock
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.videoclocks_clk_wiz
Compiling module xil_defaultlib.videoclocks
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=48.62...
Compiling module xil_defaultlib.audioclocks_clk_wiz
Compiling module xil_defaultlib.audioclocks
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(BM_...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(nBA...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(BANK...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(BANK_VE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(BM_CN...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(BM_CNT_WIDTH...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(B...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_std...
Compiling module xil_defaultlib.DDR3MIG_mig_default
Compiling module xil_defaultlib.DDR3MIG
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3cmdfifo
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3writedonequeue
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3readdonequeue
Compiling module xil_defaultlib.ddr3controller
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.switchfifo
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.SPIFIFO
Compiling architecture rtl of entity xil_defaultlib.SPI_MASTER [spi_master_default]
Compiling module xil_defaultlib.BaudTickGen_default
Compiling module xil_defaultlib.async_transmitter
Compiling module xil_defaultlib.uartfifo
Compiling module xil_defaultlib.BaudTickGen(Oversampling=8)
Compiling module xil_defaultlib.async_receiver_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.sysmem
Compiling module xil_defaultlib.gpuregisterfile
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.gpufifo
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.VideoMemSlice
Compiling module xil_defaultlib.VideoControllerGen_default
Compiling architecture vgatimer_a of entity xil_defaultlib.vgatimer [vgatimer_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.DomainCrossSignalFifo
Compiling module xil_defaultlib.devicerouter
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.registerfile
Compiling module xil_defaultlib.floatregisterfile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.branchALU
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=3...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=33,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_optimize_go...]
Compiling architecture mul_ss_arch of entity xil_defaultlib.mul_SS [mul_ss_default]
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.DIV
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_fma_specialcase [\flt_fma_specialcase(c_xdevicefa...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_mul [\flt_fma_mul(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=47,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=47)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ge [\compare_ge(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=50)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=49,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=50,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_alignment [\flt_fma_alignment(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=49)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.addsub_logic [\addsub_logic(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_addsub [\flt_fma_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_align_add [\flt_fma_align_add(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=51)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=51,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_round_bit [\flt_fma_round_bit(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_renorm_and_round_logic [\flt_fma_renorm_and_round_logic(...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_norm_logic [\flt_fma_norm_logic(c_xdevicefam...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_w=57,a_fw=48)(...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(a_w=57,a_ew...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add_exp [\flt_fma_add_exp(c_xdevicefamily...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add_logic [\flt_fma_add_logic(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add [\flt_fma_add(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma [\flt_fma(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_madd
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma [\flt_fma(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_msub
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_11.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=35)\]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_add
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_sub
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_mul
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26)\]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=23,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_div
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_i2f
Compiling architecture rtl of entity floating_point_v7_1_11.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_ui2f
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_11.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_f2i
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=27,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=25,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_sqrt [\flt_sqrt(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_sqrt
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_eq
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_lt
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_le
Compiling module xil_defaultlib.riscvcpu
Compiling module xil_defaultlib.nekotop
Compiling module xil_defaultlib.glbl
Built simulation snapshot nekotop_behav

****** Webtalk v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/xsim.dir/nekotop_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/xsim.dir/nekotop_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 23 21:32:58 2021. For additional details about this file, please refer to the WebTalk help file at /media/engin/StorageA/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 23 21:32:58 2021...
run_program: Time (s): cpu = 00:01:41 ; elapsed = 00:00:35 . Memory (MB): peak = 17512.859 ; gain = 0.000 ; free physical = 12834 ; free virtual = 72690
INFO: [USF-XSim-69] 'elaborate' step finished in '35' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "nekotop_behav -key {Behavioral:sim_1:Functional:nekotop} -tclbatch {nekotop.tcl} -view {/home/engin/nekoichiarticle/part16/nekoichi.srcs/sim_1/imports/part16/nekotop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.2.2
Time resolution is 1 fs
open_wave_config /home/engin/nekoichiarticle/part16/nekoichi.srcs/sim_1/imports/part16/nekotop_behav.wcfg
source nekotop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    6000
CLKIN1_PERIOD    =   6.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =   750.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1500
CLKOUT1_PERIOD   =    3000
CLKOUT2_PERIOD   =   48000
CLKOUT3_PERIOD   =   12000
CLKOUT4_PERIOD   =    6000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 666.000
MMCM_VCO_PERIOD       = 1501.502
#################################################

nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = c DATA_CTL_B1 = 0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1500.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3000 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 11.72 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1557.90 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 874.70 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 567.40 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2145.22 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 738.28 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 8 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module nekotop.mydevicetree.FastRAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
INFO: [USF-XSim-96] XSim completed. Design snapshot 'nekotop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:51 ; elapsed = 00:00:43 . Memory (MB): peak = 17512.859 ; gain = 3.000 ; free physical = 12678 ; free virtual = 72534
add_force {/nekotop/RST_I} -radix hex {0 0ns}
add_force {/nekotop/CLK_I} -radix hex {0 0ns} {1 5000000fs} -repeat_every 10000000fs
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    6000
CLKIN1_PERIOD    =   6.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =   750.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1500
CLKOUT1_PERIOD   =    3000
CLKOUT2_PERIOD   =   48000
CLKOUT3_PERIOD   =   12000
CLKOUT4_PERIOD   =    6000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 666.000
MMCM_VCO_PERIOD       = 1501.502
#################################################

nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = c DATA_CTL_B1 = 0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1500.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3000 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 11.72 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1557.90 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 874.70 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 567.40 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2145.22 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 738.28 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 8 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module nekotop.mydevicetree.FastRAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/engin/StorageA/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'nekotop' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/sysmem.mif'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/BIOS.coe'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/colorpalette.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj nekotop_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpuregisterfile
INFO: [VRFC 10-311] analyzing module GPU
WARNING: [VRFC 10-8426] non-net output port 'videopage' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:55]
WARNING: [VRFC 10-8426] non-net output port 'palettewe' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:71]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
WARNING: [VRFC 10-8426] non-net output port 'RxD_data_ready' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:68]
WARNING: [VRFC 10-8426] non-net output port 'RxD_data' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:69]
WARNING: [VRFC 10-8426] non-net output port 'RxD_endofpacket' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:75]
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/branchALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ddr3controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module devicerouter
WARNING: [VRFC 10-8426] non-net output port 'SWITCH_IRQ' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:64]
WARNING: [VRFC 10-8426] non-net output port 'UART_IRQ' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/dividers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/floatregs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floatregisterfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
WARNING: [VRFC 10-8426] non-net output port 'busy' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/multiplier.sv:9]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/registerfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscvcpu
WARNING: [VRFC 10-8426] non-net output port 'memaddress' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:9]
WARNING: [VRFC 10-8426] non-net output port 'cpudataout' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:10]
WARNING: [VRFC 10-8426] non-net output port 'cpuwriteena' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:11]
WARNING: [VRFC 10-8426] non-net output port 'cpureadena' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/videocontroller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoControllerGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/nekotop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nekotop
INFO: [VRFC 10-2458] undeclared symbol cpureadena, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/nekotop.sv:134]
xvhdl --incr --relax -prj nekotop_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/engin/StorageA/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1318]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_consts
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_exp_table...
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_pkg
Compiling package floating_point_v7_1_11.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package floating_point_v7_1_11.vt2mutils
Compiling package floating_point_v7_1_11.vt2mcomps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.clockgen_clk_wiz
Compiling module xil_defaultlib.clockgen
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.peripheralclock_clk_wiz
Compiling module xil_defaultlib.peripheralclock
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.videoclocks_clk_wiz
Compiling module xil_defaultlib.videoclocks
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=48.62...
Compiling module xil_defaultlib.audioclocks_clk_wiz
Compiling module xil_defaultlib.audioclocks
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(BM_...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(nBA...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(BANK...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(BANK_VE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(BM_CN...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(BM_CNT_WIDTH...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(B...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_std...
Compiling module xil_defaultlib.DDR3MIG_mig_default
Compiling module xil_defaultlib.DDR3MIG
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3cmdfifo
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3writedonequeue
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3readdonequeue
Compiling module xil_defaultlib.ddr3controller
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.switchfifo
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.SPIFIFO
Compiling architecture rtl of entity xil_defaultlib.SPI_MASTER [spi_master_default]
Compiling module xil_defaultlib.BaudTickGen_default
Compiling module xil_defaultlib.async_transmitter
Compiling module xil_defaultlib.uartfifo
Compiling module xil_defaultlib.BaudTickGen(Oversampling=8)
Compiling module xil_defaultlib.async_receiver_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.sysmem
Compiling module xil_defaultlib.gpuregisterfile
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.gpufifo
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.VideoMemSlice
Compiling module xil_defaultlib.VideoControllerGen_default
Compiling architecture vgatimer_a of entity xil_defaultlib.vgatimer [vgatimer_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.DomainCrossSignalFifo
Compiling module xil_defaultlib.devicerouter
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.registerfile
Compiling module xil_defaultlib.floatregisterfile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.branchALU
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=3...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=33,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_optimize_go...]
Compiling architecture mul_ss_arch of entity xil_defaultlib.mul_SS [mul_ss_default]
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.DIV
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_fma_specialcase [\flt_fma_specialcase(c_xdevicefa...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_mul [\flt_fma_mul(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=47,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=47)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ge [\compare_ge(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=50)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=49,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=50,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_alignment [\flt_fma_alignment(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=49)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.addsub_logic [\addsub_logic(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_addsub [\flt_fma_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_align_add [\flt_fma_align_add(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=51)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=51,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_round_bit [\flt_fma_round_bit(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_renorm_and_round_logic [\flt_fma_renorm_and_round_logic(...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_norm_logic [\flt_fma_norm_logic(c_xdevicefam...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_w=57,a_fw=48)(...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(a_w=57,a_ew...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add_exp [\flt_fma_add_exp(c_xdevicefamily...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add_logic [\flt_fma_add_logic(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add [\flt_fma_add(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma [\flt_fma(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_madd
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma [\flt_fma(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_msub
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_11.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=35)\]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_add
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_sub
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_mul
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26)\]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=23,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_div
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_i2f
Compiling architecture rtl of entity floating_point_v7_1_11.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_ui2f
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_11.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_f2i
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=27,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=25,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_sqrt [\flt_sqrt(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_sqrt
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_eq
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_lt
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_le
Compiling module xil_defaultlib.riscvcpu
Compiling module xil_defaultlib.nekotop
Compiling module xil_defaultlib.glbl
Built simulation snapshot nekotop_behav
run_program: Time (s): cpu = 00:01:39 ; elapsed = 00:00:32 . Memory (MB): peak = 17579.895 ; gain = 0.000 ; free physical = 12804 ; free virtual = 72660
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
launch_simulation: Time (s): cpu = 00:01:39 ; elapsed = 00:00:32 . Memory (MB): peak = 17579.895 ; gain = 0.000 ; free physical = 12804 ; free virtual = 72660
Vivado Simulator v2020.2.2
Time resolution is 1 fs
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    6000
CLKIN1_PERIOD    =   6.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =   750.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1500
CLKOUT1_PERIOD   =    3000
CLKOUT2_PERIOD   =   48000
CLKOUT3_PERIOD   =   12000
CLKOUT4_PERIOD   =    6000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 666.000
MMCM_VCO_PERIOD       = 1501.502
#################################################

nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = c DATA_CTL_B1 = 0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1500.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3000 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 11.72 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1557.90 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 874.70 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 567.40 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2145.22 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 738.28 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 8 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module nekotop.mydevicetree.FastRAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
relaunch_sim: Time (s): cpu = 00:01:49 ; elapsed = 00:00:41 . Memory (MB): peak = 17579.895 ; gain = 0.000 ; free physical = 12711 ; free virtual = 72567
add_force {/nekotop/RST_I} -radix hex {0 0ns}
add_force {/nekotop/CLK_I} -radix hex {0 0ns} {1 5000000fs} -repeat_every 10000000fs
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    6000
CLKIN1_PERIOD    =   6.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =   750.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1500
CLKOUT1_PERIOD   =    3000
CLKOUT2_PERIOD   =   48000
CLKOUT3_PERIOD   =   12000
CLKOUT4_PERIOD   =    6000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 666.000
MMCM_VCO_PERIOD       = 1501.502
#################################################

nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = c DATA_CTL_B1 = 0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1500.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3000 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 11.72 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1557.90 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 874.70 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 567.40 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2145.22 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 738.28 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 8 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module nekotop.mydevicetree.FastRAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 14575ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 14615ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 14655ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 14695ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 17579.895 ; gain = 0.000 ; free physical = 12681 ; free virtual = 72538
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/engin/StorageA/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'nekotop' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/sysmem.mif'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/BIOS.coe'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/colorpalette.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj nekotop_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpuregisterfile
INFO: [VRFC 10-311] analyzing module GPU
WARNING: [VRFC 10-8426] non-net output port 'videopage' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:55]
WARNING: [VRFC 10-8426] non-net output port 'palettewe' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:71]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
WARNING: [VRFC 10-8426] non-net output port 'RxD_data_ready' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:68]
WARNING: [VRFC 10-8426] non-net output port 'RxD_data' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:69]
WARNING: [VRFC 10-8426] non-net output port 'RxD_endofpacket' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:75]
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/branchALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ddr3controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module devicerouter
WARNING: [VRFC 10-8426] non-net output port 'SWITCH_IRQ' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:64]
WARNING: [VRFC 10-8426] non-net output port 'UART_IRQ' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/dividers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/floatregs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floatregisterfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
WARNING: [VRFC 10-8426] non-net output port 'busy' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/multiplier.sv:9]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/registerfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscvcpu
WARNING: [VRFC 10-8426] non-net output port 'memaddress' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:9]
WARNING: [VRFC 10-8426] non-net output port 'cpudataout' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:10]
WARNING: [VRFC 10-8426] non-net output port 'cpuwriteena' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:11]
WARNING: [VRFC 10-8426] non-net output port 'cpureadena' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/videocontroller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoControllerGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/nekotop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nekotop
INFO: [VRFC 10-2458] undeclared symbol cpureadena, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/nekotop.sv:134]
xvhdl --incr --relax -prj nekotop_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/engin/StorageA/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1318]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_consts
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_exp_table...
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_pkg
Compiling package floating_point_v7_1_11.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package floating_point_v7_1_11.vt2mutils
Compiling package floating_point_v7_1_11.vt2mcomps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.clockgen_clk_wiz
Compiling module xil_defaultlib.clockgen
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.peripheralclock_clk_wiz
Compiling module xil_defaultlib.peripheralclock
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.videoclocks_clk_wiz
Compiling module xil_defaultlib.videoclocks
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=48.62...
Compiling module xil_defaultlib.audioclocks_clk_wiz
Compiling module xil_defaultlib.audioclocks
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(BM_...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(nBA...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(BANK...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(BANK_VE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(BM_CN...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(BM_CNT_WIDTH...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(B...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_std...
Compiling module xil_defaultlib.DDR3MIG_mig_default
Compiling module xil_defaultlib.DDR3MIG
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3cmdfifo
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3writedonequeue
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3readdonequeue
Compiling module xil_defaultlib.ddr3controller
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.switchfifo
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.SPIFIFO
Compiling architecture rtl of entity xil_defaultlib.SPI_MASTER [spi_master_default]
Compiling module xil_defaultlib.BaudTickGen_default
Compiling module xil_defaultlib.async_transmitter
Compiling module xil_defaultlib.uartfifo
Compiling module xil_defaultlib.BaudTickGen(Oversampling=8)
Compiling module xil_defaultlib.async_receiver_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.sysmem
Compiling module xil_defaultlib.gpuregisterfile
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.gpufifo
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.VideoMemSlice
Compiling module xil_defaultlib.VideoControllerGen_default
Compiling architecture vgatimer_a of entity xil_defaultlib.vgatimer [vgatimer_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.DomainCrossSignalFifo
Compiling module xil_defaultlib.devicerouter
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.registerfile
Compiling module xil_defaultlib.floatregisterfile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.branchALU
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=3...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=33,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_optimize_go...]
Compiling architecture mul_ss_arch of entity xil_defaultlib.mul_SS [mul_ss_default]
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.DIV
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_fma_specialcase [\flt_fma_specialcase(c_xdevicefa...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_mul [\flt_fma_mul(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=47,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=47)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ge [\compare_ge(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=50)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=49,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=50,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_alignment [\flt_fma_alignment(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=49)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.addsub_logic [\addsub_logic(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_addsub [\flt_fma_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_align_add [\flt_fma_align_add(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=51)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=51,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_round_bit [\flt_fma_round_bit(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_renorm_and_round_logic [\flt_fma_renorm_and_round_logic(...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_norm_logic [\flt_fma_norm_logic(c_xdevicefam...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_w=57,a_fw=48)(...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(a_w=57,a_ew...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add_exp [\flt_fma_add_exp(c_xdevicefamily...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add_logic [\flt_fma_add_logic(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add [\flt_fma_add(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma [\flt_fma(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_madd
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma [\flt_fma(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_msub
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_11.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=35)\]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_add
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_sub
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_mul
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26)\]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=23,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_div
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_i2f
Compiling architecture rtl of entity floating_point_v7_1_11.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_ui2f
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_11.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_f2i
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=27,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=25,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_sqrt [\flt_sqrt(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_sqrt
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_eq
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_lt
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_le
Compiling module xil_defaultlib.riscvcpu
Compiling module xil_defaultlib.nekotop
Compiling module xil_defaultlib.glbl
Built simulation snapshot nekotop_behav
run_program: Time (s): cpu = 00:01:40 ; elapsed = 00:00:32 . Memory (MB): peak = 17580.891 ; gain = 0.000 ; free physical = 12762 ; free virtual = 72618
INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds
launch_simulation: Time (s): cpu = 00:01:40 ; elapsed = 00:00:33 . Memory (MB): peak = 17580.891 ; gain = 0.000 ; free physical = 12762 ; free virtual = 72618
Vivado Simulator v2020.2.2
Time resolution is 1 fs
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    6000
CLKIN1_PERIOD    =   6.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =   750.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1500
CLKOUT1_PERIOD   =    3000
CLKOUT2_PERIOD   =   48000
CLKOUT3_PERIOD   =   12000
CLKOUT4_PERIOD   =    6000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 666.000
MMCM_VCO_PERIOD       = 1501.502
#################################################

nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = c DATA_CTL_B1 = 0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1500.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3000 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 11.72 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1557.90 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 874.70 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 567.40 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2145.22 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 738.28 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 8 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module nekotop.mydevicetree.FastRAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
relaunch_sim: Time (s): cpu = 00:01:50 ; elapsed = 00:00:39 . Memory (MB): peak = 17580.891 ; gain = 0.000 ; free physical = 12681 ; free virtual = 72537
add_force {/nekotop/RST_I} -radix hex {0 0ns}
add_force {/nekotop/CLK_I} -radix hex {0 0ns} {1 5000000fs} -repeat_every 10000000fs
run all
WARNING: 13735ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 13765ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 13795ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 13825ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 17580.891 ; gain = 0.000 ; free physical = 12671 ; free virtual = 72528
run all
PHY_INIT: Memory Initialization completed at          22019100000
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 17580.891 ; gain = 0.000 ; free physical = 12672 ; free virtual = 72530
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/engin/StorageA/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'nekotop' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/sysmem.mif'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/BIOS.coe'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/colorpalette.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj nekotop_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpuregisterfile
INFO: [VRFC 10-311] analyzing module GPU
WARNING: [VRFC 10-8426] non-net output port 'videopage' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:55]
WARNING: [VRFC 10-8426] non-net output port 'palettewe' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:71]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
WARNING: [VRFC 10-8426] non-net output port 'RxD_data_ready' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:68]
WARNING: [VRFC 10-8426] non-net output port 'RxD_data' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:69]
WARNING: [VRFC 10-8426] non-net output port 'RxD_endofpacket' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:75]
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/branchALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ddr3controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module devicerouter
WARNING: [VRFC 10-8426] non-net output port 'SWITCH_IRQ' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:64]
WARNING: [VRFC 10-8426] non-net output port 'UART_IRQ' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/dividers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/floatregs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floatregisterfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
WARNING: [VRFC 10-8426] non-net output port 'busy' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/multiplier.sv:9]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/registerfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscvcpu
WARNING: [VRFC 10-8426] non-net output port 'memaddress' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:9]
WARNING: [VRFC 10-8426] non-net output port 'cpudataout' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:10]
WARNING: [VRFC 10-8426] non-net output port 'cpuwriteena' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:11]
WARNING: [VRFC 10-8426] non-net output port 'cpureadena' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/videocontroller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoControllerGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/nekotop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nekotop
INFO: [VRFC 10-2458] undeclared symbol cpureadena, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/nekotop.sv:134]
xvhdl --incr --relax -prj nekotop_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/engin/StorageA/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1318]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_consts
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_exp_table...
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_pkg
Compiling package floating_point_v7_1_11.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package floating_point_v7_1_11.vt2mutils
Compiling package floating_point_v7_1_11.vt2mcomps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.clockgen_clk_wiz
Compiling module xil_defaultlib.clockgen
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.peripheralclock_clk_wiz
Compiling module xil_defaultlib.peripheralclock
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.videoclocks_clk_wiz
Compiling module xil_defaultlib.videoclocks
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=48.62...
Compiling module xil_defaultlib.audioclocks_clk_wiz
Compiling module xil_defaultlib.audioclocks
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(BM_...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(nBA...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(BANK...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(BANK_VE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(BM_CN...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(BM_CNT_WIDTH...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(B...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_std...
Compiling module xil_defaultlib.DDR3MIG_mig_default
Compiling module xil_defaultlib.DDR3MIG
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3cmdfifo
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3writedonequeue
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3readdonequeue
Compiling module xil_defaultlib.ddr3controller
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.switchfifo
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.SPIFIFO
Compiling architecture rtl of entity xil_defaultlib.SPI_MASTER [spi_master_default]
Compiling module xil_defaultlib.BaudTickGen_default
Compiling module xil_defaultlib.async_transmitter
Compiling module xil_defaultlib.uartfifo
Compiling module xil_defaultlib.BaudTickGen(Oversampling=8)
Compiling module xil_defaultlib.async_receiver_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.sysmem
Compiling module xil_defaultlib.gpuregisterfile
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.gpufifo
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.VideoMemSlice
Compiling module xil_defaultlib.VideoControllerGen_default
Compiling architecture vgatimer_a of entity xil_defaultlib.vgatimer [vgatimer_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.DomainCrossSignalFifo
Compiling module xil_defaultlib.devicerouter
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.registerfile
Compiling module xil_defaultlib.floatregisterfile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.branchALU
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=3...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=33,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_optimize_go...]
Compiling architecture mul_ss_arch of entity xil_defaultlib.mul_SS [mul_ss_default]
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.DIV
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_fma_specialcase [\flt_fma_specialcase(c_xdevicefa...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_mul [\flt_fma_mul(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=47,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=47)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ge [\compare_ge(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=50)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=49,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=50,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_alignment [\flt_fma_alignment(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=49)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.addsub_logic [\addsub_logic(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_addsub [\flt_fma_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_align_add [\flt_fma_align_add(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=51)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=51,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_round_bit [\flt_fma_round_bit(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_renorm_and_round_logic [\flt_fma_renorm_and_round_logic(...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_norm_logic [\flt_fma_norm_logic(c_xdevicefam...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_w=57,a_fw=48)(...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(a_w=57,a_ew...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add_exp [\flt_fma_add_exp(c_xdevicefamily...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add_logic [\flt_fma_add_logic(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add [\flt_fma_add(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma [\flt_fma(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_madd
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma [\flt_fma(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_msub
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_11.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=35)\]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_add
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_sub
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_mul
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26)\]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=23,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_div
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_i2f
Compiling architecture rtl of entity floating_point_v7_1_11.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_ui2f
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_11.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_f2i
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=27,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=25,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_sqrt [\flt_sqrt(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_sqrt
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_eq
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_lt
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_le
Compiling module xil_defaultlib.riscvcpu
Compiling module xil_defaultlib.nekotop
Compiling module xil_defaultlib.glbl
Built simulation snapshot nekotop_behav
run_program: Time (s): cpu = 00:01:41 ; elapsed = 00:00:33 . Memory (MB): peak = 17874.035 ; gain = 0.000 ; free physical = 12322 ; free virtual = 72215
INFO: [USF-XSim-69] 'elaborate' step finished in '33' seconds
launch_simulation: Time (s): cpu = 00:01:41 ; elapsed = 00:00:33 . Memory (MB): peak = 17874.035 ; gain = 0.000 ; free physical = 12322 ; free virtual = 72215
Vivado Simulator v2020.2.2
Time resolution is 1 fs
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    6000
CLKIN1_PERIOD    =   6.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =   750.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1500
CLKOUT1_PERIOD   =    3000
CLKOUT2_PERIOD   =   48000
CLKOUT3_PERIOD   =   12000
CLKOUT4_PERIOD   =    6000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 666.000
MMCM_VCO_PERIOD       = 1501.502
#################################################

nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = c DATA_CTL_B1 = 0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1500.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3000 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 11.72 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1557.90 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 874.70 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 567.40 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2145.22 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 738.28 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 8 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module nekotop.mydevicetree.FastRAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
relaunch_sim: Time (s): cpu = 00:01:59 ; elapsed = 00:00:39 . Memory (MB): peak = 17874.035 ; gain = 0.000 ; free physical = 12245 ; free virtual = 72139
add_force {/nekotop/RST_I} -radix hex {0 0ns}
add_force {/nekotop/CLK_I} -radix hex {0 0ns} {1 5000000fs} -repeat_every 10000000fs
run all
WARNING: 16905ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 17155ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 17405ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 17655ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 17874.035 ; gain = 0.000 ; free physical = 12681 ; free virtual = 72525
run all
WARNING: 17905ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 18155ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 18405ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 18655ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 18905ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 19155ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 19405ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 19655ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 19905ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 20155ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 20405ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 20655ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 20905ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 21155ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 21405ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 21655ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 21905ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
PHY_INIT: Memory Initialization completed at          22019100000
WARNING: 22155ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 22405ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 22655ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 22905ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 23155ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 17874.035 ; gain = 0.000 ; free physical = 12681 ; free virtual = 72526
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {120.000} CONFIG.MMCM_CLKFBOUT_MULT_F {10.500} CONFIG.MMCM_CLKOUT0_DIVIDE_F {8.750} CONFIG.MMCM_CLKOUT1_DIVIDE {105} CONFIG.CLKOUT1_JITTER {121.716} CONFIG.CLKOUT1_PHASE_ERROR {94.994} CONFIG.CLKOUT2_JITTER {202.666} CONFIG.CLKOUT2_PHASE_ERROR {94.994}] [get_ips clockgen]
generate_target all [get_files  /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clockgen'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clockgen'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clockgen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clockgen'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clockgen'...
catch { config_ip_cache -export [get_ips -all clockgen] }
export_ip_user_files -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci]
launch_runs clockgen_synth_1 -jobs 16
[Wed Jun 23 21:46:36 2021] Launched clockgen_synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/clockgen_synth_1/runme.log
export_simulation -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci] -directory /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/sim_scripts -ip_user_files_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files -ipstatic_source_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/modelsim} {questa=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/questa} {ies=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/ies} {xcelium=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/xcelium} {vcs=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/vcs} {riviera=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 16
[Wed Jun 23 21:48:36 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
[Wed Jun 23 21:48:36 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.42 . Memory (MB): peak = 17877.223 ; gain = 0.000 ; free physical = 12339 ; free virtual = 72234
INFO: [Netlist 29-17] Analyzing 1979 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 17877.223 ; gain = 0.000 ; free physical = 12111 ; free virtual = 72003
Restored from archive | CPU: 1.390000 secs | Memory: 34.178658 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 17877.223 ; gain = 0.000 ; free physical = 12111 ; free virtual = 72003
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 17877.223 ; gain = 0.000 ; free physical = 12118 ; free virtual = 72008
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 208 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 140 instances
  RAM64M => RAM64M (RAMD64E(x4)): 44 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances
  SRLC32E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 17877.223 ; gain = 0.000 ; free physical = 12007 ; free virtual = 71897
open_report: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 17877.223 ; gain = 0.000 ; free physical = 11957 ; free virtual = 71848
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Jun 23 21:56:18 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200} CONFIG.MMCM_CLKFBOUT_MULT_F {11.500} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.750} CONFIG.MMCM_CLKOUT1_DIVIDE {115} CONFIG.CLKOUT1_JITTER {105.120} CONFIG.CLKOUT1_PHASE_ERROR {89.598} CONFIG.CLKOUT2_JITTER {193.419} CONFIG.CLKOUT2_PHASE_ERROR {89.598}] [get_ips clockgen]
generate_target all [get_files  /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clockgen'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clockgen'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clockgen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clockgen'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clockgen'...
catch { config_ip_cache -export [get_ips -all clockgen] }
export_ip_user_files -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci] -no_script -sync -force -quiet
reset_run clockgen_synth_1
launch_runs clockgen_synth_1 -jobs 16
[Wed Jun 23 21:58:32 2021] Launched clockgen_synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/clockgen_synth_1/runme.log
export_simulation -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci] -directory /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/sim_scripts -ip_user_files_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files -ipstatic_source_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/modelsim} {questa=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/questa} {ies=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/ies} {xcelium=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/xcelium} {vcs=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/vcs} {riviera=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 16
[Wed Jun 23 22:00:37 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Wed Jun 23 22:02:16 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Jun 23 22:06:53 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.42 . Memory (MB): peak = 18013.961 ; gain = 0.000 ; free physical = 12497 ; free virtual = 72489
INFO: [Netlist 29-17] Analyzing 1979 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 18013.961 ; gain = 0.000 ; free physical = 12278 ; free virtual = 72270
Restored from archive | CPU: 1.390000 secs | Memory: 34.942146 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 18013.961 ; gain = 0.000 ; free physical = 12278 ; free virtual = 72270
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 18013.961 ; gain = 0.000 ; free physical = 12281 ; free virtual = 72274
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 208 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 140 instances
  RAM64M => RAM64M (RAMD64E(x4)): 44 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances
  SRLC32E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 18013.961 ; gain = 0.000 ; free physical = 12193 ; free virtual = 72185
open_report: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 18013.961 ; gain = 0.000 ; free physical = 12203 ; free virtual = 72156
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_design
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {400} CONFIG.MMCM_CLKOUT0_DIVIDE_F {2.875} CONFIG.CLKOUT1_JITTER {92.672}] [get_ips clockgen]
generate_target all [get_files  /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clockgen'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clockgen'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clockgen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clockgen'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clockgen'...
catch { config_ip_cache -export [get_ips -all clockgen] }
export_ip_user_files -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci] -no_script -sync -force -quiet
reset_run clockgen_synth_1
launch_runs clockgen_synth_1 -jobs 16
[Wed Jun 23 22:19:42 2021] Launched clockgen_synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/clockgen_synth_1/runme.log
export_simulation -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci] -directory /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/sim_scripts -ip_user_files_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files -ipstatic_source_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/modelsim} {questa=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/questa} {ies=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/ies} {xcelium=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/xcelium} {vcs=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/vcs} {riviera=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 16
[Wed Jun 23 22:19:57 2021] Launched clockgen_synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/clockgen_synth_1/runme.log
[Wed Jun 23 22:19:57 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
[Wed Jun 23 22:22:42 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Wed Jun 23 22:24:23 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Wed Jun 23 22:31:28 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.43 . Memory (MB): peak = 18143.867 ; gain = 0.000 ; free physical = 12370 ; free virtual = 72360
INFO: [Netlist 29-17] Analyzing 1939 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 18143.867 ; gain = 0.000 ; free physical = 12174 ; free virtual = 72164
Restored from archive | CPU: 1.420000 secs | Memory: 34.653427 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 18143.867 ; gain = 0.000 ; free physical = 12174 ; free virtual = 72164
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 18143.867 ; gain = 0.000 ; free physical = 12177 ; free virtual = 72167
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 208 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 140 instances
  RAM64M => RAM64M (RAMD64E(x4)): 44 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances
  SRLC32E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 18143.867 ; gain = 0.000 ; free physical = 12072 ; free virtual = 72062
open_report: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 18143.867 ; gain = 0.000 ; free physical = 12028 ; free virtual = 72018
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_design
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.750} CONFIG.CLKOUT1_JITTER {105.120}] [get_ips clockgen]
generate_target all [get_files  /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clockgen'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clockgen'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clockgen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clockgen'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clockgen'...
catch { config_ip_cache -export [get_ips -all clockgen] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP clockgen, cache-ID = 865e60ff476b5000; cache size = 47.446 MB.
catch { [ delete_ip_run [get_ips -all clockgen] ] }
INFO: [Project 1-386] Moving file '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' from fileset 'clockgen' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci'
export_simulation -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci] -directory /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/sim_scripts -ip_user_files_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files -ipstatic_source_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/modelsim} {questa=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/questa} {ies=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/ies} {xcelium=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/xcelium} {vcs=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/vcs} {riviera=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE false [get_runs impl_1]
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/nekotop.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/gpuops.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/nekotop.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/gpuops.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/nekotop.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/gpuops.vh:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/nekotop.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/gpuops.vh:]
launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 22:35:55 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 22:37:39 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 22:39:13 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 22:44:06 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/engin/StorageA/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'nekotop' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/sysmem.mif'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/BIOS.coe'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/colorpalette.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj nekotop_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_le/sim/fp_le.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_le
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_lt/sim/fp_lt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_lt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_eq/sim/fp_eq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_eq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_sqrt/sim/fp_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_f2i/sim/fp_f2i.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_f2i
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_ui2f/sim/fp_ui2f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_ui2f
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_i2f/sim/fp_i2f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_i2f
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_div/sim/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_mul/sim/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_sub/sim/fp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_add/sim/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_msub/sim/fp_msub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_msub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_madd/sim/fp_madd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_madd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DomainCrossSignalFifo/sim/DomainCrossSignalFifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DomainCrossSignalFifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/VideoMemSlice/sim/VideoMemSlice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoMemSlice
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/gpufifo/sim/gpufifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpufifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/sysmem/sim/sysmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sysmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/uartfifo/sim/uartfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uartfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/SPIFIFO/sim/SPIFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIFIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/switchfifo/sim/switchfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3readdonequeue/sim/ddr3readdonequeue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3readdonequeue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3writedonequeue/sim/ddr3writedonequeue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3writedonequeue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3cmdfifo/sim/ddr3cmdfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3cmdfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_skip_calib_tap
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_std
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDR3MIG_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1096]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1100]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1101]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1102]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDR3MIG
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audioclocks/audioclocks_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audioclocks_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audioclocks/audioclocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audioclocks
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/videoclocks/videoclocks_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module videoclocks_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/videoclocks/videoclocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module videoclocks
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/peripheralclock/peripheralclock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module peripheralclock_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/peripheralclock/peripheralclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module peripheralclock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/clockgen/clockgen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockgen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/clockgen/clockgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpuregisterfile
INFO: [VRFC 10-311] analyzing module GPU
WARNING: [VRFC 10-8426] non-net output port 'videopage' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:55]
WARNING: [VRFC 10-8426] non-net output port 'palettewe' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:71]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
WARNING: [VRFC 10-8426] non-net output port 'RxD_data_ready' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:68]
WARNING: [VRFC 10-8426] non-net output port 'RxD_data' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:69]
WARNING: [VRFC 10-8426] non-net output port 'RxD_endofpacket' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:75]
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/branchALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ddr3controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module devicerouter
WARNING: [VRFC 10-8426] non-net output port 'SWITCH_IRQ' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:64]
WARNING: [VRFC 10-8426] non-net output port 'UART_IRQ' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/dividers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/floatregs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floatregisterfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
WARNING: [VRFC 10-8426] non-net output port 'busy' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/multiplier.sv:9]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/registerfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscvcpu
WARNING: [VRFC 10-8426] non-net output port 'memaddress' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:9]
WARNING: [VRFC 10-8426] non-net output port 'cpudataout' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:10]
WARNING: [VRFC 10-8426] non-net output port 'cpuwriteena' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:11]
WARNING: [VRFC 10-8426] non-net output port 'cpureadena' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/videocontroller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoControllerGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/nekotop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nekotop
INFO: [VRFC 10-2458] undeclared symbol cpureadena, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/nekotop.sv:134]
xvhdl --incr --relax -prj nekotop_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/engin/StorageA/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1318]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_consts
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_exp_table...
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_pkg
Compiling package floating_point_v7_1_11.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package floating_point_v7_1_11.vt2mutils
Compiling package floating_point_v7_1_11.vt2mcomps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.clockgen_clk_wiz
Compiling module xil_defaultlib.clockgen
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.peripheralclock_clk_wiz
Compiling module xil_defaultlib.peripheralclock
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.videoclocks_clk_wiz
Compiling module xil_defaultlib.videoclocks
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=48.62...
Compiling module xil_defaultlib.audioclocks_clk_wiz
Compiling module xil_defaultlib.audioclocks
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(BM_...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(nBA...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(BANK...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(BANK_VE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(BM_CN...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(BM_CNT_WIDTH...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(B...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 18765.168 ; gain = 0.000 ; free physical = 12334 ; free virtual = 72274
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 18765.168 ; gain = 0.000 ; free physical = 12334 ; free virtual = 72274
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 22:48:58 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 22:50:34 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 22:55:12 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.43 . Memory (MB): peak = 18830.207 ; gain = 0.000 ; free physical = 12272 ; free virtual = 72250
INFO: [Netlist 29-17] Analyzing 1961 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 18830.207 ; gain = 0.000 ; free physical = 12096 ; free virtual = 72073
Restored from archive | CPU: 1.410000 secs | Memory: 35.016663 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 18830.207 ; gain = 0.000 ; free physical = 12096 ; free virtual = 72073
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 18830.207 ; gain = 0.000 ; free physical = 12098 ; free virtual = 72075
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 208 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 140 instances
  RAM64M => RAM64M (RAMD64E(x4)): 44 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances
  SRLC32E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 18830.207 ; gain = 0.000 ; free physical = 12005 ; free virtual = 71982
open_report: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 18830.207 ; gain = 0.000 ; free physical = 12013 ; free virtual = 71951
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.42 . Memory (MB): peak = 18830.207 ; gain = 0.000 ; free physical = 12174 ; free virtual = 72112
INFO: [Netlist 29-17] Analyzing 1961 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 18830.207 ; gain = 0.000 ; free physical = 11983 ; free virtual = 71922
Restored from archive | CPU: 1.380000 secs | Memory: 34.829453 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 18830.207 ; gain = 0.000 ; free physical = 11983 ; free virtual = 71922
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 18830.207 ; gain = 0.000 ; free physical = 11984 ; free virtual = 71922
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 208 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 140 instances
  RAM64M => RAM64M (RAMD64E(x4)): 44 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances
  SRLC32E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 18830.207 ; gain = 0.000 ; free physical = 11906 ; free virtual = 71845
open_report: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 18830.207 ; gain = 0.000 ; free physical = 11856 ; free virtual = 71794
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_design
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 23:12:28 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
[Wed Jun 23 23:12:28 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 23:18:40 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.42 . Memory (MB): peak = 19440.086 ; gain = 0.000 ; free physical = 11983 ; free virtual = 71968
INFO: [Netlist 29-17] Analyzing 1949 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 19440.086 ; gain = 0.000 ; free physical = 11879 ; free virtual = 71825
Restored from archive | CPU: 1.440000 secs | Memory: 34.715965 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 19440.086 ; gain = 0.000 ; free physical = 11879 ; free virtual = 71825
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 19440.086 ; gain = 0.000 ; free physical = 11864 ; free virtual = 71810
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 208 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 140 instances
  RAM64M => RAM64M (RAMD64E(x4)): 44 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances
  SRLC32E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 19440.086 ; gain = 0.000 ; free physical = 11783 ; free virtual = 71729
open_report: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 19440.086 ; gain = 0.000 ; free physical = 11740 ; free virtual = 71686
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Wed Jun 23 23:34:06 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
[Wed Jun 23 23:34:06 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {150} CONFIG.MMCM_CLKFBOUT_MULT_F {10.500} CONFIG.MMCM_CLKOUT0_DIVIDE_F {7.000} CONFIG.MMCM_CLKOUT1_DIVIDE {105} CONFIG.CLKOUT1_JITTER {116.798} CONFIG.CLKOUT1_PHASE_ERROR {94.994} CONFIG.CLKOUT2_JITTER {202.666} CONFIG.CLKOUT2_PHASE_ERROR {94.994}] [get_ips clockgen]
generate_target all [get_files  /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clockgen'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clockgen'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clockgen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clockgen'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clockgen'...
catch { config_ip_cache -export [get_ips -all clockgen] }
export_ip_user_files -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci]
launch_runs clockgen_synth_1 -jobs 16
[Wed Jun 23 23:44:34 2021] Launched clockgen_synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/clockgen_synth_1/runme.log
export_simulation -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci] -directory /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/sim_scripts -ip_user_files_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files -ipstatic_source_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/modelsim} {questa=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/questa} {ies=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/ies} {xcelium=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/xcelium} {vcs=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/vcs} {riviera=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/engin/StorageA/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'nekotop' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/sysmem.mif'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/BIOS.coe'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/colorpalette.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj nekotop_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_le/sim/fp_le.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_le
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_lt/sim/fp_lt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_lt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_eq/sim/fp_eq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_eq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_sqrt/sim/fp_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_f2i/sim/fp_f2i.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_f2i
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_ui2f/sim/fp_ui2f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_ui2f
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_i2f/sim/fp_i2f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_i2f
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_div/sim/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_mul/sim/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_sub/sim/fp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_add/sim/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_msub/sim/fp_msub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_msub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_madd/sim/fp_madd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_madd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DomainCrossSignalFifo/sim/DomainCrossSignalFifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DomainCrossSignalFifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/VideoMemSlice/sim/VideoMemSlice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoMemSlice
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/gpufifo/sim/gpufifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpufifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/sysmem/sim/sysmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sysmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/uartfifo/sim/uartfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uartfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/SPIFIFO/sim/SPIFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIFIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/switchfifo/sim/switchfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3readdonequeue/sim/ddr3readdonequeue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3readdonequeue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3writedonequeue/sim/ddr3writedonequeue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3writedonequeue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3cmdfifo/sim/ddr3cmdfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3cmdfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_skip_calib_tap
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_std
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDR3MIG_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1096]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1100]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1101]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1102]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDR3MIG
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audioclocks/audioclocks_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audioclocks_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audioclocks/audioclocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audioclocks
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/videoclocks/videoclocks_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module videoclocks_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/videoclocks/videoclocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module videoclocks
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/peripheralclock/peripheralclock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module peripheralclock_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/peripheralclock/peripheralclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module peripheralclock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/clockgen/clockgen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockgen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/clockgen/clockgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpuregisterfile
INFO: [VRFC 10-311] analyzing module GPU
WARNING: [VRFC 10-8426] non-net output port 'videopage' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:55]
WARNING: [VRFC 10-8426] non-net output port 'palettewe' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:71]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
WARNING: [VRFC 10-8426] non-net output port 'RxD_data_ready' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:68]
WARNING: [VRFC 10-8426] non-net output port 'RxD_data' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:69]
WARNING: [VRFC 10-8426] non-net output port 'RxD_endofpacket' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:75]
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/branchALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ddr3controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module devicerouter
WARNING: [VRFC 10-8426] non-net output port 'SWITCH_IRQ' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:64]
WARNING: [VRFC 10-8426] non-net output port 'UART_IRQ' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/dividers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/floatregs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floatregisterfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
WARNING: [VRFC 10-8426] non-net output port 'busy' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/multiplier.sv:9]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/registerfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscvcpu
WARNING: [VRFC 10-8426] non-net output port 'memaddress' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:9]
WARNING: [VRFC 10-8426] non-net output port 'cpudataout' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:10]
WARNING: [VRFC 10-8426] non-net output port 'cpuwriteena' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:11]
WARNING: [VRFC 10-8426] non-net output port 'cpureadena' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/videocontroller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoControllerGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/nekotop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nekotop
INFO: [VRFC 10-2458] undeclared symbol cpureadena, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/nekotop.sv:134]
xvhdl --incr --relax -prj nekotop_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/engin/StorageA/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1318]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_consts
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_exp_table...
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_pkg
Compiling package floating_point_v7_1_11.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package floating_point_v7_1_11.vt2mutils
Compiling package floating_point_v7_1_11.vt2mcomps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.clockgen_clk_wiz
Compiling module xil_defaultlib.clockgen
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.peripheralclock_clk_wiz
Compiling module xil_defaultlib.peripheralclock
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.videoclocks_clk_wiz
Compiling module xil_defaultlib.videoclocks
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=48.62...
Compiling module xil_defaultlib.audioclocks_clk_wiz
Compiling module xil_defaultlib.audioclocks
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(BM_...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(nBA...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(BANK...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(BANK_VE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(BM_CN...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(BM_CNT_WIDTH...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(B...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_std...
Compiling module xil_defaultlib.DDR3MIG_mig_default
Compiling module xil_defaultlib.DDR3MIG
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3cmdfifo
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3writedonequeue
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3readdonequeue
Compiling module xil_defaultlib.ddr3controller
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.switchfifo
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.SPIFIFO
Compiling architecture rtl of entity xil_defaultlib.SPI_MASTER [spi_master_default]
Compiling module xil_defaultlib.BaudTickGen_default
Compiling module xil_defaultlib.async_transmitter
Compiling module xil_defaultlib.uartfifo
Compiling module xil_defaultlib.BaudTickGen(Oversampling=8)
Compiling module xil_defaultlib.async_receiver_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.sysmem
Compiling module xil_defaultlib.gpuregisterfile
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.gpufifo
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.VideoMemSlice
Compiling module xil_defaultlib.VideoControllerGen_default
Compiling architecture vgatimer_a of entity xil_defaultlib.vgatimer [vgatimer_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.DomainCrossSignalFifo
Compiling module xil_defaultlib.devicerouter
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.registerfile
Compiling module xil_defaultlib.floatregisterfile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.branchALU
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=3...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=33,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_optimize_go...]
Compiling architecture mul_ss_arch of entity xil_defaultlib.mul_SS [mul_ss_default]
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.DIV
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_fma_specialcase [\flt_fma_specialcase(c_xdevicefa...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_mul [\flt_fma_mul(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=47,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=47)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ge [\compare_ge(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=50)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=49,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=50,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_alignment [\flt_fma_alignment(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=49)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.addsub_logic [\addsub_logic(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_addsub [\flt_fma_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_align_add [\flt_fma_align_add(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=51)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=51,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_round_bit [\flt_fma_round_bit(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_renorm_and_round_logic [\flt_fma_renorm_and_round_logic(...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_norm_logic [\flt_fma_norm_logic(c_xdevicefam...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_w=57,a_fw=48)(...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(a_w=57,a_ew...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add_exp [\flt_fma_add_exp(c_xdevicefamily...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add_logic [\flt_fma_add_logic(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add [\flt_fma_add(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma [\flt_fma(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_madd
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma [\flt_fma(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_msub
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_11.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=35)\]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_add
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_sub
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_mul
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26)\]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=23,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_div
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_i2f
Compiling architecture rtl of entity floating_point_v7_1_11.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_ui2f
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_11.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_f2i
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=27,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=25,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_sqrt [\flt_sqrt(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_sqrt
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_eq
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_lt
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_le
Compiling module xil_defaultlib.riscvcpu
Compiling module xil_defaultlib.nekotop
Compiling module xil_defaultlib.glbl
Built simulation snapshot nekotop_behav
run_program: Time (s): cpu = 00:01:42 ; elapsed = 00:00:32 . Memory (MB): peak = 19819.379 ; gain = 0.000 ; free physical = 11635 ; free virtual = 71542
INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "nekotop_behav -key {Behavioral:sim_1:Functional:nekotop} -tclbatch {nekotop.tcl} -view {/home/engin/nekoichiarticle/part16/nekoichi.srcs/sim_1/imports/part16/nekotop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.2.2
Time resolution is 1 fs
open_wave_config /home/engin/nekoichiarticle/part16/nekoichi.srcs/sim_1/imports/part16/nekotop_behav.wcfg
source nekotop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    6000
CLKIN1_PERIOD    =   6.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =   750.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1500
CLKOUT1_PERIOD   =    3000
CLKOUT2_PERIOD   =   48000
CLKOUT3_PERIOD   =   12000
CLKOUT4_PERIOD   =    6000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 666.000
MMCM_VCO_PERIOD       = 1501.502
#################################################

nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = c DATA_CTL_B1 = 0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1500.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3000 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 11.72 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1557.90 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 874.70 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 567.40 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2145.22 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 738.28 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 8 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module nekotop.mydevicetree.FastRAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
INFO: [USF-XSim-96] XSim completed. Design snapshot 'nekotop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:48 ; elapsed = 00:00:40 . Memory (MB): peak = 19819.379 ; gain = 0.000 ; free physical = 11546 ; free virtual = 71454
add_force {/nekotop/RST_I} -radix hex {0 0ns}
add_force {/nekotop/CLK_I} -radix hex {0 0ns} {1 5000000fs} -repeat_every 10000000fs
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    6000
CLKIN1_PERIOD    =   6.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =   750.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1500
CLKOUT1_PERIOD   =    3000
CLKOUT2_PERIOD   =   48000
CLKOUT3_PERIOD   =   12000
CLKOUT4_PERIOD   =    6000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 666.000
MMCM_VCO_PERIOD       = 1501.502
#################################################

nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = c DATA_CTL_B1 = 0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1500.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3000 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 11.72 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1557.90 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 874.70 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 567.40 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2145.22 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 738.28 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 8 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module nekotop.mydevicetree.FastRAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 13921ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 13955ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 13988ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 14021ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 19819.379 ; gain = 0.000 ; free physical = 11307 ; free virtual = 71265
run 1 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    6000
CLKIN1_PERIOD    =   6.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =   750.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1500
CLKOUT1_PERIOD   =    3000
CLKOUT2_PERIOD   =   48000
CLKOUT3_PERIOD   =   12000
CLKOUT4_PERIOD   =    6000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 666.000
MMCM_VCO_PERIOD       = 1501.502
#################################################

nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = c DATA_CTL_B1 = 0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1500.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3000 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 11.72 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1557.90 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 874.70 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 567.40 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2145.22 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 738.28 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 8 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module nekotop.mydevicetree.FastRAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
save_wave_config {/home/engin/nekoichiarticle/part16/nekoichi.srcs/sim_1/imports/part16/nekotop_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/engin/StorageA/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'nekotop' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/sysmem.mif'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/BIOS.coe'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/colorpalette.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj nekotop_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_le/sim/fp_le.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_le
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_lt/sim/fp_lt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_lt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_eq/sim/fp_eq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_eq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_sqrt/sim/fp_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_f2i/sim/fp_f2i.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_f2i
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_ui2f/sim/fp_ui2f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_ui2f
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_i2f/sim/fp_i2f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_i2f
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_div/sim/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_mul/sim/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_sub/sim/fp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_add/sim/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_msub/sim/fp_msub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_msub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_madd/sim/fp_madd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_madd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DomainCrossSignalFifo/sim/DomainCrossSignalFifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DomainCrossSignalFifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/VideoMemSlice/sim/VideoMemSlice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoMemSlice
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/gpufifo/sim/gpufifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpufifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/sysmem/sim/sysmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sysmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/uartfifo/sim/uartfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uartfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/SPIFIFO/sim/SPIFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIFIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/switchfifo/sim/switchfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3readdonequeue/sim/ddr3readdonequeue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3readdonequeue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3writedonequeue/sim/ddr3writedonequeue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3writedonequeue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3cmdfifo/sim/ddr3cmdfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3cmdfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_skip_calib_tap
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_std
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDR3MIG_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1096]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1100]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1101]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1102]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDR3MIG
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audioclocks/audioclocks_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audioclocks_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audioclocks/audioclocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audioclocks
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/videoclocks/videoclocks_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module videoclocks_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/videoclocks/videoclocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module videoclocks
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/peripheralclock/peripheralclock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module peripheralclock_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/peripheralclock/peripheralclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module peripheralclock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/clockgen/clockgen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockgen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/clockgen/clockgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpuregisterfile
INFO: [VRFC 10-311] analyzing module GPU
WARNING: [VRFC 10-8426] non-net output port 'videopage' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:55]
WARNING: [VRFC 10-8426] non-net output port 'palettewe' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:71]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
WARNING: [VRFC 10-8426] non-net output port 'RxD_data_ready' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:68]
WARNING: [VRFC 10-8426] non-net output port 'RxD_data' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:69]
WARNING: [VRFC 10-8426] non-net output port 'RxD_endofpacket' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:75]
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/branchALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ddr3controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module devicerouter
WARNING: [VRFC 10-8426] non-net output port 'SWITCH_IRQ' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:64]
WARNING: [VRFC 10-8426] non-net output port 'UART_IRQ' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/dividers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/floatregs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floatregisterfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
WARNING: [VRFC 10-8426] non-net output port 'busy' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/multiplier.sv:9]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/registerfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscvcpu
WARNING: [VRFC 10-8426] non-net output port 'memaddress' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:9]
WARNING: [VRFC 10-8426] non-net output port 'cpudataout' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:10]
WARNING: [VRFC 10-8426] non-net output port 'cpuwriteena' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:11]
WARNING: [VRFC 10-8426] non-net output port 'cpureadena' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/videocontroller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoControllerGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/nekotop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nekotop
INFO: [VRFC 10-2458] undeclared symbol cpureadena, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/nekotop.sv:134]
xvhdl --incr --relax -prj nekotop_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/engin/StorageA/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1318]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_consts
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_exp_table...
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_pkg
Compiling package floating_point_v7_1_11.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package floating_point_v7_1_11.vt2mutils
Compiling package floating_point_v7_1_11.vt2mcomps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.clockgen_clk_wiz
Compiling module xil_defaultlib.clockgen
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.peripheralclock_clk_wiz
Compiling module xil_defaultlib.peripheralclock
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.videoclocks_clk_wiz
Compiling module xil_defaultlib.videoclocks
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=48.62...
Compiling module xil_defaultlib.audioclocks_clk_wiz
Compiling module xil_defaultlib.audioclocks
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(BM_...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(nBA...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(BANK...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(BANK_VE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(BM_CN...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(BM_CNT_WIDTH...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(B...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_std...
Compiling module xil_defaultlib.DDR3MIG_mig_default
Compiling module xil_defaultlib.DDR3MIG
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3cmdfifo
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3writedonequeue
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3readdonequeue
Compiling module xil_defaultlib.ddr3controller
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.switchfifo
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.SPIFIFO
Compiling architecture rtl of entity xil_defaultlib.SPI_MASTER [spi_master_default]
Compiling module xil_defaultlib.BaudTickGen_default
Compiling module xil_defaultlib.async_transmitter
Compiling module xil_defaultlib.uartfifo
Compiling module xil_defaultlib.BaudTickGen(Oversampling=8)
Compiling module xil_defaultlib.async_receiver_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.sysmem
Compiling module xil_defaultlib.gpuregisterfile
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.gpufifo
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.VideoMemSlice
Compiling module xil_defaultlib.VideoControllerGen_default
Compiling architecture vgatimer_a of entity xil_defaultlib.vgatimer [vgatimer_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.DomainCrossSignalFifo
Compiling module xil_defaultlib.devicerouter
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.registerfile
Compiling module xil_defaultlib.floatregisterfile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.branchALU
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=3...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=33,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_optimize_go...]
Compiling architecture mul_ss_arch of entity xil_defaultlib.mul_SS [mul_ss_default]
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.DIV
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_fma_specialcase [\flt_fma_specialcase(c_xdevicefa...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_mul [\flt_fma_mul(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=47,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=47)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ge [\compare_ge(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=50)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=49,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=50,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_alignment [\flt_fma_alignment(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=49)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.addsub_logic [\addsub_logic(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_addsub [\flt_fma_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_align_add [\flt_fma_align_add(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=51)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=51,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_round_bit [\flt_fma_round_bit(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_renorm_and_round_logic [\flt_fma_renorm_and_round_logic(...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_norm_logic [\flt_fma_norm_logic(c_xdevicefam...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_w=57,a_fw=48)(...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(a_w=57,a_ew...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add_exp [\flt_fma_add_exp(c_xdevicefamily...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add_logic [\flt_fma_add_logic(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add [\flt_fma_add(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma [\flt_fma(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_madd
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma [\flt_fma(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_msub
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_11.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=35)\]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_add
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_sub
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_mul
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26)\]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=23,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_div
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_i2f
Compiling architecture rtl of entity floating_point_v7_1_11.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_ui2f
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_11.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_f2i
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=27,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=25,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_sqrt [\flt_sqrt(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_sqrt
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_eq
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_lt
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_le
Compiling module xil_defaultlib.riscvcpu
Compiling module xil_defaultlib.nekotop
Compiling module xil_defaultlib.glbl
Built simulation snapshot nekotop_behav
run_program: Time (s): cpu = 00:01:42 ; elapsed = 00:00:33 . Memory (MB): peak = 19819.379 ; gain = 0.000 ; free physical = 11373 ; free virtual = 71305
INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds
launch_simulation: Time (s): cpu = 00:01:43 ; elapsed = 00:00:33 . Memory (MB): peak = 19819.379 ; gain = 0.000 ; free physical = 11373 ; free virtual = 71305
Vivado Simulator v2020.2.2
Time resolution is 1 fs
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    6000
CLKIN1_PERIOD    =   6.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =   750.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1500
CLKOUT1_PERIOD   =    3000
CLKOUT2_PERIOD   =   48000
CLKOUT3_PERIOD   =   12000
CLKOUT4_PERIOD   =    6000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 666.000
MMCM_VCO_PERIOD       = 1501.502
#################################################

nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = c DATA_CTL_B1 = 0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1500.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3000 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 11.72 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1557.90 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 874.70 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 567.40 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2145.22 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 738.28 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 8 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module nekotop.mydevicetree.FastRAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
relaunch_sim: Time (s): cpu = 00:01:57 ; elapsed = 00:00:40 . Memory (MB): peak = 19819.379 ; gain = 0.000 ; free physical = 11281 ; free virtual = 71213
add_force {/nekotop/RST_I} -radix hex {0 0ns}
add_force {/nekotop/CLK_I} -radix hex {0 0ns} {1 5000000fs} -repeat_every 10000000fs
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 19819.379 ; gain = 0.000 ; free physical = 11281 ; free virtual = 71209
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/engin/StorageA/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'nekotop' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/sysmem.mif'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/BIOS.coe'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/colorpalette.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj nekotop_vlog.prj
xvhdl --incr --relax -prj nekotop_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/engin/StorageA/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1318]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 19819.379 ; gain = 0.000 ; free physical = 11575 ; free virtual = 71498
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "nekotop_behav -key {Behavioral:sim_1:Functional:nekotop} -tclbatch {nekotop.tcl} -view {/home/engin/nekoichiarticle/part16/nekoichi.srcs/sim_1/imports/part16/nekotop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.2.2
Time resolution is 1 fs
open_wave_config /home/engin/nekoichiarticle/part16/nekoichi.srcs/sim_1/imports/part16/nekotop_behav.wcfg
source nekotop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    6000
CLKIN1_PERIOD    =   6.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =   750.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1500
CLKOUT1_PERIOD   =    3000
CLKOUT2_PERIOD   =   48000
CLKOUT3_PERIOD   =   12000
CLKOUT4_PERIOD   =    6000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 666.000
MMCM_VCO_PERIOD       = 1501.502
#################################################

nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = c DATA_CTL_B1 = 0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1500.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3000 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 11.72 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1557.90 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 874.70 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 567.40 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2145.22 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 738.28 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 8 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module nekotop.mydevicetree.FastRAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
INFO: [USF-XSim-96] XSim completed. Design snapshot 'nekotop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 19819.379 ; gain = 0.000 ; free physical = 11443 ; free virtual = 71366
add_force {/nekotop/RST_I} -radix hex {0 0ns}
add_force {/nekotop/CLK_I} -radix hex {0 0ns} {1 5000000fs} -repeat_every 10000000fs
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 us
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    6000
CLKIN1_PERIOD    =   6.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =   750.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1500
CLKOUT1_PERIOD   =    3000
CLKOUT2_PERIOD   =   48000
CLKOUT3_PERIOD   =   12000
CLKOUT4_PERIOD   =    6000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 666.000
MMCM_VCO_PERIOD       = 1501.502
#################################################

nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = c DATA_CTL_B1 = 0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1500.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3000 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 11.72 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1557.90 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 874.70 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 567.40 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2145.22 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 738.28 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 8 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module nekotop.mydevicetree.FastRAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
run 1 us
run all
run all
save_wave_config {/home/engin/nekoichiarticle/part16/nekoichi.srcs/sim_1/imports/part16/nekotop_behav.wcfg}
save_wave_config {/home/engin/nekoichiarticle/part16/nekoichi.srcs/sim_1/imports/part16/nekotop_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/engin/StorageA/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'nekotop' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/sysmem.mif'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/BIOS.coe'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/colorpalette.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj nekotop_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpuregisterfile
INFO: [VRFC 10-311] analyzing module GPU
WARNING: [VRFC 10-8426] non-net output port 'videopage' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:55]
WARNING: [VRFC 10-8426] non-net output port 'palettewe' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:71]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
WARNING: [VRFC 10-8426] non-net output port 'RxD_data_ready' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:68]
WARNING: [VRFC 10-8426] non-net output port 'RxD_data' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:69]
WARNING: [VRFC 10-8426] non-net output port 'RxD_endofpacket' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:75]
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/branchALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ddr3controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module devicerouter
WARNING: [VRFC 10-8426] non-net output port 'SWITCH_IRQ' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:64]
WARNING: [VRFC 10-8426] non-net output port 'UART_IRQ' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/dividers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/floatregs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floatregisterfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
WARNING: [VRFC 10-8426] non-net output port 'busy' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/multiplier.sv:9]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/registerfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscvcpu
WARNING: [VRFC 10-8426] non-net output port 'memaddress' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:9]
WARNING: [VRFC 10-8426] non-net output port 'cpudataout' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:10]
WARNING: [VRFC 10-8426] non-net output port 'cpuwriteena' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:11]
WARNING: [VRFC 10-8426] non-net output port 'cpureadena' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/videocontroller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoControllerGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/nekotop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nekotop
INFO: [VRFC 10-2458] undeclared symbol cpureadena, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/nekotop.sv:134]
xvhdl --incr --relax -prj nekotop_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/engin/StorageA/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1318]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_consts
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_exp_table...
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_pkg
Compiling package floating_point_v7_1_11.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package floating_point_v7_1_11.vt2mutils
Compiling package floating_point_v7_1_11.vt2mcomps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.clockgen_clk_wiz
Compiling module xil_defaultlib.clockgen
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.peripheralclock_clk_wiz
Compiling module xil_defaultlib.peripheralclock
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.videoclocks_clk_wiz
Compiling module xil_defaultlib.videoclocks
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=48.62...
Compiling module xil_defaultlib.audioclocks_clk_wiz
Compiling module xil_defaultlib.audioclocks
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(BM_...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(nBA...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(BANK...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(BANK_VE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(BM_CN...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(BM_CNT_WIDTH...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(B...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_std...
Compiling module xil_defaultlib.DDR3MIG_mig_default
Compiling module xil_defaultlib.DDR3MIG
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3cmdfifo
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3writedonequeue
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3readdonequeue
Compiling module xil_defaultlib.ddr3controller
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.switchfifo
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.SPIFIFO
Compiling architecture rtl of entity xil_defaultlib.SPI_MASTER [spi_master_default]
Compiling module xil_defaultlib.BaudTickGen_default
Compiling module xil_defaultlib.async_transmitter
Compiling module xil_defaultlib.uartfifo
Compiling module xil_defaultlib.BaudTickGen(Oversampling=8)
Compiling module xil_defaultlib.async_receiver_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.sysmem
Compiling module xil_defaultlib.gpuregisterfile
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.gpufifo
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.VideoMemSlice
Compiling module xil_defaultlib.VideoControllerGen_default
Compiling architecture vgatimer_a of entity xil_defaultlib.vgatimer [vgatimer_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.DomainCrossSignalFifo
Compiling module xil_defaultlib.devicerouter
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.registerfile
Compiling module xil_defaultlib.floatregisterfile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.branchALU
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=3...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=33,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_optimize_go...]
Compiling architecture mul_ss_arch of entity xil_defaultlib.mul_SS [mul_ss_default]
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.DIV
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_fma_specialcase [\flt_fma_specialcase(c_xdevicefa...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_mul [\flt_fma_mul(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=47,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=47)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ge [\compare_ge(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=50)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=49,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=50,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_alignment [\flt_fma_alignment(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=49)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.addsub_logic [\addsub_logic(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_addsub [\flt_fma_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_align_add [\flt_fma_align_add(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=51)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=51,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_round_bit [\flt_fma_round_bit(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_renorm_and_round_logic [\flt_fma_renorm_and_round_logic(...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_norm_logic [\flt_fma_norm_logic(c_xdevicefam...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_w=57,a_fw=48)(...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(a_w=57,a_ew...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add_exp [\flt_fma_add_exp(c_xdevicefamily...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add_logic [\flt_fma_add_logic(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add [\flt_fma_add(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma [\flt_fma(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_madd
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma [\flt_fma(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_msub
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_11.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=35)\]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_add
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_sub
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_mul
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26)\]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=23,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_div
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_i2f
Compiling architecture rtl of entity floating_point_v7_1_11.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_ui2f
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_11.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_f2i
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=27,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=25,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_sqrt [\flt_sqrt(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_sqrt
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_eq
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_lt
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_le
Compiling module xil_defaultlib.riscvcpu
Compiling module xil_defaultlib.nekotop
Compiling module xil_defaultlib.glbl
Built simulation snapshot nekotop_behav
run_program: Time (s): cpu = 00:01:39 ; elapsed = 00:00:32 . Memory (MB): peak = 19954.578 ; gain = 0.000 ; free physical = 11509 ; free virtual = 71429
INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds
launch_simulation: Time (s): cpu = 00:01:39 ; elapsed = 00:00:33 . Memory (MB): peak = 19954.578 ; gain = 0.000 ; free physical = 11509 ; free virtual = 71429
Vivado Simulator v2020.2.2
Time resolution is 1 fs
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    6000
CLKIN1_PERIOD    =   6.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =   750.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1500
CLKOUT1_PERIOD   =    3000
CLKOUT2_PERIOD   =   48000
CLKOUT3_PERIOD   =   12000
CLKOUT4_PERIOD   =    6000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 666.000
MMCM_VCO_PERIOD       = 1501.502
#################################################

nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = c DATA_CTL_B1 = 0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1500.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3000 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 11.72 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1557.90 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 874.70 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 567.40 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2145.22 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 738.28 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 8 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module nekotop.mydevicetree.FastRAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
relaunch_sim: Time (s): cpu = 00:01:49 ; elapsed = 00:00:39 . Memory (MB): peak = 19954.578 ; gain = 0.000 ; free physical = 11430 ; free virtual = 71350
add_force {/nekotop/RST_I} -radix hex {0 0ns}
add_force {/nekotop/CLK_I} -radix hex {0 0ns} {1 5000000fs} -repeat_every 10000000fs
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 19954.578 ; gain = 0.000 ; free physical = 11417 ; free virtual = 71338
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    6000
CLKIN1_PERIOD    =   6.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =   750.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1500
CLKOUT1_PERIOD   =    3000
CLKOUT2_PERIOD   =   48000
CLKOUT3_PERIOD   =   12000
CLKOUT4_PERIOD   =    6000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 666.000
MMCM_VCO_PERIOD       = 1501.502
#################################################

nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = c DATA_CTL_B1 = 0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1500.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3000 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 11.72 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1557.90 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 874.70 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 567.40 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2145.22 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 738.28 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 8 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module nekotop.mydevicetree.FastRAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
save_wave_config {/home/engin/nekoichiarticle/part16/nekoichi.srcs/sim_1/imports/part16/nekotop_behav.wcfg}
save_wave_config {/home/engin/nekoichiarticle/part16/nekoichi.srcs/sim_1/imports/part16/nekotop_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/engin/StorageA/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'nekotop' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/sysmem.mif'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/BIOS.coe'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/colorpalette.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj nekotop_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpuregisterfile
INFO: [VRFC 10-311] analyzing module GPU
WARNING: [VRFC 10-8426] non-net output port 'videopage' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:55]
WARNING: [VRFC 10-8426] non-net output port 'palettewe' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:71]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
WARNING: [VRFC 10-8426] non-net output port 'RxD_data_ready' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:68]
WARNING: [VRFC 10-8426] non-net output port 'RxD_data' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:69]
WARNING: [VRFC 10-8426] non-net output port 'RxD_endofpacket' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:75]
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/branchALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ddr3controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module devicerouter
WARNING: [VRFC 10-8426] non-net output port 'SWITCH_IRQ' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:64]
WARNING: [VRFC 10-8426] non-net output port 'UART_IRQ' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/dividers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/floatregs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floatregisterfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
WARNING: [VRFC 10-8426] non-net output port 'busy' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/multiplier.sv:9]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/registerfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscvcpu
WARNING: [VRFC 10-8426] non-net output port 'memaddress' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:9]
WARNING: [VRFC 10-8426] non-net output port 'cpudataout' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:10]
WARNING: [VRFC 10-8426] non-net output port 'cpuwriteena' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:11]
WARNING: [VRFC 10-8426] non-net output port 'cpureadena' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/videocontroller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoControllerGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/nekotop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nekotop
INFO: [VRFC 10-2458] undeclared symbol cpureadena, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/nekotop.sv:134]
xvhdl --incr --relax -prj nekotop_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/engin/StorageA/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1318]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_consts
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_exp_table...
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_pkg
Compiling package floating_point_v7_1_11.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package floating_point_v7_1_11.vt2mutils
Compiling package floating_point_v7_1_11.vt2mcomps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.clockgen_clk_wiz
Compiling module xil_defaultlib.clockgen
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.peripheralclock_clk_wiz
Compiling module xil_defaultlib.peripheralclock
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.videoclocks_clk_wiz
Compiling module xil_defaultlib.videoclocks
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=48.62...
Compiling module xil_defaultlib.audioclocks_clk_wiz
Compiling module xil_defaultlib.audioclocks
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(BM_...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(nBA...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(BANK...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(BANK_VE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(BM_CN...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(BM_CNT_WIDTH...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(B...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_std...
Compiling module xil_defaultlib.DDR3MIG_mig_default
Compiling module xil_defaultlib.DDR3MIG
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3cmdfifo
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3writedonequeue
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3readdonequeue
Compiling module xil_defaultlib.ddr3controller
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.switchfifo
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.SPIFIFO
Compiling architecture rtl of entity xil_defaultlib.SPI_MASTER [spi_master_default]
Compiling module xil_defaultlib.BaudTickGen_default
Compiling module xil_defaultlib.async_transmitter
Compiling module xil_defaultlib.uartfifo
Compiling module xil_defaultlib.BaudTickGen(Oversampling=8)
Compiling module xil_defaultlib.async_receiver_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.sysmem
Compiling module xil_defaultlib.gpuregisterfile
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.gpufifo
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.VideoMemSlice
Compiling module xil_defaultlib.VideoControllerGen_default
Compiling architecture vgatimer_a of entity xil_defaultlib.vgatimer [vgatimer_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.DomainCrossSignalFifo
Compiling module xil_defaultlib.devicerouter
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.registerfile
Compiling module xil_defaultlib.floatregisterfile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.branchALU
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=3...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=33,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_optimize_go...]
Compiling architecture mul_ss_arch of entity xil_defaultlib.mul_SS [mul_ss_default]
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.DIV
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_fma_specialcase [\flt_fma_specialcase(c_xdevicefa...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_mul [\flt_fma_mul(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=47,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=47)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ge [\compare_ge(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=50)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=49,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=50,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_alignment [\flt_fma_alignment(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=49)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.addsub_logic [\addsub_logic(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_addsub [\flt_fma_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_align_add [\flt_fma_align_add(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=51)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=51,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_round_bit [\flt_fma_round_bit(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_renorm_and_round_logic [\flt_fma_renorm_and_round_logic(...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_norm_logic [\flt_fma_norm_logic(c_xdevicefam...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_w=57,a_fw=48)(...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(a_w=57,a_ew...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add_exp [\flt_fma_add_exp(c_xdevicefamily...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add_logic [\flt_fma_add_logic(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add [\flt_fma_add(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma [\flt_fma(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_madd
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma [\flt_fma(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_msub
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_11.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=35)\]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_add
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_sub
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_mul
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26)\]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=23,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_div
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_i2f
Compiling architecture rtl of entity floating_point_v7_1_11.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_ui2f
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_11.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_f2i
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=27,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=25,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_sqrt [\flt_sqrt(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_sqrt
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_eq
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_lt
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_le
Compiling module xil_defaultlib.riscvcpu
Compiling module xil_defaultlib.nekotop
Compiling module xil_defaultlib.glbl
Built simulation snapshot nekotop_behav
run_program: Time (s): cpu = 00:01:42 ; elapsed = 00:00:33 . Memory (MB): peak = 20034.617 ; gain = 0.000 ; free physical = 11203 ; free virtual = 71176
INFO: [USF-XSim-69] 'elaborate' step finished in '33' seconds
launch_simulation: Time (s): cpu = 00:01:42 ; elapsed = 00:00:33 . Memory (MB): peak = 20034.617 ; gain = 0.000 ; free physical = 11203 ; free virtual = 71176
Vivado Simulator v2020.2.2
Time resolution is 1 fs
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    6000
CLKIN1_PERIOD    =   6.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =   750.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1500
CLKOUT1_PERIOD   =    3000
CLKOUT2_PERIOD   =   48000
CLKOUT3_PERIOD   =   12000
CLKOUT4_PERIOD   =    6000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 666.000
MMCM_VCO_PERIOD       = 1501.502
#################################################

nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = c DATA_CTL_B1 = 0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1500.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3000 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 11.72 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1557.90 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 874.70 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 567.40 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2145.22 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 738.28 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 8 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module nekotop.mydevicetree.FastRAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
relaunch_sim: Time (s): cpu = 00:01:56 ; elapsed = 00:00:40 . Memory (MB): peak = 20034.617 ; gain = 0.000 ; free physical = 11114 ; free virtual = 71084
add_force {/nekotop/RST_I} -radix hex {0 0ns}
add_force {/nekotop/CLK_I} -radix hex {0 0ns} {1 5000000fs} -repeat_every 10000000fs
run all
WARNING: 16688ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 16921ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 17155ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 17388ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 17621ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 17854ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 18088ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 20034.617 ; gain = 0.000 ; free physical = 11321 ; free virtual = 71254
run all
WARNING: 18321ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 18554ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 18788ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 19021ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 19254ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 19488ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 19721ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 19955ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 20188ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 20421ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 20654ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 20888ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 21121ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 21354ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 21588ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 21821ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
PHY_INIT: Memory Initialization completed at          22019100000
WARNING: 22054ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 22288ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 22521ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 22755ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 22988ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 23221ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 23454ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 23688ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 23921ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 24154ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 20034.617 ; gain = 0.000 ; free physical = 11350 ; free virtual = 71279
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs synth_1 -jobs 16
[Thu Jun 24 00:26:22 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Thu Jun 24 00:28:17 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jun 24 00:33:21 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.43 . Memory (MB): peak = 20034.617 ; gain = 0.000 ; free physical = 11140 ; free virtual = 71249
INFO: [Netlist 29-17] Analyzing 1983 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 20034.617 ; gain = 0.000 ; free physical = 10943 ; free virtual = 71044
Restored from archive | CPU: 3.570000 secs | Memory: 51.995590 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 20034.617 ; gain = 0.000 ; free physical = 10943 ; free virtual = 71044
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 20034.617 ; gain = 0.000 ; free physical = 10945 ; free virtual = 71048
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 208 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 140 instances
  RAM64M => RAM64M (RAMD64E(x4)): 44 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances
  SRLC32E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 20034.617 ; gain = 0.000 ; free physical = 10888 ; free virtual = 70990
open_report: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 20034.617 ; gain = 0.000 ; free physical = 10816 ; free virtual = 70918
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_design
set_property -dict [list CONFIG.Register_PortA_Output_of_Memory_Primitives {true}] [get_ips sysmem]
generate_target all [get_files  /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/sysmem/sysmem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sysmem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sysmem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sysmem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'sysmem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sysmem'...
export_ip_user_files -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/sysmem/sysmem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/sysmem/sysmem.xci] -directory /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/sim_scripts -ip_user_files_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files -ipstatic_source_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/modelsim} {questa=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/questa} {ies=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/ies} {xcelium=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/xcelium} {vcs=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/vcs} {riviera=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/engin/StorageA/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'nekotop' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/sysmem.mif'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/BIOS.coe'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/colorpalette.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj nekotop_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_le/sim/fp_le.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_le
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_lt/sim/fp_lt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_lt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_eq/sim/fp_eq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_eq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_sqrt/sim/fp_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_f2i/sim/fp_f2i.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_f2i
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_ui2f/sim/fp_ui2f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_ui2f
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_i2f/sim/fp_i2f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_i2f
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_div/sim/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_mul/sim/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_sub/sim/fp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_add/sim/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_msub/sim/fp_msub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_msub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_madd/sim/fp_madd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_madd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DomainCrossSignalFifo/sim/DomainCrossSignalFifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DomainCrossSignalFifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/VideoMemSlice/sim/VideoMemSlice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoMemSlice
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/gpufifo/sim/gpufifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpufifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/sysmem/sim/sysmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sysmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/uartfifo/sim/uartfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uartfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/SPIFIFO/sim/SPIFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIFIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/switchfifo/sim/switchfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3readdonequeue/sim/ddr3readdonequeue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3readdonequeue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3writedonequeue/sim/ddr3writedonequeue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3writedonequeue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3cmdfifo/sim/ddr3cmdfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3cmdfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_skip_calib_tap
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_std
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDR3MIG_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1096]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1100]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1101]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1102]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDR3MIG
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audioclocks/audioclocks_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audioclocks_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audioclocks/audioclocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audioclocks
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/videoclocks/videoclocks_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module videoclocks_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/videoclocks/videoclocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module videoclocks
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/peripheralclock/peripheralclock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module peripheralclock_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/peripheralclock/peripheralclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module peripheralclock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/clockgen/clockgen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockgen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/clockgen/clockgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockgen
xvhdl --incr --relax -prj nekotop_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/engin/StorageA/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1318]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_consts
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_exp_table...
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_pkg
Compiling package floating_point_v7_1_11.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package floating_point_v7_1_11.vt2mutils
Compiling package floating_point_v7_1_11.vt2mcomps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.clockgen_clk_wiz
Compiling module xil_defaultlib.clockgen
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.peripheralclock_clk_wiz
Compiling module xil_defaultlib.peripheralclock
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.videoclocks_clk_wiz
Compiling module xil_defaultlib.videoclocks
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=48.62...
Compiling module xil_defaultlib.audioclocks_clk_wiz
Compiling module xil_defaultlib.audioclocks
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(BM_...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(nBA...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(BANK...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(BANK_VE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(BM_CN...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(BM_CNT_WIDTH...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(B...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_std...
Compiling module xil_defaultlib.DDR3MIG_mig_default
Compiling module xil_defaultlib.DDR3MIG
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3cmdfifo
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3writedonequeue
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3readdonequeue
Compiling module xil_defaultlib.ddr3controller
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.switchfifo
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.SPIFIFO
Compiling architecture rtl of entity xil_defaultlib.SPI_MASTER [spi_master_default]
Compiling module xil_defaultlib.BaudTickGen_default
Compiling module xil_defaultlib.async_transmitter
Compiling module xil_defaultlib.uartfifo
Compiling module xil_defaultlib.BaudTickGen(Oversampling=8)
Compiling module xil_defaultlib.async_receiver_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.sysmem
Compiling module xil_defaultlib.gpuregisterfile
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.gpufifo
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.VideoMemSlice
Compiling module xil_defaultlib.VideoControllerGen_default
Compiling architecture vgatimer_a of entity xil_defaultlib.vgatimer [vgatimer_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.DomainCrossSignalFifo
Compiling module xil_defaultlib.devicerouter
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.registerfile
Compiling module xil_defaultlib.floatregisterfile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.branchALU
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=3...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=33,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_optimize_go...]
Compiling architecture mul_ss_arch of entity xil_defaultlib.mul_SS [mul_ss_default]
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.DIV
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_fma_specialcase [\flt_fma_specialcase(c_xdevicefa...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_mul [\flt_fma_mul(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=47,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=47)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ge [\compare_ge(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=50)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=49,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=50,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_alignment [\flt_fma_alignment(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=49)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.addsub_logic [\addsub_logic(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_addsub [\flt_fma_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_align_add [\flt_fma_align_add(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=51)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=51,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_round_bit [\flt_fma_round_bit(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_renorm_and_round_logic [\flt_fma_renorm_and_round_logic(...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_norm_logic [\flt_fma_norm_logic(c_xdevicefam...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_w=57,a_fw=48)(...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(a_w=57,a_ew...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add_exp [\flt_fma_add_exp(c_xdevicefamily...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add_logic [\flt_fma_add_logic(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add [\flt_fma_add(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma [\flt_fma(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_madd
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma [\flt_fma(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_msub
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_11.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=35)\]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_add
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_sub
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_mul
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26)\]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=23,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_div
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_i2f
Compiling architecture rtl of entity floating_point_v7_1_11.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_ui2f
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_11.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_f2i
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=27,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=25,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_sqrt [\flt_sqrt(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_sqrt
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_eq
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_lt
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_le
Compiling module xil_defaultlib.riscvcpu
Compiling module xil_defaultlib.nekotop
Compiling module xil_defaultlib.glbl
Built simulation snapshot nekotop_behav
run_program: Time (s): cpu = 00:01:44 ; elapsed = 00:00:33 . Memory (MB): peak = 20286.902 ; gain = 0.000 ; free physical = 10951 ; free virtual = 71097
INFO: [USF-XSim-69] 'elaborate' step finished in '34' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "nekotop_behav -key {Behavioral:sim_1:Functional:nekotop} -tclbatch {nekotop.tcl} -view {/home/engin/nekoichiarticle/part16/nekoichi.srcs/sim_1/imports/part16/nekotop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.2.2
Time resolution is 1 fs
open_wave_config /home/engin/nekoichiarticle/part16/nekoichi.srcs/sim_1/imports/part16/nekotop_behav.wcfg
source nekotop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    6000
CLKIN1_PERIOD    =   6.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =   750.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1500
CLKOUT1_PERIOD   =    3000
CLKOUT2_PERIOD   =   48000
CLKOUT3_PERIOD   =   12000
CLKOUT4_PERIOD   =    6000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 666.000
MMCM_VCO_PERIOD       = 1501.502
#################################################

nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = c DATA_CTL_B1 = 0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1500.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3000 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 11.72 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1557.90 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 874.70 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 567.40 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2145.22 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 738.28 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 8 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module nekotop.mydevicetree.FastRAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
INFO: [USF-XSim-96] XSim completed. Design snapshot 'nekotop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:51 ; elapsed = 00:00:41 . Memory (MB): peak = 20286.902 ; gain = 0.000 ; free physical = 10862 ; free virtual = 70998
add_force {/nekotop/RST_I} -radix hex {0 0ns}
add_force {/nekotop/CLK_I} -radix hex {0 0ns} {1 5000000fs} -repeat_every 10000000fs
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 20286.902 ; gain = 0.000 ; free physical = 10817 ; free virtual = 70892
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/engin/StorageA/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'nekotop' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/sysmem.mif'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/BIOS.coe'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/colorpalette.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj nekotop_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpuregisterfile
INFO: [VRFC 10-311] analyzing module GPU
WARNING: [VRFC 10-8426] non-net output port 'videopage' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:55]
WARNING: [VRFC 10-8426] non-net output port 'palettewe' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:71]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
WARNING: [VRFC 10-8426] non-net output port 'RxD_data_ready' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:68]
WARNING: [VRFC 10-8426] non-net output port 'RxD_data' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:69]
WARNING: [VRFC 10-8426] non-net output port 'RxD_endofpacket' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:75]
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/branchALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ddr3controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module devicerouter
WARNING: [VRFC 10-8426] non-net output port 'SWITCH_IRQ' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:64]
WARNING: [VRFC 10-8426] non-net output port 'UART_IRQ' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/dividers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/floatregs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floatregisterfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
WARNING: [VRFC 10-8426] non-net output port 'busy' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/multiplier.sv:9]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/registerfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscvcpu
ERROR: [VRFC 10-5011] illegal character 'f' in decimal number 32'dFFFFFFFF [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:9]
WARNING: [VRFC 10-8426] non-net output port 'memaddress' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:9]
WARNING: [VRFC 10-8426] non-net output port 'cpudataout' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:10]
WARNING: [VRFC 10-8426] non-net output port 'cpuwriteena' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:11]
WARNING: [VRFC 10-8426] non-net output port 'cpureadena' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:12]
ERROR: [VRFC 10-2865] module 'riscvcpu' ignored due to previous errors [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:5]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/engin/StorageA/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'nekotop' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/sysmem.mif'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/BIOS.coe'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/colorpalette.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj nekotop_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpuregisterfile
INFO: [VRFC 10-311] analyzing module GPU
WARNING: [VRFC 10-8426] non-net output port 'videopage' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:55]
WARNING: [VRFC 10-8426] non-net output port 'palettewe' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:71]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
WARNING: [VRFC 10-8426] non-net output port 'RxD_data_ready' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:68]
WARNING: [VRFC 10-8426] non-net output port 'RxD_data' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:69]
WARNING: [VRFC 10-8426] non-net output port 'RxD_endofpacket' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:75]
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/branchALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ddr3controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module devicerouter
WARNING: [VRFC 10-8426] non-net output port 'SWITCH_IRQ' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:64]
WARNING: [VRFC 10-8426] non-net output port 'UART_IRQ' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/dividers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/floatregs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floatregisterfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
WARNING: [VRFC 10-8426] non-net output port 'busy' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/multiplier.sv:9]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/registerfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscvcpu
WARNING: [VRFC 10-8426] non-net output port 'memaddress' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:9]
WARNING: [VRFC 10-8426] non-net output port 'cpudataout' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:10]
WARNING: [VRFC 10-8426] non-net output port 'cpuwriteena' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:11]
WARNING: [VRFC 10-8426] non-net output port 'cpureadena' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/videocontroller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoControllerGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/nekotop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nekotop
INFO: [VRFC 10-2458] undeclared symbol cpureadena, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/nekotop.sv:134]
xvhdl --incr --relax -prj nekotop_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/engin/StorageA/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1318]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_consts
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_exp_table...
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_pkg
Compiling package floating_point_v7_1_11.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package floating_point_v7_1_11.vt2mutils
Compiling package floating_point_v7_1_11.vt2mcomps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.clockgen_clk_wiz
Compiling module xil_defaultlib.clockgen
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.peripheralclock_clk_wiz
Compiling module xil_defaultlib.peripheralclock
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.videoclocks_clk_wiz
Compiling module xil_defaultlib.videoclocks
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=48.62...
Compiling module xil_defaultlib.audioclocks_clk_wiz
Compiling module xil_defaultlib.audioclocks
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(BM_...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(nBA...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(BANK...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(BANK_VE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(BM_CN...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(BM_CNT_WIDTH...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(B...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_std...
Compiling module xil_defaultlib.DDR3MIG_mig_default
Compiling module xil_defaultlib.DDR3MIG
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3cmdfifo
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3writedonequeue
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3readdonequeue
Compiling module xil_defaultlib.ddr3controller
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.switchfifo
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.SPIFIFO
Compiling architecture rtl of entity xil_defaultlib.SPI_MASTER [spi_master_default]
Compiling module xil_defaultlib.BaudTickGen_default
Compiling module xil_defaultlib.async_transmitter
Compiling module xil_defaultlib.uartfifo
Compiling module xil_defaultlib.BaudTickGen(Oversampling=8)
Compiling module xil_defaultlib.async_receiver_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.sysmem
Compiling module xil_defaultlib.gpuregisterfile
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.gpufifo
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.VideoMemSlice
Compiling module xil_defaultlib.VideoControllerGen_default
Compiling architecture vgatimer_a of entity xil_defaultlib.vgatimer [vgatimer_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.DomainCrossSignalFifo
Compiling module xil_defaultlib.devicerouter
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.registerfile
Compiling module xil_defaultlib.floatregisterfile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.branchALU
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=3...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=33,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_optimize_go...]
Compiling architecture mul_ss_arch of entity xil_defaultlib.mul_SS [mul_ss_default]
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.DIV
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_fma_specialcase [\flt_fma_specialcase(c_xdevicefa...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_mul [\flt_fma_mul(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=47,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=47)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ge [\compare_ge(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=50)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=49,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=50,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_alignment [\flt_fma_alignment(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=49)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.addsub_logic [\addsub_logic(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_addsub [\flt_fma_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_align_add [\flt_fma_align_add(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=51)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=51,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_round_bit [\flt_fma_round_bit(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_renorm_and_round_logic [\flt_fma_renorm_and_round_logic(...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_norm_logic [\flt_fma_norm_logic(c_xdevicefam...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_w=57,a_fw=48)(...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(a_w=57,a_ew...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add_exp [\flt_fma_add_exp(c_xdevicefamily...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add_logic [\flt_fma_add_logic(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add [\flt_fma_add(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma [\flt_fma(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_madd
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma [\flt_fma(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_msub
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_11.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=35)\]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_add
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_sub
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_mul
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26)\]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=23,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_div
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_i2f
Compiling architecture rtl of entity floating_point_v7_1_11.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_ui2f
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_11.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_f2i
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=27,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=25,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_sqrt [\flt_sqrt(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_sqrt
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_eq
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_lt
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_le
Compiling module xil_defaultlib.riscvcpu
Compiling module xil_defaultlib.nekotop
Compiling module xil_defaultlib.glbl
Built simulation snapshot nekotop_behav
run_program: Time (s): cpu = 00:01:43 ; elapsed = 00:00:33 . Memory (MB): peak = 20286.902 ; gain = 0.000 ; free physical = 10774 ; free virtual = 70868
INFO: [USF-XSim-69] 'elaborate' step finished in '33' seconds
launch_simulation: Time (s): cpu = 00:01:43 ; elapsed = 00:00:34 . Memory (MB): peak = 20286.902 ; gain = 0.000 ; free physical = 10774 ; free virtual = 70868
Vivado Simulator v2020.2.2
Time resolution is 1 fs
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    6000
CLKIN1_PERIOD    =   6.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =   750.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1500
CLKOUT1_PERIOD   =    3000
CLKOUT2_PERIOD   =   48000
CLKOUT3_PERIOD   =   12000
CLKOUT4_PERIOD   =    6000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 666.000
MMCM_VCO_PERIOD       = 1501.502
#################################################

nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = c DATA_CTL_B1 = 0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1500.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3000 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 11.72 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1557.90 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 874.70 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 567.40 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2145.22 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 738.28 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 8 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module nekotop.mydevicetree.FastRAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
relaunch_sim: Time (s): cpu = 00:01:48 ; elapsed = 00:00:39 . Memory (MB): peak = 20286.902 ; gain = 0.000 ; free physical = 10690 ; free virtual = 70785
add_force {/nekotop/RST_I} -radix hex {0 0ns}
add_force {/nekotop/CLK_I} -radix hex {0 0ns} {1 5000000fs} -repeat_every 10000000fs
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    6000
CLKIN1_PERIOD    =   6.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =   750.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1500
CLKOUT1_PERIOD   =    3000
CLKOUT2_PERIOD   =   48000
CLKOUT3_PERIOD   =   12000
CLKOUT4_PERIOD   =    6000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 666.000
MMCM_VCO_PERIOD       = 1501.502
#################################################

nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = c DATA_CTL_B1 = 0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1500.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3000 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 11.72 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1557.90 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 874.70 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 567.40 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2145.22 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 738.28 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 8 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module nekotop.mydevicetree.FastRAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 20286.902 ; gain = 0.000 ; free physical = 10693 ; free virtual = 70789
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    6000
CLKIN1_PERIOD    =   6.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =   750.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1500
CLKOUT1_PERIOD   =    3000
CLKOUT2_PERIOD   =   48000
CLKOUT3_PERIOD   =   12000
CLKOUT4_PERIOD   =    6000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 666.000
MMCM_VCO_PERIOD       = 1501.502
#################################################

nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = c DATA_CTL_B1 = 0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1500.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3000 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 11.72 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1557.90 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 874.70 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 567.40 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2145.22 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 738.28 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 8 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module nekotop.mydevicetree.FastRAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
save_wave_config {/home/engin/nekoichiarticle/part16/nekoichi.srcs/sim_1/imports/part16/nekotop_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_target all [get_files  /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/sysmem/sysmem.xci]
export_ip_user_files -of_objects  [get_files  /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/sysmem/sysmem.xci] -sync -no_script -force -quiet
generate_target Simulation [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/sysmem/sysmem.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sysmem'...
export_ip_user_files -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/sysmem/sysmem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/sysmem/sysmem.xci] -directory /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/sim_scripts -ip_user_files_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files -ipstatic_source_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/modelsim} {questa=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/questa} {ies=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/ies} {xcelium=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/xcelium} {vcs=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/vcs} {riviera=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/engin/StorageA/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'nekotop' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/BIOS.coe'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/sysmem.mif'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/colorpalette.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj nekotop_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_le/sim/fp_le.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_le
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_lt/sim/fp_lt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_lt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_eq/sim/fp_eq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_eq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_sqrt/sim/fp_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_f2i/sim/fp_f2i.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_f2i
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_ui2f/sim/fp_ui2f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_ui2f
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_i2f/sim/fp_i2f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_i2f
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_div/sim/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_mul/sim/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_sub/sim/fp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_add/sim/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_msub/sim/fp_msub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_msub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_madd/sim/fp_madd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_madd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DomainCrossSignalFifo/sim/DomainCrossSignalFifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DomainCrossSignalFifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/VideoMemSlice/sim/VideoMemSlice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoMemSlice
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/gpufifo/sim/gpufifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpufifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/sysmem/sim/sysmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sysmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/uartfifo/sim/uartfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uartfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/SPIFIFO/sim/SPIFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIFIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/switchfifo/sim/switchfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3readdonequeue/sim/ddr3readdonequeue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3readdonequeue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3writedonequeue/sim/ddr3writedonequeue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3writedonequeue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3cmdfifo/sim/ddr3cmdfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3cmdfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_skip_calib_tap
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_std
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDR3MIG_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1096]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1100]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1101]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1102]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDR3MIG
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audioclocks/audioclocks_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audioclocks_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audioclocks/audioclocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audioclocks
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/videoclocks/videoclocks_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module videoclocks_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/videoclocks/videoclocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module videoclocks
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/peripheralclock/peripheralclock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module peripheralclock_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/peripheralclock/peripheralclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module peripheralclock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/clockgen/clockgen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockgen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/clockgen/clockgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockgen
xvhdl --incr --relax -prj nekotop_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/engin/StorageA/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1318]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_consts
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_exp_table...
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_pkg
Compiling package floating_point_v7_1_11.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package floating_point_v7_1_11.vt2mutils
Compiling package floating_point_v7_1_11.vt2mcomps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.clockgen_clk_wiz
Compiling module xil_defaultlib.clockgen
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.peripheralclock_clk_wiz
Compiling module xil_defaultlib.peripheralclock
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.videoclocks_clk_wiz
Compiling module xil_defaultlib.videoclocks
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=48.62...
Compiling module xil_defaultlib.audioclocks_clk_wiz
Compiling module xil_defaultlib.audioclocks
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(BM_...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(nBA...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(BANK...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(BANK_VE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(BM_CN...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(BM_CNT_WIDTH...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(B...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_std...
Compiling module xil_defaultlib.DDR3MIG_mig_default
Compiling module xil_defaultlib.DDR3MIG
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3cmdfifo
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3writedonequeue
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3readdonequeue
Compiling module xil_defaultlib.ddr3controller
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.switchfifo
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.SPIFIFO
Compiling architecture rtl of entity xil_defaultlib.SPI_MASTER [spi_master_default]
Compiling module xil_defaultlib.BaudTickGen_default
Compiling module xil_defaultlib.async_transmitter
Compiling module xil_defaultlib.uartfifo
Compiling module xil_defaultlib.BaudTickGen(Oversampling=8)
Compiling module xil_defaultlib.async_receiver_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.sysmem
Compiling module xil_defaultlib.gpuregisterfile
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.gpufifo
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.VideoMemSlice
Compiling module xil_defaultlib.VideoControllerGen_default
Compiling architecture vgatimer_a of entity xil_defaultlib.vgatimer [vgatimer_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.DomainCrossSignalFifo
Compiling module xil_defaultlib.devicerouter
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.registerfile
Compiling module xil_defaultlib.floatregisterfile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.branchALU
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=3...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=33,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_optimize_go...]
Compiling architecture mul_ss_arch of entity xil_defaultlib.mul_SS [mul_ss_default]
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.DIV
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_fma_specialcase [\flt_fma_specialcase(c_xdevicefa...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_mul [\flt_fma_mul(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=47,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=47)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ge [\compare_ge(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=50)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=49,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=50,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_alignment [\flt_fma_alignment(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=49)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.addsub_logic [\addsub_logic(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_addsub [\flt_fma_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_align_add [\flt_fma_align_add(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=51)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=51,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_round_bit [\flt_fma_round_bit(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_renorm_and_round_logic [\flt_fma_renorm_and_round_logic(...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_norm_logic [\flt_fma_norm_logic(c_xdevicefam...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_w=57,a_fw=48)(...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(a_w=57,a_ew...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add_exp [\flt_fma_add_exp(c_xdevicefamily...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add_logic [\flt_fma_add_logic(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add [\flt_fma_add(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma [\flt_fma(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_madd
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma [\flt_fma(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_msub
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_11.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=35)\]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_add
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_sub
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_mul
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26)\]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=23,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_div
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_i2f
Compiling architecture rtl of entity floating_point_v7_1_11.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_ui2f
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_11.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_f2i
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=27,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=25,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_sqrt [\flt_sqrt(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_sqrt
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_eq
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_lt
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_le
Compiling module xil_defaultlib.riscvcpu
Compiling module xil_defaultlib.nekotop
Compiling module xil_defaultlib.glbl
Built simulation snapshot nekotop_behav
run_program: Time (s): cpu = 00:01:44 ; elapsed = 00:00:33 . Memory (MB): peak = 20686.195 ; gain = 0.000 ; free physical = 10831 ; free virtual = 70899
INFO: [USF-XSim-69] 'elaborate' step finished in '33' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "nekotop_behav -key {Behavioral:sim_1:Functional:nekotop} -tclbatch {nekotop.tcl} -view {/home/engin/nekoichiarticle/part16/nekoichi.srcs/sim_1/imports/part16/nekotop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.2.2
Time resolution is 1 fs
open_wave_config /home/engin/nekoichiarticle/part16/nekoichi.srcs/sim_1/imports/part16/nekotop_behav.wcfg
source nekotop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    6000
CLKIN1_PERIOD    =   6.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =   750.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1500
CLKOUT1_PERIOD   =    3000
CLKOUT2_PERIOD   =   48000
CLKOUT3_PERIOD   =   12000
CLKOUT4_PERIOD   =    6000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 666.000
MMCM_VCO_PERIOD       = 1501.502
#################################################

nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = c DATA_CTL_B1 = 0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1500.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3000 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 11.72 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1557.90 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 874.70 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 567.40 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2145.22 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 738.28 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 8 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module nekotop.mydevicetree.FastRAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
INFO: [USF-XSim-96] XSim completed. Design snapshot 'nekotop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:53 ; elapsed = 00:00:41 . Memory (MB): peak = 20686.195 ; gain = 0.000 ; free physical = 10720 ; free virtual = 70788
add_force {/nekotop/RST_I} -radix hex {0 0ns}
add_force {/nekotop/CLK_I} -radix hex {0 0ns} {1 5000000fs} -repeat_every 10000000fs
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 20686.195 ; gain = 0.000 ; free physical = 10725 ; free virtual = 70795
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -dict [list CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortA_Output_of_Memory_Core {false}] [get_ips sysmem]
generate_target all [get_files  /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/sysmem/sysmem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sysmem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sysmem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sysmem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'sysmem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'sysmem'...
export_ip_user_files -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/sysmem/sysmem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/sysmem/sysmem.xci] -directory /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/sim_scripts -ip_user_files_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files -ipstatic_source_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/modelsim} {questa=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/questa} {ies=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/ies} {xcelium=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/xcelium} {vcs=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/vcs} {riviera=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_target all [get_files  /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/sysmem/sysmem.xci]
export_ip_user_files -of_objects  [get_files  /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/sysmem/sysmem.xci] -sync -no_script -force -quiet
generate_target Simulation [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/sysmem/sysmem.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sysmem'...
export_ip_user_files -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/sysmem/sysmem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/sysmem/sysmem.xci] -directory /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/sim_scripts -ip_user_files_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files -ipstatic_source_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/modelsim} {questa=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/questa} {ies=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/ies} {xcelium=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/xcelium} {vcs=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/vcs} {riviera=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/engin/StorageA/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'nekotop' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/BIOS.coe'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/sysmem.mif'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/colorpalette.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj nekotop_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_le/sim/fp_le.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_le
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_lt/sim/fp_lt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_lt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_eq/sim/fp_eq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_eq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_sqrt/sim/fp_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_f2i/sim/fp_f2i.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_f2i
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_ui2f/sim/fp_ui2f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_ui2f
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_i2f/sim/fp_i2f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_i2f
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_div/sim/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_mul/sim/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_sub/sim/fp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_add/sim/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_msub/sim/fp_msub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_msub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_madd/sim/fp_madd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_madd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DomainCrossSignalFifo/sim/DomainCrossSignalFifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DomainCrossSignalFifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/VideoMemSlice/sim/VideoMemSlice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoMemSlice
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/gpufifo/sim/gpufifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpufifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/sysmem/sim/sysmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sysmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/uartfifo/sim/uartfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uartfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/SPIFIFO/sim/SPIFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIFIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/switchfifo/sim/switchfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3readdonequeue/sim/ddr3readdonequeue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3readdonequeue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3writedonequeue/sim/ddr3writedonequeue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3writedonequeue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3cmdfifo/sim/ddr3cmdfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3cmdfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_skip_calib_tap
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_std
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDR3MIG_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1096]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1100]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1101]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1102]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDR3MIG
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audioclocks/audioclocks_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audioclocks_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audioclocks/audioclocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audioclocks
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/videoclocks/videoclocks_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module videoclocks_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/videoclocks/videoclocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module videoclocks
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/peripheralclock/peripheralclock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module peripheralclock_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/peripheralclock/peripheralclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module peripheralclock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/clockgen/clockgen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockgen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/clockgen/clockgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockgen
xvhdl --incr --relax -prj nekotop_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/engin/StorageA/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1318]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_consts
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_exp_table...
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_pkg
Compiling package floating_point_v7_1_11.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package floating_point_v7_1_11.vt2mutils
Compiling package floating_point_v7_1_11.vt2mcomps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.clockgen_clk_wiz
Compiling module xil_defaultlib.clockgen
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.peripheralclock_clk_wiz
Compiling module xil_defaultlib.peripheralclock
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.videoclocks_clk_wiz
Compiling module xil_defaultlib.videoclocks
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=48.62...
Compiling module xil_defaultlib.audioclocks_clk_wiz
Compiling module xil_defaultlib.audioclocks
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(BM_...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(nBA...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(BANK...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(BANK_VE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(BM_CN...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(BM_CNT_WIDTH...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(B...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_std...
Compiling module xil_defaultlib.DDR3MIG_mig_default
Compiling module xil_defaultlib.DDR3MIG
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3cmdfifo
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3writedonequeue
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3readdonequeue
Compiling module xil_defaultlib.ddr3controller
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.switchfifo
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.SPIFIFO
Compiling architecture rtl of entity xil_defaultlib.SPI_MASTER [spi_master_default]
Compiling module xil_defaultlib.BaudTickGen_default
Compiling module xil_defaultlib.async_transmitter
Compiling module xil_defaultlib.uartfifo
Compiling module xil_defaultlib.BaudTickGen(Oversampling=8)
Compiling module xil_defaultlib.async_receiver_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.sysmem
Compiling module xil_defaultlib.gpuregisterfile
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.gpufifo
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.VideoMemSlice
Compiling module xil_defaultlib.VideoControllerGen_default
Compiling architecture vgatimer_a of entity xil_defaultlib.vgatimer [vgatimer_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.DomainCrossSignalFifo
Compiling module xil_defaultlib.devicerouter
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.registerfile
Compiling module xil_defaultlib.floatregisterfile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.branchALU
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=3...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=33,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_optimize_go...]
Compiling architecture mul_ss_arch of entity xil_defaultlib.mul_SS [mul_ss_default]
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.DIV
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_fma_specialcase [\flt_fma_specialcase(c_xdevicefa...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_mul [\flt_fma_mul(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=47,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=47)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ge [\compare_ge(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=50)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=49,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=50,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_alignment [\flt_fma_alignment(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=49)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.addsub_logic [\addsub_logic(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_addsub [\flt_fma_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_align_add [\flt_fma_align_add(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=51)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=51,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_round_bit [\flt_fma_round_bit(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_renorm_and_round_logic [\flt_fma_renorm_and_round_logic(...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_norm_logic [\flt_fma_norm_logic(c_xdevicefam...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_w=57,a_fw=48)(...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(a_w=57,a_ew...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add_exp [\flt_fma_add_exp(c_xdevicefamily...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add_logic [\flt_fma_add_logic(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add [\flt_fma_add(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma [\flt_fma(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_madd
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma [\flt_fma(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_msub
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_11.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=35)\]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_add
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_sub
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_mul
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26)\]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=23,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_div
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_i2f
Compiling architecture rtl of entity floating_point_v7_1_11.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_ui2f
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_11.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_f2i
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=27,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=25,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_sqrt [\flt_sqrt(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_sqrt
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_eq
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_lt
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_le
Compiling module xil_defaultlib.riscvcpu
Compiling module xil_defaultlib.nekotop
Compiling module xil_defaultlib.glbl
Built simulation snapshot nekotop_behav
run_program: Time (s): cpu = 00:01:44 ; elapsed = 00:00:33 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 10827 ; free virtual = 70896
INFO: [USF-XSim-69] 'elaborate' step finished in '33' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "nekotop_behav -key {Behavioral:sim_1:Functional:nekotop} -tclbatch {nekotop.tcl} -view {/home/engin/nekoichiarticle/part16/nekoichi.srcs/sim_1/imports/part16/nekotop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.2.2
Time resolution is 1 fs
open_wave_config /home/engin/nekoichiarticle/part16/nekoichi.srcs/sim_1/imports/part16/nekotop_behav.wcfg
source nekotop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    6000
CLKIN1_PERIOD    =   6.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =   750.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1500
CLKOUT1_PERIOD   =    3000
CLKOUT2_PERIOD   =   48000
CLKOUT3_PERIOD   =   12000
CLKOUT4_PERIOD   =    6000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 666.000
MMCM_VCO_PERIOD       = 1501.502
#################################################

nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = c DATA_CTL_B1 = 0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1500.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3000 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 11.72 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1557.90 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 874.70 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 567.40 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2145.22 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 738.28 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 8 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module nekotop.mydevicetree.FastRAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
INFO: [USF-XSim-96] XSim completed. Design snapshot 'nekotop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:51 ; elapsed = 00:00:40 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 10701 ; free virtual = 70771
add_force {/nekotop/RST_I} -radix hex {0 0ns}
add_force {/nekotop/CLK_I} -radix hex {0 0ns} {1 5000000fs} -repeat_every 10000000fs
run all
WARNING: 16688ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 16921ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 17155ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 17388ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 17621ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 17854ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 18088ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 18321ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 18554ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 18788ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 19021ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 19254ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 19488ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 19721ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 19955ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 20188ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 20421ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 20654ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 20888ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 21121ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 21354ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 21588ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 21821ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
PHY_INIT: Memory Initialization completed at          22019100000
WARNING: 22054ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 22288ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 22521ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 22755ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 22988ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 23221ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 23454ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 23688ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 23921ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 24154ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 24388ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 24621ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 24854ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 25088ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 10718 ; free virtual = 70791
save_wave_config {/home/engin/nekoichiarticle/part16/nekoichi.srcs/sim_1/imports/part16/nekotop_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sysmem'...
[Thu Jun 24 00:57:19 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Thu Jun 24 00:59:04 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.43 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 10672 ; free virtual = 70772
INFO: [Netlist 29-17] Analyzing 1983 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 10510 ; free virtual = 70610
Restored from archive | CPU: 1.510000 secs | Memory: 34.803581 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 10510 ; free virtual = 70610
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 10502 ; free virtual = 70602
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 208 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 140 instances
  RAM64M => RAM64M (RAMD64E(x4)): 44 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances
  SRLC32E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 10440 ; free virtual = 70539
open_report: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 10372 ; free virtual = 70471
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_design
close_project
open_project /home/engin/nekoichiarticle/part16/nekoichi.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/engin/StorageA/Xilinx/Vivado/2020.2/data/ip'.
reset_run synth_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/engin/StorageA/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'nekotop' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/sysmem.mif'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/BIOS.coe'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/colorpalette.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj nekotop_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LineRasterMask
INFO: [VRFC 10-311] analyzing module gpuregisterfile
INFO: [VRFC 10-311] analyzing module GPU
WARNING: [VRFC 10-8426] non-net output port 'videopage' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:113]
WARNING: [VRFC 10-8426] non-net output port 'palettewe' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:129]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
WARNING: [VRFC 10-8426] non-net output port 'RxD_data_ready' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:68]
WARNING: [VRFC 10-8426] non-net output port 'RxD_data' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:69]
WARNING: [VRFC 10-8426] non-net output port 'RxD_endofpacket' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:75]
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/branchALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ddr3controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module devicerouter
WARNING: [VRFC 10-8426] non-net output port 'SWITCH_IRQ' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:64]
WARNING: [VRFC 10-8426] non-net output port 'UART_IRQ' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/dividers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/floatregs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floatregisterfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
WARNING: [VRFC 10-8426] non-net output port 'busy' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/multiplier.sv:9]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/registerfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscvcpu
WARNING: [VRFC 10-8426] non-net output port 'memaddress' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:9]
WARNING: [VRFC 10-8426] non-net output port 'cpudataout' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:10]
WARNING: [VRFC 10-8426] non-net output port 'cpuwriteena' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:11]
WARNING: [VRFC 10-8426] non-net output port 'cpureadena' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/videocontroller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoControllerGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/nekotop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nekotop
INFO: [VRFC 10-2458] undeclared symbol cpureadena, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/nekotop.sv:134]
xvhdl --incr --relax -prj nekotop_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/engin/StorageA/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1318]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_consts
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_exp_table...
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_pkg
Compiling package floating_point_v7_1_11.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package floating_point_v7_1_11.vt2mutils
Compiling package floating_point_v7_1_11.vt2mcomps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.clockgen_clk_wiz
Compiling module xil_defaultlib.clockgen
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.peripheralclock_clk_wiz
Compiling module xil_defaultlib.peripheralclock
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.videoclocks_clk_wiz
Compiling module xil_defaultlib.videoclocks
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=48.62...
Compiling module xil_defaultlib.audioclocks_clk_wiz
Compiling module xil_defaultlib.audioclocks
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(BM_...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(nBA...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(BANK...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(BANK_VE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(BM_CN...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(BM_CNT_WIDTH...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(B...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_std...
Compiling module xil_defaultlib.DDR3MIG_mig_default
Compiling module xil_defaultlib.DDR3MIG
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3cmdfifo
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3writedonequeue
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3readdonequeue
Compiling module xil_defaultlib.ddr3controller
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.switchfifo
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.SPIFIFO
Compiling architecture rtl of entity xil_defaultlib.SPI_MASTER [spi_master_default]
Compiling module xil_defaultlib.BaudTickGen_default
Compiling module xil_defaultlib.async_transmitter
Compiling module xil_defaultlib.uartfifo
Compiling module xil_defaultlib.BaudTickGen(Oversampling=8)
Compiling module xil_defaultlib.async_receiver_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.sysmem
Compiling module xil_defaultlib.gpuregisterfile
Compiling module xil_defaultlib.LineRasterMask
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.gpufifo
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.VideoMemSlice
Compiling module xil_defaultlib.VideoControllerGen_default
Compiling architecture vgatimer_a of entity xil_defaultlib.vgatimer [vgatimer_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.DomainCrossSignalFifo
Compiling module xil_defaultlib.devicerouter
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.registerfile
Compiling module xil_defaultlib.floatregisterfile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.branchALU
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=3...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=33,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_optimize_go...]
Compiling architecture mul_ss_arch of entity xil_defaultlib.mul_SS [mul_ss_default]
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.DIV
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_fma_specialcase [\flt_fma_specialcase(c_xdevicefa...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_mul [\flt_fma_mul(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=47,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=47)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ge [\compare_ge(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=50)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=49,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=50,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_alignment [\flt_fma_alignment(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=49)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.addsub_logic [\addsub_logic(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_addsub [\flt_fma_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_align_add [\flt_fma_align_add(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=51)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=51,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_round_bit [\flt_fma_round_bit(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_renorm_and_round_logic [\flt_fma_renorm_and_round_logic(...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_norm_logic [\flt_fma_norm_logic(c_xdevicefam...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_w=57,a_fw=48)(...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(a_w=57,a_ew...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add_exp [\flt_fma_add_exp(c_xdevicefamily...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add_logic [\flt_fma_add_logic(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add [\flt_fma_add(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma [\flt_fma(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_madd
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma [\flt_fma(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_msub
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_11.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=35)\]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_add
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_sub
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_mul
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26)\]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=23,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_div
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_i2f
Compiling architecture rtl of entity floating_point_v7_1_11.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_ui2f
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_11.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_f2i
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=27,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=25,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_sqrt [\flt_sqrt(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_sqrt
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_eq
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_lt
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_le
Compiling module xil_defaultlib.riscvcpu
Compiling module xil_defaultlib.nekotop
Compiling module xil_defaultlib.glbl
Built simulation snapshot nekotop_behav
run_program: Time (s): cpu = 00:01:43 ; elapsed = 00:00:33 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 10411 ; free virtual = 70434
INFO: [USF-XSim-69] 'elaborate' step finished in '33' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "nekotop_behav -key {Behavioral:sim_1:Functional:nekotop} -tclbatch {nekotop.tcl} -view {/home/engin/nekoichiarticle/part16/nekoichi.srcs/sim_1/imports/part16/nekotop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.2.2
Time resolution is 1 fs
open_wave_config /home/engin/nekoichiarticle/part16/nekoichi.srcs/sim_1/imports/part16/nekotop_behav.wcfg
WARNING: Simulation object /nekotop/mycpu/instruction was not found in the design.
WARNING: Simulation object /nekotop/mycpu/Lopcode was not found in the design.
WARNING: Simulation object /nekotop/mycpu/Laluop was not found in the design.
WARNING: Simulation object /nekotop/mycpu/Lfunc3 was not found in the design.
WARNING: Simulation object /nekotop/mycpu/Lfunc7 was not found in the design.
WARNING: Simulation object /nekotop/mycpu/Lfunc12 was not found in the design.
WARNING: Simulation object /nekotop/mycpu/Lrs1 was not found in the design.
WARNING: Simulation object /nekotop/mycpu/Lrs2 was not found in the design.
WARNING: Simulation object /nekotop/mycpu/Lrs3 was not found in the design.
WARNING: Simulation object /nekotop/mycpu/Lrd was not found in the design.
WARNING: Simulation object /nekotop/mycpu/Lcsrindex was not found in the design.
WARNING: Simulation object /nekotop/mycpu/Limmed was not found in the design.
source nekotop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    6000
CLKIN1_PERIOD    =   6.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =   750.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1500
CLKOUT1_PERIOD   =    3000
CLKOUT2_PERIOD   =   48000
CLKOUT3_PERIOD   =   12000
CLKOUT4_PERIOD   =    6000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 666.000
MMCM_VCO_PERIOD       = 1501.502
#################################################

nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = c DATA_CTL_B1 = 0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1500.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3000 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 11.72 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1557.90 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 874.70 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 567.40 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2145.22 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 738.28 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 8 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module nekotop.mydevicetree.FastRAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
INFO: [USF-XSim-96] XSim completed. Design snapshot 'nekotop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:52 ; elapsed = 00:00:42 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 10304 ; free virtual = 70326
add_force {/nekotop/RST_I} -radix hex {0 0ns}
add_force {/nekotop/CLK_I} -radix hex {0 0ns} {1 5000000fs} -repeat_every 10000000fs
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    6000
CLKIN1_PERIOD    =   6.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =   750.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1500
CLKOUT1_PERIOD   =    3000
CLKOUT2_PERIOD   =   48000
CLKOUT3_PERIOD   =   12000
CLKOUT4_PERIOD   =    6000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 666.000
MMCM_VCO_PERIOD       = 1501.502
#################################################

nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = c DATA_CTL_B1 = 0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1500.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3000 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 11.72 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1557.90 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 874.70 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 567.40 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2145.22 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 738.28 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 8 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module nekotop.mydevicetree.FastRAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 14915ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 15081ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 15248ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 15414ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 15581ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 15748ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 15914ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 16081ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 16248ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 16414ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 16581ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 16748ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 16915ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 17081ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 17248ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 17414ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: 17581ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683
WARNING: [Simulator 45-29] Cannot open source file /wrk/ci/prod/2020.2.2/sw/continuous/179/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v: file does not exist.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 10300 ; free virtual = 70319
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100} CONFIG.MMCM_CLKFBOUT_MULT_F {11.500} CONFIG.MMCM_CLKOUT0_DIVIDE_F {11.500} CONFIG.MMCM_CLKOUT1_DIVIDE {115} CONFIG.CLKOUT1_JITTER {119.372} CONFIG.CLKOUT1_PHASE_ERROR {89.598} CONFIG.CLKOUT2_JITTER {193.419} CONFIG.CLKOUT2_PHASE_ERROR {89.598}] [get_ips clockgen]
generate_target all [get_files  /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clockgen'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clockgen'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clockgen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clockgen'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clockgen'...
catch { config_ip_cache -export [get_ips -all clockgen] }
export_ip_user_files -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci] -no_script -sync -force -quiet
reset_run clockgen_synth_1
launch_runs clockgen_synth_1 -jobs 16
[Thu Jun 24 01:09:22 2021] Launched clockgen_synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/clockgen_synth_1/runme.log
export_simulation -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci] -directory /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/sim_scripts -ip_user_files_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files -ipstatic_source_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/modelsim} {questa=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/questa} {ies=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/ies} {xcelium=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/xcelium} {vcs=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/vcs} {riviera=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 16
[Thu Jun 24 01:09:52 2021] Launched clockgen_synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/clockgen_synth_1/runme.log
[Thu Jun 24 01:09:52 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
reset_run synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: nekotop
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 10241 ; free virtual = 70261
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nekotop' [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/nekotop.sv:3]
INFO: [Synth 8-6157] synthesizing module 'clockgen' [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/clockgen_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clockgen' (1#1) [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/clockgen_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'peripheralclock' [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/peripheralclock_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'peripheralclock' (2#1) [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/peripheralclock_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'videoclocks' [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/videoclocks_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'videoclocks' (3#1) [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/videoclocks_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'audioclocks' [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/audioclocks_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'audioclocks' (4#1) [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/audioclocks_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'devicerouter' [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:3]
INFO: [Synth 8-3876] $readmem data file 'colorpalette.mem' is read successfully [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:480]
INFO: [Synth 8-6157] synthesizing module 'ddr3controller' [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ddr3controller.sv:3]
	Parameter MAIN_INIT bound to: 3'b000 
	Parameter MAIN_IDLE bound to: 3'b001 
	Parameter MAIN_WAIT_WRITE bound to: 3'b010 
	Parameter MAIN_WAIT_READ bound to: 3'b011 
	Parameter MAIN_FINISH_READ bound to: 3'b100 
	Parameter INIT bound to: 3'b000 
	Parameter IDLE bound to: 3'b001 
	Parameter DECODECMD bound to: 3'b010 
	Parameter WRITE bound to: 3'b011 
	Parameter WRITE_DONE bound to: 3'b100 
	Parameter READ bound to: 3'b101 
	Parameter READ_DONE bound to: 3'b110 
	Parameter PARK bound to: 3'b111 
	Parameter CMD_WRITE bound to: 3'b000 
	Parameter CMD_READ bound to: 3'b001 
INFO: [Synth 8-6157] synthesizing module 'DDR3MIG' [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/DDR3MIG_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'DDR3MIG' (5#1) [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/DDR3MIG_stub.v:5]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ddr3controller.sv:185]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ddr3controller.sv:231]
INFO: [Synth 8-6157] synthesizing module 'ddr3cmdfifo' [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/ddr3cmdfifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ddr3cmdfifo' (6#1) [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/ddr3cmdfifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ddr3writedonequeue' [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/ddr3writedonequeue_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ddr3writedonequeue' (7#1) [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/ddr3writedonequeue_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ddr3readdonequeue' [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/ddr3readdonequeue_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ddr3readdonequeue' (8#1) [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/ddr3readdonequeue_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ddr3controller.sv:290]
INFO: [Synth 8-6155] done synthesizing module 'ddr3controller' (9#1) [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ddr3controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'switchfifo' [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/switchfifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'switchfifo' (10#1) [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/switchfifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'SPIFIFO' [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/SPIFIFO_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'SPIFIFO' (11#1) [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/SPIFIFO_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'SPI_MASTER' [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/SPI.vhd:65]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter SCLK_FREQ bound to: 10000000 - type: integer 
	Parameter WORD_SIZE bound to: 8 - type: integer 
	Parameter SLAVE_COUNT bound to: 1 - type: integer 
WARNING: [Synth 8-506] null port 'DIN_ADDR' ignored [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/SPI.vhd:55]
WARNING: [Synth 8-6774] Null subtype or type declaration found [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/SPI.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'SPI_MASTER' (12#1) [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/SPI.vhd:65]
INFO: [Synth 8-6157] synthesizing module 'async_transmitter' [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:12]
	Parameter ClkFrequency bound to: 10000000 - type: integer 
	Parameter Baud bound to: 115200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BaudTickGen' [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:154]
	Parameter ClkFrequency bound to: 10000000 - type: integer 
	Parameter Baud bound to: 115200 - type: integer 
	Parameter Oversampling bound to: 1 - type: integer 
	Parameter AccWidth bound to: 15 - type: integer 
	Parameter ShiftLimiter bound to: 1 - type: integer 
	Parameter Inc bound to: 377 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BaudTickGen' (13#1) [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:154]
INFO: [Synth 8-6155] done synthesizing module 'async_transmitter' (14#1) [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:12]
INFO: [Synth 8-6157] synthesizing module 'uartfifo' [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/uartfifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'uartfifo' (15#1) [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/uartfifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'async_receiver' [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:65]
	Parameter ClkFrequency bound to: 10000000 - type: integer 
	Parameter Baud bound to: 115200 - type: integer 
	Parameter Oversampling bound to: 8 - type: integer 
	Parameter l2o bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BaudTickGen__parameterized0' [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:154]
	Parameter ClkFrequency bound to: 10000000 - type: integer 
	Parameter Baud bound to: 115200 - type: integer 
	Parameter Oversampling bound to: 8 - type: integer 
	Parameter AccWidth bound to: 15 - type: integer 
	Parameter ShiftLimiter bound to: 4 - type: integer 
	Parameter Inc bound to: 3020 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BaudTickGen__parameterized0' (15#1) [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:154]
INFO: [Synth 8-6155] done synthesizing module 'async_receiver' (16#1) [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:65]
INFO: [Synth 8-638] synthesizing module 'sysmem' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/sysmem/synth/sysmem.vhd:76]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: sysmem.mif - type: string 
	Parameter C_INIT_FILE bound to: sysmem.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 32768 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 15 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 32768 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 15 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 32 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     21.122702 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/VideoMemSlice/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/sysmem/synth/sysmem.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'sysmem' (27#1) [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/sysmem/synth/sysmem.vhd:76]
INFO: [Synth 8-6157] synthesizing module 'GPU' [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:109]
INFO: [Synth 8-6157] synthesizing module 'gpuregisterfile' [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'gpuregisterfile' (28#1) [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:68]
INFO: [Synth 8-6157] synthesizing module 'LineRasterMask' [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:35]
INFO: [Synth 8-6155] done synthesizing module 'LineRasterMask' (29#1) [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:35]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:315]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:360]
INFO: [Synth 8-6155] done synthesizing module 'GPU' (30#1) [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:109]
INFO: [Synth 8-6157] synthesizing module 'gpufifo' [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/gpufifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gpufifo' (31#1) [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/gpufifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'VideoControllerGen' [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/videocontroller.sv:3]
INFO: [Synth 8-638] synthesizing module 'VideoMemSlice' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/VideoMemSlice/synth/VideoMemSlice.vhd:73]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: VideoMemSlice.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     5.280324 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/VideoMemSlice/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/VideoMemSlice/synth/VideoMemSlice.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'VideoMemSlice' (33#1) [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/VideoMemSlice/synth/VideoMemSlice.vhd:73]
INFO: [Synth 8-6155] done synthesizing module 'VideoControllerGen' (34#1) [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/videocontroller.sv:3]
INFO: [Synth 8-638] synthesizing module 'vgatimer' [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/vgasignal.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'vgatimer' (35#1) [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/vgasignal.vhd:18]
INFO: [Synth 8-6157] synthesizing module 'DomainCrossSignalFifo' [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/DomainCrossSignalFifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DomainCrossSignalFifo' (36#1) [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/DomainCrossSignalFifo_stub.v:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:683]
INFO: [Synth 8-155] case statement is not full and has no default [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:729]
INFO: [Synth 8-155] case statement is not full and has no default [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:738]
INFO: [Synth 8-6155] done synthesizing module 'devicerouter' (37#1) [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'riscvcpu' [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:5]
INFO: [Synth 8-6157] synthesizing module 'decoder' [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/decoder.sv:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/decoder.sv:45]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/decoder.sv:50]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/decoder.sv:62]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/decoder.sv:73]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/decoder.sv:111]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/decoder.sv:137]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (38#1) [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/decoder.sv:6]
INFO: [Synth 8-6157] synthesizing module 'registerfile' [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/registerfile.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'registerfile' (39#1) [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/registerfile.sv:3]
INFO: [Synth 8-6157] synthesizing module 'floatregisterfile' [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/floatregs.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'floatregisterfile' (40#1) [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/floatregs.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ALU.sv:5]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ALU.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (41#1) [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ALU.sv:5]
INFO: [Synth 8-6157] synthesizing module 'branchALU' [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/branchALU.sv:5]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/branchALU.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'branchALU' (42#1) [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/branchALU.sv:5]
INFO: [Synth 8-6157] synthesizing module 'multiplier' [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/multiplier.sv:5]
INFO: [Synth 8-6157] synthesizing module 'mul_SS' [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/mul_SS_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mul_SS' (43#1) [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/mul_SS_stub.v:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/multiplier.sv:33]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/multiplier.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'multiplier' (44#1) [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/multiplier.sv:5]
INFO: [Synth 8-6157] synthesizing module 'DIVU' [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/dividers.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'DIVU' (45#1) [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/dividers.sv:3]
INFO: [Synth 8-6157] synthesizing module 'DIV' [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/dividers.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'DIV' (46#1) [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/dividers.sv:53]
INFO: [Synth 8-6157] synthesizing module 'fp_madd' [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/fp_madd_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fp_madd' (47#1) [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/fp_madd_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fp_msub' [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/fp_msub_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fp_msub' (48#1) [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/fp_msub_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fp_add' [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/fp_add_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fp_add' (49#1) [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/fp_add_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fp_sub' [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/fp_sub_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fp_sub' (50#1) [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/fp_sub_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fp_mul' [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/fp_mul_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fp_mul' (51#1) [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/fp_mul_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fp_div' [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/fp_div_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fp_div' (52#1) [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/fp_div_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fp_i2f' [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/fp_i2f_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fp_i2f' (53#1) [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/fp_i2f_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fp_ui2f' [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/fp_ui2f_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fp_ui2f' (54#1) [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/fp_ui2f_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fp_f2i' [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/fp_f2i_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fp_f2i' (55#1) [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/fp_f2i_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fp_sqrt' [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/fp_sqrt_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fp_sqrt' (56#1) [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/fp_sqrt_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fp_eq' [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/fp_eq_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fp_eq' (57#1) [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/fp_eq_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fp_lt' [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/fp_lt_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fp_lt' (58#1) [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/fp_lt_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fp_le' [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/fp_le_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fp_le' (59#1) [/home/engin/.Xil/Vivado-1941914-encilinux/realtime/fp_le_stub.v:6]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:493]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:541]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:543]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:567]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:590]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:613]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:636]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:659]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:682]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:708]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:710]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:829]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:884]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:912]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:952]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:954]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:962]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:971]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:979]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:1010]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:1013]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:1022]
INFO: [Synth 8-155] case statement is not full and has no default [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:451]
INFO: [Synth 8-6155] done synthesizing module 'riscvcpu' (60#1) [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'nekotop' (61#1) [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/nekotop.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 10176 ; free virtual = 70198
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 10194 ; free virtual = 70216
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 10194 ; free virtual = 70216
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/clockgen/clockgen.dcp' for cell 'myclock'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/peripheralclock/peripheralclock.dcp' for cell 'myotherclock'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/videoclocks/videoclocks.dcp' for cell 'VideoClockGen'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audioclocks/audioclocks.dcp' for cell 'AudioClockGen'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/switchfifo/switchfifo.dcp' for cell 'mydevicetree/DeviceSwitshStates'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/SPIFIFO/SPIFIFO.dcp' for cell 'mydevicetree/SDCardWriteFifo'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/uartfifo/uartfifo.dcp' for cell 'mydevicetree/UART_out_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/gpufifo/gpufifo.dcp' for cell 'mydevicetree/GPUCommands'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DomainCrossSignalFifo/DomainCrossSignalFifo.dcp' for cell 'mydevicetree/GPUVGAVSyncQueue'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG.dcp' for cell 'mydevicetree/ddr3memory/SlowRAM'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3cmdfifo/ddr3cmdfifo.dcp' for cell 'mydevicetree/ddr3memory/DDR3Cmd'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3writedonequeue/ddr3writedonequeue.dcp' for cell 'mydevicetree/ddr3memory/DDR3WriteDone'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3readdonequeue/ddr3readdonequeue.dcp' for cell 'mydevicetree/ddr3memory/DDR3ReadDone'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_madd/fp_madd.dcp' for cell 'mycpu/floatfmadd'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_msub/fp_msub.dcp' for cell 'mycpu/floatfmsub'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_add/fp_add.dcp' for cell 'mycpu/floatadd'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_sub/fp_sub.dcp' for cell 'mycpu/floatsub'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_mul/fp_mul.dcp' for cell 'mycpu/floatmul'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_div/fp_div.dcp' for cell 'mycpu/floatdiv'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_i2f/fp_i2f.dcp' for cell 'mycpu/floati2f'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_ui2f/fp_ui2f.dcp' for cell 'mycpu/floatui2f'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_f2i/fp_f2i.dcp' for cell 'mycpu/floatf2i'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_sqrt/fp_sqrt.dcp' for cell 'mycpu/floatsqrt'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_eq/fp_eq.dcp' for cell 'mycpu/floateq'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_lt/fp_lt.dcp' for cell 'mycpu/floatlt'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_le/fp_le.dcp' for cell 'mycpu/floatle'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/mul_SS/mul_SS.dcp' for cell 'mycpu/themul/mulsignedsigned'
Netlist sorting complete. Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.62 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 10150 ; free virtual = 70171
INFO: [Netlist 29-17] Analyzing 1452 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/switchfifo/switchfifo.xdc] for cell 'mydevicetree/DeviceSwitshStates/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/switchfifo/switchfifo.xdc] for cell 'mydevicetree/DeviceSwitshStates/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/clockgen/clockgen.xdc] for cell 'myclock/inst'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/clockgen/clockgen.xdc] for cell 'myclock/inst'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/clockgen/clockgen_board.xdc] for cell 'myclock/inst'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/clockgen/clockgen_board.xdc] for cell 'myclock/inst'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3readdonequeue/ddr3readdonequeue.xdc] for cell 'mydevicetree/ddr3memory/DDR3ReadDone/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3readdonequeue/ddr3readdonequeue.xdc] for cell 'mydevicetree/ddr3memory/DDR3ReadDone/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audioclocks/audioclocks.xdc] for cell 'AudioClockGen/inst'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audioclocks/audioclocks.xdc] for cell 'AudioClockGen/inst'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audioclocks/audioclocks_board.xdc] for cell 'AudioClockGen/inst'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audioclocks/audioclocks_board.xdc] for cell 'AudioClockGen/inst'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/constraints/DDR3MIG.xdc] for cell 'mydevicetree/ddr3memory/SlowRAM'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/constraints/DDR3MIG.xdc:346]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/constraints/DDR3MIG.xdc:353]
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/constraints/DDR3MIG.xdc] for cell 'mydevicetree/ddr3memory/SlowRAM'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/constraints/DDR3MIG.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nekotop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nekotop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3cmdfifo/ddr3cmdfifo.xdc] for cell 'mydevicetree/ddr3memory/DDR3Cmd/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3cmdfifo/ddr3cmdfifo.xdc] for cell 'mydevicetree/ddr3memory/DDR3Cmd/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3writedonequeue/ddr3writedonequeue.xdc] for cell 'mydevicetree/ddr3memory/DDR3WriteDone/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3writedonequeue/ddr3writedonequeue.xdc] for cell 'mydevicetree/ddr3memory/DDR3WriteDone/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/peripheralclock/peripheralclock_board.xdc] for cell 'myotherclock/inst'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/peripheralclock/peripheralclock_board.xdc] for cell 'myotherclock/inst'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/SPIFIFO/SPIFIFO.xdc] for cell 'mydevicetree/SDCardReadFifo/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/SPIFIFO/SPIFIFO.xdc] for cell 'mydevicetree/SDCardReadFifo/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/SPIFIFO/SPIFIFO.xdc] for cell 'mydevicetree/SDCardWriteFifo/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/SPIFIFO/SPIFIFO.xdc] for cell 'mydevicetree/SDCardWriteFifo/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/videoclocks/videoclocks.xdc] for cell 'VideoClockGen/inst'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/videoclocks/videoclocks.xdc] for cell 'VideoClockGen/inst'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/videoclocks/videoclocks_board.xdc] for cell 'VideoClockGen/inst'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/videoclocks/videoclocks_board.xdc] for cell 'VideoClockGen/inst'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DomainCrossSignalFifo/DomainCrossSignalFifo.xdc] for cell 'mydevicetree/GPUVGAVSyncQueue/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DomainCrossSignalFifo/DomainCrossSignalFifo.xdc] for cell 'mydevicetree/GPUVGAVSyncQueue/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/gpufifo/gpufifo.xdc] for cell 'mydevicetree/GPUCommands/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/gpufifo/gpufifo.xdc] for cell 'mydevicetree/GPUCommands/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/uartfifo/uartfifo.xdc] for cell 'mydevicetree/UART_in_fifo/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/uartfifo/uartfifo.xdc] for cell 'mydevicetree/UART_in_fifo/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/uartfifo/uartfifo.xdc] for cell 'mydevicetree/UART_out_fifo/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/uartfifo/uartfifo.xdc] for cell 'mydevicetree/UART_out_fifo/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/peripheralclock/peripheralclock.xdc] for cell 'myotherclock/inst'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/peripheralclock/peripheralclock.xdc] for cell 'myotherclock/inst'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.srcs/constrs_1/new/a7const.xdc]
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.srcs/constrs_1/new/a7const.xdc]
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/uartfifo/uartfifo_clocks.xdc] for cell 'mydevicetree/UART_in_fifo/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/uartfifo/uartfifo_clocks.xdc] for cell 'mydevicetree/UART_in_fifo/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/uartfifo/uartfifo_clocks.xdc] for cell 'mydevicetree/UART_out_fifo/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/uartfifo/uartfifo_clocks.xdc] for cell 'mydevicetree/UART_out_fifo/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/gpufifo/gpufifo_clocks.xdc] for cell 'mydevicetree/GPUCommands/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/gpufifo/gpufifo_clocks.xdc] for cell 'mydevicetree/GPUCommands/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DomainCrossSignalFifo/DomainCrossSignalFifo_clocks.xdc] for cell 'mydevicetree/GPUVGAVSyncQueue/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DomainCrossSignalFifo/DomainCrossSignalFifo_clocks.xdc] for cell 'mydevicetree/GPUVGAVSyncQueue/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/SPIFIFO/SPIFIFO_clocks.xdc] for cell 'mydevicetree/SDCardReadFifo/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/SPIFIFO/SPIFIFO_clocks.xdc] for cell 'mydevicetree/SDCardReadFifo/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/SPIFIFO/SPIFIFO_clocks.xdc] for cell 'mydevicetree/SDCardWriteFifo/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/SPIFIFO/SPIFIFO_clocks.xdc] for cell 'mydevicetree/SDCardWriteFifo/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/switchfifo/switchfifo_clocks.xdc] for cell 'mydevicetree/DeviceSwitshStates/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/switchfifo/switchfifo_clocks.xdc] for cell 'mydevicetree/DeviceSwitshStates/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3writedonequeue/ddr3writedonequeue_clocks.xdc] for cell 'mydevicetree/ddr3memory/DDR3WriteDone/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3writedonequeue/ddr3writedonequeue_clocks.xdc] for cell 'mydevicetree/ddr3memory/DDR3WriteDone/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3cmdfifo/ddr3cmdfifo_clocks.xdc] for cell 'mydevicetree/ddr3memory/DDR3Cmd/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3cmdfifo/ddr3cmdfifo_clocks.xdc] for cell 'mydevicetree/ddr3memory/DDR3Cmd/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3readdonequeue/ddr3readdonequeue_clocks.xdc] for cell 'mydevicetree/ddr3memory/DDR3ReadDone/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3readdonequeue/ddr3readdonequeue_clocks.xdc] for cell 'mydevicetree/ddr3memory/DDR3ReadDone/U0'
INFO: [Vivado 12-3272] Current instance is the top level cell 'mydevicetree/SDCardReadFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [/media/engin/StorageA/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mydevicetree/SDCardReadFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/media/engin/StorageA/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mydevicetree/SDCardWriteFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [/media/engin/StorageA/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mydevicetree/SDCardWriteFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/media/engin/StorageA/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mydevicetree/SDCardReadFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [/media/engin/StorageA/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mydevicetree/SDCardReadFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/media/engin/StorageA/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mydevicetree/SDCardWriteFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [/media/engin/StorageA/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mydevicetree/SDCardWriteFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/media/engin/StorageA/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mydevicetree/DeviceSwitshStates/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'rtl_1' [/media/engin/StorageA/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mydevicetree/DeviceSwitshStates/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/media/engin/StorageA/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Vivado 12-3272] Current instance is the top level cell 'mydevicetree/DeviceSwitshStates/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'rtl_1' [/media/engin/StorageA/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mydevicetree/DeviceSwitshStates/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/media/engin/StorageA/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/engin/StorageA/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nekotop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nekotop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/engin/StorageA/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nekotop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nekotop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 10005 ; free virtual = 70026
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 120 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 101 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 9944 ; free virtual = 69966
188 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 9944 ; free virtual = 69966
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
report_drc -name drc_1 -ruledecks {default}
Command: report_drc -name drc_1 -ruledecks default
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc completed successfully
close_design
launch_runs synth_1 -jobs 16
[Thu Jun 24 01:13:53 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Thu Jun 24 01:17:11 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jun 24 01:21:58 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 16
[Thu Jun 24 01:25:51 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Thu Jun 24 01:28:02 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jun 24 01:30:57 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.43 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 10195 ; free virtual = 70332
INFO: [Netlist 29-17] Analyzing 1979 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 10056 ; free virtual = 70154
Restored from archive | CPU: 1.430000 secs | Memory: 34.396408 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 10056 ; free virtual = 70154
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 10058 ; free virtual = 70156
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 208 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 140 instances
  RAM64M => RAM64M (RAMD64E(x4)): 44 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances
  SRLC32E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 9949 ; free virtual = 70051
open_report: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 9901 ; free virtual = 69998
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_design
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Thu Jun 24 01:56:56 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
[Thu Jun 24 01:56:56 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.43 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 9962 ; free virtual = 70072
INFO: [Netlist 29-17] Analyzing 1979 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 9482 ; free virtual = 69632
Restored from archive | CPU: 1.430000 secs | Memory: 7.697662 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 9482 ; free virtual = 69632
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 9486 ; free virtual = 69634
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 208 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 140 instances
  RAM64M => RAM64M (RAMD64E(x4)): 44 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances
  SRLC32E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 9351 ; free virtual = 69515
open_report: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 9320 ; free virtual = 69464
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_design
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name audiofifo
set_property -dict [list CONFIG.Component_Name {audiofifo} CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Input_Data_Width {32} CONFIG.Output_Data_Width {32} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Valid_Flag {true} CONFIG.Full_Threshold_Assert_Value {1021} CONFIG.Full_Threshold_Negate_Value {1020} CONFIG.Enable_Safety_Circuit {false}] [get_ips audiofifo]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'audiofifo' to 'audiofifo' is not allowed and is ignored.
generate_target {instantiation_template} [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/audiofifo/audiofifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'audiofifo'...
generate_target all [get_files  /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/audiofifo/audiofifo.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'audiofifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'audiofifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'audiofifo'...
catch { config_ip_cache -export [get_ips -all audiofifo] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP audiofifo, cache-ID = 0f0d4baf6e6f2a1a; cache size = 47.569 MB.
export_ip_user_files -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/audiofifo/audiofifo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/audiofifo/audiofifo.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/audiofifo/audiofifo.xci'
export_simulation -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/audiofifo/audiofifo.xci] -directory /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/sim_scripts -ip_user_files_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files -ipstatic_source_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/modelsim} {questa=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/questa} {ies=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/ies} {xcelium=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/xcelium} {vcs=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/vcs} {riviera=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/audiofifo/audiofifo.xci' is already up-to-date
[Thu Jun 24 02:23:03 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/audiofifo/audiofifo.xci' is already up-to-date
[Thu Jun 24 02:24:01 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/audiofifo/audiofifo.xci' is already up-to-date
[Thu Jun 24 02:25:51 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/audiofifo/audiofifo.xci' is already up-to-date
[Thu Jun 24 02:33:06 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
[Thu Jun 24 02:33:07 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/decoder.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/decoder.sv:]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/audiofifo/audiofifo.xci' is already up-to-date
[Thu Jun 24 02:40:54 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.FILES [list "/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a100t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a100t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
Mfg ID : 1   Memory Type : 20   Memory Capacity : 18   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:04 ; elapsed = 00:01:23 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 9258 ; free virtual = 69517
endgroup
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/audiofifo/audiofifo.xci' is already up-to-date
[Thu Jun 24 04:35:32 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
[Thu Jun 24 04:35:32 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/audiofifo/audiofifo.xci' is already up-to-date
[Thu Jun 24 04:57:21 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/audiofifo/audiofifo.xci' is already up-to-date
[Thu Jun 24 04:58:56 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
reset_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/audiofifo/audiofifo.xci' is already up-to-date
[Thu Jun 24 04:59:38 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/audiofifo/audiofifo.xci' is already up-to-date
[Thu Jun 24 05:01:11 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/audiofifo/audiofifo.xci' is already up-to-date
[Thu Jun 24 05:04:00 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
close_hw_manager
reset_target all [get_files  /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/sysmem/sysmem.xci]
export_ip_user_files -of_objects  [get_files  /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/sysmem/sysmem.xci] -sync -no_script -force -quiet
generate_target Simulation [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/sysmem/sysmem.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sysmem'...
export_ip_user_files -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/sysmem/sysmem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/sysmem/sysmem.xci] -directory /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/sim_scripts -ip_user_files_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files -ipstatic_source_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/modelsim} {questa=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/questa} {ies=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/ies} {xcelium=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/xcelium} {vcs=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/vcs} {riviera=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/engin/StorageA/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'nekotop' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/BIOS.coe'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/sysmem.mif'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/colorpalette.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj nekotop_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_le/sim/fp_le.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_le
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_lt/sim/fp_lt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_lt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_eq/sim/fp_eq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_eq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_sqrt/sim/fp_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_f2i/sim/fp_f2i.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_f2i
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_ui2f/sim/fp_ui2f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_ui2f
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_i2f/sim/fp_i2f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_i2f
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_div/sim/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_mul/sim/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_sub/sim/fp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_add/sim/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_msub/sim/fp_msub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_msub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_madd/sim/fp_madd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_madd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DomainCrossSignalFifo/sim/DomainCrossSignalFifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DomainCrossSignalFifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/VideoMemSlice/sim/VideoMemSlice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoMemSlice
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/gpufifo/sim/gpufifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpufifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/sysmem/sim/sysmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sysmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/uartfifo/sim/uartfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uartfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/SPIFIFO/sim/SPIFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIFIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/switchfifo/sim/switchfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3readdonequeue/sim/ddr3readdonequeue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3readdonequeue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3writedonequeue/sim/ddr3writedonequeue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3writedonequeue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3cmdfifo/sim/ddr3cmdfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3cmdfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_skip_calib_tap
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_std
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDR3MIG_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1096]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1100]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1101]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1102]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDR3MIG
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audiofifo/sim/audiofifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audiofifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audioclocks/audioclocks_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audioclocks_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audioclocks/audioclocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audioclocks
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/videoclocks/videoclocks_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module videoclocks_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/videoclocks/videoclocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module videoclocks
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/peripheralclock/peripheralclock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module peripheralclock_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/peripheralclock/peripheralclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module peripheralclock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/clockgen/clockgen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockgen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/clockgen/clockgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpuregisterfile
INFO: [VRFC 10-311] analyzing module GPU
WARNING: [VRFC 10-8426] non-net output port 'videopage' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:56]
WARNING: [VRFC 10-8426] non-net output port 'palettewe' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:72]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
WARNING: [VRFC 10-8426] non-net output port 'RxD_data_ready' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:68]
WARNING: [VRFC 10-8426] non-net output port 'RxD_data' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:69]
WARNING: [VRFC 10-8426] non-net output port 'RxD_endofpacket' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:75]
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/branchALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ddr3controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module devicerouter
WARNING: [VRFC 10-8426] non-net output port 'SWITCH_IRQ' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:64]
WARNING: [VRFC 10-8426] non-net output port 'UART_IRQ' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/dividers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/floatregs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floatregisterfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/i2S2audio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2s2audio
WARNING: [VRFC 10-8426] non-net output port 'audiore' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/i2S2audio.sv:10]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
WARNING: [VRFC 10-8426] non-net output port 'busy' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/multiplier.sv:9]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/registerfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscvcpu
WARNING: [VRFC 10-8426] non-net output port 'memaddress' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:9]
WARNING: [VRFC 10-8426] non-net output port 'cpudataout' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:10]
WARNING: [VRFC 10-8426] non-net output port 'cpuwriteena' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:11]
WARNING: [VRFC 10-8426] non-net output port 'cpureadena' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/videocontroller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoControllerGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/nekotop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nekotop
INFO: [VRFC 10-2458] undeclared symbol cpureadena, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/nekotop.sv:134]
xvhdl --incr --relax -prj nekotop_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/engin/StorageA/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1318]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_consts
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_exp_table...
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_pkg
Compiling package floating_point_v7_1_11.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package floating_point_v7_1_11.vt2mutils
Compiling package floating_point_v7_1_11.vt2mcomps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.clockgen_clk_wiz
Compiling module xil_defaultlib.clockgen
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.peripheralclock_clk_wiz
Compiling module xil_defaultlib.peripheralclock
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.videoclocks_clk_wiz
Compiling module xil_defaultlib.videoclocks
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=48.62...
Compiling module xil_defaultlib.audioclocks_clk_wiz
Compiling module xil_defaultlib.audioclocks
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.audiofifo
Compiling module xil_defaultlib.i2s2audio
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(BM_...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(nBA...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(BANK...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(BANK_VE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(BM_CN...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(BM_CNT_WIDTH...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(B...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_std...
Compiling module xil_defaultlib.DDR3MIG_mig_default
Compiling module xil_defaultlib.DDR3MIG
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3cmdfifo
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3writedonequeue
Compiling module xil_defaultlib.ddr3readdonequeue
Compiling module xil_defaultlib.ddr3controller
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.switchfifo
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.SPIFIFO
Compiling architecture rtl of entity xil_defaultlib.SPI_MASTER [spi_master_default]
Compiling module xil_defaultlib.BaudTickGen_default
Compiling module xil_defaultlib.async_transmitter
Compiling module xil_defaultlib.uartfifo
Compiling module xil_defaultlib.BaudTickGen(Oversampling=8)
Compiling module xil_defaultlib.async_receiver_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.sysmem
Compiling module xil_defaultlib.gpuregisterfile
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.gpufifo
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.VideoMemSlice
Compiling module xil_defaultlib.VideoControllerGen_default
Compiling architecture vgatimer_a of entity xil_defaultlib.vgatimer [vgatimer_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.DomainCrossSignalFifo
Compiling module xil_defaultlib.devicerouter
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.registerfile
Compiling module xil_defaultlib.floatregisterfile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.branchALU
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=3...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=33,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_optimize_go...]
Compiling architecture mul_ss_arch of entity xil_defaultlib.mul_SS [mul_ss_default]
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.DIV
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_fma_specialcase [\flt_fma_specialcase(c_xdevicefa...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_mul [\flt_fma_mul(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=47,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=47)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ge [\compare_ge(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=50)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=49,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=50,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_alignment [\flt_fma_alignment(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=49)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.addsub_logic [\addsub_logic(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_addsub [\flt_fma_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_align_add [\flt_fma_align_add(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=51)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=51,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_round_bit [\flt_fma_round_bit(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_renorm_and_round_logic [\flt_fma_renorm_and_round_logic(...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_norm_logic [\flt_fma_norm_logic(c_xdevicefam...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_w=57,a_fw=48)(...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(a_w=57,a_ew...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add_exp [\flt_fma_add_exp(c_xdevicefamily...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add_logic [\flt_fma_add_logic(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add [\flt_fma_add(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma [\flt_fma(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_madd
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma [\flt_fma(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_msub
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_11.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=35)\]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_add
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_sub
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_mul
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26)\]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=23,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_div
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_i2f
Compiling architecture rtl of entity floating_point_v7_1_11.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_ui2f
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_11.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_f2i
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=27,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=25,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_sqrt [\flt_sqrt(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_sqrt
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_eq
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_lt
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_le
Compiling module xil_defaultlib.riscvcpu
Compiling module xil_defaultlib.nekotop
Compiling module xil_defaultlib.glbl
Built simulation snapshot nekotop_behav
run_program: Time (s): cpu = 00:01:45 ; elapsed = 00:00:33 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 9023 ; free virtual = 69367
INFO: [USF-XSim-69] 'elaborate' step finished in '33' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "nekotop_behav -key {Behavioral:sim_1:Functional:nekotop} -tclbatch {nekotop.tcl} -view {/home/engin/nekoichiarticle/part16/nekoichi.srcs/sim_1/imports/part16/nekotop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.2.2
Time resolution is 1 fs
open_wave_config /home/engin/nekoichiarticle/part16/nekoichi.srcs/sim_1/imports/part16/nekotop_behav.wcfg
WARNING: Simulation object /nekotop/mycpu/instruction was not found in the design.
WARNING: Simulation object /nekotop/mycpu/Lopcode was not found in the design.
WARNING: Simulation object /nekotop/mycpu/Laluop was not found in the design.
WARNING: Simulation object /nekotop/mycpu/Lfunc3 was not found in the design.
WARNING: Simulation object /nekotop/mycpu/Lfunc7 was not found in the design.
WARNING: Simulation object /nekotop/mycpu/Lfunc12 was not found in the design.
WARNING: Simulation object /nekotop/mycpu/Lrs1 was not found in the design.
WARNING: Simulation object /nekotop/mycpu/Lrs2 was not found in the design.
WARNING: Simulation object /nekotop/mycpu/Lrs3 was not found in the design.
WARNING: Simulation object /nekotop/mycpu/Lrd was not found in the design.
WARNING: Simulation object /nekotop/mycpu/Lcsrindex was not found in the design.
WARNING: Simulation object /nekotop/mycpu/Limmed was not found in the design.
source nekotop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    6000
CLKIN1_PERIOD    =   6.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =   750.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1500
CLKOUT1_PERIOD   =    3000
CLKOUT2_PERIOD   =   48000
CLKOUT3_PERIOD   =   12000
CLKOUT4_PERIOD   =    6000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 666.000
MMCM_VCO_PERIOD       = 1501.502
#################################################

nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = c DATA_CTL_B1 = 0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1500.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3000 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 11.72 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1557.90 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 874.70 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 567.40 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2145.22 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 738.28 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 8 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module nekotop.mydevicetree.FastRAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
INFO: [USF-XSim-96] XSim completed. Design snapshot 'nekotop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:52 ; elapsed = 00:00:41 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 8794 ; free virtual = 69178
add_force {/nekotop/RST_I} -radix hex {0 0ns}
add_force {/nekotop/CLK_I} -radix hex {0 0ns} {1 5000000fs} -repeat_every 10000000fs
run all
WARNING: 16205ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 16535ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 16865ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 17195ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 17525ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 17855ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 18185ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 18515ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 18845ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 19175ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 19505ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 19835ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 20165ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 20495ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 20825ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 21155ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: [Simulator 45-29] Cannot open source file /wrk/ci/prod/2020.2.2/sw/continuous/179/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v: file does not exist.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 8839 ; free virtual = 69204
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    6000
CLKIN1_PERIOD    =   6.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =   750.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1500
CLKOUT1_PERIOD   =    3000
CLKOUT2_PERIOD   =   48000
CLKOUT3_PERIOD   =   12000
CLKOUT4_PERIOD   =    6000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 666.000
MMCM_VCO_PERIOD       = 1501.502
#################################################

nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = c DATA_CTL_B1 = 0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1500.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3000 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 11.72 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1557.90 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 874.70 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 567.40 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2145.22 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 738.28 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 8 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module nekotop.mydevicetree.FastRAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    6000
CLKIN1_PERIOD    =   6.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =   750.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1500
CLKOUT1_PERIOD   =    3000
CLKOUT2_PERIOD   =   48000
CLKOUT3_PERIOD   =   12000
CLKOUT4_PERIOD   =    6000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 666.000
MMCM_VCO_PERIOD       = 1501.502
#################################################

nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = c DATA_CTL_B1 = 0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1500.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3000 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 11.72 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1557.90 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 874.70 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 567.40 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2145.22 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 738.28 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 8 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module nekotop.mydevicetree.FastRAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 16205ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 16535ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 16865ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 17195ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 17525ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 17855ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 18185ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 18515ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 18845ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 19175ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 19505ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 19835ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 20165ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 20495ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 20825ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 21155ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 21485ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 21815ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
PHY_INIT: Memory Initialization completed at          22019100000
WARNING: 22145ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 22475ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 22805ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 23135ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 23465ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 23795ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 24125ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 24455ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 24785ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 8831 ; free virtual = 69184
run all
WARNING: 25115ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 25445ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 25775ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 26105ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 26435ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 26765ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 27095ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 27425ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 27755ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 28085ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 28415ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 28745ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 29075ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 29405ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 29735ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 30065ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 30395ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 30725ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 31055ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 31385ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 31715ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 32045ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 32375ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 32705ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 33035ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 33365ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 33695ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 34025ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 34355ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 34685ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 35015ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 35345ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 35675ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 36005ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 36335ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 36665ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 36995ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 37325ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 37655ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 37985ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 38315ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 38645ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 38975ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 39305ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 39635ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 39965ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 40295ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 40625ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 40955ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 41285ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 41615ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 41945ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 42275ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 42605ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 42935ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 43265ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 43595ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 43925ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 44255ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 44585ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 44915ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 45245ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 45575ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 45905ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 46235ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 46565ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 46895ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 47225ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 47555ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 47885ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 48215ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 48545ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 48875ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 49205ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 49535ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 49865ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 50195ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 8845 ; free virtual = 69197
run all
WARNING: 50525ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 50855ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 51185ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 51515ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 51845ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 52175ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 52505ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 52835ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 53165ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 53495ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 53825ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 54155ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 54485ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 54815ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 55145ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 55475ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 55805ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 56135ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 56465ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 56795ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 57125ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 57455ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 57785ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 58115ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 58445ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 58775ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 59105ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 59435ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 59765ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 60095ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 60425ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 60755ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 61085ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 61415ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 61745ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 62075ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 62405ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 62735ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 63065ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 63395ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 63725ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 64055ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 64385ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 64715ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 65045ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 65375ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 65705ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 66035ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 66365ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 66695ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 67025ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 67355ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 67685ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 68015ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 68345ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 68675ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 69005ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 69335ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 69665ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 69995ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 70325ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 70655ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 70985ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 71315ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 71645ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 71975ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 72305ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 72635ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 72965ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 73295ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 73625ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 73955ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 74285ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 74615ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 74945ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 75275ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 75605ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 75935ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 76265ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 76595ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 76925ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 77255ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 77585ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 77915ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 78245ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 78575ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 78905ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 79235ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 79565ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 79895ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 80225ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 80555ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 80885ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 81215ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 81545ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 81875ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 82205ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 82535ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 82865ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 83195ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 83525ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 83855ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 84185ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 84515ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 84845ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 85175ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 85505ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 85835ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 86165ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 86495ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 86825ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 87155ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 87485ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 87815ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 88145ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 88475ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 88805ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 89135ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 89465ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 89795ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 90125ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 90455ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 90785ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 91115ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 91445ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 91775ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 92105ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 92435ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 92765ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 93095ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 93425ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 93755ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 94085ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 94415ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 94745ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 95075ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 95405ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 95735ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 96065ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:47 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 8786 ; free virtual = 69138
save_wave_config {/home/engin/nekoichiarticle/part16/nekoichi.srcs/sim_1/imports/part16/nekotop_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/engin/StorageA/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'nekotop' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/BIOS.coe'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/sysmem.mif'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/colorpalette.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj nekotop_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_le/sim/fp_le.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_le
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_lt/sim/fp_lt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_lt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_eq/sim/fp_eq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_eq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_sqrt/sim/fp_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_f2i/sim/fp_f2i.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_f2i
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_ui2f/sim/fp_ui2f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_ui2f
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_i2f/sim/fp_i2f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_i2f
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_div/sim/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_mul/sim/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_sub/sim/fp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_add/sim/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_msub/sim/fp_msub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_msub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_madd/sim/fp_madd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_madd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DomainCrossSignalFifo/sim/DomainCrossSignalFifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DomainCrossSignalFifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/VideoMemSlice/sim/VideoMemSlice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoMemSlice
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/gpufifo/sim/gpufifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpufifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/sysmem/sim/sysmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sysmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/uartfifo/sim/uartfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uartfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/SPIFIFO/sim/SPIFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIFIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/switchfifo/sim/switchfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3readdonequeue/sim/ddr3readdonequeue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3readdonequeue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3writedonequeue/sim/ddr3writedonequeue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3writedonequeue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3cmdfifo/sim/ddr3cmdfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3cmdfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_skip_calib_tap
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_std
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDR3MIG_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1096]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1100]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1101]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1102]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDR3MIG
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audiofifo/sim/audiofifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audiofifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audioclocks/audioclocks_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audioclocks_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audioclocks/audioclocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audioclocks
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/videoclocks/videoclocks_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module videoclocks_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/videoclocks/videoclocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module videoclocks
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/peripheralclock/peripheralclock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module peripheralclock_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/peripheralclock/peripheralclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module peripheralclock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/clockgen/clockgen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockgen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/clockgen/clockgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpuregisterfile
INFO: [VRFC 10-311] analyzing module GPU
WARNING: [VRFC 10-8426] non-net output port 'videopage' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:56]
WARNING: [VRFC 10-8426] non-net output port 'palettewe' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:72]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
WARNING: [VRFC 10-8426] non-net output port 'RxD_data_ready' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:68]
WARNING: [VRFC 10-8426] non-net output port 'RxD_data' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:69]
WARNING: [VRFC 10-8426] non-net output port 'RxD_endofpacket' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:75]
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/branchALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ddr3controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module devicerouter
WARNING: [VRFC 10-8426] non-net output port 'SWITCH_IRQ' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:64]
WARNING: [VRFC 10-8426] non-net output port 'UART_IRQ' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/dividers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/floatregs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floatregisterfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/i2S2audio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2s2audio
WARNING: [VRFC 10-8426] non-net output port 'audiore' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/i2S2audio.sv:10]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
WARNING: [VRFC 10-8426] non-net output port 'busy' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/multiplier.sv:9]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/registerfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscvcpu
WARNING: [VRFC 10-8426] non-net output port 'memaddress' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:9]
WARNING: [VRFC 10-8426] non-net output port 'cpudataout' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:10]
WARNING: [VRFC 10-8426] non-net output port 'cpuwriteena' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:11]
WARNING: [VRFC 10-8426] non-net output port 'cpureadena' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/videocontroller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoControllerGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/nekotop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nekotop
INFO: [VRFC 10-2458] undeclared symbol cpureadena, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/nekotop.sv:134]
xvhdl --incr --relax -prj nekotop_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/engin/StorageA/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1318]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_consts
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_exp_table...
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_pkg
Compiling package floating_point_v7_1_11.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package floating_point_v7_1_11.vt2mutils
Compiling package floating_point_v7_1_11.vt2mcomps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.clockgen_clk_wiz
Compiling module xil_defaultlib.clockgen
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.peripheralclock_clk_wiz
Compiling module xil_defaultlib.peripheralclock
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.videoclocks_clk_wiz
Compiling module xil_defaultlib.videoclocks
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=48.62...
Compiling module xil_defaultlib.audioclocks_clk_wiz
Compiling module xil_defaultlib.audioclocks
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.audiofifo
Compiling module xil_defaultlib.i2s2audio
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(BM_...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(nBA...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(BANK...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(BANK_VE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(BM_CN...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(BM_CNT_WIDTH...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(B...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_std...
Compiling module xil_defaultlib.DDR3MIG_mig_default
Compiling module xil_defaultlib.DDR3MIG
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3cmdfifo
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3writedonequeue
Compiling module xil_defaultlib.ddr3readdonequeue
Compiling module xil_defaultlib.ddr3controller
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.switchfifo
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.SPIFIFO
Compiling architecture rtl of entity xil_defaultlib.SPI_MASTER [spi_master_default]
Compiling module xil_defaultlib.BaudTickGen_default
Compiling module xil_defaultlib.async_transmitter
Compiling module xil_defaultlib.uartfifo
Compiling module xil_defaultlib.BaudTickGen(Oversampling=8)
Compiling module xil_defaultlib.async_receiver_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.sysmem
Compiling module xil_defaultlib.gpuregisterfile
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.gpufifo
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.VideoMemSlice
Compiling module xil_defaultlib.VideoControllerGen_default
Compiling architecture vgatimer_a of entity xil_defaultlib.vgatimer [vgatimer_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.DomainCrossSignalFifo
Compiling module xil_defaultlib.devicerouter
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.registerfile
Compiling module xil_defaultlib.floatregisterfile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.branchALU
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=3...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=33,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_optimize_go...]
Compiling architecture mul_ss_arch of entity xil_defaultlib.mul_SS [mul_ss_default]
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.DIV
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_fma_specialcase [\flt_fma_specialcase(c_xdevicefa...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_mul [\flt_fma_mul(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=47,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=47)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ge [\compare_ge(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=50)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=49,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=50,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_alignment [\flt_fma_alignment(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=49)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.addsub_logic [\addsub_logic(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_addsub [\flt_fma_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_align_add [\flt_fma_align_add(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=51)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=51,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_round_bit [\flt_fma_round_bit(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_renorm_and_round_logic [\flt_fma_renorm_and_round_logic(...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_norm_logic [\flt_fma_norm_logic(c_xdevicefam...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_w=57,a_fw=48)(...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(a_w=57,a_ew...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add_exp [\flt_fma_add_exp(c_xdevicefamily...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add_logic [\flt_fma_add_logic(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add [\flt_fma_add(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma [\flt_fma(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_madd
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma [\flt_fma(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_msub
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_11.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=35)\]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_add
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_sub
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_mul
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26)\]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=23,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_div
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_i2f
Compiling architecture rtl of entity floating_point_v7_1_11.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_ui2f
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_11.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_f2i
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=27,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=25,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_sqrt [\flt_sqrt(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_sqrt
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_eq
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_lt
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_le
Compiling module xil_defaultlib.riscvcpu
Compiling module xil_defaultlib.nekotop
Compiling module xil_defaultlib.glbl
Built simulation snapshot nekotop_behav
run_program: Time (s): cpu = 00:01:44 ; elapsed = 00:00:33 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 8917 ; free virtual = 69267
INFO: [USF-XSim-69] 'elaborate' step finished in '33' seconds
launch_simulation: Time (s): cpu = 00:01:45 ; elapsed = 00:00:34 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 8917 ; free virtual = 69267
Vivado Simulator v2020.2.2
Time resolution is 1 fs
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    6000
CLKIN1_PERIOD    =   6.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =   750.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1500
CLKOUT1_PERIOD   =    3000
CLKOUT2_PERIOD   =   48000
CLKOUT3_PERIOD   =   12000
CLKOUT4_PERIOD   =    6000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 666.000
MMCM_VCO_PERIOD       = 1501.502
#################################################

nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = c DATA_CTL_B1 = 0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1500.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3000 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 11.72 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1557.90 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 874.70 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 567.40 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2145.22 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 738.28 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 8 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module nekotop.mydevicetree.FastRAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
relaunch_sim: Time (s): cpu = 00:03:33 ; elapsed = 00:00:40 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 8838 ; free virtual = 69187
add_force {/nekotop/RST_I} -radix hex {0 0ns}
add_force {/nekotop/CLK_I} -radix hex {0 0ns} {1 5000000fs} -repeat_every 10000000fs
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    6000
CLKIN1_PERIOD    =   6.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =   750.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1500
CLKOUT1_PERIOD   =    3000
CLKOUT2_PERIOD   =   48000
CLKOUT3_PERIOD   =   12000
CLKOUT4_PERIOD   =    6000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 666.000
MMCM_VCO_PERIOD       = 1501.502
#################################################

nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = c DATA_CTL_B1 = 0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1500.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3000 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 11.72 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1557.90 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 874.70 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 567.40 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2145.22 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 738.28 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 8 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module nekotop.mydevicetree.FastRAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 16205ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 16535ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 16865ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 17195ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 17525ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 17855ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 18185ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 18515ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 18845ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 19175ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 19505ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 19835ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 20165ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 20495ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 20825ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 21155ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 21485ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 21815ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
PHY_INIT: Memory Initialization completed at          22019100000
WARNING: 22145ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 22475ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 22805ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 23135ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 23465ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 23795ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 24125ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 24455ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 24785ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 25115ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 25445ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 25775ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 26105ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 26435ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 26765ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 27095ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 27425ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 27755ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 28085ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 28415ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 28745ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 29075ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 29405ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 29735ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 30065ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 30395ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 30725ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 31055ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 31385ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 31715ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 32045ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 32375ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 32705ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 33035ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 33365ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 33695ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 34025ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 34355ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 34685ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 35015ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 35345ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 35675ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 36005ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 36335ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 36665ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 36995ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 37325ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 37655ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 37985ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 38315ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 38645ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 38975ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 39305ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 39635ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 39965ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 40295ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 40625ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 8784 ; free virtual = 69137
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    6000
CLKIN1_PERIOD    =   6.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =   750.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1500
CLKOUT1_PERIOD   =    3000
CLKOUT2_PERIOD   =   48000
CLKOUT3_PERIOD   =   12000
CLKOUT4_PERIOD   =    6000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 666.000
MMCM_VCO_PERIOD       = 1501.502
#################################################

nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = c DATA_CTL_B1 = 0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1500.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3000 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 11.72 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1557.90 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 874.70 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 567.40 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2145.22 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 738.28 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 8 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module nekotop.mydevicetree.FastRAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 16205ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 16535ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 16865ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 17195ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 17525ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 17855ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 18185ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 18515ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 18845ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 19175ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 19505ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 19835ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 20165ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 20495ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 20825ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 21155ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 21485ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 21815ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
PHY_INIT: Memory Initialization completed at          22019100000
WARNING: 22145ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 22475ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 22805ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 23135ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 23465ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 23795ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 24125ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 24455ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 24785ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 25115ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 25445ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 25775ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 26105ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 26435ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 26765ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 27095ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 27425ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 27755ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 28085ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 28415ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 28745ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 29075ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 29405ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 29735ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 30065ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 30395ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 30725ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 31055ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 31385ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 31715ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 32045ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 32375ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 32705ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 33035ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 33365ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 8802 ; free virtual = 69150
run all
WARNING: 33695ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 34025ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 34355ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 34685ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 35015ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 35345ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 35675ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 36005ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 36335ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 36665ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 36995ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 37325ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 37655ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 37985ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 38315ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 38645ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 38975ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 39305ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 39635ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 39965ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 40295ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 40625ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 40955ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 41285ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 41615ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 41945ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 42275ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 42605ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 42935ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 43265ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 43595ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 43925ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 44255ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 44585ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 44915ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 45245ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 45575ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 45905ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 46235ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 46565ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 46895ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 47225ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 47555ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 47885ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 48215ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 48545ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 48875ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 49205ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 49535ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 49865ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 50195ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 50525ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 50855ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 51185ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 51515ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 51845ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 52175ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 52505ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 52835ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 53165ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 53495ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 53825ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 54155ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 54485ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 54815ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 55145ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 55475ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 55805ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 56135ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 56465ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 56795ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 57125ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 57455ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 57785ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 58115ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 58445ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 58775ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 59105ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 8787 ; free virtual = 69142
save_wave_config {/home/engin/nekoichiarticle/part16/nekoichi.srcs/sim_1/imports/part16/nekotop_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/engin/StorageA/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'nekotop' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/BIOS.coe'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/sysmem.mif'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/colorpalette.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj nekotop_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_le/sim/fp_le.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_le
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_lt/sim/fp_lt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_lt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_eq/sim/fp_eq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_eq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_sqrt/sim/fp_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_f2i/sim/fp_f2i.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_f2i
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_ui2f/sim/fp_ui2f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_ui2f
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_i2f/sim/fp_i2f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_i2f
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_div/sim/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_mul/sim/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_sub/sim/fp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_add/sim/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_msub/sim/fp_msub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_msub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_madd/sim/fp_madd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_madd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DomainCrossSignalFifo/sim/DomainCrossSignalFifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DomainCrossSignalFifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/VideoMemSlice/sim/VideoMemSlice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoMemSlice
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/gpufifo/sim/gpufifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpufifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/sysmem/sim/sysmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sysmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/uartfifo/sim/uartfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uartfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/SPIFIFO/sim/SPIFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIFIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/switchfifo/sim/switchfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3readdonequeue/sim/ddr3readdonequeue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3readdonequeue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3writedonequeue/sim/ddr3writedonequeue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3writedonequeue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3cmdfifo/sim/ddr3cmdfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3cmdfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_skip_calib_tap
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_std
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDR3MIG_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1096]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1100]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1101]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1102]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDR3MIG
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audiofifo/sim/audiofifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audiofifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audioclocks/audioclocks_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audioclocks_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audioclocks/audioclocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audioclocks
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/videoclocks/videoclocks_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module videoclocks_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/videoclocks/videoclocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module videoclocks
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/peripheralclock/peripheralclock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module peripheralclock_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/peripheralclock/peripheralclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module peripheralclock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/clockgen/clockgen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockgen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/clockgen/clockgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpuregisterfile
INFO: [VRFC 10-311] analyzing module GPU
WARNING: [VRFC 10-8426] non-net output port 'videopage' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:56]
WARNING: [VRFC 10-8426] non-net output port 'palettewe' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:72]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
WARNING: [VRFC 10-8426] non-net output port 'RxD_data_ready' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:68]
WARNING: [VRFC 10-8426] non-net output port 'RxD_data' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:69]
WARNING: [VRFC 10-8426] non-net output port 'RxD_endofpacket' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:75]
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/branchALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ddr3controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module devicerouter
WARNING: [VRFC 10-8426] non-net output port 'SWITCH_IRQ' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:64]
WARNING: [VRFC 10-8426] non-net output port 'UART_IRQ' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/dividers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/floatregs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floatregisterfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/i2S2audio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2s2audio
WARNING: [VRFC 10-8426] non-net output port 'audiore' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/i2S2audio.sv:10]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
WARNING: [VRFC 10-8426] non-net output port 'busy' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/multiplier.sv:9]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/registerfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscvcpu
WARNING: [VRFC 10-8426] non-net output port 'memaddress' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:9]
WARNING: [VRFC 10-8426] non-net output port 'cpudataout' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:10]
WARNING: [VRFC 10-8426] non-net output port 'cpuwriteena' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:11]
WARNING: [VRFC 10-8426] non-net output port 'cpureadena' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/videocontroller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoControllerGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/nekotop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nekotop
INFO: [VRFC 10-2458] undeclared symbol cpureadena, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/nekotop.sv:134]
xvhdl --incr --relax -prj nekotop_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/engin/StorageA/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1318]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_consts
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_exp_table...
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_pkg
Compiling package floating_point_v7_1_11.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package floating_point_v7_1_11.vt2mutils
Compiling package floating_point_v7_1_11.vt2mcomps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.clockgen_clk_wiz
Compiling module xil_defaultlib.clockgen
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.peripheralclock_clk_wiz
Compiling module xil_defaultlib.peripheralclock
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.videoclocks_clk_wiz
Compiling module xil_defaultlib.videoclocks
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=48.62...
Compiling module xil_defaultlib.audioclocks_clk_wiz
Compiling module xil_defaultlib.audioclocks
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.audiofifo
Compiling module xil_defaultlib.i2s2audio
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(BM_...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(nBA...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(BANK...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(BANK_VE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(BM_CN...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(BM_CNT_WIDTH...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(B...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_std...
Compiling module xil_defaultlib.DDR3MIG_mig_default
Compiling module xil_defaultlib.DDR3MIG
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3cmdfifo
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3writedonequeue
Compiling module xil_defaultlib.ddr3readdonequeue
Compiling module xil_defaultlib.ddr3controller
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.switchfifo
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.SPIFIFO
Compiling architecture rtl of entity xil_defaultlib.SPI_MASTER [spi_master_default]
Compiling module xil_defaultlib.BaudTickGen_default
Compiling module xil_defaultlib.async_transmitter
Compiling module xil_defaultlib.uartfifo
Compiling module xil_defaultlib.BaudTickGen(Oversampling=8)
Compiling module xil_defaultlib.async_receiver_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.sysmem
Compiling module xil_defaultlib.gpuregisterfile
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.gpufifo
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.VideoMemSlice
Compiling module xil_defaultlib.VideoControllerGen_default
Compiling architecture vgatimer_a of entity xil_defaultlib.vgatimer [vgatimer_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.DomainCrossSignalFifo
Compiling module xil_defaultlib.devicerouter
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.registerfile
Compiling module xil_defaultlib.floatregisterfile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.branchALU
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=3...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=33,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_optimize_go...]
Compiling architecture mul_ss_arch of entity xil_defaultlib.mul_SS [mul_ss_default]
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.DIV
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_fma_specialcase [\flt_fma_specialcase(c_xdevicefa...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_mul [\flt_fma_mul(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=47,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=47)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ge [\compare_ge(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=50)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=49,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=50,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_alignment [\flt_fma_alignment(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=49)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.addsub_logic [\addsub_logic(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_addsub [\flt_fma_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_align_add [\flt_fma_align_add(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=51)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=51,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_round_bit [\flt_fma_round_bit(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_renorm_and_round_logic [\flt_fma_renorm_and_round_logic(...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_norm_logic [\flt_fma_norm_logic(c_xdevicefam...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_w=57,a_fw=48)(...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(a_w=57,a_ew...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add_exp [\flt_fma_add_exp(c_xdevicefamily...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add_logic [\flt_fma_add_logic(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add [\flt_fma_add(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma [\flt_fma(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_madd
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma [\flt_fma(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_msub
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_11.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=35)\]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_add
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_sub
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_mul
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26)\]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=23,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_div
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_i2f
Compiling architecture rtl of entity floating_point_v7_1_11.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_ui2f
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_11.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_f2i
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=27,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=25,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_sqrt [\flt_sqrt(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_sqrt
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_eq
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_lt
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_le
Compiling module xil_defaultlib.riscvcpu
Compiling module xil_defaultlib.nekotop
Compiling module xil_defaultlib.glbl
Built simulation snapshot nekotop_behav
run_program: Time (s): cpu = 00:01:46 ; elapsed = 00:00:33 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 8858 ; free virtual = 69220
INFO: [USF-XSim-69] 'elaborate' step finished in '33' seconds
launch_simulation: Time (s): cpu = 00:01:46 ; elapsed = 00:00:34 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 8858 ; free virtual = 69220
Vivado Simulator v2020.2.2
Time resolution is 1 fs
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    6000
CLKIN1_PERIOD    =   6.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =   750.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1500
CLKOUT1_PERIOD   =    3000
CLKOUT2_PERIOD   =   48000
CLKOUT3_PERIOD   =   12000
CLKOUT4_PERIOD   =    6000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 666.000
MMCM_VCO_PERIOD       = 1501.502
#################################################

nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = c DATA_CTL_B1 = 0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1500.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3000 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 11.72 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1557.90 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 874.70 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 567.40 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2145.22 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 738.28 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 8 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module nekotop.mydevicetree.FastRAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
relaunch_sim: Time (s): cpu = 00:03:12 ; elapsed = 00:00:41 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 8774 ; free virtual = 69135
add_force {/nekotop/RST_I} -radix hex {0 0ns}
add_force {/nekotop/CLK_I} -radix hex {0 0ns} {1 5000000fs} -repeat_every 10000000fs
run all
WARNING: 16205ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 16535ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 16865ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 17195ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 17525ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 17855ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 18185ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 18515ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 18845ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 19175ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 19505ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 19835ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 20165ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 20495ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 20825ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 21155ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 21485ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 21815ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
PHY_INIT: Memory Initialization completed at          22019100000
WARNING: 22145ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 22475ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 22805ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 23135ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 23465ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 23795ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 24125ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 24455ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 24785ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 25115ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 25445ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 25775ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 26105ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 26435ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 26765ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 27095ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 27425ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 27755ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 28085ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 28415ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 28745ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 29075ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 29405ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 29735ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 30065ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 30395ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 30725ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 31055ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 31385ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 31715ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 32045ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 32375ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 32705ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 33035ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 33365ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 33695ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 34025ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 34355ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 34685ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 35015ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 35345ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 35675ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 36005ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 36335ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 36665ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 36995ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 37325ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 37655ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 37985ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 38315ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 38645ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 38975ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 39305ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 39635ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 39965ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 40295ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 40625ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 40955ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 41285ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 41615ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 41945ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 42275ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 42605ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 42935ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 43265ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 43595ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 43925ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 44255ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 44585ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 44915ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 45245ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 45575ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 45905ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 46235ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 46565ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 46895ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 47225ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 47555ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 47885ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 48215ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 48545ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 48875ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 49205ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 49535ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 49865ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 50195ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 50525ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 50855ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 51185ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 51515ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 51845ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 52175ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 52505ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 52835ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 53165ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 53495ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 53825ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 54155ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 54485ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 54815ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 55145ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 55475ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 55805ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 56135ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 56465ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 56795ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 57125ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 57455ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 57785ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 58115ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 58445ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 58775ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 59105ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 59435ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 59765ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 60095ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 60425ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 60755ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 61085ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 61415ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 61745ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 62075ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 62405ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 62735ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 63065ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 63395ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 63725ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 64055ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 64385ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 64715ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 65045ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 65375ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 65705ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 66035ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 66365ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 66695ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 67025ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 67355ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:57 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 8749 ; free virtual = 69117
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sysmem'...
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/audiofifo/audiofifo.xci' is already up-to-date
[Thu Jun 24 05:31:14 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
[Thu Jun 24 05:31:14 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.FILES [list "/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a100t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a100t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
Mfg ID : 1   Memory Type : 20   Memory Capacity : 18   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:04 ; elapsed = 00:01:23 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 8776 ; free virtual = 69279
endgroup
close_hw_manager
reset_run synth_1
reset_target all [get_files  /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/sysmem/sysmem.xci]
export_ip_user_files -of_objects  [get_files  /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/sysmem/sysmem.xci] -sync -no_script -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sysmem'...
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/audiofifo/audiofifo.xci' is already up-to-date
[Thu Jun 24 05:48:23 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
[Thu Jun 24 05:48:23 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
generate_target Simulation [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/sysmem/sysmem.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sysmem'...
export_ip_user_files -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/sysmem/sysmem.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/sysmem/sysmem.xci] -directory /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/sim_scripts -ip_user_files_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files -ipstatic_source_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/modelsim} {questa=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/questa} {ies=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/ies} {xcelium=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/xcelium} {vcs=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/vcs} {riviera=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/engin/StorageA/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'nekotop' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/BIOS.coe'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/sysmem.mif'
INFO: [SIM-utils-43] Exported '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim/colorpalette.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -prj nekotop_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_le/sim/fp_le.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_le
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_lt/sim/fp_lt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_lt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_eq/sim/fp_eq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_eq
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_sqrt/sim/fp_sqrt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_sqrt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_f2i/sim/fp_f2i.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_f2i
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_ui2f/sim/fp_ui2f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_ui2f
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_i2f/sim/fp_i2f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_i2f
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_div/sim/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_mul/sim/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_sub/sim/fp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_add/sim/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_msub/sim/fp_msub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_msub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_madd/sim/fp_madd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_madd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DomainCrossSignalFifo/sim/DomainCrossSignalFifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DomainCrossSignalFifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/VideoMemSlice/sim/VideoMemSlice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoMemSlice
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/gpufifo/sim/gpufifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpufifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/sysmem/sim/sysmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sysmem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/uartfifo/sim/uartfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uartfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/SPIFIFO/sim/SPIFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPIFIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/switchfifo/sim/switchfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3readdonequeue/sim/ddr3readdonequeue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3readdonequeue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3writedonequeue/sim/ddr3writedonequeue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3writedonequeue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3cmdfifo/sim/ddr3cmdfifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3cmdfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_prbs_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_tap_base
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_oclkdelay_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_pd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_dqs_found_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_skip_calib_tap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_skip_calib_tap
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_meta
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_cc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_poc_edge_store
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_samp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_prbs_rdlvl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ocd_lim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_select
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_mc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_col_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_col_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_rank_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_rank_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_arb_row_col
WARNING: [VRFC 10-8332] begin/end is required for generate-for in this mode of Verilog [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:252]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_bank_mach
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_infrastructure
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_tempmon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_dec_fix
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_fi_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_merge_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_ecc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_memc_ui_top_std
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDR3MIG_mig
INFO: [VRFC 10-2458] undeclared symbol dbg_sel_po_incdec, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1096]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_inc, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1100]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_stg23_sel, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1101]
INFO: [VRFC 10-2458] undeclared symbol dbg_po_f_dec, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG_mig_sim.v:1102]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/DDR3MIG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDR3MIG
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audiofifo/sim/audiofifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audiofifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audioclocks/audioclocks_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audioclocks_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audioclocks/audioclocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module audioclocks
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/videoclocks/videoclocks_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module videoclocks_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/videoclocks/videoclocks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module videoclocks
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/peripheralclock/peripheralclock_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module peripheralclock_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/peripheralclock/peripheralclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module peripheralclock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/clockgen/clockgen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockgen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/clockgen/clockgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockgen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpuregisterfile
INFO: [VRFC 10-311] analyzing module GPU
WARNING: [VRFC 10-8426] non-net output port 'videopage' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:56]
WARNING: [VRFC 10-8426] non-net output port 'palettewe' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/GPU.sv:72]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module async_receiver
WARNING: [VRFC 10-8426] non-net output port 'RxD_data_ready' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:68]
WARNING: [VRFC 10-8426] non-net output port 'RxD_data' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:69]
WARNING: [VRFC 10-8426] non-net output port 'RxD_endofpacket' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/UART.sv:75]
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/branchALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branchALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/ddr3controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module devicerouter
WARNING: [VRFC 10-8426] non-net output port 'SWITCH_IRQ' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:64]
WARNING: [VRFC 10-8426] non-net output port 'UART_IRQ' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/dividers.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/floatregs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floatregisterfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/i2S2audio.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2s2audio
WARNING: [VRFC 10-8426] non-net output port 'audiore' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/i2S2audio.sv:10]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
WARNING: [VRFC 10-8426] non-net output port 'busy' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/multiplier.sv:9]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/registerfile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerfile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscvcpu
WARNING: [VRFC 10-8426] non-net output port 'memaddress' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:9]
WARNING: [VRFC 10-8426] non-net output port 'cpudataout' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:10]
WARNING: [VRFC 10-8426] non-net output port 'cpuwriteena' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:11]
WARNING: [VRFC 10-8426] non-net output port 'cpureadena' cannot be initialized at declaration in SystemVerilog mode [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/riscvcpu.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/videocontroller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VideoControllerGen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/nekotop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nekotop
INFO: [VRFC 10-2458] undeclared symbol cpureadena, assumed default net type wire [/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/nekotop.sv:134]
xvhdl --incr --relax -prj nekotop_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/engin/StorageA/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto f249db969e7941769001da1121d2df7a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L floating_point_v7_1_11 -L fifo_generator_v13_2_5 -L blk_mem_gen_v8_4_4 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot nekotop_behav xil_defaultlib.nekotop xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes' [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
WARNING: [VRFC 10-5021] port 'complex_oclk_prech_req' is not connected on this instance [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1318]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_16.dsp_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_viv_comp
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_consts
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_exp_table...
Compiling package floating_point_v7_1_11.floating_point_v7_1_11_pkg
Compiling package floating_point_v7_1_11.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package floating_point_v7_1_11.vt2mutils
Compiling package floating_point_v7_1_11.vt2mcomps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.clockgen_clk_wiz
Compiling module xil_defaultlib.clockgen
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.peripheralclock_clk_wiz
Compiling module xil_defaultlib.peripheralclock
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.videoclocks_clk_wiz
Compiling module xil_defaultlib.videoclocks
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=48.62...
Compiling module xil_defaultlib.audioclocks_clk_wiz
Compiling module xil_defaultlib.audioclocks
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.audiofifo
Compiling module xil_defaultlib.i2s2audio
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_v4_2_iodelay_ctrl(IO...
Compiling module xil_defaultlib.mig_7series_v4_2_clk_ibuf(SYSCLK...
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_v4_2_tempmon_default
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=8,CLKIN1...
Compiling module unisims_ver.BUFH
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module xil_defaultlib.mig_7series_v4_2_infrastructure(...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_v4_2_rank_cntrl(DQRD...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_common(MAI...
Compiling module xil_defaultlib.mig_7series_v4_2_rank_mach(CS_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_compare(CO...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_state(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_queue(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_cntrl(BM_C...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_common(BM_...
Compiling module xil_defaultlib.mig_7series_v4_2_round_robin_arb...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_row_col(nBA...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_select(BANK...
Compiling module xil_defaultlib.mig_7series_v4_2_arb_mux(BANK_VE...
Compiling module xil_defaultlib.mig_7series_v4_2_bank_mach(BM_CN...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.mig_7series_v4_2_col_mach(COL_WI...
Compiling module xil_defaultlib.mig_7series_v4_2_mc(BM_CNT_WIDTH...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.IOBUF_INTERMDISABLE(IBUF_LOW_PWR...
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.BUFIO
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_of_pre_fifo...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(B...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_if_post_fif...
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(CLKOUT_DIV=2,DATA...
Compiling module unisims_ver.IN_FIFO
Compiling module unisims_ver.OUT_FIFO
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_group_...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_byte_lane(A...
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module unisims_ver.PHASER_REF
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_4lanes(...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy(DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_mc_phy_wrap...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_prbs_gen(DQ...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_init(tC...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrcal(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_wrlvl(D...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_ck_addr...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_dqs_fou...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_rdlvl(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_tempmon...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_calib_top(n...
Compiling module xil_defaultlib.mig_7series_v4_2_ddr_phy_top(DDR...
Compiling module xil_defaultlib.mig_7series_v4_2_mem_intfc(PAYLO...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_cmd(ADDR_WID...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_wr_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_rd_data(APP_...
Compiling module xil_defaultlib.mig_7series_v4_2_ui_top(APP_DATA...
Compiling module xil_defaultlib.mig_7series_v4_2_memc_ui_top_std...
Compiling module xil_defaultlib.DDR3MIG_mig_default
Compiling module xil_defaultlib.DDR3MIG
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3cmdfifo
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.ddr3writedonequeue
Compiling module xil_defaultlib.ddr3readdonequeue
Compiling module xil_defaultlib.ddr3controller
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.switchfifo
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.SPIFIFO
Compiling architecture rtl of entity xil_defaultlib.SPI_MASTER [spi_master_default]
Compiling module xil_defaultlib.BaudTickGen_default
Compiling module xil_defaultlib.async_transmitter
Compiling module xil_defaultlib.uartfifo
Compiling module xil_defaultlib.BaudTickGen(Oversampling=8)
Compiling module xil_defaultlib.async_receiver_default
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.sysmem
Compiling module xil_defaultlib.gpuregisterfile
Compiling module xil_defaultlib.GPU
Compiling module xil_defaultlib.gpufifo
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.VideoMemSlice
Compiling module xil_defaultlib.VideoControllerGen_default
Compiling architecture vgatimer_a of entity xil_defaultlib.vgatimer [vgatimer_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_sync_stag...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_a...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.DomainCrossSignalFifo
Compiling module xil_defaultlib.devicerouter
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.registerfile
Compiling module xil_defaultlib.floatregisterfile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.branchALU
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=8,bi_width=3...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=33,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_optimize_go...]
Compiling architecture mul_ss_arch of entity xil_defaultlib.mul_SS [mul_ss_default]
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.DIV
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_fma_specialcase [\flt_fma_specialcase(c_xdevicefa...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_mul [\flt_fma_mul(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=47,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=47)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ge [\compare_ge(c_xdevicefamily="art...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=50)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=49,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=50,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_alignment [\flt_fma_alignment(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=49)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.addsub_logic [\addsub_logic(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_addsub [\flt_fma_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_align_add [\flt_fma_align_add(c_xdevicefami...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture rtl of entity floating_point_v7_1_11.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=51)\]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=51,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_round_bit [\flt_fma_round_bit(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_renorm_and_round_logic [\flt_fma_renorm_and_round_logic(...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_norm_logic [\flt_fma_norm_logic(c_xdevicefam...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_w=57,a_fw=48)(...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(a_w=57,a_ew...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add_exp [\flt_fma_add_exp(c_xdevicefamily...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add_logic [\flt_fma_add_logic(c_xdevicefami...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma_add [\flt_fma_add(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma [\flt_fma(c_xdevicefamily="artix7...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_madd
Compiling architecture rtl of entity floating_point_v7_1_11.flt_fma [\flt_fma(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_msub
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_11.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_11.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=48)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=35)\]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_11.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_add
Compiling architecture rtl of entity floating_point_v7_1_11.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_sub
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="artix7",c...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.hybrid [\hybrid(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_mul
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=26)\]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div_mant [\flt_div_mant(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=10,length=2,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=25,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=26,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=24)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=24,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=3,length=23,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=4,length=24,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(length=23,fast_input=true...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_div [\flt_div(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_div
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_i2f
Compiling architecture rtl of entity floating_point_v7_1_11.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_11.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_11.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_11.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_ui2f
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_11.delay_s [\delay_s(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_11.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=34)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_f2i
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=5,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=7,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=6)\]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=11,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=12,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=14,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=16,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=15)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=17)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=20,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=19)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=22,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=24,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=21)\]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=27,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=29,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_11.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=8,length=27,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_11.delay [\delay(width=2,length=25,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_11.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_11.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture virtex of entity floating_point_v7_1_11.flt_sqrt [\flt_sqrt(c_xdevicefamily="artix...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_sqrt
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_11.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_11.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_11.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_eq
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_lt
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11_viv [\floating_point_v7_1_11_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_11.floating_point_v7_1_11 [\floating_point_v7_1_11(c_xdevic...]
Compiling module xil_defaultlib.fp_le
Compiling module xil_defaultlib.riscvcpu
Compiling module xil_defaultlib.nekotop
Compiling module xil_defaultlib.glbl
Built simulation snapshot nekotop_behav
run_program: Time (s): cpu = 00:01:45 ; elapsed = 00:00:33 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 8828 ; free virtual = 69211
INFO: [USF-XSim-69] 'elaborate' step finished in '33' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/engin/nekoichiarticle/part16/nekoichi.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "nekotop_behav -key {Behavioral:sim_1:Functional:nekotop} -tclbatch {nekotop.tcl} -view {/home/engin/nekoichiarticle/part16/nekoichi.srcs/sim_1/imports/part16/nekotop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.2.2
Time resolution is 1 fs
open_wave_config /home/engin/nekoichiarticle/part16/nekoichi.srcs/sim_1/imports/part16/nekotop_behav.wcfg
source nekotop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: file design.txt could not be opened
 *** Warning: The analog data file design.txt for XADC instance nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.\temp_mon_enabled.u_tempmon .\xadc_supplied_temperature.XADC_inst  was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.

############# Write Clocks PLLE2_ADV Parameters #############

nCK_PER_CLK      =       4
CLK_PERIOD       =    6000
CLKIN1_PERIOD    =   6.000
DIVCLK_DIVIDE    =       1
CLKFBOUT_MULT    =       8
VCO_PERIOD       =   750.0
CLKOUT0_DIVIDE_F =       2
CLKOUT1_DIVIDE   =       4
CLKOUT2_DIVIDE   =      64
CLKOUT3_DIVIDE   =      16
CLKOUT0_PERIOD   =    1500
CLKOUT1_PERIOD   =    3000
CLKOUT2_PERIOD   =   48000
CLKOUT3_PERIOD   =   12000
CLKOUT4_PERIOD   =    6000
############################################################

############# MMCME2_ADV Parameters #############

MMCM_MULT_F           =           8
MMCM_VCO_FREQ (MHz)   = 666.000
MMCM_VCO_PERIOD       = 1501.502
#################################################

nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = 0 DATA_CTL_B0 = c DATA_CTL_B1 = 0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           4 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           0
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           1
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1500.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 3000 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 11.72 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 1 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 1557.90 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 874.70 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 567.40 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1442.10 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 2145.22 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 0 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 849.45 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 738.28 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 96.00 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 8 
nekotop.mydevicetree.ddr3memory.SlowRAM.u_DDR3MIG_mig.u_memc_ui_top_std.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 111 
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module nekotop.mydevicetree.FastRAM.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitA.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[0].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[1].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[2].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[3].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[4].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[5].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[6].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[7].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[8].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[9].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[10].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module nekotop.mydevicetree.VideoUnitB.\vram_slices[11].vramslice_inst .inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 0ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
INFO: [USF-XSim-96] XSim completed. Design snapshot 'nekotop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:53 ; elapsed = 00:00:41 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 8721 ; free virtual = 69103
add_force {/nekotop/RST_I} -radix hex {0 0ns}
add_force {/nekotop/CLK_I} -radix hex {0 0ns} {1 5000000fs} -repeat_every 10000000fs
run all
WARNING: 16905ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 17155ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 17405ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 17655ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 17905ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 18155ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 18405ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 18655ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 18905ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 19155ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 19405ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 19655ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 19905ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 20155ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 20405ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 20655ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 20905ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 21155ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 21405ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 21655ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 21905ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
PHY_INIT: Memory Initialization completed at          22019100000
WARNING: 22155ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 22405ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 22655ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 22905ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 23155ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 23405ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 23655ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 23905ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 24155ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 24405ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 24655ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 24905ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 25155ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 25405ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 25655ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 25905ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 26155ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 26405ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 26655ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 26905ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 27155ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 27405ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 27655ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 27905ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 28155ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 28405ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 28655ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 28905ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 29155ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 29405ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 29655ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 29905ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 30155ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 30405ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 30655ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 30905ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 31155ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 31405ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 31655ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 31905ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 32155ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 32405ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 33035ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 33325ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 33415ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 35105ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 35235ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
WARNING: 35325ns : none of the conditions were true for unique case from File:/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/devicerouter.sv:704
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:30 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 8718 ; free virtual = 69100
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/audiofifo/audiofifo.xci' is already up-to-date
[Thu Jun 24 06:05:38 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
[Thu Jun 24 06:05:38 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.FILES [list "/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a100t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a100t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
Mfg ID : 1   Memory Type : 20   Memory Capacity : 18   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:05 ; elapsed = 00:01:23 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 9237 ; free virtual = 69206
endgroup
close_hw_manager
archive_project /home/engin/nekoichiarticle/nekoichi.xpr.zip -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-1941914-encilinux' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/engin/StorageA/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [IP_Flow 19-7005] Skipping external file /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/BIOS.coe
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'peripheralclock_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'uartfifo_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'gpufifo_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'DomainCrossSignalFifo_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mul_SS_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_madd_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_msub_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_add_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_sub_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_mul_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_div_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_i2f_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_ui2f_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_f2i_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_sqrt_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_eq_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_lt_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_le_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'videoclocks_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SPIFIFO_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'switchfifo_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ddr3writedonequeue_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ddr3cmdfifo_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'DDR3MIG_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'audioclocks_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ddr3readdonequeue_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'clockgen_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'peripheralclock_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'uartfifo_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'gpufifo_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'DomainCrossSignalFifo_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mul_SS_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_madd_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_msub_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_add_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_sub_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_mul_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_div_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_i2f_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_ui2f_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_f2i_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_sqrt_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_eq_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_lt_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_le_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'videoclocks_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SPIFIFO_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'switchfifo_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ddr3writedonequeue_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ddr3cmdfifo_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'DDR3MIG_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'audioclocks_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ddr3readdonequeue_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'clockgen_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'DDR3MIG'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'DDR3MIG'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'DomainCrossSignalFifo'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'DomainCrossSignalFifo'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'SPIFIFO'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'SPIFIFO'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'audioclocks'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'audioclocks'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'clockgen'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'clockgen'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ddr3cmdfifo'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ddr3cmdfifo'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ddr3readdonequeue'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ddr3readdonequeue'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ddr3writedonequeue'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ddr3writedonequeue'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_add'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_add'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_div'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_div'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_eq'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_eq'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_f2i'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_f2i'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_i2f'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_i2f'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_le'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_le'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_lt'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_lt'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_madd'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_madd'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_msub'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_msub'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_mul'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_mul'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_sqrt'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_sqrt'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_sub'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_sub'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_ui2f'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_ui2f'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'gpufifo'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'gpufifo'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mul_SS'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mul_SS'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'peripheralclock'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'peripheralclock'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'switchfifo'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'switchfifo'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'uartfifo'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'uartfifo'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'videoclocks'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'videoclocks'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/engin/nekoichiarticle/nekoichi.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 9214 ; free virtual = 69172
archive_project /home/engin/nekoichiarticle/nekoichi.xpr.zip -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-1941914-encilinux' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/engin/StorageA/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [IP_Flow 19-7005] Skipping external file /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/BIOS.coe
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'peripheralclock_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'uartfifo_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'gpufifo_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'DomainCrossSignalFifo_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mul_SS_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_madd_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_msub_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_add_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_sub_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_mul_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_div_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_i2f_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_ui2f_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_f2i_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_sqrt_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_eq_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_lt_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_le_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'videoclocks_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SPIFIFO_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'switchfifo_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ddr3writedonequeue_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ddr3cmdfifo_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'DDR3MIG_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'audioclocks_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ddr3readdonequeue_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'clockgen_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'peripheralclock_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'uartfifo_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'gpufifo_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'DomainCrossSignalFifo_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mul_SS_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_madd_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_msub_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_add_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_sub_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_mul_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_div_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_i2f_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_ui2f_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_f2i_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_sqrt_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_eq_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_lt_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_le_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'videoclocks_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SPIFIFO_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'switchfifo_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ddr3writedonequeue_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ddr3cmdfifo_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'DDR3MIG_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'audioclocks_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ddr3readdonequeue_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'clockgen_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'DDR3MIG'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'DDR3MIG'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'DomainCrossSignalFifo'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'DomainCrossSignalFifo'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'SPIFIFO'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'SPIFIFO'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'audioclocks'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'audioclocks'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'clockgen'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'clockgen'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ddr3cmdfifo'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ddr3cmdfifo'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ddr3readdonequeue'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ddr3readdonequeue'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ddr3writedonequeue'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ddr3writedonequeue'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_add'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_add'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_div'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_div'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_eq'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_eq'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_f2i'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_f2i'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_i2f'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_i2f'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_le'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_le'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_lt'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_lt'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_madd'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_madd'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_msub'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_msub'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_mul'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_mul'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_sqrt'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_sqrt'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_sub'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_sub'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_ui2f'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_ui2f'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'gpufifo'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'gpufifo'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mul_SS'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mul_SS'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'peripheralclock'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'peripheralclock'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'switchfifo'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'switchfifo'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'uartfifo'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'uartfifo'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'videoclocks'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'videoclocks'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/engin/nekoichiarticle/nekoichi.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:24 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 8886 ; free virtual = 69080
close_project
open_project /home/engin/nekoichiarticle/part16/nekoichi.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/engin/StorageA/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/audiofifo/audiofifo.xci' is already up-to-date
[Thu Jun 24 23:02:52 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
[Thu Jun 24 23:02:52 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.FILES [list "/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a100t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a100t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
Mfg ID : 1   Memory Type : 20   Memory Capacity : 18   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:05 ; elapsed = 00:01:23 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 8772 ; free virtual = 69387
endgroup
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
close_hw_manager
archive_project /home/engin/nekoichiarticle/nekoichi.xpr.zip -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-1941914-encilinux' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/engin/StorageA/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [IP_Flow 19-7005] Skipping external file /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/BIOS.coe
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'peripheralclock_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'uartfifo_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'gpufifo_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'DomainCrossSignalFifo_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mul_SS_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_madd_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_msub_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_add_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_sub_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_mul_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_div_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_i2f_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_ui2f_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_f2i_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_sqrt_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_eq_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_lt_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_le_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'videoclocks_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SPIFIFO_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'switchfifo_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ddr3writedonequeue_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ddr3cmdfifo_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'DDR3MIG_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'audioclocks_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ddr3readdonequeue_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'clockgen_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'peripheralclock_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'uartfifo_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'gpufifo_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'DomainCrossSignalFifo_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mul_SS_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_madd_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_msub_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_add_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_sub_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_mul_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_div_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_i2f_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_ui2f_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_f2i_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_sqrt_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_eq_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_lt_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_le_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'videoclocks_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SPIFIFO_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'switchfifo_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ddr3writedonequeue_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ddr3cmdfifo_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'DDR3MIG_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'audioclocks_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ddr3readdonequeue_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'clockgen_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'DDR3MIG'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'DDR3MIG'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'DomainCrossSignalFifo'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'DomainCrossSignalFifo'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'SPIFIFO'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'SPIFIFO'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'audioclocks'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'audioclocks'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'clockgen'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'clockgen'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ddr3cmdfifo'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ddr3cmdfifo'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ddr3readdonequeue'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ddr3readdonequeue'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ddr3writedonequeue'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ddr3writedonequeue'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_add'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_add'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_div'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_div'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_eq'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_eq'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_f2i'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_f2i'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_i2f'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_i2f'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_le'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_le'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_lt'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_lt'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_madd'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_madd'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_msub'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_msub'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_mul'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_mul'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_sqrt'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_sqrt'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_sub'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_sub'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_ui2f'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_ui2f'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'gpufifo'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'gpufifo'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mul_SS'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mul_SS'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'peripheralclock'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'peripheralclock'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'switchfifo'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'switchfifo'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'uartfifo'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'uartfifo'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'videoclocks'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'videoclocks'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/engin/nekoichiarticle/nekoichi.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 8577 ; free virtual = 69184
reset_run synth_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {120} CONFIG.MMCM_CLKFBOUT_MULT_F {10.500} CONFIG.MMCM_CLKOUT0_DIVIDE_F {8.750} CONFIG.MMCM_CLKOUT1_DIVIDE {105} CONFIG.CLKOUT1_JITTER {121.716} CONFIG.CLKOUT1_PHASE_ERROR {94.994} CONFIG.CLKOUT2_JITTER {202.666} CONFIG.CLKOUT2_PHASE_ERROR {94.994}] [get_ips clockgen]
generate_target all [get_files  /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clockgen'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clockgen'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clockgen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clockgen'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clockgen'...
catch { config_ip_cache -export [get_ips -all clockgen] }
export_ip_user_files -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci] -no_script -sync -force -quiet
reset_run clockgen_synth_1
launch_runs clockgen_synth_1 -jobs 16
[Fri Jun 25 01:07:36 2021] Launched clockgen_synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/clockgen_synth_1/runme.log
export_simulation -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci] -directory /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/sim_scripts -ip_user_files_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files -ipstatic_source_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/modelsim} {questa=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/questa} {ies=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/ies} {xcelium=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/xcelium} {vcs=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/vcs} {riviera=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/audiofifo/audiofifo.xci' is already up-to-date
[Fri Jun 25 01:25:08 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
[Fri Jun 25 01:25:08 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {100} CONFIG.MMCM_CLKFBOUT_MULT_F {11.500} CONFIG.MMCM_CLKOUT0_DIVIDE_F {11.500} CONFIG.MMCM_CLKOUT1_DIVIDE {115} CONFIG.CLKOUT1_JITTER {119.372} CONFIG.CLKOUT1_PHASE_ERROR {89.598} CONFIG.CLKOUT2_JITTER {193.419} CONFIG.CLKOUT2_PHASE_ERROR {89.598}] [get_ips clockgen]
generate_target all [get_files  /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clockgen'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clockgen'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clockgen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clockgen'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clockgen'...
catch { config_ip_cache -export [get_ips -all clockgen] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP clockgen, cache-ID = bdc2223348ee572c; cache size = 47.631 MB.
catch { [ delete_ip_run [get_ips -all clockgen] ] }
INFO: [Project 1-386] Moving file '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' from fileset 'clockgen' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci'
export_simulation -of_objects [get_files /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci] -directory /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/sim_scripts -ip_user_files_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files -ipstatic_source_dir /home/engin/nekoichiarticle/part16/nekoichi.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/modelsim} {questa=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/questa} {ies=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/ies} {xcelium=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/xcelium} {vcs=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/vcs} {riviera=/home/engin/nekoichiarticle/part16/nekoichi.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/audiofifo/audiofifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Fri Jun 25 01:44:33 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
[Fri Jun 25 01:44:33 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.FILES [list "/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a100t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a100t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
Mfg ID : 1   Memory Type : 20   Memory Capacity : 18   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:05 ; elapsed = 00:01:23 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 8346 ; free virtual = 69149
endgroup
close_hw_manager
archive_project /home/engin/nekoichiarticle/nekoichi.xpr.zip -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-1941914-encilinux' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/engin/StorageA/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [IP_Flow 19-7005] Skipping external file /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/BIOS.coe
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'peripheralclock_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'uartfifo_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'gpufifo_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'DomainCrossSignalFifo_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mul_SS_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_madd_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_msub_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_add_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_sub_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_mul_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_div_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_i2f_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_ui2f_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_f2i_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_sqrt_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_eq_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_lt_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_le_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'videoclocks_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SPIFIFO_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'switchfifo_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ddr3writedonequeue_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ddr3cmdfifo_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'DDR3MIG_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'audioclocks_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ddr3readdonequeue_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'peripheralclock_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'uartfifo_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'gpufifo_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'DomainCrossSignalFifo_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mul_SS_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_madd_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_msub_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_add_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_sub_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_mul_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_div_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_i2f_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_ui2f_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_f2i_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_sqrt_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_eq_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_lt_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_le_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'videoclocks_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SPIFIFO_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'switchfifo_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ddr3writedonequeue_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ddr3cmdfifo_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'DDR3MIG_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'audioclocks_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ddr3readdonequeue_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'DDR3MIG'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'DDR3MIG'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'DomainCrossSignalFifo'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'DomainCrossSignalFifo'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'SPIFIFO'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'SPIFIFO'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'audioclocks'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'audioclocks'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ddr3cmdfifo'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ddr3cmdfifo'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ddr3readdonequeue'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ddr3readdonequeue'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ddr3writedonequeue'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ddr3writedonequeue'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_add'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_add'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_div'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_div'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_eq'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_eq'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_f2i'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_f2i'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_i2f'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_i2f'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_le'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_le'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_lt'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_lt'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_madd'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_madd'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_msub'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_msub'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_mul'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_mul'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_sqrt'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_sqrt'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_sub'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_sub'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_ui2f'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_ui2f'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'gpufifo'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'gpufifo'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mul_SS'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mul_SS'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'peripheralclock'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'peripheralclock'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'switchfifo'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'switchfifo'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'uartfifo'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'uartfifo'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'videoclocks'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'videoclocks'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/engin/nekoichiarticle/nekoichi.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 8317 ; free virtual = 69084
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/audiofifo/audiofifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Fri Jun 25 02:06:51 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
[Fri Jun 25 02:06:51 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.FILES [list "/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a100t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a100t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
Mfg ID : 1   Memory Type : 20   Memory Capacity : 18   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:05 ; elapsed = 00:01:23 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 8282 ; free virtual = 69111
endgroup
close_hw_manager
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.42 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 8216 ; free virtual = 69040
INFO: [Netlist 29-17] Analyzing 1898 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 8008 ; free virtual = 68832
Restored from archive | CPU: 1.390000 secs | Memory: 34.854309 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 8008 ; free virtual = 68832
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 8010 ; free virtual = 68834
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 208 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 140 instances
  RAM64M => RAM64M (RAMD64E(x4)): 44 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances
  SRLC32E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 7956 ; free virtual = 68742
open_report: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 7903 ; free virtual = 68688
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_design
archive_project /home/engin/nekoichiarticle/nekoichi.xpr.zip -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-1941914-encilinux' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/engin/StorageA/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [IP_Flow 19-7005] Skipping external file /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/BIOS.coe
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'peripheralclock_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'uartfifo_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'gpufifo_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'DomainCrossSignalFifo_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mul_SS_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_madd_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_msub_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_add_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_sub_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_mul_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_div_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_i2f_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_ui2f_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_f2i_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_sqrt_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_eq_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_lt_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_le_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'videoclocks_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SPIFIFO_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'switchfifo_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ddr3writedonequeue_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ddr3cmdfifo_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'DDR3MIG_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'audioclocks_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ddr3readdonequeue_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'peripheralclock_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'uartfifo_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'gpufifo_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'DomainCrossSignalFifo_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mul_SS_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_madd_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_msub_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_add_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_sub_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_mul_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_div_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_i2f_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_ui2f_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_f2i_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_sqrt_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_eq_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_lt_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_le_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'videoclocks_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SPIFIFO_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'switchfifo_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ddr3writedonequeue_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ddr3cmdfifo_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'DDR3MIG_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'audioclocks_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ddr3readdonequeue_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'DDR3MIG'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'DDR3MIG'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'DomainCrossSignalFifo'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'DomainCrossSignalFifo'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'SPIFIFO'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'SPIFIFO'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'audioclocks'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'audioclocks'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ddr3cmdfifo'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ddr3cmdfifo'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ddr3readdonequeue'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ddr3readdonequeue'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ddr3writedonequeue'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ddr3writedonequeue'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_add'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_add'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_div'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_div'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_eq'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_eq'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_f2i'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_f2i'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_i2f'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_i2f'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_le'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_le'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_lt'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_lt'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_madd'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_madd'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_msub'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_msub'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_mul'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_mul'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_sqrt'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_sqrt'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_sub'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_sub'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_ui2f'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_ui2f'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'gpufifo'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'gpufifo'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mul_SS'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mul_SS'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'peripheralclock'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'peripheralclock'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'switchfifo'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'switchfifo'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'uartfifo'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'uartfifo'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'videoclocks'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'videoclocks'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/home/engin/nekoichiarticle/nekoichi.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 8186 ; free virtual = 68972
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audioclocks/audioclocks.dcp' for cell 'AudioClockGen'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/videoclocks/videoclocks.dcp' for cell 'VideoClockGen'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/clockgen/clockgen.dcp' for cell 'myclock'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/peripheralclock/peripheralclock.dcp' for cell 'myotherclock'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_add/fp_add.dcp' for cell 'mycpu/floatadd'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_div/fp_div.dcp' for cell 'mycpu/floatdiv'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_eq/fp_eq.dcp' for cell 'mycpu/floateq'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_f2i/fp_f2i.dcp' for cell 'mycpu/floatf2i'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_madd/fp_madd.dcp' for cell 'mycpu/floatfmadd'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_msub/fp_msub.dcp' for cell 'mycpu/floatfmsub'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_i2f/fp_i2f.dcp' for cell 'mycpu/floati2f'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_le/fp_le.dcp' for cell 'mycpu/floatle'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_lt/fp_lt.dcp' for cell 'mycpu/floatlt'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_mul/fp_mul.dcp' for cell 'mycpu/floatmul'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_sqrt/fp_sqrt.dcp' for cell 'mycpu/floatsqrt'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_sub/fp_sub.dcp' for cell 'mycpu/floatsub'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/fp_ui2f/fp_ui2f.dcp' for cell 'mycpu/floatui2f'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/mul_SS/mul_SS.dcp' for cell 'mycpu/themul/mulsignedsigned'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audiofifo/audiofifo.dcp' for cell 'mydevicetree/AudioBuffer'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/switchfifo/switchfifo.dcp' for cell 'mydevicetree/DeviceSwitshStates'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/gpufifo/gpufifo.dcp' for cell 'mydevicetree/GPUCommands'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DomainCrossSignalFifo/DomainCrossSignalFifo.dcp' for cell 'mydevicetree/GPUVGAVSyncQueue'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/SPIFIFO/SPIFIFO.dcp' for cell 'mydevicetree/SDCardReadFifo'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/uartfifo/uartfifo.dcp' for cell 'mydevicetree/UART_in_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3cmdfifo/ddr3cmdfifo.dcp' for cell 'mydevicetree/ddr3memory/DDR3Cmd'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3readdonequeue/ddr3readdonequeue.dcp' for cell 'mydevicetree/ddr3memory/DDR3ReadDone'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3writedonequeue/ddr3writedonequeue.dcp' for cell 'mydevicetree/ddr3memory/DDR3WriteDone'
INFO: [Project 1-454] Reading design checkpoint '/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG.dcp' for cell 'mydevicetree/ddr3memory/SlowRAM'
Netlist sorting complete. Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.46 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 8102 ; free virtual = 68883
INFO: [Netlist 29-17] Analyzing 1913 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/videoclocks/videoclocks.xdc] for cell 'VideoClockGen/inst'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/videoclocks/videoclocks.xdc] for cell 'VideoClockGen/inst'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3readdonequeue/ddr3readdonequeue.xdc] for cell 'mydevicetree/ddr3memory/DDR3ReadDone/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3readdonequeue/ddr3readdonequeue.xdc] for cell 'mydevicetree/ddr3memory/DDR3ReadDone/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audioclocks/audioclocks.xdc] for cell 'AudioClockGen/inst'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audioclocks/audioclocks.xdc] for cell 'AudioClockGen/inst'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audioclocks/audioclocks_board.xdc] for cell 'AudioClockGen/inst'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audioclocks/audioclocks_board.xdc] for cell 'AudioClockGen/inst'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/constraints/DDR3MIG.xdc] for cell 'mydevicetree/ddr3memory/SlowRAM'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DDR3MIG/DDR3MIG/user_design/constraints/DDR3MIG.xdc] for cell 'mydevicetree/ddr3memory/SlowRAM'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3cmdfifo/ddr3cmdfifo.xdc] for cell 'mydevicetree/ddr3memory/DDR3Cmd/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3cmdfifo/ddr3cmdfifo.xdc] for cell 'mydevicetree/ddr3memory/DDR3Cmd/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3writedonequeue/ddr3writedonequeue.xdc] for cell 'mydevicetree/ddr3memory/DDR3WriteDone/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3writedonequeue/ddr3writedonequeue.xdc] for cell 'mydevicetree/ddr3memory/DDR3WriteDone/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/switchfifo/switchfifo.xdc] for cell 'mydevicetree/DeviceSwitshStates/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/switchfifo/switchfifo.xdc] for cell 'mydevicetree/DeviceSwitshStates/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/SPIFIFO/SPIFIFO.xdc] for cell 'mydevicetree/SDCardReadFifo/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/SPIFIFO/SPIFIFO.xdc] for cell 'mydevicetree/SDCardReadFifo/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/SPIFIFO/SPIFIFO.xdc] for cell 'mydevicetree/SDCardWriteFifo/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/SPIFIFO/SPIFIFO.xdc] for cell 'mydevicetree/SDCardWriteFifo/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audiofifo/audiofifo.xdc] for cell 'mydevicetree/AudioBuffer/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audiofifo/audiofifo.xdc] for cell 'mydevicetree/AudioBuffer/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/videoclocks/videoclocks_board.xdc] for cell 'VideoClockGen/inst'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/videoclocks/videoclocks_board.xdc] for cell 'VideoClockGen/inst'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DomainCrossSignalFifo/DomainCrossSignalFifo.xdc] for cell 'mydevicetree/GPUVGAVSyncQueue/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DomainCrossSignalFifo/DomainCrossSignalFifo.xdc] for cell 'mydevicetree/GPUVGAVSyncQueue/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/gpufifo/gpufifo.xdc] for cell 'mydevicetree/GPUCommands/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/gpufifo/gpufifo.xdc] for cell 'mydevicetree/GPUCommands/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/uartfifo/uartfifo.xdc] for cell 'mydevicetree/UART_in_fifo/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/uartfifo/uartfifo.xdc] for cell 'mydevicetree/UART_in_fifo/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/uartfifo/uartfifo.xdc] for cell 'mydevicetree/UART_out_fifo/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/uartfifo/uartfifo.xdc] for cell 'mydevicetree/UART_out_fifo/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/peripheralclock/peripheralclock.xdc] for cell 'myotherclock/inst'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/peripheralclock/peripheralclock.xdc] for cell 'myotherclock/inst'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/peripheralclock/peripheralclock_board.xdc] for cell 'myotherclock/inst'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/peripheralclock/peripheralclock_board.xdc] for cell 'myotherclock/inst'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/clockgen/clockgen.xdc] for cell 'myclock/inst'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/clockgen/clockgen.xdc] for cell 'myclock/inst'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/clockgen/clockgen_board.xdc] for cell 'myclock/inst'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/clockgen/clockgen_board.xdc] for cell 'myclock/inst'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.srcs/constrs_1/new/a7const.xdc]
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.srcs/constrs_1/new/a7const.xdc]
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audiofifo/audiofifo_clocks.xdc] for cell 'mydevicetree/AudioBuffer/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/audiofifo/audiofifo_clocks.xdc] for cell 'mydevicetree/AudioBuffer/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/uartfifo/uartfifo_clocks.xdc] for cell 'mydevicetree/UART_in_fifo/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/uartfifo/uartfifo_clocks.xdc] for cell 'mydevicetree/UART_in_fifo/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/uartfifo/uartfifo_clocks.xdc] for cell 'mydevicetree/UART_out_fifo/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/uartfifo/uartfifo_clocks.xdc] for cell 'mydevicetree/UART_out_fifo/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/gpufifo/gpufifo_clocks.xdc] for cell 'mydevicetree/GPUCommands/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/gpufifo/gpufifo_clocks.xdc] for cell 'mydevicetree/GPUCommands/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DomainCrossSignalFifo/DomainCrossSignalFifo_clocks.xdc] for cell 'mydevicetree/GPUVGAVSyncQueue/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/DomainCrossSignalFifo/DomainCrossSignalFifo_clocks.xdc] for cell 'mydevicetree/GPUVGAVSyncQueue/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/SPIFIFO/SPIFIFO_clocks.xdc] for cell 'mydevicetree/SDCardReadFifo/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/SPIFIFO/SPIFIFO_clocks.xdc] for cell 'mydevicetree/SDCardReadFifo/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/SPIFIFO/SPIFIFO_clocks.xdc] for cell 'mydevicetree/SDCardWriteFifo/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/SPIFIFO/SPIFIFO_clocks.xdc] for cell 'mydevicetree/SDCardWriteFifo/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/switchfifo/switchfifo_clocks.xdc] for cell 'mydevicetree/DeviceSwitshStates/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/switchfifo/switchfifo_clocks.xdc] for cell 'mydevicetree/DeviceSwitshStates/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3writedonequeue/ddr3writedonequeue_clocks.xdc] for cell 'mydevicetree/ddr3memory/DDR3WriteDone/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3writedonequeue/ddr3writedonequeue_clocks.xdc] for cell 'mydevicetree/ddr3memory/DDR3WriteDone/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3cmdfifo/ddr3cmdfifo_clocks.xdc] for cell 'mydevicetree/ddr3memory/DDR3Cmd/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3cmdfifo/ddr3cmdfifo_clocks.xdc] for cell 'mydevicetree/ddr3memory/DDR3Cmd/U0'
Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3readdonequeue/ddr3readdonequeue_clocks.xdc] for cell 'mydevicetree/ddr3memory/DDR3ReadDone/U0'
Finished Parsing XDC File [/home/engin/nekoichiarticle/part16/nekoichi.gen/sources_1/ip/ddr3readdonequeue/ddr3readdonequeue_clocks.xdc] for cell 'mydevicetree/ddr3memory/DDR3ReadDone/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mydevicetree/SDCardReadFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/media/engin/StorageA/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mydevicetree/SDCardWriteFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/media/engin/StorageA/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mydevicetree/SDCardReadFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/media/engin/StorageA/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mydevicetree/SDCardWriteFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/media/engin/StorageA/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mydevicetree/DeviceSwitshStates/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/media/engin/StorageA/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: mydevicetree/DeviceSwitshStates/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/media/engin/StorageA/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1715] 3 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 7982 ; free virtual = 68768
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 207 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 140 instances
  RAM64M => RAM64M (RAMD64E(x4)): 44 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 7910 ; free virtual = 68696
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.44 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 8066 ; free virtual = 68851
INFO: [Netlist 29-17] Analyzing 1898 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 7874 ; free virtual = 68659
Restored from archive | CPU: 1.440000 secs | Memory: 34.855835 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 7874 ; free virtual = 68659
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 7875 ; free virtual = 68660
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 208 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 140 instances
  RAM64M => RAM64M (RAMD64E(x4)): 44 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances
  SRLC32E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 7744 ; free virtual = 68530
open_report: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 7747 ; free virtual = 68532
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/audiofifo/audiofifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Fri Jun 25 02:40:20 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
[Fri Jun 25 02:40:20 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
open_hw_manager
close_hw_manager
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.44 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 7917 ; free virtual = 68731
INFO: [Netlist 29-17] Analyzing 1956 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 7739 ; free virtual = 68549
Restored from archive | CPU: 1.440000 secs | Memory: 34.761406 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 7739 ; free virtual = 68549
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 7740 ; free virtual = 68550
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 208 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 140 instances
  RAM64M => RAM64M (RAMD64E(x4)): 44 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances
  SRLC32E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 7642 ; free virtual = 68452
open_report: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 21062.449 ; gain = 0.000 ; free physical = 7568 ; free virtual = 68389
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/audiofifo/audiofifo.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/ip/clockgen/clockgen.xci' is already up-to-date
[Fri Jun 25 02:57:08 2021] Launched synth_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/synth_1/runme.log
[Fri Jun 25 02:57:08 2021] Launched impl_1...
Run output will be captured here: /home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/engin/nekoichiarticle/part16/nekoichi.runs/impl_1/nekotop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
archive_project /home/engin/nekoichiarticle/nekoichi.xpr.zip -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-1941914-encilinux' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/engin/StorageA/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [IP_Flow 19-7005] Skipping external file /home/engin/nekoichiarticle/part16/nekoichi.srcs/sources_1/new/BIOS.coe
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'peripheralclock_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'uartfifo_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'gpufifo_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'DomainCrossSignalFifo_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mul_SS_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_madd_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_msub_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_add_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_sub_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_mul_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_div_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_i2f_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_ui2f_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_f2i_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_sqrt_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_eq_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_lt_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_le_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'videoclocks_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SPIFIFO_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'switchfifo_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ddr3writedonequeue_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ddr3cmdfifo_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'DDR3MIG_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'audioclocks_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ddr3readdonequeue_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'peripheralclock_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'uartfifo_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'gpufifo_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'DomainCrossSignalFifo_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mul_SS_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_madd_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_msub_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_add_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_sub_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_mul_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_div_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_i2f_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_ui2f_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_f2i_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_sqrt_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_eq_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_lt_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_le_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'videoclocks_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SPIFIFO_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'switchfifo_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ddr3writedonequeue_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ddr3cmdfifo_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'DDR3MIG_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'audioclocks_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ddr3readdonequeue_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'DDR3MIG'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'DDR3MIG'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'DomainCrossSignalFifo'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'DomainCrossSignalFifo'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'SPIFIFO'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'SPIFIFO'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'audioclocks'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'audioclocks'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ddr3cmdfifo'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ddr3cmdfifo'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ddr3readdonequeue'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ddr3readdonequeue'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ddr3writedonequeue'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ddr3writedonequeue'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_add'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_add'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_div'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_div'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_eq'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_eq'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_f2i'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_f2i'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_i2f'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_i2f'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_le'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_le'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_lt'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_lt'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_madd'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_madd'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_msub'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_msub'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_mul'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_mul'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_sqrt'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_sqrt'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_sub'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_sub'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_ui2f'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_ui2f'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'gpufifo'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'gpufifo'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mul_SS'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mul_SS'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'peripheralclock'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'peripheralclock'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'switchfifo'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'switchfifo'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'uartfifo'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'uartfifo'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'videoclocks'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'videoclocks'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
