#-----------------------------------------------------------
#              MIG-TA1                                     -
#-----------------------------------------------------------

# {ta1_eb1_CLK_IN_P}
set_property PACKAGE_PIN AR48 [get_ports {c0_sys_clk_p}]
# {ta1_eb1_CLK_IN_N}
set_property PACKAGE_PIN AT48 [get_ports {c0_sys_clk_n}]
# {ta1_eb1_DDR4_ACT_N}
set_property PACKAGE_PIN AR43 [get_ports {c0_ddr4_act_n}]
# {ta1_eb1_DDR4_A0}
set_property  PACKAGE_PIN AU52 [get_ports {c0_ddr4_adr[0]}]
# {ta1_eb1_DDR4_A1}
set_property  PACKAGE_PIN AV52 [get_ports {c0_ddr4_adr[1]}]
# {ta1_eb1_DDR4_A2}
set_property  PACKAGE_PIN AV53 [get_ports {c0_ddr4_adr[2]}]
# {ta1_eb1_DDR4_A3}
set_property  PACKAGE_PIN AV54 [get_ports {c0_ddr4_adr[3]}]
# {ta1_eb1_DDR4_A4}
set_property  PACKAGE_PIN AR53 [get_ports {c0_ddr4_adr[4]}]
# {ta1_eb1_DDR4_A5}
set_property  PACKAGE_PIN AT53 [get_ports {c0_ddr4_adr[5]}]
# {ta1_eb1_DDR4_A6}
set_property  PACKAGE_PIN AP53 [get_ports {c0_ddr4_adr[6]}]
# {ta1_eb1_DDR4_A7}
set_property  PACKAGE_PIN AP54 [get_ports {c0_ddr4_adr[7]}]
# {ta1_eb1_DDR4_A8}
set_property  PACKAGE_PIN AR52 [get_ports {c0_ddr4_adr[8]}]
# {ta1_eb1_DDR4_A9}
set_property  PACKAGE_PIN AT52 [get_ports {c0_ddr4_adr[9]}]
# {ta1_eb1_DDR4_A10_AP}
set_property  PACKAGE_PIN AP49 [get_ports {c0_ddr4_adr[10]}]
# {ta1_eb1_DDR4_A11}
set_property  PACKAGE_PIN AP50 [get_ports {c0_ddr4_adr[11]}]
# {ta1_eb1_DDR4_A12_BC_N}
set_property  PACKAGE_PIN AT50 [get_ports {c0_ddr4_adr[12]}]
# {ta1_eb1_DDR4_A13}
set_property  PACKAGE_PIN AU50 [get_ports {c0_ddr4_adr[13]}]
# {ta1_eb1_DDR4_A14_WE_N}
set_property  PACKAGE_PIN AR50 [get_ports {c0_ddr4_adr[14]}]
# {ta1_eb1_DDR4_A15_CAS_N}
set_property  PACKAGE_PIN AR51 [get_ports {c0_ddr4_adr[15]}]
# {ta1_eb1_DDR4_A16_RAS_N}
set_property  PACKAGE_PIN AU51 [get_ports {c0_ddr4_adr[16]}]
# {ta1_eb1_DDR4_BA0}
set_property  PACKAGE_PIN AV51 [get_ports {c0_ddr4_ba[0]}]
# {ta1_eb1_DDR4_BA1}
set_property  PACKAGE_PIN AT49 [get_ports {c0_ddr4_ba[1]}]
# {ta1_eb1_DDR4_BG0}
set_property  PACKAGE_PIN AU49 [get_ports {c0_ddr4_bg[0]}]
# {ta1_eb1_DDR4_BG1}
set_property  PACKAGE_PIN AT43 [get_ports {c0_ddr4_bg[1]}]
# {ta1_eb1_DDR4_CK_C}
set_property  PACKAGE_PIN AU54 [get_ports {c0_ddr4_ck_c[0]}]
# {ta1_eb1_DDR4_CK_T}
set_property  PACKAGE_PIN AT54 [get_ports {c0_ddr4_ck_t[0]}]
# {ta1_eb1_DDR4_CKE}
set_property  PACKAGE_PIN AV49 [get_ports {c0_ddr4_cke[0]}]
# {ta1_eb1_DDR4_C0_CKE1}
set_property  PACKAGE_PIN AP43 [get_ports {c0_ddr4_cke[1]}]
# {ta1_eb1_DDR4_CS_N}
set_property  PACKAGE_PIN AP48 [get_ports {c0_ddr4_cs_n[0]}]
# {ta1_eb1_DDR4_C1_CS1}
set_property  PACKAGE_PIN AN43 [get_ports {c0_ddr4_cs_n[1]}]
# {ta1_eb1_DDR4_DQ00_DM_DBI_N}
set_property  PACKAGE_PIN BC51 [get_ports {c0_ddr4_dm_dbi_n[0]}]
# {ta1_eb1_DDR4_DQ01_DM_DBI_N}
set_property  PACKAGE_PIN BB44 [get_ports {c0_ddr4_dm_dbi_n[1]}]
# {ta1_eb1_DDR4_DQ02_DM_DBI_N}
set_property  PACKAGE_PIN AM51 [get_ports {c0_ddr4_dm_dbi_n[2]}]
# {ta1_eb1_DDR4_DQ03_DM_DBI_N}
set_property  PACKAGE_PIN AM44 [get_ports {c0_ddr4_dm_dbi_n[3]}]
# {ta1_eb1_DDR4_DQ04_DM_DBI_N}
set_property  PACKAGE_PIN AY43 [get_ports {c0_ddr4_dm_dbi_n[4]}]
# {ta1_eb1_DDR4_DQ05_DM_DBI_N}
set_property  PACKAGE_PIN AU46 [get_ports {c0_ddr4_dm_dbi_n[5]}]
# {ta1_eb1_DDR4_DQ06_DM_DBI_N}
set_property  PACKAGE_PIN BB49 [get_ports {c0_ddr4_dm_dbi_n[6]}]
# {ta1_eb1_DDR4_DQ07_DM_DBI_N}
set_property  PACKAGE_PIN AL47 [get_ports {c0_ddr4_dm_dbi_n[7]}]
# {ta1_eb1_DDR4_DQ08_DM_DBI_N}
set_property  PACKAGE_PIN AN52 [get_ports {c0_ddr4_dm_dbi_n[8]}]
# {ta1_eb1_DDR4_DQ00_D0_DX00}
set_property  PACKAGE_PIN BB51 [get_ports {c0_ddr4_dq[0]}]
# {ta1_eb1_DDR4_DQ00_D1_DX01}
set_property  PACKAGE_PIN BB52 [get_ports {c0_ddr4_dq[1]}]
# {ta1_eb1_DDR4_DQ00_D2_DX02}
set_property  PACKAGE_PIN BA54 [get_ports {c0_ddr4_dq[2]}]
# {ta1_eb1_DDR4_DQ00_D3_DX03}
set_property  PACKAGE_PIN BB54 [get_ports {c0_ddr4_dq[3]}]
# {ta1_eb1_DDR4_DQ00_D4_DX04}
set_property  PACKAGE_PIN AY52 [get_ports {c0_ddr4_dq[4]}]
# {ta1_eb1_DDR4_DQ00_D5_DX05}
set_property  PACKAGE_PIN AY53 [get_ports {c0_ddr4_dq[5]}]
# {ta1_eb1_DDR4_DQ00_D6_DX06}
set_property  PACKAGE_PIN AW53 [get_ports {c0_ddr4_dq[6]}]
# {ta1_eb1_DDR4_DQ00_D7_DX07}
set_property  PACKAGE_PIN AW54 [get_ports {c0_ddr4_dq[7]}]
# {ta1_eb1_DDR4_DQ01_D0_DX08}
set_property  PACKAGE_PIN BA45 [get_ports {c0_ddr4_dq[8]}]
# {ta1_eb1_DDR4_DQ01_D1_DX09}
set_property  PACKAGE_PIN BB45 [get_ports {c0_ddr4_dq[9]}]
# {ta1_eb1_DDR4_DQ01_D2_DX10}
set_property  PACKAGE_PIN BB46 [get_ports {c0_ddr4_dq[10]}]
# {ta1_eb1_DDR4_DQ01_D3_DX11}
set_property  PACKAGE_PIN BC46 [get_ports {c0_ddr4_dq[11]}]
# {ta1_eb1_DDR4_DQ01_D4_DX12}
set_property  PACKAGE_PIN AY47 [get_ports {c0_ddr4_dq[12]}]
# {ta1_eb1_DDR4_DQ01_D5_DX13}
set_property  PACKAGE_PIN AY48 [get_ports {c0_ddr4_dq[13]}]
# {ta1_eb1_DDR4_DQ01_D6_DX14}
set_property  PACKAGE_PIN BA47 [get_ports {c0_ddr4_dq[14]}]
# {ta1_eb1_DDR4_DQ01_D7_DX15}
set_property  PACKAGE_PIN BA48 [get_ports {c0_ddr4_dq[15]}]
# {ta1_eb1_DDR4_DQ02_D0_DX16}
set_property  PACKAGE_PIN AJ48 [get_ports {c0_ddr4_dq[16]}]
# {ta1_eb1_DDR4_DQ02_D1_DX17}
set_property  PACKAGE_PIN AJ49 [get_ports {c0_ddr4_dq[17]}]
# {ta1_eb1_DDR4_DQ02_D2_DX18}
set_property  PACKAGE_PIN AL49 [get_ports {c0_ddr4_dq[18]}]
# {ta1_eb1_DDR4_DQ02_D3_DX19}
set_property  PACKAGE_PIN AM49 [get_ports {c0_ddr4_dq[19]}]
# {ta1_eb1_DDR4_DQ02_D4_DX20}
set_property  PACKAGE_PIN AJ51 [get_ports {c0_ddr4_dq[20]}]
# {ta1_eb1_DDR4_DQ02_D5_DX21}
set_property  PACKAGE_PIN AK51 [get_ports {c0_ddr4_dq[21]}]
# {ta1_eb1_DDR4_DQ02_D6_DX22}
set_property  PACKAGE_PIN AL50 [get_ports {c0_ddr4_dq[22]}]
# {ta1_eb1_DDR4_DQ02_D7_DX23}
set_property  PACKAGE_PIN AM50 [get_ports {c0_ddr4_dq[23]}]
# {ta1_eb1_DDR4_DQ03_D0_DX24}
set_property  PACKAGE_PIN AK41 [get_ports {c0_ddr4_dq[24]}]
# {ta1_eb1_DDR4_DQ03_D1_DX25}
set_property  PACKAGE_PIN AK42 [get_ports {c0_ddr4_dq[25]}]
# {ta1_eb1_DDR4_DQ03_D2_DX26}
set_property  PACKAGE_PIN AL42 [get_ports {c0_ddr4_dq[26]}]
# {ta1_eb1_DDR4_DQ03_D3_DX27}
set_property  PACKAGE_PIN AM42 [get_ports {c0_ddr4_dq[27]}]
# {ta1_eb1_DDR4_DQ03_D4_DX28}
set_property  PACKAGE_PIN AL44 [get_ports {c0_ddr4_dq[28]}]
# {ta1_eb1_DDR4_DQ03_D5_DX29}
set_property  PACKAGE_PIN AL45 [get_ports {c0_ddr4_dq[29]}]
# {ta1_eb1_DDR4_DQ03_D6_DX30}
set_property  PACKAGE_PIN AJ43 [get_ports {c0_ddr4_dq[30]}]
# {ta1_eb1_DDR4_DQ03_D7_DX31}
set_property  PACKAGE_PIN AJ44 [get_ports {c0_ddr4_dq[31]}]
# {ta1_eb1_DDR4_DQ04_D0_DX32}
set_property  PACKAGE_PIN AV44 [get_ports {c0_ddr4_dq[32]}]
# {ta1_eb1_DDR4_DQ04_D1_DX33}
set_property  PACKAGE_PIN AW45 [get_ports {c0_ddr4_dq[33]}]
# {ta1_eb1_DDR4_DQ04_D2_DX34}
set_property  PACKAGE_PIN AW43 [get_ports {c0_ddr4_dq[34]}]
# {ta1_eb1_DDR4_DQ04_D3_DX35}
set_property  PACKAGE_PIN AW44 [get_ports {c0_ddr4_dq[35]}]
# {ta1_eb1_DDR4_DQ04_D4_DX36}
set_property  PACKAGE_PIN AV46 [get_ports {c0_ddr4_dq[36]}]
# {ta1_eb1_DDR4_DQ04_D5_DX37}
set_property  PACKAGE_PIN AW46 [get_ports {c0_ddr4_dq[37]}]
# {ta1_eb1_DDR4_DQ04_D6_DX38}
set_property  PACKAGE_PIN AY45 [get_ports {c0_ddr4_dq[38]}]
# {ta1_eb1_DDR4_DQ04_D7_DX39}
set_property  PACKAGE_PIN AY46 [get_ports {c0_ddr4_dq[39]}]
# {ta1_eb1_DDR4_DQ05_D0_DX40}
set_property  PACKAGE_PIN AR47 [get_ports {c0_ddr4_dq[40]}]
# {ta1_eb1_DDR4_DQ05_D1_DX41}
set_property  PACKAGE_PIN AT47 [get_ports {c0_ddr4_dq[41]}]
# {ta1_eb1_DDR4_DQ05_D2_DX42}
set_property  PACKAGE_PIN AT44 [get_ports {c0_ddr4_dq[42]}]
# {ta1_eb1_DDR4_DQ05_D3_DX43}
set_property  PACKAGE_PIN AT45 [get_ports {c0_ddr4_dq[43]}]
# {ta1_eb1_DDR4_DQ05_D4_DX44}
set_property  PACKAGE_PIN AU44 [get_ports {c0_ddr4_dq[44]}]
# {ta1_eb1_DDR4_DQ05_D5_DX45}
set_property  PACKAGE_PIN AU45 [get_ports {c0_ddr4_dq[45]}]
# {ta1_eb1_DDR4_DQ05_D6_DX46}
set_property  PACKAGE_PIN AP45 [get_ports {c0_ddr4_dq[46]}]
# {ta1_eb1_DDR4_DQ05_D7_DX47}
set_property  PACKAGE_PIN AP46 [get_ports {c0_ddr4_dq[47]}]
# {ta1_eb1_DDR4_DQ06_D0_DX48}
set_property  PACKAGE_PIN AV47 [get_ports {c0_ddr4_dq[48]}]
# {ta1_eb1_DDR4_DQ06_D1_DX49}
set_property  PACKAGE_PIN AV48 [get_ports {c0_ddr4_dq[49]}]
# {ta1_eb1_DDR4_DQ06_D2_DX50}
set_property  PACKAGE_PIN AW48 [get_ports {c0_ddr4_dq[50]}]
# {ta1_eb1_DDR4_DQ06_D3_DX51}
set_property  PACKAGE_PIN AW49 [get_ports {c0_ddr4_dq[51]}]
# {ta1_eb1_DDR4_DQ06_D4_DX52}
set_property  PACKAGE_PIN BA49 [get_ports {c0_ddr4_dq[52]}]
# {ta1_eb1_DDR4_DQ06_D5_DX53}
set_property  PACKAGE_PIN BA50 [get_ports {c0_ddr4_dq[53]}]
# {ta1_eb1_DDR4_DQ06_D6_DX54}
set_property  PACKAGE_PIN AY50 [get_ports {c0_ddr4_dq[54]}]
# {ta1_eb1_DDR4_DQ06_D7_DX55}
set_property  PACKAGE_PIN AY51 [get_ports {c0_ddr4_dq[55]}]
# {ta1_eb1_DDR4_DQ07_D0_DX56}
set_property  PACKAGE_PIN AK47 [get_ports {c0_ddr4_dq[56]}]
# {ta1_eb1_DDR4_DQ07_D1_DX57}
set_property  PACKAGE_PIN AK48 [get_ports {c0_ddr4_dq[57]}]
# {ta1_eb1_DDR4_DQ07_D2_DX58}
set_property  PACKAGE_PIN AJ45 [get_ports {c0_ddr4_dq[58]}]
# {ta1_eb1_DDR4_DQ07_D3_DX59}
set_property  PACKAGE_PIN AJ46 [get_ports {c0_ddr4_dq[59]}]
# {ta1_eb1_DDR4_DQ07_D4_DX60}
set_property  PACKAGE_PIN AM46 [get_ports {c0_ddr4_dq[60]}]
# {ta1_eb1_DDR4_DQ07_D5_DX61}
set_property  PACKAGE_PIN AM47 [get_ports {c0_ddr4_dq[61]}]
# {ta1_eb1_DDR4_DQ07_D6_DX62}
set_property  PACKAGE_PIN AN46 [get_ports {c0_ddr4_dq[62]}]
# {ta1_eb1_DDR4_DQ07_D7_DX63}
set_property  PACKAGE_PIN AN47 [get_ports {c0_ddr4_dq[63]}]
# {ta1_eb1_DDR4_DQ08_D0_DX64}
set_property  PACKAGE_PIN AL53 [get_ports {c0_ddr4_dq[64]}]
# {ta1_eb1_DDR4_DQ08_D1_DX65}
set_property  PACKAGE_PIN AL54 [get_ports {c0_ddr4_dq[65]}]
# {ta1_eb1_DDR4_DQ08_D2_DX66}
set_property  PACKAGE_PIN AJ53 [get_ports {c0_ddr4_dq[66]}]
# {ta1_eb1_DDR4_DQ08_D3_DX67}
set_property  PACKAGE_PIN AK53 [get_ports {c0_ddr4_dq[67]}]
# {ta1_eb1_DDR4_DQ08_D4_DX68}
set_property  PACKAGE_PIN AM54 [get_ports {c0_ddr4_dq[68]}]
# {ta1_eb1_DDR4_DQ08_D5_DX69}
set_property  PACKAGE_PIN AN54 [get_ports {c0_ddr4_dq[69]}]
# {ta1_eb1_DDR4_DQ08_D6_DX70}
set_property  PACKAGE_PIN AK52 [get_ports {c0_ddr4_dq[70]}]
# {ta1_eb1_DDR4_DQ08_D7_DX71}
set_property  PACKAGE_PIN AL52 [get_ports {c0_ddr4_dq[71]}]
# {ta1_eb1_DDR4_DQ00_DQS_C}
set_property  PACKAGE_PIN BA53 [get_ports {c0_ddr4_dqs_c[0]}]
# {ta1_eb1_DDR4_DQ01_DQS_C}
set_property  PACKAGE_PIN BC47 [get_ports {c0_ddr4_dqs_c[1]}]
# {ta1_eb1_DDR4_DQ02_DQS_C}
set_property  PACKAGE_PIN AK50 [get_ports {c0_ddr4_dqs_c[2]}]
# {ta1_eb1_DDR4_DQ03_DQS_C}
set_property  PACKAGE_PIN AL43 [get_ports {c0_ddr4_dqs_c[3]}]
# {ta1_eb1_DDR4_DQ04_DQS_C}
set_property  PACKAGE_PIN AV43 [get_ports {c0_ddr4_dqs_c[4]}]
# {ta1_eb1_DDR4_DQ05_DQS_C}
set_property  PACKAGE_PIN AR46 [get_ports {c0_ddr4_dqs_c[5]}]
# {ta1_eb1_DDR4_DQ06_DQS_C}
set_property  PACKAGE_PIN AW51 [get_ports {c0_ddr4_dqs_c[6]}]
# {ta1_eb1_DDR4_DQ07_DQS_C}
set_property  PACKAGE_PIN AK46 [get_ports {c0_ddr4_dqs_c[7]}]
# {ta1_eb1_DDR4_DQ08_DQS_C}
set_property  PACKAGE_PIN AJ54 [get_ports {c0_ddr4_dqs_c[8]}]
# {ta1_eb1_DDR4_DQ00_DQS_T}
set_property  PACKAGE_PIN BA52 [get_ports {c0_ddr4_dqs_t[0]}]
# {ta1_eb1_DDR4_DQ01_DQS_T}
set_property  PACKAGE_PIN BB47 [get_ports {c0_ddr4_dqs_t[1]}]
# {ta1_eb1_DDR4_DQ02_DQS_T}
set_property  PACKAGE_PIN AJ50 [get_ports {c0_ddr4_dqs_t[2]}]
# {ta1_eb1_DDR4_DQ03_DQS_T}
set_property  PACKAGE_PIN AK43 [get_ports {c0_ddr4_dqs_t[3]}]
# {ta1_eb1_DDR4_DQ04_DQS_T}
set_property  PACKAGE_PIN AV42 [get_ports {c0_ddr4_dqs_t[4]}]
# {ta1_eb1_DDR4_DQ05_DQS_T}
set_property  PACKAGE_PIN AR45 [get_ports {c0_ddr4_dqs_t[5]}]
# {ta1_eb1_DDR4_DQ06_DQS_T}
set_property  PACKAGE_PIN AW50 [get_ports {c0_ddr4_dqs_t[6]}]
# {ta1_eb1_DDR4_DQ07_DQS_T}
set_property  PACKAGE_PIN AK45 [get_ports {c0_ddr4_dqs_t[7]}]
# {ta1_eb1_DDR4_DQ08_DQS_T}
set_property  PACKAGE_PIN AH54 [get_ports {c0_ddr4_dqs_t[8]}]
# {ta1_eb1_DDR4_ODT}
set_property  PACKAGE_PIN AN42 [get_ports {c0_ddr4_odt[0]}]
# {ta1_eb1_DDR4_C2_ODT1}
set_property  PACKAGE_PIN AN44 [get_ports {c0_ddr4_odt[1]}]
# {ta1_eb1_DDR4_RESET_N}
set_property  PACKAGE_PIN AT42 [get_ports {c0_ddr4_reset_n}]


# IOSTANDARD
set_property -quiet IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dq[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_adr[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_ba[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_bg[*]}]
set_property -quiet IOSTANDARD LVCMOS12 [get_ports {c0_ddr4_reset_n}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_act_n}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_cke[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_cs_n[*]}]
set_property -quiet IOSTANDARD SSTL12_DCI [get_ports {c0_ddr4_odt[*]}]
set_property -quiet IOSTANDARD POD12_DCI [get_ports {c0_ddr4_dm_dbi_n[*]}]
set_property -quiet IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_c[*]}]
set_property -quiet IOSTANDARD DIFF_POD12_DCI [get_ports {c0_ddr4_dqs_t[*]}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c0_ddr4_ck_c}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c0_ddr4_ck_t}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c0_sys_clk_n}]
set_property -quiet IOSTANDARD DIFF_SSTL12_DCI [get_ports {c0_sys_clk_p}]

set_property DRIVE 8 [get_ports c0_ddr4_reset_n]
