[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   9393       tick       3438709       1509562       1459500       3438709 
      2   9393       tick       5288942       2424612       2408352       5288942 
      3   9393       tick       5282170       2421525       2404027       5282170 
      4   9393       tick       5286871       2421351       2398800       5286871 
      5   9393       tick       5290003       2421949       2403102       5290003 
      6   9393       tick       5289729       2425274       2408797       5289729 
      7   9393       tick       5294096       2424336       2407469       5294096 
      8   9393       tick       5287682       2423010       2405872       5287682 
      9   9393       tick       5284591       2421187       2405496       5284591 
     10   9393       tick       5279756       2421085       2399582       5279756 
     11   9393       tick       5275298       2417619       2397990       5275298 
     12   9393       tick       5289324       2421378       2399566       5289324 
     13   9393       tick       5278304       2419311       2401136       5278304 
     14   9393       tick       5286236       2421843       2399555       5286236 
     15   9393       tick       5288283       2425232       2405298       5288283 
     16   9393       tick       5286301       2421475       2402303       5286301 
     17   9393       tick       5281594       2419932       2402923       5281594 
     18   9393       tick       5275168       2418344       2401051       5275168 
     19   9393       tick       5255889       2409887       2378508       5255889 
     20   9393       exit             0             0             0             0 
