// Copyright (c) 2004-2020 Microchip Technology Inc. and its subsidiaries.
// SPDX-License-Identifier: MIT

enum fla_const {
    __RT_CHIP_PORTS,
    __RT_SERDES_10G_START,
    __RT_SERDES_25G_START,
    __RT_BUFFER_MEMORY,
    __RT_BUFFER_REFERENCE,
    __RT_RES_CFG_MAX_PORT_IDX,
    __RT_RES_CFG_MAX_PRIO_IDX,
    __RT_RES_CFG_MAX_COLOUR_IDX,
    __RT_CORE_QUEUE_CNT,
    __RT_TAS_NUMBER_OF_LISTS,
    __RT_TAS_NUMBER_OF_PROFILES,
    __RT_TAS_NUMBER_OF_ENTRIES,
    __RT_EVC_POL_CNT,
    __RT_EVC_STAT_CNT,
    __RT_SDX_CNT,
    __RT_HSCH_LAYERS,
    __RT_HSCH_L0_SES,
    __RT_HSCH_L1_SES,
    __RT_HSCH_L2_SES,
    __RT_HSCH_L3_QSHPS,
    __RT_HSCH_MAX_RATE_GROUP_0,
    __RT_HSCH_MAX_RATE_GROUP_1,
    __RT_HSCH_MAX_RATE_GROUP_2,
    __RT_HSCH_MAX_RATE_GROUP_3,
    __RT_HSCH_MAX_RATE_QSHP_GROUP_0,
    __RT_HSCH_MAX_RATE_QSHP_GROUP_1,
    __RT_HSCH_MAX_RATE_QSHP_GROUP_2,
    __RT_HSCH_MAX_RATE_QSHP_GROUP_3,
    __RT_LB_GROUP_CNT,
    __RT_LB_SET_CNT,
    __RT_MSTREAM_CNT,
    __RT_CSTREAM_CNT,
    __RT_AFI_SLOW_INJ_CNT,
    __RT_MAC_ADDRS,
    __RT_PATH_SERVICE_VOE_CNT,
    __RT_PORT_VOE_BASE_IDX,
    __RT_PORT_VOE_CNT,
    __RT_DOWN_VOI_CNT,
    __RT_UP_VOI_CNT,
    __RT_ACL_CNT_SIZE,
    __RT_ES2_CNT_SIZE,
    __RT_ES0_CNT,
    __RT_ES2_CNT,
    __RT_VCAP_SUPER_BLK_CNT,
    __RT_VCAP_SUPER_ROW_CNT,
    __FLA_CONT_LAST,
};
