Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tapatil/CSE240C/SA1/ChampSim-master/ipc1_public/spec_gobmk_002.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000001 cycles: 3287448 heartbeat IPC: 3.04187 cumulative IPC: 3.04187 (Simulation time: 0 hr 0 min 24 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 6619059 heartbeat IPC: 3.00155 cumulative IPC: 3.02158 (Simulation time: 0 hr 0 min 49 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 9956959 heartbeat IPC: 2.9959 cumulative IPC: 3.01297 (Simulation time: 0 hr 1 min 14 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 13266390 heartbeat IPC: 3.02167 cumulative IPC: 3.01514 (Simulation time: 0 hr 1 min 39 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 16529912 heartbeat IPC: 3.06418 cumulative IPC: 3.02482 (Simulation time: 0 hr 2 min 5 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 16529912 (Simulation time: 0 hr 2 min 5 sec) 

Heartbeat CPU 0 instructions: 60000003 cycles: 23936755 heartbeat IPC: 1.3501 cumulative IPC: 1.3501 (Simulation time: 0 hr 2 min 26 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 31279376 heartbeat IPC: 1.36191 cumulative IPC: 1.35598 (Simulation time: 0 hr 2 min 46 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 38478378 heartbeat IPC: 1.38908 cumulative IPC: 1.36684 (Simulation time: 0 hr 3 min 8 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 46003619 heartbeat IPC: 1.32886 cumulative IPC: 1.35714 (Simulation time: 0 hr 3 min 28 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 53768488 heartbeat IPC: 1.28785 cumulative IPC: 1.34269 (Simulation time: 0 hr 3 min 47 sec) 
Finished CPU 0 instructions: 50000000 cycles: 37238576 cumulative IPC: 1.34269 (Simulation time: 0 hr 3 min 47 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.34269 instructions: 50000000 cycles: 37238576
L1D TOTAL     ACCESS:   17618688  HIT:   17495566  MISS:     123122
L1D LOAD      ACCESS:    6655084  HIT:    6620831  MISS:      34253
L1D RFO       ACCESS:    4388026  HIT:    4345337  MISS:      42689
L1D PREFETCH  ACCESS:    6575578  HIT:    6529398  MISS:      46180
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6657466  ISSUED:    6590157  USEFUL:      17119  USELESS:      29242
L1D AVERAGE MISS LATENCY: 50.8159 cycles
L1I TOTAL     ACCESS:   16056694  HIT:   13790131  MISS:    2266563
L1I LOAD      ACCESS:    8884522  HIT:    8812824  MISS:      71698
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    7172172  HIT:    4977307  MISS:    2194865
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    7551452  ISSUED:    7268979  USEFUL:    1086365  USELESS:    1108464
L1I AVERAGE MISS LATENCY: 14.5548 cycles
L2C TOTAL     ACCESS:    3405304  HIT:    3367668  MISS:      37636
L2C LOAD      ACCESS:     101085  HIT:      87317  MISS:      13768
L2C RFO       ACCESS:      42545  HIT:      39737  MISS:       2808
L2C PREFETCH  ACCESS:    3187470  HIT:    3166571  MISS:      20899
L2C WRITEBACK ACCESS:      74204  HIT:      74043  MISS:        161
L2C PREFETCH  REQUESTED:    1460978  ISSUED:    1460976  USEFUL:       2398  USELESS:      18884
L2C AVERAGE MISS LATENCY: 125.545 cycles
LLC TOTAL     ACCESS:      95026  HIT:      63537  MISS:      31489
LLC LOAD      ACCESS:      13768  HIT:       5089  MISS:       8679
LLC RFO       ACCESS:       2808  HIT:       1176  MISS:       1632
LLC PREFETCH  ACCESS:      60467  HIT:      39766  MISS:      20701
LLC WRITEBACK ACCESS:      17983  HIT:      17506  MISS:        477
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       2016  USELESS:      18463
LLC AVERAGE MISS LATENCY: 181.761 cycles
Major fault: 0 Minor fault: 2780
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       2483  ROW_BUFFER_MISS:      28529
 DBUS_CONGESTED:      13981
 WQ ROW_BUFFER_HIT:        727  ROW_BUFFER_MISS:      12813  FULL:          0

 AVG_CONGESTED_CYCLE: 4

CPU 0 Branch Prediction Accuracy: 93.9974% MPKI: 10.2447 Average ROB Occupancy at Mispredict: 40.1789

Branch types
NOT_BRANCH: 41466063 82.9321%
BRANCH_DIRECT_JUMP: 464313 0.928626%
BRANCH_INDIRECT: 32 6.4e-05%
BRANCH_CONDITIONAL: 7069454 14.1389%
BRANCH_DIRECT_CALL: 499587 0.999174%
BRANCH_INDIRECT_CALL: 342 0.000684%
BRANCH_RETURN: 499906 0.999812%
BRANCH_OTHER: 0 0%

