"use strict";(self.webpackChunkwiznet_document=self.webpackChunkwiznet_document||[]).push([[9308],{15304:(e,n,r)=>{r.r(n),r.d(n,{assets:()=>d,contentTitle:()=>t,default:()=>p,frontMatter:()=>l,metadata:()=>i,toc:()=>c});var o=r(85893),s=r(11151);const l={id:"power-supply",title:"Power Supply",date:new Date("2020-04-03T00:00:00.000Z")},t=void 0,i={id:"Product/iMCU/W7500P/power-supply",title:"Power Supply",description:"Introduction",source:"@site/docs/Product/iMCU/W7500P/Power-Supply.md",sourceDirName:"Product/iMCU/W7500P",slug:"/Product/iMCU/W7500P/power-supply",permalink:"/Product/iMCU/W7500P/power-supply",draft:!1,unlisted:!1,editUrl:"https://github.com/Wiznet/document_framework/tree/master/docs/Product/iMCU/W7500P/Power-Supply.md",tags:[],version:"current",frontMatter:{id:"power-supply",title:"Power Supply",date:"2020-04-03T00:00:00.000Z"},sidebar:"docs",previous:{title:"Interrupt and Events",permalink:"/Product/iMCU/W7500P/interrupt-and-event"},next:{title:"Booting Sequence",permalink:"/Product/iMCU/W7500P/booting-sequence"}},d={},c=[{value:"Introduction",id:"introduction",level:2},{value:"Voltage regulator",id:"voltage-regulator",level:2},{value:"Power supply supervisor",id:"power-supply-supervisor",level:2},{value:"Low power modes",id:"low-power-modes",level:2},{value:"Sleep mode vs. Deep sleep mode",id:"sleep-mode-vs-deep-sleep-mode",level:3},{value:"Peripheral clock gating",id:"peripheral-clock-gating",level:3}];function a(e){const n={h2:"h2",h3:"h3",img:"img",li:"li",p:"p",ul:"ul",...(0,s.a)(),...e.components};return(0,o.jsxs)(o.Fragment,{children:[(0,o.jsx)(n.h2,{id:"introduction",children:"Introduction"}),"\n",(0,o.jsx)(n.p,{children:"W7500P embeds a voltage regulator in order to supply the internal 1.5V digital power domain."}),"\n",(0,o.jsxs)(n.ul,{children:["\n",(0,o.jsx)(n.li,{children:"Require a 2.7V ~ 3.6V operating supply voltage (VDD)"}),"\n",(0,o.jsx)(n.li,{children:"ADC ref voltage is same as VDD"}),"\n"]}),"\n",(0,o.jsx)(n.h2,{id:"voltage-regulator",children:"Voltage regulator"}),"\n",(0,o.jsx)(n.p,{children:"The voltage regulator is always enabled after Reset and works on in only one mode."}),"\n",(0,o.jsxs)(n.ul,{children:["\n",(0,o.jsx)(n.li,{children:"In Run mode, the regulator supplies full power to the 1.5V domain."}),"\n",(0,o.jsx)(n.li,{children:"There is no power down or sleep mode."}),"\n"]}),"\n",(0,o.jsx)(n.h2,{id:"power-supply-supervisor",children:"Power supply supervisor"}),"\n",(0,o.jsx)(n.p,{children:"W7500 has an integrated reset (POR) circuit which is always active and ensure proper operation above a threshold of 0.6V"}),"\n",(0,o.jsxs)(n.ul,{children:["\n",(0,o.jsx)(n.li,{children:"The POR monitors only the VDD supply voltage. During the startup phase VDD must arrive first and be greater than or equal to 0.6V"}),"\n"]}),"\n",(0,o.jsx)(n.p,{children:(0,o.jsx)(n.img,{alt:"Figure 1 POR reset waveform",src:r(52003).Z+"",width:"400",height:"264"})}),"\n",(0,o.jsx)(n.h2,{id:"low-power-modes",children:"Low power modes"}),"\n",(0,o.jsx)(n.p,{children:"W7500P is in RUN mode after a system or power reset. There are two low power modes to save power when the CPU does not need to be kept running. These modes are useful for instances such as when the CPU is waiting for an external interrupt. Please note that there is no power-off mode for W7500P."}),"\n",(0,o.jsx)(n.p,{children:"The device features two low power modes:"}),"\n",(0,o.jsxs)(n.ul,{children:["\n",(0,o.jsx)(n.li,{children:"Sleep mode"}),"\n",(0,o.jsx)(n.li,{children:"Deep Sleep mode"}),"\n"]}),"\n",(0,o.jsx)(n.p,{children:"Additionally, the power consumption can be reduced by following methods:"}),"\n",(0,o.jsxs)(n.ul,{children:["\n",(0,o.jsx)(n.li,{children:"User can slow down the system clocks"}),"\n",(0,o.jsx)(n.li,{children:"User can block the clocks to the peripherals while they are unused."}),"\n"]}),"\n",(0,o.jsx)(n.h3,{id:"sleep-mode-vs-deep-sleep-mode",children:"Sleep mode vs. Deep sleep mode"}),"\n",(0,o.jsx)(n.p,{children:"W7500P has two kinds of sleep modes. One is Sleep mode and the other is Deep sleep mode.\nBoth are almost the same except the clock gated peripherals kinds."}),"\n",(0,o.jsxs)("table",{children:[(0,o.jsxs)("tr",{children:[(0,o.jsx)("th",{children:"Mode"}),(0,o.jsx)("th",{children:"Entry"}),(0,o.jsx)("th",{children:"Wakeup"}),(0,o.jsx)("th",{children:"Effect-on-clocks"})]}),(0,o.jsxs)("tr",{children:[(0,o.jsx)("td",{rowspan:"2",children:"Sleep mode"}),(0,o.jsxs)("td",{children:["DEEPSLEEP = 0",(0,o.jsx)("br",{}),"Enable WFI"]}),(0,o.jsx)("td",{children:"Any interrupt"}),(0,o.jsxs)("td",{rowspan:"2",children:["CPU Clock OFF",(0,o.jsx)("br",{}),"APB Bus Clock ON",(0,o.jsx)("br",{}),"AHB Bus Clock ON",(0,o.jsx)("br",{}),"Memory Clock ON"]})]}),(0,o.jsxs)("tr",{children:[(0,o.jsxs)("td",{children:["DEEPSLEEP = 0",(0,o.jsx)("br",{}),"Enable WFE"]}),(0,o.jsx)("td",{children:"Wakeup event"})]}),(0,o.jsxs)("tr",{children:[(0,o.jsx)("td",{rowspan:"2",children:"Deep Sleep mode"}),(0,o.jsxs)("td",{children:["DEEPSLEEP = 1",(0,o.jsx)("br",{}),"Enable WFI"]}),(0,o.jsx)("td",{children:"Any interrupt"}),(0,o.jsxs)("td",{rowspan:"2",children:["CPU Clock OFF",(0,o.jsx)("br",{}),"APB Bus Clock OFF",(0,o.jsx)("br",{}),"AHB Bus Clock OFF",(0,o.jsx)("br",{}),"Memory Clock OFF"]})]}),(0,o.jsxs)("tr",{children:[(0,o.jsxs)("td",{children:["DEEPSLEEP = 1",(0,o.jsx)("br",{}),"Enable WFE"]}),(0,o.jsx)("td",{children:"Wakeup event"})]})]}),"\n",(0,o.jsx)(n.h3,{id:"peripheral-clock-gating",children:"Peripheral clock gating"}),"\n",(0,o.jsx)(n.p,{children:"In Run mode, individual clocks can be stopped at any time to reduce power.\nPeripheral clock gating is controlled by the CRG block.\nBelow is the list of clocks which can be gating in CRG block."}),"\n",(0,o.jsxs)(n.ul,{children:["\n",(0,o.jsx)(n.li,{children:"ADC clock (ADCCLK)"}),"\n",(0,o.jsx)(n.li,{children:"SSP0, SSP1 clock (SSPCLK)"}),"\n",(0,o.jsx)(n.li,{children:"UART0, UART1 clock (UARTCLK)"}),"\n",(0,o.jsx)(n.li,{children:"Two Timer clocks (TIMCLK0, TIMCLK1)"}),"\n",(0,o.jsx)(n.li,{children:"8 PWM clocks (PWMCLK0 ~ PWMCLK7)"}),"\n",(0,o.jsx)(n.li,{children:"WDOG clock (WDOGCLK)"}),"\n",(0,o.jsx)(n.li,{children:"Random number generator clock (RNGCLK)"}),"\n"]})]})}function p(e={}){const{wrapper:n}={...(0,s.a)(),...e.components};return n?(0,o.jsx)(n,{...e,children:(0,o.jsx)(a,{...e})}):a(e)}},52003:(e,n,r)=>{r.d(n,{Z:()=>o});const o=r.p+"assets/images/por_reset_waveform-f067bc83d7c3bb94ab4128eac423b267.jpg"},11151:(e,n,r)=>{r.d(n,{Z:()=>i,a:()=>t});var o=r(67294);const s={},l=o.createContext(s);function t(e){const n=o.useContext(l);return o.useMemo((function(){return"function"==typeof e?e(n):{...n,...e}}),[n,e])}function i(e){let n;return n=e.disableParentContext?"function"==typeof e.components?e.components(s):e.components||s:t(e.components),o.createElement(l.Provider,{value:n},e.children)}}}]);