Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\projects\SimVGA\Ps2.qsys --block-symbol-file --output-directory=C:\projects\SimVGA\Ps2 --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading SimVGA/Ps2.qsys
Progress: Reading input file
Progress: Adding ps2_0 [altera_up_avalon_ps2 18.0]
Progress: Parameterizing module ps2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\projects\SimVGA\Ps2.qsys --synthesis=VERILOG --output-directory=C:\projects\SimVGA\Ps2\synthesis --family="Cyclone IV E" --part=EP4CE6E22C8
Progress: Loading SimVGA/Ps2.qsys
Progress: Reading input file
Progress: Adding ps2_0 [altera_up_avalon_ps2 18.0]
Progress: Parameterizing module ps2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Ps2: Generating Ps2 "Ps2" for QUARTUS_SYNTH
Info: ps2_0: Starting Generation of PS2 Controller
Error: ps2_0: The input clock frequency must be known at generation time.
Info: ps2_0: "Ps2" instantiated altera_up_avalon_ps2 "ps2_0"
Info: Ps2: Done "Ps2" with 2 modules, 5 files
Error: qsys-generate failed with exit code 1: 1 Error, 0 Warnings
Info: Finished: Create HDL design files for synthesis
