# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
pwd
# C:/questasim64_10.7c/examples/VERILOG CODES/GATE LEVEL/RCS
ls
# FULL_ADDER1.v  RCS.v  transcript  vsim.wlf  work    
vlog RCS.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:35:40 on Aug 28,2025
# vlog -reportprogress 300 RCS.v "+acc" 
# -- Compiling module FULL_ADDER1
# -- Compiling module FULL_ADDER1_tb
# -- Compiling module RCS
# -- Compiling module RCS_tb
# 
# Top level modules:
# 	FULL_ADDER1_tb
# 	RCS_tb
# End time: 19:35:40 on Aug 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim RCS_tb
# vsim RCS_tb 
# Start time: 19:35:48 on Aug 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error (suppressible): RCS.v(11): (vopt-2912) Port 'sum' not found in module 'FULL_SUB' (4th connection).
# ** Error (suppressible): RCS.v(11): (vopt-2912) Port 'carry' not found in module 'FULL_SUB' (5th connection).
# ** Error (suppressible): RCS.v(17): (vopt-2912) Port 'sum' not found in module 'FULL_SUB' (4th connection).
# ** Error (suppressible): RCS.v(17): (vopt-2912) Port 'carry' not found in module 'FULL_SUB' (5th connection).
# ** Error (suppressible): RCS.v(23): (vopt-2912) Port 'sum' not found in module 'FULL_SUB' (4th connection).
# ** Error (suppressible): RCS.v(23): (vopt-2912) Port 'carry' not found in module 'FULL_SUB' (5th connection).
# ** Error (suppressible): RCS.v(29): (vopt-2912) Port 'sum' not found in module 'FULL_SUB' (4th connection).
# ** Error (suppressible): RCS.v(29): (vopt-2912) Port 'carry' not found in module 'FULL_SUB' (5th connection).
# Optimization failed
# Error loading design
# End time: 19:35:49 on Aug 28,2025, Elapsed time: 0:00:01
# Errors: 8, Warnings: 0
vlog RCS.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:36:49 on Aug 28,2025
# vlog -reportprogress 300 RCS.v "+acc" 
# -- Compiling module FULL_ADDER1
# -- Compiling module FULL_ADDER1_tb
# -- Compiling module RCS
# -- Compiling module RCS_tb
# 
# Top level modules:
# 	FULL_ADDER1_tb
# 	RCS_tb
# End time: 19:36:49 on Aug 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim RCS_tb
# vsim RCS_tb 
# Start time: 19:36:53 on Aug 28,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.RCS_tb(fast)
# Loading work.RCS(fast)
# Loading work.FULL_ADDER1(fast)
run -all
# a=1000 b=0111 bin=1 diff=0001 bout=1 Time=0
vlog RCS.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:40:30 on Aug 28,2025
# vlog -reportprogress 300 RCS.v "+acc" 
# -- Compiling module FULL_ADDER1
# -- Compiling module FULL_ADDER1_tb
# -- Compiling module RCS
# -- Compiling module RCS_tb
# 
# Top level modules:
# 	FULL_ADDER1_tb
# 	RCS_tb
# End time: 19:40:30 on Aug 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim RCS_tb
# End time: 19:40:35 on Aug 28,2025, Elapsed time: 0:03:42
# Errors: 0, Warnings: 0
# vsim RCS_tb 
# Start time: 19:40:35 on Aug 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RCS_tb(fast)
# Loading work.RCS(fast)
# Loading work.FULL_ADDER1(fast)
run -all
# a=0100 b=0001 bin=1 diff=0011 bout=1 Time=0
# a=1001 b=0011 bin=1 diff=0110 bout=1 Time=1010
# a=1101 b=1101 bin=1 diff=0000 bout=1 Time=10100
# a=0101 b=0010 bin=1 diff=0011 bout=1 Time=11110
# a=0001 b=1101 bin=1 diff=0100 bout=0 Time=101000
vlog RCS.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:41:53 on Aug 28,2025
# vlog -reportprogress 300 RCS.v "+acc" 
# -- Compiling module FULL_ADDER1
# -- Compiling module FULL_ADDER1_tb
# -- Compiling module RCS
# -- Compiling module RCS_tb
# 
# Top level modules:
# 	FULL_ADDER1_tb
# 	RCS_tb
# End time: 19:41:54 on Aug 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

vsim RCS_tb
# End time: 19:42:00 on Aug 28,2025, Elapsed time: 0:01:25
# Errors: 0, Warnings: 0
# vsim RCS_tb 
# Start time: 19:42:00 on Aug 28,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RCS_tb(fast)
# Loading work.RCS(fast)
# Loading work.FULL_ADDER1(fast)
add wave *
run -all
# a=0100 b=0001 bin=1 diff=0011 bout=1 Time=0
# a=1001 b=0011 bin=1 diff=0110 bout=1 Time=1010
# a=1101 b=1101 bin=1 diff=0000 bout=1 Time=10100
# a=0101 b=0010 bin=1 diff=0011 bout=1 Time=11110
# a=0001 b=1101 bin=1 diff=0100 bout=0 Time=101000
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/questasim64_10.7c/examples/VERILOG CODES/GATE LEVEL/RCS/wave.do}
vsim -debugdb RCS_tb
# End time: 19:44:23 on Aug 28,2025, Elapsed time: 0:02:23
# Errors: 0, Warnings: 0
# vsim -debugdb RCS_tb 
# Start time: 19:44:23 on Aug 28,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# Loading work.RCS_tb(fast)
# Loading work.RCS(fast)
# Loading work.FULL_ADDER1(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
vlog RCS.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:50:55 on Aug 28,2025
# vlog -reportprogress 300 RCS.v "+acc" 
# -- Compiling module FULL_ADDER1
# -- Compiling module FULL_ADDER1_tb
# -- Compiling module RCS
# -- Compiling module RCS_tb
# 
# Top level modules:
# 	FULL_ADDER1_tb
# 	RCS_tb
# End time: 19:50:55 on Aug 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim RCS_tb
# End time: 19:51:00 on Aug 28,2025, Elapsed time: 0:06:37
# Errors: 0, Warnings: 2
# vsim RCS_tb 
# Start time: 19:51:00 on Aug 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RCS_tb(fast)
# Loading work.RCS(fast)
# Loading work.FULL_ADDER1(fast)
run -all
# a=0001 b=1101 bin=1 diff=0100 bout=0 Time=0
vlog RCS.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:54:09 on Aug 28,2025
# vlog -reportprogress 300 RCS.v "+acc" 
# -- Compiling module FULL_ADDER1
# -- Compiling module FULL_ADDER1_tb
# -- Compiling module RCS
# -- Compiling module RCS_tb
# 
# Top level modules:
# 	FULL_ADDER1_tb
# 	RCS_tb
# End time: 19:54:09 on Aug 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim RCS_tb
# End time: 19:54:13 on Aug 28,2025, Elapsed time: 0:03:13
# Errors: 0, Warnings: 0
# vsim RCS_tb 
# Start time: 19:54:13 on Aug 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RCS_tb(fast)
# Loading work.RCS(fast)
# Loading work.FULL_ADDER1(fast)
run -all
# a=0100 b=0001 bin=1 diff=0011 bout=1 Time=0
# a=1001 b=0011 bin=1 diff=0110 bout=1 Time=1010
# a=1101 b=1101 bin=1 diff=0000 bout=1 Time=10100
# a=0101 b=0010 bin=1 diff=0011 bout=1 Time=11110
# a=0001 b=1101 bin=1 diff=0100 bout=0 Time=101000
vlog RCS.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:55:04 on Aug 28,2025
# vlog -reportprogress 300 RCS.v "+acc" 
# -- Compiling module FULL_ADDER1
# -- Compiling module FULL_ADDER1_tb
# -- Compiling module RCS
# -- Compiling module RCS_tb
# 
# Top level modules:
# 	FULL_ADDER1_tb
# 	RCS_tb
# End time: 19:55:04 on Aug 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim RCS_tb
# End time: 19:55:08 on Aug 28,2025, Elapsed time: 0:00:55
# Errors: 0, Warnings: 0
# vsim RCS_tb 
# Start time: 19:55:08 on Aug 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RCS_tb(fast)
# Loading work.RCS(fast)
# Loading work.FULL_ADDER1(fast)
run -all
# a=0100 b=0001 bin=1 diff=0011 bout=1 Time=0
# a=1001 b=0011 bin=1 diff=0110 bout=1 Time=10
# a=1101 b=1101 bin=1 diff=0000 bout=1 Time=20
# a=0101 b=0010 bin=1 diff=0011 bout=1 Time=30
# a=0001 b=1101 bin=1 diff=0100 bout=0 Time=40
quit -sim
# End time: 19:57:43 on Aug 28,2025, Elapsed time: 0:02:35
# Errors: 0, Warnings: 0
