Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Dec  2 15:16:59 2022
| Host         : EECS-DIGITAL-54 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing -file /tmp/tmp.wBmrI7/obj/placerpt_report_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             15.579ns  (required time - arrival time)
  Source:                 raycast/quad_solver/s1_mult_b_b/inst/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[3].tree.assf.ai/adonly.ad/f/YES_REG.l[0].reg.n.eOn.f/C
                            (rising edge-triggered cell FDRE clocked by ethclk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            raycast/quad_solver/s1_mult_b_b/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/CARRYS_Q_DEL.FAST_DEL.CARRY_FD/D
                            (rising edge-triggered cell FDRE clocked by ethclk_divider  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             ethclk_divider
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (ethclk_divider rise@20.000ns - ethclk_divider rise@0.000ns)
  Data Path Delay:        4.330ns  (logic 2.359ns (54.480%)  route 1.971ns (45.520%))
  Logic Levels:           7  (CARRY4=5 LUT3=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.608ns = ( 18.392 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethclk_divider rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.715    eth_clk_gen/clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.154    -4.439 r  eth_clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.719    -2.720    eth_clk_gen/ethclk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  eth_clk_gen/clkout1_buf/O
                         net (fo=24984, estimated)    1.615    -1.009    raycast/quad_solver/s1_mult_b_b/inst/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[3].tree.assf.ai/adonly.ad/f/aclk
    SLICE_X62Y108        FDRE                                         r  raycast/quad_solver/s1_mult_b_b/inst/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[3].tree.assf.ai/adonly.ad/f/YES_REG.l[0].reg.n.eOn.f/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y108        FDRE (Prop_fdre_C_Q)         0.518    -0.491 f  raycast/quad_solver/s1_mult_b_b/inst/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[3].tree.assf.ai/adonly.ad/f/YES_REG.l[0].reg.n.eOn.f/Q
                         net (fo=1, estimated)        0.815     0.324    raycast/quad_solver/s1_mult_b_b/inst/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[3].tree.assf.ai/dzt.exAnd.detZeroAnd/as[0].nflut.mlut/a[0]
    SLICE_X62Y107        LUT3 (Prop_lut3_I0_O)        0.124     0.448 r  raycast/quad_solver/s1_mult_b_b/inst/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[3].tree.assf.ai/dzt.exAnd.detZeroAnd/as[0].nflut.mlut/w3.lt/O
                         net (fo=1, routed)           0.000     0.448    raycast/quad_solver/s1_mult_b_b/inst/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[3].tree.assf.ai/dzt.exAnd.detZeroAnd/sInt
    SLICE_X62Y107        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.364     0.812 f  raycast/quad_solver/s1_mult_b_b/inst/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[3].tree.assf.ai/dzt.exAnd.detZeroAnd/as[0].mc_CARRY4/CO[0]
                         net (fo=2, estimated)        1.156     1.968    raycast/quad_solver/s1_mult_b_b/inst/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[3].tree.assf.ai/adonly.ad/f/co
    SLICE_X46Y113        LUT3 (Prop_lut3_I0_O)        0.367     2.335 r  raycast/quad_solver/s1_mult_b_b/inst/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[3].tree.assf.ai/adonly.ad/f/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     2.335    raycast/quad_solver/s1_mult_b_b/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/A[0]
    SLICE_X46Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.848 r  raycast/quad_solver/s1_mult_b_b/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, estimated)        0.000     2.848    raycast/quad_solver/s1_mult_b_b/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/CHAIN_GEN[0].C_MUX.CARRY_MUX_n_0
    SLICE_X46Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.965 r  raycast/quad_solver/s1_mult_b_b/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND1/CHAIN_GEN[1].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, estimated)        0.000     2.965    raycast/quad_solver/s1_mult_b_b/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/LOGIC.carry_rnd2
    SLICE_X46Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.082 r  raycast/quad_solver/s1_mult_b_b/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, estimated)        0.000     3.082    raycast/quad_solver/s1_mult_b_b/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/carry_4
    SLICE_X46Y116        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.321 r  raycast/quad_solver/s1_mult_b_b/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/O[2]
                         net (fo=1, routed)           0.000     3.321    raycast/quad_solver/s1_mult_b_b/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/CARRYS_Q_DEL.FAST_DEL.carry_int
    SLICE_X46Y116        FDRE                                         r  raycast/quad_solver/s1_mult_b_b/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/CARRYS_Q_DEL.FAST_DEL.CARRY_FD/D
  -------------------------------------------------------------------    -------------------

                         (clock ethclk_divider rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    22.583    eth_clk_gen/clk_divider
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.404    15.179 r  eth_clk_gen/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.633    16.812    eth_clk_gen/ethclk_divider
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.903 r  eth_clk_gen/clkout1_buf/O
                         net (fo=24984, estimated)    1.489    18.392    raycast/quad_solver/s1_mult_b_b/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/aclk
    SLICE_X46Y116        FDRE                                         r  raycast/quad_solver/s1_mult_b_b/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/CARRYS_Q_DEL.FAST_DEL.CARRY_FD/C
                         clock pessimism              0.481    18.873    
                         clock uncertainty           -0.082    18.791    
    SLICE_X46Y116        FDRE (Setup_fdre_C_D)        0.109    18.900    raycast/quad_solver/s1_mult_b_b/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/LOGIC.RND2/CARRYS_Q_DEL.FAST_DEL.CARRY_FD
  -------------------------------------------------------------------
                         required time                         18.900    
                         arrival time                          -3.321    
  -------------------------------------------------------------------
                         slack                                 15.579    




