# Reading C:/Program Files/Altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do mips_single_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying C:\Program Files\Altera\13.1\modelsim_ase\win32aloem/../modelsim.ini
# 
# vcom -93 -work work {C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/reg_bit.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg_bit
# -- Compiling architecture arch of reg_bit
# vcom -93 -work work {C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/lib.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package lib
# -- Compiling package body lib
# -- Loading package lib
# vcom -93 -work work {C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/reg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture arch of reg
# vcom -93 -work work {C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/extender.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity extender
# -- Compiling architecture arch of extender
# vcom -93 -work work {C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/cla4.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity cla4
# -- Compiling architecture arch of cla4
# vcom -93 -work work {C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/data_memory.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity data_memory
# -- Compiling architecture SYN of data_memory
# vcom -93 -work work {C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/Quartus/instr_memory.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity instr_memory
# -- Compiling architecture SYN of instr_memory
# vcom -93 -work work {C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package lib
# -- Compiling entity control
# -- Compiling architecture arch of control
# vcom -93 -work work {C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mux2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package lib
# -- Compiling entity mux2
# -- Compiling architecture arch of mux2
# vcom -93 -work work {C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/reg_file.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package lib
# -- Compiling entity reg_file
# -- Compiling architecture arch of reg_file
# vcom -93 -work work {C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mux4.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package lib
# -- Compiling entity mux4
# -- Compiling architecture arch of mux4
# vcom -93 -work work {C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/alu_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package lib
# -- Compiling entity alu_control
# -- Compiling architecture arch of alu_control
# vcom -93 -work work {C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/add.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity add
# -- Compiling architecture arch of add
# -- Loading entity cla4
# vcom -93 -work work {C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/program_counter.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package lib
# -- Compiling entity program_counter
# -- Compiling architecture arch of program_counter
# -- Loading entity reg_bit
# -- Loading entity reg
# -- Loading entity add
# -- Loading entity mux2
# vcom -93 -work work {C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/alu.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package lib
# -- Compiling entity alu
# -- Compiling architecture arch of alu
# -- Loading entity mux4
# vcom -93 -work work {C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package lib
# -- Compiling entity mips_single
# -- Compiling architecture arch of mips_single
# -- Loading package altera_mf_components
# -- Loading entity instr_memory
# -- Loading entity program_counter
# -- Loading entity control
# -- Loading entity mux2
# -- Loading entity reg_file
# -- Loading entity extender
# -- Loading entity alu_control
# -- Loading entity alu
# -- Loading entity data_memory
# 
vcom -reportprogress 300 -work work {C:/Users/Colin/Documents/UF/Fall 2015/Digital Computer Architecture/Lab 3/mips_single_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package lib
# -- Compiling entity mips_single_tb
# -- Compiling architecture arch of mips_single_tb
# -- Loading entity mips_single
vsim work.mips_single_tb
# vsim work.mips_single_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.lib(body)
# Loading work.mips_single_tb(arch)
# Loading altera_mf.altera_mf_components
# Loading work.mips_single(arch)
# Loading work.instr_memory(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.program_counter(arch)
# Loading work.reg_bit(arch)
# Loading work.reg(arch)
# Loading work.add(arch)
# Loading work.cla4(arch)
# Loading work.mux2(arch)
# Loading work.control(arch)
# Loading work.reg_file(arch)
# Loading work.extender(arch)
# Loading work.alu_control(arch)
# Loading work.alu(arch)
# Loading work.mux4(arch)
# Loading work.data_memory(syn)
add wave -position end  sim:/mips_single_tb/clk
add wave -position end  sim:/mips_single_tb/mem_clk
add wave -position end  sim:/mips_single_tb/rst
add wave -position end  sim:/mips_single_tb/U_MIPS_SINGLE/pc
add wave -position end  sim:/mips_single_tb/U_MIPS_SINGLE/instruction
add wave -position end  sim:/mips_single_tb/U_MIPS_SINGLE/U_REG_FILE/rr0
add wave -position end  sim:/mips_single_tb/U_MIPS_SINGLE/U_REG_FILE/rr1
add wave -position end  sim:/mips_single_tb/U_MIPS_SINGLE/U_REG_FILE/q0
add wave -position end  sim:/mips_single_tb/U_MIPS_SINGLE/U_REG_FILE/q1
add wave -position end  sim:/mips_single_tb/U_MIPS_SINGLE/U_REG_FILE/rw
add wave -position end  sim:/mips_single_tb/U_MIPS_SINGLE/U_REG_FILE/d
add wave -position end  sim:/mips_single_tb/U_MIPS_SINGLE/U_REG_FILE/reg_array
add wave -position end  sim:/mips_single_tb/U_MIPS_SINGLE/U_DATA_MEMORY/address
add wave -position end  sim:/mips_single_tb/U_MIPS_SINGLE/U_DATA_MEMORY/clock
add wave -position end  sim:/mips_single_tb/U_MIPS_SINGLE/U_DATA_MEMORY/data
add wave -position end  sim:/mips_single_tb/U_MIPS_SINGLE/U_DATA_MEMORY/rden
add wave -position end  sim:/mips_single_tb/U_MIPS_SINGLE/U_DATA_MEMORY/wren
add wave -position end  sim:/mips_single_tb/U_MIPS_SINGLE/U_DATA_MEMORY/q
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /mips_single_tb/U_MIPS_SINGLE/U_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /mips_single_tb/U_MIPS_SINGLE/U_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /mips_single_tb/U_MIPS_SINGLE/U_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /mips_single_tb/U_MIPS_SINGLE/U_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /mips_single_tb/U_MIPS_SINGLE/U_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /mips_single_tb/U_MIPS_SINGLE/U_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /mips_single_tb/U_MIPS_SINGLE/U_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /mips_single_tb/U_MIPS_SINGLE/U_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /mips_single_tb/U_MIPS_SINGLE/U_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /mips_single_tb/U_MIPS_SINGLE/U_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 4  Instance: /mips_single_tb/U_MIPS_SINGLE/U_ALU
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -2 is not in bounds of NATURAL.
#    Time: 143 ns  Iteration: 8  Instance: /mips_single_tb/U_MIPS_SINGLE/U_ALU
add wave -position 11  sim:/mips_single_tb/U_MIPS_SINGLE/U_REG_FILE/reg_array(7)
add wave -position 12  sim:/mips_single_tb/U_MIPS_SINGLE/U_REG_FILE/reg_array(6)
add wave -position 13  sim:/mips_single_tb/U_MIPS_SINGLE/U_REG_FILE/reg_array(5)
add wave -position 14  sim:/mips_single_tb/U_MIPS_SINGLE/U_REG_FILE/reg_array(4)
add wave -position 15  sim:/mips_single_tb/U_MIPS_SINGLE/U_REG_FILE/reg_array(3)
add wave -position 16  sim:/mips_single_tb/U_MIPS_SINGLE/U_REG_FILE/reg_array(2)
add wave -position 17  sim:/mips_single_tb/U_MIPS_SINGLE/U_REG_FILE/reg_array(1)
add wave -position 18  sim:/mips_single_tb/U_MIPS_SINGLE/U_REG_FILE/reg_array(0)
add wave -position 11  sim:/mips_single_tb/U_MIPS_SINGLE/U_ALU/inA
add wave -position 12  sim:/mips_single_tb/U_MIPS_SINGLE/U_ALU/inB
restart
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /mips_single_tb/U_MIPS_SINGLE/U_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /mips_single_tb/U_MIPS_SINGLE/U_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /mips_single_tb/U_MIPS_SINGLE/U_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /mips_single_tb/U_MIPS_SINGLE/U_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /mips_single_tb/U_MIPS_SINGLE/U_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /mips_single_tb/U_MIPS_SINGLE/U_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /mips_single_tb/U_MIPS_SINGLE/U_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /mips_single_tb/U_MIPS_SINGLE/U_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /mips_single_tb/U_MIPS_SINGLE/U_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 3  Instance: /mips_single_tb/U_MIPS_SINGLE/U_ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 4  Instance: /mips_single_tb/U_MIPS_SINGLE/U_ALU
# ** Warning: (vsim-151) NUMERIC_STD.TO_INTEGER: Value -2 is not in bounds of NATURAL.
#    Time: 143 ns  Iteration: 8  Instance: /mips_single_tb/U_MIPS_SINGLE/U_ALU
