
centos-preinstalled/gencat:     file format elf32-littlearm


Disassembly of section .init:

00010bbc <.init>:
   10bbc:	push	{r3, lr}
   10bc0:	bl	10f2c <close@plt+0x164>
   10bc4:	pop	{r3, pc}

Disassembly of section .plt:

00010bc8 <calloc@plt-0x14>:
   10bc8:	push	{lr}		; (str lr, [sp, #-4]!)
   10bcc:	ldr	lr, [pc, #4]	; 10bd8 <calloc@plt-0x4>
   10bd0:	add	lr, pc, lr
   10bd4:	ldr	pc, [lr, #8]!
   10bd8:	andeq	r3, r1, r0, ror r3

00010bdc <calloc@plt>:
   10bdc:	add	ip, pc, #0, 12
   10be0:	add	ip, ip, #77824	; 0x13000
   10be4:	ldr	pc, [ip, #880]!	; 0x370

00010be8 <raise@plt>:
   10be8:	add	ip, pc, #0, 12
   10bec:	add	ip, ip, #77824	; 0x13000
   10bf0:	ldr	pc, [ip, #872]!	; 0x368

00010bf4 <__getdelim@plt>:
   10bf4:	add	ip, pc, #0, 12
   10bf8:	add	ip, ip, #77824	; 0x13000
   10bfc:	ldr	pc, [ip, #864]!	; 0x360

00010c00 <iconv_close@plt>:
   10c00:	add	ip, pc, #0, 12
   10c04:	add	ip, ip, #77824	; 0x13000
   10c08:	ldr	pc, [ip, #856]!	; 0x358

00010c0c <iconv@plt>:
   10c0c:	add	ip, pc, #0, 12
   10c10:	add	ip, ip, #77824	; 0x13000
   10c14:	ldr	pc, [ip, #848]!	; 0x350

00010c18 <strcmp@plt>:
   10c18:	add	ip, pc, #0, 12
   10c1c:	add	ip, ip, #77824	; 0x13000
   10c20:	ldr	pc, [ip, #840]!	; 0x348

00010c24 <strtol@plt>:
   10c24:	add	ip, pc, #0, 12
   10c28:	add	ip, ip, #77824	; 0x13000
   10c2c:	ldr	pc, [ip, #832]!	; 0x340

00010c30 <fopen@plt>:
   10c30:	add	ip, pc, #0, 12
   10c34:	add	ip, ip, #77824	; 0x13000
   10c38:	ldr	pc, [ip, #824]!	; 0x338

00010c3c <__dcgettext@plt>:
   10c3c:	add	ip, pc, #0, 12
   10c40:	add	ip, ip, #77824	; 0x13000
   10c44:	ldr	pc, [ip, #816]!	; 0x330

00010c48 <free@plt>:
   10c48:	add	ip, pc, #0, 12
   10c4c:	add	ip, ip, #77824	; 0x13000
   10c50:	ldr	pc, [ip, #808]!	; 0x328

00010c54 <memcpy@plt>:
   10c54:	add	ip, pc, #0, 12
   10c58:	add	ip, ip, #77824	; 0x13000
   10c5c:	ldr	pc, [ip, #800]!	; 0x320

00010c60 <_obstack_newchunk@plt>:
   10c60:	add	ip, pc, #0, 12
   10c64:	add	ip, ip, #77824	; 0x13000
   10c68:	ldr	pc, [ip, #792]!	; 0x318

00010c6c <dcgettext@plt>:
   10c6c:	add	ip, pc, #0, 12
   10c70:	add	ip, ip, #77824	; 0x13000
   10c74:	ldr	pc, [ip, #784]!	; 0x310

00010c78 <obstack_free@plt>:
   10c78:	add	ip, pc, #0, 12
   10c7c:	add	ip, ip, #77824	; 0x13000
   10c80:	ldr	pc, [ip, #776]!	; 0x308

00010c84 <_obstack_begin@plt>:
   10c84:	add	ip, pc, #0, 12
   10c88:	add	ip, ip, #77824	; 0x13000
   10c8c:	ldr	pc, [ip, #768]!	; 0x300

00010c90 <realloc@plt>:
   10c90:	add	ip, pc, #0, 12
   10c94:	add	ip, ip, #77824	; 0x13000
   10c98:	ldr	pc, [ip, #760]!	; 0x2f8

00010c9c <textdomain@plt>:
   10c9c:	add	ip, pc, #0, 12
   10ca0:	add	ip, ip, #77824	; 0x13000
   10ca4:	ldr	pc, [ip, #752]!	; 0x2f0

00010ca8 <error@plt>:
   10ca8:	add	ip, pc, #0, 12
   10cac:	add	ip, ip, #77824	; 0x13000
   10cb0:	ldr	pc, [ip, #744]!	; 0x2e8

00010cb4 <malloc@plt>:
   10cb4:	add	ip, pc, #0, 12
   10cb8:	add	ip, ip, #77824	; 0x13000
   10cbc:	ldr	pc, [ip, #736]!	; 0x2e0

00010cc0 <error_at_line@plt>:
   10cc0:	add	ip, pc, #0, 12
   10cc4:	add	ip, ip, #77824	; 0x13000
   10cc8:	ldr	pc, [ip, #728]!	; 0x2d8

00010ccc <iconv_open@plt>:
   10ccc:	add	ip, pc, #0, 12
   10cd0:	add	ip, ip, #77824	; 0x13000
   10cd4:	ldr	pc, [ip, #720]!	; 0x2d0

00010cd8 <__libc_start_main@plt>:
   10cd8:	add	ip, pc, #0, 12
   10cdc:	add	ip, ip, #77824	; 0x13000
   10ce0:	ldr	pc, [ip, #712]!	; 0x2c8

00010ce4 <__gmon_start__@plt>:
   10ce4:	add	ip, pc, #0, 12
   10ce8:	add	ip, ip, #77824	; 0x13000
   10cec:	ldr	pc, [ip, #704]!	; 0x2c0

00010cf0 <mempcpy@plt>:
   10cf0:	add	ip, pc, #0, 12
   10cf4:	add	ip, ip, #77824	; 0x13000
   10cf8:	ldr	pc, [ip, #696]!	; 0x2b8

00010cfc <__ctype_b_loc@plt>:
   10cfc:	add	ip, pc, #0, 12
   10d00:	add	ip, ip, #77824	; 0x13000
   10d04:	ldr	pc, [ip, #688]!	; 0x2b0

00010d08 <feof@plt>:
   10d08:	add	ip, pc, #0, 12
   10d0c:	add	ip, ip, #77824	; 0x13000
   10d10:	ldr	pc, [ip, #680]!	; 0x2a8

00010d14 <strlen@plt>:
   10d14:	add	ip, pc, #0, 12
   10d18:	add	ip, ip, #77824	; 0x13000
   10d1c:	ldr	pc, [ip, #672]!	; 0x2a0

00010d20 <fprintf@plt>:
   10d20:	add	ip, pc, #0, 12
   10d24:	add	ip, ip, #77824	; 0x13000
   10d28:	ldr	pc, [ip, #664]!	; 0x298

00010d2c <creat@plt>:
   10d2c:	add	ip, pc, #0, 12
   10d30:	add	ip, ip, #77824	; 0x13000
   10d34:	ldr	pc, [ip, #656]!	; 0x290

00010d38 <__errno_location@plt>:
   10d38:	add	ip, pc, #0, 12
   10d3c:	add	ip, ip, #77824	; 0x13000
   10d40:	ldr	pc, [ip, #648]!	; 0x288

00010d44 <memset@plt>:
   10d44:	add	ip, pc, #0, 12
   10d48:	add	ip, ip, #77824	; 0x13000
   10d4c:	ldr	pc, [ip, #640]!	; 0x280

00010d50 <argp_parse@plt>:
   10d50:	add	ip, pc, #0, 12
   10d54:	add	ip, ip, #77824	; 0x13000
   10d58:	ldr	pc, [ip, #632]!	; 0x278

00010d5c <write@plt>:
   10d5c:	add	ip, pc, #0, 12
   10d60:	add	ip, ip, #77824	; 0x13000
   10d64:	ldr	pc, [ip, #624]!	; 0x270

00010d68 <asprintf@plt>:
   10d68:	add	ip, pc, #0, 12
   10d6c:	add	ip, ip, #77824	; 0x13000
   10d70:	ldr	pc, [ip, #616]!	; 0x268

00010d74 <fclose@plt>:
   10d74:	add	ip, pc, #0, 12
   10d78:	add	ip, ip, #77824	; 0x13000
   10d7c:	ldr	pc, [ip, #608]!	; 0x260

00010d80 <setlocale@plt>:
   10d80:	add	ip, pc, #0, 12
   10d84:	add	ip, ip, #77824	; 0x13000
   10d88:	ldr	pc, [ip, #600]!	; 0x258

00010d8c <wcslen@plt>:
   10d8c:	add	ip, pc, #0, 12
   10d90:	add	ip, ip, #77824	; 0x13000
   10d94:	ldr	pc, [ip, #592]!	; 0x250

00010d98 <nl_langinfo@plt>:
   10d98:	add	ip, pc, #0, 12
   10d9c:	add	ip, ip, #77824	; 0x13000
   10da0:	ldr	pc, [ip, #584]!	; 0x248

00010da4 <__open_catalog@plt>:
   10da4:	add	ip, pc, #0, 12
   10da8:	add	ip, ip, #77824	; 0x13000
   10dac:	ldr	pc, [ip, #576]!	; 0x240

00010db0 <strncmp@plt>:
   10db0:	add	ip, pc, #0, 12
   10db4:	add	ip, ip, #77824	; 0x13000
   10db8:	ldr	pc, [ip, #568]!	; 0x238

00010dbc <abort@plt>:
   10dbc:	add	ip, pc, #0, 12
   10dc0:	add	ip, ip, #77824	; 0x13000
   10dc4:	ldr	pc, [ip, #560]!	; 0x230

00010dc8 <close@plt>:
   10dc8:	add	ip, pc, #0, 12
   10dcc:	add	ip, ip, #77824	; 0x13000
   10dd0:	ldr	pc, [ip, #552]!	; 0x228

Disassembly of section .text:

00010dd4 <.text>:
   10dd4:	movw	r3, #16444	; 0x403c
   10dd8:	movt	r3, #2
   10ddc:	push	{r4, r5, r6, lr}
   10de0:	mov	r5, r1
   10de4:	sub	sp, sp, #16
   10de8:	mov	r4, r0
   10dec:	movw	r1, #13728	; 0x35a0
   10df0:	mov	r0, #6
   10df4:	movt	r1, #1
   10df8:	movw	r2, #4228	; 0x1084
   10dfc:	movw	r6, #16456	; 0x4048
   10e00:	movt	r2, #1
   10e04:	movt	r6, #2
   10e08:	str	r2, [r3]
   10e0c:	bl	10d80 <setlocale@plt>
   10e10:	movw	r0, #16448	; 0x4040
   10e14:	movt	r0, #2
   10e18:	bl	10c9c <textdomain@plt>
   10e1c:	mov	r3, #0
   10e20:	add	ip, sp, #12
   10e24:	str	r3, [sp, #4]
   10e28:	mov	r1, r4
   10e2c:	mov	r2, r5
   10e30:	movw	r0, #16388	; 0x4004
   10e34:	str	ip, [sp]
   10e38:	movt	r0, #2
   10e3c:	bl	10d50 <argp_parse@plt>
   10e40:	ldr	r3, [r6, #8]
   10e44:	cmp	r3, #0
   10e48:	beq	10ecc <close@plt+0x104>
   10e4c:	movw	r1, #13780	; 0x35d4
   10e50:	mov	r0, #0
   10e54:	movt	r1, #1
   10e58:	bl	10d80 <setlocale@plt>
   10e5c:	ldr	r3, [sp, #12]
   10e60:	cmp	r4, r3
   10e64:	ble	10eb8 <close@plt+0xf0>
   10e68:	mov	r0, #0
   10e6c:	ldr	r1, [r5, r3, lsl #2]
   10e70:	bl	11c18 <close@plt+0xe50>
   10e74:	ldr	r3, [sp, #12]
   10e78:	add	r3, r3, #1
   10e7c:	str	r3, [sp, #12]
   10e80:	cmp	r4, r3
   10e84:	bgt	10e6c <close@plt+0xa4>
   10e88:	cmp	r0, #0
   10e8c:	beq	10e9c <close@plt+0xd4>
   10e90:	ldr	r1, [r6, #8]
   10e94:	ldr	r2, [r6]
   10e98:	bl	11338 <close@plt+0x570>
   10e9c:	movw	r3, #16432	; 0x4030
   10ea0:	movt	r3, #2
   10ea4:	ldr	r0, [r3]
   10ea8:	adds	r0, r0, #0
   10eac:	movne	r0, #1
   10eb0:	add	sp, sp, #16
   10eb4:	pop	{r4, r5, r6, pc}
   10eb8:	movw	r1, #14496	; 0x38a0
   10ebc:	mov	r0, #0
   10ec0:	movt	r1, #1
   10ec4:	bl	11c18 <close@plt+0xe50>
   10ec8:	b	10e88 <close@plt+0xc0>
   10ecc:	ldr	r3, [sp, #12]
   10ed0:	cmp	r4, r3
   10ed4:	addgt	r2, r3, #1
   10ed8:	strgt	r2, [sp, #12]
   10edc:	ldrgt	r3, [r5, r3, lsl #2]
   10ee0:	movwle	r3, #14496	; 0x38a0
   10ee4:	movtle	r3, #1
   10ee8:	str	r3, [r6, #8]
   10eec:	b	10e4c <close@plt+0x84>
   10ef0:	mov	fp, #0
   10ef4:	mov	lr, #0
   10ef8:	pop	{r1}		; (ldr r1, [sp], #4)
   10efc:	mov	r2, sp
   10f00:	push	{r2}		; (str r2, [sp, #-4]!)
   10f04:	push	{r0}		; (str r0, [sp, #-4]!)
   10f08:	ldr	ip, [pc, #16]	; 10f20 <close@plt+0x158>
   10f0c:	push	{ip}		; (str ip, [sp, #-4]!)
   10f10:	ldr	r0, [pc, #12]	; 10f24 <close@plt+0x15c>
   10f14:	ldr	r3, [pc, #12]	; 10f28 <close@plt+0x160>
   10f18:	bl	10cd8 <__libc_start_main@plt>
   10f1c:	bl	10dbc <abort@plt>
   10f20:	andeq	r3, r1, r0, asr #3
   10f24:	ldrdeq	r0, [r1], -r4
   10f28:	andeq	r3, r1, ip, asr r1
   10f2c:	ldr	r3, [pc, #20]	; 10f48 <close@plt+0x180>
   10f30:	ldr	r2, [pc, #20]	; 10f4c <close@plt+0x184>
   10f34:	add	r3, pc, r3
   10f38:	ldr	r2, [r3, r2]
   10f3c:	cmp	r2, #0
   10f40:	bxeq	lr
   10f44:	b	10ce4 <__gmon_start__@plt>
   10f48:	andeq	r3, r1, ip
   10f4c:	strheq	r0, [r0], -r4
   10f50:	push	{r3, lr}
   10f54:	movw	r0, #16424	; 0x4028
   10f58:	ldr	r3, [pc, #36]	; 10f84 <close@plt+0x1bc>
   10f5c:	movt	r0, #2
   10f60:	rsb	r3, r0, r3
   10f64:	cmp	r3, #6
   10f68:	popls	{r3, pc}
   10f6c:	movw	r3, #0
   10f70:	movt	r3, #0
   10f74:	cmp	r3, #0
   10f78:	popeq	{r3, pc}
   10f7c:	blx	r3
   10f80:	pop	{r3, pc}
   10f84:	andeq	r4, r2, fp, lsr #32
   10f88:	push	{r3, lr}
   10f8c:	movw	r0, #16424	; 0x4028
   10f90:	movw	r3, #16424	; 0x4028
   10f94:	movt	r0, #2
   10f98:	movt	r3, #2
   10f9c:	rsb	r3, r0, r3
   10fa0:	asr	r3, r3, #2
   10fa4:	add	r3, r3, r3, lsr #31
   10fa8:	asrs	r1, r3, #1
   10fac:	popeq	{r3, pc}
   10fb0:	movw	r2, #0
   10fb4:	movt	r2, #0
   10fb8:	cmp	r2, #0
   10fbc:	popeq	{r3, pc}
   10fc0:	blx	r2
   10fc4:	pop	{r3, pc}
   10fc8:	push	{r4, lr}
   10fcc:	movw	r4, #16453	; 0x4045
   10fd0:	movt	r4, #2
   10fd4:	ldrb	r3, [r4]
   10fd8:	cmp	r3, #0
   10fdc:	popne	{r4, pc}
   10fe0:	bl	10f50 <close@plt+0x188>
   10fe4:	mov	r3, #1
   10fe8:	strb	r3, [r4]
   10fec:	pop	{r4, pc}
   10ff0:	movw	r0, #15940	; 0x3e44
   10ff4:	movt	r0, #2
   10ff8:	push	{r3, lr}
   10ffc:	ldr	r3, [r0]
   11000:	cmp	r3, #0
   11004:	beq	1101c <close@plt+0x254>
   11008:	movw	r3, #0
   1100c:	movt	r3, #0
   11010:	cmp	r3, #0
   11014:	beq	1101c <close@plt+0x254>
   11018:	blx	r3
   1101c:	pop	{r3, lr}
   11020:	b	10f88 <close@plt+0x1c0>
   11024:	cmp	r0, #72	; 0x48
   11028:	mov	r3, r0
   1102c:	beq	11070 <close@plt+0x2a8>
   11030:	cmp	r0, #111	; 0x6f
   11034:	beq	1105c <close@plt+0x294>
   11038:	cmp	r0, #1
   1103c:	beq	11048 <close@plt+0x280>
   11040:	mov	r0, #7
   11044:	bx	lr
   11048:	movw	r2, #16456	; 0x4048
   1104c:	movt	r2, #2
   11050:	mov	r0, #0
   11054:	str	r3, [r2, #4]
   11058:	bx	lr
   1105c:	movw	r3, #16456	; 0x4048
   11060:	movt	r3, #2
   11064:	mov	r0, #0
   11068:	str	r1, [r3, #8]
   1106c:	bx	lr
   11070:	movw	r3, #16456	; 0x4048
   11074:	movt	r3, #2
   11078:	mov	r0, #0
   1107c:	str	r1, [r3]
   11080:	bx	lr
   11084:	bx	lr
   11088:	push	{r4, lr}
   1108c:	movw	r1, #13404	; 0x345c
   11090:	movw	r2, #13420	; 0x346c
   11094:	movt	r1, #1
   11098:	movt	r2, #1
   1109c:	movw	r3, #13432	; 0x3478
   110a0:	movt	r3, #1
   110a4:	mov	r4, r0
   110a8:	bl	10d20 <fprintf@plt>
   110ac:	mov	r2, #5
   110b0:	movw	r1, #13440	; 0x3480
   110b4:	mov	r0, #0
   110b8:	movt	r1, #1
   110bc:	bl	10c6c <dcgettext@plt>
   110c0:	movw	r2, #13640	; 0x3548
   110c4:	movt	r2, #1
   110c8:	mov	r1, r0
   110cc:	mov	r0, r4
   110d0:	bl	10d20 <fprintf@plt>
   110d4:	mov	r2, #5
   110d8:	movw	r1, #13648	; 0x3550
   110dc:	mov	r0, #0
   110e0:	movt	r1, #1
   110e4:	bl	10c6c <dcgettext@plt>
   110e8:	movw	r2, #13664	; 0x3560
   110ec:	movt	r2, #1
   110f0:	mov	r1, r0
   110f4:	mov	r0, r4
   110f8:	pop	{r4, lr}
   110fc:	b	10d20 <fprintf@plt>
   11100:	mov	r3, #4
   11104:	movt	r3, #512	; 0x200
   11108:	push	{r4, lr}
   1110c:	cmp	r0, r3
   11110:	sub	sp, sp, #8
   11114:	mov	r4, #0
   11118:	movne	r0, r1
   1111c:	str	r4, [sp, #4]
   11120:	bne	11158 <close@plt+0x390>
   11124:	mov	r2, #5
   11128:	movw	r1, #13680	; 0x3570
   1112c:	mov	r0, r4
   11130:	movt	r1, #1
   11134:	bl	10c6c <dcgettext@plt>
   11138:	movw	r2, #13732	; 0x35a4
   1113c:	movt	r2, #1
   11140:	mov	r1, r0
   11144:	add	r0, sp, #4
   11148:	bl	10d68 <asprintf@plt>
   1114c:	cmp	r0, r4
   11150:	ldrge	r0, [sp, #4]
   11154:	movlt	r0, r4
   11158:	add	sp, sp, #8
   1115c:	pop	{r4, pc}
   11160:	push	{r4, r5, r6, r7, lr}
   11164:	subs	r5, r0, #0
   11168:	sub	sp, sp, #60	; 0x3c
   1116c:	mov	r4, r1
   11170:	mov	r6, r2
   11174:	mov	r7, r3
   11178:	beq	112a8 <close@plt+0x4e0>
   1117c:	mov	r1, r5
   11180:	movw	r0, #13784	; 0x35d8
   11184:	movt	r0, #1
   11188:	bl	10ccc <iconv_open@plt>
   1118c:	movw	r1, #13784	; 0x35d8
   11190:	movt	r1, #1
   11194:	str	r0, [r4]
   11198:	mov	r0, r5
   1119c:	bl	10ccc <iconv_open@plt>
   111a0:	str	r0, [r6]
   111a4:	ldr	r2, [r4]
   111a8:	cmn	r2, #1
   111ac:	beq	11264 <close@plt+0x49c>
   111b0:	cmn	r0, #1
   111b4:	beq	11264 <close@plt+0x49c>
   111b8:	mov	r0, r2
   111bc:	add	r3, sp, #40	; 0x28
   111c0:	add	r1, sp, #16
   111c4:	str	r3, [sp]
   111c8:	add	r2, sp, #24
   111cc:	add	r3, sp, #32
   111d0:	mov	lr, #92	; 0x5c
   111d4:	mov	ip, #0
   111d8:	strb	lr, [sp, #8]
   111dc:	add	lr, sp, #8
   111e0:	strb	ip, [sp, #9]
   111e4:	mov	ip, #2
   111e8:	str	lr, [sp, #16]
   111ec:	add	lr, sp, #48	; 0x30
   111f0:	str	ip, [sp, #24]
   111f4:	mov	ip, #8
   111f8:	str	lr, [sp, #32]
   111fc:	str	ip, [sp, #40]	; 0x28
   11200:	bl	10c0c <iconv@plt>
   11204:	ldr	r3, [sp, #24]
   11208:	cmp	r3, #0
   1120c:	bne	1122c <close@plt+0x464>
   11210:	ldr	r0, [sp, #40]	; 0x28
   11214:	cmp	r0, #0
   11218:	bne	1122c <close@plt+0x464>
   1121c:	ldr	r3, [sp, #48]	; 0x30
   11220:	str	r3, [r7]
   11224:	add	sp, sp, #60	; 0x3c
   11228:	pop	{r4, r5, r6, r7, pc}
   1122c:	mov	r2, #5
   11230:	movw	r1, #13828	; 0x3604
   11234:	mov	r0, #0
   11238:	movt	r1, #1
   1123c:	bl	10c6c <dcgettext@plt>
   11240:	mov	r2, r0
   11244:	mov	r0, #0
   11248:	mov	r1, r0
   1124c:	bl	10ca8 <error@plt>
   11250:	mov	r3, #92	; 0x5c
   11254:	mov	r0, #0
   11258:	str	r3, [r7]
   1125c:	add	sp, sp, #60	; 0x3c
   11260:	pop	{r4, r5, r6, r7, pc}
   11264:	mov	r2, #5
   11268:	movw	r1, #13792	; 0x35e0
   1126c:	mov	r0, #0
   11270:	movt	r1, #1
   11274:	bl	10c6c <dcgettext@plt>
   11278:	mov	r2, r0
   1127c:	mov	r0, #0
   11280:	mov	r1, r0
   11284:	bl	10ca8 <error@plt>
   11288:	ldr	r0, [r4]
   1128c:	cmn	r0, #1
   11290:	moveq	r0, #1
   11294:	beq	11224 <close@plt+0x45c>
   11298:	bl	10c00 <iconv_close@plt>
   1129c:	mov	r0, #1
   112a0:	add	sp, sp, #60	; 0x3c
   112a4:	pop	{r4, r5, r6, r7, pc}
   112a8:	movw	r1, #13728	; 0x35a0
   112ac:	mov	r0, #6
   112b0:	movt	r1, #1
   112b4:	bl	10d80 <setlocale@plt>
   112b8:	mov	r0, #14
   112bc:	bl	10d98 <nl_langinfo@plt>
   112c0:	movw	r1, #13780	; 0x35d4
   112c4:	movt	r1, #1
   112c8:	mov	r5, r0
   112cc:	mov	r0, #6
   112d0:	bl	10d80 <setlocale@plt>
   112d4:	b	1117c <close@plt+0x3b4>
   112d8:	push	{r3, r4, r5, lr}
   112dc:	mov	r5, r0
   112e0:	ldr	r3, [r0]
   112e4:	add	r4, r1, #1
   112e8:	cmp	r3, #0
   112ec:	bne	11300 <close@plt+0x538>
   112f0:	b	11314 <close@plt+0x54c>
   112f4:	ldr	r3, [r3, #28]
   112f8:	cmp	r3, #0
   112fc:	beq	11314 <close@plt+0x54c>
   11300:	ldr	r2, [r3]
   11304:	cmp	r4, r2
   11308:	bne	112f4 <close@plt+0x52c>
   1130c:	mov	r0, r3
   11310:	pop	{r3, r4, r5, pc}
   11314:	mov	r1, #32
   11318:	mov	r0, #1
   1131c:	bl	13070 <close@plt+0x22a8>
   11320:	ldr	r3, [r5]
   11324:	mov	r2, r0
   11328:	str	r4, [r2]
   1132c:	str	r2, [r5]
   11330:	str	r3, [r2, #28]
   11334:	pop	{r3, r4, r5, pc}
   11338:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1133c:	add	fp, sp, #32
   11340:	sub	sp, sp, #124	; 0x7c
   11344:	movw	r3, #16456	; 0x4048
   11348:	movt	r3, #2
   1134c:	str	r0, [fp, #-124]	; 0xffffff84
   11350:	ldr	r4, [r3, #4]
   11354:	str	r1, [fp, #-116]	; 0xffffff8c
   11358:	cmp	r4, #0
   1135c:	str	r2, [fp, #-120]	; 0xffffff88
   11360:	beq	118ec <close@plt+0xb24>
   11364:	sub	r0, fp, #80	; 0x50
   11368:	str	r0, [fp, #-104]	; 0xffffff98
   1136c:	ldr	r3, [fp, #-124]	; 0xffffff84
   11370:	mvn	r0, #0
   11374:	mov	r7, r0
   11378:	str	r0, [fp, #-112]	; 0xffffff90
   1137c:	str	r0, [fp, #-100]	; 0xffffff9c
   11380:	ldr	r2, [r3, #8]
   11384:	movw	r3, #52429	; 0xcccd
   11388:	movt	r3, #52428	; 0xcccc
   1138c:	umull	r1, r3, r3, r2
   11390:	lsr	r4, r3, #2
   11394:	add	r4, r4, #1
   11398:	lsl	r3, r4, #2
   1139c:	str	r3, [fp, #-96]	; 0xffffffa0
   113a0:	ldr	r0, [fp, #-96]	; 0xffffffa0
   113a4:	str	sp, [fp, #-108]	; 0xffffff94
   113a8:	add	r3, r0, #10
   113ac:	bic	r3, r3, #7
   113b0:	bic	r2, r3, #4080	; 0xff0
   113b4:	bic	r2, r2, #15
   113b8:	sub	r2, sp, r2
   113bc:	b	113cc <close@plt+0x604>
   113c0:	sub	sp, sp, #4096	; 0x1000
   113c4:	mov	r0, #0
   113c8:	str	r0, [sp, #4092]	; 0xffc
   113cc:	mov	r1, sp
   113d0:	cmp	r1, r2
   113d4:	bne	113c0 <close@plt+0x5f8>
   113d8:	ubfx	r3, r3, #0, #12
   113dc:	cmp	r3, #0
   113e0:	beq	113f4 <close@plt+0x62c>
   113e4:	sub	sp, sp, r3
   113e8:	sub	r3, r3, #4
   113ec:	mov	r1, #0
   113f0:	str	r1, [sp, r3]
   113f4:	add	sl, sp, #16
   113f8:	ldr	r2, [fp, #-96]	; 0xffffffa0
   113fc:	mov	r1, #0
   11400:	mov	r5, #1
   11404:	mov	r0, sl
   11408:	bl	10d44 <memset@plt>
   1140c:	ldr	r2, [fp, #-124]	; 0xffffff84
   11410:	ldr	r8, [r2]
   11414:	cmp	r8, #0
   11418:	beq	11478 <close@plt+0x6b0>
   1141c:	ldr	r6, [r8, #8]
   11420:	cmp	r6, #0
   11424:	beq	1146c <close@plt+0x6a4>
   11428:	ldr	r9, [r8]
   1142c:	ldr	r0, [r6]
   11430:	mov	r1, r4
   11434:	mul	r0, r0, r9
   11438:	bl	133b0 <close@plt+0x25e8>
   1143c:	ldr	r3, [sl, r1, lsl #2]
   11440:	add	r3, r3, #1
   11444:	str	r3, [sl, r1, lsl #2]
   11448:	cmp	r3, r5
   1144c:	bls	11460 <close@plt+0x698>
   11450:	mul	r2, r4, r3
   11454:	mov	r5, r3
   11458:	cmp	r2, r7
   1145c:	bhi	1146c <close@plt+0x6a4>
   11460:	ldr	r6, [r6, #20]
   11464:	cmp	r6, #0
   11468:	bne	1142c <close@plt+0x664>
   1146c:	ldr	r8, [r8, #28]
   11470:	cmp	r8, #0
   11474:	bne	1141c <close@plt+0x654>
   11478:	mul	r3, r4, r5
   1147c:	cmp	r3, r7
   11480:	strls	r4, [fp, #-100]	; 0xffffff9c
   11484:	add	r4, r4, #1
   11488:	strls	r5, [fp, #-112]	; 0xffffff90
   1148c:	movls	r7, r3
   11490:	cmp	r7, r4
   11494:	ldr	r3, [fp, #-96]	; 0xffffffa0
   11498:	add	r3, r3, #4
   1149c:	str	r3, [fp, #-96]	; 0xffffffa0
   114a0:	ldr	sp, [fp, #-108]	; 0xffffff94
   114a4:	bcs	113a0 <close@plt+0x5d8>
   114a8:	ldr	r0, [fp, #-100]	; 0xffffff9c
   114ac:	mov	r1, #0
   114b0:	cmn	r0, #1
   114b4:	moveq	r3, #1
   114b8:	streq	r3, [fp, #-112]	; 0xffffff90
   114bc:	streq	r3, [fp, #-100]	; 0xffffff9c
   114c0:	moveq	r0, r3
   114c4:	ldr	r3, [fp, #-112]	; 0xffffff90
   114c8:	ldr	r2, [fp, #-112]	; 0xffffff90
   114cc:	mul	r0, r0, r3
   114d0:	movw	r3, #2270	; 0x8de
   114d4:	movt	r3, #38404	; 0x9604
   114d8:	str	r3, [fp, #-92]	; 0xffffffa4
   114dc:	str	r2, [fp, #-84]	; 0xffffffac
   114e0:	str	r0, [fp, #-128]	; 0xffffff80
   114e4:	ldr	r0, [fp, #-100]	; 0xffffff9c
   114e8:	ldr	r3, [fp, #-128]	; 0xffffff80
   114ec:	str	r0, [fp, #-88]	; 0xffffffa8
   114f0:	ldr	r0, [fp, #-128]	; 0xffffff80
   114f4:	lsl	r3, r3, #1
   114f8:	str	r3, [fp, #-132]	; 0xffffff7c
   114fc:	add	r3, r3, r0
   11500:	lsl	r3, r3, #2
   11504:	str	r3, [fp, #-108]	; 0xffffff94
   11508:	add	r4, r3, #14
   1150c:	bic	r3, r4, #7
   11510:	bic	r2, r3, #4080	; 0xff0
   11514:	bic	r2, r2, #15
   11518:	sub	r2, sp, r2
   1151c:	b	11528 <close@plt+0x760>
   11520:	sub	sp, sp, #4096	; 0x1000
   11524:	str	r1, [sp, #4092]	; 0xffc
   11528:	mov	r0, sp
   1152c:	cmp	r0, r2
   11530:	bne	11520 <close@plt+0x758>
   11534:	ubfx	r3, r3, #0, #12
   11538:	cmp	r3, #0
   1153c:	beq	11550 <close@plt+0x788>
   11540:	sub	sp, sp, r3
   11544:	sub	r3, r3, #4
   11548:	mov	r2, #0
   1154c:	str	r2, [sp, r3]
   11550:	add	r6, sp, #16
   11554:	mov	r1, #0
   11558:	ldr	r2, [fp, #-108]	; 0xffffff94
   1155c:	mov	r0, r6
   11560:	bl	10d44 <memset@plt>
   11564:	bic	r3, r4, #7
   11568:	bic	r2, r3, #4080	; 0xff0
   1156c:	mov	r1, #0
   11570:	bic	r2, r2, #15
   11574:	sub	r2, sp, r2
   11578:	b	11584 <close@plt+0x7bc>
   1157c:	sub	sp, sp, #4096	; 0x1000
   11580:	str	r1, [sp, #4092]	; 0xffc
   11584:	mov	r0, sp
   11588:	cmp	r0, r2
   1158c:	bne	1157c <close@plt+0x7b4>
   11590:	ubfx	r3, r3, #0, #12
   11594:	cmp	r3, #0
   11598:	beq	115ac <close@plt+0x7e4>
   1159c:	sub	sp, sp, r3
   115a0:	sub	r3, r3, #4
   115a4:	mov	r2, #0
   115a8:	str	r2, [sp, r3]
   115ac:	mov	r1, #0
   115b0:	movw	r0, #3144	; 0xc48
   115b4:	movt	r0, #1
   115b8:	str	r0, [sp]
   115bc:	mov	r2, r1
   115c0:	movw	r3, #3252	; 0xcb4
   115c4:	ldr	r0, [fp, #-104]	; 0xffffff98
   115c8:	movt	r3, #1
   115cc:	bl	10c84 <_obstack_begin@plt>
   115d0:	ldr	r3, [fp, #-124]	; 0xffffff84
   115d4:	ldr	r3, [r3]
   115d8:	str	r3, [fp, #-96]	; 0xffffffa0
   115dc:	add	r3, sp, #16
   115e0:	str	r3, [fp, #-112]	; 0xffffff90
   115e4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   115e8:	cmp	r3, #0
   115ec:	beq	116fc <close@plt+0x934>
   115f0:	ldr	r0, [fp, #-100]	; 0xffffff9c
   115f4:	ldr	r3, [fp, #-96]	; 0xffffffa0
   115f8:	add	r4, r0, r0, lsl #1
   115fc:	rsb	r5, r4, r4, lsl #30
   11600:	lsl	r9, r4, #2
   11604:	lsl	r5, r5, #2
   11608:	ldr	sl, [r3, #8]
   1160c:	cmp	sl, #0
   11610:	beq	116ec <close@plt+0x924>
   11614:	ldr	r3, [fp, #-96]	; 0xffffffa0
   11618:	ldr	r0, [sl]
   1161c:	ldr	r1, [fp, #-100]	; 0xffffff9c
   11620:	ldr	r7, [r3]
   11624:	mul	r0, r0, r7
   11628:	bl	133b0 <close@plt+0x25e8>
   1162c:	add	r3, r1, r1, lsl #1
   11630:	ldr	r2, [r6, r3, lsl #2]
   11634:	add	r1, r6, r3, lsl #2
   11638:	cmp	r2, #0
   1163c:	beq	11668 <close@plt+0x8a0>
   11640:	add	r0, r3, r4
   11644:	add	r2, r6, r0, lsl #2
   11648:	b	11650 <close@plt+0x888>
   1164c:	add	r0, r0, r4
   11650:	mov	r1, r2
   11654:	add	r2, r2, r9
   11658:	mov	r3, r0
   1165c:	ldr	ip, [r2, r5]
   11660:	cmp	ip, #0
   11664:	bne	1164c <close@plt+0x884>
   11668:	add	r3, r3, #1
   1166c:	str	r7, [r1]
   11670:	ldm	sl, {r1, r8}
   11674:	ldr	r2, [fp, #-68]	; 0xffffffbc
   11678:	add	ip, r6, r3, lsl #2
   1167c:	ldr	lr, [fp, #-72]	; 0xffffffb8
   11680:	str	r1, [r6, r3, lsl #2]
   11684:	mov	r0, r8
   11688:	rsb	lr, lr, r2
   1168c:	str	lr, [ip, #4]
   11690:	str	r2, [fp, #-136]	; 0xffffff78
   11694:	bl	10d14 <strlen@plt>
   11698:	ldr	r2, [fp, #-136]	; 0xffffff78
   1169c:	ldr	lr, [fp, #-64]	; 0xffffffc0
   116a0:	add	r1, r0, #1
   116a4:	mov	r7, r0
   116a8:	add	ip, r2, r1
   116ac:	cmp	lr, ip
   116b0:	bcc	11a70 <close@plt+0xca8>
   116b4:	mov	r0, r2
   116b8:	mov	r1, r8
   116bc:	mov	r2, r7
   116c0:	bl	10c54 <memcpy@plt>
   116c4:	ldr	r2, [fp, #-68]	; 0xffffffbc
   116c8:	mov	r0, #0
   116cc:	add	r1, r2, r7
   116d0:	add	r1, r1, #1
   116d4:	str	r1, [fp, #-68]	; 0xffffffbc
   116d8:	strb	r0, [r2, r7]
   116dc:	ldr	sl, [sl, #20]
   116e0:	cmp	sl, #0
   116e4:	bne	11614 <close@plt+0x84c>
   116e8:	ldr	r3, [fp, #-96]	; 0xffffffa0
   116ec:	ldr	r3, [r3, #28]
   116f0:	cmp	r3, #0
   116f4:	str	r3, [fp, #-96]	; 0xffffffa0
   116f8:	bne	11608 <close@plt+0x840>
   116fc:	ldr	r2, [fp, #-68]	; 0xffffffbc
   11700:	ldr	r5, [fp, #-72]	; 0xffffffb8
   11704:	cmp	r2, r5
   11708:	rsb	r7, r5, r2
   1170c:	beq	11b58 <close@plt+0xd90>
   11710:	ldr	r3, [fp, #-56]	; 0xffffffc8
   11714:	ldr	r1, [fp, #-76]	; 0xffffffb4
   11718:	add	r0, r2, r3
   1171c:	ldr	r2, [fp, #-64]	; 0xffffffc0
   11720:	bic	r3, r0, r3
   11724:	str	r3, [fp, #-68]	; 0xffffffbc
   11728:	rsb	r0, r1, r3
   1172c:	rsb	r1, r1, r2
   11730:	cmp	r0, r1
   11734:	ldr	r1, [fp, #-132]	; 0xffffff7c
   11738:	ldr	r0, [fp, #-128]	; 0xffffff80
   1173c:	movgt	r3, r2
   11740:	strgt	r2, [fp, #-68]	; 0xffffffbc
   11744:	add	r2, r1, r0
   11748:	str	r3, [fp, #-72]	; 0xffffffb8
   1174c:	cmp	r2, #0
   11750:	beq	11778 <close@plt+0x9b0>
   11754:	ldr	r1, [fp, #-112]	; 0xffffff90
   11758:	mov	r3, #0
   1175c:	ldr	r0, [fp, #-108]	; 0xffffff94
   11760:	ldr	r2, [r6, r3]
   11764:	rev	r2, r2
   11768:	str	r2, [r1, r3]
   1176c:	add	r3, r3, #4
   11770:	cmp	r0, r3
   11774:	bne	11760 <close@plt+0x998>
   11778:	ldr	r1, [fp, #-116]	; 0xffffff8c
   1177c:	ldrb	r3, [r1]
   11780:	cmp	r3, #45	; 0x2d
   11784:	bne	11aa0 <close@plt+0xcd8>
   11788:	ldr	r2, [fp, #-116]	; 0xffffff8c
   1178c:	ldrb	r3, [r2, #1]
   11790:	cmp	r3, #0
   11794:	bne	11aa0 <close@plt+0xcd8>
   11798:	sub	r1, fp, #92	; 0x5c
   1179c:	mov	r2, #12
   117a0:	mov	r0, #1
   117a4:	bl	10d5c <write@plt>
   117a8:	mov	r1, r6
   117ac:	ldr	r2, [fp, #-108]	; 0xffffff94
   117b0:	mov	r0, #1
   117b4:	bl	10d5c <write@plt>
   117b8:	ldr	r1, [fp, #-112]	; 0xffffff90
   117bc:	ldr	r2, [fp, #-108]	; 0xffffff94
   117c0:	mov	r0, #1
   117c4:	bl	10d5c <write@plt>
   117c8:	mov	r1, r5
   117cc:	mov	r2, r7
   117d0:	mov	r0, #1
   117d4:	bl	10d5c <write@plt>
   117d8:	ldr	r3, [fp, #-120]	; 0xffffff88
   117dc:	cmp	r3, #0
   117e0:	beq	11a98 <close@plt+0xcd0>
   117e4:	ldrb	r3, [r3]
   117e8:	cmp	r3, #45	; 0x2d
   117ec:	bne	11b1c <close@plt+0xd54>
   117f0:	ldr	r0, [fp, #-120]	; 0xffffff88
   117f4:	ldrb	r3, [r0, #1]
   117f8:	cmp	r3, #0
   117fc:	bne	11b1c <close@plt+0xd54>
   11800:	movw	r6, #16440	; 0x4038
   11804:	movt	r6, #2
   11808:	ldr	r5, [r6]
   1180c:	ldr	r1, [fp, #-124]	; 0xffffff84
   11810:	ldr	r9, [r1]
   11814:	cmp	r9, #0
   11818:	beq	11a84 <close@plt+0xcbc>
   1181c:	movw	r8, #14704	; 0x3970
   11820:	movw	r7, #13728	; 0x35a0
   11824:	movt	r8, #1
   11828:	movt	r7, #1
   1182c:	mov	r2, #1
   11830:	ldr	r3, [r9, #24]
   11834:	cmp	r3, #0
   11838:	beq	11874 <close@plt+0xaac>
   1183c:	ldr	r0, [r9]
   11840:	cmp	r2, #0
   11844:	movw	r1, #13944	; 0x3678
   11848:	movt	r1, #1
   1184c:	sub	r0, r0, #1
   11850:	str	r0, [sp]
   11854:	ldr	ip, [r9, #16]
   11858:	moveq	r2, r8
   1185c:	movne	r2, r7
   11860:	mov	r0, r5
   11864:	str	ip, [sp, #4]
   11868:	ldr	ip, [r9, #20]
   1186c:	str	ip, [sp, #8]
   11870:	bl	10d20 <fprintf@plt>
   11874:	ldr	r4, [r9, #8]
   11878:	cmp	r4, #0
   1187c:	beq	118d8 <close@plt+0xb10>
   11880:	ldr	r3, [r4, #16]
   11884:	cmp	r3, #0
   11888:	beq	118cc <close@plt+0xb04>
   1188c:	ldr	r2, [r9, #24]
   11890:	ldr	ip, [r4]
   11894:	cmp	r2, #0
   11898:	ldreq	r2, [r9]
   1189c:	movweq	r1, #13980	; 0x369c
   118a0:	str	ip, [sp]
   118a4:	movwne	r1, #14024	; 0x36c8
   118a8:	ldr	ip, [r4, #8]
   118ac:	moveq	r0, r5
   118b0:	movteq	r1, #1
   118b4:	movne	r0, r5
   118b8:	movtne	r1, #1
   118bc:	str	ip, [sp, #4]
   118c0:	ldr	ip, [r4, #12]
   118c4:	str	ip, [sp, #8]
   118c8:	bl	10d20 <fprintf@plt>
   118cc:	ldr	r4, [r4, #20]
   118d0:	cmp	r4, #0
   118d4:	bne	11880 <close@plt+0xab8>
   118d8:	ldr	r9, [r9, #28]
   118dc:	cmp	r9, #0
   118e0:	beq	11a84 <close@plt+0xcbc>
   118e4:	mov	r2, #0
   118e8:	b	11830 <close@plt+0xa68>
   118ec:	sub	r1, fp, #80	; 0x50
   118f0:	str	r1, [fp, #-104]	; 0xffffff98
   118f4:	ldr	r0, [fp, #-116]	; 0xffffff8c
   118f8:	mov	r1, r4
   118fc:	mov	r2, r4
   11900:	ldr	r3, [fp, #-104]	; 0xffffff98
   11904:	bl	10da4 <__open_catalog@plt>
   11908:	cmp	r0, #0
   1190c:	bne	11a3c <close@plt+0xc74>
   11910:	ldr	r3, [fp, #-76]	; 0xffffffb4
   11914:	ldr	r1, [fp, #-72]	; 0xffffffb8
   11918:	mul	r2, r3, r1
   1191c:	cmp	r2, #0
   11920:	beq	1136c <close@plt+0x5a4>
   11924:	ldr	r2, [fp, #-68]	; 0xffffffbc
   11928:	mov	r5, r0
   1192c:	mov	r9, r0
   11930:	mov	r8, r0
   11934:	mov	r6, #4
   11938:	mvn	r7, #0
   1193c:	mov	r0, r2
   11940:	mov	r2, r5
   11944:	ldr	r5, [fp, #-124]	; 0xffffff84
   11948:	add	ip, r0, r6
   1194c:	ldr	ip, [ip, #-4]
   11950:	cmp	ip, #0
   11954:	beq	11a24 <close@plt+0xc5c>
   11958:	sub	r3, ip, #1
   1195c:	cmp	r3, r7
   11960:	beq	11978 <close@plt+0xbb0>
   11964:	mov	r0, r5
   11968:	mov	r1, r3
   1196c:	mov	r7, r3
   11970:	bl	112d8 <close@plt+0x510>
   11974:	mov	r2, r0
   11978:	ldr	r4, [r2, #8]
   1197c:	cmp	r4, #0
   11980:	beq	119b8 <close@plt+0xbf0>
   11984:	ldr	r0, [fp, #-68]	; 0xffffffbc
   11988:	ldr	r3, [r4]
   1198c:	ldr	r1, [r0, r6]
   11990:	cmp	r3, r1
   11994:	bcc	119ac <close@plt+0xbe4>
   11998:	b	11bb0 <close@plt+0xde8>
   1199c:	ldr	ip, [r3]
   119a0:	cmp	ip, r1
   119a4:	bcs	11b68 <close@plt+0xda0>
   119a8:	mov	r4, r3
   119ac:	ldr	r3, [r4, #20]
   119b0:	cmp	r3, #0
   119b4:	bne	1199c <close@plt+0xbd4>
   119b8:	mov	sl, r4
   119bc:	mov	r4, #0
   119c0:	mov	r0, #24
   119c4:	str	r2, [fp, #-136]	; 0xffffff78
   119c8:	bl	13008 <close@plt+0x2240>
   119cc:	ldr	r2, [fp, #-136]	; 0xffffff78
   119d0:	ldr	ip, [fp, #-64]	; 0xffffffc0
   119d4:	cmp	sl, #0
   119d8:	mov	r3, r0
   119dc:	ldr	r0, [fp, #-68]	; 0xffffffbc
   119e0:	mov	r1, r0
   119e4:	ldr	lr, [r1, r6]!
   119e8:	str	lr, [r3]
   119ec:	ldr	r1, [r1, #4]
   119f0:	str	r8, [r3, #8]
   119f4:	str	r8, [r3, #12]
   119f8:	add	r1, ip, r1
   119fc:	str	r8, [r3, #16]
   11a00:	str	r1, [r3, #4]
   11a04:	str	r4, [r3, #20]
   11a08:	ldr	r1, [fp, #-72]	; 0xffffffb8
   11a0c:	streq	r3, [r2, #8]
   11a10:	strne	r3, [sl, #20]
   11a14:	ldr	r3, [fp, #-76]	; 0xffffffb4
   11a18:	ldr	ip, [r5, #8]
   11a1c:	add	ip, ip, #1
   11a20:	str	ip, [r5, #8]
   11a24:	mul	ip, r3, r1
   11a28:	add	r9, r9, #1
   11a2c:	add	r6, r6, #12
   11a30:	cmp	r9, ip
   11a34:	bcc	11948 <close@plt+0xb80>
   11a38:	b	1136c <close@plt+0x5a4>
   11a3c:	bl	10d38 <__errno_location@plt>
   11a40:	ldr	r5, [r0]
   11a44:	cmp	r5, #2
   11a48:	beq	1136c <close@plt+0x5a4>
   11a4c:	mov	r2, #5
   11a50:	mov	r0, r4
   11a54:	movw	r1, #13864	; 0x3628
   11a58:	movt	r1, #1
   11a5c:	bl	10c6c <dcgettext@plt>
   11a60:	mov	r1, r5
   11a64:	mov	r2, r0
   11a68:	mov	r0, #1
   11a6c:	bl	10ca8 <error@plt>
   11a70:	ldr	r0, [fp, #-104]	; 0xffffff98
   11a74:	bl	10c60 <_obstack_newchunk@plt>
   11a78:	ldr	r2, [fp, #-68]	; 0xffffffbc
   11a7c:	ldr	r8, [sl, #4]
   11a80:	b	116b4 <close@plt+0x8ec>
   11a84:	ldr	r3, [r6]
   11a88:	cmp	r5, r3
   11a8c:	beq	11a98 <close@plt+0xcd0>
   11a90:	mov	r0, r5
   11a94:	bl	10d74 <fclose@plt>
   11a98:	sub	sp, fp, #32
   11a9c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11aa0:	movw	r1, #13896	; 0x3648
   11aa4:	ldr	r0, [fp, #-116]	; 0xffffff8c
   11aa8:	movt	r1, #1
   11aac:	bl	10c18 <strcmp@plt>
   11ab0:	cmp	r0, #0
   11ab4:	beq	11798 <close@plt+0x9d0>
   11ab8:	ldr	r0, [fp, #-116]	; 0xffffff8c
   11abc:	movw	r1, #438	; 0x1b6
   11ac0:	bl	10d2c <creat@plt>
   11ac4:	subs	r4, r0, #0
   11ac8:	blt	11bb8 <close@plt+0xdf0>
   11acc:	sub	r1, fp, #92	; 0x5c
   11ad0:	mov	r2, #12
   11ad4:	bl	10d5c <write@plt>
   11ad8:	mov	r1, r6
   11adc:	ldr	r2, [fp, #-108]	; 0xffffff94
   11ae0:	mov	r0, r4
   11ae4:	bl	10d5c <write@plt>
   11ae8:	ldr	r1, [fp, #-112]	; 0xffffff90
   11aec:	ldr	r2, [fp, #-108]	; 0xffffff94
   11af0:	mov	r0, r4
   11af4:	bl	10d5c <write@plt>
   11af8:	mov	r0, r4
   11afc:	mov	r1, r5
   11b00:	mov	r2, r7
   11b04:	bl	10d5c <write@plt>
   11b08:	cmp	r4, #1
   11b0c:	beq	117d8 <close@plt+0xa10>
   11b10:	mov	r0, r4
   11b14:	bl	10dc8 <close@plt>
   11b18:	b	117d8 <close@plt+0xa10>
   11b1c:	movw	r1, #13896	; 0x3648
   11b20:	ldr	r0, [fp, #-120]	; 0xffffff88
   11b24:	movt	r1, #1
   11b28:	bl	10c18 <strcmp@plt>
   11b2c:	cmp	r0, #0
   11b30:	beq	11800 <close@plt+0xa38>
   11b34:	movw	r1, #13940	; 0x3674
   11b38:	ldr	r0, [fp, #-120]	; 0xffffff88
   11b3c:	movt	r1, #1
   11b40:	bl	10c30 <fopen@plt>
   11b44:	subs	r5, r0, #0
   11b48:	beq	11be8 <close@plt+0xe20>
   11b4c:	movw	r6, #16440	; 0x4038
   11b50:	movt	r6, #2
   11b54:	b	1180c <close@plt+0xa44>
   11b58:	ldrb	r3, [fp, #-40]	; 0xffffffd8
   11b5c:	orr	r3, r3, #2
   11b60:	strb	r3, [fp, #-40]	; 0xffffffd8
   11b64:	b	11710 <close@plt+0x948>
   11b68:	mov	sl, r4
   11b6c:	mov	r4, r3
   11b70:	ldr	r3, [r4]
   11b74:	cmp	r3, r1
   11b78:	bhi	119c0 <close@plt+0xbf8>
   11b7c:	ldr	r3, [r4, #4]
   11b80:	ldrb	r3, [r3]
   11b84:	cmp	r3, #0
   11b88:	ldrne	r3, [fp, #-76]	; 0xffffffb4
   11b8c:	ldrne	r1, [fp, #-72]	; 0xffffffb8
   11b90:	bne	11a24 <close@plt+0xc5c>
   11b94:	ldr	ip, [r4, #20]
   11b98:	cmp	sl, #0
   11b9c:	ldr	r3, [fp, #-76]	; 0xffffffb4
   11ba0:	ldr	r1, [fp, #-72]	; 0xffffffb8
   11ba4:	streq	ip, [r2, #8]
   11ba8:	strne	ip, [sl, #20]
   11bac:	b	11a24 <close@plt+0xc5c>
   11bb0:	mov	sl, #0
   11bb4:	b	11b70 <close@plt+0xda8>
   11bb8:	bl	10d38 <__errno_location@plt>
   11bbc:	mov	r2, #5
   11bc0:	movw	r1, #13908	; 0x3654
   11bc4:	movt	r1, #1
   11bc8:	ldr	r4, [r0]
   11bcc:	mov	r0, #0
   11bd0:	bl	10c6c <dcgettext@plt>
   11bd4:	ldr	r3, [fp, #-116]	; 0xffffff8c
   11bd8:	mov	r1, r4
   11bdc:	mov	r2, r0
   11be0:	mov	r0, #1
   11be4:	bl	10ca8 <error@plt>
   11be8:	bl	10d38 <__errno_location@plt>
   11bec:	mov	r2, #5
   11bf0:	movw	r1, #13908	; 0x3654
   11bf4:	movt	r1, #1
   11bf8:	ldr	r4, [r0]
   11bfc:	mov	r0, r5
   11c00:	bl	10c6c <dcgettext@plt>
   11c04:	ldr	r3, [fp, #-120]	; 0xffffff88
   11c08:	mov	r1, r4
   11c0c:	mov	r2, r0
   11c10:	mov	r0, #1
   11c14:	bl	10ca8 <error@plt>
   11c18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11c1c:	sub	sp, sp, #164	; 0xa4
   11c20:	mvn	r3, #0
   11c24:	mov	r2, #92	; 0x5c
   11c28:	str	r1, [sp, #28]
   11c2c:	mov	fp, r0
   11c30:	ldrb	r1, [r1]
   11c34:	str	r3, [sp, #108]	; 0x6c
   11c38:	cmp	r1, #45	; 0x2d
   11c3c:	str	r3, [sp, #112]	; 0x70
   11c40:	str	r2, [sp, #116]	; 0x74
   11c44:	bne	11c58 <close@plt+0xe90>
   11c48:	ldr	ip, [sp, #28]
   11c4c:	ldrb	r3, [ip, #1]
   11c50:	cmp	r3, #0
   11c54:	beq	11c70 <close@plt+0xea8>
   11c58:	movw	r1, #14056	; 0x36e8
   11c5c:	ldr	r0, [sp, #28]
   11c60:	movt	r1, #1
   11c64:	bl	10c18 <strcmp@plt>
   11c68:	cmp	r0, #0
   11c6c:	bne	12e0c <close@plt+0x2044>
   11c70:	movw	r3, #16424	; 0x4028
   11c74:	movt	r3, #2
   11c78:	movw	r1, #14068	; 0x36f4
   11c7c:	mov	r0, #0
   11c80:	movt	r1, #1
   11c84:	mov	r2, #5
   11c88:	ldr	sl, [r3]
   11c8c:	bl	10c6c <dcgettext@plt>
   11c90:	cmp	sl, #0
   11c94:	str	r0, [sp, #28]
   11c98:	beq	12e28 <close@plt+0x2060>
   11c9c:	cmp	fp, #0
   11ca0:	beq	12f58 <close@plt+0x2190>
   11ca4:	mov	r3, #0
   11ca8:	mov	r0, #1024	; 0x400
   11cac:	str	r3, [sp, #44]	; 0x2c
   11cb0:	mov	r8, r3
   11cb4:	str	r3, [sp, #100]	; 0x64
   11cb8:	mov	r9, #1024	; 0x400
   11cbc:	str	r3, [sp, #104]	; 0x68
   11cc0:	bl	13008 <close@plt+0x2240>
   11cc4:	str	r0, [sp, #36]	; 0x24
   11cc8:	mov	r0, sl
   11ccc:	bl	10d08 <feof@plt>
   11cd0:	cmp	r0, #0
   11cd4:	bne	11ea0 <close@plt+0x10d8>
   11cd8:	add	ip, r8, #1
   11cdc:	str	ip, [sp, #24]
   11ce0:	add	ip, fp, #20
   11ce4:	str	ip, [sp, #20]
   11ce8:	mov	r6, ip
   11cec:	add	r0, sp, #100	; 0x64
   11cf0:	add	r1, sp, #104	; 0x68
   11cf4:	mov	r2, #10
   11cf8:	mov	r3, sl
   11cfc:	bl	10bf4 <__getdelim@plt>
   11d00:	cmp	r0, #0
   11d04:	ble	11f24 <close@plt+0x115c>
   11d08:	ldr	r3, [sp, #100]	; 0x64
   11d0c:	add	r8, r8, #1
   11d10:	add	lr, r3, r0
   11d14:	ldrb	r2, [lr, #-1]
   11d18:	cmp	r2, #10
   11d1c:	bne	11efc <close@plt+0x1134>
   11d20:	subs	r1, r0, #1
   11d24:	beq	11f0c <close@plt+0x1144>
   11d28:	add	r2, r3, r1
   11d2c:	ldrb	r2, [r2, #-1]
   11d30:	cmp	r2, #92	; 0x5c
   11d34:	bne	11f18 <close@plt+0x1150>
   11d38:	mov	ip, r1
   11d3c:	mov	r4, #0
   11d40:	b	11d50 <close@plt+0xf88>
   11d44:	ldrb	r2, [lr, #-2]
   11d48:	cmp	r2, #92	; 0x5c
   11d4c:	bne	11d60 <close@plt+0xf98>
   11d50:	subs	ip, ip, #1
   11d54:	sub	lr, lr, #1
   11d58:	eor	r4, r4, #1
   11d5c:	bne	11d44 <close@plt+0xf7c>
   11d60:	cmp	r4, #0
   11d64:	subne	r1, r0, #2
   11d68:	movne	r4, #1
   11d6c:	mov	r5, r1
   11d70:	ldr	r0, [fp, #32]
   11d74:	ldr	ip, [fp, #36]	; 0x24
   11d78:	add	r2, r0, r5
   11d7c:	cmp	ip, r2
   11d80:	movcs	r1, r3
   11d84:	bcc	11ee8 <close@plt+0x1120>
   11d88:	mov	r2, r5
   11d8c:	bl	10c54 <memcpy@plt>
   11d90:	ldr	r0, [fp, #32]
   11d94:	cmp	r4, #0
   11d98:	add	r5, r0, r5
   11d9c:	str	r5, [fp, #32]
   11da0:	bne	11cec <close@plt+0xf24>
   11da4:	ldr	r2, [fp, #36]	; 0x24
   11da8:	add	r3, r5, #1
   11dac:	cmp	r3, r2
   11db0:	bhi	11f38 <close@plt+0x1170>
   11db4:	str	r3, [fp, #32]
   11db8:	mov	r3, #0
   11dbc:	strb	r3, [r5]
   11dc0:	ldr	r2, [fp, #32]
   11dc4:	ldr	r5, [fp, #28]
   11dc8:	ldr	r4, [fp, #24]
   11dcc:	cmp	r2, r5
   11dd0:	ldrbeq	r3, [fp, #60]	; 0x3c
   11dd4:	orreq	r3, r3, #2
   11dd8:	strbeq	r3, [fp, #60]	; 0x3c
   11ddc:	ldr	r3, [fp, #44]	; 0x2c
   11de0:	add	r1, r2, r3
   11de4:	ldr	r2, [fp, #36]	; 0x24
   11de8:	bic	r3, r1, r3
   11dec:	str	r3, [fp, #32]
   11df0:	rsb	r0, r4, r3
   11df4:	rsb	r1, r4, r2
   11df8:	cmp	r0, r1
   11dfc:	strgt	r2, [fp, #32]
   11e00:	movgt	r3, r2
   11e04:	str	r3, [fp, #28]
   11e08:	ldrb	r6, [r5]
   11e0c:	cmp	r6, #36	; 0x24
   11e10:	beq	126ac <close@plt+0x18e4>
   11e14:	bl	10cfc <__ctype_b_loc@plt>
   11e18:	lsl	r3, r6, #1
   11e1c:	ldr	r2, [r0]
   11e20:	ldrh	r1, [r2, r3]
   11e24:	tst	r1, #8
   11e28:	bne	11f50 <close@plt+0x1188>
   11e2c:	cmp	r6, #95	; 0x5f
   11e30:	beq	11f50 <close@plt+0x1188>
   11e34:	cmp	r6, #0
   11e38:	beq	11e68 <close@plt+0x10a0>
   11e3c:	tst	r1, #8192	; 0x2000
   11e40:	movne	r1, r5
   11e44:	bne	11e58 <close@plt+0x1090>
   11e48:	b	12974 <close@plt+0x1bac>
   11e4c:	ldrh	r3, [r2, r3]
   11e50:	tst	r3, #8192	; 0x2000
   11e54:	beq	12974 <close@plt+0x1bac>
   11e58:	ldrb	r3, [r1, #1]!
   11e5c:	cmp	r3, #0
   11e60:	lsl	r3, r3, #1
   11e64:	bne	11e4c <close@plt+0x1084>
   11e68:	cmp	r5, r4
   11e6c:	bls	11e84 <close@plt+0x10bc>
   11e70:	ldr	r3, [fp, #36]	; 0x24
   11e74:	cmp	r3, r5
   11e78:	strhi	r5, [fp, #28]
   11e7c:	strhi	r5, [fp, #32]
   11e80:	bhi	11cc8 <close@plt+0xf00>
   11e84:	ldr	r0, [sp, #20]
   11e88:	mov	r1, r5
   11e8c:	bl	10c78 <obstack_free@plt>
   11e90:	mov	r0, sl
   11e94:	bl	10d08 <feof@plt>
   11e98:	cmp	r0, #0
   11e9c:	beq	11cd8 <close@plt+0xf10>
   11ea0:	ldr	r0, [sp, #108]	; 0x6c
   11ea4:	bl	10c00 <iconv_close@plt>
   11ea8:	ldr	r0, [sp, #112]	; 0x70
   11eac:	bl	10c00 <iconv_close@plt>
   11eb0:	ldr	r0, [sp, #44]	; 0x2c
   11eb4:	bl	10c48 <free@plt>
   11eb8:	ldr	r0, [sp, #36]	; 0x24
   11ebc:	bl	10c48 <free@plt>
   11ec0:	movw	r3, #16424	; 0x4028
   11ec4:	movt	r3, #2
   11ec8:	ldr	r3, [r3]
   11ecc:	cmp	sl, r3
   11ed0:	beq	11edc <close@plt+0x1114>
   11ed4:	mov	r0, sl
   11ed8:	bl	10d74 <fclose@plt>
   11edc:	mov	r0, fp
   11ee0:	add	sp, sp, #164	; 0xa4
   11ee4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11ee8:	mov	r0, r6
   11eec:	bl	10c60 <_obstack_newchunk@plt>
   11ef0:	ldr	r0, [fp, #32]
   11ef4:	ldr	r1, [sp, #100]	; 0x64
   11ef8:	b	11d88 <close@plt+0xfc0>
   11efc:	mov	r5, r0
   11f00:	mov	r4, #0
   11f04:	mov	r1, r0
   11f08:	b	11d70 <close@plt+0xfa8>
   11f0c:	mov	r5, r1
   11f10:	mov	r4, r1
   11f14:	b	11d70 <close@plt+0xfa8>
   11f18:	mov	r5, r1
   11f1c:	mov	r4, #0
   11f20:	b	11d70 <close@plt+0xfa8>
   11f24:	ldr	r5, [fp, #32]
   11f28:	ldr	r2, [fp, #36]	; 0x24
   11f2c:	add	r3, r5, #1
   11f30:	cmp	r3, r2
   11f34:	bls	11db4 <close@plt+0xfec>
   11f38:	ldr	r0, [sp, #20]
   11f3c:	mov	r1, #1
   11f40:	bl	10c60 <_obstack_newchunk@plt>
   11f44:	ldr	r5, [fp, #32]
   11f48:	add	r3, r5, #1
   11f4c:	b	11db4 <close@plt+0xfec>
   11f50:	add	ip, r5, #1
   11f54:	b	11f64 <close@plt+0x119c>
   11f58:	ldrh	r3, [r2, r3]
   11f5c:	tst	r3, #8192	; 0x2000
   11f60:	bne	12794 <close@plt+0x19cc>
   11f64:	mov	r4, ip
   11f68:	add	ip, ip, #1
   11f6c:	ldrb	r3, [r4]
   11f70:	cmp	r3, #0
   11f74:	lsl	r3, r3, #1
   11f78:	bne	11f58 <close@plt+0x1190>
   11f7c:	tst	r1, #2048	; 0x800
   11f80:	bne	127b8 <close@plt+0x19f0>
   11f84:	cmp	r6, #0
   11f88:	beq	126a4 <close@plt+0x18dc>
   11f8c:	ldr	r2, [fp, #4]
   11f90:	ldr	r6, [r2, #8]
   11f94:	str	r2, [sp, #16]
   11f98:	cmp	r6, #0
   11f9c:	beq	11fcc <close@plt+0x1204>
   11fa0:	ldr	r1, [r6, #16]
   11fa4:	mov	r0, r5
   11fa8:	cmp	r1, #0
   11fac:	beq	11fbc <close@plt+0x11f4>
   11fb0:	bl	10c18 <strcmp@plt>
   11fb4:	subs	r7, r0, #0
   11fb8:	beq	12648 <close@plt+0x1880>
   11fbc:	ldr	r6, [r6, #20]
   11fc0:	cmp	r6, #0
   11fc4:	bne	11fa0 <close@plt+0x11d8>
   11fc8:	ldr	r2, [sp, #16]
   11fcc:	ldr	r3, [r2, #12]
   11fd0:	add	r3, r3, #1
   11fd4:	str	r3, [sp, #40]	; 0x28
   11fd8:	cmp	r3, #0
   11fdc:	str	r3, [r2, #12]
   11fe0:	moveq	r4, r3
   11fe4:	beq	1233c <close@plt+0x1574>
   11fe8:	str	r5, [sp, #52]	; 0x34
   11fec:	mov	r0, r4
   11ff0:	bl	10d14 <strlen@plt>
   11ff4:	ldr	r3, [sp, #108]	; 0x6c
   11ff8:	cmn	r3, #1
   11ffc:	add	r7, r0, #1
   12000:	movne	r0, r3
   12004:	beq	12ca8 <close@plt+0x1ee0>
   12008:	add	ip, sp, #120	; 0x78
   1200c:	str	sl, [sp, #16]
   12010:	str	r5, [sp, #32]
   12014:	mov	r6, #0
   12018:	str	ip, [sp, #48]	; 0x30
   1201c:	mov	sl, ip
   12020:	ldr	r5, [sp, #36]	; 0x24
   12024:	b	12048 <close@plt+0x1280>
   12028:	ldr	r3, [sp, #144]	; 0x90
   1202c:	cmp	r3, #0
   12030:	bne	129a8 <close@plt+0x1be0>
   12034:	lsl	r9, r9, #1
   12038:	mov	r1, r9
   1203c:	bl	130d8 <close@plt+0x2310>
   12040:	mov	r5, r0
   12044:	ldr	r0, [sp, #108]	; 0x6c
   12048:	mov	r1, #0
   1204c:	str	r6, [sp]
   12050:	mov	r2, r1
   12054:	mov	r3, r1
   12058:	str	r4, [sp, #120]	; 0x78
   1205c:	str	r7, [sp, #128]	; 0x80
   12060:	str	r5, [sp, #136]	; 0x88
   12064:	str	r9, [sp, #144]	; 0x90
   12068:	bl	10c0c <iconv@plt>
   1206c:	add	lr, sp, #144	; 0x90
   12070:	add	r3, sp, #136	; 0x88
   12074:	ldr	r0, [sp, #108]	; 0x6c
   12078:	mov	r1, sl
   1207c:	str	lr, [sp]
   12080:	add	r2, sp, #128	; 0x80
   12084:	bl	10c0c <iconv@plt>
   12088:	ldr	r3, [sp, #128]	; 0x80
   1208c:	mov	r0, r5
   12090:	cmp	r3, #0
   12094:	bne	12028 <close@plt+0x1260>
   12098:	ldr	ip, [fp, #12]
   1209c:	ldr	sl, [sp, #16]
   120a0:	str	r5, [sp, #36]	; 0x24
   120a4:	str	ip, [sp, #16]
   120a8:	ldr	ip, [sp, #108]	; 0x6c
   120ac:	ldr	r5, [sp, #32]
   120b0:	str	ip, [sp, #60]	; 0x3c
   120b4:	ldr	ip, [sp, #16]
   120b8:	cmp	ip, #0
   120bc:	ldr	ip, [sp, #116]	; 0x74
   120c0:	str	ip, [sp, #32]
   120c4:	ldr	ip, [sp, #36]	; 0x24
   120c8:	ldr	r6, [ip]
   120cc:	beq	12ae8 <close@plt+0x1d20>
   120d0:	ldr	ip, [sp, #16]
   120d4:	cmp	ip, r6
   120d8:	strne	r3, [sp, #56]	; 0x38
   120dc:	ldreq	ip, [sp, #36]	; 0x24
   120e0:	ldrne	r7, [sp, #36]	; 0x24
   120e4:	addeq	r7, ip, #4
   120e8:	ldreq	r6, [ip, #4]
   120ec:	moveq	ip, #1
   120f0:	streq	ip, [sp, #56]	; 0x38
   120f4:	movne	ip, r7
   120f8:	ldreq	ip, [sp, #36]	; 0x24
   120fc:	mov	r3, r6
   12100:	mov	r6, r5
   12104:	mov	r5, r4
   12108:	mov	r4, ip
   1210c:	cmp	r3, #0
   12110:	beq	12144 <close@plt+0x137c>
   12114:	ldr	ip, [sp, #16]
   12118:	cmp	ip, r3
   1211c:	beq	12b5c <close@plt+0x1d94>
   12120:	ldr	ip, [sp, #32]
   12124:	cmp	ip, r3
   12128:	beq	12380 <close@plt+0x15b8>
   1212c:	str	r3, [r4]
   12130:	add	r4, r4, #4
   12134:	ldr	r3, [r7, #4]
   12138:	cmp	r3, #0
   1213c:	add	r7, r7, #4
   12140:	bne	12114 <close@plt+0x134c>
   12144:	ldr	lr, [sp, #56]	; 0x38
   12148:	mov	ip, r4
   1214c:	mov	r4, r5
   12150:	mov	r5, r6
   12154:	cmp	lr, #0
   12158:	mov	r6, r3
   1215c:	beq	121a0 <close@plt+0x13d8>
   12160:	ldr	r0, [sp, #16]
   12164:	cmp	r0, #0
   12168:	beq	121a0 <close@plt+0x13d8>
   1216c:	mov	r0, r3
   12170:	mov	r2, #5
   12174:	movw	r1, #14352	; 0x3810
   12178:	movt	r1, #1
   1217c:	str	ip, [sp, #12]
   12180:	bl	10c6c <dcgettext@plt>
   12184:	ldr	r2, [sp, #28]
   12188:	mov	r1, r6
   1218c:	ldr	r3, [sp, #24]
   12190:	str	r0, [sp]
   12194:	mov	r0, r6
   12198:	bl	10cc0 <error_at_line@plt>
   1219c:	ldr	ip, [sp, #12]
   121a0:	ldr	r1, [sp, #52]	; 0x34
   121a4:	mov	r3, #0
   121a8:	str	r3, [ip]
   121ac:	cmp	r1, #0
   121b0:	ldr	r3, [fp, #24]
   121b4:	rsbne	r6, r5, r4
   121b8:	moveq	r6, r1
   121bc:	cmp	r5, r3
   121c0:	bls	12acc <close@plt+0x1d04>
   121c4:	ldr	r7, [fp, #36]	; 0x24
   121c8:	cmp	r5, r7
   121cc:	bcs	12acc <close@plt+0x1d04>
   121d0:	mov	ip, r5
   121d4:	str	r5, [fp, #28]
   121d8:	str	r5, [fp, #32]
   121dc:	ldr	r0, [sp, #36]	; 0x24
   121e0:	mov	r4, #0
   121e4:	str	ip, [sp, #12]
   121e8:	str	r0, [sp, #120]	; 0x78
   121ec:	bl	10d8c <wcslen@plt>
   121f0:	ldr	ip, [sp, #12]
   121f4:	mov	r1, r4
   121f8:	ldr	lr, [sp, #112]	; 0x70
   121fc:	mov	r2, r4
   12200:	rsb	ip, ip, r7
   12204:	str	r7, [fp, #32]
   12208:	rsb	ip, r6, ip
   1220c:	str	ip, [sp, #144]	; 0x90
   12210:	add	ip, r5, r6
   12214:	str	ip, [sp, #136]	; 0x88
   12218:	mov	r3, r4
   1221c:	str	r4, [sp]
   12220:	add	ip, r0, #1
   12224:	mov	r0, lr
   12228:	lsl	ip, ip, #2
   1222c:	str	ip, [sp, #128]	; 0x80
   12230:	bl	10c0c <iconv@plt>
   12234:	add	r2, sp, #144	; 0x90
   12238:	add	r3, sp, #136	; 0x88
   1223c:	str	r2, [sp]
   12240:	ldr	r0, [sp, #112]	; 0x70
   12244:	add	r2, sp, #128	; 0x80
   12248:	ldr	r1, [sp, #48]	; 0x30
   1224c:	bl	10c0c <iconv@plt>
   12250:	ldr	r3, [sp, #128]	; 0x80
   12254:	cmp	r3, r4
   12258:	bne	12c10 <close@plt+0x1e48>
   1225c:	ldr	r4, [sp, #144]	; 0x90
   12260:	ldr	r3, [fp, #36]	; 0x24
   12264:	ldr	r2, [fp, #32]
   12268:	rsb	r4, r4, #0
   1226c:	rsb	r1, r2, r3
   12270:	cmp	r4, r1
   12274:	ble	1228c <close@plt+0x14c4>
   12278:	ldr	r0, [sp, #20]
   1227c:	mov	r1, r4
   12280:	bl	10c60 <_obstack_newchunk@plt>
   12284:	ldr	r2, [fp, #32]
   12288:	ldr	r3, [fp, #36]	; 0x24
   1228c:	ldr	r7, [fp, #28]
   12290:	add	r4, r2, r4
   12294:	ldr	r1, [fp, #24]
   12298:	cmp	r4, r7
   1229c:	str	r4, [fp, #32]
   122a0:	rsb	r0, r1, r3
   122a4:	add	r6, r7, r6
   122a8:	ldrbeq	r2, [fp, #60]	; 0x3c
   122ac:	orreq	r2, r2, #2
   122b0:	strbeq	r2, [fp, #60]	; 0x3c
   122b4:	ldr	r2, [fp, #44]	; 0x2c
   122b8:	add	r4, r4, r2
   122bc:	bic	r2, r4, r2
   122c0:	str	r2, [fp, #32]
   122c4:	rsb	r1, r1, r2
   122c8:	cmp	r1, r0
   122cc:	mov	r0, #24
   122d0:	strgt	r3, [fp, #32]
   122d4:	movgt	r2, r3
   122d8:	str	r2, [fp, #28]
   122dc:	bl	13008 <close@plt+0x2240>
   122e0:	ldr	ip, [sp, #52]	; 0x34
   122e4:	ldr	r3, [fp, #4]
   122e8:	cmp	ip, #0
   122ec:	ldr	ip, [sp, #40]	; 0x28
   122f0:	movne	r2, r7
   122f4:	moveq	r2, #0
   122f8:	str	ip, [r0]
   122fc:	ldr	ip, [sp, #28]
   12300:	str	r2, [r0, #16]
   12304:	ldr	r2, [r3, #8]
   12308:	str	ip, [r0, #8]
   1230c:	ldr	ip, [sp, #24]
   12310:	cmp	r2, #0
   12314:	str	r6, [r0, #4]
   12318:	str	ip, [r0, #12]
   1231c:	beq	12330 <close@plt+0x1568>
   12320:	ldr	r1, [r2]
   12324:	ldr	ip, [sp, #40]	; 0x28
   12328:	cmp	r1, ip
   1232c:	ble	12368 <close@plt+0x15a0>
   12330:	str	r2, [r0, #20]
   12334:	str	r0, [r3, #8]
   12338:	mov	r4, #1
   1233c:	ldr	r3, [fp, #8]
   12340:	add	r3, r3, #1
   12344:	str	r3, [fp, #8]
   12348:	cmp	r4, #0
   1234c:	bne	11cc8 <close@plt+0xf00>
   12350:	ldr	r4, [fp, #24]
   12354:	b	11e68 <close@plt+0x10a0>
   12358:	ldr	r1, [r3]
   1235c:	cmp	r1, ip
   12360:	bgt	12374 <close@plt+0x15ac>
   12364:	mov	r2, r3
   12368:	ldr	r3, [r2, #20]
   1236c:	cmp	r3, #0
   12370:	bne	12358 <close@plt+0x1590>
   12374:	str	r3, [r0, #20]
   12378:	str	r0, [r2, #20]
   1237c:	b	12338 <close@plt+0x1570>
   12380:	ldr	ip, [sp, #16]
   12384:	ldr	r3, [r7, #4]
   12388:	cmp	ip, #0
   1238c:	beq	12398 <close@plt+0x15d0>
   12390:	cmp	ip, r3
   12394:	beq	12634 <close@plt+0x186c>
   12398:	sub	lr, r3, #48	; 0x30
   1239c:	cmp	lr, #70	; 0x46
   123a0:	ldrls	pc, [pc, lr, lsl #2]
   123a4:	b	12628 <close@plt+0x1860>
   123a8:	andeq	r2, r1, r4, asr r5
   123ac:	andeq	r2, r1, r4, asr r5
   123b0:	andeq	r2, r1, r4, asr r5
   123b4:	andeq	r2, r1, r4, asr r5
   123b8:	andeq	r2, r1, r4, asr r5
   123bc:	andeq	r2, r1, r4, asr r5
   123c0:	andeq	r2, r1, r4, asr r5
   123c4:	andeq	r2, r1, r4, asr r5
   123c8:	andeq	r2, r1, r8, lsr #12
   123cc:	andeq	r2, r1, r8, lsr #12
   123d0:	andeq	r2, r1, r8, lsr #12
   123d4:	andeq	r2, r1, r8, lsr #12
   123d8:	andeq	r2, r1, r8, lsr #12
   123dc:	andeq	r2, r1, r8, lsr #12
   123e0:	andeq	r2, r1, r8, lsr #12
   123e4:	andeq	r2, r1, r8, lsr #12
   123e8:	andeq	r2, r1, r8, lsr #12
   123ec:	andeq	r2, r1, r8, lsr #12
   123f0:	andeq	r2, r1, r8, lsr #12
   123f4:	andeq	r2, r1, r8, lsr #12
   123f8:	andeq	r2, r1, r8, lsr #12
   123fc:	andeq	r2, r1, r8, lsr #12
   12400:	andeq	r2, r1, r8, lsr #12
   12404:	andeq	r2, r1, r8, lsr #12
   12408:	andeq	r2, r1, r8, lsr #12
   1240c:	andeq	r2, r1, r8, lsr #12
   12410:	andeq	r2, r1, r8, lsr #12
   12414:	andeq	r2, r1, r8, lsr #12
   12418:	andeq	r2, r1, r8, lsr #12
   1241c:	andeq	r2, r1, r8, lsr #12
   12420:	andeq	r2, r1, r8, lsr #12
   12424:	andeq	r2, r1, r8, lsr #12
   12428:	andeq	r2, r1, r8, lsr #12
   1242c:	andeq	r2, r1, r8, lsr #12
   12430:	andeq	r2, r1, r8, lsr #12
   12434:	andeq	r2, r1, r8, lsr #12
   12438:	andeq	r2, r1, r8, lsr #12
   1243c:	andeq	r2, r1, r8, lsr #12
   12440:	andeq	r2, r1, r8, lsr #12
   12444:	andeq	r2, r1, r8, lsr #12
   12448:	andeq	r2, r1, r8, lsr #12
   1244c:	andeq	r2, r1, r8, lsr #12
   12450:	andeq	r2, r1, r8, lsr #12
   12454:	andeq	r2, r1, r8, lsr #12
   12458:	andeq	r2, r1, r8, lsr #12
   1245c:	andeq	r2, r1, r8, lsr #12
   12460:	andeq	r2, r1, r8, lsr #12
   12464:	andeq	r2, r1, r8, lsr #12
   12468:	andeq	r2, r1, r8, lsr #12
   1246c:	andeq	r2, r1, r8, lsr #12
   12470:	andeq	r2, r1, ip, lsr r5
   12474:	andeq	r2, r1, r8, lsr #12
   12478:	andeq	r2, r1, r8, lsr #12
   1247c:	andeq	r2, r1, r8, lsr #12
   12480:	andeq	r2, r1, r4, lsr #10
   12484:	andeq	r2, r1, r8, lsr #12
   12488:	andeq	r2, r1, r8, lsr #12
   1248c:	andeq	r2, r1, r8, lsr #12
   12490:	andeq	r2, r1, r8, lsr #12
   12494:	andeq	r2, r1, r8, lsr #12
   12498:	andeq	r2, r1, r8, lsr #12
   1249c:	andeq	r2, r1, r8, lsr #12
   124a0:	andeq	r2, r1, ip, lsl #10
   124a4:	andeq	r2, r1, r8, lsr #12
   124a8:	andeq	r2, r1, r8, lsr #12
   124ac:	andeq	r2, r1, r8, lsr #12
   124b0:	strdeq	r2, [r1], -r4
   124b4:	andeq	r2, r1, r8, lsr #12
   124b8:	ldrdeq	r2, [r1], -ip
   124bc:	andeq	r2, r1, r8, lsr #12
   124c0:	andeq	r2, r1, r4, asr #9
   124c4:	mov	r3, #11
   124c8:	add	r4, r4, #4
   124cc:	str	r3, [r4, #-4]
   124d0:	add	r7, r7, #8
   124d4:	ldr	r3, [r7]
   124d8:	b	1210c <close@plt+0x1344>
   124dc:	mov	r3, #9
   124e0:	add	r4, r4, #4
   124e4:	str	r3, [r4, #-4]
   124e8:	add	r7, r7, #8
   124ec:	ldr	r3, [r7]
   124f0:	b	1210c <close@plt+0x1344>
   124f4:	mov	r3, #13
   124f8:	add	r4, r4, #4
   124fc:	str	r3, [r4, #-4]
   12500:	add	r7, r7, #8
   12504:	ldr	r3, [r7]
   12508:	b	1210c <close@plt+0x1344>
   1250c:	mov	r3, #10
   12510:	add	r4, r4, #4
   12514:	str	r3, [r4, #-4]
   12518:	add	r7, r7, #8
   1251c:	ldr	r3, [r7]
   12520:	b	1210c <close@plt+0x1344>
   12524:	mov	r3, #12
   12528:	add	r4, r4, #4
   1252c:	str	r3, [r4, #-4]
   12530:	add	r7, r7, #8
   12534:	ldr	r3, [r7]
   12538:	b	1210c <close@plt+0x1344>
   1253c:	mov	lr, #8
   12540:	add	r4, r4, #4
   12544:	str	lr, [r4, #-4]
   12548:	ldr	r3, [r7, #8]
   1254c:	add	r7, r7, lr
   12550:	b	1210c <close@plt+0x1344>
   12554:	add	r3, r7, #8
   12558:	b	1256c <close@plt+0x17a4>
   1255c:	add	lr, r2, lr, lsl #3
   12560:	mov	r7, r3
   12564:	cmp	lr, #31
   12568:	bgt	12584 <close@plt+0x17bc>
   1256c:	mov	r7, r3
   12570:	add	r3, r3, #4
   12574:	ldr	r2, [r7]
   12578:	sub	r2, r2, #48	; 0x30
   1257c:	cmp	r2, #7
   12580:	bls	1255c <close@plt+0x1794>
   12584:	mov	r1, #0
   12588:	ldr	r0, [sp, #60]	; 0x3c
   1258c:	mov	r2, r1
   12590:	mov	r3, r1
   12594:	str	r1, [sp]
   12598:	mov	ip, #0
   1259c:	strb	lr, [sp, #64]	; 0x40
   125a0:	add	lr, sp, #64	; 0x40
   125a4:	strb	ip, [sp, #65]	; 0x41
   125a8:	mov	ip, #2
   125ac:	str	lr, [sp, #72]	; 0x48
   125b0:	add	lr, sp, #152	; 0x98
   125b4:	str	ip, [sp, #80]	; 0x50
   125b8:	mov	ip, #8
   125bc:	str	lr, [sp, #88]	; 0x58
   125c0:	str	ip, [sp, #96]	; 0x60
   125c4:	bl	10c0c <iconv@plt>
   125c8:	add	r3, sp, #96	; 0x60
   125cc:	add	r2, sp, #80	; 0x50
   125d0:	str	r3, [sp]
   125d4:	add	r1, sp, #72	; 0x48
   125d8:	add	r3, sp, #88	; 0x58
   125dc:	ldr	r0, [sp, #60]	; 0x3c
   125e0:	bl	10c0c <iconv@plt>
   125e4:	ldr	r2, [sp, #72]	; 0x48
   125e8:	add	r3, sp, #66	; 0x42
   125ec:	cmp	r2, r3
   125f0:	beq	12dec <close@plt+0x2024>
   125f4:	mov	r2, #5
   125f8:	movw	r1, #14328	; 0x37f8
   125fc:	mov	r0, #0
   12600:	movt	r1, #1
   12604:	bl	10c6c <dcgettext@plt>
   12608:	ldr	r2, [sp, #28]
   1260c:	ldr	r3, [sp, #24]
   12610:	str	r0, [sp]
   12614:	mov	r0, #0
   12618:	mov	r1, r0
   1261c:	bl	10cc0 <error_at_line@plt>
   12620:	ldr	r3, [r7]
   12624:	b	1210c <close@plt+0x1344>
   12628:	ldr	ip, [sp, #32]
   1262c:	cmp	ip, r3
   12630:	bne	12138 <close@plt+0x1370>
   12634:	str	ip, [r4]
   12638:	add	r7, r7, #8
   1263c:	ldr	r3, [r7]
   12640:	add	r4, r4, #4
   12644:	b	1210c <close@plt+0x1344>
   12648:	movw	r1, #14440	; 0x3868
   1264c:	movt	r1, #1
   12650:	mov	r2, #5
   12654:	bl	10c6c <dcgettext@plt>
   12658:	ldr	r3, [sp, #24]
   1265c:	mov	r1, r7
   12660:	ldr	r2, [sp, #28]
   12664:	str	r0, [sp]
   12668:	mov	r0, r7
   1266c:	bl	10cc0 <error_at_line@plt>
   12670:	mov	r2, #5
   12674:	movw	r1, #14260	; 0x37b4
   12678:	mov	r0, r7
   1267c:	movt	r1, #1
   12680:	ldr	r4, [r6, #8]
   12684:	ldr	r6, [r6, #12]
   12688:	bl	10c6c <dcgettext@plt>
   1268c:	mov	r1, r7
   12690:	mov	r2, r4
   12694:	mov	r3, r6
   12698:	str	r0, [sp]
   1269c:	mov	r0, r7
   126a0:	bl	10cc0 <error_at_line@plt>
   126a4:	mov	r4, #0
   126a8:	b	1233c <close@plt+0x1574>
   126ac:	bl	10cfc <__ctype_b_loc@plt>
   126b0:	ldrb	r3, [r5, #1]
   126b4:	lsl	r3, r3, #1
   126b8:	ldr	r6, [r0]
   126bc:	ldrh	r3, [r6, r3]
   126c0:	tst	r3, #1
   126c4:	beq	12830 <close@plt+0x1a68>
   126c8:	add	r3, r5, #2
   126cc:	mov	r7, #1
   126d0:	mov	r0, r3
   126d4:	ldrb	r2, [r3], #1
   126d8:	add	r7, r7, #1
   126dc:	lsl	r2, r2, #1
   126e0:	ldrh	r2, [r6, r2]
   126e4:	tst	r2, #1
   126e8:	bne	126d0 <close@plt+0x1908>
   126ec:	movw	r1, #14116	; 0x3724
   126f0:	mov	r2, #8
   126f4:	movt	r1, #1
   126f8:	bl	10db0 <strncmp@plt>
   126fc:	cmp	r0, #0
   12700:	bne	11e68 <close@plt+0x10a0>
   12704:	ldr	ip, [sp, #44]	; 0x2c
   12708:	cmp	ip, #0
   1270c:	bne	11e68 <close@plt+0x10a0>
   12710:	add	r7, r7, #8
   12714:	add	r1, r5, r7
   12718:	ldrb	r3, [r5, r7]
   1271c:	cmp	r3, #0
   12720:	beq	11e68 <close@plt+0x10a0>
   12724:	lsl	r3, r3, #1
   12728:	ldrh	r3, [r6, r3]
   1272c:	tst	r3, #8192	; 0x2000
   12730:	bne	11e68 <close@plt+0x10a0>
   12734:	mov	r3, r7
   12738:	b	12748 <close@plt+0x1980>
   1273c:	ldrh	r2, [r6, r2]
   12740:	tst	r2, #8192	; 0x2000
   12744:	bne	1275c <close@plt+0x1994>
   12748:	add	r3, r3, #1
   1274c:	ldrb	r2, [r5, r3]
   12750:	cmp	r2, #0
   12754:	lsl	r2, r2, #1
   12758:	bne	1273c <close@plt+0x1974>
   1275c:	cmp	r7, r3
   12760:	beq	11e68 <close@plt+0x10a0>
   12764:	rsb	r7, r7, r3
   12768:	str	r1, [sp, #12]
   1276c:	add	r0, r7, #1
   12770:	bl	13008 <close@plt+0x2240>
   12774:	ldr	r1, [sp, #12]
   12778:	mov	r2, r7
   1277c:	str	r0, [sp, #44]	; 0x2c
   12780:	bl	10cf0 <mempcpy@plt>
   12784:	mov	r3, #0
   12788:	strb	r3, [r0]
   1278c:	ldr	r4, [fp, #24]
   12790:	b	11e68 <close@plt+0x10a0>
   12794:	mov	r3, #0
   12798:	strb	r3, [r4]
   1279c:	ldrb	r6, [r5]
   127a0:	mov	r4, ip
   127a4:	ldr	r2, [r0]
   127a8:	lsl	r3, r6, #1
   127ac:	ldrh	r1, [r2, r3]
   127b0:	tst	r1, #2048	; 0x800
   127b4:	beq	11f84 <close@plt+0x11bc>
   127b8:	mov	r1, #0
   127bc:	mov	r0, r5
   127c0:	mov	r2, #10
   127c4:	bl	10c24 <strtol@plt>
   127c8:	ldr	r1, [fp, #4]
   127cc:	ldr	r3, [r1, #8]
   127d0:	cmp	r3, #0
   127d4:	str	r0, [sp, #40]	; 0x28
   127d8:	beq	1280c <close@plt+0x1a44>
   127dc:	ldr	r2, [r3]
   127e0:	cmp	r2, r0
   127e4:	ldrne	r0, [sp, #40]	; 0x28
   127e8:	bne	12800 <close@plt+0x1a38>
   127ec:	b	12afc <close@plt+0x1d34>
   127f0:	ldr	r2, [r6]
   127f4:	cmp	r2, r0
   127f8:	beq	12b04 <close@plt+0x1d3c>
   127fc:	mov	r3, r6
   12800:	ldr	r6, [r3, #20]
   12804:	cmp	r6, #0
   12808:	bne	127f0 <close@plt+0x1a28>
   1280c:	ldr	ip, [sp, #40]	; 0x28
   12810:	cmp	ip, #0
   12814:	beq	126a4 <close@plt+0x18dc>
   12818:	ldr	r3, [r1, #12]
   1281c:	cmp	r3, ip
   12820:	strlt	ip, [r1, #12]
   12824:	mov	ip, #0
   12828:	str	ip, [sp, #52]	; 0x34
   1282c:	b	11fec <close@plt+0x1224>
   12830:	add	r4, r5, #1
   12834:	movw	r1, #14128	; 0x3730
   12838:	mov	r2, #3
   1283c:	movt	r1, #1
   12840:	mov	r0, r4
   12844:	bl	10db0 <strncmp@plt>
   12848:	cmp	r0, #0
   1284c:	bne	129e8 <close@plt+0x1c20>
   12850:	ldrb	r3, [r5, #4]
   12854:	lsl	r3, r3, #1
   12858:	ldrh	r4, [r6, r3]
   1285c:	tst	r4, #8192	; 0x2000
   12860:	addeq	r7, r5, #4
   12864:	moveq	r1, #4
   12868:	beq	12890 <close@plt+0x1ac8>
   1286c:	add	r3, r5, #5
   12870:	mov	r1, #4
   12874:	mov	r7, r3
   12878:	ldrb	r2, [r3], #1
   1287c:	add	r1, r1, #1
   12880:	lsl	r2, r2, #1
   12884:	ldrh	r4, [r6, r2]
   12888:	tst	r4, #8192	; 0x2000
   1288c:	bne	12874 <close@plt+0x1aac>
   12890:	tst	r4, #2048	; 0x800
   12894:	bne	12ccc <close@plt+0x1f04>
   12898:	add	r2, r5, r1
   1289c:	mov	r3, r1
   128a0:	b	128b4 <close@plt+0x1aec>
   128a4:	ldrb	r0, [r2, #1]!
   128a8:	add	r3, r3, #1
   128ac:	lsl	r0, r0, #1
   128b0:	ldrh	r4, [r6, r0]
   128b4:	and	r4, r4, #8
   128b8:	ldrb	r0, [r5, r3]
   128bc:	uxth	r4, r4
   128c0:	cmp	r4, #0
   128c4:	bne	128a4 <close@plt+0x1adc>
   128c8:	cmp	r0, #95	; 0x5f
   128cc:	beq	128a4 <close@plt+0x1adc>
   128d0:	cmp	r3, r1
   128d4:	beq	12ee0 <close@plt+0x2118>
   128d8:	strb	r4, [r2]
   128dc:	ldr	r4, [fp]
   128e0:	cmp	r4, #0
   128e4:	bne	128f8 <close@plt+0x1b30>
   128e8:	b	12c40 <close@plt+0x1e78>
   128ec:	ldr	r4, [r4, #28]
   128f0:	cmp	r4, #0
   128f4:	beq	12c40 <close@plt+0x1e78>
   128f8:	ldr	r0, [r4, #24]
   128fc:	mov	r1, r7
   12900:	cmp	r0, #0
   12904:	beq	128ec <close@plt+0x1b24>
   12908:	bl	10c18 <strcmp@plt>
   1290c:	subs	r6, r0, #0
   12910:	bne	128ec <close@plt+0x1b24>
   12914:	mov	r2, #5
   12918:	movw	r1, #14392	; 0x3838
   1291c:	movt	r1, #1
   12920:	bl	10c6c <dcgettext@plt>
   12924:	ldr	r3, [sp, #24]
   12928:	mov	r1, r6
   1292c:	ldr	r2, [sp, #28]
   12930:	str	r0, [sp]
   12934:	mov	r0, r6
   12938:	bl	10cc0 <error_at_line@plt>
   1293c:	mov	r0, r6
   12940:	mov	r2, #5
   12944:	movw	r1, #14260	; 0x37b4
   12948:	movt	r1, #1
   1294c:	ldr	r5, [r4, #16]
   12950:	ldr	r4, [r4, #20]
   12954:	bl	10c6c <dcgettext@plt>
   12958:	mov	r1, r6
   1295c:	mov	r2, r5
   12960:	mov	r3, r4
   12964:	str	r0, [sp]
   12968:	mov	r0, r6
   1296c:	bl	10cc0 <error_at_line@plt>
   12970:	b	11cc8 <close@plt+0xf00>
   12974:	mov	r2, #5
   12978:	movw	r1, #14472	; 0x3888
   1297c:	mov	r0, #0
   12980:	movt	r1, #1
   12984:	bl	10c6c <dcgettext@plt>
   12988:	ldr	r3, [sp, #24]
   1298c:	ldr	r2, [sp, #28]
   12990:	str	r0, [sp]
   12994:	mov	r0, #0
   12998:	mov	r1, r0
   1299c:	bl	10cc0 <error_at_line@plt>
   129a0:	ldr	r4, [fp, #24]
   129a4:	b	11e68 <close@plt+0x10a0>
   129a8:	str	r5, [sp, #36]	; 0x24
   129ac:	movw	r1, #14292	; 0x37d4
   129b0:	ldr	sl, [sp, #16]
   129b4:	movt	r1, #1
   129b8:	ldr	r5, [sp, #32]
   129bc:	mov	r0, #0
   129c0:	mov	r2, #5
   129c4:	bl	10c6c <dcgettext@plt>
   129c8:	ldr	r3, [sp, #24]
   129cc:	ldr	r2, [sp, #28]
   129d0:	str	r0, [sp]
   129d4:	mov	r0, #0
   129d8:	mov	r1, r0
   129dc:	bl	10cc0 <error_at_line@plt>
   129e0:	ldr	r4, [fp, #24]
   129e4:	b	11e68 <close@plt+0x10a0>
   129e8:	movw	r1, #14152	; 0x3748
   129ec:	mov	r0, r4
   129f0:	movt	r1, #1
   129f4:	mov	r2, #6
   129f8:	bl	10db0 <strncmp@plt>
   129fc:	cmp	r0, #0
   12a00:	bne	12b6c <close@plt+0x1da4>
   12a04:	ldrb	r3, [r5, #7]
   12a08:	lsl	r3, r3, #1
   12a0c:	ldrh	r4, [r6, r3]
   12a10:	tst	r4, #8192	; 0x2000
   12a14:	addeq	r7, r5, #7
   12a18:	moveq	r1, #7
   12a1c:	beq	12a44 <close@plt+0x1c7c>
   12a20:	add	r3, r5, #8
   12a24:	mov	r1, #7
   12a28:	mov	r7, r3
   12a2c:	ldrb	r2, [r3], #1
   12a30:	add	r1, r1, #1
   12a34:	lsl	r2, r2, #1
   12a38:	ldrh	r4, [r6, r2]
   12a3c:	tst	r4, #8192	; 0x2000
   12a40:	bne	12a28 <close@plt+0x1c60>
   12a44:	tst	r4, #2048	; 0x800
   12a48:	bne	12e64 <close@plt+0x209c>
   12a4c:	add	r2, r5, r1
   12a50:	mov	r3, r1
   12a54:	b	12a68 <close@plt+0x1ca0>
   12a58:	ldrb	r0, [r2, #1]!
   12a5c:	add	r3, r3, #1
   12a60:	lsl	r0, r0, #1
   12a64:	ldrh	r4, [r6, r0]
   12a68:	and	r4, r4, #8
   12a6c:	ldrb	r0, [r5, r3]
   12a70:	uxth	r4, r4
   12a74:	cmp	r4, #0
   12a78:	bne	12a58 <close@plt+0x1c90>
   12a7c:	cmp	r0, #95	; 0x5f
   12a80:	beq	12a58 <close@plt+0x1c90>
   12a84:	cmp	r3, r1
   12a88:	beq	12fa0 <close@plt+0x21d8>
   12a8c:	strb	r4, [r2]
   12a90:	ldr	r4, [fp]
   12a94:	cmp	r4, #0
   12a98:	bne	12aac <close@plt+0x1ce4>
   12a9c:	b	12f24 <close@plt+0x215c>
   12aa0:	ldr	r4, [r4, #28]
   12aa4:	cmp	r4, #0
   12aa8:	beq	12f24 <close@plt+0x215c>
   12aac:	ldr	r0, [r4, #24]
   12ab0:	mov	r1, r7
   12ab4:	bl	10c18 <strcmp@plt>
   12ab8:	cmp	r0, #0
   12abc:	bne	12aa0 <close@plt+0x1cd8>
   12ac0:	mov	r3, #1
   12ac4:	str	r3, [r4, #4]
   12ac8:	b	11cc8 <close@plt+0xf00>
   12acc:	mov	r1, r5
   12ad0:	ldr	r0, [sp, #20]
   12ad4:	bl	10c78 <obstack_free@plt>
   12ad8:	ldr	r7, [fp, #36]	; 0x24
   12adc:	ldr	ip, [fp, #32]
   12ae0:	ldr	r5, [fp, #28]
   12ae4:	b	121dc <close@plt+0x1414>
   12ae8:	mov	r7, ip
   12aec:	ldr	ip, [sp, #16]
   12af0:	str	ip, [sp, #56]	; 0x38
   12af4:	ldr	ip, [sp, #36]	; 0x24
   12af8:	b	120fc <close@plt+0x1334>
   12afc:	mov	r6, r3
   12b00:	mov	r3, #0
   12b04:	ldr	r7, [r6, #16]
   12b08:	cmp	r7, #0
   12b0c:	beq	12f10 <close@plt+0x2148>
   12b10:	ldr	r2, [r6, #20]
   12b14:	ldr	r0, [r1, #12]
   12b18:	cmp	r2, #0
   12b1c:	add	r0, r0, #1
   12b20:	str	r0, [r1, #12]
   12b24:	str	r0, [r6]
   12b28:	beq	1280c <close@plt+0x1a44>
   12b2c:	cmp	r3, #0
   12b30:	strne	r2, [r3, #20]
   12b34:	streq	r2, [r1, #8]
   12b38:	ldrne	r2, [r6, #20]
   12b3c:	b	12b44 <close@plt+0x1d7c>
   12b40:	mov	r2, r3
   12b44:	ldr	r3, [r2, #20]
   12b48:	cmp	r3, #0
   12b4c:	bne	12b40 <close@plt+0x1d78>
   12b50:	str	r6, [r2, #20]
   12b54:	str	r3, [r6, #20]
   12b58:	b	1280c <close@plt+0x1a44>
   12b5c:	mov	ip, r4
   12b60:	mov	r4, r5
   12b64:	mov	r5, r6
   12b68:	b	121a0 <close@plt+0x13d8>
   12b6c:	movw	r1, #14160	; 0x3750
   12b70:	mov	r0, r4
   12b74:	movt	r1, #1
   12b78:	mov	r2, #5
   12b7c:	bl	10db0 <strncmp@plt>
   12b80:	cmp	r0, #0
   12b84:	beq	12cf8 <close@plt+0x1f30>
   12b88:	ldrb	r3, [r5, #2]
   12b8c:	add	r0, r5, #2
   12b90:	cmp	r3, #0
   12b94:	beq	12bd0 <close@plt+0x1e08>
   12b98:	lsl	r3, r3, #1
   12b9c:	ldrh	r3, [r6, r3]
   12ba0:	tst	r3, #8192	; 0x2000
   12ba4:	addeq	r3, r5, #3
   12ba8:	beq	12bbc <close@plt+0x1df4>
   12bac:	b	12bd0 <close@plt+0x1e08>
   12bb0:	ldrh	r2, [r6, r2]
   12bb4:	tst	r2, #8192	; 0x2000
   12bb8:	bne	12bd0 <close@plt+0x1e08>
   12bbc:	mov	r0, r3
   12bc0:	ldrb	r2, [r3], #1
   12bc4:	cmp	r2, #0
   12bc8:	lsl	r2, r2, #1
   12bcc:	bne	12bb0 <close@plt+0x1de8>
   12bd0:	mov	r6, #0
   12bd4:	mov	r2, #5
   12bd8:	strb	r6, [r0]
   12bdc:	movw	r1, #14192	; 0x3770
   12be0:	mov	r0, r6
   12be4:	movt	r1, #1
   12be8:	bl	10c6c <dcgettext@plt>
   12bec:	str	r4, [sp, #4]
   12bf0:	ldr	r3, [sp, #24]
   12bf4:	mov	r1, r6
   12bf8:	ldr	r2, [sp, #28]
   12bfc:	str	r0, [sp]
   12c00:	mov	r0, r6
   12c04:	bl	10cc0 <error_at_line@plt>
   12c08:	ldr	r4, [fp, #24]
   12c0c:	b	11e68 <close@plt+0x10a0>
   12c10:	mov	r0, r4
   12c14:	mov	r2, #5
   12c18:	movw	r1, #14376	; 0x3828
   12c1c:	movt	r1, #1
   12c20:	bl	10c6c <dcgettext@plt>
   12c24:	ldr	r3, [sp, #24]
   12c28:	ldr	r2, [sp, #28]
   12c2c:	mov	r1, r4
   12c30:	str	r0, [sp]
   12c34:	mov	r0, r4
   12c38:	bl	10cc0 <error_at_line@plt>
   12c3c:	b	11cc8 <close@plt+0xf00>
   12c40:	ldr	r0, [fp, #16]
   12c44:	mov	r4, #1
   12c48:	add	r0, r0, r4
   12c4c:	str	r0, [fp, #16]
   12c50:	cmp	r0, #0
   12c54:	beq	12348 <close@plt+0x1580>
   12c58:	ldr	r3, [fp]
   12c5c:	add	r6, r0, #1
   12c60:	cmp	r3, #0
   12c64:	bne	12c78 <close@plt+0x1eb0>
   12c68:	b	12dc8 <close@plt+0x2000>
   12c6c:	ldr	r3, [r3, #28]
   12c70:	cmp	r3, #0
   12c74:	beq	12dc8 <close@plt+0x2000>
   12c78:	ldr	r2, [r3]
   12c7c:	cmp	r6, r2
   12c80:	bne	12c6c <close@plt+0x1ea4>
   12c84:	ldr	ip, [sp, #28]
   12c88:	cmp	r7, #0
   12c8c:	str	r3, [fp, #4]
   12c90:	movne	r4, #1
   12c94:	str	r7, [r3, #24]
   12c98:	str	ip, [r3, #16]
   12c9c:	ldr	ip, [sp, #24]
   12ca0:	str	ip, [r3, #20]
   12ca4:	b	12348 <close@plt+0x1580>
   12ca8:	ldr	r0, [sp, #44]	; 0x2c
   12cac:	add	r1, sp, #108	; 0x6c
   12cb0:	add	r2, sp, #112	; 0x70
   12cb4:	add	r3, sp, #116	; 0x74
   12cb8:	bl	11160 <close@plt+0x398>
   12cbc:	cmp	r0, #0
   12cc0:	bne	11eb8 <close@plt+0x10f0>
   12cc4:	ldr	r0, [sp, #108]	; 0x6c
   12cc8:	b	12008 <close@plt+0x1240>
   12ccc:	mov	r0, r7
   12cd0:	mov	r1, #0
   12cd4:	mov	r2, #10
   12cd8:	mov	r7, #0
   12cdc:	bl	10c24 <strtol@plt>
   12ce0:	ldr	r3, [fp, #16]
   12ce4:	cmp	r3, r0
   12ce8:	strlt	r0, [fp, #16]
   12cec:	movlt	r4, r7
   12cf0:	movge	r4, r7
   12cf4:	b	12c50 <close@plt+0x1e88>
   12cf8:	ldrb	ip, [r5, #6]
   12cfc:	lsl	r3, ip, #1
   12d00:	ldrh	r3, [r6, r3]
   12d04:	tst	r3, #8192	; 0x2000
   12d08:	addeq	r4, r5, #6
   12d0c:	beq	12d2c <close@plt+0x1f64>
   12d10:	add	r3, r5, #7
   12d14:	mov	r4, r3
   12d18:	ldrb	ip, [r3], #1
   12d1c:	lsl	r2, ip, #1
   12d20:	ldrh	r2, [r6, r2]
   12d24:	tst	r2, #8192	; 0x2000
   12d28:	bne	12d14 <close@plt+0x1f4c>
   12d2c:	ldr	r0, [sp, #108]	; 0x6c
   12d30:	cmn	r0, #1
   12d34:	beq	12fd4 <close@plt+0x220c>
   12d38:	mov	lr, #0
   12d3c:	strb	ip, [sp, #120]	; 0x78
   12d40:	add	ip, sp, #120	; 0x78
   12d44:	str	ip, [sp, #48]	; 0x30
   12d48:	mov	r1, lr
   12d4c:	mov	r2, lr
   12d50:	mov	r3, lr
   12d54:	ldr	ip, [sp, #36]	; 0x24
   12d58:	str	lr, [sp]
   12d5c:	strb	lr, [sp, #121]	; 0x79
   12d60:	ldr	lr, [sp, #48]	; 0x30
   12d64:	str	ip, [sp, #144]	; 0x90
   12d68:	mov	ip, #2
   12d6c:	str	r9, [sp, #152]	; 0x98
   12d70:	str	lr, [sp, #128]	; 0x80
   12d74:	str	ip, [sp, #136]	; 0x88
   12d78:	bl	10c0c <iconv@plt>
   12d7c:	add	r3, sp, #152	; 0x98
   12d80:	ldr	r0, [sp, #108]	; 0x6c
   12d84:	str	r3, [sp]
   12d88:	add	r1, sp, #128	; 0x80
   12d8c:	add	r3, sp, #144	; 0x90
   12d90:	add	r2, sp, #136	; 0x88
   12d94:	bl	10c0c <iconv@plt>
   12d98:	ldr	r3, [sp, #136]	; 0x88
   12d9c:	cmp	r3, #0
   12da0:	bne	12db8 <close@plt+0x1ff0>
   12da4:	ldr	ip, [sp, #36]	; 0x24
   12da8:	ldr	r2, [sp, #144]	; 0x90
   12dac:	add	r3, ip, #8
   12db0:	cmp	r2, r3
   12db4:	beq	12ffc <close@plt+0x2234>
   12db8:	movw	r1, #14168	; 0x3758
   12dbc:	mov	r0, #0
   12dc0:	movt	r1, #1
   12dc4:	b	129c0 <close@plt+0x1bf8>
   12dc8:	mov	r0, #1
   12dcc:	mov	r1, #32
   12dd0:	bl	13070 <close@plt+0x22a8>
   12dd4:	ldr	r2, [fp]
   12dd8:	mov	r3, r0
   12ddc:	str	r6, [r0]
   12de0:	str	r2, [r0, #28]
   12de4:	str	r0, [fp]
   12de8:	b	12c84 <close@plt+0x1ebc>
   12dec:	ldr	r3, [sp, #88]	; 0x58
   12df0:	add	lr, sp, #160	; 0xa0
   12df4:	cmp	r3, lr
   12df8:	bne	125f4 <close@plt+0x182c>
   12dfc:	ldr	r3, [sp, #152]	; 0x98
   12e00:	add	r4, r4, #4
   12e04:	str	r3, [r4, #-4]
   12e08:	b	12620 <close@plt+0x1858>
   12e0c:	movw	r1, #14256	; 0x37b0
   12e10:	ldr	r0, [sp, #28]
   12e14:	movt	r1, #1
   12e18:	bl	10c30 <fopen@plt>
   12e1c:	mov	sl, r0
   12e20:	cmp	sl, #0
   12e24:	bne	11c9c <close@plt+0xed4>
   12e28:	bl	10d38 <__errno_location@plt>
   12e2c:	mov	r2, #5
   12e30:	movw	r1, #14088	; 0x3708
   12e34:	movt	r1, #1
   12e38:	ldr	r4, [r0]
   12e3c:	mov	r0, sl
   12e40:	bl	10c6c <dcgettext@plt>
   12e44:	ldr	r3, [sp, #28]
   12e48:	mov	r1, r4
   12e4c:	mov	r2, r0
   12e50:	mov	r0, sl
   12e54:	bl	10ca8 <error@plt>
   12e58:	mov	r0, fp
   12e5c:	add	sp, sp, #164	; 0xa4
   12e60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12e64:	mov	r0, r7
   12e68:	mov	r1, #0
   12e6c:	mov	r2, #10
   12e70:	bl	10c24 <strtol@plt>
   12e74:	ldr	r3, [fp]
   12e78:	cmp	r3, #0
   12e7c:	add	r4, r0, #1
   12e80:	bne	12e94 <close@plt+0x20cc>
   12e84:	b	12eb0 <close@plt+0x20e8>
   12e88:	ldr	r3, [r3, #28]
   12e8c:	cmp	r3, #0
   12e90:	beq	12eb0 <close@plt+0x20e8>
   12e94:	ldr	r2, [r3]
   12e98:	cmp	r4, r2
   12e9c:	bne	12e88 <close@plt+0x20c0>
   12ea0:	mov	r2, #1
   12ea4:	ldr	r4, [fp, #24]
   12ea8:	str	r2, [r3, #4]
   12eac:	b	11e68 <close@plt+0x10a0>
   12eb0:	mov	r0, #1
   12eb4:	mov	r1, #32
   12eb8:	bl	13070 <close@plt+0x22a8>
   12ebc:	ldr	r2, [fp]
   12ec0:	mov	r3, r0
   12ec4:	str	r4, [r0]
   12ec8:	str	r2, [r0, #28]
   12ecc:	mov	r2, #1
   12ed0:	str	r0, [fp]
   12ed4:	ldr	r4, [fp, #24]
   12ed8:	str	r2, [r3, #4]
   12edc:	b	11e68 <close@plt+0x10a0>
   12ee0:	mov	r0, r4
   12ee4:	mov	r2, #5
   12ee8:	movw	r1, #14132	; 0x3734
   12eec:	movt	r1, #1
   12ef0:	bl	10c6c <dcgettext@plt>
   12ef4:	ldr	r3, [sp, #24]
   12ef8:	ldr	r2, [sp, #28]
   12efc:	mov	r1, r4
   12f00:	str	r0, [sp]
   12f04:	mov	r0, r4
   12f08:	bl	10cc0 <error_at_line@plt>
   12f0c:	b	12350 <close@plt+0x1588>
   12f10:	movw	r1, #14232	; 0x3798
   12f14:	mov	r0, r7
   12f18:	movt	r1, #1
   12f1c:	mov	r2, #5
   12f20:	b	12654 <close@plt+0x188c>
   12f24:	mov	r2, #5
   12f28:	movw	r1, #14420	; 0x3854
   12f2c:	mov	r0, #0
   12f30:	movt	r1, #1
   12f34:	bl	10c6c <dcgettext@plt>
   12f38:	str	r7, [sp, #4]
   12f3c:	ldr	r3, [sp, #24]
   12f40:	ldr	r2, [sp, #28]
   12f44:	str	r0, [sp]
   12f48:	mov	r0, #0
   12f4c:	mov	r1, r0
   12f50:	bl	10cc0 <error_at_line@plt>
   12f54:	b	11cc8 <close@plt+0xf00>
   12f58:	mov	r1, #64	; 0x40
   12f5c:	mov	r0, #1
   12f60:	bl	13070 <close@plt+0x22a8>
   12f64:	mov	r1, #0
   12f68:	mov	r2, r1
   12f6c:	movw	r3, #3144	; 0xc48
   12f70:	movt	r3, #1
   12f74:	str	r3, [sp]
   12f78:	movw	r3, #3252	; 0xcb4
   12f7c:	movt	r3, #1
   12f80:	mov	fp, r0
   12f84:	add	r0, r0, #20
   12f88:	bl	10c84 <_obstack_begin@plt>
   12f8c:	mov	r0, fp
   12f90:	mov	r1, #1
   12f94:	bl	112d8 <close@plt+0x510>
   12f98:	str	r0, [fp, #4]
   12f9c:	b	11ca4 <close@plt+0xedc>
   12fa0:	mov	r0, r4
   12fa4:	mov	r2, #5
   12fa8:	movw	r1, #14132	; 0x3734
   12fac:	movt	r1, #1
   12fb0:	bl	10c6c <dcgettext@plt>
   12fb4:	mov	r1, r4
   12fb8:	ldr	r3, [sp, #24]
   12fbc:	ldr	r2, [sp, #28]
   12fc0:	str	r0, [sp]
   12fc4:	mov	r0, r4
   12fc8:	bl	10cc0 <error_at_line@plt>
   12fcc:	ldr	r4, [fp, #24]
   12fd0:	b	11e68 <close@plt+0x10a0>
   12fd4:	ldr	r0, [sp, #44]	; 0x2c
   12fd8:	add	r1, sp, #108	; 0x6c
   12fdc:	add	r2, sp, #112	; 0x70
   12fe0:	add	r3, sp, #116	; 0x74
   12fe4:	bl	11160 <close@plt+0x398>
   12fe8:	cmp	r0, #0
   12fec:	bne	11eb8 <close@plt+0x10f0>
   12ff0:	ldrb	ip, [r4]
   12ff4:	ldr	r0, [sp, #108]	; 0x6c
   12ff8:	b	12d38 <close@plt+0x1f70>
   12ffc:	ldr	r3, [ip]
   13000:	str	r3, [fp, #12]
   13004:	b	12350 <close@plt+0x1588>
   13008:	push	{r4, lr}
   1300c:	mov	r4, r0
   13010:	bl	10cb4 <malloc@plt>
   13014:	cmp	r0, #0
   13018:	popne	{r4, pc}
   1301c:	cmp	r4, #0
   13020:	bne	13034 <close@plt+0x226c>
   13024:	mov	r0, #1
   13028:	bl	10cb4 <malloc@plt>
   1302c:	cmp	r0, #0
   13030:	popne	{r4, pc}
   13034:	movw	r3, #16420	; 0x4024
   13038:	movt	r3, #2
   1303c:	mov	r2, #5
   13040:	movw	r0, #16448	; 0x4040
   13044:	movw	r1, #14872	; 0x3a18
   13048:	movt	r0, #2
   1304c:	movt	r1, #1
   13050:	ldr	r4, [r3]
   13054:	bl	10c3c <__dcgettext@plt>
   13058:	mov	r1, #0
   1305c:	mov	r2, r0
   13060:	mov	r0, r4
   13064:	bl	10ca8 <error@plt>
   13068:	mov	r0, #0
   1306c:	pop	{r4, pc}
   13070:	push	{r4, lr}
   13074:	mov	r4, r0
   13078:	bl	10bdc <calloc@plt>
   1307c:	cmp	r0, #0
   13080:	popne	{r4, pc}
   13084:	cmp	r4, #0
   13088:	bne	1309c <close@plt+0x22d4>
   1308c:	mov	r0, #1
   13090:	bl	10cb4 <malloc@plt>
   13094:	cmp	r0, #0
   13098:	popne	{r4, pc}
   1309c:	movw	r3, #16420	; 0x4024
   130a0:	movt	r3, #2
   130a4:	mov	r2, #5
   130a8:	movw	r0, #16448	; 0x4040
   130ac:	movw	r1, #14872	; 0x3a18
   130b0:	movt	r0, #2
   130b4:	movt	r1, #1
   130b8:	ldr	r4, [r3]
   130bc:	bl	10c3c <__dcgettext@plt>
   130c0:	mov	r1, #0
   130c4:	mov	r2, r0
   130c8:	mov	r0, r4
   130cc:	bl	10ca8 <error@plt>
   130d0:	mov	r0, #0
   130d4:	pop	{r4, pc}
   130d8:	cmp	r0, #0
   130dc:	push	{r4, lr}
   130e0:	mov	r4, r1
   130e4:	beq	13148 <close@plt+0x2380>
   130e8:	bl	10c90 <realloc@plt>
   130ec:	cmp	r0, #0
   130f0:	popne	{r4, pc}
   130f4:	cmp	r4, #0
   130f8:	bne	1310c <close@plt+0x2344>
   130fc:	mov	r0, #1
   13100:	bl	10cb4 <malloc@plt>
   13104:	cmp	r0, #0
   13108:	popne	{r4, pc}
   1310c:	movw	r3, #16420	; 0x4024
   13110:	movt	r3, #2
   13114:	mov	r2, #5
   13118:	movw	r0, #16448	; 0x4040
   1311c:	movw	r1, #14872	; 0x3a18
   13120:	movt	r0, #2
   13124:	movt	r1, #1
   13128:	ldr	r4, [r3]
   1312c:	bl	10c3c <__dcgettext@plt>
   13130:	mov	r1, #0
   13134:	mov	r2, r0
   13138:	mov	r0, r4
   1313c:	bl	10ca8 <error@plt>
   13140:	mov	r0, #0
   13144:	pop	{r4, pc}
   13148:	mov	r0, r1
   1314c:	bl	10cb4 <malloc@plt>
   13150:	cmp	r0, #0
   13154:	popne	{r4, pc}
   13158:	b	130f4 <close@plt+0x232c>
   1315c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   13160:	mov	r7, r0
   13164:	ldr	r6, [pc, #76]	; 131b8 <close@plt+0x23f0>
   13168:	mov	r8, r1
   1316c:	ldr	r5, [pc, #72]	; 131bc <close@plt+0x23f4>
   13170:	mov	r9, r2
   13174:	add	r6, pc, r6
   13178:	bl	10bbc <calloc@plt-0x20>
   1317c:	add	r5, pc, r5
   13180:	rsb	r6, r5, r6
   13184:	asrs	r6, r6, #2
   13188:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   1318c:	sub	r5, r5, #4
   13190:	mov	r4, #0
   13194:	add	r4, r4, #1
   13198:	ldr	r3, [r5, #4]!
   1319c:	mov	r0, r7
   131a0:	mov	r1, r8
   131a4:	mov	r2, r9
   131a8:	blx	r3
   131ac:	cmp	r4, r6
   131b0:	bne	13194 <close@plt+0x23cc>
   131b4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   131b8:	andeq	r0, r1, r4, asr #25
   131bc:			; <UNDEFINED> instruction: 0x00010cb8
   131c0:	bx	lr
   131c4:	subs	r2, r1, #1
   131c8:	bxeq	lr
   131cc:	bcc	133a4 <close@plt+0x25dc>
   131d0:	cmp	r0, r1
   131d4:	bls	13388 <close@plt+0x25c0>
   131d8:	tst	r1, r2
   131dc:	beq	13394 <close@plt+0x25cc>
   131e0:	clz	r3, r0
   131e4:	clz	r2, r1
   131e8:	sub	r3, r2, r3
   131ec:	rsbs	r3, r3, #31
   131f0:	addne	r3, r3, r3, lsl #1
   131f4:	mov	r2, #0
   131f8:	addne	pc, pc, r3, lsl #2
   131fc:	nop	{0}
   13200:	cmp	r0, r1, lsl #31
   13204:	adc	r2, r2, r2
   13208:	subcs	r0, r0, r1, lsl #31
   1320c:	cmp	r0, r1, lsl #30
   13210:	adc	r2, r2, r2
   13214:	subcs	r0, r0, r1, lsl #30
   13218:	cmp	r0, r1, lsl #29
   1321c:	adc	r2, r2, r2
   13220:	subcs	r0, r0, r1, lsl #29
   13224:	cmp	r0, r1, lsl #28
   13228:	adc	r2, r2, r2
   1322c:	subcs	r0, r0, r1, lsl #28
   13230:	cmp	r0, r1, lsl #27
   13234:	adc	r2, r2, r2
   13238:	subcs	r0, r0, r1, lsl #27
   1323c:	cmp	r0, r1, lsl #26
   13240:	adc	r2, r2, r2
   13244:	subcs	r0, r0, r1, lsl #26
   13248:	cmp	r0, r1, lsl #25
   1324c:	adc	r2, r2, r2
   13250:	subcs	r0, r0, r1, lsl #25
   13254:	cmp	r0, r1, lsl #24
   13258:	adc	r2, r2, r2
   1325c:	subcs	r0, r0, r1, lsl #24
   13260:	cmp	r0, r1, lsl #23
   13264:	adc	r2, r2, r2
   13268:	subcs	r0, r0, r1, lsl #23
   1326c:	cmp	r0, r1, lsl #22
   13270:	adc	r2, r2, r2
   13274:	subcs	r0, r0, r1, lsl #22
   13278:	cmp	r0, r1, lsl #21
   1327c:	adc	r2, r2, r2
   13280:	subcs	r0, r0, r1, lsl #21
   13284:	cmp	r0, r1, lsl #20
   13288:	adc	r2, r2, r2
   1328c:	subcs	r0, r0, r1, lsl #20
   13290:	cmp	r0, r1, lsl #19
   13294:	adc	r2, r2, r2
   13298:	subcs	r0, r0, r1, lsl #19
   1329c:	cmp	r0, r1, lsl #18
   132a0:	adc	r2, r2, r2
   132a4:	subcs	r0, r0, r1, lsl #18
   132a8:	cmp	r0, r1, lsl #17
   132ac:	adc	r2, r2, r2
   132b0:	subcs	r0, r0, r1, lsl #17
   132b4:	cmp	r0, r1, lsl #16
   132b8:	adc	r2, r2, r2
   132bc:	subcs	r0, r0, r1, lsl #16
   132c0:	cmp	r0, r1, lsl #15
   132c4:	adc	r2, r2, r2
   132c8:	subcs	r0, r0, r1, lsl #15
   132cc:	cmp	r0, r1, lsl #14
   132d0:	adc	r2, r2, r2
   132d4:	subcs	r0, r0, r1, lsl #14
   132d8:	cmp	r0, r1, lsl #13
   132dc:	adc	r2, r2, r2
   132e0:	subcs	r0, r0, r1, lsl #13
   132e4:	cmp	r0, r1, lsl #12
   132e8:	adc	r2, r2, r2
   132ec:	subcs	r0, r0, r1, lsl #12
   132f0:	cmp	r0, r1, lsl #11
   132f4:	adc	r2, r2, r2
   132f8:	subcs	r0, r0, r1, lsl #11
   132fc:	cmp	r0, r1, lsl #10
   13300:	adc	r2, r2, r2
   13304:	subcs	r0, r0, r1, lsl #10
   13308:	cmp	r0, r1, lsl #9
   1330c:	adc	r2, r2, r2
   13310:	subcs	r0, r0, r1, lsl #9
   13314:	cmp	r0, r1, lsl #8
   13318:	adc	r2, r2, r2
   1331c:	subcs	r0, r0, r1, lsl #8
   13320:	cmp	r0, r1, lsl #7
   13324:	adc	r2, r2, r2
   13328:	subcs	r0, r0, r1, lsl #7
   1332c:	cmp	r0, r1, lsl #6
   13330:	adc	r2, r2, r2
   13334:	subcs	r0, r0, r1, lsl #6
   13338:	cmp	r0, r1, lsl #5
   1333c:	adc	r2, r2, r2
   13340:	subcs	r0, r0, r1, lsl #5
   13344:	cmp	r0, r1, lsl #4
   13348:	adc	r2, r2, r2
   1334c:	subcs	r0, r0, r1, lsl #4
   13350:	cmp	r0, r1, lsl #3
   13354:	adc	r2, r2, r2
   13358:	subcs	r0, r0, r1, lsl #3
   1335c:	cmp	r0, r1, lsl #2
   13360:	adc	r2, r2, r2
   13364:	subcs	r0, r0, r1, lsl #2
   13368:	cmp	r0, r1, lsl #1
   1336c:	adc	r2, r2, r2
   13370:	subcs	r0, r0, r1, lsl #1
   13374:	cmp	r0, r1
   13378:	adc	r2, r2, r2
   1337c:	subcs	r0, r0, r1
   13380:	mov	r0, r2
   13384:	bx	lr
   13388:	moveq	r0, #1
   1338c:	movne	r0, #0
   13390:	bx	lr
   13394:	clz	r2, r1
   13398:	rsb	r2, r2, #31
   1339c:	lsr	r0, r0, r2
   133a0:	bx	lr
   133a4:	cmp	r0, #0
   133a8:	mvnne	r0, #0
   133ac:	b	133d0 <close@plt+0x2608>
   133b0:	cmp	r1, #0
   133b4:	beq	133a4 <close@plt+0x25dc>
   133b8:	push	{r0, r1, lr}
   133bc:	bl	131c4 <close@plt+0x23fc>
   133c0:	pop	{r1, r2, lr}
   133c4:	mul	r3, r2, r0
   133c8:	sub	r1, r1, r3
   133cc:	bx	lr
   133d0:	push	{r1, lr}
   133d4:	mov	r0, #8
   133d8:	bl	10be8 <raise@plt>
   133dc:	pop	{r1, pc}
   133e0:	bx	lr
   133e4:	bx	lr
   133e8:	bx	lr

Disassembly of section .fini:

000133ec <.fini>:
   133ec:	push	{r3, lr}
   133f0:	pop	{r3, pc}
