(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h3f):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h2):(1'h0)] wire3;
  input wire [(3'h4):(1'h0)] wire2;
  input wire [(3'h5):(1'h0)] wire1;
  input wire signed [(2'h3):(1'h0)] wire0;
  wire signed [(3'h5):(1'h0)] wire16;
  wire signed [(3'h6):(1'h0)] wire15;
  wire signed [(2'h3):(1'h0)] wire14;
  wire [(3'h5):(1'h0)] wire13;
  wire [(3'h5):(1'h0)] wire12;
  wire signed [(4'ha):(1'h0)] wire10;
  wire [(2'h2):(1'h0)] wire9;
  wire [(3'h6):(1'h0)] wire8;
  wire [(3'h4):(1'h0)] wire7;
  wire [(2'h2):(1'h0)] wire6;
  wire signed [(3'h7):(1'h0)] wire5;
  reg signed [(3'h5):(1'h0)] reg11 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg4 = (1'h0);
  assign y = {wire16,
                 wire15,
                 wire14,
                 wire13,
                 wire12,
                 wire10,
                 wire9,
                 wire8,
                 wire7,
                 wire6,
                 wire5,
                 reg11,
                 reg4,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg4 <= (-$unsigned(wire3[(1'h1):(1'h1)]));
    end
  assign wire5 = {wire1};
  assign wire6 = wire1[(2'h3):(1'h1)];
  assign wire7 = wire0[(1'h1):(1'h0)];
  assign wire8 = $signed({reg4});
  assign wire9 = $signed((wire6[(2'h2):(2'h2)] ?
                     wire5[(3'h6):(2'h3)] : $unsigned(wire8[(1'h1):(1'h0)])));
  assign wire10 = (!(~|$unsigned((+wire8))));
  always
    @(posedge clk) begin
      reg11 <= wire3[(1'h0):(1'h0)];
    end
  assign wire12 = reg11[(1'h1):(1'h1)];
  assign wire13 = (({reg4} >>> ($unsigned(wire6) ?
                      $signed(wire10) : (|wire5))) <= {($unsigned(wire12) ^~ $signed((8'h9c)))});
  assign wire14 = $signed(((~|wire10[(3'h6):(1'h0)]) - wire6));
  assign wire15 = ((($unsigned(wire12) <<< (wire5 ?
                          wire3 : (8'hb0))) < (!((8'hb0) >>> (8'had)))) ?
                      (~&$signed($signed(wire6))) : (reg11[(2'h2):(1'h1)] == wire0));
  assign wire16 = wire2;
endmodule