
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ipc1_public/server_003.champsimtrace.xz
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
CPU 0 Entangling prefetcher
cpu0_L1D next line prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000001 cycles: 2543421 heartbeat IPC: 3.93171 cumulative IPC: 3.93171 (Simulation time: 0 hr 0 min 26 sec) 
Heartbeat CPU 0 instructions: 20000003 cycles: 5096041 heartbeat IPC: 3.91754 cumulative IPC: 3.92462 (Simulation time: 0 hr 0 min 53 sec) 

Warmup complete CPU 0 instructions: 25000002 cycles: 6360706 (Simulation time: 0 hr 1 min 8 sec) 

Heartbeat CPU 0 instructions: 30000004 cycles: 9152688 heartbeat IPC: 2.46509 cumulative IPC: 1.79084 (Simulation time: 0 hr 1 min 30 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 16580260 heartbeat IPC: 1.34633 cumulative IPC: 1.46777 (Simulation time: 0 hr 2 min 17 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 24441901 heartbeat IPC: 1.272 cumulative IPC: 1.38265 (Simulation time: 0 hr 3 min 3 sec) 
Finished CPU 0 instructions: 25000000 cycles: 18081195 cumulative IPC: 1.38265 (Simulation time: 0 hr 3 min 3 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.38265 instructions: 25000000 cycles: 18081195
cpu0_DTLB TOTAL     ACCESS:    5127510  HIT:    4910167  MISS:     217343
cpu0_DTLB LOAD      ACCESS:    3613235  HIT:    3409208  MISS:     204027
cpu0_DTLB RFO       ACCESS:    1514275  HIT:    1500959  MISS:      13316
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.2046 cycles
cpu0_ITLB TOTAL     ACCESS:    2041041  HIT:    1970561  MISS:      70480
cpu0_ITLB LOAD      ACCESS:    2041041  HIT:    1970561  MISS:      70480
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 10.481 cycles
cpu0_L1I TOTAL     ACCESS:   10630240  HIT:    9851425  MISS:     778815
cpu0_L1I LOAD      ACCESS:    2734348  HIT:    2653857  MISS:      80491
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:    7895892  HIT:    7197568  MISS:     698324
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:   10174631  ISSUED:    7939206  USEFUL:     621463  USELESS:     101900
cpu0_L1I AVERAGE MISS LATENCY: 21.6301 cycles
cpu0_STLB TOTAL     ACCESS:     287823  HIT:     261312  MISS:      26511
cpu0_STLB LOAD      ACCESS:     274507  HIT:     249387  MISS:      25120
cpu0_STLB RFO       ACCESS:      13316  HIT:      11925  MISS:       1391
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 21.7498 cycles
cpu0_L1D TOTAL     ACCESS:    9859563  HIT:    9223542  MISS:     636021
cpu0_L1D LOAD      ACCESS:    3799624  HIT:    3507293  MISS:     292331
cpu0_L1D RFO       ACCESS:    2341111  HIT:    2273508  MISS:      67603
cpu0_L1D PREFETCH  ACCESS:    3693073  HIT:    3421280  MISS:     271793
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      25755  HIT:      21461  MISS:       4294
cpu0_L1D PREFETCH  REQUESTED:    3832291  ISSUED:    3810193  USEFUL:     201649  USELESS:      87019
cpu0_L1D AVERAGE MISS LATENCY: 43.5079 cycles
cpu0_L2C TOTAL     ACCESS:    1556819  HIT:    1142524  MISS:     414295
cpu0_L2C LOAD      ACCESS:     333865  HIT:     231647  MISS:     102218
cpu0_L2C RFO       ACCESS:      64659  HIT:      19275  MISS:      45384
cpu0_L2C PREFETCH  ACCESS:    1011977  HIT:     747199  MISS:     264778
cpu0_L2C WRITEBACK ACCESS:     142024  HIT:     141169  MISS:        855
cpu0_L2C TRANSLATION ACCESS:       4294  HIT:       3234  MISS:       1060
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 74.8978 cycles
LLC TOTAL     ACCESS:     496707  HIT:     421571  MISS:      75136
LLC LOAD      ACCESS:     102205  HIT:      87254  MISS:      14951
LLC RFO       ACCESS:      45381  HIT:      17866  MISS:      27515
LLC PREFETCH  ACCESS:     264776  HIT:     232279  MISS:      32497
LLC WRITEBACK ACCESS:      83285  HIT:      83160  MISS:        125
LLC TRANSLATION ACCESS:       1060  HIT:       1012  MISS:         48
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 297.406 cycles
CPU 0 L1I Entangling prefetcher final stats
IP accesses: 350a d4280 33257 / 2738431
IP misses: a16c 285b00 334 / 84575
IP hits: 0 0 0 / 0
IP late: 4104 104100 191 / 47529
IP wrong: 84f3 213cc0 489 / 244519
miss rate: 0.0308845
coverage: 0
coverage_late: 0.561975
accuracy: 0
accuracy_late: 0.162744
discarded: 0
evicts entangled j table: 0
evicts entangled k table: 24124
max bb size: 58
formats: 0 36407 28 0 0 4809 0 
hist_lookups: 18535 22670 17781 12924 9184 6277 4106 2609 1597 974 582 344 221 137 87 0 9 2098 
hist_lookups_evict: 0.00898787 %
hist_lookups_shortlat: 2.09517 %
bb_found_hist: 0 624206 333479 174462 97811 69921 42785 31522 19080 10028 4509 3998 1931 4435 2368 643 1073 394 144 84 330 0 0 98 12 0 37 63 62 0 0 77 0 0 26 0 0 12 0 0 24 0 0 0 0 0 0 0 0 0 0 0 25 0 0 0 0 0 25 0 0 0 0 0 
bb_found_summary: 3537367 1423664 2.48469
entangled_found_hist: 0 388058 1073143 7465 1550 418 208 0 
entangled_found_summary: 2566277 1470842 1.74477
bb_ent_found_hist: 0 855944 421445 224372 94006 106518 52518 31615 15632 7175 2500 4804 1534 1422 3517 260 4606 466 436 189 872 0 0 92 12 0 42 36 394 0 0 54 0 0 0 0 0 34 0 0 48 0 0 0 0 0 0 0 0 0 0 0 25 0 0 0 0 0 25 0 0 0 0 0 
bb_ent_found_summary: 4308083 1830593 2.35338

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      18057  ROW_BUFFER_MISS:      56949
 DBUS AVG_CONGESTED_CYCLE:    3.91892
 WQ ROW_BUFFER_HIT:       4879  ROW_BUFFER_MISS:      29893  FULL:          0


CPU 0 Branch Prediction Accuracy: 93.3398% MPKI: 13.8515 Average ROB Occupancy at Mispredict: 147.542
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.19824
BRANCH_INDIRECT: 0.51728
BRANCH_CONDITIONAL: 9.45216
BRANCH_DIRECT_CALL: 0.37436
BRANCH_INDIRECT_CALL: 2.6942
BRANCH_RETURN: 0.61524

