
getting-started-flash.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006c6c  00400000  00400000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000001e8  20000000  00406c6c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          0000063c  200001e8  00406e54  000201e8  2**2
                  ALLOC
  3 .stack        00003004  20000824  00407490  000201e8  2**0
                  ALLOC
  4 .ARM.attributes 0000002a  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
  5 .comment      0000006e  00000000  00000000  00020212  2**0
                  CONTENTS, READONLY
  6 .debug_info   0001549f  00000000  00000000  00020280  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000371e  00000000  00000000  0003571f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00005c97  00000000  00000000  00038e3d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000e98  00000000  00000000  0003ead4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000d38  00000000  00000000  0003f96c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000182f9  00000000  00000000  000406a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00013b80  00000000  00000000  0005899d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00055746  00000000  00000000  0006c51d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000030a8  00000000  00000000  000c1c64  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003828 	.word	0x20003828
  400004:	00402125 	.word	0x00402125
  400008:	00402121 	.word	0x00402121
  40000c:	00402121 	.word	0x00402121
  400010:	00402121 	.word	0x00402121
  400014:	00402121 	.word	0x00402121
  400018:	00402121 	.word	0x00402121
	...
  40002c:	00402121 	.word	0x00402121
  400030:	00402121 	.word	0x00402121
  400034:	00000000 	.word	0x00000000
  400038:	00402121 	.word	0x00402121
  40003c:	00400521 	.word	0x00400521
  400040:	00402121 	.word	0x00402121
  400044:	00402121 	.word	0x00402121
  400048:	00402121 	.word	0x00402121
  40004c:	00402121 	.word	0x00402121
  400050:	00402121 	.word	0x00402121
  400054:	00402121 	.word	0x00402121
  400058:	00402121 	.word	0x00402121
  40005c:	00402121 	.word	0x00402121
  400060:	00402121 	.word	0x00402121
  400064:	00402121 	.word	0x00402121
  400068:	00000000 	.word	0x00000000
  40006c:	00401d61 	.word	0x00401d61
  400070:	00401d71 	.word	0x00401d71
  400074:	00401d81 	.word	0x00401d81
  400078:	00402121 	.word	0x00402121
  40007c:	00402121 	.word	0x00402121
	...
  400088:	00402121 	.word	0x00402121
  40008c:	00402121 	.word	0x00402121
  400090:	00402121 	.word	0x00402121
  400094:	00402121 	.word	0x00402121
  400098:	00402121 	.word	0x00402121
  40009c:	00402121 	.word	0x00402121
  4000a0:	00402121 	.word	0x00402121
  4000a4:	00402121 	.word	0x00402121
  4000a8:	00402121 	.word	0x00402121
  4000ac:	00402121 	.word	0x00402121
  4000b0:	00402121 	.word	0x00402121
  4000b4:	00402121 	.word	0x00402121
  4000b8:	00402121 	.word	0x00402121
  4000bc:	00402121 	.word	0x00402121
  4000c0:	00402121 	.word	0x00402121
  4000c4:	00402121 	.word	0x00402121
  4000c8:	00402121 	.word	0x00402121

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200001e8 	.word	0x200001e8
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00406c6c 	.word	0x00406c6c

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4908      	ldr	r1, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4808      	ldr	r0, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	200001ec 	.word	0x200001ec
  40011c:	00406c6c 	.word	0x00406c6c
  400120:	00406c6c 	.word	0x00406c6c
  400124:	00000000 	.word	0x00000000

00400128 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400128:	b508      	push	{r3, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40012a:	480e      	ldr	r0, [pc, #56]	; (400164 <sysclk_init+0x3c>)
  40012c:	f002 f8d8 	bl	4022e0 <system_init_flash>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400130:	213e      	movs	r1, #62	; 0x3e
  400132:	2000      	movs	r0, #0
  400134:	f001 fe60 	bl	401df8 <pmc_switch_mainck_to_xtal>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400138:	f001 fe88 	bl	401e4c <pmc_osc_is_ready_mainck>
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40013c:	2800      	cmp	r0, #0
  40013e:	d0fb      	beq.n	400138 <sysclk_init+0x10>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400140:	f001 fe8c 	bl	401e5c <pmc_disable_pllack>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400144:	4a08      	ldr	r2, [pc, #32]	; (400168 <sysclk_init+0x40>)
  400146:	4b09      	ldr	r3, [pc, #36]	; (40016c <sysclk_init+0x44>)
  400148:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  40014a:	f001 fe8f 	bl	401e6c <pmc_is_locked_pllack>
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40014e:	2800      	cmp	r0, #0
  400150:	d0fb      	beq.n	40014a <sysclk_init+0x22>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400152:	2010      	movs	r0, #16
  400154:	f001 fe1c 	bl	401d90 <pmc_switch_mck_to_pllack>
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400158:	f002 f838 	bl	4021cc <SystemCoreClockUpdate>

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40015c:	4801      	ldr	r0, [pc, #4]	; (400164 <sysclk_init+0x3c>)
  40015e:	f002 f8bf 	bl	4022e0 <system_init_flash>
  400162:	bd08      	pop	{r3, pc}
  400164:	07270e00 	.word	0x07270e00
  400168:	20133f01 	.word	0x20133f01
  40016c:	400e0400 	.word	0x400e0400

00400170 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
  400170:	b990      	cbnz	r0, 400198 <_read+0x28>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400172:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400176:	460c      	mov	r4, r1
  400178:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40017a:	2a00      	cmp	r2, #0
  40017c:	dd0f      	ble.n	40019e <_read+0x2e>
  40017e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400180:	4e08      	ldr	r6, [pc, #32]	; (4001a4 <_read+0x34>)
  400182:	4d09      	ldr	r5, [pc, #36]	; (4001a8 <_read+0x38>)
  400184:	6830      	ldr	r0, [r6, #0]
  400186:	4621      	mov	r1, r4
  400188:	682b      	ldr	r3, [r5, #0]
  40018a:	4798      	blx	r3
		ptr++;
  40018c:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40018e:	42a7      	cmp	r7, r4
  400190:	d1f8      	bne.n	400184 <_read+0x14>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  400192:	4640      	mov	r0, r8
  400194:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  400198:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  40019c:	4770      	bx	lr

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  40019e:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
  4001a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4001a4:	20000504 	.word	0x20000504
  4001a8:	200004fc 	.word	0x200004fc

004001ac <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4001ac:	3801      	subs	r0, #1
  4001ae:	2802      	cmp	r0, #2
  4001b0:	d815      	bhi.n	4001de <_write+0x32>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  4001b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4001b6:	460e      	mov	r6, r1
  4001b8:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4001ba:	b19a      	cbz	r2, 4001e4 <_write+0x38>
  4001bc:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4001be:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4001f8 <_write+0x4c>
  4001c2:	4f0c      	ldr	r7, [pc, #48]	; (4001f4 <_write+0x48>)
  4001c4:	f8d8 0000 	ldr.w	r0, [r8]
  4001c8:	f815 1b01 	ldrb.w	r1, [r5], #1
  4001cc:	683b      	ldr	r3, [r7, #0]
  4001ce:	4798      	blx	r3
  4001d0:	2800      	cmp	r0, #0
  4001d2:	db0a      	blt.n	4001ea <_write+0x3e>
  4001d4:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4001d6:	3c01      	subs	r4, #1
  4001d8:	d1f4      	bne.n	4001c4 <_write+0x18>
  4001da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  4001de:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
			return -1;
		}
		++nChars;
	}
	return nChars;
}
  4001e2:	4770      	bx	lr

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  4001e4:	2000      	movs	r0, #0
  4001e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  4001ea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
		}
		++nChars;
	}
	return nChars;
}
  4001ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4001f2:	bf00      	nop
  4001f4:	20000500 	.word	0x20000500
  4001f8:	20000504 	.word	0x20000504

004001fc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4001fc:	b570      	push	{r4, r5, r6, lr}
  4001fe:	b082      	sub	sp, #8
  400200:	4605      	mov	r5, r0
  400202:	460c      	mov	r4, r1
	uint32_t val = 0;
  400204:	2300      	movs	r3, #0
  400206:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400208:	4b18      	ldr	r3, [pc, #96]	; (40026c <usart_serial_getchar+0x70>)
  40020a:	4298      	cmp	r0, r3
  40020c:	d107      	bne.n	40021e <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  40020e:	461e      	mov	r6, r3
  400210:	4621      	mov	r1, r4
  400212:	4630      	mov	r0, r6
  400214:	f001 fe88 	bl	401f28 <uart_read>
  400218:	2800      	cmp	r0, #0
  40021a:	d1f9      	bne.n	400210 <usart_serial_getchar+0x14>
  40021c:	e017      	b.n	40024e <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40021e:	4b14      	ldr	r3, [pc, #80]	; (400270 <usart_serial_getchar+0x74>)
  400220:	4298      	cmp	r0, r3
  400222:	d107      	bne.n	400234 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  400224:	461d      	mov	r5, r3
  400226:	4621      	mov	r1, r4
  400228:	4628      	mov	r0, r5
  40022a:	f001 fe7d 	bl	401f28 <uart_read>
  40022e:	2800      	cmp	r0, #0
  400230:	d1f9      	bne.n	400226 <usart_serial_getchar+0x2a>
  400232:	e018      	b.n	400266 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400234:	4b0f      	ldr	r3, [pc, #60]	; (400274 <usart_serial_getchar+0x78>)
  400236:	4298      	cmp	r0, r3
  400238:	d109      	bne.n	40024e <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  40023a:	461d      	mov	r5, r3
  40023c:	a901      	add	r1, sp, #4
  40023e:	4628      	mov	r0, r5
  400240:	f001 fe86 	bl	401f50 <usart_read>
  400244:	2800      	cmp	r0, #0
  400246:	d1f9      	bne.n	40023c <usart_serial_getchar+0x40>
		*data = (uint8_t)(val & 0xFF);
  400248:	9b01      	ldr	r3, [sp, #4]
  40024a:	7023      	strb	r3, [r4, #0]
  40024c:	e00b      	b.n	400266 <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40024e:	4b0a      	ldr	r3, [pc, #40]	; (400278 <usart_serial_getchar+0x7c>)
  400250:	429d      	cmp	r5, r3
  400252:	d108      	bne.n	400266 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  400254:	461d      	mov	r5, r3
  400256:	a901      	add	r1, sp, #4
  400258:	4628      	mov	r0, r5
  40025a:	f001 fe79 	bl	401f50 <usart_read>
  40025e:	2800      	cmp	r0, #0
  400260:	d1f9      	bne.n	400256 <usart_serial_getchar+0x5a>
		*data = (uint8_t)(val & 0xFF);
  400262:	9b01      	ldr	r3, [sp, #4]
  400264:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400266:	b002      	add	sp, #8
  400268:	bd70      	pop	{r4, r5, r6, pc}
  40026a:	bf00      	nop
  40026c:	400e0600 	.word	0x400e0600
  400270:	400e0800 	.word	0x400e0800
  400274:	40024000 	.word	0x40024000
  400278:	40028000 	.word	0x40028000

0040027c <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  40027c:	b538      	push	{r3, r4, r5, lr}
  40027e:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400280:	4b18      	ldr	r3, [pc, #96]	; (4002e4 <usart_serial_putchar+0x68>)
  400282:	4298      	cmp	r0, r3
  400284:	d108      	bne.n	400298 <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
  400286:	461d      	mov	r5, r3
  400288:	4621      	mov	r1, r4
  40028a:	4628      	mov	r0, r5
  40028c:	f001 fe44 	bl	401f18 <uart_write>
  400290:	2800      	cmp	r0, #0
  400292:	d1f9      	bne.n	400288 <usart_serial_putchar+0xc>
		return 1;
  400294:	2001      	movs	r0, #1
  400296:	bd38      	pop	{r3, r4, r5, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400298:	4b13      	ldr	r3, [pc, #76]	; (4002e8 <usart_serial_putchar+0x6c>)
  40029a:	4298      	cmp	r0, r3
  40029c:	d108      	bne.n	4002b0 <usart_serial_putchar+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  40029e:	461d      	mov	r5, r3
  4002a0:	4621      	mov	r1, r4
  4002a2:	4628      	mov	r0, r5
  4002a4:	f001 fe38 	bl	401f18 <uart_write>
  4002a8:	2800      	cmp	r0, #0
  4002aa:	d1f9      	bne.n	4002a0 <usart_serial_putchar+0x24>
		return 1;
  4002ac:	2001      	movs	r0, #1
  4002ae:	bd38      	pop	{r3, r4, r5, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4002b0:	4b0e      	ldr	r3, [pc, #56]	; (4002ec <usart_serial_putchar+0x70>)
  4002b2:	4298      	cmp	r0, r3
  4002b4:	d108      	bne.n	4002c8 <usart_serial_putchar+0x4c>
		while (usart_write(p_usart, c)!=0);
  4002b6:	461d      	mov	r5, r3
  4002b8:	4621      	mov	r1, r4
  4002ba:	4628      	mov	r0, r5
  4002bc:	f001 fe3e 	bl	401f3c <usart_write>
  4002c0:	2800      	cmp	r0, #0
  4002c2:	d1f9      	bne.n	4002b8 <usart_serial_putchar+0x3c>
		return 1;
  4002c4:	2001      	movs	r0, #1
  4002c6:	bd38      	pop	{r3, r4, r5, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4002c8:	4b09      	ldr	r3, [pc, #36]	; (4002f0 <usart_serial_putchar+0x74>)
  4002ca:	4298      	cmp	r0, r3
  4002cc:	d108      	bne.n	4002e0 <usart_serial_putchar+0x64>
		while (usart_write(p_usart, c)!=0);
  4002ce:	461d      	mov	r5, r3
  4002d0:	4621      	mov	r1, r4
  4002d2:	4628      	mov	r0, r5
  4002d4:	f001 fe32 	bl	401f3c <usart_write>
  4002d8:	2800      	cmp	r0, #0
  4002da:	d1f9      	bne.n	4002d0 <usart_serial_putchar+0x54>
		return 1;
  4002dc:	2001      	movs	r0, #1
  4002de:	bd38      	pop	{r3, r4, r5, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  4002e0:	2000      	movs	r0, #0
}
  4002e2:	bd38      	pop	{r3, r4, r5, pc}
  4002e4:	400e0600 	.word	0x400e0600
  4002e8:	400e0800 	.word	0x400e0800
  4002ec:	40024000 	.word	0x40024000
  4002f0:	40028000 	.word	0x40028000

004002f4 <main>:
    sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
}

int main(void)
{
  4002f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4002f8:	b097      	sub	sp, #92	; 0x5c
    sysclk_init();
  4002fa:	f7ff ff15 	bl	400128 <sysclk_init>
    board_init();
  4002fe:	f001 f9e1 	bl	4016c4 <board_init>
    delay_init();
    pmc_enable_periph_clk(IMU_TWI_ID);
  400302:	2013      	movs	r0, #19
  400304:	f001 fdba 	bl	401e7c <pmc_enable_periph_clk>
    pmc_enable_periph_clk(ID_PWM);
  400308:	201f      	movs	r0, #31
  40030a:	f001 fdb7 	bl	401e7c <pmc_enable_periph_clk>
    config_init();
  40030e:	f000 f8fd 	bl	40050c <config_init>
    cph_millis_init();
  400312:	f000 f90d 	bl	400530 <cph_millis_init>
    cli_init();
  400316:	f000 f941 	bl	40059c <cli_init>
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  40031a:	2009      	movs	r0, #9
  40031c:	f001 fdae 	bl	401e7c <pmc_enable_periph_clk>
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  400320:	4c62      	ldr	r4, [pc, #392]	; (4004ac <main+0x1b8>)
  400322:	4b63      	ldr	r3, [pc, #396]	; (4004b0 <main+0x1bc>)
  400324:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400326:	4a63      	ldr	r2, [pc, #396]	; (4004b4 <main+0x1c0>)
  400328:	4b63      	ldr	r3, [pc, #396]	; (4004b8 <main+0x1c4>)
  40032a:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  40032c:	4a63      	ldr	r2, [pc, #396]	; (4004bc <main+0x1c8>)
  40032e:	4b64      	ldr	r3, [pc, #400]	; (4004c0 <main+0x1cc>)
  400330:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400332:	4b64      	ldr	r3, [pc, #400]	; (4004c4 <main+0x1d0>)
  400334:	9313      	str	r3, [sp, #76]	; 0x4c
	uart_settings.ul_baudrate = opt->baudrate;
  400336:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  40033a:	9314      	str	r3, [sp, #80]	; 0x50
	uart_settings.ul_mode = opt->paritytype;
  40033c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400340:	9315      	str	r3, [sp, #84]	; 0x54
  400342:	2009      	movs	r0, #9
  400344:	f001 fd9a 	bl	401e7c <pmc_enable_periph_clk>
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART1);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  400348:	a913      	add	r1, sp, #76	; 0x4c
  40034a:	4620      	mov	r0, r4
  40034c:	f001 fdc4 	bl	401ed8 <uart_init>
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400350:	4c5d      	ldr	r4, [pc, #372]	; (4004c8 <main+0x1d4>)
  400352:	6823      	ldr	r3, [r4, #0]
  400354:	2100      	movs	r1, #0
  400356:	6898      	ldr	r0, [r3, #8]
  400358:	f003 f8ee 	bl	403538 <setbuf>
	setbuf(stdin, NULL);
  40035c:	6823      	ldr	r3, [r4, #0]
  40035e:	2100      	movs	r1, #0
  400360:	6858      	ldr	r0, [r3, #4]
  400362:	f003 f8e9 	bl	403538 <setbuf>
    configure_console();

    puts("\r\n\r\nsam4d32c imu demo...\r\n");
  400366:	4859      	ldr	r0, [pc, #356]	; (4004cc <main+0x1d8>)
  400368:	f003 f8de 	bl	403528 <puts>
  40036c:	240a      	movs	r4, #10

    for (int i=0; i<10; i++) {
        printf(".");
  40036e:	4e58      	ldr	r6, [pc, #352]	; (4004d0 <main+0x1dc>)
        delay_ms(100);
  400370:	4d58      	ldr	r5, [pc, #352]	; (4004d4 <main+0x1e0>)
    configure_console();

    puts("\r\n\r\nsam4d32c imu demo...\r\n");

    for (int i=0; i<10; i++) {
        printf(".");
  400372:	4630      	mov	r0, r6
  400374:	f003 f866 	bl	403444 <iprintf>
        delay_ms(100);
  400378:	4628      	mov	r0, r5
  40037a:	f006 fc71 	bl	406c60 <__portable_delay_cycles_veneer>
    cli_init();
    configure_console();

    puts("\r\n\r\nsam4d32c imu demo...\r\n");

    for (int i=0; i<10; i++) {
  40037e:	3c01      	subs	r4, #1
  400380:	d1f7      	bne.n	400372 <main+0x7e>
        printf(".");
        delay_ms(100);
    }
    printf("\r\n");
  400382:	4855      	ldr	r0, [pc, #340]	; (4004d8 <main+0x1e4>)
  400384:	f003 f85e 	bl	403444 <iprintf>

    
    if (imu_init()) {
  400388:	f000 fe86 	bl	401098 <imu_init>
  40038c:	2800      	cmp	r0, #0
  40038e:	f000 8088 	beq.w	4004a2 <main+0x1ae>

        motor_init();
  400392:	f000 ffef 	bl	401374 <motor_init>
        //     cli_tick();
        //     delay_ms(100);
        // }

        // Calibrate the imu
        printf("calibrating imu...\r\n");
  400396:	4851      	ldr	r0, [pc, #324]	; (4004dc <main+0x1e8>)
  400398:	f003 f854 	bl	403444 <iprintf>
        imu_calibrate();
  40039c:	f000 fe98 	bl	4010d0 <imu_calibrate>
        printf("calibration complete.\r\n");
  4003a0:	484f      	ldr	r0, [pc, #316]	; (4004e0 <main+0x1ec>)
  4003a2:	f003 f84f 	bl	403444 <iprintf>
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  4003a6:	4b4f      	ldr	r3, [pc, #316]	; (4004e4 <main+0x1f0>)
  4003a8:	6bda      	ldr	r2, [r3, #60]	; 0x3c

        while(true) {
            if(ioport_get_pin_level(BUTTON_0_PIN) == BUTTON_0_ACTIVE) {
  4003aa:	f012 0f04 	tst.w	r2, #4
  4003ae:	d1fb      	bne.n	4003a8 <main+0xb4>
__always_inline static void arch_ioport_toggle_pin_level(ioport_pin_t pin)
{
	Pio *port = arch_ioport_pin_to_base(pin);
	ioport_port_mask_t mask = arch_ioport_pin_to_mask(pin);

	if (port->PIO_PDSR & arch_ioport_pin_to_mask(pin)) {
  4003b0:	4b4d      	ldr	r3, [pc, #308]	; (4004e8 <main+0x1f4>)
  4003b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  4003b4:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
  4003b8:	d009      	beq.n	4003ce <main+0xda>
		port->PIO_CODR = mask;
  4003ba:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  4003be:	4b4a      	ldr	r3, [pc, #296]	; (4004e8 <main+0x1f4>)
  4003c0:	635a      	str	r2, [r3, #52]	; 0x34

            // long y = (long) ap.imu.x_axis;

            long y = (long) pid_tick();

            long power_left = map(y, ANGLE_MID, ANGLE_MAX, PWM_MIN, PWM_MAX);
  4003c2:	f240 477e 	movw	r7, #1150	; 0x47e
            motor_set_power(motors[1], power_left + 200);
  4003c6:	4c49      	ldr	r4, [pc, #292]	; (4004ec <main+0x1f8>)
  4003c8:	f104 0864 	add.w	r8, r4, #100	; 0x64
  4003cc:	e004      	b.n	4003d8 <main+0xe4>
	} else {
		port->PIO_SODR = mask;
  4003ce:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  4003d2:	4b45      	ldr	r3, [pc, #276]	; (4004e8 <main+0x1f4>)
  4003d4:	631a      	str	r2, [r3, #48]	; 0x30
  4003d6:	e7f4      	b.n	4003c2 <main+0xce>
                delay_ms(100); 
            }
        }

        while(true) {
            cli_tick();
  4003d8:	f000 f9ea 	bl	4007b0 <cli_tick>
            imu_tick();
  4003dc:	f000 fe84 	bl	4010e8 <imu_tick>
            // pid_tick();
            motor_tick();
  4003e0:	f001 f88c 	bl	4014fc <motor_tick>

            // long y = (long) ap.imu.x_axis;

            long y = (long) pid_tick();
  4003e4:	f001 f8fc 	bl	4015e0 <pid_tick>
  4003e8:	f006 f8dc 	bl	4065a4 <__aeabi_f2iz>
  4003ec:	4681      	mov	r9, r0

            long power_left = map(y, ANGLE_MID, ANGLE_MAX, PWM_MIN, PWM_MAX);
  4003ee:	f44f 66fa 	mov.w	r6, #2000	; 0x7d0
  4003f2:	9600      	str	r6, [sp, #0]
  4003f4:	463b      	mov	r3, r7
  4003f6:	225a      	movs	r2, #90	; 0x5a
  4003f8:	2100      	movs	r1, #0
  4003fa:	f000 f8ab 	bl	400554 <map>
            motor_set_power(motors[1], power_left + 200);
  4003fe:	30c8      	adds	r0, #200	; 0xc8
  400400:	9011      	str	r0, [sp, #68]	; 0x44
  400402:	2544      	movs	r5, #68	; 0x44
  400404:	462a      	mov	r2, r5
  400406:	4641      	mov	r1, r8
  400408:	4668      	mov	r0, sp
  40040a:	f002 fb99 	bl	402b40 <memcpy>
  40040e:	f104 0354 	add.w	r3, r4, #84	; 0x54
  400412:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  400414:	f001 f874 	bl	401500 <motor_set_power>

            long power_right = map(y, ANGLE_MID, ANGLE_MIN, PWM_MIN, PWM_MAX);
  400418:	9600      	str	r6, [sp, #0]
  40041a:	463b      	mov	r3, r7
  40041c:	f06f 0259 	mvn.w	r2, #89	; 0x59
  400420:	2100      	movs	r1, #0
  400422:	4648      	mov	r0, r9
  400424:	f000 f896 	bl	400554 <map>
            motor_set_power(motors[0], power_right + 200);
  400428:	30c8      	adds	r0, #200	; 0xc8
  40042a:	9011      	str	r0, [sp, #68]	; 0x44
  40042c:	462a      	mov	r2, r5
  40042e:	f104 0110 	add.w	r1, r4, #16
  400432:	4668      	mov	r0, sp
  400434:	f002 fb84 	bl	402b40 <memcpy>
  400438:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
  40043c:	f001 f860 	bl	401500 <motor_set_power>


            if (config.log_imu) {
  400440:	4b2b      	ldr	r3, [pc, #172]	; (4004f0 <main+0x1fc>)
  400442:	7bdb      	ldrb	r3, [r3, #15]
  400444:	2b00      	cmp	r3, #0
  400446:	d0c7      	beq.n	4003d8 <main+0xe4>
                if (cph_get_millis() >= f_log_timeout) {
  400448:	4b2a      	ldr	r3, [pc, #168]	; (4004f4 <main+0x200>)
  40044a:	681a      	ldr	r2, [r3, #0]
  40044c:	4b2a      	ldr	r3, [pc, #168]	; (4004f8 <main+0x204>)
  40044e:	681b      	ldr	r3, [r3, #0]
  400450:	429a      	cmp	r2, r3
  400452:	d3c1      	bcc.n	4003d8 <main+0xe4>
                    f_log_timeout = cph_get_millis() + 50;
  400454:	4b27      	ldr	r3, [pc, #156]	; (4004f4 <main+0x200>)
  400456:	681b      	ldr	r3, [r3, #0]
  400458:	3332      	adds	r3, #50	; 0x32
  40045a:	4a27      	ldr	r2, [pc, #156]	; (4004f8 <main+0x204>)
  40045c:	6013      	str	r3, [r2, #0]
                    printf("roll/pitch/yaw error/pid: %f %f %f %f %f\r\n", ap.imu.x_axis, ap.imu.y_axis, ap.imu.z_axis, error, pid);
  40045e:	4d27      	ldr	r5, [pc, #156]	; (4004fc <main+0x208>)
  400460:	6828      	ldr	r0, [r5, #0]
  400462:	f005 fa4f 	bl	405904 <__aeabi_f2d>
  400466:	4682      	mov	sl, r0
  400468:	468b      	mov	fp, r1
  40046a:	4b25      	ldr	r3, [pc, #148]	; (400500 <main+0x20c>)
  40046c:	6818      	ldr	r0, [r3, #0]
  40046e:	f005 fa49 	bl	405904 <__aeabi_f2d>
  400472:	e9cd 0106 	strd	r0, r1, [sp, #24]
  400476:	4b23      	ldr	r3, [pc, #140]	; (400504 <main+0x210>)
  400478:	6818      	ldr	r0, [r3, #0]
  40047a:	f005 fa43 	bl	405904 <__aeabi_f2d>
  40047e:	e9cd 0104 	strd	r0, r1, [sp, #16]
  400482:	68a8      	ldr	r0, [r5, #8]
  400484:	f005 fa3e 	bl	405904 <__aeabi_f2d>
  400488:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40048c:	6868      	ldr	r0, [r5, #4]
  40048e:	f005 fa39 	bl	405904 <__aeabi_f2d>
  400492:	e9cd 0100 	strd	r0, r1, [sp]
  400496:	4652      	mov	r2, sl
  400498:	465b      	mov	r3, fp
  40049a:	481b      	ldr	r0, [pc, #108]	; (400508 <main+0x214>)
  40049c:	f002 ffd2 	bl	403444 <iprintf>
  4004a0:	e79a      	b.n	4003d8 <main+0xe4>
    //         delay_ms(500); 
    //     }


    // }
}
  4004a2:	2000      	movs	r0, #0
  4004a4:	b017      	add	sp, #92	; 0x5c
  4004a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4004aa:	bf00      	nop
  4004ac:	400e0800 	.word	0x400e0800
  4004b0:	20000504 	.word	0x20000504
  4004b4:	0040027d 	.word	0x0040027d
  4004b8:	20000500 	.word	0x20000500
  4004bc:	004001fd 	.word	0x004001fd
  4004c0:	200004fc 	.word	0x200004fc
  4004c4:	07270e00 	.word	0x07270e00
  4004c8:	20000078 	.word	0x20000078
  4004cc:	00406630 	.word	0x00406630
  4004d0:	0040664c 	.word	0x0040664c
  4004d4:	000d1437 	.word	0x000d1437
  4004d8:	00406648 	.word	0x00406648
  4004dc:	00406650 	.word	0x00406650
  4004e0:	00406668 	.word	0x00406668
  4004e4:	400e0e00 	.word	0x400e0e00
  4004e8:	400e1200 	.word	0x400e1200
  4004ec:	20000534 	.word	0x20000534
  4004f0:	200006d4 	.word	0x200006d4
  4004f4:	20000208 	.word	0x20000208
  4004f8:	20000204 	.word	0x20000204
  4004fc:	200007ec 	.word	0x200007ec
  400500:	20000454 	.word	0x20000454
  400504:	20000460 	.word	0x20000460
  400508:	00406680 	.word	0x00406680

0040050c <config_init>:
	// config.axis_swap_xy = false;
	// config.fpv_freeze_pitch = false;
	// config.fpv_freeze_roll = false;
	// config.max_pwm_fpv_pitch = 80;
	// config.max_pwm_fpv_roll = 80;
    config.gyro_calibrate = true;
  40050c:	4b03      	ldr	r3, [pc, #12]	; (40051c <config_init+0x10>)
  40050e:	2201      	movs	r2, #1
  400510:	701a      	strb	r2, [r3, #0]
	config.accel_calibrate = false;
  400512:	2200      	movs	r2, #0
  400514:	705a      	strb	r2, [r3, #1]
	config.log_motor = false;
  400516:	739a      	strb	r2, [r3, #14]
	config.log_imu = false;
  400518:	73da      	strb	r2, [r3, #15]
  40051a:	4770      	bx	lr
  40051c:	200006d4 	.word	0x200006d4

00400520 <SysTick_Handler>:


volatile uint32_t g_cph_millis = 0;

void SysTick_Handler(void) {
	g_cph_millis++;
  400520:	4a02      	ldr	r2, [pc, #8]	; (40052c <SysTick_Handler+0xc>)
  400522:	6813      	ldr	r3, [r2, #0]
  400524:	3301      	adds	r3, #1
  400526:	6013      	str	r3, [r2, #0]
  400528:	4770      	bx	lr
  40052a:	bf00      	nop
  40052c:	20000208 	.word	0x20000208

00400530 <cph_millis_init>:
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  400530:	4b05      	ldr	r3, [pc, #20]	; (400548 <cph_millis_init+0x18>)
  400532:	4a06      	ldr	r2, [pc, #24]	; (40054c <cph_millis_init+0x1c>)
  400534:	605a      	str	r2, [r3, #4]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  400536:	21f0      	movs	r1, #240	; 0xf0
  400538:	4a05      	ldr	r2, [pc, #20]	; (400550 <cph_millis_init+0x20>)
  40053a:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  40053e:	2200      	movs	r2, #0
  400540:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  400542:	2207      	movs	r2, #7
  400544:	601a      	str	r2, [r3, #0]
  400546:	4770      	bx	lr
  400548:	e000e010 	.word	0xe000e010
  40054c:	0001d4bf 	.word	0x0001d4bf
  400550:	e000ed00 	.word	0xe000ed00

00400554 <map>:
#include "cph_util.h"

long map(long x, long in_min, long in_max, long out_min, long out_max)
{
  400554:	b410      	push	{r4}
  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
  400556:	1a40      	subs	r0, r0, r1
  400558:	9c01      	ldr	r4, [sp, #4]
  40055a:	1ae4      	subs	r4, r4, r3
  40055c:	fb04 f000 	mul.w	r0, r4, r0
  400560:	1a52      	subs	r2, r2, r1
  400562:	fb90 f0f2 	sdiv	r0, r0, r2
  400566:	4418      	add	r0, r3
  400568:	bc10      	pop	{r4}
  40056a:	4770      	bx	lr

0040056c <init_buffer>:
	init_buffer();
	init_lines();
}

void init_buffer()
{
  40056c:	b508      	push	{r3, lr}
	cli_line_index = 0;
  40056e:	2100      	movs	r1, #0
  400570:	4b03      	ldr	r3, [pc, #12]	; (400580 <init_buffer+0x14>)
  400572:	6019      	str	r1, [r3, #0]
	memset(cli_line_buffer, '\0', sizeof(cli_line_buffer));
  400574:	2281      	movs	r2, #129	; 0x81
  400576:	4803      	ldr	r0, [pc, #12]	; (400584 <init_buffer+0x18>)
  400578:	f002 faed 	bl	402b56 <memset>
  40057c:	bd08      	pop	{r3, pc}
  40057e:	bf00      	nop
  400580:	20000414 	.word	0x20000414
  400584:	200006e4 	.word	0x200006e4

00400588 <init_lines>:
}

void init_lines()
{
  400588:	b508      	push	{r3, lr}
	memset(cli_lines, '\0', sizeof(cli_lines));
  40058a:	2281      	movs	r2, #129	; 0x81
  40058c:	2100      	movs	r1, #0
  40058e:	4802      	ldr	r0, [pc, #8]	; (400598 <init_lines+0x10>)
  400590:	f002 fae1 	bl	402b56 <memset>
  400594:	bd08      	pop	{r3, pc}
  400596:	bf00      	nop
  400598:	20000768 	.word	0x20000768

0040059c <cli_init>:
char cli_line_buffer[CLI_MAX_CHARS+1];
int cli_line_index = 0;


void cli_init()
{
  40059c:	b508      	push	{r3, lr}
	init_buffer();
  40059e:	f7ff ffe5 	bl	40056c <init_buffer>
	init_lines();
  4005a2:	f7ff fff1 	bl	400588 <init_lines>
  4005a6:	bd08      	pop	{r3, pc}

004005a8 <cli_handle_command>:

}

//printf("motor0: %d\r\n", atoi(parm));
void cli_handle_command(char *cmd, char *parm)
{
  4005a8:	b570      	push	{r4, r5, r6, lr}
  4005aa:	b092      	sub	sp, #72	; 0x48
  4005ac:	4604      	mov	r4, r0
  4005ae:	460d      	mov	r5, r1

	if (strcmp(cmd, "log_motor") == 0) {
  4005b0:	493e      	ldr	r1, [pc, #248]	; (4006ac <cli_handle_command+0x104>)
  4005b2:	f003 f873 	bl	40369c <strcmp>
  4005b6:	b950      	cbnz	r0, 4005ce <cli_handle_command+0x26>
		config.log_motor = atoi(parm);
  4005b8:	4628      	mov	r0, r5
  4005ba:	f002 fa91 	bl	402ae0 <atoi>
  4005be:	1c01      	adds	r1, r0, #0
  4005c0:	bf18      	it	ne
  4005c2:	2101      	movne	r1, #1
  4005c4:	4b3a      	ldr	r3, [pc, #232]	; (4006b0 <cli_handle_command+0x108>)
  4005c6:	7399      	strb	r1, [r3, #14]
		printf("log_motor: %d\r\n", config.log_motor);
  4005c8:	483a      	ldr	r0, [pc, #232]	; (4006b4 <cli_handle_command+0x10c>)
  4005ca:	f002 ff3b 	bl	403444 <iprintf>
	}

	if (strcmp(cmd, "log_imu") == 0) {
  4005ce:	493a      	ldr	r1, [pc, #232]	; (4006b8 <cli_handle_command+0x110>)
  4005d0:	4620      	mov	r0, r4
  4005d2:	f003 f863 	bl	40369c <strcmp>
  4005d6:	b950      	cbnz	r0, 4005ee <cli_handle_command+0x46>
		config.log_imu = atoi(parm);
  4005d8:	4628      	mov	r0, r5
  4005da:	f002 fa81 	bl	402ae0 <atoi>
  4005de:	1c01      	adds	r1, r0, #0
  4005e0:	bf18      	it	ne
  4005e2:	2101      	movne	r1, #1
  4005e4:	4b32      	ldr	r3, [pc, #200]	; (4006b0 <cli_handle_command+0x108>)
  4005e6:	73d9      	strb	r1, [r3, #15]
		printf("log_imu: %d\r\n", config.log_imu);
  4005e8:	4834      	ldr	r0, [pc, #208]	; (4006bc <cli_handle_command+0x114>)
  4005ea:	f002 ff2b 	bl	403444 <iprintf>
	}	

	if (strcmp(cmd, "motor_min") == 0) {
  4005ee:	4934      	ldr	r1, [pc, #208]	; (4006c0 <cli_handle_command+0x118>)
  4005f0:	4620      	mov	r0, r4
  4005f2:	f003 f853 	bl	40369c <strcmp>
  4005f6:	b9c8      	cbnz	r0, 40062c <cli_handle_command+0x84>
		printf("motor min command issued\r\n");
  4005f8:	4832      	ldr	r0, [pc, #200]	; (4006c4 <cli_handle_command+0x11c>)
  4005fa:	f002 ff23 	bl	403444 <iprintf>
		motor_min(motors[0]);
  4005fe:	4d32      	ldr	r5, [pc, #200]	; (4006c8 <cli_handle_command+0x120>)
  400600:	2644      	movs	r6, #68	; 0x44
  400602:	4632      	mov	r2, r6
  400604:	f105 0110 	add.w	r1, r5, #16
  400608:	4668      	mov	r0, sp
  40060a:	f002 fa99 	bl	402b40 <memcpy>
  40060e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
  400612:	f000 ff91 	bl	401538 <motor_min>
		motor_min(motors[1]);
  400616:	4632      	mov	r2, r6
  400618:	f105 0164 	add.w	r1, r5, #100	; 0x64
  40061c:	4668      	mov	r0, sp
  40061e:	f002 fa8f 	bl	402b40 <memcpy>
  400622:	3554      	adds	r5, #84	; 0x54
  400624:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
  400628:	f000 ff86 	bl	401538 <motor_min>
	}

	if (strcmp(cmd, "motor_mid") == 0) {
  40062c:	4927      	ldr	r1, [pc, #156]	; (4006cc <cli_handle_command+0x124>)
  40062e:	4620      	mov	r0, r4
  400630:	f003 f834 	bl	40369c <strcmp>
  400634:	b9c8      	cbnz	r0, 40066a <cli_handle_command+0xc2>
		printf("motor mid command issued\r\n");
  400636:	4826      	ldr	r0, [pc, #152]	; (4006d0 <cli_handle_command+0x128>)
  400638:	f002 ff04 	bl	403444 <iprintf>
		motor_mid(motors[0]);
  40063c:	4d22      	ldr	r5, [pc, #136]	; (4006c8 <cli_handle_command+0x120>)
  40063e:	2644      	movs	r6, #68	; 0x44
  400640:	4632      	mov	r2, r6
  400642:	f105 0110 	add.w	r1, r5, #16
  400646:	4668      	mov	r0, sp
  400648:	f002 fa7a 	bl	402b40 <memcpy>
  40064c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
  400650:	f000 ff8e 	bl	401570 <motor_mid>
		motor_mid(motors[1]);
  400654:	4632      	mov	r2, r6
  400656:	f105 0164 	add.w	r1, r5, #100	; 0x64
  40065a:	4668      	mov	r0, sp
  40065c:	f002 fa70 	bl	402b40 <memcpy>
  400660:	3554      	adds	r5, #84	; 0x54
  400662:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
  400666:	f000 ff83 	bl	401570 <motor_mid>
	}

	if (strcmp(cmd, "motor_max") == 0) {
  40066a:	491a      	ldr	r1, [pc, #104]	; (4006d4 <cli_handle_command+0x12c>)
  40066c:	4620      	mov	r0, r4
  40066e:	f003 f815 	bl	40369c <strcmp>
  400672:	b9c8      	cbnz	r0, 4006a8 <cli_handle_command+0x100>
		printf("motor max command issued\r\n");
  400674:	4818      	ldr	r0, [pc, #96]	; (4006d8 <cli_handle_command+0x130>)
  400676:	f002 fee5 	bl	403444 <iprintf>
		motor_max(motors[0]);
  40067a:	4c13      	ldr	r4, [pc, #76]	; (4006c8 <cli_handle_command+0x120>)
  40067c:	2544      	movs	r5, #68	; 0x44
  40067e:	462a      	mov	r2, r5
  400680:	f104 0110 	add.w	r1, r4, #16
  400684:	4668      	mov	r0, sp
  400686:	f002 fa5b 	bl	402b40 <memcpy>
  40068a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
  40068e:	f000 ff8b 	bl	4015a8 <motor_max>
		motor_max(motors[1]);
  400692:	462a      	mov	r2, r5
  400694:	f104 0164 	add.w	r1, r4, #100	; 0x64
  400698:	4668      	mov	r0, sp
  40069a:	f002 fa51 	bl	402b40 <memcpy>
  40069e:	3454      	adds	r4, #84	; 0x54
  4006a0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
  4006a4:	f000 ff80 	bl	4015a8 <motor_max>
	} 
}
  4006a8:	b012      	add	sp, #72	; 0x48
  4006aa:	bd70      	pop	{r4, r5, r6, pc}
  4006ac:	004066ac 	.word	0x004066ac
  4006b0:	200006d4 	.word	0x200006d4
  4006b4:	004066b8 	.word	0x004066b8
  4006b8:	004066c8 	.word	0x004066c8
  4006bc:	004066d0 	.word	0x004066d0
  4006c0:	004066e0 	.word	0x004066e0
  4006c4:	004066ec 	.word	0x004066ec
  4006c8:	20000534 	.word	0x20000534
  4006cc:	00406708 	.word	0x00406708
  4006d0:	00406714 	.word	0x00406714
  4006d4:	00406730 	.word	0x00406730
  4006d8:	0040673c 	.word	0x0040673c

004006dc <cli_put_char>:
	return false;
}

void cli_put_char(unsigned char c)
{
	int i = (unsigned int)(cli_buffer.head + 1) % CLI_RX_BUFFER_SIZE;
  4006dc:	4a07      	ldr	r2, [pc, #28]	; (4006fc <cli_put_char+0x20>)
  4006de:	f8d2 1200 	ldr.w	r1, [r2, #512]	; 0x200
  4006e2:	1c4b      	adds	r3, r1, #1
  4006e4:	f3c3 0308 	ubfx	r3, r3, #0, #9

	// if we should be storing the received character into the location
	// just before the tail (meaning that the head would advance to the
	// current location of the tail), we're about to overflow the buffer
	// and so we don't write the character or advance the head.
	if (i != cli_buffer.tail) {
  4006e8:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
  4006ec:	4293      	cmp	r3, r2
  4006ee:	d003      	beq.n	4006f8 <cli_put_char+0x1c>
		cli_buffer.buffer[cli_buffer.head] = c;
  4006f0:	4a02      	ldr	r2, [pc, #8]	; (4006fc <cli_put_char+0x20>)
  4006f2:	5450      	strb	r0, [r2, r1]
		cli_buffer.head = i;
  4006f4:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
  4006f8:	4770      	bx	lr
  4006fa:	bf00      	nop
  4006fc:	2000020c 	.word	0x2000020c

00400700 <cli_read_device>:
{
	memset(cli_lines, '\0', sizeof(cli_lines));
}

void cli_read_device(void)
{
  400700:	b500      	push	{lr}
  400702:	b083      	sub	sp, #12
    uint8_t uc_char;
	uint8_t uc_flag;

	if (uart_is_rx_ready(CONSOLE_UART)) {
  400704:	4808      	ldr	r0, [pc, #32]	; (400728 <cli_read_device+0x28>)
  400706:	f001 fc03 	bl	401f10 <uart_is_rx_ready>
  40070a:	b150      	cbz	r0, 400722 <cli_read_device+0x22>
		uc_flag = uart_read(CONSOLE_UART, &uc_char);
  40070c:	f10d 0107 	add.w	r1, sp, #7
  400710:	4805      	ldr	r0, [pc, #20]	; (400728 <cli_read_device+0x28>)
  400712:	f001 fc09 	bl	401f28 <uart_read>
		if (!uc_flag) {
  400716:	b2c0      	uxtb	r0, r0
  400718:	b918      	cbnz	r0, 400722 <cli_read_device+0x22>
			cli_put_char(uc_char);
  40071a:	f89d 0007 	ldrb.w	r0, [sp, #7]
  40071e:	f7ff ffdd 	bl	4006dc <cli_put_char>
		}
	}
}
  400722:	b003      	add	sp, #12
  400724:	f85d fb04 	ldr.w	pc, [sp], #4
  400728:	400e0800 	.word	0x400e0800

0040072c <cli_data_available>:
}

uint8_t cli_data_available()
{

	return (uint8_t)(CLI_RX_BUFFER_SIZE + cli_buffer.head - cli_buffer.tail) % CLI_RX_BUFFER_SIZE;
  40072c:	4a03      	ldr	r2, [pc, #12]	; (40073c <cli_data_available+0x10>)
  40072e:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
  400732:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
  400736:	1a18      	subs	r0, r3, r0
}
  400738:	b2c0      	uxtb	r0, r0
  40073a:	4770      	bx	lr
  40073c:	2000020c 	.word	0x2000020c

00400740 <cli_data_read>:

uint8_t cli_data_read(void)
{
	// if the head isn't ahead of the tail, we don't have any characters
	if (cli_buffer.head == cli_buffer.tail) {
  400740:	4a08      	ldr	r2, [pc, #32]	; (400764 <cli_data_read+0x24>)
  400742:	f8d2 3204 	ldr.w	r3, [r2, #516]	; 0x204
  400746:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
  40074a:	429a      	cmp	r2, r3
  40074c:	d007      	beq.n	40075e <cli_data_read+0x1e>
		return -1;
	} else {
		uint8_t c = cli_buffer.buffer[cli_buffer.tail];
  40074e:	4a05      	ldr	r2, [pc, #20]	; (400764 <cli_data_read+0x24>)
  400750:	5cd0      	ldrb	r0, [r2, r3]
		cli_buffer.tail = (unsigned int)(cli_buffer.tail + 1) % CLI_RX_BUFFER_SIZE;
  400752:	3301      	adds	r3, #1
  400754:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400758:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
		return c;
  40075c:	4770      	bx	lr

uint8_t cli_data_read(void)
{
	// if the head isn't ahead of the tail, we don't have any characters
	if (cli_buffer.head == cli_buffer.tail) {
		return -1;
  40075e:	20ff      	movs	r0, #255	; 0xff
	} else {
		uint8_t c = cli_buffer.buffer[cli_buffer.tail];
		cli_buffer.tail = (unsigned int)(cli_buffer.tail + 1) % CLI_RX_BUFFER_SIZE;
		return c;
	}
  400760:	4770      	bx	lr
  400762:	bf00      	nop
  400764:	2000020c 	.word	0x2000020c

00400768 <handle_data>:
	} 
}

// check to see if we have a new line
bool handle_data()
{
  400768:	b508      	push	{r3, lr}

	char c = cli_data_read();
  40076a:	f7ff ffe9 	bl	400740 <cli_data_read>

	// ignore null terminated strings
	if(c == '\0') return false;
  40076e:	b190      	cbz	r0, 400796 <handle_data+0x2e>
	// prevent buffer overrun
	if(cli_line_index >= CLI_MAX_CHARS) return false;
  400770:	4b0c      	ldr	r3, [pc, #48]	; (4007a4 <handle_data+0x3c>)
  400772:	681b      	ldr	r3, [r3, #0]
  400774:	2b7f      	cmp	r3, #127	; 0x7f
  400776:	dc10      	bgt.n	40079a <handle_data+0x32>

	// store character in cli_line_buffer
	cli_line_buffer[cli_line_index] = c;
  400778:	490b      	ldr	r1, [pc, #44]	; (4007a8 <handle_data+0x40>)
  40077a:	54c8      	strb	r0, [r1, r3]
	cli_line_index++;
  40077c:	3301      	adds	r3, #1
  40077e:	4909      	ldr	r1, [pc, #36]	; (4007a4 <handle_data+0x3c>)
  400780:	600b      	str	r3, [r1, #0]

	// check for end of line
	if(c == CLI_TKEND) {
  400782:	280d      	cmp	r0, #13
  400784:	d10b      	bne.n	40079e <handle_data+0x36>
		// copy new message into buffer
		strcpy(cli_lines, cli_line_buffer);
  400786:	4908      	ldr	r1, [pc, #32]	; (4007a8 <handle_data+0x40>)
  400788:	4808      	ldr	r0, [pc, #32]	; (4007ac <handle_data+0x44>)
  40078a:	f002 ff91 	bl	4036b0 <strcpy>
		init_buffer();
  40078e:	f7ff feed 	bl	40056c <init_buffer>
		return true;
  400792:	2001      	movs	r0, #1
  400794:	bd08      	pop	{r3, pc}
{

	char c = cli_data_read();

	// ignore null terminated strings
	if(c == '\0') return false;
  400796:	2000      	movs	r0, #0
  400798:	bd08      	pop	{r3, pc}
	// prevent buffer overrun
	if(cli_line_index >= CLI_MAX_CHARS) return false;
  40079a:	2000      	movs	r0, #0
  40079c:	bd08      	pop	{r3, pc}
		strcpy(cli_lines, cli_line_buffer);
		init_buffer();
		return true;
	}

	return false;
  40079e:	2000      	movs	r0, #0
}
  4007a0:	bd08      	pop	{r3, pc}
  4007a2:	bf00      	nop
  4007a4:	20000414 	.word	0x20000414
  4007a8:	200006e4 	.word	0x200006e4
  4007ac:	20000768 	.word	0x20000768

004007b0 <cli_tick>:
		}
	}
}

void cli_tick()
{
  4007b0:	b530      	push	{r4, r5, lr}
  4007b2:	b083      	sub	sp, #12
	// read the serial port
	cli_read_device();
  4007b4:	f7ff ffa4 	bl	400700 <cli_read_device>

	if (cli_data_available()) {
  4007b8:	f7ff ffb8 	bl	40072c <cli_data_available>
  4007bc:	b1a8      	cbz	r0, 4007ea <cli_tick+0x3a>
		if (handle_data()) {
  4007be:	f7ff ffd3 	bl	400768 <handle_data>
  4007c2:	b190      	cbz	r0, 4007ea <cli_tick+0x3a>
			//config_test();

			char *saveptr;
			char *cmd, *parm;

			cmd = strtok_r(cli_lines, CLI_DELIM, &saveptr);
  4007c4:	4c0a      	ldr	r4, [pc, #40]	; (4007f0 <cli_tick+0x40>)
  4007c6:	aa01      	add	r2, sp, #4
  4007c8:	4621      	mov	r1, r4
  4007ca:	480a      	ldr	r0, [pc, #40]	; (4007f4 <cli_tick+0x44>)
  4007cc:	f002 ffab 	bl	403726 <strtok_r>
  4007d0:	4605      	mov	r5, r0
			parm = strtok_r(NULL, CLI_DELIM, &saveptr);
  4007d2:	aa01      	add	r2, sp, #4
  4007d4:	4621      	mov	r1, r4
  4007d6:	2000      	movs	r0, #0
  4007d8:	f002 ffa5 	bl	403726 <strtok_r>

			// printf("cmd=%s\r\n", cmd);
			// printf("parm=%s\r\n", parm);

			if (parm != NULL)
  4007dc:	4601      	mov	r1, r0
  4007de:	b110      	cbz	r0, 4007e6 <cli_tick+0x36>
				cli_handle_command(cmd, parm);
  4007e0:	4628      	mov	r0, r5
  4007e2:	f7ff fee1 	bl	4005a8 <cli_handle_command>


			// reset cli_lines
			init_lines();
  4007e6:	f7ff fecf 	bl	400588 <init_lines>

		}
	}

}
  4007ea:	b003      	add	sp, #12
  4007ec:	bd30      	pop	{r4, r5, pc}
  4007ee:	bf00      	nop
  4007f0:	00406758 	.word	0x00406758
  4007f4:	20000768 	.word	0x20000768

004007f8 <write_register8>:
int16_t read_register16(uint8_t reg);
uint8_t read_bytes(uint8_t reg, int8_t length, uint8_t *data);


void write_register8(uint8_t reg, uint8_t value)
{
  4007f8:	b500      	push	{lr}
  4007fa:	b089      	sub	sp, #36	; 0x24
  4007fc:	f88d 1007 	strb.w	r1, [sp, #7]
    twi_packet_t packet_tx;

    packet_tx.chip = IMU_ADDRESS;
  400800:	2368      	movs	r3, #104	; 0x68
  400802:	f88d 301c 	strb.w	r3, [sp, #28]
    packet_tx.addr[0] = reg;
  400806:	f88d 000c 	strb.w	r0, [sp, #12]
    packet_tx.addr_length = sizeof(uint8_t);
  40080a:	2301      	movs	r3, #1
  40080c:	9304      	str	r3, [sp, #16]
    packet_tx.buffer = &value;
  40080e:	f10d 0207 	add.w	r2, sp, #7
  400812:	9205      	str	r2, [sp, #20]
    packet_tx.length = sizeof(uint8_t);
  400814:	9306      	str	r3, [sp, #24]

    uint32_t status = twi_master_write(IMU_TWI, &packet_tx);
  400816:	a903      	add	r1, sp, #12
  400818:	4804      	ldr	r0, [pc, #16]	; (40082c <write_register8+0x34>)
  40081a:	f001 f8ad 	bl	401978 <twi_master_write>
    
    // if (status == TWI_SUCCESS) {
    //     puts("write_register: success\r\n");
    // }

    delay_ms(TWI_WAIT_TIME);
  40081e:	4804      	ldr	r0, [pc, #16]	; (400830 <write_register8+0x38>)
  400820:	f006 fa1e 	bl	406c60 <__portable_delay_cycles_veneer>
}
  400824:	b009      	add	sp, #36	; 0x24
  400826:	f85d fb04 	ldr.w	pc, [sp], #4
  40082a:	bf00      	nop
  40082c:	40018000 	.word	0x40018000
  400830:	00014ed3 	.word	0x00014ed3

00400834 <read_register8>:

    delay_ms(TWI_WAIT_TIME);
}

uint8_t read_register8(uint8_t reg)
{
  400834:	b510      	push	{r4, lr}
  400836:	b086      	sub	sp, #24
    uint8_t value = 0;
    twi_packet_t packet_rx;

    memset(mpu_buffer, 0, sizeof(mpu_buffer));
  400838:	4b0e      	ldr	r3, [pc, #56]	; (400874 <read_register8+0x40>)
  40083a:	2200      	movs	r2, #0
  40083c:	601a      	str	r2, [r3, #0]
  40083e:	605a      	str	r2, [r3, #4]
  400840:	609a      	str	r2, [r3, #8]
  400842:	60da      	str	r2, [r3, #12]

    packet_rx.chip = IMU_ADDRESS;
  400844:	2268      	movs	r2, #104	; 0x68
  400846:	f88d 2014 	strb.w	r2, [sp, #20]
    packet_rx.addr[0] = reg;
  40084a:	f88d 0004 	strb.w	r0, [sp, #4]
    packet_rx.addr_length = sizeof(uint8_t);
  40084e:	2201      	movs	r2, #1
  400850:	9202      	str	r2, [sp, #8]
    packet_rx.buffer = &mpu_buffer;
  400852:	9303      	str	r3, [sp, #12]
    packet_rx.length = sizeof(uint8_t);
  400854:	9204      	str	r2, [sp, #16]

    uint32_t status = twi_master_read(IMU_TWI, &packet_rx);
  400856:	a901      	add	r1, sp, #4
  400858:	4807      	ldr	r0, [pc, #28]	; (400878 <read_register8+0x44>)
  40085a:	f001 f825 	bl	4018a8 <twi_master_read>

    // printf("read_register status: %d\r\n", status);
    
    if (status == TWI_SUCCESS) {
  40085e:	b910      	cbnz	r0, 400866 <read_register8+0x32>
        // puts("read_register: success\r\n");
        value = mpu_buffer[0];
  400860:	4b04      	ldr	r3, [pc, #16]	; (400874 <read_register8+0x40>)
  400862:	781c      	ldrb	r4, [r3, #0]
  400864:	e000      	b.n	400868 <read_register8+0x34>
    delay_ms(TWI_WAIT_TIME);
}

uint8_t read_register8(uint8_t reg)
{
    uint8_t value = 0;
  400866:	2400      	movs	r4, #0
    if (status == TWI_SUCCESS) {
        // puts("read_register: success\r\n");
        value = mpu_buffer[0];
    }

    delay_ms(TWI_WAIT_TIME);
  400868:	4804      	ldr	r0, [pc, #16]	; (40087c <read_register8+0x48>)
  40086a:	f006 f9f9 	bl	406c60 <__portable_delay_cycles_veneer>

    return value;
}
  40086e:	4620      	mov	r0, r4
  400870:	b006      	add	sp, #24
  400872:	bd10      	pop	{r4, pc}
  400874:	20000418 	.word	0x20000418
  400878:	40018000 	.word	0x40018000
  40087c:	00014ed3 	.word	0x00014ed3

00400880 <read_bytes>:

    return value;
}

uint8_t read_bytes(uint8_t reg, int8_t length, uint8_t *data)
{
  400880:	b510      	push	{r4, lr}
  400882:	b086      	sub	sp, #24
  400884:	460c      	mov	r4, r1
    // uint8_t value = 0;
    twi_packet_t packet_rx;

    memset(mpu_buffer, 0, sizeof(mpu_buffer));
  400886:	4b0c      	ldr	r3, [pc, #48]	; (4008b8 <read_bytes+0x38>)
  400888:	2100      	movs	r1, #0
  40088a:	6019      	str	r1, [r3, #0]
  40088c:	6059      	str	r1, [r3, #4]
  40088e:	6099      	str	r1, [r3, #8]
  400890:	60d9      	str	r1, [r3, #12]

    packet_rx.chip = IMU_ADDRESS;
  400892:	2368      	movs	r3, #104	; 0x68
  400894:	f88d 3014 	strb.w	r3, [sp, #20]
    packet_rx.addr[0] = reg;
  400898:	f88d 0004 	strb.w	r0, [sp, #4]
    packet_rx.addr_length = sizeof(uint8_t);
  40089c:	2301      	movs	r3, #1
  40089e:	9302      	str	r3, [sp, #8]
    packet_rx.buffer = data;
  4008a0:	9203      	str	r2, [sp, #12]
    packet_rx.length = length;
  4008a2:	9404      	str	r4, [sp, #16]

    uint32_t status = twi_master_read(IMU_TWI, &packet_rx);
  4008a4:	a901      	add	r1, sp, #4
  4008a6:	4805      	ldr	r0, [pc, #20]	; (4008bc <read_bytes+0x3c>)
  4008a8:	f000 fffe 	bl	4018a8 <twi_master_read>
    if (status == TWI_SUCCESS) {
        // puts("read_register: success\r\n");
        // value = mpu_buffer[0];
    }

    delay_ms(TWI_WAIT_TIME);
  4008ac:	4804      	ldr	r0, [pc, #16]	; (4008c0 <read_bytes+0x40>)
  4008ae:	f006 f9d7 	bl	406c60 <__portable_delay_cycles_veneer>

    return length;
}
  4008b2:	b2e0      	uxtb	r0, r4
  4008b4:	b006      	add	sp, #24
  4008b6:	bd10      	pop	{r4, pc}
  4008b8:	20000418 	.word	0x20000418
  4008bc:	40018000 	.word	0x40018000
  4008c0:	00014ed3 	.word	0x00014ed3

004008c4 <write_register_bit>:


void write_register_bit(uint8_t reg, uint8_t pos, bool state)
{
  4008c4:	b570      	push	{r4, r5, r6, lr}
  4008c6:	4604      	mov	r4, r0
  4008c8:	460d      	mov	r5, r1
  4008ca:	4616      	mov	r6, r2
    uint8_t value;
    value = read_register8(reg);
  4008cc:	f7ff ffb2 	bl	400834 <read_register8>

    if (state) {
  4008d0:	b126      	cbz	r6, 4008dc <write_register_bit+0x18>
        value |= (1 << pos);
  4008d2:	2101      	movs	r1, #1
  4008d4:	40a9      	lsls	r1, r5
  4008d6:	4301      	orrs	r1, r0
  4008d8:	b2c9      	uxtb	r1, r1
  4008da:	e004      	b.n	4008e6 <write_register_bit+0x22>
    } else {
        value &= ~(1 << pos);
  4008dc:	2101      	movs	r1, #1
  4008de:	40a9      	lsls	r1, r5
  4008e0:	ea20 0101 	bic.w	r1, r0, r1
  4008e4:	b2c9      	uxtb	r1, r1
    }

    write_register8(reg, value);
  4008e6:	4620      	mov	r0, r4
  4008e8:	f7ff ff86 	bl	4007f8 <write_register8>
  4008ec:	bd70      	pop	{r4, r5, r6, pc}
  4008ee:	bf00      	nop

004008f0 <read_register_bit>:
}

bool read_register_bit(uint8_t reg, uint8_t pos)
{
  4008f0:	b510      	push	{r4, lr}
  4008f2:	460c      	mov	r4, r1
    uint8_t value;
    value = read_register8(reg);
  4008f4:	f7ff ff9e 	bl	400834 <read_register8>
    return ((value >> pos) & 1);
  4008f8:	4120      	asrs	r0, r4
}
  4008fa:	f000 0001 	and.w	r0, r0, #1
  4008fe:	bd10      	pop	{r4, pc}

00400900 <mpu_init>:

bool mpu_init(void)
{
  400900:	b500      	push	{lr}
  400902:	b085      	sub	sp, #20
    twi_options_t opt;

	/* Configure the options of TWI driver */
	opt.master_clk = sysclk_get_peripheral_hz();
  400904:	4b0d      	ldr	r3, [pc, #52]	; (40093c <mpu_init+0x3c>)
  400906:	9301      	str	r3, [sp, #4]
    opt.speed      = TWI_CLK;
  400908:	4b0d      	ldr	r3, [pc, #52]	; (400940 <mpu_init+0x40>)
  40090a:	9302      	str	r3, [sp, #8]

    if (twi_master_init(IMU_TWI, &opt) != TWI_SUCCESS) {
  40090c:	a901      	add	r1, sp, #4
  40090e:	480d      	ldr	r0, [pc, #52]	; (400944 <mpu_init+0x44>)
  400910:	f000 ff9a 	bl	401848 <twi_master_init>
  400914:	b138      	cbz	r0, 400926 <mpu_init+0x26>
        
        puts("twi_master_init: failed\r\n");
  400916:	480c      	ldr	r0, [pc, #48]	; (400948 <mpu_init+0x48>)
  400918:	f002 fe06 	bl	403528 <puts>
        // Give I2C time to settle
        delay_ms(TWI_WAIT_TIME);
  40091c:	480b      	ldr	r0, [pc, #44]	; (40094c <mpu_init+0x4c>)
  40091e:	f006 f99f 	bl	406c60 <__portable_delay_cycles_veneer>
        return false;
  400922:	2000      	movs	r0, #0
  400924:	e006      	b.n	400934 <mpu_init+0x34>
        
    } else {
        puts("twi_master_init: success\r\n");
  400926:	480a      	ldr	r0, [pc, #40]	; (400950 <mpu_init+0x50>)
  400928:	f002 fdfe 	bl	403528 <puts>
        // Give I2C time to settle
        delay_ms(TWI_WAIT_TIME);
  40092c:	4807      	ldr	r0, [pc, #28]	; (40094c <mpu_init+0x4c>)
  40092e:	f006 f997 	bl	406c60 <__portable_delay_cycles_veneer>
        return true;
  400932:	2001      	movs	r0, #1
    }
    
}
  400934:	b005      	add	sp, #20
  400936:	f85d fb04 	ldr.w	pc, [sp], #4
  40093a:	bf00      	nop
  40093c:	07270e00 	.word	0x07270e00
  400940:	00061a80 	.word	0x00061a80
  400944:	40018000 	.word	0x40018000
  400948:	0040675c 	.word	0x0040675c
  40094c:	00014ed3 	.word	0x00014ed3
  400950:	00406778 	.word	0x00406778

00400954 <mpu_probe>:

bool mpu_probe(void)
{
  400954:	b508      	push	{r3, lr}
    if (twi_probe(IMU_TWI, IMU_ADDRESS) != TWI_SUCCESS) {
  400956:	2168      	movs	r1, #104	; 0x68
  400958:	4809      	ldr	r0, [pc, #36]	; (400980 <mpu_probe+0x2c>)
  40095a:	f001 f84f 	bl	4019fc <twi_probe>
  40095e:	b138      	cbz	r0, 400970 <mpu_probe+0x1c>
        puts("twi_probe: failed\r\n");
  400960:	4808      	ldr	r0, [pc, #32]	; (400984 <mpu_probe+0x30>)
  400962:	f002 fde1 	bl	403528 <puts>
        // Give I2C time to settle
        delay_ms(TWI_WAIT_TIME);
  400966:	4808      	ldr	r0, [pc, #32]	; (400988 <mpu_probe+0x34>)
  400968:	f006 f97a 	bl	406c60 <__portable_delay_cycles_veneer>
        return false;
  40096c:	2000      	movs	r0, #0
  40096e:	bd08      	pop	{r3, pc}
        
    } else {
        puts("twi_probe: success\r\n");
  400970:	4806      	ldr	r0, [pc, #24]	; (40098c <mpu_probe+0x38>)
  400972:	f002 fdd9 	bl	403528 <puts>
        // Give I2C time to settle
        delay_ms(TWI_WAIT_TIME);
  400976:	4804      	ldr	r0, [pc, #16]	; (400988 <mpu_probe+0x34>)
  400978:	f006 f972 	bl	406c60 <__portable_delay_cycles_veneer>
        return true;
  40097c:	2001      	movs	r0, #1
    }
}
  40097e:	bd08      	pop	{r3, pc}
  400980:	40018000 	.word	0x40018000
  400984:	00406794 	.word	0x00406794
  400988:	00014ed3 	.word	0x00014ed3
  40098c:	004067a8 	.word	0x004067a8

00400990 <mpu_who_am_i>:

    return true;
}

uint8_t mpu_who_am_i(void)
{
  400990:	b508      	push	{r3, lr}
    uint8_t value = read_register8(MPU6050_RA_WHO_AM_I);
  400992:	2075      	movs	r0, #117	; 0x75
  400994:	f7ff ff4e 	bl	400834 <read_register8>
    if (value == 0x68) {
        // puts("who_am_i: success\r\n");
    }

    return value;
}
  400998:	bd08      	pop	{r3, pc}
  40099a:	bf00      	nop

0040099c <mpu_set_clock_source>:
    T = read_register16(MPU6050_RA_TEMP_OUT_H);
    return T;
}

void mpu_set_clock_source(uint8_t source)
{
  40099c:	b510      	push	{r4, lr}
  40099e:	4604      	mov	r4, r0
    uint8_t value;

    value = read_register8(MPU6050_RA_PWR_MGMT_1);
  4009a0:	206b      	movs	r0, #107	; 0x6b
  4009a2:	f7ff ff47 	bl	400834 <read_register8>
    value &= 0b11111000; // mask
  4009a6:	f000 01f8 	and.w	r1, r0, #248	; 0xf8
    value |= source;

    write_register8(MPU6050_RA_PWR_MGMT_1, value);
  4009aa:	4321      	orrs	r1, r4
  4009ac:	206b      	movs	r0, #107	; 0x6b
  4009ae:	f7ff ff23 	bl	4007f8 <write_register8>
  4009b2:	bd10      	pop	{r4, pc}

004009b4 <mpu_get_clock_source>:
}

uint8_t mpu_get_clock_source(void)
{
  4009b4:	b508      	push	{r3, lr}
    uint8_t value;

    value = read_register8(MPU6050_RA_PWR_MGMT_1);
  4009b6:	206b      	movs	r0, #107	; 0x6b
  4009b8:	f7ff ff3c 	bl	400834 <read_register8>
    value &= 0b00000111; // mask

    return (uint8_t)value;
}
  4009bc:	f000 0007 	and.w	r0, r0, #7
  4009c0:	bd08      	pop	{r3, pc}
  4009c2:	bf00      	nop

004009c4 <mpu_set_gyro_scale>:

void mpu_set_gyro_scale(uint8_t scale)
{
  4009c4:	b510      	push	{r4, lr}
  4009c6:	4604      	mov	r4, r0
    uint8_t value;

    switch (scale) {
  4009c8:	2803      	cmp	r0, #3
  4009ca:	d812      	bhi.n	4009f2 <mpu_set_gyro_scale+0x2e>
  4009cc:	e8df f000 	tbb	[pc, r0]
  4009d0:	0e0a0602 	.word	0x0e0a0602
        case MPU6050_GYRO_FS_250:
            dps_per_digit = .007633f;
  4009d4:	4a0d      	ldr	r2, [pc, #52]	; (400a0c <mpu_set_gyro_scale+0x48>)
  4009d6:	4b0e      	ldr	r3, [pc, #56]	; (400a10 <mpu_set_gyro_scale+0x4c>)
  4009d8:	601a      	str	r2, [r3, #0]
            break;
  4009da:	e00a      	b.n	4009f2 <mpu_set_gyro_scale+0x2e>
        case MPU6050_GYRO_FS_500:
            dps_per_digit = .015267f;
  4009dc:	4a0d      	ldr	r2, [pc, #52]	; (400a14 <mpu_set_gyro_scale+0x50>)
  4009de:	4b0c      	ldr	r3, [pc, #48]	; (400a10 <mpu_set_gyro_scale+0x4c>)
  4009e0:	601a      	str	r2, [r3, #0]
            break;
  4009e2:	e006      	b.n	4009f2 <mpu_set_gyro_scale+0x2e>
        case MPU6050_GYRO_FS_1000:
            dps_per_digit = .030487f;
  4009e4:	4a0c      	ldr	r2, [pc, #48]	; (400a18 <mpu_set_gyro_scale+0x54>)
  4009e6:	4b0a      	ldr	r3, [pc, #40]	; (400a10 <mpu_set_gyro_scale+0x4c>)
  4009e8:	601a      	str	r2, [r3, #0]
            break;
  4009ea:	e002      	b.n	4009f2 <mpu_set_gyro_scale+0x2e>
        case MPU6050_GYRO_FS_2000:
            dps_per_digit = .060975f;
  4009ec:	4a0b      	ldr	r2, [pc, #44]	; (400a1c <mpu_set_gyro_scale+0x58>)
  4009ee:	4b08      	ldr	r3, [pc, #32]	; (400a10 <mpu_set_gyro_scale+0x4c>)
  4009f0:	601a      	str	r2, [r3, #0]
            break;
    }

    value = read_register8(MPU6050_RA_GYRO_CONFIG);
  4009f2:	201b      	movs	r0, #27
  4009f4:	f7ff ff1e 	bl	400834 <read_register8>
    value &= 0b11100111; // mask
    value |= (scale << 3);
  4009f8:	f020 0018 	bic.w	r0, r0, #24
  4009fc:	ea40 01c4 	orr.w	r1, r0, r4, lsl #3

    write_register8(MPU6050_RA_GYRO_CONFIG, value);
  400a00:	b2c9      	uxtb	r1, r1
  400a02:	201b      	movs	r0, #27
  400a04:	f7ff fef8 	bl	4007f8 <write_register8>
  400a08:	bd10      	pop	{r4, pc}
  400a0a:	bf00      	nop
  400a0c:	3bfa1e3f 	.word	0x3bfa1e3f
  400a10:	2000043c 	.word	0x2000043c
  400a14:	3c7a2270 	.word	0x3c7a2270
  400a18:	3cf9bfdf 	.word	0x3cf9bfdf
  400a1c:	3d79c0ec 	.word	0x3d79c0ec

00400a20 <mpu_get_gyro_scale>:
}

uint8_t mpu_get_gyro_scale(void)
{
  400a20:	b508      	push	{r3, lr}
    uint8_t value;

    value = read_register8(MPU6050_RA_GYRO_CONFIG);
  400a22:	201b      	movs	r0, #27
  400a24:	f7ff ff06 	bl	400834 <read_register8>
    value &= 0b00011000; // mask
    value >>= 3;

    return (uint8_t)value;
}
  400a28:	f3c0 00c1 	ubfx	r0, r0, #3, #2
  400a2c:	bd08      	pop	{r3, pc}
  400a2e:	bf00      	nop

00400a30 <mpu_set_accel_range>:

void mpu_set_accel_range(uint8_t range)
{
  400a30:	b510      	push	{r4, lr}
  400a32:	4604      	mov	r4, r0
    uint8_t value;

    switch (range) {
  400a34:	2803      	cmp	r0, #3
  400a36:	d812      	bhi.n	400a5e <mpu_set_accel_range+0x2e>
  400a38:	e8df f000 	tbb	[pc, r0]
  400a3c:	0e0a0602 	.word	0x0e0a0602
        case MPU6050_ACCEL_FS_2:
        	range_per_digit = .000061f;
  400a40:	4a0d      	ldr	r2, [pc, #52]	; (400a78 <mpu_set_accel_range+0x48>)
  400a42:	4b0e      	ldr	r3, [pc, #56]	; (400a7c <mpu_set_accel_range+0x4c>)
  400a44:	601a      	str	r2, [r3, #0]
            break;
  400a46:	e00a      	b.n	400a5e <mpu_set_accel_range+0x2e>
        case MPU6050_ACCEL_FS_4:
        	range_per_digit = .000122f;
  400a48:	4a0d      	ldr	r2, [pc, #52]	; (400a80 <mpu_set_accel_range+0x50>)
  400a4a:	4b0c      	ldr	r3, [pc, #48]	; (400a7c <mpu_set_accel_range+0x4c>)
  400a4c:	601a      	str	r2, [r3, #0]
            break;   
  400a4e:	e006      	b.n	400a5e <mpu_set_accel_range+0x2e>
        case MPU6050_ACCEL_FS_8:
        	range_per_digit = .000244f;
  400a50:	4a0c      	ldr	r2, [pc, #48]	; (400a84 <mpu_set_accel_range+0x54>)
  400a52:	4b0a      	ldr	r3, [pc, #40]	; (400a7c <mpu_set_accel_range+0x4c>)
  400a54:	601a      	str	r2, [r3, #0]
            break;   
  400a56:	e002      	b.n	400a5e <mpu_set_accel_range+0x2e>
        case MPU6050_ACCEL_FS_16:
        	range_per_digit = .0004882f;
  400a58:	4a0b      	ldr	r2, [pc, #44]	; (400a88 <mpu_set_accel_range+0x58>)
  400a5a:	4b08      	ldr	r3, [pc, #32]	; (400a7c <mpu_set_accel_range+0x4c>)
  400a5c:	601a      	str	r2, [r3, #0]
	        break;                                                           
    }

    value = read_register8(MPU6050_RA_ACCEL_CONFIG);
  400a5e:	201c      	movs	r0, #28
  400a60:	f7ff fee8 	bl	400834 <read_register8>
    value &= 0b11100111; // mask
    value |= (range << 3);
  400a64:	f020 0018 	bic.w	r0, r0, #24
  400a68:	ea40 01c4 	orr.w	r1, r0, r4, lsl #3

    write_register8(MPU6050_RA_ACCEL_CONFIG, value);
  400a6c:	b2c9      	uxtb	r1, r1
  400a6e:	201c      	movs	r0, #28
  400a70:	f7ff fec2 	bl	4007f8 <write_register8>
  400a74:	bd10      	pop	{r4, pc}
  400a76:	bf00      	nop
  400a78:	387fda40 	.word	0x387fda40
  400a7c:	20000428 	.word	0x20000428
  400a80:	38ffda40 	.word	0x38ffda40
  400a84:	397fda40 	.word	0x397fda40
  400a88:	39fff518 	.word	0x39fff518

00400a8c <mpu_set_sleep_enabled>:

    return (uint8_t)value;
}

void mpu_set_sleep_enabled(bool state)
{
  400a8c:	b508      	push	{r3, lr}
    write_register_bit(MPU6050_RA_PWR_MGMT_1, 6, state);
  400a8e:	4602      	mov	r2, r0
  400a90:	2106      	movs	r1, #6
  400a92:	206b      	movs	r0, #107	; 0x6b
  400a94:	f7ff ff16 	bl	4008c4 <write_register_bit>
  400a98:	bd08      	pop	{r3, pc}
  400a9a:	bf00      	nop

00400a9c <mpu_begin>:
        return true;
    }
}

bool mpu_begin(uint8_t scale, uint8_t range)
{
  400a9c:	b538      	push	{r3, r4, r5, lr}
  400a9e:	4605      	mov	r5, r0
  400aa0:	460c      	mov	r4, r1
    // Reset calibration values
    delta_gyro.x_axis = 0;
  400aa2:	4a11      	ldr	r2, [pc, #68]	; (400ae8 <mpu_begin+0x4c>)
  400aa4:	2300      	movs	r3, #0
  400aa6:	6013      	str	r3, [r2, #0]
    delta_gyro.y_axis = 0;
  400aa8:	6053      	str	r3, [r2, #4]
    delta_gyro.z_axis = 0;
  400aaa:	6093      	str	r3, [r2, #8]
    use_calibrate = false;
  400aac:	2100      	movs	r1, #0
  400aae:	4a0f      	ldr	r2, [pc, #60]	; (400aec <mpu_begin+0x50>)
  400ab0:	7011      	strb	r1, [r2, #0]

    // Reset threshold values
    threshold_gyro.x_axis = 0;
  400ab2:	4a0f      	ldr	r2, [pc, #60]	; (400af0 <mpu_begin+0x54>)
  400ab4:	6013      	str	r3, [r2, #0]
    threshold_gyro.y_axis = 0;
  400ab6:	6053      	str	r3, [r2, #4]
    threshold_gyro.z_axis = 0;
  400ab8:	6093      	str	r3, [r2, #8]
    actual_threshold = 0;
  400aba:	4a0e      	ldr	r2, [pc, #56]	; (400af4 <mpu_begin+0x58>)
  400abc:	6013      	str	r3, [r2, #0]

    if (mpu_who_am_i() != 0x68) {
  400abe:	f7ff ff67 	bl	400990 <mpu_who_am_i>
  400ac2:	2868      	cmp	r0, #104	; 0x68
  400ac4:	d10d      	bne.n	400ae2 <mpu_begin+0x46>
        return false;
    }

    // Set clock source
    mpu_set_clock_source(MPU6050_CLOCK_PLL_XGYRO);
  400ac6:	2001      	movs	r0, #1
  400ac8:	f7ff ff68 	bl	40099c <mpu_set_clock_source>

    // Set scale and range
    mpu_set_gyro_scale(scale);
  400acc:	4628      	mov	r0, r5
  400ace:	f7ff ff79 	bl	4009c4 <mpu_set_gyro_scale>
    mpu_set_accel_range(range);
  400ad2:	4620      	mov	r0, r4
  400ad4:	f7ff ffac 	bl	400a30 <mpu_set_accel_range>

    // Disable sleep mode
    mpu_set_sleep_enabled(false);
  400ad8:	2000      	movs	r0, #0
  400ada:	f7ff ffd7 	bl	400a8c <mpu_set_sleep_enabled>

    return true;
  400ade:	2001      	movs	r0, #1
  400ae0:	bd38      	pop	{r3, r4, r5, pc}
    threshold_gyro.y_axis = 0;
    threshold_gyro.z_axis = 0;
    actual_threshold = 0;

    if (mpu_who_am_i() != 0x68) {
        return false;
  400ae2:	2000      	movs	r0, #0

    // Disable sleep mode
    mpu_set_sleep_enabled(false);

    return true;
}
  400ae4:	bd38      	pop	{r3, r4, r5, pc}
  400ae6:	bf00      	nop
  400ae8:	200006b8 	.word	0x200006b8
  400aec:	20000440 	.word	0x20000440
  400af0:	20000684 	.word	0x20000684
  400af4:	20000444 	.word	0x20000444

00400af8 <mpu_get_sleep_enabled>:
{
    write_register_bit(MPU6050_RA_PWR_MGMT_1, 6, state);
}

bool mpu_get_sleep_enabled(void)
{
  400af8:	b508      	push	{r3, lr}
    return read_register_bit(MPU6050_RA_PWR_MGMT_1, 6);
  400afa:	2106      	movs	r1, #6
  400afc:	206b      	movs	r0, #107	; 0x6b
  400afe:	f7ff fef7 	bl	4008f0 <read_register_bit>
}
  400b02:	bd08      	pop	{r3, pc}

00400b04 <mpu_read_gyro>:
    a->is_pos_activity_on_z = ((data >> 2) & 1);

}

void mpu_read_gyro(int16_t *x, int16_t *y, int16_t *z)
{
  400b04:	b570      	push	{r4, r5, r6, lr}
  400b06:	b082      	sub	sp, #8
  400b08:	4606      	mov	r6, r0
  400b0a:	460d      	mov	r5, r1
  400b0c:	4614      	mov	r4, r2
    uint8_t i2c_buffer[6];
    memset(i2c_buffer, 0, sizeof(i2c_buffer));
  400b0e:	2300      	movs	r3, #0
  400b10:	9300      	str	r3, [sp, #0]
  400b12:	f8ad 3004 	strh.w	r3, [sp, #4]
    
    read_bytes(MPU6050_RA_GYRO_XOUT_H, 6, i2c_buffer);
  400b16:	466a      	mov	r2, sp
  400b18:	2106      	movs	r1, #6
  400b1a:	2043      	movs	r0, #67	; 0x43
  400b1c:	f7ff feb0 	bl	400880 <read_bytes>

    *x = (((int16_t)i2c_buffer[0]) << 8) | i2c_buffer[1];
  400b20:	f89d 2000 	ldrb.w	r2, [sp]
  400b24:	f89d 3001 	ldrb.w	r3, [sp, #1]
  400b28:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  400b2c:	8033      	strh	r3, [r6, #0]
    *y = (((int16_t)i2c_buffer[2]) << 8) | i2c_buffer[3];
  400b2e:	f89d 2002 	ldrb.w	r2, [sp, #2]
  400b32:	f89d 3003 	ldrb.w	r3, [sp, #3]
  400b36:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  400b3a:	802b      	strh	r3, [r5, #0]
    *z = (((int16_t)i2c_buffer[4]) << 8) | i2c_buffer[5];
  400b3c:	f89d 2004 	ldrb.w	r2, [sp, #4]
  400b40:	f89d 3005 	ldrb.w	r3, [sp, #5]
  400b44:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  400b48:	8023      	strh	r3, [r4, #0]

}
  400b4a:	b002      	add	sp, #8
  400b4c:	bd70      	pop	{r4, r5, r6, pc}
  400b4e:	bf00      	nop

00400b50 <mpu_read_raw_gyro>:

void mpu_read_raw_gyro(void)
{
  400b50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    mpu_read_gyro(&gx, &gy, &gz);
  400b52:	4d0c      	ldr	r5, [pc, #48]	; (400b84 <mpu_read_raw_gyro+0x34>)
  400b54:	4e0c      	ldr	r6, [pc, #48]	; (400b88 <mpu_read_raw_gyro+0x38>)
  400b56:	4f0d      	ldr	r7, [pc, #52]	; (400b8c <mpu_read_raw_gyro+0x3c>)
  400b58:	462a      	mov	r2, r5
  400b5a:	4631      	mov	r1, r6
  400b5c:	4638      	mov	r0, r7
  400b5e:	f7ff ffd1 	bl	400b04 <mpu_read_gyro>
    raw_gyro.x_axis = (float)gx;
  400b62:	4c0b      	ldr	r4, [pc, #44]	; (400b90 <mpu_read_raw_gyro+0x40>)
  400b64:	f9b7 0000 	ldrsh.w	r0, [r7]
  400b68:	f005 fb02 	bl	406170 <__aeabi_i2f>
  400b6c:	6020      	str	r0, [r4, #0]
    raw_gyro.y_axis = (float)gy;
  400b6e:	f9b6 0000 	ldrsh.w	r0, [r6]
  400b72:	f005 fafd 	bl	406170 <__aeabi_i2f>
  400b76:	6060      	str	r0, [r4, #4]
    raw_gyro.z_axis = (float)gz;
  400b78:	f9b5 0000 	ldrsh.w	r0, [r5]
  400b7c:	f005 faf8 	bl	406170 <__aeabi_i2f>
  400b80:	60a0      	str	r0, [r4, #8]
  400b82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400b84:	200006a8 	.word	0x200006a8
  400b88:	20000520 	.word	0x20000520
  400b8c:	200006c4 	.word	0x200006c4
  400b90:	20000514 	.word	0x20000514

00400b94 <mpu_read_normalized_gyro>:

}

t_fp_vector mpu_read_normalized_gyro(void)
{
  400b94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400b98:	4604      	mov	r4, r0
    mpu_read_raw_gyro();
  400b9a:	f7ff ffd9 	bl	400b50 <mpu_read_raw_gyro>

    if (use_calibrate) {
  400b9e:	4b3d      	ldr	r3, [pc, #244]	; (400c94 <mpu_read_normalized_gyro+0x100>)
  400ba0:	781b      	ldrb	r3, [r3, #0]
  400ba2:	b30b      	cbz	r3, 400be8 <mpu_read_normalized_gyro+0x54>
        norm_gyro.x_axis = (raw_gyro.x_axis - delta_gyro.x_axis) * dps_per_digit;
  400ba4:	4b3c      	ldr	r3, [pc, #240]	; (400c98 <mpu_read_normalized_gyro+0x104>)
  400ba6:	681e      	ldr	r6, [r3, #0]
  400ba8:	4d3c      	ldr	r5, [pc, #240]	; (400c9c <mpu_read_normalized_gyro+0x108>)
  400baa:	4f3d      	ldr	r7, [pc, #244]	; (400ca0 <mpu_read_normalized_gyro+0x10c>)
  400bac:	f8df 80fc 	ldr.w	r8, [pc, #252]	; 400cac <mpu_read_normalized_gyro+0x118>
  400bb0:	f8d8 1000 	ldr.w	r1, [r8]
  400bb4:	6838      	ldr	r0, [r7, #0]
  400bb6:	f005 fa25 	bl	406004 <__aeabi_fsub>
  400bba:	4631      	mov	r1, r6
  400bbc:	f005 fb2c 	bl	406218 <__aeabi_fmul>
  400bc0:	6028      	str	r0, [r5, #0]
        norm_gyro.y_axis = (raw_gyro.y_axis - delta_gyro.y_axis) * dps_per_digit;
  400bc2:	f8d8 1004 	ldr.w	r1, [r8, #4]
  400bc6:	6878      	ldr	r0, [r7, #4]
  400bc8:	f005 fa1c 	bl	406004 <__aeabi_fsub>
  400bcc:	4631      	mov	r1, r6
  400bce:	f005 fb23 	bl	406218 <__aeabi_fmul>
  400bd2:	6068      	str	r0, [r5, #4]
        norm_gyro.z_axis = (raw_gyro.z_axis - delta_gyro.z_axis) * dps_per_digit;
  400bd4:	f8d8 1008 	ldr.w	r1, [r8, #8]
  400bd8:	68b8      	ldr	r0, [r7, #8]
  400bda:	f005 fa13 	bl	406004 <__aeabi_fsub>
  400bde:	4631      	mov	r1, r6
  400be0:	f005 fb1a 	bl	406218 <__aeabi_fmul>
  400be4:	60a8      	str	r0, [r5, #8]
  400be6:	e012      	b.n	400c0e <mpu_read_normalized_gyro+0x7a>
    } else {
        norm_gyro.x_axis = raw_gyro.x_axis  * dps_per_digit;
  400be8:	4b2b      	ldr	r3, [pc, #172]	; (400c98 <mpu_read_normalized_gyro+0x104>)
  400bea:	681f      	ldr	r7, [r3, #0]
  400bec:	4d2b      	ldr	r5, [pc, #172]	; (400c9c <mpu_read_normalized_gyro+0x108>)
  400bee:	4e2c      	ldr	r6, [pc, #176]	; (400ca0 <mpu_read_normalized_gyro+0x10c>)
  400bf0:	4639      	mov	r1, r7
  400bf2:	6830      	ldr	r0, [r6, #0]
  400bf4:	f005 fb10 	bl	406218 <__aeabi_fmul>
  400bf8:	6028      	str	r0, [r5, #0]
        norm_gyro.y_axis = raw_gyro.y_axis  * dps_per_digit;
  400bfa:	4639      	mov	r1, r7
  400bfc:	6870      	ldr	r0, [r6, #4]
  400bfe:	f005 fb0b 	bl	406218 <__aeabi_fmul>
  400c02:	6068      	str	r0, [r5, #4]
        norm_gyro.z_axis = raw_gyro.z_axis  * dps_per_digit;
  400c04:	4639      	mov	r1, r7
  400c06:	68b0      	ldr	r0, [r6, #8]
  400c08:	f005 fb06 	bl	406218 <__aeabi_fmul>
  400c0c:	60a8      	str	r0, [r5, #8]
    }

    if (actual_threshold) {
  400c0e:	2100      	movs	r1, #0
  400c10:	4b24      	ldr	r3, [pc, #144]	; (400ca4 <mpu_read_normalized_gyro+0x110>)
  400c12:	6818      	ldr	r0, [r3, #0]
  400c14:	f005 fc94 	bl	406540 <__aeabi_fcmpeq>
  400c18:	2800      	cmp	r0, #0
  400c1a:	d132      	bne.n	400c82 <mpu_read_normalized_gyro+0xee>
        if (abs(norm_gyro.x_axis) < threshold_gyro.x_axis) norm_gyro.x_axis = 0;
  400c1c:	4b1f      	ldr	r3, [pc, #124]	; (400c9c <mpu_read_normalized_gyro+0x108>)
  400c1e:	6818      	ldr	r0, [r3, #0]
  400c20:	f005 fcc0 	bl	4065a4 <__aeabi_f2iz>
  400c24:	2800      	cmp	r0, #0
  400c26:	bfb8      	it	lt
  400c28:	4240      	neglt	r0, r0
  400c2a:	f005 faa1 	bl	406170 <__aeabi_i2f>
  400c2e:	4b1e      	ldr	r3, [pc, #120]	; (400ca8 <mpu_read_normalized_gyro+0x114>)
  400c30:	6819      	ldr	r1, [r3, #0]
  400c32:	f005 fc8f 	bl	406554 <__aeabi_fcmplt>
  400c36:	b110      	cbz	r0, 400c3e <mpu_read_normalized_gyro+0xaa>
  400c38:	2200      	movs	r2, #0
  400c3a:	4b18      	ldr	r3, [pc, #96]	; (400c9c <mpu_read_normalized_gyro+0x108>)
  400c3c:	601a      	str	r2, [r3, #0]
        if (abs(norm_gyro.y_axis) < threshold_gyro.y_axis) norm_gyro.y_axis = 0;
  400c3e:	4b17      	ldr	r3, [pc, #92]	; (400c9c <mpu_read_normalized_gyro+0x108>)
  400c40:	6858      	ldr	r0, [r3, #4]
  400c42:	f005 fcaf 	bl	4065a4 <__aeabi_f2iz>
  400c46:	2800      	cmp	r0, #0
  400c48:	bfb8      	it	lt
  400c4a:	4240      	neglt	r0, r0
  400c4c:	f005 fa90 	bl	406170 <__aeabi_i2f>
  400c50:	4b15      	ldr	r3, [pc, #84]	; (400ca8 <mpu_read_normalized_gyro+0x114>)
  400c52:	6859      	ldr	r1, [r3, #4]
  400c54:	f005 fc7e 	bl	406554 <__aeabi_fcmplt>
  400c58:	b110      	cbz	r0, 400c60 <mpu_read_normalized_gyro+0xcc>
  400c5a:	2200      	movs	r2, #0
  400c5c:	4b0f      	ldr	r3, [pc, #60]	; (400c9c <mpu_read_normalized_gyro+0x108>)
  400c5e:	605a      	str	r2, [r3, #4]
        if (abs(norm_gyro.z_axis) < threshold_gyro.z_axis) norm_gyro.z_axis = 0;
  400c60:	4b0e      	ldr	r3, [pc, #56]	; (400c9c <mpu_read_normalized_gyro+0x108>)
  400c62:	6898      	ldr	r0, [r3, #8]
  400c64:	f005 fc9e 	bl	4065a4 <__aeabi_f2iz>
  400c68:	2800      	cmp	r0, #0
  400c6a:	bfb8      	it	lt
  400c6c:	4240      	neglt	r0, r0
  400c6e:	f005 fa7f 	bl	406170 <__aeabi_i2f>
  400c72:	4b0d      	ldr	r3, [pc, #52]	; (400ca8 <mpu_read_normalized_gyro+0x114>)
  400c74:	6899      	ldr	r1, [r3, #8]
  400c76:	f005 fc6d 	bl	406554 <__aeabi_fcmplt>
  400c7a:	b110      	cbz	r0, 400c82 <mpu_read_normalized_gyro+0xee>
  400c7c:	2200      	movs	r2, #0
  400c7e:	4b07      	ldr	r3, [pc, #28]	; (400c9c <mpu_read_normalized_gyro+0x108>)
  400c80:	609a      	str	r2, [r3, #8]
    }

    return norm_gyro;
  400c82:	4b06      	ldr	r3, [pc, #24]	; (400c9c <mpu_read_normalized_gyro+0x108>)
  400c84:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
  400c88:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
  400c8c:	4620      	mov	r0, r4
  400c8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400c92:	bf00      	nop
  400c94:	20000440 	.word	0x20000440
  400c98:	2000043c 	.word	0x2000043c
  400c9c:	200006c8 	.word	0x200006c8
  400ca0:	20000514 	.word	0x20000514
  400ca4:	20000444 	.word	0x20000444
  400ca8:	20000684 	.word	0x20000684
  400cac:	200006b8 	.word	0x200006b8

00400cb0 <mpu_read_acceleration>:



void mpu_read_acceleration(int16_t *x, int16_t *y, int16_t *z)
{
  400cb0:	b570      	push	{r4, r5, r6, lr}
  400cb2:	b082      	sub	sp, #8
  400cb4:	4606      	mov	r6, r0
  400cb6:	460d      	mov	r5, r1
  400cb8:	4614      	mov	r4, r2
    uint8_t i2c_buffer[6];
    memset(i2c_buffer, 0, sizeof(i2c_buffer));
  400cba:	2300      	movs	r3, #0
  400cbc:	9300      	str	r3, [sp, #0]
  400cbe:	f8ad 3004 	strh.w	r3, [sp, #4]
    
    read_bytes(MPU6050_RA_ACCEL_XOUT_H, 6, i2c_buffer);
  400cc2:	466a      	mov	r2, sp
  400cc4:	2106      	movs	r1, #6
  400cc6:	203b      	movs	r0, #59	; 0x3b
  400cc8:	f7ff fdda 	bl	400880 <read_bytes>

    *x = (((int16_t)i2c_buffer[0]) << 8) | i2c_buffer[1];
  400ccc:	f89d 2000 	ldrb.w	r2, [sp]
  400cd0:	f89d 3001 	ldrb.w	r3, [sp, #1]
  400cd4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  400cd8:	8033      	strh	r3, [r6, #0]
    *y = (((int16_t)i2c_buffer[2]) << 8) | i2c_buffer[3];
  400cda:	f89d 2002 	ldrb.w	r2, [sp, #2]
  400cde:	f89d 3003 	ldrb.w	r3, [sp, #3]
  400ce2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  400ce6:	802b      	strh	r3, [r5, #0]
    *z = (((int16_t)i2c_buffer[4]) << 8) | i2c_buffer[5];
  400ce8:	f89d 2004 	ldrb.w	r2, [sp, #4]
  400cec:	f89d 3005 	ldrb.w	r3, [sp, #5]
  400cf0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  400cf4:	8023      	strh	r3, [r4, #0]
}
  400cf6:	b002      	add	sp, #8
  400cf8:	bd70      	pop	{r4, r5, r6, pc}
  400cfa:	bf00      	nop

00400cfc <mpu_read_raw_acceleration>:

void mpu_read_raw_acceleration(void)
{
  400cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    mpu_read_acceleration(&ax, &ay, &az);
  400cfe:	4d0c      	ldr	r5, [pc, #48]	; (400d30 <mpu_read_raw_acceleration+0x34>)
  400d00:	4e0c      	ldr	r6, [pc, #48]	; (400d34 <mpu_read_raw_acceleration+0x38>)
  400d02:	4f0d      	ldr	r7, [pc, #52]	; (400d38 <mpu_read_raw_acceleration+0x3c>)
  400d04:	462a      	mov	r2, r5
  400d06:	4631      	mov	r1, r6
  400d08:	4638      	mov	r0, r7
  400d0a:	f7ff ffd1 	bl	400cb0 <mpu_read_acceleration>
    raw_accel.x_axis = (float)ax;
  400d0e:	4c0b      	ldr	r4, [pc, #44]	; (400d3c <mpu_read_raw_acceleration+0x40>)
  400d10:	f9b7 0000 	ldrsh.w	r0, [r7]
  400d14:	f005 fa2c 	bl	406170 <__aeabi_i2f>
  400d18:	6020      	str	r0, [r4, #0]
    raw_accel.y_axis = (float)ay;
  400d1a:	f9b6 0000 	ldrsh.w	r0, [r6]
  400d1e:	f005 fa27 	bl	406170 <__aeabi_i2f>
  400d22:	6060      	str	r0, [r4, #4]
    raw_accel.z_axis = (float)az;
  400d24:	f9b5 0000 	ldrsh.w	r0, [r5]
  400d28:	f005 fa22 	bl	406170 <__aeabi_i2f>
  400d2c:	60a0      	str	r0, [r4, #8]
  400d2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400d30:	20000522 	.word	0x20000522
  400d34:	200006c6 	.word	0x200006c6
  400d38:	20000530 	.word	0x20000530
  400d3c:	200006ac 	.word	0x200006ac

00400d40 <mpu_read_normalized_acceleration>:
}

void mpu_read_normalized_acceleration(void)
{
  400d40:	b570      	push	{r4, r5, r6, lr}
    mpu_read_raw_acceleration();
  400d42:	f7ff ffdb 	bl	400cfc <mpu_read_raw_acceleration>

    norm_accel.x_axis = raw_accel.x_axis * range_per_digit * 9.80665f;
  400d46:	4b0e      	ldr	r3, [pc, #56]	; (400d80 <mpu_read_normalized_acceleration+0x40>)
  400d48:	681d      	ldr	r5, [r3, #0]
  400d4a:	4c0e      	ldr	r4, [pc, #56]	; (400d84 <mpu_read_normalized_acceleration+0x44>)
  400d4c:	4e0e      	ldr	r6, [pc, #56]	; (400d88 <mpu_read_normalized_acceleration+0x48>)
  400d4e:	6831      	ldr	r1, [r6, #0]
  400d50:	4628      	mov	r0, r5
  400d52:	f005 fa61 	bl	406218 <__aeabi_fmul>
  400d56:	490d      	ldr	r1, [pc, #52]	; (400d8c <mpu_read_normalized_acceleration+0x4c>)
  400d58:	f005 fa5e 	bl	406218 <__aeabi_fmul>
  400d5c:	6020      	str	r0, [r4, #0]
    norm_accel.y_axis = raw_accel.y_axis * range_per_digit * 9.80665f;
  400d5e:	6871      	ldr	r1, [r6, #4]
  400d60:	4628      	mov	r0, r5
  400d62:	f005 fa59 	bl	406218 <__aeabi_fmul>
  400d66:	4909      	ldr	r1, [pc, #36]	; (400d8c <mpu_read_normalized_acceleration+0x4c>)
  400d68:	f005 fa56 	bl	406218 <__aeabi_fmul>
  400d6c:	6060      	str	r0, [r4, #4]
    norm_accel.z_axis = raw_accel.z_axis * range_per_digit * 9.80665f;
  400d6e:	68b1      	ldr	r1, [r6, #8]
  400d70:	4628      	mov	r0, r5
  400d72:	f005 fa51 	bl	406218 <__aeabi_fmul>
  400d76:	4905      	ldr	r1, [pc, #20]	; (400d8c <mpu_read_normalized_acceleration+0x4c>)
  400d78:	f005 fa4e 	bl	406218 <__aeabi_fmul>
  400d7c:	60a0      	str	r0, [r4, #8]
  400d7e:	bd70      	pop	{r4, r5, r6, pc}
  400d80:	20000428 	.word	0x20000428
  400d84:	2000069c 	.word	0x2000069c
  400d88:	200006ac 	.word	0x200006ac
  400d8c:	411ce80a 	.word	0x411ce80a

00400d90 <mpu_log_settings>:

    return norm_accel;
}

void mpu_log_settings(void)
{
  400d90:	b508      	push	{r3, lr}
    printf("Device: 0x%1x\r\n", mpu_who_am_i());
  400d92:	f7ff fdfd 	bl	400990 <mpu_who_am_i>
  400d96:	4601      	mov	r1, r0
  400d98:	482b      	ldr	r0, [pc, #172]	; (400e48 <mpu_log_settings+0xb8>)
  400d9a:	f002 fb53 	bl	403444 <iprintf>
    printf("Sleep Mode: %s\r\n", mpu_get_sleep_enabled() ? "Enabled" : "Disabled");
  400d9e:	f7ff feab 	bl	400af8 <mpu_get_sleep_enabled>
  400da2:	492a      	ldr	r1, [pc, #168]	; (400e4c <mpu_log_settings+0xbc>)
  400da4:	4a2a      	ldr	r2, [pc, #168]	; (400e50 <mpu_log_settings+0xc0>)
  400da6:	2800      	cmp	r0, #0
  400da8:	bf18      	it	ne
  400daa:	4611      	movne	r1, r2
  400dac:	4829      	ldr	r0, [pc, #164]	; (400e54 <mpu_log_settings+0xc4>)
  400dae:	f002 fb49 	bl	403444 <iprintf>
    printf("Clock Source: ");
  400db2:	4829      	ldr	r0, [pc, #164]	; (400e58 <mpu_log_settings+0xc8>)
  400db4:	f002 fb46 	bl	403444 <iprintf>
    switch (mpu_get_clock_source()) {
  400db8:	f7ff fdfc 	bl	4009b4 <mpu_get_clock_source>
  400dbc:	b110      	cbz	r0, 400dc4 <mpu_log_settings+0x34>
  400dbe:	2801      	cmp	r0, #1
  400dc0:	d004      	beq.n	400dcc <mpu_log_settings+0x3c>
  400dc2:	e006      	b.n	400dd2 <mpu_log_settings+0x42>
        case MPU6050_CLOCK_INTERNAL:
        printf("Internal 8MHz oscillator\r\n");
  400dc4:	4825      	ldr	r0, [pc, #148]	; (400e5c <mpu_log_settings+0xcc>)
  400dc6:	f002 fb3d 	bl	403444 <iprintf>
        break;
  400dca:	e002      	b.n	400dd2 <mpu_log_settings+0x42>
        case MPU6050_CLOCK_PLL_XGYRO:
        printf("PLL with X axis gyroscope reference\r\n");
  400dcc:	4824      	ldr	r0, [pc, #144]	; (400e60 <mpu_log_settings+0xd0>)
  400dce:	f002 fb39 	bl	403444 <iprintf>
        break;
    }
    printf("Gyroscope: ");
  400dd2:	4824      	ldr	r0, [pc, #144]	; (400e64 <mpu_log_settings+0xd4>)
  400dd4:	f002 fb36 	bl	403444 <iprintf>
        switch (mpu_get_gyro_scale()) {
  400dd8:	f7ff fe22 	bl	400a20 <mpu_get_gyro_scale>
  400ddc:	2803      	cmp	r0, #3
  400dde:	d812      	bhi.n	400e06 <mpu_log_settings+0x76>
  400de0:	e8df f000 	tbb	[pc, r0]
  400de4:	0e0a0602 	.word	0x0e0a0602
        case MPU6050_GYRO_FS_250:
        printf("250 dps\r\n");
  400de8:	481f      	ldr	r0, [pc, #124]	; (400e68 <mpu_log_settings+0xd8>)
  400dea:	f002 fb2b 	bl	403444 <iprintf>
        break;
  400dee:	e00a      	b.n	400e06 <mpu_log_settings+0x76>
        case MPU6050_GYRO_FS_500:
        printf("500 dps\r\n");
  400df0:	481e      	ldr	r0, [pc, #120]	; (400e6c <mpu_log_settings+0xdc>)
  400df2:	f002 fb27 	bl	403444 <iprintf>
        break;
  400df6:	e006      	b.n	400e06 <mpu_log_settings+0x76>
        case MPU6050_GYRO_FS_1000:
        printf("1000 dps\r\n");
  400df8:	481d      	ldr	r0, [pc, #116]	; (400e70 <mpu_log_settings+0xe0>)
  400dfa:	f002 fb23 	bl	403444 <iprintf>
        break;
  400dfe:	e002      	b.n	400e06 <mpu_log_settings+0x76>
        case MPU6050_GYRO_FS_2000:
        printf("2000 dps\r\n");
  400e00:	481c      	ldr	r0, [pc, #112]	; (400e74 <mpu_log_settings+0xe4>)
  400e02:	f002 fb1f 	bl	403444 <iprintf>
        break;
    }
    printf("use_calibrate: %d\r\n", use_calibrate);
  400e06:	4b1c      	ldr	r3, [pc, #112]	; (400e78 <mpu_log_settings+0xe8>)
  400e08:	7819      	ldrb	r1, [r3, #0]
  400e0a:	481c      	ldr	r0, [pc, #112]	; (400e7c <mpu_log_settings+0xec>)
  400e0c:	f002 fb1a 	bl	403444 <iprintf>
    printf("actual_threshold: %f\r\n", actual_threshold);
  400e10:	4b1b      	ldr	r3, [pc, #108]	; (400e80 <mpu_log_settings+0xf0>)
  400e12:	6818      	ldr	r0, [r3, #0]
  400e14:	f004 fd76 	bl	405904 <__aeabi_f2d>
  400e18:	4602      	mov	r2, r0
  400e1a:	460b      	mov	r3, r1
  400e1c:	4819      	ldr	r0, [pc, #100]	; (400e84 <mpu_log_settings+0xf4>)
  400e1e:	f002 fb11 	bl	403444 <iprintf>
    printf("dps_per_digit: %f\r\n", dps_per_digit);
  400e22:	4b19      	ldr	r3, [pc, #100]	; (400e88 <mpu_log_settings+0xf8>)
  400e24:	6818      	ldr	r0, [r3, #0]
  400e26:	f004 fd6d 	bl	405904 <__aeabi_f2d>
  400e2a:	4602      	mov	r2, r0
  400e2c:	460b      	mov	r3, r1
  400e2e:	4817      	ldr	r0, [pc, #92]	; (400e8c <mpu_log_settings+0xfc>)
  400e30:	f002 fb08 	bl	403444 <iprintf>
    printf("range_per_digit: %f\r\n", range_per_digit);
  400e34:	4b16      	ldr	r3, [pc, #88]	; (400e90 <mpu_log_settings+0x100>)
  400e36:	6818      	ldr	r0, [r3, #0]
  400e38:	f004 fd64 	bl	405904 <__aeabi_f2d>
  400e3c:	4602      	mov	r2, r0
  400e3e:	460b      	mov	r3, r1
  400e40:	4814      	ldr	r0, [pc, #80]	; (400e94 <mpu_log_settings+0x104>)
  400e42:	f002 faff 	bl	403444 <iprintf>
  400e46:	bd08      	pop	{r3, pc}
  400e48:	004067d4 	.word	0x004067d4
  400e4c:	004067c8 	.word	0x004067c8
  400e50:	004067c0 	.word	0x004067c0
  400e54:	004067e4 	.word	0x004067e4
  400e58:	004067f8 	.word	0x004067f8
  400e5c:	00406808 	.word	0x00406808
  400e60:	00406824 	.word	0x00406824
  400e64:	0040684c 	.word	0x0040684c
  400e68:	00406858 	.word	0x00406858
  400e6c:	00406864 	.word	0x00406864
  400e70:	00406870 	.word	0x00406870
  400e74:	0040687c 	.word	0x0040687c
  400e78:	20000440 	.word	0x20000440
  400e7c:	00406888 	.word	0x00406888
  400e80:	20000444 	.word	0x20000444
  400e84:	0040689c 	.word	0x0040689c
  400e88:	2000043c 	.word	0x2000043c
  400e8c:	004068b4 	.word	0x004068b4
  400e90:	20000428 	.word	0x20000428
  400e94:	004068c8 	.word	0x004068c8

00400e98 <mpu_set_threshold>:
{
	return actual_threshold;
}

void mpu_set_threshold(uint8_t multiple)
{
  400e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (multiple > 0) {
  400e9a:	4604      	mov	r4, r0
  400e9c:	b1d8      	cbz	r0, 400ed6 <mpu_set_threshold+0x3e>
		if (!use_calibrate) {
  400e9e:	4b13      	ldr	r3, [pc, #76]	; (400eec <mpu_set_threshold+0x54>)
  400ea0:	781b      	ldrb	r3, [r3, #0]
  400ea2:	b913      	cbnz	r3, 400eaa <mpu_set_threshold+0x12>
			mpu_calibrate_gyro(GYRO_SAMPLES);
  400ea4:	2032      	movs	r0, #50	; 0x32
  400ea6:	f000 f829 	bl	400efc <mpu_calibrate_gyro>
		}

		threshold_gyro.x_axis = threshold.x_axis * multiple;
  400eaa:	4620      	mov	r0, r4
  400eac:	f005 f960 	bl	406170 <__aeabi_i2f>
  400eb0:	4607      	mov	r7, r0
  400eb2:	4d0f      	ldr	r5, [pc, #60]	; (400ef0 <mpu_set_threshold+0x58>)
  400eb4:	4e0f      	ldr	r6, [pc, #60]	; (400ef4 <mpu_set_threshold+0x5c>)
  400eb6:	4601      	mov	r1, r0
  400eb8:	6830      	ldr	r0, [r6, #0]
  400eba:	f005 f9ad 	bl	406218 <__aeabi_fmul>
  400ebe:	6028      	str	r0, [r5, #0]
		threshold_gyro.y_axis = threshold.y_axis * multiple;
  400ec0:	4639      	mov	r1, r7
  400ec2:	6870      	ldr	r0, [r6, #4]
  400ec4:	f005 f9a8 	bl	406218 <__aeabi_fmul>
  400ec8:	6068      	str	r0, [r5, #4]
		threshold_gyro.z_axis = threshold.z_axis * multiple;
  400eca:	4639      	mov	r1, r7
  400ecc:	68b0      	ldr	r0, [r6, #8]
  400ece:	f005 f9a3 	bl	406218 <__aeabi_fmul>
  400ed2:	60a8      	str	r0, [r5, #8]
  400ed4:	e004      	b.n	400ee0 <mpu_set_threshold+0x48>
	} else {
		threshold_gyro.x_axis = 0;
  400ed6:	4b06      	ldr	r3, [pc, #24]	; (400ef0 <mpu_set_threshold+0x58>)
  400ed8:	2200      	movs	r2, #0
  400eda:	601a      	str	r2, [r3, #0]
		threshold_gyro.y_axis = 0;
  400edc:	605a      	str	r2, [r3, #4]
		threshold_gyro.z_axis = 0;
  400ede:	609a      	str	r2, [r3, #8]
	}

	actual_threshold = multiple;
  400ee0:	4620      	mov	r0, r4
  400ee2:	f005 f941 	bl	406168 <__aeabi_ui2f>
  400ee6:	4b04      	ldr	r3, [pc, #16]	; (400ef8 <mpu_set_threshold+0x60>)
  400ee8:	6018      	str	r0, [r3, #0]
  400eea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400eec:	20000440 	.word	0x20000440
  400ef0:	20000684 	.word	0x20000684
  400ef4:	20000508 	.word	0x20000508
  400ef8:	20000444 	.word	0x20000444

00400efc <mpu_calibrate_gyro>:

}


void mpu_calibrate_gyro(uint8_t samples)
{
  400efc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400f00:	b085      	sub	sp, #20
	use_calibrate = true;
  400f02:	2201      	movs	r2, #1
  400f04:	4b5e      	ldr	r3, [pc, #376]	; (401080 <mpu_calibrate_gyro+0x184>)
  400f06:	701a      	strb	r2, [r3, #0]
	float sum_z = 0;
	float sigma_x = 0;
	float sigma_y = 0;
	float sigma_z = 0;

	for (uint8_t i=0; i<samples; i++) {
  400f08:	4681      	mov	r9, r0
  400f0a:	2800      	cmp	r0, #0
  400f0c:	d048      	beq.n	400fa0 <mpu_calibrate_gyro+0xa4>
  400f0e:	2400      	movs	r4, #0
  400f10:	f04f 0a00 	mov.w	sl, #0
  400f14:	46d3      	mov	fp, sl
  400f16:	f8cd a00c 	str.w	sl, [sp, #12]
  400f1a:	f8cd a008 	str.w	sl, [sp, #8]
  400f1e:	f8cd a004 	str.w	sl, [sp, #4]
  400f22:	f8cd a000 	str.w	sl, [sp]

        mpu_read_raw_gyro();

		sum_x += raw_gyro.x_axis;
  400f26:	f8df 816c 	ldr.w	r8, [pc, #364]	; 401094 <mpu_calibrate_gyro+0x198>
	float sigma_y = 0;
	float sigma_z = 0;

	for (uint8_t i=0; i<samples; i++) {

        mpu_read_raw_gyro();
  400f2a:	f7ff fe11 	bl	400b50 <mpu_read_raw_gyro>

		sum_x += raw_gyro.x_axis;
  400f2e:	f8d8 7000 	ldr.w	r7, [r8]
  400f32:	4639      	mov	r1, r7
  400f34:	9800      	ldr	r0, [sp, #0]
  400f36:	f005 f867 	bl	406008 <__addsf3>
  400f3a:	9000      	str	r0, [sp, #0]
		sum_y += raw_gyro.y_axis;
  400f3c:	f8d8 6004 	ldr.w	r6, [r8, #4]
  400f40:	4631      	mov	r1, r6
  400f42:	9801      	ldr	r0, [sp, #4]
  400f44:	f005 f860 	bl	406008 <__addsf3>
  400f48:	9001      	str	r0, [sp, #4]
		sum_z += raw_gyro.z_axis;
  400f4a:	f8d8 5008 	ldr.w	r5, [r8, #8]
  400f4e:	4629      	mov	r1, r5
  400f50:	9802      	ldr	r0, [sp, #8]
  400f52:	f005 f859 	bl	406008 <__addsf3>
  400f56:	9002      	str	r0, [sp, #8]

        // Sum
		sigma_x += raw_gyro.x_axis * raw_gyro.x_axis;
  400f58:	4639      	mov	r1, r7
  400f5a:	4638      	mov	r0, r7
  400f5c:	f005 f95c 	bl	406218 <__aeabi_fmul>
  400f60:	4601      	mov	r1, r0
  400f62:	9803      	ldr	r0, [sp, #12]
  400f64:	f005 f850 	bl	406008 <__addsf3>
  400f68:	9003      	str	r0, [sp, #12]
		sigma_y += raw_gyro.y_axis * raw_gyro.y_axis;
  400f6a:	4631      	mov	r1, r6
  400f6c:	4630      	mov	r0, r6
  400f6e:	f005 f953 	bl	406218 <__aeabi_fmul>
  400f72:	4601      	mov	r1, r0
  400f74:	4658      	mov	r0, fp
  400f76:	f005 f847 	bl	406008 <__addsf3>
  400f7a:	4683      	mov	fp, r0
		sigma_z += raw_gyro.z_axis * raw_gyro.z_axis;
  400f7c:	4629      	mov	r1, r5
  400f7e:	4628      	mov	r0, r5
  400f80:	f005 f94a 	bl	406218 <__aeabi_fmul>
  400f84:	4601      	mov	r1, r0
  400f86:	4650      	mov	r0, sl
  400f88:	f005 f83e 	bl	406008 <__addsf3>
  400f8c:	4682      	mov	sl, r0

		delay_ms(5);
  400f8e:	f24a 706a 	movw	r0, #42858	; 0xa76a
  400f92:	f005 fe65 	bl	406c60 <__portable_delay_cycles_veneer>
	float sum_z = 0;
	float sigma_x = 0;
	float sigma_y = 0;
	float sigma_z = 0;

	for (uint8_t i=0; i<samples; i++) {
  400f96:	3401      	adds	r4, #1
  400f98:	b2e4      	uxtb	r4, r4
  400f9a:	45a1      	cmp	r9, r4
  400f9c:	d1c5      	bne.n	400f2a <mpu_calibrate_gyro+0x2e>
  400f9e:	e00a      	b.n	400fb6 <mpu_calibrate_gyro+0xba>
	float sum_x = 0;
	float sum_y = 0;
	float sum_z = 0;
	float sigma_x = 0;
	float sigma_y = 0;
	float sigma_z = 0;
  400fa0:	f04f 0a00 	mov.w	sl, #0

	float sum_x = 0;
	float sum_y = 0;
	float sum_z = 0;
	float sigma_x = 0;
	float sigma_y = 0;
  400fa4:	46d3      	mov	fp, sl
	use_calibrate = true;

	float sum_x = 0;
	float sum_y = 0;
	float sum_z = 0;
	float sigma_x = 0;
  400fa6:	f8cd a00c 	str.w	sl, [sp, #12]
{
	use_calibrate = true;

	float sum_x = 0;
	float sum_y = 0;
	float sum_z = 0;
  400faa:	f8cd a008 	str.w	sl, [sp, #8]
void mpu_calibrate_gyro(uint8_t samples)
{
	use_calibrate = true;

	float sum_x = 0;
	float sum_y = 0;
  400fae:	f8cd a004 	str.w	sl, [sp, #4]

void mpu_calibrate_gyro(uint8_t samples)
{
	use_calibrate = true;

	float sum_x = 0;
  400fb2:	f8cd a000 	str.w	sl, [sp]

		delay_ms(5);
	}

	// Calculate delta vectors
	delta_gyro.x_axis = sum_x/samples;
  400fb6:	4648      	mov	r0, r9
  400fb8:	f005 f8da 	bl	406170 <__aeabi_i2f>
  400fbc:	4605      	mov	r5, r0
  400fbe:	4601      	mov	r1, r0
  400fc0:	9800      	ldr	r0, [sp, #0]
  400fc2:	f005 f9dd 	bl	406380 <__aeabi_fdiv>
  400fc6:	4606      	mov	r6, r0
  400fc8:	4c2e      	ldr	r4, [pc, #184]	; (401084 <mpu_calibrate_gyro+0x188>)
  400fca:	6020      	str	r0, [r4, #0]
	delta_gyro.y_axis = sum_y/samples;
  400fcc:	4629      	mov	r1, r5
  400fce:	9801      	ldr	r0, [sp, #4]
  400fd0:	f005 f9d6 	bl	406380 <__aeabi_fdiv>
  400fd4:	6060      	str	r0, [r4, #4]
	delta_gyro.z_axis = sum_z/samples;
  400fd6:	4629      	mov	r1, r5
  400fd8:	9802      	ldr	r0, [sp, #8]
  400fda:	f005 f9d1 	bl	406380 <__aeabi_fdiv>
  400fde:	60a0      	str	r0, [r4, #8]

	// Calculate threshold vectors
	threshold.x_axis = sqrt((sigma_x/50) - (delta_gyro.x_axis * delta_gyro.x_axis));
  400fe0:	9f03      	ldr	r7, [sp, #12]
  400fe2:	4929      	ldr	r1, [pc, #164]	; (401088 <mpu_calibrate_gyro+0x18c>)
  400fe4:	4638      	mov	r0, r7
  400fe6:	f005 f9cb 	bl	406380 <__aeabi_fdiv>
  400fea:	4605      	mov	r5, r0
  400fec:	4631      	mov	r1, r6
  400fee:	4630      	mov	r0, r6
  400ff0:	f005 f912 	bl	406218 <__aeabi_fmul>
  400ff4:	4601      	mov	r1, r0
  400ff6:	4628      	mov	r0, r5
  400ff8:	f005 f804 	bl	406004 <__aeabi_fsub>
  400ffc:	f004 fc82 	bl	405904 <__aeabi_f2d>
  401000:	f001 f9e2 	bl	4023c8 <sqrt>
  401004:	4e21      	ldr	r6, [pc, #132]	; (40108c <mpu_calibrate_gyro+0x190>)
  401006:	f004 ffa9 	bl	405f5c <__aeabi_d2f>
  40100a:	6030      	str	r0, [r6, #0]
	threshold.y_axis = sqrt((sigma_y/50) - (delta_gyro.y_axis * delta_gyro.y_axis));
  40100c:	6865      	ldr	r5, [r4, #4]
  40100e:	491e      	ldr	r1, [pc, #120]	; (401088 <mpu_calibrate_gyro+0x18c>)
  401010:	4658      	mov	r0, fp
  401012:	f005 f9b5 	bl	406380 <__aeabi_fdiv>
  401016:	4607      	mov	r7, r0
  401018:	4629      	mov	r1, r5
  40101a:	4628      	mov	r0, r5
  40101c:	f005 f8fc 	bl	406218 <__aeabi_fmul>
  401020:	4601      	mov	r1, r0
  401022:	4638      	mov	r0, r7
  401024:	f004 ffee 	bl	406004 <__aeabi_fsub>
  401028:	f004 fc6c 	bl	405904 <__aeabi_f2d>
  40102c:	f001 f9cc 	bl	4023c8 <sqrt>
  401030:	f004 ff94 	bl	405f5c <__aeabi_d2f>
  401034:	6070      	str	r0, [r6, #4]
	threshold.z_axis = sqrt((sigma_z/50) - (delta_gyro.z_axis * delta_gyro.z_axis));
  401036:	68a4      	ldr	r4, [r4, #8]
  401038:	4913      	ldr	r1, [pc, #76]	; (401088 <mpu_calibrate_gyro+0x18c>)
  40103a:	4650      	mov	r0, sl
  40103c:	f005 f9a0 	bl	406380 <__aeabi_fdiv>
  401040:	4605      	mov	r5, r0
  401042:	4621      	mov	r1, r4
  401044:	4620      	mov	r0, r4
  401046:	f005 f8e7 	bl	406218 <__aeabi_fmul>
  40104a:	4601      	mov	r1, r0
  40104c:	4628      	mov	r0, r5
  40104e:	f004 ffd9 	bl	406004 <__aeabi_fsub>
  401052:	f004 fc57 	bl	405904 <__aeabi_f2d>
  401056:	f001 f9b7 	bl	4023c8 <sqrt>
  40105a:	f004 ff7f 	bl	405f5c <__aeabi_d2f>
  40105e:	60b0      	str	r0, [r6, #8]

	if (actual_threshold > 0) {
  401060:	4b0b      	ldr	r3, [pc, #44]	; (401090 <mpu_calibrate_gyro+0x194>)
  401062:	681c      	ldr	r4, [r3, #0]
  401064:	2100      	movs	r1, #0
  401066:	4620      	mov	r0, r4
  401068:	f005 fa92 	bl	406590 <__aeabi_fcmpgt>
  40106c:	b128      	cbz	r0, 40107a <mpu_calibrate_gyro+0x17e>
		mpu_set_threshold(actual_threshold);
  40106e:	4620      	mov	r0, r4
  401070:	f005 fabe 	bl	4065f0 <__aeabi_f2uiz>
  401074:	b2c0      	uxtb	r0, r0
  401076:	f7ff ff0f 	bl	400e98 <mpu_set_threshold>
	}

}
  40107a:	b005      	add	sp, #20
  40107c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401080:	20000440 	.word	0x20000440
  401084:	200006b8 	.word	0x200006b8
  401088:	42480000 	.word	0x42480000
  40108c:	20000508 	.word	0x20000508
  401090:	20000444 	.word	0x20000444
  401094:	20000514 	.word	0x20000514

00401098 <imu_init>:
float last_gyro_angle_x = 0.0f;
float last_gyro_angle_y = 0.0f;
float last_gyro_angle_z = 0.0f;

bool imu_init(void)
{
  401098:	b510      	push	{r4, lr}
    ap.imu.x_axis = 0.0f;
  40109a:	4b0c      	ldr	r3, [pc, #48]	; (4010cc <imu_init+0x34>)
  40109c:	2200      	movs	r2, #0
  40109e:	601a      	str	r2, [r3, #0]
    ap.imu.y_axis = 0.0f;
  4010a0:	605a      	str	r2, [r3, #4]
    ap.imu.z_axis = 0.0f;
  4010a2:	609a      	str	r2, [r3, #8]

    ap.setpoint.x_axis = 0.0f;
  4010a4:	60da      	str	r2, [r3, #12]
    ap.setpoint.y_axis = 0.0f;
  4010a6:	611a      	str	r2, [r3, #16]
    ap.setpoint.z_axis = 0.0f;
  4010a8:	615a      	str	r2, [r3, #20]

    ap.command.x_axis = 0.0f;
  4010aa:	619a      	str	r2, [r3, #24]
    ap.command.y_axis = 0.0f;
  4010ac:	61da      	str	r2, [r3, #28]
    ap.command.z_axis = 0.0f;
  4010ae:	621a      	str	r2, [r3, #32]

    return (mpu_init() & mpu_probe() & mpu_begin(MPU6050_GYRO_FS_250, MPU6050_ACCEL_FS_2));
  4010b0:	f7ff fc26 	bl	400900 <mpu_init>
  4010b4:	4604      	mov	r4, r0
  4010b6:	f7ff fc4d 	bl	400954 <mpu_probe>
  4010ba:	4020      	ands	r0, r4
  4010bc:	b2c4      	uxtb	r4, r0
  4010be:	2100      	movs	r1, #0
  4010c0:	4608      	mov	r0, r1
  4010c2:	f7ff fceb 	bl	400a9c <mpu_begin>
}
  4010c6:	4020      	ands	r0, r4
  4010c8:	bd10      	pop	{r4, pc}
  4010ca:	bf00      	nop
  4010cc:	200007ec 	.word	0x200007ec

004010d0 <imu_calibrate>:

void imu_calibrate(void)
{
  4010d0:	b508      	push	{r3, lr}
    mpu_calibrate_gyro(GYRO_SAMPLES);
  4010d2:	2032      	movs	r0, #50	; 0x32
  4010d4:	f7ff ff12 	bl	400efc <mpu_calibrate_gyro>
    mpu_set_threshold(0);
  4010d8:	2000      	movs	r0, #0
  4010da:	f7ff fedd 	bl	400e98 <mpu_set_threshold>
    mpu_log_settings();
  4010de:	f7ff fe57 	bl	400d90 <mpu_log_settings>
  4010e2:	bd08      	pop	{r3, pc}
  4010e4:	0000      	movs	r0, r0
	...

004010e8 <imu_tick>:
}

void imu_tick(void)
{
  4010e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4010ec:	b08d      	sub	sp, #52	; 0x34
    clock_time_t t_now = cph_get_millis();
  4010ee:	4b82      	ldr	r3, [pc, #520]	; (4012f8 <imu_tick+0x210>)
  4010f0:	681d      	ldr	r5, [r3, #0]

    mpu_read_normalized_gyro();
  4010f2:	a808      	add	r0, sp, #32
  4010f4:	f7ff fd4e 	bl	400b94 <mpu_read_normalized_gyro>
    mpu_read_normalized_acceleration();
  4010f8:	f7ff fe22 	bl	400d40 <mpu_read_normalized_acceleration>

    float gyro_x = (norm_gyro.x_axis*M_PI)/180.0f;
  4010fc:	4c7f      	ldr	r4, [pc, #508]	; (4012fc <imu_tick+0x214>)
  4010fe:	6820      	ldr	r0, [r4, #0]
  401100:	f004 fc00 	bl	405904 <__aeabi_f2d>
  401104:	a37a      	add	r3, pc, #488	; (adr r3, 4012f0 <imu_tick+0x208>)
  401106:	e9d3 2300 	ldrd	r2, r3, [r3]
  40110a:	f004 fc4f 	bl	4059ac <__aeabi_dmul>
  40110e:	2200      	movs	r2, #0
  401110:	4b7b      	ldr	r3, [pc, #492]	; (401300 <imu_tick+0x218>)
  401112:	f004 fd75 	bl	405c00 <__aeabi_ddiv>
  401116:	f004 ff21 	bl	405f5c <__aeabi_d2f>
  40111a:	9005      	str	r0, [sp, #20]
    float gyro_y = (norm_gyro.y_axis*M_PI)/180.0f;
  40111c:	6860      	ldr	r0, [r4, #4]
  40111e:	f004 fbf1 	bl	405904 <__aeabi_f2d>
  401122:	a373      	add	r3, pc, #460	; (adr r3, 4012f0 <imu_tick+0x208>)
  401124:	e9d3 2300 	ldrd	r2, r3, [r3]
  401128:	f004 fc40 	bl	4059ac <__aeabi_dmul>
  40112c:	2200      	movs	r2, #0
  40112e:	4b74      	ldr	r3, [pc, #464]	; (401300 <imu_tick+0x218>)
  401130:	f004 fd66 	bl	405c00 <__aeabi_ddiv>
  401134:	f004 ff12 	bl	405f5c <__aeabi_d2f>
  401138:	9006      	str	r0, [sp, #24]
    float gyro_z = (norm_gyro.z_axis*M_PI)/180.0f;
  40113a:	68a0      	ldr	r0, [r4, #8]
  40113c:	f004 fbe2 	bl	405904 <__aeabi_f2d>
  401140:	a36b      	add	r3, pc, #428	; (adr r3, 4012f0 <imu_tick+0x208>)
  401142:	e9d3 2300 	ldrd	r2, r3, [r3]
  401146:	f004 fc31 	bl	4059ac <__aeabi_dmul>
  40114a:	2200      	movs	r2, #0
  40114c:	4b6c      	ldr	r3, [pc, #432]	; (401300 <imu_tick+0x218>)
  40114e:	f004 fd57 	bl	405c00 <__aeabi_ddiv>
  401152:	f004 ff03 	bl	405f5c <__aeabi_d2f>
  401156:	9007      	str	r0, [sp, #28]



    float accel_angle_y = atan2(norm_accel.x_axis, sqrt( pow(norm_accel.y_axis, 2) + pow(norm_accel.z_axis, 2))) * 180.0f / M_PI;
  401158:	4c6a      	ldr	r4, [pc, #424]	; (401304 <imu_tick+0x21c>)
  40115a:	6820      	ldr	r0, [r4, #0]
  40115c:	f004 fbd2 	bl	405904 <__aeabi_f2d>
  401160:	e9cd 0100 	strd	r0, r1, [sp]
  401164:	6860      	ldr	r0, [r4, #4]
  401166:	f004 fbcd 	bl	405904 <__aeabi_f2d>
  40116a:	4682      	mov	sl, r0
  40116c:	468b      	mov	fp, r1
  40116e:	68a0      	ldr	r0, [r4, #8]
  401170:	f004 fbc8 	bl	405904 <__aeabi_f2d>
  401174:	4606      	mov	r6, r0
  401176:	460f      	mov	r7, r1
  401178:	4632      	mov	r2, r6
  40117a:	463b      	mov	r3, r7
  40117c:	4630      	mov	r0, r6
  40117e:	4639      	mov	r1, r7
  401180:	f004 fc14 	bl	4059ac <__aeabi_dmul>
  401184:	4680      	mov	r8, r0
  401186:	4689      	mov	r9, r1
  401188:	4652      	mov	r2, sl
  40118a:	465b      	mov	r3, fp
  40118c:	4650      	mov	r0, sl
  40118e:	4659      	mov	r1, fp
  401190:	f004 fc0c 	bl	4059ac <__aeabi_dmul>
  401194:	4602      	mov	r2, r0
  401196:	460b      	mov	r3, r1
  401198:	4640      	mov	r0, r8
  40119a:	4649      	mov	r1, r9
  40119c:	f004 fa54 	bl	405648 <__adddf3>
  4011a0:	f001 f912 	bl	4023c8 <sqrt>
  4011a4:	4602      	mov	r2, r0
  4011a6:	460b      	mov	r3, r1
  4011a8:	e9dd 0100 	ldrd	r0, r1, [sp]
  4011ac:	f001 f90a 	bl	4023c4 <atan2>
  4011b0:	e9cd 0100 	strd	r0, r1, [sp]
    float accel_angle_x = atan2(norm_accel.y_axis, sqrt( pow(norm_accel.x_axis, 2) + pow(norm_accel.z_axis, 2))) * 180.0f / M_PI;
  4011b4:	6860      	ldr	r0, [r4, #4]
  4011b6:	f004 fba5 	bl	405904 <__aeabi_f2d>
  4011ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4011be:	6820      	ldr	r0, [r4, #0]
  4011c0:	f004 fba0 	bl	405904 <__aeabi_f2d>
  4011c4:	4682      	mov	sl, r0
  4011c6:	468b      	mov	fp, r1
  4011c8:	68a0      	ldr	r0, [r4, #8]
  4011ca:	f004 fb9b 	bl	405904 <__aeabi_f2d>
  4011ce:	4606      	mov	r6, r0
  4011d0:	460f      	mov	r7, r1
  4011d2:	4652      	mov	r2, sl
  4011d4:	465b      	mov	r3, fp
  4011d6:	4650      	mov	r0, sl
  4011d8:	4659      	mov	r1, fp
  4011da:	f004 fbe7 	bl	4059ac <__aeabi_dmul>
  4011de:	4680      	mov	r8, r0
  4011e0:	4689      	mov	r9, r1
  4011e2:	4632      	mov	r2, r6
  4011e4:	463b      	mov	r3, r7
  4011e6:	4630      	mov	r0, r6
  4011e8:	4639      	mov	r1, r7
  4011ea:	f004 fbdf 	bl	4059ac <__aeabi_dmul>
  4011ee:	4602      	mov	r2, r0
  4011f0:	460b      	mov	r3, r1
  4011f2:	4640      	mov	r0, r8
  4011f4:	4649      	mov	r1, r9
  4011f6:	f004 fa27 	bl	405648 <__adddf3>
  4011fa:	f001 f8e5 	bl	4023c8 <sqrt>
  4011fe:	4602      	mov	r2, r0
  401200:	460b      	mov	r3, r1
  401202:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  401206:	f001 f8dd 	bl	4023c4 <atan2>
  40120a:	4680      	mov	r8, r0
  40120c:	4689      	mov	r9, r1
    float accel_angle_z = 0;

    // Compute filtered angles
    clock_time_t delta_t = (t_now-last_time_read);
  40120e:	f8df a118 	ldr.w	sl, [pc, #280]	; 401328 <imu_tick+0x240>
    float dt = ((float)delta_t/1000.0f);
  401212:	f8da 0000 	ldr.w	r0, [sl]
  401216:	1a28      	subs	r0, r5, r0
  401218:	f004 ffa6 	bl	406168 <__aeabi_ui2f>
  40121c:	493a      	ldr	r1, [pc, #232]	; (401308 <imu_tick+0x220>)
  40121e:	f005 f8af 	bl	406380 <__aeabi_fdiv>
  401222:	4604      	mov	r4, r0
    // Compute drifting gyro angles
    float unfiltered_gyro_angle_x = gyro_x * dt + last_gyro_angle_x;
    float unfiltered_gyro_angle_y = gyro_y * dt + last_gyro_angle_y;
    float unfiltered_gyro_angle_z = gyro_z * dt + last_gyro_angle_z;

    float angle_x = alpha * gyro_angle_x + (1.0f - alpha) * accel_angle_x;
  401224:	4601      	mov	r1, r0
  401226:	9805      	ldr	r0, [sp, #20]
  401228:	f004 fff6 	bl	406218 <__aeabi_fmul>

    // Compute filtered angles
    clock_time_t delta_t = (t_now-last_time_read);
    float dt = ((float)delta_t/1000.0f);

    float gyro_angle_x = gyro_x * dt + last_angle_x;
  40122c:	4f37      	ldr	r7, [pc, #220]	; (40130c <imu_tick+0x224>)
    // Compute drifting gyro angles
    float unfiltered_gyro_angle_x = gyro_x * dt + last_gyro_angle_x;
    float unfiltered_gyro_angle_y = gyro_y * dt + last_gyro_angle_y;
    float unfiltered_gyro_angle_z = gyro_z * dt + last_gyro_angle_z;

    float angle_x = alpha * gyro_angle_x + (1.0f - alpha) * accel_angle_x;
  40122e:	6839      	ldr	r1, [r7, #0]
  401230:	f004 feea 	bl	406008 <__addsf3>
  401234:	4936      	ldr	r1, [pc, #216]	; (401310 <imu_tick+0x228>)
  401236:	f004 ffef 	bl	406218 <__aeabi_fmul>
  40123a:	4683      	mov	fp, r0
  40123c:	2200      	movs	r2, #0
  40123e:	4b30      	ldr	r3, [pc, #192]	; (401300 <imu_tick+0x218>)
  401240:	4640      	mov	r0, r8
  401242:	4649      	mov	r1, r9
  401244:	f004 fbb2 	bl	4059ac <__aeabi_dmul>
  401248:	a329      	add	r3, pc, #164	; (adr r3, 4012f0 <imu_tick+0x208>)
  40124a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40124e:	f004 fcd7 	bl	405c00 <__aeabi_ddiv>
  401252:	f004 fe83 	bl	405f5c <__aeabi_d2f>
  401256:	492f      	ldr	r1, [pc, #188]	; (401314 <imu_tick+0x22c>)
  401258:	f004 ffde 	bl	406218 <__aeabi_fmul>
  40125c:	4601      	mov	r1, r0
  40125e:	4658      	mov	r0, fp
  401260:	f004 fed2 	bl	406008 <__addsf3>
  401264:	4680      	mov	r8, r0
    float angle_y = alpha * gyro_angle_y + (1.0f - alpha) * accel_angle_y;
  401266:	4621      	mov	r1, r4
  401268:	9806      	ldr	r0, [sp, #24]
  40126a:	f004 ffd5 	bl	406218 <__aeabi_fmul>
    // Compute filtered angles
    clock_time_t delta_t = (t_now-last_time_read);
    float dt = ((float)delta_t/1000.0f);

    float gyro_angle_x = gyro_x * dt + last_angle_x;
    float gyro_angle_y = gyro_y * dt + last_angle_y;
  40126e:	4e2a      	ldr	r6, [pc, #168]	; (401318 <imu_tick+0x230>)
    float unfiltered_gyro_angle_x = gyro_x * dt + last_gyro_angle_x;
    float unfiltered_gyro_angle_y = gyro_y * dt + last_gyro_angle_y;
    float unfiltered_gyro_angle_z = gyro_z * dt + last_gyro_angle_z;

    float angle_x = alpha * gyro_angle_x + (1.0f - alpha) * accel_angle_x;
    float angle_y = alpha * gyro_angle_y + (1.0f - alpha) * accel_angle_y;
  401270:	6831      	ldr	r1, [r6, #0]
  401272:	f004 fec9 	bl	406008 <__addsf3>
  401276:	4926      	ldr	r1, [pc, #152]	; (401310 <imu_tick+0x228>)
  401278:	f004 ffce 	bl	406218 <__aeabi_fmul>
  40127c:	4681      	mov	r9, r0
  40127e:	2200      	movs	r2, #0
  401280:	4b1f      	ldr	r3, [pc, #124]	; (401300 <imu_tick+0x218>)
  401282:	e9dd 0100 	ldrd	r0, r1, [sp]
  401286:	f004 fb91 	bl	4059ac <__aeabi_dmul>
  40128a:	a319      	add	r3, pc, #100	; (adr r3, 4012f0 <imu_tick+0x208>)
  40128c:	e9d3 2300 	ldrd	r2, r3, [r3]
  401290:	f004 fcb6 	bl	405c00 <__aeabi_ddiv>
  401294:	f004 fe62 	bl	405f5c <__aeabi_d2f>
  401298:	491e      	ldr	r1, [pc, #120]	; (401314 <imu_tick+0x22c>)
  40129a:	f004 ffbd 	bl	406218 <__aeabi_fmul>
  40129e:	4601      	mov	r1, r0
  4012a0:	4648      	mov	r0, r9
  4012a2:	f004 feb1 	bl	406008 <__addsf3>
  4012a6:	4681      	mov	r9, r0
    float angle_z = alpha * gyro_angle_z + (1.0f - alpha) * accel_angle_z;
  4012a8:	4621      	mov	r1, r4
  4012aa:	9807      	ldr	r0, [sp, #28]
  4012ac:	f004 ffb4 	bl	406218 <__aeabi_fmul>
    clock_time_t delta_t = (t_now-last_time_read);
    float dt = ((float)delta_t/1000.0f);

    float gyro_angle_x = gyro_x * dt + last_angle_x;
    float gyro_angle_y = gyro_y * dt + last_angle_y;
    float gyro_angle_z = gyro_z * dt + last_angle_z;
  4012b0:	4c1a      	ldr	r4, [pc, #104]	; (40131c <imu_tick+0x234>)
    float unfiltered_gyro_angle_y = gyro_y * dt + last_gyro_angle_y;
    float unfiltered_gyro_angle_z = gyro_z * dt + last_gyro_angle_z;

    float angle_x = alpha * gyro_angle_x + (1.0f - alpha) * accel_angle_x;
    float angle_y = alpha * gyro_angle_y + (1.0f - alpha) * accel_angle_y;
    float angle_z = alpha * gyro_angle_z + (1.0f - alpha) * accel_angle_z;
  4012b2:	6821      	ldr	r1, [r4, #0]
  4012b4:	f004 fea8 	bl	406008 <__addsf3>
  4012b8:	4915      	ldr	r1, [pc, #84]	; (401310 <imu_tick+0x228>)
  4012ba:	f004 ffad 	bl	406218 <__aeabi_fmul>
  4012be:	2100      	movs	r1, #0
  4012c0:	f004 fea2 	bl	406008 <__addsf3>


    last_time_read = t_now;
  4012c4:	f8ca 5000 	str.w	r5, [sl]
    last_angle_x = angle_x;
  4012c8:	f8c7 8000 	str.w	r8, [r7]
    last_angle_y = angle_y;
  4012cc:	f8c6 9000 	str.w	r9, [r6]
    last_angle_z = angle_z;
  4012d0:	6020      	str	r0, [r4, #0]

    imu_complementary.x_axis = angle_x;
  4012d2:	4b13      	ldr	r3, [pc, #76]	; (401320 <imu_tick+0x238>)
  4012d4:	f8c3 8000 	str.w	r8, [r3]
    imu_complementary.y_axis = angle_y;
  4012d8:	f8c3 9004 	str.w	r9, [r3, #4]
    imu_complementary.z_axis = angle_z;
  4012dc:	6098      	str	r0, [r3, #8]

    ap.imu.x_axis = angle_x;
  4012de:	4b11      	ldr	r3, [pc, #68]	; (401324 <imu_tick+0x23c>)
  4012e0:	f8c3 8000 	str.w	r8, [r3]
    ap.imu.y_axis = angle_y;
  4012e4:	f8c3 9004 	str.w	r9, [r3, #4]
    ap.imu.z_axis = angle_z;
  4012e8:	6098      	str	r0, [r3, #8]


  4012ea:	b00d      	add	sp, #52	; 0x34
  4012ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4012f0:	54442d18 	.word	0x54442d18
  4012f4:	400921fb 	.word	0x400921fb
  4012f8:	20000208 	.word	0x20000208
  4012fc:	200006c8 	.word	0x200006c8
  401300:	40668000 	.word	0x40668000
  401304:	2000069c 	.word	0x2000069c
  401308:	447a0000 	.word	0x447a0000
  40130c:	20000430 	.word	0x20000430
  401310:	3f75c28f 	.word	0x3f75c28f
  401314:	3d23d710 	.word	0x3d23d710
  401318:	20000434 	.word	0x20000434
  40131c:	20000438 	.word	0x20000438
  401320:	20000810 	.word	0x20000810
  401324:	200007ec 	.word	0x200007ec
  401328:	2000042c 	.word	0x2000042c

0040132c <motor_config_pins>:
	motors[1].angle_max = AP_ANGLE_MAX;
	motors[1].timeout = 1000;
}

void motor_config_pins(motor_config_t motor_cfg)
{
  40132c:	b084      	sub	sp, #16
  40132e:	b538      	push	{r3, r4, r5, lr}
  401330:	ac04      	add	r4, sp, #16
  401332:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	pio_configure_pin(motor_cfg.ul_pin, motor_cfg.ul_flag);
  401336:	9906      	ldr	r1, [sp, #24]
  401338:	9805      	ldr	r0, [sp, #20]
  40133a:	f000 fbed 	bl	401b18 <pio_configure_pin>

	pmc_enable_periph_clk(motor_cfg.ul_periph_clkid);
  40133e:	9807      	ldr	r0, [sp, #28]
  401340:	f000 fd9c 	bl	401e7c <pmc_enable_periph_clk>

	pwm_channel_disable(motor_cfg.p_pwm, motor_cfg.ul_channel);
  401344:	ad04      	add	r5, sp, #16
  401346:	9908      	ldr	r1, [sp, #32]
  401348:	f855 0b14 	ldr.w	r0, [r5], #20
  40134c:	f000 fee2 	bl	402114 <pwm_channel_disable>
	pwm_init(motor_cfg.p_pwm, &motor_cfg.clock_setting);
  401350:	ac04      	add	r4, sp, #16
  401352:	4629      	mov	r1, r5
  401354:	f854 0b20 	ldr.w	r0, [r4], #32
  401358:	f000 fe30 	bl	401fbc <pwm_init>

	pwm_channel_init(motor_cfg.p_pwm, &motor_cfg.pwm_channel.channel);
  40135c:	4621      	mov	r1, r4
  40135e:	9804      	ldr	r0, [sp, #16]
  401360:	f000 fe50 	bl	402004 <pwm_channel_init>
	pwm_channel_enable(motor_cfg.p_pwm, motor_cfg.ul_channel);
  401364:	9908      	ldr	r1, [sp, #32]
  401366:	9804      	ldr	r0, [sp, #16]
  401368:	f000 fece 	bl	402108 <pwm_channel_enable>
}
  40136c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  401370:	b004      	add	sp, #16
  401372:	4770      	bx	lr

00401374 <motor_init>:
uint32_t motor_current_duty = 0;
void motor_config_pins(motor_config_t motor_cfg);


void motor_init(void)
{
  401374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401378:	b0b3      	sub	sp, #204	; 0xcc
	printf("motor_init\r\n");
  40137a:	485b      	ldr	r0, [pc, #364]	; (4014e8 <motor_init+0x174>)
  40137c:	f002 f862 	bl	403444 <iprintf>
        .ul_clka = MOTOR_PWM_CLOCKSOURCE_FREQ,
		.ul_clkb = MOTOR_PWM_CLOCKSOURCE_FREQ,
		.ul_mck = sysclk_get_cpu_hz()
	};

	motor_config_t motor_cfg0 = {
  401380:	f10d 0980 	add.w	r9, sp, #128	; 0x80
  401384:	2248      	movs	r2, #72	; 0x48
  401386:	2100      	movs	r1, #0
  401388:	4648      	mov	r0, r9
  40138a:	f001 fbe4 	bl	402b56 <memset>
		.pwm_channel.ul_period = MOTOR_PWM_PERIOD_TICKS,
		.pwm_channel.ul_duty = MOTOR_PWM_MIN,
		.pwm_channel.channel = EXT1_PWM_CHANNEL
	};

	motor_config_t motor_cfg1 = {
  40138e:	2248      	movs	r2, #72	; 0x48
  401390:	2100      	movs	r1, #0
  401392:	a80e      	add	r0, sp, #56	; 0x38
  401394:	f001 fbdf 	bl	402b56 <memset>
	};

	


	motor_config_pins(motor_cfg0);
  401398:	4b54      	ldr	r3, [pc, #336]	; (4014ec <motor_init+0x178>)
  40139a:	9320      	str	r3, [sp, #128]	; 0x80
  40139c:	2417      	movs	r4, #23
  40139e:	9421      	str	r4, [sp, #132]	; 0x84
  4013a0:	f04f 5780 	mov.w	r7, #268435456	; 0x10000000
  4013a4:	9722      	str	r7, [sp, #136]	; 0x88
  4013a6:	231f      	movs	r3, #31
  4013a8:	9323      	str	r3, [sp, #140]	; 0x8c
  4013aa:	4e51      	ldr	r6, [pc, #324]	; (4014f0 <motor_init+0x17c>)
  4013ac:	9625      	str	r6, [sp, #148]	; 0x94
  4013ae:	9626      	str	r6, [sp, #152]	; 0x98
  4013b0:	4b50      	ldr	r3, [pc, #320]	; (4014f4 <motor_init+0x180>)
  4013b2:	9327      	str	r3, [sp, #156]	; 0x9c
  4013b4:	f04f 080b 	mov.w	r8, #11
  4013b8:	f8cd 80a4 	str.w	r8, [sp, #164]	; 0xa4
  4013bc:	2501      	movs	r5, #1
  4013be:	f88d 50aa 	strb.w	r5, [sp, #170]	; 0xaa
  4013c2:	f240 4a7e 	movw	sl, #1150	; 0x47e
  4013c6:	f8cd a0ac 	str.w	sl, [sp, #172]	; 0xac
  4013ca:	f644 6b20 	movw	fp, #20000	; 0x4e20
  4013ce:	f8cd b0b0 	str.w	fp, [sp, #176]	; 0xb0
  4013d2:	46ee      	mov	lr, sp
  4013d4:	f10d 0c90 	add.w	ip, sp, #144	; 0x90
  4013d8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
  4013dc:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
  4013e0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
  4013e4:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
  4013e8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
  4013ec:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
  4013f0:	e89c 0003 	ldmia.w	ip, {r0, r1}
  4013f4:	e88e 0003 	stmia.w	lr, {r0, r1}
  4013f8:	e899 000f 	ldmia.w	r9, {r0, r1, r2, r3}
  4013fc:	f7ff ff96 	bl	40132c <motor_config_pins>
	motor_config_pins(motor_cfg1);
  401400:	4b3a      	ldr	r3, [pc, #232]	; (4014ec <motor_init+0x178>)
  401402:	930e      	str	r3, [sp, #56]	; 0x38
  401404:	2353      	movs	r3, #83	; 0x53
  401406:	930f      	str	r3, [sp, #60]	; 0x3c
  401408:	9710      	str	r7, [sp, #64]	; 0x40
  40140a:	231f      	movs	r3, #31
  40140c:	9311      	str	r3, [sp, #68]	; 0x44
  40140e:	9512      	str	r5, [sp, #72]	; 0x48
  401410:	9613      	str	r6, [sp, #76]	; 0x4c
  401412:	9614      	str	r6, [sp, #80]	; 0x50
  401414:	4b37      	ldr	r3, [pc, #220]	; (4014f4 <motor_init+0x180>)
  401416:	9315      	str	r3, [sp, #84]	; 0x54
  401418:	9516      	str	r5, [sp, #88]	; 0x58
  40141a:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
  40141e:	f88d 5062 	strb.w	r5, [sp, #98]	; 0x62
  401422:	f8cd a064 	str.w	sl, [sp, #100]	; 0x64
  401426:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
  40142a:	46ee      	mov	lr, sp
  40142c:	f10d 0c48 	add.w	ip, sp, #72	; 0x48
  401430:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
  401434:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
  401438:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
  40143c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
  401440:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
  401444:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
  401448:	e89c 0003 	ldmia.w	ip, {r0, r1}
  40144c:	e88e 0003 	stmia.w	lr, {r0, r1}
  401450:	ab0e      	add	r3, sp, #56	; 0x38
  401452:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  401454:	f7ff ff6a 	bl	40132c <motor_config_pins>

	motors[0].config = motor_cfg0;
  401458:	4b24      	ldr	r3, [pc, #144]	; (4014ec <motor_init+0x178>)
  40145a:	9320      	str	r3, [sp, #128]	; 0x80
  40145c:	9421      	str	r4, [sp, #132]	; 0x84
  40145e:	9722      	str	r7, [sp, #136]	; 0x88
  401460:	231f      	movs	r3, #31
  401462:	9323      	str	r3, [sp, #140]	; 0x8c
  401464:	9625      	str	r6, [sp, #148]	; 0x94
  401466:	9626      	str	r6, [sp, #152]	; 0x98
  401468:	4b22      	ldr	r3, [pc, #136]	; (4014f4 <motor_init+0x180>)
  40146a:	9327      	str	r3, [sp, #156]	; 0x9c
  40146c:	f8cd 80a4 	str.w	r8, [sp, #164]	; 0xa4
  401470:	f88d 50aa 	strb.w	r5, [sp, #170]	; 0xaa
  401474:	f8cd a0ac 	str.w	sl, [sp, #172]	; 0xac
  401478:	f8cd b0b0 	str.w	fp, [sp, #176]	; 0xb0
  40147c:	4c1e      	ldr	r4, [pc, #120]	; (4014f8 <motor_init+0x184>)
  40147e:	2248      	movs	r2, #72	; 0x48
  401480:	4649      	mov	r1, r9
  401482:	4620      	mov	r0, r4
  401484:	f001 fb5c 	bl	402b40 <memcpy>
	motors[0].angle_min = AP_ANGLE_MIN;
  401488:	f06f 0359 	mvn.w	r3, #89	; 0x59
  40148c:	64a3      	str	r3, [r4, #72]	; 0x48
	motors[0].angle_max = AP_ANGLE_MAX;
  40148e:	235a      	movs	r3, #90	; 0x5a
  401490:	64e3      	str	r3, [r4, #76]	; 0x4c
	motors[0].timeout = 1000;
  401492:	f44f 797a 	mov.w	r9, #1000	; 0x3e8
  401496:	f8c4 9050 	str.w	r9, [r4, #80]	; 0x50

	motors[1].config = motor_cfg1;
  40149a:	4b14      	ldr	r3, [pc, #80]	; (4014ec <motor_init+0x178>)
  40149c:	930e      	str	r3, [sp, #56]	; 0x38
  40149e:	2353      	movs	r3, #83	; 0x53
  4014a0:	930f      	str	r3, [sp, #60]	; 0x3c
  4014a2:	9710      	str	r7, [sp, #64]	; 0x40
  4014a4:	231f      	movs	r3, #31
  4014a6:	9311      	str	r3, [sp, #68]	; 0x44
  4014a8:	9512      	str	r5, [sp, #72]	; 0x48
  4014aa:	9613      	str	r6, [sp, #76]	; 0x4c
  4014ac:	9614      	str	r6, [sp, #80]	; 0x50
  4014ae:	4b11      	ldr	r3, [pc, #68]	; (4014f4 <motor_init+0x180>)
  4014b0:	9315      	str	r3, [sp, #84]	; 0x54
  4014b2:	9516      	str	r5, [sp, #88]	; 0x58
  4014b4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
  4014b8:	f88d 5062 	strb.w	r5, [sp, #98]	; 0x62
  4014bc:	f8cd a064 	str.w	sl, [sp, #100]	; 0x64
  4014c0:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
  4014c4:	2248      	movs	r2, #72	; 0x48
  4014c6:	a90e      	add	r1, sp, #56	; 0x38
  4014c8:	f104 0054 	add.w	r0, r4, #84	; 0x54
  4014cc:	f001 fb38 	bl	402b40 <memcpy>
	motors[1].angle_min = AP_ANGLE_MIN;
  4014d0:	f06f 0359 	mvn.w	r3, #89	; 0x59
  4014d4:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
	motors[1].angle_max = AP_ANGLE_MAX;
  4014d8:	235a      	movs	r3, #90	; 0x5a
  4014da:	f8c4 30a0 	str.w	r3, [r4, #160]	; 0xa0
	motors[1].timeout = 1000;
  4014de:	f8c4 90a4 	str.w	r9, [r4, #164]	; 0xa4
}
  4014e2:	b033      	add	sp, #204	; 0xcc
  4014e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4014e8:	004068e0 	.word	0x004068e0
  4014ec:	40020000 	.word	0x40020000
  4014f0:	000f4240 	.word	0x000f4240
  4014f4:	07270e00 	.word	0x07270e00
  4014f8:	20000534 	.word	0x20000534

004014fc <motor_tick>:
	pwm_channel_init(motor_cfg.p_pwm, &motor_cfg.pwm_channel.channel);
	pwm_channel_enable(motor_cfg.p_pwm, motor_cfg.ul_channel);
}

void motor_tick(void)
{
  4014fc:	4770      	bx	lr
  4014fe:	bf00      	nop

00401500 <motor_set_power>:

}

void motor_set_power(motor_t motor, uint32_t power)
{
  401500:	b084      	sub	sp, #16
  401502:	b508      	push	{r3, lr}
  401504:	f10d 0e08 	add.w	lr, sp, #8
  401508:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
  40150c:	9917      	ldr	r1, [sp, #92]	; 0x5c
	motor.config.pwm_channel.ul_duty = power;
  40150e:	910d      	str	r1, [sp, #52]	; 0x34
	// printf("motor_output: %d\r\n", motor.config.pwm_channel.ul_duty);
	if (config.log_motor) {
  401510:	4b07      	ldr	r3, [pc, #28]	; (401530 <motor_set_power+0x30>)
  401512:	7b9b      	ldrb	r3, [r3, #14]
  401514:	b113      	cbz	r3, 40151c <motor_set_power+0x1c>
		printf("motor_output: %d\r\n", motor.config.pwm_channel.ul_duty);
  401516:	4807      	ldr	r0, [pc, #28]	; (401534 <motor_set_power+0x34>)
  401518:	f001 ff94 	bl	403444 <iprintf>
	}
	pwm_channel_update_duty(motor.config.p_pwm, &motor.config.pwm_channel, motor.config.pwm_channel.ul_duty);
  40151c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40151e:	a90a      	add	r1, sp, #40	; 0x28
  401520:	9802      	ldr	r0, [sp, #8]
  401522:	f000 fde3 	bl	4020ec <pwm_channel_update_duty>
}
  401526:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  40152a:	b004      	add	sp, #16
  40152c:	4770      	bx	lr
  40152e:	bf00      	nop
  401530:	200006d4 	.word	0x200006d4
  401534:	004068f0 	.word	0x004068f0

00401538 <motor_min>:

void motor_min(motor_t motor)
{
  401538:	b084      	sub	sp, #16
  40153a:	b500      	push	{lr}
  40153c:	b093      	sub	sp, #76	; 0x4c
  40153e:	f10d 0e50 	add.w	lr, sp, #80	; 0x50
  401542:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
    motor_current_duty = MOTOR_PWM_MIN;
  401546:	f240 437e 	movw	r3, #1150	; 0x47e
  40154a:	4a08      	ldr	r2, [pc, #32]	; (40156c <motor_min+0x34>)
  40154c:	6013      	str	r3, [r2, #0]
    motor_set_power(motor, MOTOR_PWM_MIN);
  40154e:	9311      	str	r3, [sp, #68]	; 0x44
  401550:	2244      	movs	r2, #68	; 0x44
  401552:	a918      	add	r1, sp, #96	; 0x60
  401554:	4668      	mov	r0, sp
  401556:	f001 faf3 	bl	402b40 <memcpy>
  40155a:	ab14      	add	r3, sp, #80	; 0x50
  40155c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  40155e:	f7ff ffcf 	bl	401500 <motor_set_power>
}
  401562:	b013      	add	sp, #76	; 0x4c
  401564:	f85d eb04 	ldr.w	lr, [sp], #4
  401568:	b004      	add	sp, #16
  40156a:	4770      	bx	lr
  40156c:	20000448 	.word	0x20000448

00401570 <motor_mid>:

void motor_mid(motor_t motor)
{
  401570:	b084      	sub	sp, #16
  401572:	b500      	push	{lr}
  401574:	b093      	sub	sp, #76	; 0x4c
  401576:	f10d 0e50 	add.w	lr, sp, #80	; 0x50
  40157a:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
    motor_current_duty = MOTOR_PWM_MID;
  40157e:	f240 5346 	movw	r3, #1350	; 0x546
  401582:	4a08      	ldr	r2, [pc, #32]	; (4015a4 <motor_mid+0x34>)
  401584:	6013      	str	r3, [r2, #0]
	motor_set_power(motor, motor_current_duty);
  401586:	9311      	str	r3, [sp, #68]	; 0x44
  401588:	2244      	movs	r2, #68	; 0x44
  40158a:	a918      	add	r1, sp, #96	; 0x60
  40158c:	4668      	mov	r0, sp
  40158e:	f001 fad7 	bl	402b40 <memcpy>
  401592:	ab14      	add	r3, sp, #80	; 0x50
  401594:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  401596:	f7ff ffb3 	bl	401500 <motor_set_power>
}
  40159a:	b013      	add	sp, #76	; 0x4c
  40159c:	f85d eb04 	ldr.w	lr, [sp], #4
  4015a0:	b004      	add	sp, #16
  4015a2:	4770      	bx	lr
  4015a4:	20000448 	.word	0x20000448

004015a8 <motor_max>:

void motor_max(motor_t motor)
{
  4015a8:	b084      	sub	sp, #16
  4015aa:	b500      	push	{lr}
  4015ac:	b093      	sub	sp, #76	; 0x4c
  4015ae:	f10d 0e50 	add.w	lr, sp, #80	; 0x50
  4015b2:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
    motor_current_duty = MOTOR_PWM_MAX;
  4015b6:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
  4015ba:	4a08      	ldr	r2, [pc, #32]	; (4015dc <motor_max+0x34>)
  4015bc:	6013      	str	r3, [r2, #0]
    motor_set_power(motor, motor_current_duty);
  4015be:	9311      	str	r3, [sp, #68]	; 0x44
  4015c0:	2244      	movs	r2, #68	; 0x44
  4015c2:	a918      	add	r1, sp, #96	; 0x60
  4015c4:	4668      	mov	r0, sp
  4015c6:	f001 fabb 	bl	402b40 <memcpy>
  4015ca:	ab14      	add	r3, sp, #80	; 0x50
  4015cc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  4015ce:	f7ff ff97 	bl	401500 <motor_set_power>
}
  4015d2:	b013      	add	sp, #76	; 0x4c
  4015d4:	f85d eb04 	ldr.w	lr, [sp], #4
  4015d8:	b004      	add	sp, #16
  4015da:	4770      	bx	lr
  4015dc:	20000448 	.word	0x20000448

004015e0 <pid_tick>:
float kd = 0.0;
float desired_angle = 0.0f;


float pid_tick(void)
{
  4015e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    previous_error = time;
  4015e4:	4c27      	ldr	r4, [pc, #156]	; (401684 <pid_tick+0xa4>)
  4015e6:	6820      	ldr	r0, [r4, #0]
  4015e8:	f004 fdbe 	bl	406168 <__aeabi_ui2f>
  4015ec:	4680      	mov	r8, r0
    time = cph_get_millis();
  4015ee:	4b26      	ldr	r3, [pc, #152]	; (401688 <pid_tick+0xa8>)
  4015f0:	681b      	ldr	r3, [r3, #0]
  4015f2:	6023      	str	r3, [r4, #0]
    elapsed_time = (time - previous_time)/1000;
  4015f4:	4a25      	ldr	r2, [pc, #148]	; (40168c <pid_tick+0xac>)
  4015f6:	6814      	ldr	r4, [r2, #0]
  4015f8:	1b1b      	subs	r3, r3, r4
  4015fa:	4c25      	ldr	r4, [pc, #148]	; (401690 <pid_tick+0xb0>)
  4015fc:	fba4 3403 	umull	r3, r4, r4, r3
  401600:	09a4      	lsrs	r4, r4, #6
  401602:	4b24      	ldr	r3, [pc, #144]	; (401694 <pid_tick+0xb4>)
  401604:	601c      	str	r4, [r3, #0]

    error = ap.imu.y_axis - desired_angle;
  401606:	4b24      	ldr	r3, [pc, #144]	; (401698 <pid_tick+0xb8>)
  401608:	6819      	ldr	r1, [r3, #0]
  40160a:	4b24      	ldr	r3, [pc, #144]	; (40169c <pid_tick+0xbc>)
  40160c:	6858      	ldr	r0, [r3, #4]
  40160e:	f004 fcf9 	bl	406004 <__aeabi_fsub>
  401612:	4605      	mov	r5, r0
  401614:	4b22      	ldr	r3, [pc, #136]	; (4016a0 <pid_tick+0xc0>)
  401616:	6018      	str	r0, [r3, #0]
    pid_p = kp*error;
  401618:	4b22      	ldr	r3, [pc, #136]	; (4016a4 <pid_tick+0xc4>)
  40161a:	6819      	ldr	r1, [r3, #0]
  40161c:	f004 fdfc 	bl	406218 <__aeabi_fmul>
  401620:	4606      	mov	r6, r0
  401622:	4b21      	ldr	r3, [pc, #132]	; (4016a8 <pid_tick+0xc8>)
  401624:	6018      	str	r0, [r3, #0]

    // if (-3.0f < error < 3.0f) {
    //     pid_i = pid_i +(ki*error);
    // }

    pid_i = pid_i +(ki*error);
  401626:	4b21      	ldr	r3, [pc, #132]	; (4016ac <pid_tick+0xcc>)
  401628:	6819      	ldr	r1, [r3, #0]
  40162a:	4628      	mov	r0, r5
  40162c:	f004 fdf4 	bl	406218 <__aeabi_fmul>
  401630:	f8df 908c 	ldr.w	r9, [pc, #140]	; 4016c0 <pid_tick+0xe0>
  401634:	f8d9 1000 	ldr.w	r1, [r9]
  401638:	f004 fce6 	bl	406008 <__addsf3>
  40163c:	4607      	mov	r7, r0
  40163e:	f8c9 0000 	str.w	r0, [r9]

    pid_d = kd * ((error-previous_error)/elapsed_time);
  401642:	4641      	mov	r1, r8
  401644:	4628      	mov	r0, r5
  401646:	f004 fcdd 	bl	406004 <__aeabi_fsub>
  40164a:	4680      	mov	r8, r0
  40164c:	4620      	mov	r0, r4
  40164e:	f004 fd8b 	bl	406168 <__aeabi_ui2f>
  401652:	4601      	mov	r1, r0
  401654:	4640      	mov	r0, r8
  401656:	f004 fe93 	bl	406380 <__aeabi_fdiv>
  40165a:	4b15      	ldr	r3, [pc, #84]	; (4016b0 <pid_tick+0xd0>)
  40165c:	6819      	ldr	r1, [r3, #0]
  40165e:	f004 fddb 	bl	406218 <__aeabi_fmul>
  401662:	4604      	mov	r4, r0
  401664:	4b13      	ldr	r3, [pc, #76]	; (4016b4 <pid_tick+0xd4>)
  401666:	6018      	str	r0, [r3, #0]

    pid = pid_p + pid_i + pid_d;
  401668:	4639      	mov	r1, r7
  40166a:	4630      	mov	r0, r6
  40166c:	f004 fccc 	bl	406008 <__addsf3>
  401670:	4621      	mov	r1, r4
  401672:	f004 fcc9 	bl	406008 <__addsf3>
  401676:	4b10      	ldr	r3, [pc, #64]	; (4016b8 <pid_tick+0xd8>)
  401678:	6018      	str	r0, [r3, #0]

    previous_error = error;
  40167a:	4b10      	ldr	r3, [pc, #64]	; (4016bc <pid_tick+0xdc>)
  40167c:	601d      	str	r5, [r3, #0]

    return pid;
  40167e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401682:	bf00      	nop
  401684:	2000046c 	.word	0x2000046c
  401688:	20000208 	.word	0x20000208
  40168c:	20000470 	.word	0x20000470
  401690:	10624dd3 	.word	0x10624dd3
  401694:	20000474 	.word	0x20000474
  401698:	20000458 	.word	0x20000458
  40169c:	200007ec 	.word	0x200007ec
  4016a0:	20000460 	.word	0x20000460
  4016a4:	2000000c 	.word	0x2000000c
  4016a8:	20000478 	.word	0x20000478
  4016ac:	20000468 	.word	0x20000468
  4016b0:	20000464 	.word	0x20000464
  4016b4:	2000044c 	.word	0x2000044c
  4016b8:	20000454 	.word	0x20000454
  4016bc:	20000450 	.word	0x20000450
  4016c0:	2000045c 	.word	0x2000045c

004016c4 <board_init>:
 * \addtogroup sam4s_xplained_pro_group
 * @{
 */

void board_init(void)
{
  4016c4:	b570      	push	{r4, r5, r6, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	wdt_disable(WDT);
  4016c6:	482c      	ldr	r0, [pc, #176]	; (401778 <board_init+0xb4>)
  4016c8:	f000 fc02 	bl	401ed0 <wdt_disable>
  4016cc:	200b      	movs	r0, #11
  4016ce:	f000 fbd5 	bl	401e7c <pmc_enable_periph_clk>
  4016d2:	200c      	movs	r0, #12
  4016d4:	f000 fbd2 	bl	401e7c <pmc_enable_periph_clk>
  4016d8:	200d      	movs	r0, #13
  4016da:	f000 fbcf 	bl	401e7c <pmc_enable_periph_clk>
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4016de:	4b27      	ldr	r3, [pc, #156]	; (40177c <board_init+0xb8>)
  4016e0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  4016e4:	631a      	str	r2, [r3, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4016e6:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4016e8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4016ec:	4c24      	ldr	r4, [pc, #144]	; (401780 <board_init+0xbc>)
  4016ee:	2504      	movs	r5, #4
  4016f0:	6165      	str	r5, [r4, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4016f2:	f8c4 50a0 	str.w	r5, [r4, #160]	; 0xa0
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  4016f6:	6665      	str	r5, [r4, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  4016f8:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  4016fc:	6565      	str	r5, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  4016fe:	6265      	str	r5, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  401700:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  401704:	6f22      	ldr	r2, [r4, #112]	; 0x70
  401706:	f022 0204 	bic.w	r2, r2, #4
  40170a:	6722      	str	r2, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  40170c:	6f62      	ldr	r2, [r4, #116]	; 0x74
  40170e:	f022 0204 	bic.w	r2, r2, #4
  401712:	6762      	str	r2, [r4, #116]	; 0x74
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401714:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  401718:	631a      	str	r2, [r3, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40171a:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40171c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401720:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  401724:	6322      	str	r2, [r4, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401726:	6122      	str	r2, [r4, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401728:	f8c4 20a0 	str.w	r2, [r4, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40172c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  401730:	631a      	str	r2, [r3, #48]	; 0x30
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401732:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401734:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ioport_set_pin_level(IO1_LED3_PIN, !IO1_LED3_ACTIVE);
	ioport_set_pin_dir(IO1_LED3_PIN, IOPORT_DIR_OUTPUT);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART1_PIO, PINS_UART1, PINS_UART1_FLAGS);
  401738:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  40173c:	210c      	movs	r1, #12
  40173e:	4811      	ldr	r0, [pc, #68]	; (401784 <board_init+0xc0>)
  401740:	f000 fa76 	bl	401c30 <pio_configure_pin_group>
#endif


#ifdef CONF_BOARD_TWI0
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  401744:	4e10      	ldr	r6, [pc, #64]	; (401788 <board_init+0xc4>)
  401746:	4631      	mov	r1, r6
  401748:	2003      	movs	r0, #3
  40174a:	f000 f9e5 	bl	401b18 <pio_configure_pin>
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  40174e:	4631      	mov	r1, r6
  401750:	4628      	mov	r0, r5
  401752:	f000 f9e1 	bl	401b18 <pio_configure_pin>
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
  401756:	6665      	str	r5, [r4, #100]	; 0x64

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  401758:	f8c4 5090 	str.w	r5, [r4, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  40175c:	6565      	str	r5, [r4, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  40175e:	6265      	str	r5, [r4, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  401760:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  401764:	6f23      	ldr	r3, [r4, #112]	; 0x70
  401766:	f023 0304 	bic.w	r3, r3, #4
  40176a:	6723      	str	r3, [r4, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  40176c:	6f63      	ldr	r3, [r4, #116]	; 0x74
  40176e:	f023 0304 	bic.w	r3, r3, #4
  401772:	6763      	str	r3, [r4, #116]	; 0x74
  401774:	bd70      	pop	{r4, r5, r6, pc}
  401776:	bf00      	nop
  401778:	400e1450 	.word	0x400e1450
  40177c:	400e1200 	.word	0x400e1200
  401780:	400e0e00 	.word	0x400e0e00
  401784:	400e1000 	.word	0x400e1000
  401788:	08000001 	.word	0x08000001

0040178c <twi_set_speed>:
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  40178c:	4b2b      	ldr	r3, [pc, #172]	; (40183c <twi_set_speed+0xb0>)
  40178e:	4299      	cmp	r1, r3
  401790:	d849      	bhi.n	401826 <twi_set_speed+0x9a>
		return FAIL;
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  401792:	f5a3 537a 	sub.w	r3, r3, #16000	; 0x3e80
  401796:	4299      	cmp	r1, r3
  401798:	d92b      	bls.n	4017f2 <twi_set_speed+0x66>
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
  40179a:	b410      	push	{r4}
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  40179c:	4c28      	ldr	r4, [pc, #160]	; (401840 <twi_set_speed+0xb4>)
  40179e:	fba4 3402 	umull	r3, r4, r4, r2
  4017a2:	0ba4      	lsrs	r4, r4, #14
  4017a4:	3c04      	subs	r4, #4
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  4017a6:	4b27      	ldr	r3, [pc, #156]	; (401844 <twi_set_speed+0xb8>)
  4017a8:	440b      	add	r3, r1
  4017aa:	009b      	lsls	r3, r3, #2
  4017ac:	fbb2 f2f3 	udiv	r2, r2, r3
  4017b0:	3a04      	subs	r2, #4
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4017b2:	2cff      	cmp	r4, #255	; 0xff
  4017b4:	d939      	bls.n	40182a <twi_set_speed+0x9e>
  4017b6:	2300      	movs	r3, #0
			/* Increase clock divider */
			ckdiv++;
  4017b8:	3301      	adds	r3, #1
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
  4017ba:	0864      	lsrs	r4, r4, #1
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4017bc:	2cff      	cmp	r4, #255	; 0xff
  4017be:	d902      	bls.n	4017c6 <twi_set_speed+0x3a>
  4017c0:	2b07      	cmp	r3, #7
  4017c2:	d1f9      	bne.n	4017b8 <twi_set_speed+0x2c>
  4017c4:	e00a      	b.n	4017dc <twi_set_speed+0x50>
			ckdiv++;
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4017c6:	2aff      	cmp	r2, #255	; 0xff
  4017c8:	d908      	bls.n	4017dc <twi_set_speed+0x50>
  4017ca:	2b06      	cmp	r3, #6
  4017cc:	d900      	bls.n	4017d0 <twi_set_speed+0x44>
  4017ce:	e005      	b.n	4017dc <twi_set_speed+0x50>
			/* Increase clock divider */
			ckdiv++;
  4017d0:	3301      	adds	r3, #1
			/* Divide cldiv value */
			chdiv /= TWI_CLK_DIVIDER;
  4017d2:	0852      	lsrs	r2, r2, #1
			ckdiv++;
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4017d4:	2aff      	cmp	r2, #255	; 0xff
  4017d6:	d901      	bls.n	4017dc <twi_set_speed+0x50>
  4017d8:	2b06      	cmp	r3, #6
  4017da:	d9f9      	bls.n	4017d0 <twi_set_speed+0x44>
			chdiv /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
  4017dc:	0212      	lsls	r2, r2, #8
  4017de:	b292      	uxth	r2, r2
  4017e0:	041b      	lsls	r3, r3, #16
  4017e2:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
  4017e6:	431a      	orrs	r2, r3
  4017e8:	b2e4      	uxtb	r4, r4
  4017ea:	4322      	orrs	r2, r4
			/* Divide cldiv value */
			chdiv /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
  4017ec:	6102      	str	r2, [r0, #16]
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
				TWI_CWGR_CKDIV(ckdiv);
	}

	return PASS;
  4017ee:	2000      	movs	r0, #0
  4017f0:	e021      	b.n	401836 <twi_set_speed+0xaa>
		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
				TWI_CWGR_CKDIV(ckdiv);		
	} else {
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  4017f2:	0049      	lsls	r1, r1, #1
  4017f4:	fbb2 f2f1 	udiv	r2, r2, r1
  4017f8:	3a04      	subs	r2, #4

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4017fa:	2aff      	cmp	r2, #255	; 0xff
  4017fc:	d907      	bls.n	40180e <twi_set_speed+0x82>
  4017fe:	2300      	movs	r3, #0
			/* Increase clock divider */
			ckdiv++;
  401800:	3301      	adds	r3, #1
			/* Divide cldiv value */
			c_lh_div /= TWI_CLK_DIVIDER;
  401802:	0852      	lsrs	r2, r2, #1
				TWI_CWGR_CKDIV(ckdiv);		
	} else {
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  401804:	2aff      	cmp	r2, #255	; 0xff
  401806:	d903      	bls.n	401810 <twi_set_speed+0x84>
  401808:	2b07      	cmp	r3, #7
  40180a:	d1f9      	bne.n	401800 <twi_set_speed+0x74>
  40180c:	e000      	b.n	401810 <twi_set_speed+0x84>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  40180e:	2300      	movs	r3, #0
			c_lh_div /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  401810:	0211      	lsls	r1, r2, #8
  401812:	b289      	uxth	r1, r1
  401814:	041b      	lsls	r3, r3, #16
  401816:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
  40181a:	430b      	orrs	r3, r1
  40181c:	b2d2      	uxtb	r2, r2
  40181e:	431a      	orrs	r2, r3
			/* Divide cldiv value */
			c_lh_div /= TWI_CLK_DIVIDER;
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
  401820:	6102      	str	r2, [r0, #16]
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
				TWI_CWGR_CKDIV(ckdiv);
	}

	return PASS;
  401822:	2000      	movs	r0, #0
}
  401824:	4770      	bx	lr
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
  401826:	2001      	movs	r0, #1
  401828:	4770      	bx	lr
			ckdiv++;
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  40182a:	2aff      	cmp	r2, #255	; 0xff
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  40182c:	bf88      	it	hi
  40182e:	2300      	movhi	r3, #0
			ckdiv++;
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  401830:	d8ce      	bhi.n	4017d0 <twi_set_speed+0x44>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
  401832:	2300      	movs	r3, #0
  401834:	e7d2      	b.n	4017dc <twi_set_speed+0x50>
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
				TWI_CWGR_CKDIV(ckdiv);
	}

	return PASS;
}
  401836:	bc10      	pop	{r4}
  401838:	4770      	bx	lr
  40183a:	bf00      	nop
  40183c:	00061a80 	.word	0x00061a80
  401840:	057619f1 	.word	0x057619f1
  401844:	3ffd1200 	.word	0x3ffd1200

00401848 <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  401848:	b538      	push	{r3, r4, r5, lr}
  40184a:	4604      	mov	r4, r0
  40184c:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  40184e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
  401852:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  401854:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  401856:	2380      	movs	r3, #128	; 0x80
  401858:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
  40185a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  40185c:	2308      	movs	r3, #8
  40185e:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  401860:	2320      	movs	r3, #32
  401862:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  401864:	2304      	movs	r3, #4
  401866:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  401868:	680a      	ldr	r2, [r1, #0]
  40186a:	6849      	ldr	r1, [r1, #4]
  40186c:	f7ff ff8e 	bl	40178c <twi_set_speed>
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
	uint32_t status = TWI_SUCCESS;
  401870:	2801      	cmp	r0, #1
  401872:	bf14      	ite	ne
  401874:	2000      	movne	r0, #0
  401876:	2001      	moveq	r0, #1
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
  401878:	7a6b      	ldrb	r3, [r5, #9]
  40187a:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
  40187c:	bf04      	itt	eq
  40187e:	2340      	moveq	r3, #64	; 0x40
  401880:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
  401882:	bd38      	pop	{r3, r4, r5, pc}

00401884 <twi_mk_addr>:
 */
uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  401884:	460a      	mov	r2, r1
  401886:	b159      	cbz	r1, 4018a0 <twi_mk_addr+0x1c>
		return 0;

	val = addr[0];
  401888:	7803      	ldrb	r3, [r0, #0]
	if (len > 1) {
  40188a:	2901      	cmp	r1, #1
		val <<= 8;
		val |= addr[1];
  40188c:	bfc4      	itt	gt
  40188e:	7841      	ldrbgt	r1, [r0, #1]
  401890:	ea41 2303 	orrgt.w	r3, r1, r3, lsl #8
	}
	if (len > 2) {
  401894:	2a02      	cmp	r2, #2
  401896:	dd05      	ble.n	4018a4 <twi_mk_addr+0x20>
		val <<= 8;
		val |= addr[2];
  401898:	7880      	ldrb	r0, [r0, #2]
  40189a:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  40189e:	4770      	bx	lr
uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  4018a0:	2000      	movs	r0, #0
  4018a2:	4770      	bx	lr
  4018a4:	4618      	mov	r0, r3
	if (len > 2) {
		val <<= 8;
		val |= addr[2];
	}
	return val;
}
  4018a6:	4770      	bx	lr

004018a8 <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
  4018a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	uint32_t status;
	uint32_t cnt = p_packet->length;
  4018ac:	68cc      	ldr	r4, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
  4018ae:	2c00      	cmp	r4, #0
  4018b0:	d045      	beq.n	40193e <twi_master_read+0x96>
  4018b2:	460b      	mov	r3, r1
  4018b4:	4605      	mov	r5, r0
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
	uint32_t status;
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;
  4018b6:	688e      	ldr	r6, [r1, #8]
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  4018b8:	2000      	movs	r0, #0
  4018ba:	6068      	str	r0, [r5, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  4018bc:	684a      	ldr	r2, [r1, #4]
  4018be:	0212      	lsls	r2, r2, #8
  4018c0:	f402 7240 	and.w	r2, r2, #768	; 0x300
  4018c4:	f442 5180 	orr.w	r1, r2, #4096	; 0x1000
  4018c8:	7c1a      	ldrb	r2, [r3, #16]
  4018ca:	0412      	lsls	r2, r2, #16
  4018cc:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
  4018d0:	430a      	orrs	r2, r1
  4018d2:	606a      	str	r2, [r5, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  4018d4:	60e8      	str	r0, [r5, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4018d6:	6859      	ldr	r1, [r3, #4]
  4018d8:	4618      	mov	r0, r3
  4018da:	f7ff ffd3 	bl	401884 <twi_mk_addr>
  4018de:	60e8      	str	r0, [r5, #12]

	/* Send a START condition */
	if (cnt == 1) {
  4018e0:	2c01      	cmp	r4, #1
  4018e2:	d104      	bne.n	4018ee <twi_master_read+0x46>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  4018e4:	2303      	movs	r3, #3
  4018e6:	602b      	str	r3, [r5, #0]
		stop_sent = 1;
  4018e8:	f04f 0e01 	mov.w	lr, #1
  4018ec:	e033      	b.n	401956 <twi_master_read+0xae>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
  4018ee:	2301      	movs	r3, #1
  4018f0:	602b      	str	r3, [r5, #0]
		stop_sent = 0;
  4018f2:	f04f 0e00 	mov.w	lr, #0
  4018f6:	e02e      	b.n	401956 <twi_master_read+0xae>
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
			stop_sent = 1;
		}

		if (!(status & TWI_SR_RXRDY)) {
  4018f8:	460a      	mov	r2, r1
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  4018fa:	6a2b      	ldr	r3, [r5, #32]
		if (status & TWI_SR_NACK) {
  4018fc:	f413 7f80 	tst.w	r3, #256	; 0x100
  401900:	d120      	bne.n	401944 <twi_master_read+0x9c>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
  401902:	1e51      	subs	r1, r2, #1
  401904:	b30a      	cbz	r2, 40194a <twi_master_read+0xa2>
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
  401906:	2c01      	cmp	r4, #1
  401908:	d106      	bne.n	401918 <twi_master_read+0x70>
  40190a:	f1be 0f00 	cmp.w	lr, #0
  40190e:	d12f      	bne.n	401970 <twi_master_read+0xc8>
			p_twi->TWI_CR = TWI_CR_STOP;
  401910:	f8c5 8000 	str.w	r8, [r5]
			stop_sent = 1;
  401914:	46e6      	mov	lr, ip
  401916:	e02b      	b.n	401970 <twi_master_read+0xc8>
		}

		if (!(status & TWI_SR_RXRDY)) {
  401918:	f013 0f02 	tst.w	r3, #2
  40191c:	d005      	beq.n	40192a <twi_master_read+0x82>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  40191e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  401920:	7033      	strb	r3, [r6, #0]

		cnt--;
  401922:	3c01      	subs	r4, #1
		}

		if (!(status & TWI_SR_RXRDY)) {
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  401924:	3601      	adds	r6, #1

		cnt--;
		timeout = TWI_TIMEOUT;
  401926:	463a      	mov	r2, r7
  401928:	e000      	b.n	40192c <twi_master_read+0x84>
  40192a:	460a      	mov	r2, r1
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
  40192c:	2c00      	cmp	r4, #0
  40192e:	d1e4      	bne.n	4018fa <twi_master_read+0x52>

		cnt--;
		timeout = TWI_TIMEOUT;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  401930:	6a2b      	ldr	r3, [r5, #32]
  401932:	f013 0f01 	tst.w	r3, #1
  401936:	d0fb      	beq.n	401930 <twi_master_read+0x88>
	}

	p_twi->TWI_SR;
  401938:	6a2b      	ldr	r3, [r5, #32]

	return TWI_SUCCESS;
  40193a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  40193e:	2001      	movs	r0, #1
  401940:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  401944:	2005      	movs	r0, #5
  401946:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}

		if (!timeout--) {
			return TWI_ERROR_TIMEOUT;
  40194a:	2009      	movs	r0, #9
  40194c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  401950:	2005      	movs	r0, #5
  401952:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  401956:	6a2b      	ldr	r3, [r5, #32]
		if (status & TWI_SR_NACK) {
  401958:	f413 7080 	ands.w	r0, r3, #256	; 0x100
  40195c:	d1f8      	bne.n	401950 <twi_master_read+0xa8>
  40195e:	f247 512f 	movw	r1, #29999	; 0x752f
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
		timeout = TWI_TIMEOUT;
  401962:	f247 5730 	movw	r7, #30000	; 0x7530
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
  401966:	f04f 0802 	mov.w	r8, #2
			stop_sent = 1;
  40196a:	f04f 0c01 	mov.w	ip, #1
  40196e:	e7ca      	b.n	401906 <twi_master_read+0x5e>
		}

		if (!(status & TWI_SR_RXRDY)) {
  401970:	f013 0f02 	tst.w	r3, #2
  401974:	d0c0      	beq.n	4018f8 <twi_master_read+0x50>
  401976:	e7d2      	b.n	40191e <twi_master_read+0x76>

00401978 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  401978:	b570      	push	{r4, r5, r6, lr}
	uint32_t status;
	uint32_t cnt = p_packet->length;
  40197a:	68cd      	ldr	r5, [r1, #12]
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
  40197c:	2d00      	cmp	r5, #0
  40197e:	d034      	beq.n	4019ea <twi_master_write+0x72>
  401980:	460b      	mov	r3, r1
  401982:	4604      	mov	r4, r0
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
	uint32_t status;
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;
  401984:	688e      	ldr	r6, [r1, #8]
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  401986:	2000      	movs	r0, #0
  401988:	6060      	str	r0, [r4, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  40198a:	7c0a      	ldrb	r2, [r1, #16]
  40198c:	0412      	lsls	r2, r2, #16
  40198e:	f402 01fe 	and.w	r1, r2, #8323072	; 0x7f0000
  401992:	685a      	ldr	r2, [r3, #4]
  401994:	0212      	lsls	r2, r2, #8
  401996:	f402 7240 	and.w	r2, r2, #768	; 0x300
  40199a:	430a      	orrs	r2, r1
  40199c:	6062      	str	r2, [r4, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  40199e:	60e0      	str	r0, [r4, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4019a0:	6859      	ldr	r1, [r3, #4]
  4019a2:	4618      	mov	r0, r3
  4019a4:	f7ff ff6e 	bl	401884 <twi_mk_addr>
  4019a8:	60e0      	str	r0, [r4, #12]

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
  4019aa:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
  4019ac:	f413 7f80 	tst.w	r3, #256	; 0x100
  4019b0:	d004      	beq.n	4019bc <twi_master_write+0x44>
  4019b2:	e01c      	b.n	4019ee <twi_master_write+0x76>
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
  4019b4:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
  4019b6:	f413 7f80 	tst.w	r3, #256	; 0x100
  4019ba:	d11a      	bne.n	4019f2 <twi_master_write+0x7a>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
  4019bc:	f013 0f04 	tst.w	r3, #4
  4019c0:	d003      	beq.n	4019ca <twi_master_write+0x52>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
  4019c2:	7833      	ldrb	r3, [r6, #0]
  4019c4:	6363      	str	r3, [r4, #52]	; 0x34

		cnt--;
  4019c6:	3d01      	subs	r5, #1
		}

		if (!(status & TWI_SR_TXRDY)) {
			continue;
		}
		p_twi->TWI_THR = *buffer++;
  4019c8:	3601      	adds	r6, #1
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
  4019ca:	2d00      	cmp	r5, #0
  4019cc:	d1f2      	bne.n	4019b4 <twi_master_write+0x3c>

		cnt--;
	}

	while (1) {
		status = p_twi->TWI_SR;
  4019ce:	6a23      	ldr	r3, [r4, #32]
		if (status & TWI_SR_NACK) {
  4019d0:	f413 7080 	ands.w	r0, r3, #256	; 0x100
  4019d4:	d10f      	bne.n	4019f6 <twi_master_write+0x7e>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
  4019d6:	f013 0f04 	tst.w	r3, #4
  4019da:	d0f8      	beq.n	4019ce <twi_master_write+0x56>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
  4019dc:	2302      	movs	r3, #2
  4019de:	6023      	str	r3, [r4, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  4019e0:	6a23      	ldr	r3, [r4, #32]
  4019e2:	f013 0f01 	tst.w	r3, #1
  4019e6:	d0fb      	beq.n	4019e0 <twi_master_write+0x68>
  4019e8:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  4019ea:	2001      	movs	r0, #1
  4019ec:	bd70      	pop	{r4, r5, r6, pc}

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  4019ee:	2005      	movs	r0, #5
  4019f0:	bd70      	pop	{r4, r5, r6, pc}
  4019f2:	2005      	movs	r0, #5
  4019f4:	bd70      	pop	{r4, r5, r6, pc}
	}

	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  4019f6:	2005      	movs	r0, #5

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
  4019f8:	bd70      	pop	{r4, r5, r6, pc}
  4019fa:	bf00      	nop

004019fc <twi_probe>:
 * \param uc_slave_addr Address of the remote chip to search for.
 *
 * \return TWI_SUCCESS if a chip was found, error code otherwise.
 */
uint32_t twi_probe(Twi *p_twi, uint8_t uc_slave_addr)
{
  4019fc:	b500      	push	{lr}
  4019fe:	b087      	sub	sp, #28
	twi_packet_t packet;
	uint8_t data = 0;
  401a00:	2300      	movs	r3, #0
  401a02:	aa06      	add	r2, sp, #24
  401a04:	f802 3d15 	strb.w	r3, [r2, #-21]!

	/* Data to send */
	packet.buffer = &data;
  401a08:	9203      	str	r2, [sp, #12]
	/* Data length */
	packet.length = 1;
  401a0a:	2201      	movs	r2, #1
  401a0c:	9204      	str	r2, [sp, #16]
	/* Slave chip address */
	packet.chip = (uint32_t) uc_slave_addr;
  401a0e:	f88d 1014 	strb.w	r1, [sp, #20]
	/* Internal chip address */
	packet.addr[0] = 0;
  401a12:	f88d 3004 	strb.w	r3, [sp, #4]
	/* Address length */
	packet.addr_length = 0;
  401a16:	9302      	str	r3, [sp, #8]

	/* Perform a master write access */
	return (twi_master_write(p_twi, &packet));
  401a18:	a901      	add	r1, sp, #4
  401a1a:	f7ff ffad 	bl	401978 <twi_master_write>
}
  401a1e:	b007      	add	sp, #28
  401a20:	f85d fb04 	ldr.w	pc, [sp], #4

00401a24 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401a24:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  401a26:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  401a2a:	d02f      	beq.n	401a8c <pio_set_peripheral+0x68>
  401a2c:	d807      	bhi.n	401a3e <pio_set_peripheral+0x1a>
  401a2e:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401a32:	d014      	beq.n	401a5e <pio_set_peripheral+0x3a>
  401a34:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  401a38:	d01e      	beq.n	401a78 <pio_set_peripheral+0x54>
  401a3a:	b939      	cbnz	r1, 401a4c <pio_set_peripheral+0x28>
  401a3c:	4770      	bx	lr
  401a3e:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  401a42:	d036      	beq.n	401ab2 <pio_set_peripheral+0x8e>
  401a44:	d804      	bhi.n	401a50 <pio_set_peripheral+0x2c>
  401a46:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  401a4a:	d029      	beq.n	401aa0 <pio_set_peripheral+0x7c>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401a4c:	6042      	str	r2, [r0, #4]
  401a4e:	4770      	bx	lr

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  401a50:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  401a54:	d02d      	beq.n	401ab2 <pio_set_peripheral+0x8e>
  401a56:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  401a5a:	d02a      	beq.n	401ab2 <pio_set_peripheral+0x8e>
  401a5c:	e7f6      	b.n	401a4c <pio_set_peripheral+0x28>
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401a5e:	b410      	push	{r4}
	p_pio->PIO_IDR = ul_mask;

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401a60:	6f04      	ldr	r4, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401a62:	6f01      	ldr	r1, [r0, #112]	; 0x70
  401a64:	43d3      	mvns	r3, r2
  401a66:	4021      	ands	r1, r4
  401a68:	4019      	ands	r1, r3
  401a6a:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401a6c:	6f44      	ldr	r4, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401a6e:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401a70:	4021      	ands	r1, r4
  401a72:	400b      	ands	r3, r1
  401a74:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401a76:	e01a      	b.n	401aae <pio_set_peripheral+0x8a>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401a78:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401a7a:	4313      	orrs	r3, r2
  401a7c:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401a7e:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401a80:	6f43      	ldr	r3, [r0, #116]	; 0x74
  401a82:	400b      	ands	r3, r1
  401a84:	ea23 0302 	bic.w	r3, r3, r2
  401a88:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401a8a:	e7df      	b.n	401a4c <pio_set_peripheral+0x28>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401a8c:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401a8e:	6f03      	ldr	r3, [r0, #112]	; 0x70
  401a90:	400b      	ands	r3, r1
  401a92:	ea23 0302 	bic.w	r3, r3, r2
  401a96:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401a98:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401a9a:	4313      	orrs	r3, r2
  401a9c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401a9e:	e7d5      	b.n	401a4c <pio_set_peripheral+0x28>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401aa0:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401aa2:	4313      	orrs	r3, r2
  401aa4:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401aa6:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401aa8:	4313      	orrs	r3, r2
  401aaa:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401aac:	e7ce      	b.n	401a4c <pio_set_peripheral+0x28>
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401aae:	6042      	str	r2, [r0, #4]
}
  401ab0:	bc10      	pop	{r4}
  401ab2:	4770      	bx	lr

00401ab4 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401ab4:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401ab6:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  401aba:	bf14      	ite	ne
  401abc:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401abe:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401ac0:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  401ac4:	bf14      	ite	ne
  401ac6:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  401ac8:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  401aca:	f012 0f02 	tst.w	r2, #2
  401ace:	d002      	beq.n	401ad6 <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  401ad0:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  401ad4:	e004      	b.n	401ae0 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  401ad6:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  401ada:	bf18      	it	ne
  401adc:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  401ae0:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  401ae2:	6001      	str	r1, [r0, #0]
  401ae4:	4770      	bx	lr
  401ae6:	bf00      	nop

00401ae8 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  401ae8:	b410      	push	{r4}
  401aea:	9c01      	ldr	r4, [sp, #4]
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401aec:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401aee:	b10c      	cbz	r4, 401af4 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  401af0:	6641      	str	r1, [r0, #100]	; 0x64
  401af2:	e000      	b.n	401af6 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401af4:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  401af6:	b10b      	cbz	r3, 401afc <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  401af8:	6501      	str	r1, [r0, #80]	; 0x50
  401afa:	e000      	b.n	401afe <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  401afc:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  401afe:	b10a      	cbz	r2, 401b04 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  401b00:	6301      	str	r1, [r0, #48]	; 0x30
  401b02:	e000      	b.n	401b06 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  401b04:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  401b06:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  401b08:	6001      	str	r1, [r0, #0]
}
  401b0a:	bc10      	pop	{r4}
  401b0c:	4770      	bx	lr
  401b0e:	bf00      	nop

00401b10 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  401b10:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  401b12:	4770      	bx	lr

00401b14 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  401b14:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  401b16:	4770      	bx	lr

00401b18 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  401b18:	b570      	push	{r4, r5, r6, lr}
  401b1a:	b082      	sub	sp, #8
  401b1c:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401b1e:	0943      	lsrs	r3, r0, #5
  401b20:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401b24:	f203 7307 	addw	r3, r3, #1799	; 0x707
  401b28:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  401b2a:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  401b2e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401b32:	d047      	beq.n	401bc4 <pio_configure_pin+0xac>
  401b34:	d809      	bhi.n	401b4a <pio_configure_pin+0x32>
  401b36:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401b3a:	d021      	beq.n	401b80 <pio_configure_pin+0x68>
  401b3c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401b40:	d02f      	beq.n	401ba2 <pio_configure_pin+0x8a>
  401b42:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401b46:	d16f      	bne.n	401c28 <pio_configure_pin+0x110>
  401b48:	e009      	b.n	401b5e <pio_configure_pin+0x46>
  401b4a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401b4e:	d055      	beq.n	401bfc <pio_configure_pin+0xe4>
  401b50:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401b54:	d052      	beq.n	401bfc <pio_configure_pin+0xe4>
  401b56:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401b5a:	d044      	beq.n	401be6 <pio_configure_pin+0xce>
  401b5c:	e064      	b.n	401c28 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  401b5e:	f000 001f 	and.w	r0, r0, #31
  401b62:	2601      	movs	r6, #1
  401b64:	4086      	lsls	r6, r0
  401b66:	4632      	mov	r2, r6
  401b68:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401b6c:	4620      	mov	r0, r4
  401b6e:	f7ff ff59 	bl	401a24 <pio_set_peripheral>
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401b72:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401b76:	bf14      	ite	ne
  401b78:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401b7a:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401b7c:	2001      	movs	r0, #1
  401b7e:	e054      	b.n	401c2a <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  401b80:	f000 001f 	and.w	r0, r0, #31
  401b84:	2601      	movs	r6, #1
  401b86:	4086      	lsls	r6, r0
  401b88:	4632      	mov	r2, r6
  401b8a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401b8e:	4620      	mov	r0, r4
  401b90:	f7ff ff48 	bl	401a24 <pio_set_peripheral>
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401b94:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401b98:	bf14      	ite	ne
  401b9a:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401b9c:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401b9e:	2001      	movs	r0, #1
  401ba0:	e043      	b.n	401c2a <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  401ba2:	f000 001f 	and.w	r0, r0, #31
  401ba6:	2601      	movs	r6, #1
  401ba8:	4086      	lsls	r6, r0
  401baa:	4632      	mov	r2, r6
  401bac:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401bb0:	4620      	mov	r0, r4
  401bb2:	f7ff ff37 	bl	401a24 <pio_set_peripheral>
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401bb6:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401bba:	bf14      	ite	ne
  401bbc:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401bbe:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401bc0:	2001      	movs	r0, #1
  401bc2:	e032      	b.n	401c2a <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  401bc4:	f000 001f 	and.w	r0, r0, #31
  401bc8:	2601      	movs	r6, #1
  401bca:	4086      	lsls	r6, r0
  401bcc:	4632      	mov	r2, r6
  401bce:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401bd2:	4620      	mov	r0, r4
  401bd4:	f7ff ff26 	bl	401a24 <pio_set_peripheral>
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401bd8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401bdc:	bf14      	ite	ne
  401bde:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401be0:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401be2:	2001      	movs	r0, #1
  401be4:	e021      	b.n	401c2a <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  401be6:	f000 011f 	and.w	r1, r0, #31
  401bea:	2601      	movs	r6, #1
  401bec:	462a      	mov	r2, r5
  401bee:	fa06 f101 	lsl.w	r1, r6, r1
  401bf2:	4620      	mov	r0, r4
  401bf4:	f7ff ff5e 	bl	401ab4 <pio_set_input>

	default:
		return 0;
	}

	return 1;
  401bf8:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  401bfa:	e016      	b.n	401c2a <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401bfc:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
  401c00:	f000 011f 	and.w	r1, r0, #31
  401c04:	2601      	movs	r6, #1
  401c06:	ea05 0306 	and.w	r3, r5, r6
  401c0a:	9300      	str	r3, [sp, #0]
  401c0c:	f3c5 0380 	ubfx	r3, r5, #2, #1
  401c10:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  401c14:	bf14      	ite	ne
  401c16:	2200      	movne	r2, #0
  401c18:	2201      	moveq	r2, #1
  401c1a:	fa06 f101 	lsl.w	r1, r6, r1
  401c1e:	4620      	mov	r0, r4
  401c20:	f7ff ff62 	bl	401ae8 <pio_set_output>

	default:
		return 0;
	}

	return 1;
  401c24:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401c26:	e000      	b.n	401c2a <pio_configure_pin+0x112>

	default:
		return 0;
  401c28:	2000      	movs	r0, #0
	}

	return 1;
}
  401c2a:	b002      	add	sp, #8
  401c2c:	bd70      	pop	{r4, r5, r6, pc}
  401c2e:	bf00      	nop

00401c30 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  401c30:	b570      	push	{r4, r5, r6, lr}
  401c32:	b082      	sub	sp, #8
  401c34:	4605      	mov	r5, r0
  401c36:	460e      	mov	r6, r1
  401c38:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  401c3a:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  401c3e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401c42:	d038      	beq.n	401cb6 <pio_configure_pin_group+0x86>
  401c44:	d809      	bhi.n	401c5a <pio_configure_pin_group+0x2a>
  401c46:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401c4a:	d01c      	beq.n	401c86 <pio_configure_pin_group+0x56>
  401c4c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401c50:	d025      	beq.n	401c9e <pio_configure_pin_group+0x6e>
  401c52:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401c56:	d150      	bne.n	401cfa <pio_configure_pin_group+0xca>
  401c58:	e009      	b.n	401c6e <pio_configure_pin_group+0x3e>
  401c5a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401c5e:	d03a      	beq.n	401cd6 <pio_configure_pin_group+0xa6>
  401c60:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401c64:	d037      	beq.n	401cd6 <pio_configure_pin_group+0xa6>
  401c66:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401c6a:	d030      	beq.n	401cce <pio_configure_pin_group+0x9e>
  401c6c:	e045      	b.n	401cfa <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  401c6e:	460a      	mov	r2, r1
  401c70:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401c74:	f7ff fed6 	bl	401a24 <pio_set_peripheral>
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401c78:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401c7c:	bf14      	ite	ne
  401c7e:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401c80:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401c82:	2001      	movs	r0, #1
  401c84:	e03a      	b.n	401cfc <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  401c86:	460a      	mov	r2, r1
  401c88:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401c8c:	f7ff feca 	bl	401a24 <pio_set_peripheral>
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401c90:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401c94:	bf14      	ite	ne
  401c96:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401c98:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401c9a:	2001      	movs	r0, #1
  401c9c:	e02e      	b.n	401cfc <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  401c9e:	460a      	mov	r2, r1
  401ca0:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401ca4:	f7ff febe 	bl	401a24 <pio_set_peripheral>
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401ca8:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401cac:	bf14      	ite	ne
  401cae:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401cb0:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401cb2:	2001      	movs	r0, #1
  401cb4:	e022      	b.n	401cfc <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  401cb6:	460a      	mov	r2, r1
  401cb8:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401cbc:	f7ff feb2 	bl	401a24 <pio_set_peripheral>
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401cc0:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401cc4:	bf14      	ite	ne
  401cc6:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401cc8:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401cca:	2001      	movs	r0, #1
  401ccc:	e016      	b.n	401cfc <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  401cce:	f7ff fef1 	bl	401ab4 <pio_set_input>

	default:
		return 0;
	}

	return 1;
  401cd2:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  401cd4:	e012      	b.n	401cfc <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401cd6:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
  401cda:	f004 0301 	and.w	r3, r4, #1
  401cde:	9300      	str	r3, [sp, #0]
  401ce0:	f3c4 0380 	ubfx	r3, r4, #2, #1
  401ce4:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  401ce8:	bf14      	ite	ne
  401cea:	2200      	movne	r2, #0
  401cec:	2201      	moveq	r2, #1
  401cee:	4631      	mov	r1, r6
  401cf0:	4628      	mov	r0, r5
  401cf2:	f7ff fef9 	bl	401ae8 <pio_set_output>

	default:
		return 0;
	}

	return 1;
  401cf6:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401cf8:	e000      	b.n	401cfc <pio_configure_pin_group+0xcc>

	default:
		return 0;
  401cfa:	2000      	movs	r0, #0
	}

	return 1;
}
  401cfc:	b002      	add	sp, #8
  401cfe:	bd70      	pop	{r4, r5, r6, pc}

00401d00 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401d00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401d04:	4681      	mov	r9, r0
  401d06:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401d08:	f7ff ff02 	bl	401b10 <pio_get_interrupt_status>
  401d0c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401d0e:	4648      	mov	r0, r9
  401d10:	f7ff ff00 	bl	401b14 <pio_get_interrupt_mask>

	/* Check pending events */
	if (status != 0) {
  401d14:	4005      	ands	r5, r0
  401d16:	d013      	beq.n	401d40 <pio_handler_process+0x40>
  401d18:	4c0e      	ldr	r4, [pc, #56]	; (401d54 <pio_handler_process+0x54>)
  401d1a:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401d1e:	6823      	ldr	r3, [r4, #0]
  401d20:	4543      	cmp	r3, r8
  401d22:	d108      	bne.n	401d36 <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401d24:	6861      	ldr	r1, [r4, #4]
  401d26:	4229      	tst	r1, r5
  401d28:	d005      	beq.n	401d36 <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401d2a:	68e3      	ldr	r3, [r4, #12]
  401d2c:	4640      	mov	r0, r8
  401d2e:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  401d30:	6863      	ldr	r3, [r4, #4]
  401d32:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  401d36:	42b4      	cmp	r4, r6
  401d38:	d002      	beq.n	401d40 <pio_handler_process+0x40>
  401d3a:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  401d3c:	2d00      	cmp	r5, #0
  401d3e:	d1ee      	bne.n	401d1e <pio_handler_process+0x1e>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  401d40:	4b05      	ldr	r3, [pc, #20]	; (401d58 <pio_handler_process+0x58>)
  401d42:	681b      	ldr	r3, [r3, #0]
  401d44:	b123      	cbz	r3, 401d50 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  401d46:	4b05      	ldr	r3, [pc, #20]	; (401d5c <pio_handler_process+0x5c>)
  401d48:	681b      	ldr	r3, [r3, #0]
  401d4a:	b10b      	cbz	r3, 401d50 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  401d4c:	4648      	mov	r0, r9
  401d4e:	4798      	blx	r3
  401d50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401d54:	20000480 	.word	0x20000480
  401d58:	2000081c 	.word	0x2000081c
  401d5c:	2000047c 	.word	0x2000047c

00401d60 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401d60:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  401d62:	210b      	movs	r1, #11
  401d64:	4801      	ldr	r0, [pc, #4]	; (401d6c <PIOA_Handler+0xc>)
  401d66:	f7ff ffcb 	bl	401d00 <pio_handler_process>
  401d6a:	bd08      	pop	{r3, pc}
  401d6c:	400e0e00 	.word	0x400e0e00

00401d70 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401d70:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  401d72:	210c      	movs	r1, #12
  401d74:	4801      	ldr	r0, [pc, #4]	; (401d7c <PIOB_Handler+0xc>)
  401d76:	f7ff ffc3 	bl	401d00 <pio_handler_process>
  401d7a:	bd08      	pop	{r3, pc}
  401d7c:	400e1000 	.word	0x400e1000

00401d80 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401d80:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  401d82:	210d      	movs	r1, #13
  401d84:	4801      	ldr	r0, [pc, #4]	; (401d8c <PIOC_Handler+0xc>)
  401d86:	f7ff ffbb 	bl	401d00 <pio_handler_process>
  401d8a:	bd08      	pop	{r3, pc}
  401d8c:	400e1200 	.word	0x400e1200

00401d90 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401d90:	4a18      	ldr	r2, [pc, #96]	; (401df4 <pmc_switch_mck_to_pllack+0x64>)
  401d92:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401d94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401d98:	4318      	orrs	r0, r3
  401d9a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401d9c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401d9e:	f013 0f08 	tst.w	r3, #8
  401da2:	d003      	beq.n	401dac <pmc_switch_mck_to_pllack+0x1c>
  401da4:	e009      	b.n	401dba <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401da6:	3b01      	subs	r3, #1
  401da8:	d103      	bne.n	401db2 <pmc_switch_mck_to_pllack+0x22>
  401daa:	e01e      	b.n	401dea <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401dac:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401db0:	4910      	ldr	r1, [pc, #64]	; (401df4 <pmc_switch_mck_to_pllack+0x64>)
  401db2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401db4:	f012 0f08 	tst.w	r2, #8
  401db8:	d0f5      	beq.n	401da6 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401dba:	4a0e      	ldr	r2, [pc, #56]	; (401df4 <pmc_switch_mck_to_pllack+0x64>)
  401dbc:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401dbe:	f023 0303 	bic.w	r3, r3, #3
  401dc2:	f043 0302 	orr.w	r3, r3, #2
  401dc6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401dc8:	6e90      	ldr	r0, [r2, #104]	; 0x68
  401dca:	f010 0008 	ands.w	r0, r0, #8
  401dce:	d004      	beq.n	401dda <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  401dd0:	2000      	movs	r0, #0
  401dd2:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
  401dd4:	3b01      	subs	r3, #1
  401dd6:	d103      	bne.n	401de0 <pmc_switch_mck_to_pllack+0x50>
  401dd8:	e009      	b.n	401dee <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401dda:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401dde:	4905      	ldr	r1, [pc, #20]	; (401df4 <pmc_switch_mck_to_pllack+0x64>)
  401de0:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401de2:	f012 0f08 	tst.w	r2, #8
  401de6:	d0f5      	beq.n	401dd4 <pmc_switch_mck_to_pllack+0x44>
  401de8:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  401dea:	2001      	movs	r0, #1
  401dec:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  401dee:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401df0:	4770      	bx	lr
  401df2:	bf00      	nop
  401df4:	400e0400 	.word	0x400e0400

00401df8 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401df8:	b138      	cbz	r0, 401e0a <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401dfa:	4911      	ldr	r1, [pc, #68]	; (401e40 <pmc_switch_mainck_to_xtal+0x48>)
  401dfc:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401dfe:	4a11      	ldr	r2, [pc, #68]	; (401e44 <pmc_switch_mainck_to_xtal+0x4c>)
  401e00:	401a      	ands	r2, r3
  401e02:	4b11      	ldr	r3, [pc, #68]	; (401e48 <pmc_switch_mainck_to_xtal+0x50>)
  401e04:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401e06:	620b      	str	r3, [r1, #32]
  401e08:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401e0a:	480d      	ldr	r0, [pc, #52]	; (401e40 <pmc_switch_mainck_to_xtal+0x48>)
  401e0c:	6a02      	ldr	r2, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401e0e:	0209      	lsls	r1, r1, #8
  401e10:	b289      	uxth	r1, r1
  401e12:	f422 135c 	bic.w	r3, r2, #3604480	; 0x370000
  401e16:	f023 0303 	bic.w	r3, r3, #3
  401e1a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401e1e:	f043 0301 	orr.w	r3, r3, #1
  401e22:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401e24:	6203      	str	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401e26:	4602      	mov	r2, r0
  401e28:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401e2a:	f013 0f01 	tst.w	r3, #1
  401e2e:	d0fb      	beq.n	401e28 <pmc_switch_mainck_to_xtal+0x30>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401e30:	4a03      	ldr	r2, [pc, #12]	; (401e40 <pmc_switch_mainck_to_xtal+0x48>)
  401e32:	6a13      	ldr	r3, [r2, #32]
  401e34:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  401e38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401e3c:	6213      	str	r3, [r2, #32]
  401e3e:	4770      	bx	lr
  401e40:	400e0400 	.word	0x400e0400
  401e44:	fec8fffc 	.word	0xfec8fffc
  401e48:	01370002 	.word	0x01370002

00401e4c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401e4c:	4b02      	ldr	r3, [pc, #8]	; (401e58 <pmc_osc_is_ready_mainck+0xc>)
  401e4e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401e50:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401e54:	4770      	bx	lr
  401e56:	bf00      	nop
  401e58:	400e0400 	.word	0x400e0400

00401e5c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401e5c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401e60:	4b01      	ldr	r3, [pc, #4]	; (401e68 <pmc_disable_pllack+0xc>)
  401e62:	629a      	str	r2, [r3, #40]	; 0x28
  401e64:	4770      	bx	lr
  401e66:	bf00      	nop
  401e68:	400e0400 	.word	0x400e0400

00401e6c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401e6c:	4b02      	ldr	r3, [pc, #8]	; (401e78 <pmc_is_locked_pllack+0xc>)
  401e6e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401e70:	f000 0002 	and.w	r0, r0, #2
  401e74:	4770      	bx	lr
  401e76:	bf00      	nop
  401e78:	400e0400 	.word	0x400e0400

00401e7c <pmc_enable_periph_clk>:
	PMC->PMC_PCR = ul_id & 0x7F;
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
	PMC->PMC_PCR = pcr;
	return 0;
#else
	if (ul_id > MAX_PERIPH_ID) {
  401e7c:	2822      	cmp	r0, #34	; 0x22
  401e7e:	d81e      	bhi.n	401ebe <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401e80:	281f      	cmp	r0, #31
  401e82:	d80c      	bhi.n	401e9e <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401e84:	4b11      	ldr	r3, [pc, #68]	; (401ecc <pmc_enable_periph_clk+0x50>)
  401e86:	699a      	ldr	r2, [r3, #24]
  401e88:	2301      	movs	r3, #1
  401e8a:	4083      	lsls	r3, r0
  401e8c:	4393      	bics	r3, r2
  401e8e:	d018      	beq.n	401ec2 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401e90:	2301      	movs	r3, #1
  401e92:	fa03 f000 	lsl.w	r0, r3, r0
  401e96:	4b0d      	ldr	r3, [pc, #52]	; (401ecc <pmc_enable_periph_clk+0x50>)
  401e98:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401e9a:	2000      	movs	r0, #0
  401e9c:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  401e9e:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401ea0:	4b0a      	ldr	r3, [pc, #40]	; (401ecc <pmc_enable_periph_clk+0x50>)
  401ea2:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401ea6:	2301      	movs	r3, #1
  401ea8:	4083      	lsls	r3, r0
  401eaa:	4393      	bics	r3, r2
  401eac:	d00b      	beq.n	401ec6 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  401eae:	2301      	movs	r3, #1
  401eb0:	fa03 f000 	lsl.w	r0, r3, r0
  401eb4:	4b05      	ldr	r3, [pc, #20]	; (401ecc <pmc_enable_periph_clk+0x50>)
  401eb6:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
  401eba:	2000      	movs	r0, #0
  401ebc:	4770      	bx	lr
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
	PMC->PMC_PCR = pcr;
	return 0;
#else
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  401ebe:	2001      	movs	r0, #1
  401ec0:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401ec2:	2000      	movs	r0, #0
  401ec4:	4770      	bx	lr
  401ec6:	2000      	movs	r0, #0
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  401ec8:	4770      	bx	lr
  401eca:	bf00      	nop
  401ecc:	400e0400 	.word	0x400e0400

00401ed0 <wdt_disable>:
/**
 * \brief Disable the watchdog timer.
 */
void wdt_disable(Wdt *p_wdt)
{
	p_wdt->WDT_MR = WDT_MR_WDDIS;
  401ed0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401ed4:	6043      	str	r3, [r0, #4]
  401ed6:	4770      	bx	lr

00401ed8 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  401ed8:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  401eda:	23ac      	movs	r3, #172	; 0xac
  401edc:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  401ede:	680b      	ldr	r3, [r1, #0]
  401ee0:	684a      	ldr	r2, [r1, #4]
  401ee2:	fbb3 f3f2 	udiv	r3, r3, r2
  401ee6:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  401ee8:	1e5c      	subs	r4, r3, #1
  401eea:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  401eee:	4294      	cmp	r4, r2
  401ef0:	d80a      	bhi.n	401f08 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  401ef2:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  401ef4:	688b      	ldr	r3, [r1, #8]
  401ef6:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  401ef8:	f240 2302 	movw	r3, #514	; 0x202
  401efc:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  401f00:	2350      	movs	r3, #80	; 0x50
  401f02:	6003      	str	r3, [r0, #0]

	return 0;
  401f04:	2000      	movs	r0, #0
  401f06:	e000      	b.n	401f0a <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  401f08:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  401f0a:	bc10      	pop	{r4}
  401f0c:	4770      	bx	lr
  401f0e:	bf00      	nop

00401f10 <uart_is_rx_ready>:
 * \retval 1 One data has been received.
 * \retval 0 No data has been received.
 */
uint32_t uart_is_rx_ready(Uart *p_uart)
{
	return (p_uart->UART_SR & UART_SR_RXRDY) > 0;
  401f10:	6940      	ldr	r0, [r0, #20]
}
  401f12:	f000 0001 	and.w	r0, r0, #1
  401f16:	4770      	bx	lr

00401f18 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401f18:	6943      	ldr	r3, [r0, #20]
  401f1a:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401f1e:	bf1a      	itte	ne
  401f20:	61c1      	strne	r1, [r0, #28]
	return 0;
  401f22:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  401f24:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  401f26:	4770      	bx	lr

00401f28 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401f28:	6943      	ldr	r3, [r0, #20]
  401f2a:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401f2e:	bf1d      	ittte	ne
  401f30:	6983      	ldrne	r3, [r0, #24]
  401f32:	700b      	strbne	r3, [r1, #0]
	return 0;
  401f34:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  401f36:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  401f38:	4770      	bx	lr
  401f3a:	bf00      	nop

00401f3c <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401f3c:	6943      	ldr	r3, [r0, #20]
  401f3e:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  401f42:	bf1d      	ittte	ne
  401f44:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  401f48:	61c1      	strne	r1, [r0, #28]
	return 0;
  401f4a:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  401f4c:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  401f4e:	4770      	bx	lr

00401f50 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401f50:	6943      	ldr	r3, [r0, #20]
  401f52:	f013 0f01 	tst.w	r3, #1
  401f56:	d005      	beq.n	401f64 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401f58:	6983      	ldr	r3, [r0, #24]
  401f5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
  401f5e:	600b      	str	r3, [r1, #0]

	return 0;
  401f60:	2000      	movs	r0, #0
  401f62:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  401f64:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  401f66:	4770      	bx	lr

00401f68 <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
  401f68:	b4f0      	push	{r4, r5, r6, r7}
  401f6a:	b08c      	sub	sp, #48	; 0x30
  401f6c:	4607      	mov	r7, r0
  401f6e:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
  401f70:	ac01      	add	r4, sp, #4
  401f72:	4d11      	ldr	r5, [pc, #68]	; (401fb8 <pwm_clocks_generate+0x50>)
  401f74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  401f76:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  401f78:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  401f7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  401f7c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  401f80:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  401f84:	aa01      	add	r2, sp, #4
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
  401f86:	2000      	movs	r0, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
  401f88:	f852 3b04 	ldr.w	r3, [r2], #4
  401f8c:	fbb6 f3f3 	udiv	r3, r6, r3
  401f90:	fbb3 f3f7 	udiv	r3, r3, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
  401f94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
  401f98:	d905      	bls.n	401fa6 <pwm_clocks_generate+0x3e>
			break;
		}
		ul_pre++;
  401f9a:	3001      	adds	r0, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
  401f9c:	280b      	cmp	r0, #11
  401f9e:	d1f3      	bne.n	401f88 <pwm_clocks_generate+0x20>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
	} else {
		return PWM_INVALID_ARGUMENT;
  401fa0:	f64f 70ff 	movw	r0, #65535	; 0xffff
  401fa4:	e005      	b.n	401fb2 <pwm_clocks_generate+0x4a>
		}
		ul_pre++;
	} while (ul_pre < PWM_CLOCK_PRE_MAX);

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
  401fa6:	280a      	cmp	r0, #10
		return ul_div | (ul_pre << 8);
  401fa8:	bf94      	ite	ls
  401faa:	ea43 2000 	orrls.w	r0, r3, r0, lsl #8
	} else {
		return PWM_INVALID_ARGUMENT;
  401fae:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
	}
}
  401fb2:	b00c      	add	sp, #48	; 0x30
  401fb4:	bcf0      	pop	{r4, r5, r6, r7}
  401fb6:	4770      	bx	lr
  401fb8:	00406904 	.word	0x00406904

00401fbc <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
  401fbc:	b570      	push	{r4, r5, r6, lr}
  401fbe:	4606      	mov	r6, r0
  401fc0:	460c      	mov	r4, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
  401fc2:	6808      	ldr	r0, [r1, #0]
  401fc4:	b140      	cbz	r0, 401fd8 <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
  401fc6:	6889      	ldr	r1, [r1, #8]
  401fc8:	f7ff ffce 	bl	401f68 <pwm_clocks_generate>
  401fcc:	4605      	mov	r5, r0
		if (result == PWM_INVALID_ARGUMENT) {
  401fce:	f64f 73ff 	movw	r3, #65535	; 0xffff
  401fd2:	4298      	cmp	r0, r3
  401fd4:	d101      	bne.n	401fda <pwm_init+0x1e>
  401fd6:	e00e      	b.n	401ff6 <pwm_init+0x3a>
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
  401fd8:	2500      	movs	r5, #0

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
  401fda:	6860      	ldr	r0, [r4, #4]
  401fdc:	b140      	cbz	r0, 401ff0 <pwm_init+0x34>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
  401fde:	68a1      	ldr	r1, [r4, #8]
  401fe0:	f7ff ffc2 	bl	401f68 <pwm_clocks_generate>

		if (result == PWM_INVALID_ARGUMENT) {
  401fe4:	f64f 73ff 	movw	r3, #65535	; 0xffff
  401fe8:	4298      	cmp	r0, r3
  401fea:	d007      	beq.n	401ffc <pwm_init+0x40>
			return result;
		}

		clock |= (result << 16);
  401fec:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
  401ff0:	6035      	str	r5, [r6, #0]
#endif
	return 0;
  401ff2:	2000      	movs	r0, #0
  401ff4:	bd70      	pop	{r4, r5, r6, pc}

	/* Clock A */
	if (clock_config->ul_clka != 0) {
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
		if (result == PWM_INVALID_ARGUMENT) {
			return result;
  401ff6:	f64f 70ff 	movw	r0, #65535	; 0xffff
  401ffa:	bd70      	pop	{r4, r5, r6, pc}
	/* Clock B */
	if (clock_config->ul_clkb != 0) {
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);

		if (result == PWM_INVALID_ARGUMENT) {
			return result;
  401ffc:	f64f 70ff 	movw	r0, #65535	; 0xffff
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
#endif
	return 0;
}
  402000:	bd70      	pop	{r4, r5, r6, pc}
  402002:	bf00      	nop

00402004 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
  402004:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
  402006:	680b      	ldr	r3, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  402008:	684a      	ldr	r2, [r1, #4]
  40200a:	f002 020f 	and.w	r2, r2, #15
  40200e:	8a8c      	ldrh	r4, [r1, #20]
  402010:	4322      	orrs	r2, r4
  402012:	890c      	ldrh	r4, [r1, #8]
  402014:	4322      	orrs	r2, r4
  402016:	7a8c      	ldrb	r4, [r1, #10]
  402018:	ea42 2244 	orr.w	r2, r2, r4, lsl #9
  40201c:	7d8c      	ldrb	r4, [r1, #22]
  40201e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
  402022:	7dcc      	ldrb	r4, [r1, #23]
  402024:	ea42 4244 	orr.w	r2, r2, r4, lsl #17
  402028:	7e0c      	ldrb	r4, [r1, #24]
  40202a:	ea42 4284 	orr.w	r2, r2, r4, lsl #18
  40202e:	eb00 1443 	add.w	r4, r0, r3, lsl #5
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
  402032:	f8c4 2200 	str.w	r2, [r4, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
  402036:	68ca      	ldr	r2, [r1, #12]
  402038:	f8c4 2204 	str.w	r2, [r4, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
  40203c:	690a      	ldr	r2, [r1, #16]
  40203e:	f8c4 220c 	str.w	r2, [r4, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
  402042:	7d8a      	ldrb	r2, [r1, #22]
  402044:	b13a      	cbz	r2, 402056 <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
  402046:	8b8c      	ldrh	r4, [r1, #28]
  402048:	8b4a      	ldrh	r2, [r1, #26]
  40204a:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
  40204e:	eb00 1443 	add.w	r4, r0, r3, lsl #5
  402052:	f8c4 2218 	str.w	r2, [r4, #536]	; 0x218
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
  402056:	6c84      	ldr	r4, [r0, #72]	; 0x48
  402058:	f04f 1201 	mov.w	r2, #65537	; 0x10001
  40205c:	409a      	lsls	r2, r3
  40205e:	43d2      	mvns	r2, r2
  402060:	ea04 0502 	and.w	r5, r4, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
  402064:	7fcc      	ldrb	r4, [r1, #31]
  402066:	fa04 f603 	lsl.w	r6, r4, r3
  40206a:	7f8c      	ldrb	r4, [r1, #30]
  40206c:	409c      	lsls	r4, r3
  40206e:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
  402072:	432c      	orrs	r4, r5
			(((p_channel->output_selection.b_override_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
  402074:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
  402076:	6c44      	ldr	r4, [r0, #68]	; 0x44
  402078:	4022      	ands	r2, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
  40207a:	f891 4021 	ldrb.w	r4, [r1, #33]	; 0x21
  40207e:	fa04 f503 	lsl.w	r5, r4, r3
  402082:	f891 4020 	ldrb.w	r4, [r1, #32]
  402086:	409c      	lsls	r4, r3
  402088:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  40208c:	4322      	orrs	r2, r4
			(((p_channel->output_selection.override_level_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
  40208e:	6442      	str	r2, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
  402090:	2201      	movs	r2, #1
  402092:	409a      	lsls	r2, r3
	if (p_channel->b_sync_ch) {
  402094:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
  402098:	b11c      	cbz	r4, 4020a2 <pwm_channel_init+0x9e>
		p_pwm->PWM_SCM |= channel;
  40209a:	6a04      	ldr	r4, [r0, #32]
  40209c:	4314      	orrs	r4, r2
  40209e:	6204      	str	r4, [r0, #32]
  4020a0:	e003      	b.n	4020aa <pwm_channel_init+0xa6>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
  4020a2:	6a04      	ldr	r4, [r0, #32]
  4020a4:	ea24 0402 	bic.w	r4, r4, r2
  4020a8:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
  4020aa:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
  4020ae:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
  4020b0:	6e84      	ldr	r4, [r0, #104]	; 0x68
  4020b2:	bf0c      	ite	eq
  4020b4:	4314      	orreq	r4, r2
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
  4020b6:	4394      	bicne	r4, r2
  4020b8:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
  4020ba:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
  4020be:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
  4020c0:	6e84      	ldr	r4, [r0, #104]	; 0x68
  4020c2:	bf0c      	ite	eq
  4020c4:	ea44 4202 	orreq.w	r2, r4, r2, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
  4020c8:	ea24 4202 	bicne.w	r2, r4, r2, lsl #16
  4020cc:	6682      	str	r2, [r0, #104]	; 0x68
		p_pwm->PWM_FPE2 = fault_enable_reg;
	}
#endif

#if (SAM3U || SAM3S || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	ch_num *= 8;
  4020ce:	00db      	lsls	r3, r3, #3
	fault_enable_reg = p_pwm->PWM_FPE;
  4020d0:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
	fault_enable_reg &= ~(0xFF << ch_num);
  4020d2:	22ff      	movs	r2, #255	; 0xff
  4020d4:	409a      	lsls	r2, r3
  4020d6:	ea24 0202 	bic.w	r2, r4, r2
	fault_enable_reg |= ((p_channel->fault_id) << ch_num);
  4020da:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
  4020de:	fa01 f303 	lsl.w	r3, r1, r3
  4020e2:	4313      	orrs	r3, r2
	p_pwm->PWM_FPE = fault_enable_reg;
  4020e4:	66c3      	str	r3, [r0, #108]	; 0x6c
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR &= (~PWM_CMR_PPM);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR |= (p_channel->ul_ppm_mode & PWM_CMR_PPM);
#endif

	return 0;
}
  4020e6:	2000      	movs	r0, #0
  4020e8:	bc70      	pop	{r4, r5, r6}
  4020ea:	4770      	bx	lr

004020ec <pwm_channel_update_duty>:
		uint32_t ul_duty)
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
  4020ec:	690b      	ldr	r3, [r1, #16]
  4020ee:	4293      	cmp	r3, r2
  4020f0:	d307      	bcc.n	402102 <pwm_channel_update_duty+0x16>
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
	uint32_t ch_num = p_channel->channel;
  4020f2:	680b      	ldr	r3, [r1, #0]
		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
  4020f4:	60ca      	str	r2, [r1, #12]
		mode &= ~PWM_CMR_CPD;
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
  4020f6:	eb00 1043 	add.w	r0, r0, r3, lsl #5
  4020fa:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
#endif
	}

	return 0;
  4020fe:	2000      	movs	r0, #0
  402100:	4770      	bx	lr
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
  402102:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
  402106:	4770      	bx	lr

00402108 <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
  402108:	2301      	movs	r3, #1
  40210a:	fa03 f101 	lsl.w	r1, r3, r1
  40210e:	6041      	str	r1, [r0, #4]
  402110:	4770      	bx	lr
  402112:	bf00      	nop

00402114 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
  402114:	2301      	movs	r3, #1
  402116:	fa03 f101 	lsl.w	r1, r3, r1
  40211a:	6081      	str	r1, [r0, #8]
  40211c:	4770      	bx	lr
  40211e:	bf00      	nop

00402120 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  402120:	e7fe      	b.n	402120 <Dummy_Handler>
  402122:	bf00      	nop

00402124 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  402124:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
  402126:	4b20      	ldr	r3, [pc, #128]	; (4021a8 <Reset_Handler+0x84>)
  402128:	4a20      	ldr	r2, [pc, #128]	; (4021ac <Reset_Handler+0x88>)
  40212a:	429a      	cmp	r2, r3
  40212c:	d912      	bls.n	402154 <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
  40212e:	4b20      	ldr	r3, [pc, #128]	; (4021b0 <Reset_Handler+0x8c>)
  402130:	4a1d      	ldr	r2, [pc, #116]	; (4021a8 <Reset_Handler+0x84>)
  402132:	429a      	cmp	r2, r3
  402134:	d21e      	bcs.n	402174 <Reset_Handler+0x50>
  402136:	4611      	mov	r1, r2
  402138:	3b01      	subs	r3, #1
  40213a:	1a9b      	subs	r3, r3, r2
  40213c:	f023 0303 	bic.w	r3, r3, #3
  402140:	3304      	adds	r3, #4
  402142:	4a1a      	ldr	r2, [pc, #104]	; (4021ac <Reset_Handler+0x88>)
  402144:	4413      	add	r3, r2
			*pDest++ = *pSrc++;
  402146:	f852 0b04 	ldr.w	r0, [r2], #4
  40214a:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  40214e:	429a      	cmp	r2, r3
  402150:	d1f9      	bne.n	402146 <Reset_Handler+0x22>
  402152:	e00f      	b.n	402174 <Reset_Handler+0x50>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  402154:	4b14      	ldr	r3, [pc, #80]	; (4021a8 <Reset_Handler+0x84>)
  402156:	4a15      	ldr	r2, [pc, #84]	; (4021ac <Reset_Handler+0x88>)
  402158:	429a      	cmp	r2, r3
  40215a:	d20b      	bcs.n	402174 <Reset_Handler+0x50>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  40215c:	4b14      	ldr	r3, [pc, #80]	; (4021b0 <Reset_Handler+0x8c>)
  40215e:	4a12      	ldr	r2, [pc, #72]	; (4021a8 <Reset_Handler+0x84>)
  402160:	1a9a      	subs	r2, r3, r2
  402162:	4814      	ldr	r0, [pc, #80]	; (4021b4 <Reset_Handler+0x90>)
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  402164:	1811      	adds	r1, r2, r0
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  402166:	b12a      	cbz	r2, 402174 <Reset_Handler+0x50>
			*pDest-- = *pSrc--;
  402168:	f851 2904 	ldr.w	r2, [r1], #-4
  40216c:	f843 2d04 	str.w	r2, [r3, #-4]!
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  402170:	4281      	cmp	r1, r0
  402172:	d1f9      	bne.n	402168 <Reset_Handler+0x44>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  402174:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  402176:	4b10      	ldr	r3, [pc, #64]	; (4021b8 <Reset_Handler+0x94>)
  402178:	4a10      	ldr	r2, [pc, #64]	; (4021bc <Reset_Handler+0x98>)
  40217a:	429a      	cmp	r2, r3
  40217c:	d20b      	bcs.n	402196 <Reset_Handler+0x72>
  40217e:	1d13      	adds	r3, r2, #4
  402180:	4a0f      	ldr	r2, [pc, #60]	; (4021c0 <Reset_Handler+0x9c>)
  402182:	1ad2      	subs	r2, r2, r3
  402184:	f022 0203 	bic.w	r2, r2, #3
  402188:	441a      	add	r2, r3
  40218a:	3b04      	subs	r3, #4
		*pDest++ = 0;
  40218c:	2100      	movs	r1, #0
  40218e:	f843 1b04 	str.w	r1, [r3], #4
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  402192:	429a      	cmp	r2, r3
  402194:	d1fb      	bne.n	40218e <Reset_Handler+0x6a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc);
  402196:	4b0b      	ldr	r3, [pc, #44]	; (4021c4 <Reset_Handler+0xa0>)
  402198:	4a0b      	ldr	r2, [pc, #44]	; (4021c8 <Reset_Handler+0xa4>)
  40219a:	609a      	str	r2, [r3, #8]

	/* Initialize the C library */
	__libc_init_array();
  40219c:	f000 fcaa 	bl	402af4 <__libc_init_array>

	/* Branch to main function */
	main();
  4021a0:	f7fe f8a8 	bl	4002f4 <main>
  4021a4:	e7fe      	b.n	4021a4 <Reset_Handler+0x80>
  4021a6:	bf00      	nop
  4021a8:	20000000 	.word	0x20000000
  4021ac:	00406c6c 	.word	0x00406c6c
  4021b0:	200001e8 	.word	0x200001e8
  4021b4:	00406c68 	.word	0x00406c68
  4021b8:	20000824 	.word	0x20000824
  4021bc:	200001e8 	.word	0x200001e8
  4021c0:	20000827 	.word	0x20000827
  4021c4:	e000ed00 	.word	0xe000ed00
  4021c8:	00400000 	.word	0x00400000

004021cc <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  4021cc:	4b3d      	ldr	r3, [pc, #244]	; (4022c4 <SystemCoreClockUpdate+0xf8>)
  4021ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4021d0:	f003 0303 	and.w	r3, r3, #3
  4021d4:	2b03      	cmp	r3, #3
  4021d6:	d85d      	bhi.n	402294 <SystemCoreClockUpdate+0xc8>
  4021d8:	e8df f003 	tbb	[pc, r3]
  4021dc:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  4021e0:	4b39      	ldr	r3, [pc, #228]	; (4022c8 <SystemCoreClockUpdate+0xfc>)
  4021e2:	695b      	ldr	r3, [r3, #20]
  4021e4:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4021e8:	bf14      	ite	ne
  4021ea:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4021ee:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4021f2:	4b36      	ldr	r3, [pc, #216]	; (4022cc <SystemCoreClockUpdate+0x100>)
  4021f4:	601a      	str	r2, [r3, #0]
  4021f6:	e04d      	b.n	402294 <SystemCoreClockUpdate+0xc8>
			}
		break;
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4021f8:	4b32      	ldr	r3, [pc, #200]	; (4022c4 <SystemCoreClockUpdate+0xf8>)
  4021fa:	6a1b      	ldr	r3, [r3, #32]
  4021fc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  402200:	d003      	beq.n	40220a <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL;
  402202:	4a33      	ldr	r2, [pc, #204]	; (4022d0 <SystemCoreClockUpdate+0x104>)
  402204:	4b31      	ldr	r3, [pc, #196]	; (4022cc <SystemCoreClockUpdate+0x100>)
  402206:	601a      	str	r2, [r3, #0]
  402208:	e044      	b.n	402294 <SystemCoreClockUpdate+0xc8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40220a:	4a32      	ldr	r2, [pc, #200]	; (4022d4 <SystemCoreClockUpdate+0x108>)
  40220c:	4b2f      	ldr	r3, [pc, #188]	; (4022cc <SystemCoreClockUpdate+0x100>)
  40220e:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  402210:	4b2c      	ldr	r3, [pc, #176]	; (4022c4 <SystemCoreClockUpdate+0xf8>)
  402212:	6a1b      	ldr	r3, [r3, #32]
  402214:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402218:	2b10      	cmp	r3, #16
  40221a:	d002      	beq.n	402222 <SystemCoreClockUpdate+0x56>
  40221c:	2b20      	cmp	r3, #32
  40221e:	d004      	beq.n	40222a <SystemCoreClockUpdate+0x5e>
  402220:	e038      	b.n	402294 <SystemCoreClockUpdate+0xc8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			break;
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  402222:	4a2d      	ldr	r2, [pc, #180]	; (4022d8 <SystemCoreClockUpdate+0x10c>)
  402224:	4b29      	ldr	r3, [pc, #164]	; (4022cc <SystemCoreClockUpdate+0x100>)
  402226:	601a      	str	r2, [r3, #0]
			break;
  402228:	e034      	b.n	402294 <SystemCoreClockUpdate+0xc8>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  40222a:	4a29      	ldr	r2, [pc, #164]	; (4022d0 <SystemCoreClockUpdate+0x104>)
  40222c:	4b27      	ldr	r3, [pc, #156]	; (4022cc <SystemCoreClockUpdate+0x100>)
  40222e:	601a      	str	r2, [r3, #0]
			break;
  402230:	e030      	b.n	402294 <SystemCoreClockUpdate+0xc8>
		}
		break;
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  402232:	4b24      	ldr	r3, [pc, #144]	; (4022c4 <SystemCoreClockUpdate+0xf8>)
  402234:	6a1b      	ldr	r3, [r3, #32]
  402236:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40223a:	d003      	beq.n	402244 <SystemCoreClockUpdate+0x78>
				SystemCoreClock = CHIP_FREQ_XTAL;
  40223c:	4a24      	ldr	r2, [pc, #144]	; (4022d0 <SystemCoreClockUpdate+0x104>)
  40223e:	4b23      	ldr	r3, [pc, #140]	; (4022cc <SystemCoreClockUpdate+0x100>)
  402240:	601a      	str	r2, [r3, #0]
  402242:	e012      	b.n	40226a <SystemCoreClockUpdate+0x9e>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402244:	4a23      	ldr	r2, [pc, #140]	; (4022d4 <SystemCoreClockUpdate+0x108>)
  402246:	4b21      	ldr	r3, [pc, #132]	; (4022cc <SystemCoreClockUpdate+0x100>)
  402248:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  40224a:	4b1e      	ldr	r3, [pc, #120]	; (4022c4 <SystemCoreClockUpdate+0xf8>)
  40224c:	6a1b      	ldr	r3, [r3, #32]
  40224e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402252:	2b10      	cmp	r3, #16
  402254:	d002      	beq.n	40225c <SystemCoreClockUpdate+0x90>
  402256:	2b20      	cmp	r3, #32
  402258:	d004      	beq.n	402264 <SystemCoreClockUpdate+0x98>
  40225a:	e006      	b.n	40226a <SystemCoreClockUpdate+0x9e>
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
					break;
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  40225c:	4a1e      	ldr	r2, [pc, #120]	; (4022d8 <SystemCoreClockUpdate+0x10c>)
  40225e:	4b1b      	ldr	r3, [pc, #108]	; (4022cc <SystemCoreClockUpdate+0x100>)
  402260:	601a      	str	r2, [r3, #0]
					break;
  402262:	e002      	b.n	40226a <SystemCoreClockUpdate+0x9e>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  402264:	4a1a      	ldr	r2, [pc, #104]	; (4022d0 <SystemCoreClockUpdate+0x104>)
  402266:	4b19      	ldr	r3, [pc, #100]	; (4022cc <SystemCoreClockUpdate+0x100>)
  402268:	601a      	str	r2, [r3, #0]
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  40226a:	4b16      	ldr	r3, [pc, #88]	; (4022c4 <SystemCoreClockUpdate+0xf8>)
  40226c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40226e:	f003 0303 	and.w	r3, r3, #3
  402272:	2b02      	cmp	r3, #2
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  402274:	4a13      	ldr	r2, [pc, #76]	; (4022c4 <SystemCoreClockUpdate+0xf8>)
  402276:	bf07      	ittee	eq
  402278:	6a93      	ldreq	r3, [r2, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  40227a:	6a92      	ldreq	r2, [r2, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  40227c:	6ad3      	ldrne	r3, [r2, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  40227e:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  402280:	4812      	ldr	r0, [pc, #72]	; (4022cc <SystemCoreClockUpdate+0x100>)
  402282:	f3c3 410a 	ubfx	r1, r3, #16, #11
  402286:	6803      	ldr	r3, [r0, #0]
  402288:	fb01 3303 	mla	r3, r1, r3, r3
  40228c:	b2d2      	uxtb	r2, r2
  40228e:	fbb3 f3f2 	udiv	r3, r3, r2
  402292:	6003      	str	r3, [r0, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  402294:	4b0b      	ldr	r3, [pc, #44]	; (4022c4 <SystemCoreClockUpdate+0xf8>)
  402296:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402298:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40229c:	2b70      	cmp	r3, #112	; 0x70
  40229e:	d107      	bne.n	4022b0 <SystemCoreClockUpdate+0xe4>
		SystemCoreClock /= 3U;
  4022a0:	4a0a      	ldr	r2, [pc, #40]	; (4022cc <SystemCoreClockUpdate+0x100>)
  4022a2:	6813      	ldr	r3, [r2, #0]
  4022a4:	490d      	ldr	r1, [pc, #52]	; (4022dc <SystemCoreClockUpdate+0x110>)
  4022a6:	fba1 1303 	umull	r1, r3, r1, r3
  4022aa:	085b      	lsrs	r3, r3, #1
  4022ac:	6013      	str	r3, [r2, #0]
  4022ae:	4770      	bx	lr
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4022b0:	4b04      	ldr	r3, [pc, #16]	; (4022c4 <SystemCoreClockUpdate+0xf8>)
  4022b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  4022b4:	4905      	ldr	r1, [pc, #20]	; (4022cc <SystemCoreClockUpdate+0x100>)
  4022b6:	f3c3 1202 	ubfx	r2, r3, #4, #3
  4022ba:	680b      	ldr	r3, [r1, #0]
  4022bc:	40d3      	lsrs	r3, r2
  4022be:	600b      	str	r3, [r1, #0]
  4022c0:	4770      	bx	lr
  4022c2:	bf00      	nop
  4022c4:	400e0400 	.word	0x400e0400
  4022c8:	400e1410 	.word	0x400e1410
  4022cc:	20000010 	.word	0x20000010
  4022d0:	00b71b00 	.word	0x00b71b00
  4022d4:	003d0900 	.word	0x003d0900
  4022d8:	007a1200 	.word	0x007a1200
  4022dc:	aaaaaaab 	.word	0xaaaaaaab

004022e0 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  4022e0:	4b1a      	ldr	r3, [pc, #104]	; (40234c <system_init_flash+0x6c>)
  4022e2:	4298      	cmp	r0, r3
  4022e4:	d807      	bhi.n	4022f6 <system_init_flash+0x16>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4022e6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  4022ea:	4a19      	ldr	r2, [pc, #100]	; (402350 <system_init_flash+0x70>)
  4022ec:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4022ee:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4022f2:	6013      	str	r3, [r2, #0]
  4022f4:	4770      	bx	lr
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  4022f6:	4b17      	ldr	r3, [pc, #92]	; (402354 <system_init_flash+0x74>)
  4022f8:	4298      	cmp	r0, r3
  4022fa:	d806      	bhi.n	40230a <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4022fc:	4b16      	ldr	r3, [pc, #88]	; (402358 <system_init_flash+0x78>)
  4022fe:	4a14      	ldr	r2, [pc, #80]	; (402350 <system_init_flash+0x70>)
  402300:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402302:	f502 7200 	add.w	r2, r2, #512	; 0x200
  402306:	6013      	str	r3, [r2, #0]
  402308:	4770      	bx	lr
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  40230a:	4b14      	ldr	r3, [pc, #80]	; (40235c <system_init_flash+0x7c>)
  40230c:	4298      	cmp	r0, r3
  40230e:	d806      	bhi.n	40231e <system_init_flash+0x3e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402310:	4b13      	ldr	r3, [pc, #76]	; (402360 <system_init_flash+0x80>)
  402312:	4a0f      	ldr	r2, [pc, #60]	; (402350 <system_init_flash+0x70>)
  402314:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402316:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40231a:	6013      	str	r3, [r2, #0]
  40231c:	4770      	bx	lr
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  40231e:	4b11      	ldr	r3, [pc, #68]	; (402364 <system_init_flash+0x84>)
  402320:	4298      	cmp	r0, r3
  402322:	d806      	bhi.n	402332 <system_init_flash+0x52>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402324:	4b10      	ldr	r3, [pc, #64]	; (402368 <system_init_flash+0x88>)
  402326:	4a0a      	ldr	r2, [pc, #40]	; (402350 <system_init_flash+0x70>)
  402328:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40232a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  40232e:	6013      	str	r3, [r2, #0]
  402330:	4770      	bx	lr
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  402332:	4b0e      	ldr	r3, [pc, #56]	; (40236c <system_init_flash+0x8c>)
  402334:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402336:	bf94      	ite	ls
  402338:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40233c:	4b0c      	ldrhi	r3, [pc, #48]	; (402370 <system_init_flash+0x90>)
  40233e:	4a04      	ldr	r2, [pc, #16]	; (402350 <system_init_flash+0x70>)
  402340:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402342:	f502 7200 	add.w	r2, r2, #512	; 0x200
  402346:	6013      	str	r3, [r2, #0]
  402348:	4770      	bx	lr
  40234a:	bf00      	nop
  40234c:	01312cff 	.word	0x01312cff
  402350:	400e0a00 	.word	0x400e0a00
  402354:	026259ff 	.word	0x026259ff
  402358:	04000100 	.word	0x04000100
  40235c:	039386ff 	.word	0x039386ff
  402360:	04000200 	.word	0x04000200
  402364:	04c4b3ff 	.word	0x04c4b3ff
  402368:	04000300 	.word	0x04000300
  40236c:	05f5e0ff 	.word	0x05f5e0ff
  402370:	04000500 	.word	0x04000500

00402374 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  402374:	4b09      	ldr	r3, [pc, #36]	; (40239c <_sbrk+0x28>)
  402376:	681b      	ldr	r3, [r3, #0]
  402378:	b913      	cbnz	r3, 402380 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  40237a:	4a09      	ldr	r2, [pc, #36]	; (4023a0 <_sbrk+0x2c>)
  40237c:	4b07      	ldr	r3, [pc, #28]	; (40239c <_sbrk+0x28>)
  40237e:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  402380:	4b06      	ldr	r3, [pc, #24]	; (40239c <_sbrk+0x28>)
  402382:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  402384:	181a      	adds	r2, r3, r0
  402386:	4907      	ldr	r1, [pc, #28]	; (4023a4 <_sbrk+0x30>)
  402388:	4291      	cmp	r1, r2
  40238a:	db04      	blt.n	402396 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  40238c:	4610      	mov	r0, r2
  40238e:	4a03      	ldr	r2, [pc, #12]	; (40239c <_sbrk+0x28>)
  402390:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  402392:	4618      	mov	r0, r3
  402394:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  402396:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  40239a:	4770      	bx	lr
  40239c:	200004f0 	.word	0x200004f0
  4023a0:	20003828 	.word	0x20003828
  4023a4:	20027ffc 	.word	0x20027ffc

004023a8 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  4023a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  4023ac:	4770      	bx	lr
  4023ae:	bf00      	nop

004023b0 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  4023b0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  4023b4:	604b      	str	r3, [r1, #4]

	return 0;
}
  4023b6:	2000      	movs	r0, #0
  4023b8:	4770      	bx	lr
  4023ba:	bf00      	nop

004023bc <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  4023bc:	2001      	movs	r0, #1
  4023be:	4770      	bx	lr

004023c0 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  4023c0:	2000      	movs	r0, #0
  4023c2:	4770      	bx	lr

004023c4 <atan2>:
  4023c4:	f000 b85c 	b.w	402480 <__ieee754_atan2>

004023c8 <sqrt>:
  4023c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4023cc:	b08b      	sub	sp, #44	; 0x2c
  4023ce:	4604      	mov	r4, r0
  4023d0:	460d      	mov	r5, r1
  4023d2:	f000 f91f 	bl	402614 <__ieee754_sqrt>
  4023d6:	4b28      	ldr	r3, [pc, #160]	; (402478 <sqrt+0xb0>)
  4023d8:	f993 a000 	ldrsb.w	sl, [r3]
  4023dc:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
  4023e0:	4606      	mov	r6, r0
  4023e2:	460f      	mov	r7, r1
  4023e4:	d012      	beq.n	40240c <sqrt+0x44>
  4023e6:	4622      	mov	r2, r4
  4023e8:	462b      	mov	r3, r5
  4023ea:	4620      	mov	r0, r4
  4023ec:	4629      	mov	r1, r5
  4023ee:	f003 fd77 	bl	405ee0 <__aeabi_dcmpun>
  4023f2:	4683      	mov	fp, r0
  4023f4:	b950      	cbnz	r0, 40240c <sqrt+0x44>
  4023f6:	f04f 0800 	mov.w	r8, #0
  4023fa:	f04f 0900 	mov.w	r9, #0
  4023fe:	4642      	mov	r2, r8
  402400:	464b      	mov	r3, r9
  402402:	4620      	mov	r0, r4
  402404:	4629      	mov	r1, r5
  402406:	f003 fd43 	bl	405e90 <__aeabi_dcmplt>
  40240a:	b920      	cbnz	r0, 402416 <sqrt+0x4e>
  40240c:	4630      	mov	r0, r6
  40240e:	4639      	mov	r1, r7
  402410:	b00b      	add	sp, #44	; 0x2c
  402412:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402416:	4b19      	ldr	r3, [pc, #100]	; (40247c <sqrt+0xb4>)
  402418:	f8cd b020 	str.w	fp, [sp, #32]
  40241c:	2201      	movs	r2, #1
  40241e:	e9cd 4504 	strd	r4, r5, [sp, #16]
  402422:	e9cd 4502 	strd	r4, r5, [sp, #8]
  402426:	e88d 000c 	stmia.w	sp, {r2, r3}
  40242a:	f1ba 0f00 	cmp.w	sl, #0
  40242e:	d015      	beq.n	40245c <sqrt+0x94>
  402430:	4642      	mov	r2, r8
  402432:	464b      	mov	r3, r9
  402434:	4640      	mov	r0, r8
  402436:	4649      	mov	r1, r9
  402438:	f003 fbe2 	bl	405c00 <__aeabi_ddiv>
  40243c:	f1ba 0f02 	cmp.w	sl, #2
  402440:	e9cd 0106 	strd	r0, r1, [sp, #24]
  402444:	d10c      	bne.n	402460 <sqrt+0x98>
  402446:	f000 fb4f 	bl	402ae8 <__errno>
  40244a:	2321      	movs	r3, #33	; 0x21
  40244c:	6003      	str	r3, [r0, #0]
  40244e:	9b08      	ldr	r3, [sp, #32]
  402450:	b963      	cbnz	r3, 40246c <sqrt+0xa4>
  402452:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  402456:	b00b      	add	sp, #44	; 0x2c
  402458:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40245c:	e9cd 8906 	strd	r8, r9, [sp, #24]
  402460:	4668      	mov	r0, sp
  402462:	f000 fb3b 	bl	402adc <matherr>
  402466:	2800      	cmp	r0, #0
  402468:	d1f1      	bne.n	40244e <sqrt+0x86>
  40246a:	e7ec      	b.n	402446 <sqrt+0x7e>
  40246c:	f000 fb3c 	bl	402ae8 <__errno>
  402470:	9b08      	ldr	r3, [sp, #32]
  402472:	6003      	str	r3, [r0, #0]
  402474:	e7ed      	b.n	402452 <sqrt+0x8a>
  402476:	bf00      	nop
  402478:	20000014 	.word	0x20000014
  40247c:	00406930 	.word	0x00406930

00402480 <__ieee754_atan2>:
  402480:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402484:	4254      	negs	r4, r2
  402486:	4314      	orrs	r4, r2
  402488:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
  40248c:	f8df e180 	ldr.w	lr, [pc, #384]	; 402610 <__ieee754_atan2+0x190>
  402490:	ea49 74d4 	orr.w	r4, r9, r4, lsr #31
  402494:	4574      	cmp	r4, lr
  402496:	4606      	mov	r6, r0
  402498:	460d      	mov	r5, r1
  40249a:	d83e      	bhi.n	40251a <__ieee754_atan2+0x9a>
  40249c:	4244      	negs	r4, r0
  40249e:	4304      	orrs	r4, r0
  4024a0:	f021 4b00 	bic.w	fp, r1, #2147483648	; 0x80000000
  4024a4:	ea4b 74d4 	orr.w	r4, fp, r4, lsr #31
  4024a8:	4574      	cmp	r4, lr
  4024aa:	468a      	mov	sl, r1
  4024ac:	d835      	bhi.n	40251a <__ieee754_atan2+0x9a>
  4024ae:	f103 4440 	add.w	r4, r3, #3221225472	; 0xc0000000
  4024b2:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
  4024b6:	4314      	orrs	r4, r2
  4024b8:	d044      	beq.n	402544 <__ieee754_atan2+0xc4>
  4024ba:	179c      	asrs	r4, r3, #30
  4024bc:	f004 0402 	and.w	r4, r4, #2
  4024c0:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
  4024c4:	ea50 010b 	orrs.w	r1, r0, fp
  4024c8:	d02f      	beq.n	40252a <__ieee754_atan2+0xaa>
  4024ca:	ea52 0109 	orrs.w	r1, r2, r9
  4024ce:	d033      	beq.n	402538 <__ieee754_atan2+0xb8>
  4024d0:	45f1      	cmp	r9, lr
  4024d2:	d046      	beq.n	402562 <__ieee754_atan2+0xe2>
  4024d4:	45f3      	cmp	fp, lr
  4024d6:	d02f      	beq.n	402538 <__ieee754_atan2+0xb8>
  4024d8:	ebc9 090b 	rsb	r9, r9, fp
  4024dc:	ea4f 5929 	mov.w	r9, r9, asr #20
  4024e0:	f1b9 0f3c 	cmp.w	r9, #60	; 0x3c
  4024e4:	dc34      	bgt.n	402550 <__ieee754_atan2+0xd0>
  4024e6:	2b00      	cmp	r3, #0
  4024e8:	db57      	blt.n	40259a <__ieee754_atan2+0x11a>
  4024ea:	4630      	mov	r0, r6
  4024ec:	4629      	mov	r1, r5
  4024ee:	f003 fb87 	bl	405c00 <__aeabi_ddiv>
  4024f2:	f000 faef 	bl	402ad4 <fabs>
  4024f6:	f000 f94f 	bl	402798 <atan>
  4024fa:	2c01      	cmp	r4, #1
  4024fc:	d04a      	beq.n	402594 <__ieee754_atan2+0x114>
  4024fe:	2c02      	cmp	r4, #2
  402500:	d03b      	beq.n	40257a <__ieee754_atan2+0xfa>
  402502:	b184      	cbz	r4, 402526 <__ieee754_atan2+0xa6>
  402504:	a332      	add	r3, pc, #200	; (adr r3, 4025d0 <__ieee754_atan2+0x150>)
  402506:	e9d3 2300 	ldrd	r2, r3, [r3]
  40250a:	f003 f89b 	bl	405644 <__aeabi_dsub>
  40250e:	a332      	add	r3, pc, #200	; (adr r3, 4025d8 <__ieee754_atan2+0x158>)
  402510:	e9d3 2300 	ldrd	r2, r3, [r3]
  402514:	f003 f896 	bl	405644 <__aeabi_dsub>
  402518:	e005      	b.n	402526 <__ieee754_atan2+0xa6>
  40251a:	4610      	mov	r0, r2
  40251c:	4619      	mov	r1, r3
  40251e:	4632      	mov	r2, r6
  402520:	462b      	mov	r3, r5
  402522:	f003 f891 	bl	405648 <__adddf3>
  402526:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40252a:	2c02      	cmp	r4, #2
  40252c:	d014      	beq.n	402558 <__ieee754_atan2+0xd8>
  40252e:	2c03      	cmp	r4, #3
  402530:	d10c      	bne.n	40254c <__ieee754_atan2+0xcc>
  402532:	482d      	ldr	r0, [pc, #180]	; (4025e8 <__ieee754_atan2+0x168>)
  402534:	492d      	ldr	r1, [pc, #180]	; (4025ec <__ieee754_atan2+0x16c>)
  402536:	e7f6      	b.n	402526 <__ieee754_atan2+0xa6>
  402538:	f1ba 0f00 	cmp.w	sl, #0
  40253c:	482a      	ldr	r0, [pc, #168]	; (4025e8 <__ieee754_atan2+0x168>)
  40253e:	db0e      	blt.n	40255e <__ieee754_atan2+0xde>
  402540:	492b      	ldr	r1, [pc, #172]	; (4025f0 <__ieee754_atan2+0x170>)
  402542:	e7f0      	b.n	402526 <__ieee754_atan2+0xa6>
  402544:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402548:	f000 b926 	b.w	402798 <atan>
  40254c:	4629      	mov	r1, r5
  40254e:	e7ea      	b.n	402526 <__ieee754_atan2+0xa6>
  402550:	a123      	add	r1, pc, #140	; (adr r1, 4025e0 <__ieee754_atan2+0x160>)
  402552:	e9d1 0100 	ldrd	r0, r1, [r1]
  402556:	e7d0      	b.n	4024fa <__ieee754_atan2+0x7a>
  402558:	4823      	ldr	r0, [pc, #140]	; (4025e8 <__ieee754_atan2+0x168>)
  40255a:	4926      	ldr	r1, [pc, #152]	; (4025f4 <__ieee754_atan2+0x174>)
  40255c:	e7e3      	b.n	402526 <__ieee754_atan2+0xa6>
  40255e:	4926      	ldr	r1, [pc, #152]	; (4025f8 <__ieee754_atan2+0x178>)
  402560:	e7e1      	b.n	402526 <__ieee754_atan2+0xa6>
  402562:	45cb      	cmp	fp, r9
  402564:	d01f      	beq.n	4025a6 <__ieee754_atan2+0x126>
  402566:	2c02      	cmp	r4, #2
  402568:	d0f6      	beq.n	402558 <__ieee754_atan2+0xd8>
  40256a:	2c03      	cmp	r4, #3
  40256c:	d0e1      	beq.n	402532 <__ieee754_atan2+0xb2>
  40256e:	2c01      	cmp	r4, #1
  402570:	f04f 0000 	mov.w	r0, #0
  402574:	d020      	beq.n	4025b8 <__ieee754_atan2+0x138>
  402576:	4601      	mov	r1, r0
  402578:	e7d5      	b.n	402526 <__ieee754_atan2+0xa6>
  40257a:	a315      	add	r3, pc, #84	; (adr r3, 4025d0 <__ieee754_atan2+0x150>)
  40257c:	e9d3 2300 	ldrd	r2, r3, [r3]
  402580:	f003 f860 	bl	405644 <__aeabi_dsub>
  402584:	4602      	mov	r2, r0
  402586:	460b      	mov	r3, r1
  402588:	a113      	add	r1, pc, #76	; (adr r1, 4025d8 <__ieee754_atan2+0x158>)
  40258a:	e9d1 0100 	ldrd	r0, r1, [r1]
  40258e:	f003 f859 	bl	405644 <__aeabi_dsub>
  402592:	e7c8      	b.n	402526 <__ieee754_atan2+0xa6>
  402594:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  402598:	e7c5      	b.n	402526 <__ieee754_atan2+0xa6>
  40259a:	f119 0f3c 	cmn.w	r9, #60	; 0x3c
  40259e:	daa4      	bge.n	4024ea <__ieee754_atan2+0x6a>
  4025a0:	2000      	movs	r0, #0
  4025a2:	2100      	movs	r1, #0
  4025a4:	e7a9      	b.n	4024fa <__ieee754_atan2+0x7a>
  4025a6:	2c02      	cmp	r4, #2
  4025a8:	d00e      	beq.n	4025c8 <__ieee754_atan2+0x148>
  4025aa:	2c03      	cmp	r4, #3
  4025ac:	d009      	beq.n	4025c2 <__ieee754_atan2+0x142>
  4025ae:	2c01      	cmp	r4, #1
  4025b0:	480d      	ldr	r0, [pc, #52]	; (4025e8 <__ieee754_atan2+0x168>)
  4025b2:	d004      	beq.n	4025be <__ieee754_atan2+0x13e>
  4025b4:	4911      	ldr	r1, [pc, #68]	; (4025fc <__ieee754_atan2+0x17c>)
  4025b6:	e7b6      	b.n	402526 <__ieee754_atan2+0xa6>
  4025b8:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  4025bc:	e7b3      	b.n	402526 <__ieee754_atan2+0xa6>
  4025be:	4910      	ldr	r1, [pc, #64]	; (402600 <__ieee754_atan2+0x180>)
  4025c0:	e7b1      	b.n	402526 <__ieee754_atan2+0xa6>
  4025c2:	4810      	ldr	r0, [pc, #64]	; (402604 <__ieee754_atan2+0x184>)
  4025c4:	4910      	ldr	r1, [pc, #64]	; (402608 <__ieee754_atan2+0x188>)
  4025c6:	e7ae      	b.n	402526 <__ieee754_atan2+0xa6>
  4025c8:	480e      	ldr	r0, [pc, #56]	; (402604 <__ieee754_atan2+0x184>)
  4025ca:	4910      	ldr	r1, [pc, #64]	; (40260c <__ieee754_atan2+0x18c>)
  4025cc:	e7ab      	b.n	402526 <__ieee754_atan2+0xa6>
  4025ce:	bf00      	nop
  4025d0:	33145c07 	.word	0x33145c07
  4025d4:	3ca1a626 	.word	0x3ca1a626
  4025d8:	54442d18 	.word	0x54442d18
  4025dc:	400921fb 	.word	0x400921fb
  4025e0:	54442d18 	.word	0x54442d18
  4025e4:	3ff921fb 	.word	0x3ff921fb
  4025e8:	54442d18 	.word	0x54442d18
  4025ec:	c00921fb 	.word	0xc00921fb
  4025f0:	3ff921fb 	.word	0x3ff921fb
  4025f4:	400921fb 	.word	0x400921fb
  4025f8:	bff921fb 	.word	0xbff921fb
  4025fc:	3fe921fb 	.word	0x3fe921fb
  402600:	bfe921fb 	.word	0xbfe921fb
  402604:	7f3321d2 	.word	0x7f3321d2
  402608:	c002d97c 	.word	0xc002d97c
  40260c:	4002d97c 	.word	0x4002d97c
  402610:	7ff00000 	.word	0x7ff00000

00402614 <__ieee754_sqrt>:
  402614:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402618:	4e5d      	ldr	r6, [pc, #372]	; (402790 <__ieee754_sqrt+0x17c>)
  40261a:	46b6      	mov	lr, r6
  40261c:	400e      	ands	r6, r1
  40261e:	4576      	cmp	r6, lr
  402620:	460c      	mov	r4, r1
  402622:	4605      	mov	r5, r0
  402624:	f000 8095 	beq.w	402752 <__ieee754_sqrt+0x13e>
  402628:	2900      	cmp	r1, #0
  40262a:	460b      	mov	r3, r1
  40262c:	4602      	mov	r2, r0
  40262e:	dd73      	ble.n	402718 <__ieee754_sqrt+0x104>
  402630:	150f      	asrs	r7, r1, #20
  402632:	d07e      	beq.n	402732 <__ieee754_sqrt+0x11e>
  402634:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
  402638:	f3c3 0313 	ubfx	r3, r3, #0, #20
  40263c:	07f8      	lsls	r0, r7, #31
  40263e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  402642:	d464      	bmi.n	40270e <__ieee754_sqrt+0xfa>
  402644:	eb03 71d2 	add.w	r1, r3, r2, lsr #31
  402648:	2600      	movs	r6, #0
  40264a:	440b      	add	r3, r1
  40264c:	107f      	asrs	r7, r7, #1
  40264e:	0052      	lsls	r2, r2, #1
  402650:	46b6      	mov	lr, r6
  402652:	2016      	movs	r0, #22
  402654:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  402658:	eb0e 0401 	add.w	r4, lr, r1
  40265c:	429c      	cmp	r4, r3
  40265e:	ea4f 75d2 	mov.w	r5, r2, lsr #31
  402662:	ea4f 0242 	mov.w	r2, r2, lsl #1
  402666:	dc03      	bgt.n	402670 <__ieee754_sqrt+0x5c>
  402668:	1b1b      	subs	r3, r3, r4
  40266a:	eb04 0e01 	add.w	lr, r4, r1
  40266e:	440e      	add	r6, r1
  402670:	3801      	subs	r0, #1
  402672:	eb05 0343 	add.w	r3, r5, r3, lsl #1
  402676:	ea4f 0151 	mov.w	r1, r1, lsr #1
  40267a:	d1ed      	bne.n	402658 <__ieee754_sqrt+0x44>
  40267c:	4684      	mov	ip, r0
  40267e:	2420      	movs	r4, #32
  402680:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  402684:	e009      	b.n	40269a <__ieee754_sqrt+0x86>
  402686:	d020      	beq.n	4026ca <__ieee754_sqrt+0xb6>
  402688:	eb03 75d2 	add.w	r5, r3, r2, lsr #31
  40268c:	3c01      	subs	r4, #1
  40268e:	ea4f 0151 	mov.w	r1, r1, lsr #1
  402692:	442b      	add	r3, r5
  402694:	ea4f 0242 	mov.w	r2, r2, lsl #1
  402698:	d020      	beq.n	4026dc <__ieee754_sqrt+0xc8>
  40269a:	459e      	cmp	lr, r3
  40269c:	eb01 050c 	add.w	r5, r1, ip
  4026a0:	daf1      	bge.n	402686 <__ieee754_sqrt+0x72>
  4026a2:	2d00      	cmp	r5, #0
  4026a4:	eb05 0c01 	add.w	ip, r5, r1
  4026a8:	db09      	blt.n	4026be <__ieee754_sqrt+0xaa>
  4026aa:	46f0      	mov	r8, lr
  4026ac:	4295      	cmp	r5, r2
  4026ae:	ebce 0303 	rsb	r3, lr, r3
  4026b2:	d900      	bls.n	4026b6 <__ieee754_sqrt+0xa2>
  4026b4:	3b01      	subs	r3, #1
  4026b6:	1b52      	subs	r2, r2, r5
  4026b8:	4408      	add	r0, r1
  4026ba:	46c6      	mov	lr, r8
  4026bc:	e7e4      	b.n	402688 <__ieee754_sqrt+0x74>
  4026be:	f1bc 0f00 	cmp.w	ip, #0
  4026c2:	dbf2      	blt.n	4026aa <__ieee754_sqrt+0x96>
  4026c4:	f10e 0801 	add.w	r8, lr, #1
  4026c8:	e7f0      	b.n	4026ac <__ieee754_sqrt+0x98>
  4026ca:	4295      	cmp	r5, r2
  4026cc:	d817      	bhi.n	4026fe <__ieee754_sqrt+0xea>
  4026ce:	2d00      	cmp	r5, #0
  4026d0:	eb05 0c01 	add.w	ip, r5, r1
  4026d4:	db47      	blt.n	402766 <__ieee754_sqrt+0x152>
  4026d6:	4698      	mov	r8, r3
  4026d8:	2300      	movs	r3, #0
  4026da:	e7ec      	b.n	4026b6 <__ieee754_sqrt+0xa2>
  4026dc:	4313      	orrs	r3, r2
  4026de:	d110      	bne.n	402702 <__ieee754_sqrt+0xee>
  4026e0:	0840      	lsrs	r0, r0, #1
  4026e2:	1073      	asrs	r3, r6, #1
  4026e4:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
  4026e8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4026ec:	07f2      	lsls	r2, r6, #31
  4026ee:	eb03 5907 	add.w	r9, r3, r7, lsl #20
  4026f2:	bf48      	it	mi
  4026f4:	f040 4000 	orrmi.w	r0, r0, #2147483648	; 0x80000000
  4026f8:	4649      	mov	r1, r9
  4026fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4026fe:	4673      	mov	r3, lr
  402700:	e7c2      	b.n	402688 <__ieee754_sqrt+0x74>
  402702:	1c41      	adds	r1, r0, #1
  402704:	d033      	beq.n	40276e <__ieee754_sqrt+0x15a>
  402706:	f000 0301 	and.w	r3, r0, #1
  40270a:	4418      	add	r0, r3
  40270c:	e7e8      	b.n	4026e0 <__ieee754_sqrt+0xcc>
  40270e:	005b      	lsls	r3, r3, #1
  402710:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
  402714:	0052      	lsls	r2, r2, #1
  402716:	e795      	b.n	402644 <__ieee754_sqrt+0x30>
  402718:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  40271c:	4306      	orrs	r6, r0
  40271e:	d0ec      	beq.n	4026fa <__ieee754_sqrt+0xe6>
  402720:	bb69      	cbnz	r1, 40277e <__ieee754_sqrt+0x16a>
  402722:	460f      	mov	r7, r1
  402724:	0ad3      	lsrs	r3, r2, #11
  402726:	3f15      	subs	r7, #21
  402728:	0552      	lsls	r2, r2, #21
  40272a:	2b00      	cmp	r3, #0
  40272c:	d0fa      	beq.n	402724 <__ieee754_sqrt+0x110>
  40272e:	02dd      	lsls	r5, r3, #11
  402730:	d420      	bmi.n	402774 <__ieee754_sqrt+0x160>
  402732:	2100      	movs	r1, #0
  402734:	e000      	b.n	402738 <__ieee754_sqrt+0x124>
  402736:	4601      	mov	r1, r0
  402738:	005b      	lsls	r3, r3, #1
  40273a:	02dc      	lsls	r4, r3, #11
  40273c:	f101 0001 	add.w	r0, r1, #1
  402740:	d5f9      	bpl.n	402736 <__ieee754_sqrt+0x122>
  402742:	f1c0 0420 	rsb	r4, r0, #32
  402746:	fa22 f404 	lsr.w	r4, r2, r4
  40274a:	4323      	orrs	r3, r4
  40274c:	1a7f      	subs	r7, r7, r1
  40274e:	4082      	lsls	r2, r0
  402750:	e770      	b.n	402634 <__ieee754_sqrt+0x20>
  402752:	4602      	mov	r2, r0
  402754:	460b      	mov	r3, r1
  402756:	f003 f929 	bl	4059ac <__aeabi_dmul>
  40275a:	462a      	mov	r2, r5
  40275c:	4623      	mov	r3, r4
  40275e:	f002 ff73 	bl	405648 <__adddf3>
  402762:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402766:	f1bc 0f00 	cmp.w	ip, #0
  40276a:	daab      	bge.n	4026c4 <__ieee754_sqrt+0xb0>
  40276c:	e7b3      	b.n	4026d6 <__ieee754_sqrt+0xc2>
  40276e:	3601      	adds	r6, #1
  402770:	4620      	mov	r0, r4
  402772:	e7b6      	b.n	4026e2 <__ieee754_sqrt+0xce>
  402774:	2420      	movs	r4, #32
  402776:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
  40277a:	2000      	movs	r0, #0
  40277c:	e7e3      	b.n	402746 <__ieee754_sqrt+0x132>
  40277e:	4602      	mov	r2, r0
  402780:	460b      	mov	r3, r1
  402782:	f002 ff5f 	bl	405644 <__aeabi_dsub>
  402786:	4602      	mov	r2, r0
  402788:	460b      	mov	r3, r1
  40278a:	f003 fa39 	bl	405c00 <__aeabi_ddiv>
  40278e:	e7b4      	b.n	4026fa <__ieee754_sqrt+0xe6>
  402790:	7ff00000 	.word	0x7ff00000
  402794:	00000000 	.word	0x00000000

00402798 <atan>:
  402798:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40279c:	4bc0      	ldr	r3, [pc, #768]	; (402aa0 <atan+0x308>)
  40279e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  4027a2:	429e      	cmp	r6, r3
  4027a4:	460d      	mov	r5, r1
  4027a6:	468a      	mov	sl, r1
  4027a8:	4604      	mov	r4, r0
  4027aa:	dd0f      	ble.n	4027cc <atan+0x34>
  4027ac:	4bbd      	ldr	r3, [pc, #756]	; (402aa4 <atan+0x30c>)
  4027ae:	429e      	cmp	r6, r3
  4027b0:	f300 80b2 	bgt.w	402918 <atan+0x180>
  4027b4:	f000 80ad 	beq.w	402912 <atan+0x17a>
  4027b8:	4bbb      	ldr	r3, [pc, #748]	; (402aa8 <atan+0x310>)
  4027ba:	49bc      	ldr	r1, [pc, #752]	; (402aac <atan+0x314>)
  4027bc:	4cbc      	ldr	r4, [pc, #752]	; (402ab0 <atan+0x318>)
  4027be:	f1ba 0f00 	cmp.w	sl, #0
  4027c2:	bfc8      	it	gt
  4027c4:	4619      	movgt	r1, r3
  4027c6:	4620      	mov	r0, r4
  4027c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4027cc:	4bb9      	ldr	r3, [pc, #740]	; (402ab4 <atan+0x31c>)
  4027ce:	429e      	cmp	r6, r3
  4027d0:	f300 80bc 	bgt.w	40294c <atan+0x1b4>
  4027d4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
  4027d8:	429e      	cmp	r6, r3
  4027da:	f340 80a7 	ble.w	40292c <atan+0x194>
  4027de:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
  4027e2:	4622      	mov	r2, r4
  4027e4:	462b      	mov	r3, r5
  4027e6:	4620      	mov	r0, r4
  4027e8:	4629      	mov	r1, r5
  4027ea:	f003 f8df 	bl	4059ac <__aeabi_dmul>
  4027ee:	4602      	mov	r2, r0
  4027f0:	460b      	mov	r3, r1
  4027f2:	4680      	mov	r8, r0
  4027f4:	4689      	mov	r9, r1
  4027f6:	f003 f8d9 	bl	4059ac <__aeabi_dmul>
  4027fa:	a391      	add	r3, pc, #580	; (adr r3, 402a40 <atan+0x2a8>)
  4027fc:	e9d3 2300 	ldrd	r2, r3, [r3]
  402800:	4606      	mov	r6, r0
  402802:	460f      	mov	r7, r1
  402804:	f003 f8d2 	bl	4059ac <__aeabi_dmul>
  402808:	a38f      	add	r3, pc, #572	; (adr r3, 402a48 <atan+0x2b0>)
  40280a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40280e:	f002 ff1b 	bl	405648 <__adddf3>
  402812:	4632      	mov	r2, r6
  402814:	463b      	mov	r3, r7
  402816:	f003 f8c9 	bl	4059ac <__aeabi_dmul>
  40281a:	a38d      	add	r3, pc, #564	; (adr r3, 402a50 <atan+0x2b8>)
  40281c:	e9d3 2300 	ldrd	r2, r3, [r3]
  402820:	f002 ff12 	bl	405648 <__adddf3>
  402824:	4632      	mov	r2, r6
  402826:	463b      	mov	r3, r7
  402828:	f003 f8c0 	bl	4059ac <__aeabi_dmul>
  40282c:	a38a      	add	r3, pc, #552	; (adr r3, 402a58 <atan+0x2c0>)
  40282e:	e9d3 2300 	ldrd	r2, r3, [r3]
  402832:	f002 ff09 	bl	405648 <__adddf3>
  402836:	4632      	mov	r2, r6
  402838:	463b      	mov	r3, r7
  40283a:	f003 f8b7 	bl	4059ac <__aeabi_dmul>
  40283e:	a388      	add	r3, pc, #544	; (adr r3, 402a60 <atan+0x2c8>)
  402840:	e9d3 2300 	ldrd	r2, r3, [r3]
  402844:	f002 ff00 	bl	405648 <__adddf3>
  402848:	4632      	mov	r2, r6
  40284a:	463b      	mov	r3, r7
  40284c:	f003 f8ae 	bl	4059ac <__aeabi_dmul>
  402850:	a385      	add	r3, pc, #532	; (adr r3, 402a68 <atan+0x2d0>)
  402852:	e9d3 2300 	ldrd	r2, r3, [r3]
  402856:	f002 fef7 	bl	405648 <__adddf3>
  40285a:	4642      	mov	r2, r8
  40285c:	464b      	mov	r3, r9
  40285e:	f003 f8a5 	bl	4059ac <__aeabi_dmul>
  402862:	a383      	add	r3, pc, #524	; (adr r3, 402a70 <atan+0x2d8>)
  402864:	e9d3 2300 	ldrd	r2, r3, [r3]
  402868:	4680      	mov	r8, r0
  40286a:	4689      	mov	r9, r1
  40286c:	4630      	mov	r0, r6
  40286e:	4639      	mov	r1, r7
  402870:	f003 f89c 	bl	4059ac <__aeabi_dmul>
  402874:	a380      	add	r3, pc, #512	; (adr r3, 402a78 <atan+0x2e0>)
  402876:	e9d3 2300 	ldrd	r2, r3, [r3]
  40287a:	f002 fee3 	bl	405644 <__aeabi_dsub>
  40287e:	4632      	mov	r2, r6
  402880:	463b      	mov	r3, r7
  402882:	f003 f893 	bl	4059ac <__aeabi_dmul>
  402886:	a37e      	add	r3, pc, #504	; (adr r3, 402a80 <atan+0x2e8>)
  402888:	e9d3 2300 	ldrd	r2, r3, [r3]
  40288c:	f002 feda 	bl	405644 <__aeabi_dsub>
  402890:	4632      	mov	r2, r6
  402892:	463b      	mov	r3, r7
  402894:	f003 f88a 	bl	4059ac <__aeabi_dmul>
  402898:	a37b      	add	r3, pc, #492	; (adr r3, 402a88 <atan+0x2f0>)
  40289a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40289e:	f002 fed1 	bl	405644 <__aeabi_dsub>
  4028a2:	4632      	mov	r2, r6
  4028a4:	463b      	mov	r3, r7
  4028a6:	f003 f881 	bl	4059ac <__aeabi_dmul>
  4028aa:	a379      	add	r3, pc, #484	; (adr r3, 402a90 <atan+0x2f8>)
  4028ac:	e9d3 2300 	ldrd	r2, r3, [r3]
  4028b0:	f002 fec8 	bl	405644 <__aeabi_dsub>
  4028b4:	4632      	mov	r2, r6
  4028b6:	463b      	mov	r3, r7
  4028b8:	f003 f878 	bl	4059ac <__aeabi_dmul>
  4028bc:	f1bb 3fff 	cmp.w	fp, #4294967295	; 0xffffffff
  4028c0:	4602      	mov	r2, r0
  4028c2:	460b      	mov	r3, r1
  4028c4:	d069      	beq.n	40299a <atan+0x202>
  4028c6:	4640      	mov	r0, r8
  4028c8:	4649      	mov	r1, r9
  4028ca:	f002 febd 	bl	405648 <__adddf3>
  4028ce:	4622      	mov	r2, r4
  4028d0:	462b      	mov	r3, r5
  4028d2:	f003 f86b 	bl	4059ac <__aeabi_dmul>
  4028d6:	4e78      	ldr	r6, [pc, #480]	; (402ab8 <atan+0x320>)
  4028d8:	4b78      	ldr	r3, [pc, #480]	; (402abc <atan+0x324>)
  4028da:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
  4028de:	445e      	add	r6, fp
  4028e0:	449b      	add	fp, r3
  4028e2:	e9db 2300 	ldrd	r2, r3, [fp]
  4028e6:	f002 fead 	bl	405644 <__aeabi_dsub>
  4028ea:	4622      	mov	r2, r4
  4028ec:	462b      	mov	r3, r5
  4028ee:	f002 fea9 	bl	405644 <__aeabi_dsub>
  4028f2:	4602      	mov	r2, r0
  4028f4:	460b      	mov	r3, r1
  4028f6:	e9d6 0100 	ldrd	r0, r1, [r6]
  4028fa:	f002 fea3 	bl	405644 <__aeabi_dsub>
  4028fe:	f1ba 0f00 	cmp.w	sl, #0
  402902:	4604      	mov	r4, r0
  402904:	f6bf af5f 	bge.w	4027c6 <atan+0x2e>
  402908:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  40290c:	4620      	mov	r0, r4
  40290e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402912:	2800      	cmp	r0, #0
  402914:	f43f af50 	beq.w	4027b8 <atan+0x20>
  402918:	4622      	mov	r2, r4
  40291a:	4620      	mov	r0, r4
  40291c:	462b      	mov	r3, r5
  40291e:	4629      	mov	r1, r5
  402920:	f002 fe92 	bl	405648 <__adddf3>
  402924:	4604      	mov	r4, r0
  402926:	4620      	mov	r0, r4
  402928:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40292c:	a35a      	add	r3, pc, #360	; (adr r3, 402a98 <atan+0x300>)
  40292e:	e9d3 2300 	ldrd	r2, r3, [r3]
  402932:	f002 fe89 	bl	405648 <__adddf3>
  402936:	2200      	movs	r2, #0
  402938:	4b61      	ldr	r3, [pc, #388]	; (402ac0 <atan+0x328>)
  40293a:	f003 fac7 	bl	405ecc <__aeabi_dcmpgt>
  40293e:	2800      	cmp	r0, #0
  402940:	f43f af4d 	beq.w	4027de <atan+0x46>
  402944:	4629      	mov	r1, r5
  402946:	4620      	mov	r0, r4
  402948:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40294c:	f000 f8c2 	bl	402ad4 <fabs>
  402950:	4b5c      	ldr	r3, [pc, #368]	; (402ac4 <atan+0x32c>)
  402952:	429e      	cmp	r6, r3
  402954:	4604      	mov	r4, r0
  402956:	460d      	mov	r5, r1
  402958:	dc2f      	bgt.n	4029ba <atan+0x222>
  40295a:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
  40295e:	429e      	cmp	r6, r3
  402960:	dc54      	bgt.n	402a0c <atan+0x274>
  402962:	4602      	mov	r2, r0
  402964:	460b      	mov	r3, r1
  402966:	f002 fe6f 	bl	405648 <__adddf3>
  40296a:	2200      	movs	r2, #0
  40296c:	4b54      	ldr	r3, [pc, #336]	; (402ac0 <atan+0x328>)
  40296e:	f002 fe69 	bl	405644 <__aeabi_dsub>
  402972:	2200      	movs	r2, #0
  402974:	4606      	mov	r6, r0
  402976:	460f      	mov	r7, r1
  402978:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  40297c:	4620      	mov	r0, r4
  40297e:	4629      	mov	r1, r5
  402980:	f002 fe62 	bl	405648 <__adddf3>
  402984:	4602      	mov	r2, r0
  402986:	460b      	mov	r3, r1
  402988:	4630      	mov	r0, r6
  40298a:	4639      	mov	r1, r7
  40298c:	f003 f938 	bl	405c00 <__aeabi_ddiv>
  402990:	f04f 0b00 	mov.w	fp, #0
  402994:	4604      	mov	r4, r0
  402996:	460d      	mov	r5, r1
  402998:	e723      	b.n	4027e2 <atan+0x4a>
  40299a:	4640      	mov	r0, r8
  40299c:	4649      	mov	r1, r9
  40299e:	f002 fe53 	bl	405648 <__adddf3>
  4029a2:	4622      	mov	r2, r4
  4029a4:	462b      	mov	r3, r5
  4029a6:	f003 f801 	bl	4059ac <__aeabi_dmul>
  4029aa:	4602      	mov	r2, r0
  4029ac:	460b      	mov	r3, r1
  4029ae:	4620      	mov	r0, r4
  4029b0:	4629      	mov	r1, r5
  4029b2:	f002 fe47 	bl	405644 <__aeabi_dsub>
  4029b6:	4604      	mov	r4, r0
  4029b8:	e705      	b.n	4027c6 <atan+0x2e>
  4029ba:	4b43      	ldr	r3, [pc, #268]	; (402ac8 <atan+0x330>)
  4029bc:	429e      	cmp	r6, r3
  4029be:	dc1a      	bgt.n	4029f6 <atan+0x25e>
  4029c0:	2200      	movs	r2, #0
  4029c2:	4b42      	ldr	r3, [pc, #264]	; (402acc <atan+0x334>)
  4029c4:	f002 fe3e 	bl	405644 <__aeabi_dsub>
  4029c8:	2200      	movs	r2, #0
  4029ca:	4606      	mov	r6, r0
  4029cc:	460f      	mov	r7, r1
  4029ce:	4b3f      	ldr	r3, [pc, #252]	; (402acc <atan+0x334>)
  4029d0:	4620      	mov	r0, r4
  4029d2:	4629      	mov	r1, r5
  4029d4:	f002 ffea 	bl	4059ac <__aeabi_dmul>
  4029d8:	2200      	movs	r2, #0
  4029da:	4b39      	ldr	r3, [pc, #228]	; (402ac0 <atan+0x328>)
  4029dc:	f002 fe34 	bl	405648 <__adddf3>
  4029e0:	4602      	mov	r2, r0
  4029e2:	460b      	mov	r3, r1
  4029e4:	4630      	mov	r0, r6
  4029e6:	4639      	mov	r1, r7
  4029e8:	f003 f90a 	bl	405c00 <__aeabi_ddiv>
  4029ec:	f04f 0b02 	mov.w	fp, #2
  4029f0:	4604      	mov	r4, r0
  4029f2:	460d      	mov	r5, r1
  4029f4:	e6f5      	b.n	4027e2 <atan+0x4a>
  4029f6:	4602      	mov	r2, r0
  4029f8:	460b      	mov	r3, r1
  4029fa:	2000      	movs	r0, #0
  4029fc:	4934      	ldr	r1, [pc, #208]	; (402ad0 <atan+0x338>)
  4029fe:	f003 f8ff 	bl	405c00 <__aeabi_ddiv>
  402a02:	f04f 0b03 	mov.w	fp, #3
  402a06:	4604      	mov	r4, r0
  402a08:	460d      	mov	r5, r1
  402a0a:	e6ea      	b.n	4027e2 <atan+0x4a>
  402a0c:	2200      	movs	r2, #0
  402a0e:	4b2c      	ldr	r3, [pc, #176]	; (402ac0 <atan+0x328>)
  402a10:	f002 fe18 	bl	405644 <__aeabi_dsub>
  402a14:	2200      	movs	r2, #0
  402a16:	4606      	mov	r6, r0
  402a18:	460f      	mov	r7, r1
  402a1a:	4b29      	ldr	r3, [pc, #164]	; (402ac0 <atan+0x328>)
  402a1c:	4620      	mov	r0, r4
  402a1e:	4629      	mov	r1, r5
  402a20:	f002 fe12 	bl	405648 <__adddf3>
  402a24:	4602      	mov	r2, r0
  402a26:	460b      	mov	r3, r1
  402a28:	4630      	mov	r0, r6
  402a2a:	4639      	mov	r1, r7
  402a2c:	f003 f8e8 	bl	405c00 <__aeabi_ddiv>
  402a30:	f04f 0b01 	mov.w	fp, #1
  402a34:	4604      	mov	r4, r0
  402a36:	460d      	mov	r5, r1
  402a38:	e6d3      	b.n	4027e2 <atan+0x4a>
  402a3a:	bf00      	nop
  402a3c:	f3af 8000 	nop.w
  402a40:	e322da11 	.word	0xe322da11
  402a44:	3f90ad3a 	.word	0x3f90ad3a
  402a48:	24760deb 	.word	0x24760deb
  402a4c:	3fa97b4b 	.word	0x3fa97b4b
  402a50:	a0d03d51 	.word	0xa0d03d51
  402a54:	3fb10d66 	.word	0x3fb10d66
  402a58:	c54c206e 	.word	0xc54c206e
  402a5c:	3fb745cd 	.word	0x3fb745cd
  402a60:	920083ff 	.word	0x920083ff
  402a64:	3fc24924 	.word	0x3fc24924
  402a68:	5555550d 	.word	0x5555550d
  402a6c:	3fd55555 	.word	0x3fd55555
  402a70:	2c6a6c2f 	.word	0x2c6a6c2f
  402a74:	bfa2b444 	.word	0xbfa2b444
  402a78:	52defd9a 	.word	0x52defd9a
  402a7c:	3fadde2d 	.word	0x3fadde2d
  402a80:	af749a6d 	.word	0xaf749a6d
  402a84:	3fb3b0f2 	.word	0x3fb3b0f2
  402a88:	fe231671 	.word	0xfe231671
  402a8c:	3fbc71c6 	.word	0x3fbc71c6
  402a90:	9998ebc4 	.word	0x9998ebc4
  402a94:	3fc99999 	.word	0x3fc99999
  402a98:	8800759c 	.word	0x8800759c
  402a9c:	7e37e43c 	.word	0x7e37e43c
  402aa0:	440fffff 	.word	0x440fffff
  402aa4:	7ff00000 	.word	0x7ff00000
  402aa8:	3ff921fb 	.word	0x3ff921fb
  402aac:	bff921fb 	.word	0xbff921fb
  402ab0:	54442d18 	.word	0x54442d18
  402ab4:	3fdbffff 	.word	0x3fdbffff
  402ab8:	00406958 	.word	0x00406958
  402abc:	00406938 	.word	0x00406938
  402ac0:	3ff00000 	.word	0x3ff00000
  402ac4:	3ff2ffff 	.word	0x3ff2ffff
  402ac8:	40037fff 	.word	0x40037fff
  402acc:	3ff80000 	.word	0x3ff80000
  402ad0:	bff00000 	.word	0xbff00000

00402ad4 <fabs>:
  402ad4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402ad8:	4770      	bx	lr
  402ada:	bf00      	nop

00402adc <matherr>:
  402adc:	2000      	movs	r0, #0
  402ade:	4770      	bx	lr

00402ae0 <atoi>:
  402ae0:	220a      	movs	r2, #10
  402ae2:	2100      	movs	r1, #0
  402ae4:	f000 beaa 	b.w	40383c <strtol>

00402ae8 <__errno>:
  402ae8:	4b01      	ldr	r3, [pc, #4]	; (402af0 <__errno+0x8>)
  402aea:	6818      	ldr	r0, [r3, #0]
  402aec:	4770      	bx	lr
  402aee:	bf00      	nop
  402af0:	20000078 	.word	0x20000078

00402af4 <__libc_init_array>:
  402af4:	b570      	push	{r4, r5, r6, lr}
  402af6:	4b0e      	ldr	r3, [pc, #56]	; (402b30 <__libc_init_array+0x3c>)
  402af8:	4c0e      	ldr	r4, [pc, #56]	; (402b34 <__libc_init_array+0x40>)
  402afa:	1ae4      	subs	r4, r4, r3
  402afc:	10a4      	asrs	r4, r4, #2
  402afe:	2500      	movs	r5, #0
  402b00:	461e      	mov	r6, r3
  402b02:	42a5      	cmp	r5, r4
  402b04:	d004      	beq.n	402b10 <__libc_init_array+0x1c>
  402b06:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
  402b0a:	4798      	blx	r3
  402b0c:	3501      	adds	r5, #1
  402b0e:	e7f8      	b.n	402b02 <__libc_init_array+0xe>
  402b10:	f004 f896 	bl	406c40 <_init>
  402b14:	4c08      	ldr	r4, [pc, #32]	; (402b38 <__libc_init_array+0x44>)
  402b16:	4b09      	ldr	r3, [pc, #36]	; (402b3c <__libc_init_array+0x48>)
  402b18:	1ae4      	subs	r4, r4, r3
  402b1a:	10a4      	asrs	r4, r4, #2
  402b1c:	2500      	movs	r5, #0
  402b1e:	461e      	mov	r6, r3
  402b20:	42a5      	cmp	r5, r4
  402b22:	d004      	beq.n	402b2e <__libc_init_array+0x3a>
  402b24:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
  402b28:	4798      	blx	r3
  402b2a:	3501      	adds	r5, #1
  402b2c:	e7f8      	b.n	402b20 <__libc_init_array+0x2c>
  402b2e:	bd70      	pop	{r4, r5, r6, pc}
  402b30:	00406c4c 	.word	0x00406c4c
  402b34:	00406c4c 	.word	0x00406c4c
  402b38:	00406c50 	.word	0x00406c50
  402b3c:	00406c4c 	.word	0x00406c4c

00402b40 <memcpy>:
  402b40:	b510      	push	{r4, lr}
  402b42:	1e43      	subs	r3, r0, #1
  402b44:	440a      	add	r2, r1
  402b46:	4291      	cmp	r1, r2
  402b48:	d004      	beq.n	402b54 <memcpy+0x14>
  402b4a:	f811 4b01 	ldrb.w	r4, [r1], #1
  402b4e:	f803 4f01 	strb.w	r4, [r3, #1]!
  402b52:	e7f8      	b.n	402b46 <memcpy+0x6>
  402b54:	bd10      	pop	{r4, pc}

00402b56 <memset>:
  402b56:	4402      	add	r2, r0
  402b58:	4603      	mov	r3, r0
  402b5a:	4293      	cmp	r3, r2
  402b5c:	d002      	beq.n	402b64 <memset+0xe>
  402b5e:	f803 1b01 	strb.w	r1, [r3], #1
  402b62:	e7fa      	b.n	402b5a <memset+0x4>
  402b64:	4770      	bx	lr

00402b66 <__cvt>:
  402b66:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402b6a:	b088      	sub	sp, #32
  402b6c:	2b00      	cmp	r3, #0
  402b6e:	9f14      	ldr	r7, [sp, #80]	; 0x50
  402b70:	9912      	ldr	r1, [sp, #72]	; 0x48
  402b72:	9d10      	ldr	r5, [sp, #64]	; 0x40
  402b74:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
  402b78:	461e      	mov	r6, r3
  402b7a:	f027 0720 	bic.w	r7, r7, #32
  402b7e:	bfbb      	ittet	lt
  402b80:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
  402b84:	461e      	movlt	r6, r3
  402b86:	2300      	movge	r3, #0
  402b88:	232d      	movlt	r3, #45	; 0x2d
  402b8a:	2f46      	cmp	r7, #70	; 0x46
  402b8c:	4614      	mov	r4, r2
  402b8e:	700b      	strb	r3, [r1, #0]
  402b90:	d003      	beq.n	402b9a <__cvt+0x34>
  402b92:	2f45      	cmp	r7, #69	; 0x45
  402b94:	d103      	bne.n	402b9e <__cvt+0x38>
  402b96:	3501      	adds	r5, #1
  402b98:	e001      	b.n	402b9e <__cvt+0x38>
  402b9a:	2303      	movs	r3, #3
  402b9c:	e000      	b.n	402ba0 <__cvt+0x3a>
  402b9e:	2302      	movs	r3, #2
  402ba0:	aa07      	add	r2, sp, #28
  402ba2:	9204      	str	r2, [sp, #16]
  402ba4:	aa06      	add	r2, sp, #24
  402ba6:	9203      	str	r2, [sp, #12]
  402ba8:	e88d 0428 	stmia.w	sp, {r3, r5, sl}
  402bac:	4622      	mov	r2, r4
  402bae:	4633      	mov	r3, r6
  402bb0:	f000 ffae 	bl	403b10 <_dtoa_r>
  402bb4:	2f47      	cmp	r7, #71	; 0x47
  402bb6:	4680      	mov	r8, r0
  402bb8:	d102      	bne.n	402bc0 <__cvt+0x5a>
  402bba:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402bbc:	07db      	lsls	r3, r3, #31
  402bbe:	d528      	bpl.n	402c12 <__cvt+0xac>
  402bc0:	2f46      	cmp	r7, #70	; 0x46
  402bc2:	eb08 0905 	add.w	r9, r8, r5
  402bc6:	d111      	bne.n	402bec <__cvt+0x86>
  402bc8:	f898 3000 	ldrb.w	r3, [r8]
  402bcc:	2b30      	cmp	r3, #48	; 0x30
  402bce:	d10a      	bne.n	402be6 <__cvt+0x80>
  402bd0:	2200      	movs	r2, #0
  402bd2:	2300      	movs	r3, #0
  402bd4:	4620      	mov	r0, r4
  402bd6:	4631      	mov	r1, r6
  402bd8:	f003 f950 	bl	405e7c <__aeabi_dcmpeq>
  402bdc:	b918      	cbnz	r0, 402be6 <__cvt+0x80>
  402bde:	f1c5 0501 	rsb	r5, r5, #1
  402be2:	f8ca 5000 	str.w	r5, [sl]
  402be6:	f8da 3000 	ldr.w	r3, [sl]
  402bea:	4499      	add	r9, r3
  402bec:	2200      	movs	r2, #0
  402bee:	2300      	movs	r3, #0
  402bf0:	4620      	mov	r0, r4
  402bf2:	4631      	mov	r1, r6
  402bf4:	f003 f942 	bl	405e7c <__aeabi_dcmpeq>
  402bf8:	b908      	cbnz	r0, 402bfe <__cvt+0x98>
  402bfa:	2230      	movs	r2, #48	; 0x30
  402bfc:	e002      	b.n	402c04 <__cvt+0x9e>
  402bfe:	f8cd 901c 	str.w	r9, [sp, #28]
  402c02:	e006      	b.n	402c12 <__cvt+0xac>
  402c04:	9b07      	ldr	r3, [sp, #28]
  402c06:	4599      	cmp	r9, r3
  402c08:	d903      	bls.n	402c12 <__cvt+0xac>
  402c0a:	1c59      	adds	r1, r3, #1
  402c0c:	9107      	str	r1, [sp, #28]
  402c0e:	701a      	strb	r2, [r3, #0]
  402c10:	e7f8      	b.n	402c04 <__cvt+0x9e>
  402c12:	9b07      	ldr	r3, [sp, #28]
  402c14:	9a15      	ldr	r2, [sp, #84]	; 0x54
  402c16:	ebc8 0303 	rsb	r3, r8, r3
  402c1a:	4640      	mov	r0, r8
  402c1c:	6013      	str	r3, [r2, #0]
  402c1e:	b008      	add	sp, #32
  402c20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00402c24 <__exponent>:
  402c24:	b573      	push	{r0, r1, r4, r5, r6, lr}
  402c26:	4603      	mov	r3, r0
  402c28:	2900      	cmp	r1, #0
  402c2a:	bfb8      	it	lt
  402c2c:	4249      	neglt	r1, r1
  402c2e:	f803 2b02 	strb.w	r2, [r3], #2
  402c32:	bfb4      	ite	lt
  402c34:	222d      	movlt	r2, #45	; 0x2d
  402c36:	222b      	movge	r2, #43	; 0x2b
  402c38:	2909      	cmp	r1, #9
  402c3a:	7042      	strb	r2, [r0, #1]
  402c3c:	dd19      	ble.n	402c72 <__exponent+0x4e>
  402c3e:	f10d 0207 	add.w	r2, sp, #7
  402c42:	4616      	mov	r6, r2
  402c44:	250a      	movs	r5, #10
  402c46:	fb91 f4f5 	sdiv	r4, r1, r5
  402c4a:	fb05 1114 	mls	r1, r5, r4, r1
  402c4e:	3130      	adds	r1, #48	; 0x30
  402c50:	2c09      	cmp	r4, #9
  402c52:	f802 1d01 	strb.w	r1, [r2, #-1]!
  402c56:	4621      	mov	r1, r4
  402c58:	dcf5      	bgt.n	402c46 <__exponent+0x22>
  402c5a:	3130      	adds	r1, #48	; 0x30
  402c5c:	1e54      	subs	r4, r2, #1
  402c5e:	f802 1c01 	strb.w	r1, [r2, #-1]
  402c62:	42b4      	cmp	r4, r6
  402c64:	461a      	mov	r2, r3
  402c66:	d20a      	bcs.n	402c7e <__exponent+0x5a>
  402c68:	f814 2b01 	ldrb.w	r2, [r4], #1
  402c6c:	f803 2b01 	strb.w	r2, [r3], #1
  402c70:	e7f7      	b.n	402c62 <__exponent+0x3e>
  402c72:	2430      	movs	r4, #48	; 0x30
  402c74:	461a      	mov	r2, r3
  402c76:	4421      	add	r1, r4
  402c78:	f802 4b02 	strb.w	r4, [r2], #2
  402c7c:	7059      	strb	r1, [r3, #1]
  402c7e:	1a10      	subs	r0, r2, r0
  402c80:	b002      	add	sp, #8
  402c82:	bd70      	pop	{r4, r5, r6, pc}

00402c84 <_printf_float>:
  402c84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402c88:	b091      	sub	sp, #68	; 0x44
  402c8a:	460c      	mov	r4, r1
  402c8c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
  402c90:	4616      	mov	r6, r2
  402c92:	461f      	mov	r7, r3
  402c94:	4605      	mov	r5, r0
  402c96:	f001 fe57 	bl	404948 <_localeconv_r>
  402c9a:	6803      	ldr	r3, [r0, #0]
  402c9c:	9309      	str	r3, [sp, #36]	; 0x24
  402c9e:	4618      	mov	r0, r3
  402ca0:	f000 fd0e 	bl	4036c0 <strlen>
  402ca4:	2300      	movs	r3, #0
  402ca6:	930e      	str	r3, [sp, #56]	; 0x38
  402ca8:	f8d8 3000 	ldr.w	r3, [r8]
  402cac:	900a      	str	r0, [sp, #40]	; 0x28
  402cae:	3307      	adds	r3, #7
  402cb0:	f023 0307 	bic.w	r3, r3, #7
  402cb4:	f103 0208 	add.w	r2, r3, #8
  402cb8:	f894 9018 	ldrb.w	r9, [r4, #24]
  402cbc:	f8d4 b000 	ldr.w	fp, [r4]
  402cc0:	f8c8 2000 	str.w	r2, [r8]
  402cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
  402cc8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
  402ccc:	f8d4 a04c 	ldr.w	sl, [r4, #76]	; 0x4c
  402cd0:	f8d4 8048 	ldr.w	r8, [r4, #72]	; 0x48
  402cd4:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
  402cd8:	930b      	str	r3, [sp, #44]	; 0x2c
  402cda:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  402cde:	4ba7      	ldr	r3, [pc, #668]	; (402f7c <_printf_float+0x2f8>)
  402ce0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ce2:	4640      	mov	r0, r8
  402ce4:	f003 f8fc 	bl	405ee0 <__aeabi_dcmpun>
  402ce8:	b9a0      	cbnz	r0, 402d14 <_printf_float+0x90>
  402cea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  402cee:	4ba3      	ldr	r3, [pc, #652]	; (402f7c <_printf_float+0x2f8>)
  402cf0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402cf2:	4640      	mov	r0, r8
  402cf4:	f003 f8d6 	bl	405ea4 <__aeabi_dcmple>
  402cf8:	b960      	cbnz	r0, 402d14 <_printf_float+0x90>
  402cfa:	2200      	movs	r2, #0
  402cfc:	2300      	movs	r3, #0
  402cfe:	4640      	mov	r0, r8
  402d00:	4651      	mov	r1, sl
  402d02:	f003 f8c5 	bl	405e90 <__aeabi_dcmplt>
  402d06:	b110      	cbz	r0, 402d0e <_printf_float+0x8a>
  402d08:	232d      	movs	r3, #45	; 0x2d
  402d0a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  402d0e:	4b9c      	ldr	r3, [pc, #624]	; (402f80 <_printf_float+0x2fc>)
  402d10:	4a9c      	ldr	r2, [pc, #624]	; (402f84 <_printf_float+0x300>)
  402d12:	e00a      	b.n	402d2a <_printf_float+0xa6>
  402d14:	4642      	mov	r2, r8
  402d16:	4653      	mov	r3, sl
  402d18:	4640      	mov	r0, r8
  402d1a:	4651      	mov	r1, sl
  402d1c:	f003 f8e0 	bl	405ee0 <__aeabi_dcmpun>
  402d20:	2800      	cmp	r0, #0
  402d22:	f000 8192 	beq.w	40304a <_printf_float+0x3c6>
  402d26:	4b98      	ldr	r3, [pc, #608]	; (402f88 <_printf_float+0x304>)
  402d28:	4a98      	ldr	r2, [pc, #608]	; (402f8c <_printf_float+0x308>)
  402d2a:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
  402d2e:	bf8c      	ite	hi
  402d30:	4690      	movhi	r8, r2
  402d32:	4698      	movls	r8, r3
  402d34:	2303      	movs	r3, #3
  402d36:	6123      	str	r3, [r4, #16]
  402d38:	f02b 0304 	bic.w	r3, fp, #4
  402d3c:	6023      	str	r3, [r4, #0]
  402d3e:	f04f 0a00 	mov.w	sl, #0
  402d42:	e03d      	b.n	402dc0 <_printf_float+0x13c>
  402d44:	f1b9 0f67 	cmp.w	r9, #103	; 0x67
  402d48:	f000 818a 	beq.w	403060 <_printf_float+0x3dc>
  402d4c:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
  402d50:	f000 8186 	beq.w	403060 <_printf_float+0x3dc>
  402d54:	6023      	str	r3, [r4, #0]
  402d56:	2100      	movs	r1, #0
  402d58:	f10d 0233 	add.w	r2, sp, #51	; 0x33
  402d5c:	9301      	str	r3, [sp, #4]
  402d5e:	6863      	ldr	r3, [r4, #4]
  402d60:	9005      	str	r0, [sp, #20]
  402d62:	9202      	str	r2, [sp, #8]
  402d64:	9300      	str	r3, [sp, #0]
  402d66:	4642      	mov	r2, r8
  402d68:	4653      	mov	r3, sl
  402d6a:	9106      	str	r1, [sp, #24]
  402d6c:	f8cd 9010 	str.w	r9, [sp, #16]
  402d70:	f8cd e00c 	str.w	lr, [sp, #12]
  402d74:	4628      	mov	r0, r5
  402d76:	f7ff fef6 	bl	402b66 <__cvt>
  402d7a:	f009 03df 	and.w	r3, r9, #223	; 0xdf
  402d7e:	2b47      	cmp	r3, #71	; 0x47
  402d80:	4680      	mov	r8, r0
  402d82:	f000 8184 	beq.w	40308e <_printf_float+0x40a>
  402d86:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
  402d8a:	990d      	ldr	r1, [sp, #52]	; 0x34
  402d8c:	f200 818d 	bhi.w	4030aa <_printf_float+0x426>
  402d90:	3901      	subs	r1, #1
  402d92:	464a      	mov	r2, r9
  402d94:	f104 0050 	add.w	r0, r4, #80	; 0x50
  402d98:	910d      	str	r1, [sp, #52]	; 0x34
  402d9a:	f7ff ff43 	bl	402c24 <__exponent>
  402d9e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402da0:	1883      	adds	r3, r0, r2
  402da2:	2a01      	cmp	r2, #1
  402da4:	4682      	mov	sl, r0
  402da6:	6123      	str	r3, [r4, #16]
  402da8:	f300 817c 	bgt.w	4030a4 <_printf_float+0x420>
  402dac:	6822      	ldr	r2, [r4, #0]
  402dae:	07d1      	lsls	r1, r2, #31
  402db0:	f100 8178 	bmi.w	4030a4 <_printf_float+0x420>
  402db4:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
  402db8:	b113      	cbz	r3, 402dc0 <_printf_float+0x13c>
  402dba:	232d      	movs	r3, #45	; 0x2d
  402dbc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  402dc0:	9700      	str	r7, [sp, #0]
  402dc2:	4633      	mov	r3, r6
  402dc4:	aa0f      	add	r2, sp, #60	; 0x3c
  402dc6:	4621      	mov	r1, r4
  402dc8:	4628      	mov	r0, r5
  402dca:	f000 f99f 	bl	40310c <_printf_common>
  402dce:	3001      	adds	r0, #1
  402dd0:	d102      	bne.n	402dd8 <_printf_float+0x154>
  402dd2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  402dd6:	e196      	b.n	403106 <_printf_float+0x482>
  402dd8:	6823      	ldr	r3, [r4, #0]
  402dda:	055a      	lsls	r2, r3, #21
  402ddc:	d401      	bmi.n	402de2 <_printf_float+0x15e>
  402dde:	6923      	ldr	r3, [r4, #16]
  402de0:	e065      	b.n	402eae <_printf_float+0x22a>
  402de2:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
  402de6:	f240 80d5 	bls.w	402f94 <_printf_float+0x310>
  402dea:	2200      	movs	r2, #0
  402dec:	2300      	movs	r3, #0
  402dee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
  402df2:	f003 f843 	bl	405e7c <__aeabi_dcmpeq>
  402df6:	b378      	cbz	r0, 402e58 <_printf_float+0x1d4>
  402df8:	2301      	movs	r3, #1
  402dfa:	4a65      	ldr	r2, [pc, #404]	; (402f90 <_printf_float+0x30c>)
  402dfc:	4631      	mov	r1, r6
  402dfe:	4628      	mov	r0, r5
  402e00:	47b8      	blx	r7
  402e02:	3001      	adds	r0, #1
  402e04:	d0e5      	beq.n	402dd2 <_printf_float+0x14e>
  402e06:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402e08:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  402e0a:	429a      	cmp	r2, r3
  402e0c:	db0b      	blt.n	402e26 <_printf_float+0x1a2>
  402e0e:	6823      	ldr	r3, [r4, #0]
  402e10:	07d8      	lsls	r0, r3, #31
  402e12:	d408      	bmi.n	402e26 <_printf_float+0x1a2>
  402e14:	6823      	ldr	r3, [r4, #0]
  402e16:	079b      	lsls	r3, r3, #30
  402e18:	f140 8111 	bpl.w	40303e <_printf_float+0x3ba>
  402e1c:	f04f 0800 	mov.w	r8, #0
  402e20:	f104 0919 	add.w	r9, r4, #25
  402e24:	e106      	b.n	403034 <_printf_float+0x3b0>
  402e26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402e28:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402e2a:	4631      	mov	r1, r6
  402e2c:	4628      	mov	r0, r5
  402e2e:	47b8      	blx	r7
  402e30:	3001      	adds	r0, #1
  402e32:	d0ce      	beq.n	402dd2 <_printf_float+0x14e>
  402e34:	f04f 0800 	mov.w	r8, #0
  402e38:	f104 091a 	add.w	r9, r4, #26
  402e3c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402e3e:	3b01      	subs	r3, #1
  402e40:	4598      	cmp	r8, r3
  402e42:	dae7      	bge.n	402e14 <_printf_float+0x190>
  402e44:	2301      	movs	r3, #1
  402e46:	464a      	mov	r2, r9
  402e48:	4631      	mov	r1, r6
  402e4a:	4628      	mov	r0, r5
  402e4c:	47b8      	blx	r7
  402e4e:	3001      	adds	r0, #1
  402e50:	d0bf      	beq.n	402dd2 <_printf_float+0x14e>
  402e52:	f108 0801 	add.w	r8, r8, #1
  402e56:	e7f1      	b.n	402e3c <_printf_float+0x1b8>
  402e58:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402e5a:	2b00      	cmp	r3, #0
  402e5c:	dc29      	bgt.n	402eb2 <_printf_float+0x22e>
  402e5e:	2301      	movs	r3, #1
  402e60:	4a4b      	ldr	r2, [pc, #300]	; (402f90 <_printf_float+0x30c>)
  402e62:	4631      	mov	r1, r6
  402e64:	4628      	mov	r0, r5
  402e66:	47b8      	blx	r7
  402e68:	3001      	adds	r0, #1
  402e6a:	d0b2      	beq.n	402dd2 <_printf_float+0x14e>
  402e6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402e6e:	b923      	cbnz	r3, 402e7a <_printf_float+0x1f6>
  402e70:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402e72:	b913      	cbnz	r3, 402e7a <_printf_float+0x1f6>
  402e74:	6823      	ldr	r3, [r4, #0]
  402e76:	07d9      	lsls	r1, r3, #31
  402e78:	d5cc      	bpl.n	402e14 <_printf_float+0x190>
  402e7a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402e7c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402e7e:	4631      	mov	r1, r6
  402e80:	4628      	mov	r0, r5
  402e82:	47b8      	blx	r7
  402e84:	3001      	adds	r0, #1
  402e86:	d0a4      	beq.n	402dd2 <_printf_float+0x14e>
  402e88:	f04f 0900 	mov.w	r9, #0
  402e8c:	f104 0a1a 	add.w	sl, r4, #26
  402e90:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402e92:	425b      	negs	r3, r3
  402e94:	4599      	cmp	r9, r3
  402e96:	da09      	bge.n	402eac <_printf_float+0x228>
  402e98:	2301      	movs	r3, #1
  402e9a:	4652      	mov	r2, sl
  402e9c:	4631      	mov	r1, r6
  402e9e:	4628      	mov	r0, r5
  402ea0:	47b8      	blx	r7
  402ea2:	3001      	adds	r0, #1
  402ea4:	d095      	beq.n	402dd2 <_printf_float+0x14e>
  402ea6:	f109 0901 	add.w	r9, r9, #1
  402eaa:	e7f1      	b.n	402e90 <_printf_float+0x20c>
  402eac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402eae:	4642      	mov	r2, r8
  402eb0:	e0a7      	b.n	403002 <_printf_float+0x37e>
  402eb2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402eb4:	6da3      	ldr	r3, [r4, #88]	; 0x58
  402eb6:	429a      	cmp	r2, r3
  402eb8:	bfa8      	it	ge
  402eba:	461a      	movge	r2, r3
  402ebc:	2a00      	cmp	r2, #0
  402ebe:	4691      	mov	r9, r2
  402ec0:	dc06      	bgt.n	402ed0 <_printf_float+0x24c>
  402ec2:	f04f 0a00 	mov.w	sl, #0
  402ec6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
  402eca:	f104 0b1a 	add.w	fp, r4, #26
  402ece:	e011      	b.n	402ef4 <_printf_float+0x270>
  402ed0:	4613      	mov	r3, r2
  402ed2:	4631      	mov	r1, r6
  402ed4:	4642      	mov	r2, r8
  402ed6:	4628      	mov	r0, r5
  402ed8:	47b8      	blx	r7
  402eda:	3001      	adds	r0, #1
  402edc:	d1f1      	bne.n	402ec2 <_printf_float+0x23e>
  402ede:	e778      	b.n	402dd2 <_printf_float+0x14e>
  402ee0:	2301      	movs	r3, #1
  402ee2:	465a      	mov	r2, fp
  402ee4:	4631      	mov	r1, r6
  402ee6:	4628      	mov	r0, r5
  402ee8:	47b8      	blx	r7
  402eea:	3001      	adds	r0, #1
  402eec:	f43f af71 	beq.w	402dd2 <_printf_float+0x14e>
  402ef0:	f10a 0a01 	add.w	sl, sl, #1
  402ef4:	6da3      	ldr	r3, [r4, #88]	; 0x58
  402ef6:	ebc9 0203 	rsb	r2, r9, r3
  402efa:	4592      	cmp	sl, r2
  402efc:	dbf0      	blt.n	402ee0 <_printf_float+0x25c>
  402efe:	eb08 0903 	add.w	r9, r8, r3
  402f02:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  402f04:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402f06:	429a      	cmp	r2, r3
  402f08:	db0f      	blt.n	402f2a <_printf_float+0x2a6>
  402f0a:	6823      	ldr	r3, [r4, #0]
  402f0c:	07da      	lsls	r2, r3, #31
  402f0e:	d40c      	bmi.n	402f2a <_printf_float+0x2a6>
  402f10:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402f12:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  402f14:	4498      	add	r8, r3
  402f16:	ebc9 0808 	rsb	r8, r9, r8
  402f1a:	1a9b      	subs	r3, r3, r2
  402f1c:	4598      	cmp	r8, r3
  402f1e:	bfa8      	it	ge
  402f20:	4698      	movge	r8, r3
  402f22:	f1b8 0f00 	cmp.w	r8, #0
  402f26:	dc08      	bgt.n	402f3a <_printf_float+0x2b6>
  402f28:	e00f      	b.n	402f4a <_printf_float+0x2c6>
  402f2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402f2c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402f2e:	4631      	mov	r1, r6
  402f30:	4628      	mov	r0, r5
  402f32:	47b8      	blx	r7
  402f34:	3001      	adds	r0, #1
  402f36:	d1eb      	bne.n	402f10 <_printf_float+0x28c>
  402f38:	e74b      	b.n	402dd2 <_printf_float+0x14e>
  402f3a:	4643      	mov	r3, r8
  402f3c:	464a      	mov	r2, r9
  402f3e:	4631      	mov	r1, r6
  402f40:	4628      	mov	r0, r5
  402f42:	47b8      	blx	r7
  402f44:	3001      	adds	r0, #1
  402f46:	f43f af44 	beq.w	402dd2 <_printf_float+0x14e>
  402f4a:	f04f 0900 	mov.w	r9, #0
  402f4e:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
  402f52:	f104 0a1a 	add.w	sl, r4, #26
  402f56:	e009      	b.n	402f6c <_printf_float+0x2e8>
  402f58:	2301      	movs	r3, #1
  402f5a:	4652      	mov	r2, sl
  402f5c:	4631      	mov	r1, r6
  402f5e:	4628      	mov	r0, r5
  402f60:	47b8      	blx	r7
  402f62:	3001      	adds	r0, #1
  402f64:	f43f af35 	beq.w	402dd2 <_printf_float+0x14e>
  402f68:	f109 0901 	add.w	r9, r9, #1
  402f6c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  402f6e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402f70:	1a9b      	subs	r3, r3, r2
  402f72:	ebc8 0303 	rsb	r3, r8, r3
  402f76:	4599      	cmp	r9, r3
  402f78:	dbee      	blt.n	402f58 <_printf_float+0x2d4>
  402f7a:	e74b      	b.n	402e14 <_printf_float+0x190>
  402f7c:	7fefffff 	.word	0x7fefffff
  402f80:	0040697c 	.word	0x0040697c
  402f84:	00406980 	.word	0x00406980
  402f88:	00406984 	.word	0x00406984
  402f8c:	00406988 	.word	0x00406988
  402f90:	0040698c 	.word	0x0040698c
  402f94:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402f96:	2a01      	cmp	r2, #1
  402f98:	dc01      	bgt.n	402f9e <_printf_float+0x31a>
  402f9a:	07db      	lsls	r3, r3, #31
  402f9c:	d538      	bpl.n	403010 <_printf_float+0x38c>
  402f9e:	2301      	movs	r3, #1
  402fa0:	4642      	mov	r2, r8
  402fa2:	4631      	mov	r1, r6
  402fa4:	4628      	mov	r0, r5
  402fa6:	47b8      	blx	r7
  402fa8:	3001      	adds	r0, #1
  402faa:	f43f af12 	beq.w	402dd2 <_printf_float+0x14e>
  402fae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402fb0:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402fb2:	4631      	mov	r1, r6
  402fb4:	4628      	mov	r0, r5
  402fb6:	47b8      	blx	r7
  402fb8:	3001      	adds	r0, #1
  402fba:	f43f af0a 	beq.w	402dd2 <_printf_float+0x14e>
  402fbe:	2200      	movs	r2, #0
  402fc0:	2300      	movs	r3, #0
  402fc2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
  402fc6:	f002 ff59 	bl	405e7c <__aeabi_dcmpeq>
  402fca:	b120      	cbz	r0, 402fd6 <_printf_float+0x352>
  402fcc:	f04f 0800 	mov.w	r8, #0
  402fd0:	f104 091a 	add.w	r9, r4, #26
  402fd4:	e00e      	b.n	402ff4 <_printf_float+0x370>
  402fd6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402fd8:	f108 0201 	add.w	r2, r8, #1
  402fdc:	3b01      	subs	r3, #1
  402fde:	e019      	b.n	403014 <_printf_float+0x390>
  402fe0:	2301      	movs	r3, #1
  402fe2:	464a      	mov	r2, r9
  402fe4:	4631      	mov	r1, r6
  402fe6:	4628      	mov	r0, r5
  402fe8:	47b8      	blx	r7
  402fea:	3001      	adds	r0, #1
  402fec:	f43f aef1 	beq.w	402dd2 <_printf_float+0x14e>
  402ff0:	f108 0801 	add.w	r8, r8, #1
  402ff4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402ff6:	3b01      	subs	r3, #1
  402ff8:	4598      	cmp	r8, r3
  402ffa:	dbf1      	blt.n	402fe0 <_printf_float+0x35c>
  402ffc:	4653      	mov	r3, sl
  402ffe:	f104 0250 	add.w	r2, r4, #80	; 0x50
  403002:	4631      	mov	r1, r6
  403004:	4628      	mov	r0, r5
  403006:	47b8      	blx	r7
  403008:	3001      	adds	r0, #1
  40300a:	f47f af03 	bne.w	402e14 <_printf_float+0x190>
  40300e:	e6e0      	b.n	402dd2 <_printf_float+0x14e>
  403010:	2301      	movs	r3, #1
  403012:	4642      	mov	r2, r8
  403014:	4631      	mov	r1, r6
  403016:	4628      	mov	r0, r5
  403018:	47b8      	blx	r7
  40301a:	3001      	adds	r0, #1
  40301c:	d1ee      	bne.n	402ffc <_printf_float+0x378>
  40301e:	e6d8      	b.n	402dd2 <_printf_float+0x14e>
  403020:	2301      	movs	r3, #1
  403022:	464a      	mov	r2, r9
  403024:	4631      	mov	r1, r6
  403026:	4628      	mov	r0, r5
  403028:	47b8      	blx	r7
  40302a:	3001      	adds	r0, #1
  40302c:	f43f aed1 	beq.w	402dd2 <_printf_float+0x14e>
  403030:	f108 0801 	add.w	r8, r8, #1
  403034:	68e3      	ldr	r3, [r4, #12]
  403036:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403038:	1a9b      	subs	r3, r3, r2
  40303a:	4598      	cmp	r8, r3
  40303c:	dbf0      	blt.n	403020 <_printf_float+0x39c>
  40303e:	68e0      	ldr	r0, [r4, #12]
  403040:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403042:	4298      	cmp	r0, r3
  403044:	bfb8      	it	lt
  403046:	4618      	movlt	r0, r3
  403048:	e05d      	b.n	403106 <_printf_float+0x482>
  40304a:	6862      	ldr	r2, [r4, #4]
  40304c:	1c53      	adds	r3, r2, #1
  40304e:	a80e      	add	r0, sp, #56	; 0x38
  403050:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
  403054:	f10d 0e34 	add.w	lr, sp, #52	; 0x34
  403058:	f47f ae74 	bne.w	402d44 <_printf_float+0xc0>
  40305c:	2206      	movs	r2, #6
  40305e:	e001      	b.n	403064 <_printf_float+0x3e0>
  403060:	b912      	cbnz	r2, 403068 <_printf_float+0x3e4>
  403062:	2201      	movs	r2, #1
  403064:	6062      	str	r2, [r4, #4]
  403066:	e675      	b.n	402d54 <_printf_float+0xd0>
  403068:	2100      	movs	r1, #0
  40306a:	9106      	str	r1, [sp, #24]
  40306c:	f10d 0133 	add.w	r1, sp, #51	; 0x33
  403070:	e88d 000c 	stmia.w	sp, {r2, r3}
  403074:	6023      	str	r3, [r4, #0]
  403076:	9005      	str	r0, [sp, #20]
  403078:	4642      	mov	r2, r8
  40307a:	f8cd 9010 	str.w	r9, [sp, #16]
  40307e:	f8cd e00c 	str.w	lr, [sp, #12]
  403082:	9102      	str	r1, [sp, #8]
  403084:	4653      	mov	r3, sl
  403086:	4628      	mov	r0, r5
  403088:	f7ff fd6d 	bl	402b66 <__cvt>
  40308c:	4680      	mov	r8, r0
  40308e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403090:	1cd8      	adds	r0, r3, #3
  403092:	db02      	blt.n	40309a <_printf_float+0x416>
  403094:	6862      	ldr	r2, [r4, #4]
  403096:	4293      	cmp	r3, r2
  403098:	dd1d      	ble.n	4030d6 <_printf_float+0x452>
  40309a:	f1a9 0902 	sub.w	r9, r9, #2
  40309e:	fa5f f989 	uxtb.w	r9, r9
  4030a2:	e670      	b.n	402d86 <_printf_float+0x102>
  4030a4:	3301      	adds	r3, #1
  4030a6:	6123      	str	r3, [r4, #16]
  4030a8:	e684      	b.n	402db4 <_printf_float+0x130>
  4030aa:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
  4030ae:	d114      	bne.n	4030da <_printf_float+0x456>
  4030b0:	2900      	cmp	r1, #0
  4030b2:	6863      	ldr	r3, [r4, #4]
  4030b4:	dd07      	ble.n	4030c6 <_printf_float+0x442>
  4030b6:	6121      	str	r1, [r4, #16]
  4030b8:	b913      	cbnz	r3, 4030c0 <_printf_float+0x43c>
  4030ba:	6822      	ldr	r2, [r4, #0]
  4030bc:	07d2      	lsls	r2, r2, #31
  4030be:	d51d      	bpl.n	4030fc <_printf_float+0x478>
  4030c0:	3301      	adds	r3, #1
  4030c2:	440b      	add	r3, r1
  4030c4:	e019      	b.n	4030fa <_printf_float+0x476>
  4030c6:	b913      	cbnz	r3, 4030ce <_printf_float+0x44a>
  4030c8:	6822      	ldr	r2, [r4, #0]
  4030ca:	07d0      	lsls	r0, r2, #31
  4030cc:	d501      	bpl.n	4030d2 <_printf_float+0x44e>
  4030ce:	3302      	adds	r3, #2
  4030d0:	e013      	b.n	4030fa <_printf_float+0x476>
  4030d2:	2301      	movs	r3, #1
  4030d4:	e011      	b.n	4030fa <_printf_float+0x476>
  4030d6:	f04f 0967 	mov.w	r9, #103	; 0x67
  4030da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4030dc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4030de:	4293      	cmp	r3, r2
  4030e0:	db05      	blt.n	4030ee <_printf_float+0x46a>
  4030e2:	6822      	ldr	r2, [r4, #0]
  4030e4:	6123      	str	r3, [r4, #16]
  4030e6:	07d1      	lsls	r1, r2, #31
  4030e8:	d508      	bpl.n	4030fc <_printf_float+0x478>
  4030ea:	3301      	adds	r3, #1
  4030ec:	e005      	b.n	4030fa <_printf_float+0x476>
  4030ee:	2b00      	cmp	r3, #0
  4030f0:	bfd4      	ite	le
  4030f2:	f1c3 0302 	rsble	r3, r3, #2
  4030f6:	2301      	movgt	r3, #1
  4030f8:	4413      	add	r3, r2
  4030fa:	6123      	str	r3, [r4, #16]
  4030fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4030fe:	65a3      	str	r3, [r4, #88]	; 0x58
  403100:	f04f 0a00 	mov.w	sl, #0
  403104:	e656      	b.n	402db4 <_printf_float+0x130>
  403106:	b011      	add	sp, #68	; 0x44
  403108:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040310c <_printf_common>:
  40310c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403110:	4691      	mov	r9, r2
  403112:	461f      	mov	r7, r3
  403114:	690a      	ldr	r2, [r1, #16]
  403116:	688b      	ldr	r3, [r1, #8]
  403118:	f8dd 8020 	ldr.w	r8, [sp, #32]
  40311c:	4293      	cmp	r3, r2
  40311e:	bfb8      	it	lt
  403120:	4613      	movlt	r3, r2
  403122:	f8c9 3000 	str.w	r3, [r9]
  403126:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
  40312a:	4606      	mov	r6, r0
  40312c:	460c      	mov	r4, r1
  40312e:	b112      	cbz	r2, 403136 <_printf_common+0x2a>
  403130:	3301      	adds	r3, #1
  403132:	f8c9 3000 	str.w	r3, [r9]
  403136:	6823      	ldr	r3, [r4, #0]
  403138:	0699      	lsls	r1, r3, #26
  40313a:	bf42      	ittt	mi
  40313c:	f8d9 3000 	ldrmi.w	r3, [r9]
  403140:	3302      	addmi	r3, #2
  403142:	f8c9 3000 	strmi.w	r3, [r9]
  403146:	6825      	ldr	r5, [r4, #0]
  403148:	f015 0506 	ands.w	r5, r5, #6
  40314c:	d110      	bne.n	403170 <_printf_common+0x64>
  40314e:	f104 0a19 	add.w	sl, r4, #25
  403152:	e007      	b.n	403164 <_printf_common+0x58>
  403154:	2301      	movs	r3, #1
  403156:	4652      	mov	r2, sl
  403158:	4639      	mov	r1, r7
  40315a:	4630      	mov	r0, r6
  40315c:	47c0      	blx	r8
  40315e:	3001      	adds	r0, #1
  403160:	d01a      	beq.n	403198 <_printf_common+0x8c>
  403162:	3501      	adds	r5, #1
  403164:	68e3      	ldr	r3, [r4, #12]
  403166:	f8d9 2000 	ldr.w	r2, [r9]
  40316a:	1a9b      	subs	r3, r3, r2
  40316c:	429d      	cmp	r5, r3
  40316e:	dbf1      	blt.n	403154 <_printf_common+0x48>
  403170:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
  403174:	6822      	ldr	r2, [r4, #0]
  403176:	3300      	adds	r3, #0
  403178:	bf18      	it	ne
  40317a:	2301      	movne	r3, #1
  40317c:	0692      	lsls	r2, r2, #26
  40317e:	d50f      	bpl.n	4031a0 <_printf_common+0x94>
  403180:	18e1      	adds	r1, r4, r3
  403182:	1c5a      	adds	r2, r3, #1
  403184:	2030      	movs	r0, #48	; 0x30
  403186:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
  40318a:	4422      	add	r2, r4
  40318c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
  403190:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
  403194:	3302      	adds	r3, #2
  403196:	e003      	b.n	4031a0 <_printf_common+0x94>
  403198:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  40319c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4031a0:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4031a4:	4639      	mov	r1, r7
  4031a6:	4630      	mov	r0, r6
  4031a8:	47c0      	blx	r8
  4031aa:	3001      	adds	r0, #1
  4031ac:	d0f4      	beq.n	403198 <_printf_common+0x8c>
  4031ae:	6822      	ldr	r2, [r4, #0]
  4031b0:	f8d9 5000 	ldr.w	r5, [r9]
  4031b4:	68e3      	ldr	r3, [r4, #12]
  4031b6:	f002 0206 	and.w	r2, r2, #6
  4031ba:	2a04      	cmp	r2, #4
  4031bc:	bf08      	it	eq
  4031be:	1b5d      	subeq	r5, r3, r5
  4031c0:	6922      	ldr	r2, [r4, #16]
  4031c2:	68a3      	ldr	r3, [r4, #8]
  4031c4:	bf0c      	ite	eq
  4031c6:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
  4031ca:	2500      	movne	r5, #0
  4031cc:	4293      	cmp	r3, r2
  4031ce:	bfc4      	itt	gt
  4031d0:	1a9b      	subgt	r3, r3, r2
  4031d2:	18ed      	addgt	r5, r5, r3
  4031d4:	f04f 0900 	mov.w	r9, #0
  4031d8:	341a      	adds	r4, #26
  4031da:	454d      	cmp	r5, r9
  4031dc:	d009      	beq.n	4031f2 <_printf_common+0xe6>
  4031de:	2301      	movs	r3, #1
  4031e0:	4622      	mov	r2, r4
  4031e2:	4639      	mov	r1, r7
  4031e4:	4630      	mov	r0, r6
  4031e6:	47c0      	blx	r8
  4031e8:	3001      	adds	r0, #1
  4031ea:	d0d5      	beq.n	403198 <_printf_common+0x8c>
  4031ec:	f109 0901 	add.w	r9, r9, #1
  4031f0:	e7f3      	b.n	4031da <_printf_common+0xce>
  4031f2:	2000      	movs	r0, #0
  4031f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

004031f8 <_printf_i>:
  4031f8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4031fc:	4617      	mov	r7, r2
  4031fe:	7e0a      	ldrb	r2, [r1, #24]
  403200:	b085      	sub	sp, #20
  403202:	2a6e      	cmp	r2, #110	; 0x6e
  403204:	4698      	mov	r8, r3
  403206:	4606      	mov	r6, r0
  403208:	460c      	mov	r4, r1
  40320a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40320c:	f101 0e43 	add.w	lr, r1, #67	; 0x43
  403210:	f000 80ae 	beq.w	403370 <_printf_i+0x178>
  403214:	d811      	bhi.n	40323a <_printf_i+0x42>
  403216:	2a63      	cmp	r2, #99	; 0x63
  403218:	d022      	beq.n	403260 <_printf_i+0x68>
  40321a:	d809      	bhi.n	403230 <_printf_i+0x38>
  40321c:	2a00      	cmp	r2, #0
  40321e:	f000 80bb 	beq.w	403398 <_printf_i+0x1a0>
  403222:	2a58      	cmp	r2, #88	; 0x58
  403224:	f040 80ca 	bne.w	4033bc <_printf_i+0x1c4>
  403228:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
  40322c:	4983      	ldr	r1, [pc, #524]	; (40343c <_printf_i+0x244>)
  40322e:	e055      	b.n	4032dc <_printf_i+0xe4>
  403230:	2a64      	cmp	r2, #100	; 0x64
  403232:	d01e      	beq.n	403272 <_printf_i+0x7a>
  403234:	2a69      	cmp	r2, #105	; 0x69
  403236:	d01c      	beq.n	403272 <_printf_i+0x7a>
  403238:	e0c0      	b.n	4033bc <_printf_i+0x1c4>
  40323a:	2a73      	cmp	r2, #115	; 0x73
  40323c:	f000 80b0 	beq.w	4033a0 <_printf_i+0x1a8>
  403240:	d809      	bhi.n	403256 <_printf_i+0x5e>
  403242:	2a6f      	cmp	r2, #111	; 0x6f
  403244:	d02e      	beq.n	4032a4 <_printf_i+0xac>
  403246:	2a70      	cmp	r2, #112	; 0x70
  403248:	f040 80b8 	bne.w	4033bc <_printf_i+0x1c4>
  40324c:	680a      	ldr	r2, [r1, #0]
  40324e:	f042 0220 	orr.w	r2, r2, #32
  403252:	600a      	str	r2, [r1, #0]
  403254:	e03e      	b.n	4032d4 <_printf_i+0xdc>
  403256:	2a75      	cmp	r2, #117	; 0x75
  403258:	d024      	beq.n	4032a4 <_printf_i+0xac>
  40325a:	2a78      	cmp	r2, #120	; 0x78
  40325c:	d03a      	beq.n	4032d4 <_printf_i+0xdc>
  40325e:	e0ad      	b.n	4033bc <_printf_i+0x1c4>
  403260:	681a      	ldr	r2, [r3, #0]
  403262:	f101 0542 	add.w	r5, r1, #66	; 0x42
  403266:	1d11      	adds	r1, r2, #4
  403268:	6019      	str	r1, [r3, #0]
  40326a:	6813      	ldr	r3, [r2, #0]
  40326c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  403270:	e0a8      	b.n	4033c4 <_printf_i+0x1cc>
  403272:	6821      	ldr	r1, [r4, #0]
  403274:	681a      	ldr	r2, [r3, #0]
  403276:	f011 0f80 	tst.w	r1, #128	; 0x80
  40327a:	d002      	beq.n	403282 <_printf_i+0x8a>
  40327c:	1d11      	adds	r1, r2, #4
  40327e:	6019      	str	r1, [r3, #0]
  403280:	e008      	b.n	403294 <_printf_i+0x9c>
  403282:	f011 0f40 	tst.w	r1, #64	; 0x40
  403286:	f102 0104 	add.w	r1, r2, #4
  40328a:	6019      	str	r1, [r3, #0]
  40328c:	d002      	beq.n	403294 <_printf_i+0x9c>
  40328e:	f9b2 3000 	ldrsh.w	r3, [r2]
  403292:	e000      	b.n	403296 <_printf_i+0x9e>
  403294:	6813      	ldr	r3, [r2, #0]
  403296:	2b00      	cmp	r3, #0
  403298:	da3c      	bge.n	403314 <_printf_i+0x11c>
  40329a:	222d      	movs	r2, #45	; 0x2d
  40329c:	425b      	negs	r3, r3
  40329e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
  4032a2:	e037      	b.n	403314 <_printf_i+0x11c>
  4032a4:	6821      	ldr	r1, [r4, #0]
  4032a6:	681a      	ldr	r2, [r3, #0]
  4032a8:	f011 0f80 	tst.w	r1, #128	; 0x80
  4032ac:	d002      	beq.n	4032b4 <_printf_i+0xbc>
  4032ae:	1d11      	adds	r1, r2, #4
  4032b0:	6019      	str	r1, [r3, #0]
  4032b2:	e007      	b.n	4032c4 <_printf_i+0xcc>
  4032b4:	f011 0f40 	tst.w	r1, #64	; 0x40
  4032b8:	f102 0104 	add.w	r1, r2, #4
  4032bc:	6019      	str	r1, [r3, #0]
  4032be:	d001      	beq.n	4032c4 <_printf_i+0xcc>
  4032c0:	8813      	ldrh	r3, [r2, #0]
  4032c2:	e000      	b.n	4032c6 <_printf_i+0xce>
  4032c4:	6813      	ldr	r3, [r2, #0]
  4032c6:	7e22      	ldrb	r2, [r4, #24]
  4032c8:	495c      	ldr	r1, [pc, #368]	; (40343c <_printf_i+0x244>)
  4032ca:	2a6f      	cmp	r2, #111	; 0x6f
  4032cc:	bf14      	ite	ne
  4032ce:	220a      	movne	r2, #10
  4032d0:	2208      	moveq	r2, #8
  4032d2:	e01b      	b.n	40330c <_printf_i+0x114>
  4032d4:	2278      	movs	r2, #120	; 0x78
  4032d6:	495a      	ldr	r1, [pc, #360]	; (403440 <_printf_i+0x248>)
  4032d8:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
  4032dc:	6822      	ldr	r2, [r4, #0]
  4032de:	6818      	ldr	r0, [r3, #0]
  4032e0:	f012 0f80 	tst.w	r2, #128	; 0x80
  4032e4:	f100 0504 	add.w	r5, r0, #4
  4032e8:	601d      	str	r5, [r3, #0]
  4032ea:	d103      	bne.n	4032f4 <_printf_i+0xfc>
  4032ec:	0655      	lsls	r5, r2, #25
  4032ee:	d501      	bpl.n	4032f4 <_printf_i+0xfc>
  4032f0:	8803      	ldrh	r3, [r0, #0]
  4032f2:	e000      	b.n	4032f6 <_printf_i+0xfe>
  4032f4:	6803      	ldr	r3, [r0, #0]
  4032f6:	07d0      	lsls	r0, r2, #31
  4032f8:	bf44      	itt	mi
  4032fa:	f042 0220 	orrmi.w	r2, r2, #32
  4032fe:	6022      	strmi	r2, [r4, #0]
  403300:	b91b      	cbnz	r3, 40330a <_printf_i+0x112>
  403302:	6822      	ldr	r2, [r4, #0]
  403304:	f022 0220 	bic.w	r2, r2, #32
  403308:	6022      	str	r2, [r4, #0]
  40330a:	2210      	movs	r2, #16
  40330c:	2000      	movs	r0, #0
  40330e:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
  403312:	e001      	b.n	403318 <_printf_i+0x120>
  403314:	4949      	ldr	r1, [pc, #292]	; (40343c <_printf_i+0x244>)
  403316:	220a      	movs	r2, #10
  403318:	6865      	ldr	r5, [r4, #4]
  40331a:	60a5      	str	r5, [r4, #8]
  40331c:	2d00      	cmp	r5, #0
  40331e:	db08      	blt.n	403332 <_printf_i+0x13a>
  403320:	6820      	ldr	r0, [r4, #0]
  403322:	f020 0004 	bic.w	r0, r0, #4
  403326:	6020      	str	r0, [r4, #0]
  403328:	b92b      	cbnz	r3, 403336 <_printf_i+0x13e>
  40332a:	2d00      	cmp	r5, #0
  40332c:	d17d      	bne.n	40342a <_printf_i+0x232>
  40332e:	4675      	mov	r5, lr
  403330:	e00c      	b.n	40334c <_printf_i+0x154>
  403332:	2b00      	cmp	r3, #0
  403334:	d079      	beq.n	40342a <_printf_i+0x232>
  403336:	4675      	mov	r5, lr
  403338:	fbb3 f0f2 	udiv	r0, r3, r2
  40333c:	fb02 3310 	mls	r3, r2, r0, r3
  403340:	5ccb      	ldrb	r3, [r1, r3]
  403342:	f805 3d01 	strb.w	r3, [r5, #-1]!
  403346:	4603      	mov	r3, r0
  403348:	2800      	cmp	r0, #0
  40334a:	d1f5      	bne.n	403338 <_printf_i+0x140>
  40334c:	2a08      	cmp	r2, #8
  40334e:	d10b      	bne.n	403368 <_printf_i+0x170>
  403350:	6823      	ldr	r3, [r4, #0]
  403352:	07da      	lsls	r2, r3, #31
  403354:	d508      	bpl.n	403368 <_printf_i+0x170>
  403356:	6923      	ldr	r3, [r4, #16]
  403358:	6862      	ldr	r2, [r4, #4]
  40335a:	429a      	cmp	r2, r3
  40335c:	bfde      	ittt	le
  40335e:	2330      	movle	r3, #48	; 0x30
  403360:	f805 3c01 	strble.w	r3, [r5, #-1]
  403364:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
  403368:	ebc5 030e 	rsb	r3, r5, lr
  40336c:	6123      	str	r3, [r4, #16]
  40336e:	e02e      	b.n	4033ce <_printf_i+0x1d6>
  403370:	6808      	ldr	r0, [r1, #0]
  403372:	681a      	ldr	r2, [r3, #0]
  403374:	6949      	ldr	r1, [r1, #20]
  403376:	f010 0f80 	tst.w	r0, #128	; 0x80
  40337a:	d003      	beq.n	403384 <_printf_i+0x18c>
  40337c:	1d10      	adds	r0, r2, #4
  40337e:	6018      	str	r0, [r3, #0]
  403380:	6813      	ldr	r3, [r2, #0]
  403382:	e008      	b.n	403396 <_printf_i+0x19e>
  403384:	f010 0f40 	tst.w	r0, #64	; 0x40
  403388:	f102 0004 	add.w	r0, r2, #4
  40338c:	6018      	str	r0, [r3, #0]
  40338e:	6813      	ldr	r3, [r2, #0]
  403390:	d001      	beq.n	403396 <_printf_i+0x19e>
  403392:	8019      	strh	r1, [r3, #0]
  403394:	e000      	b.n	403398 <_printf_i+0x1a0>
  403396:	6019      	str	r1, [r3, #0]
  403398:	2300      	movs	r3, #0
  40339a:	6123      	str	r3, [r4, #16]
  40339c:	4675      	mov	r5, lr
  40339e:	e016      	b.n	4033ce <_printf_i+0x1d6>
  4033a0:	681a      	ldr	r2, [r3, #0]
  4033a2:	1d11      	adds	r1, r2, #4
  4033a4:	6019      	str	r1, [r3, #0]
  4033a6:	6815      	ldr	r5, [r2, #0]
  4033a8:	6862      	ldr	r2, [r4, #4]
  4033aa:	2100      	movs	r1, #0
  4033ac:	4628      	mov	r0, r5
  4033ae:	f001 fb57 	bl	404a60 <memchr>
  4033b2:	b108      	cbz	r0, 4033b8 <_printf_i+0x1c0>
  4033b4:	1b40      	subs	r0, r0, r5
  4033b6:	6060      	str	r0, [r4, #4]
  4033b8:	6863      	ldr	r3, [r4, #4]
  4033ba:	e004      	b.n	4033c6 <_printf_i+0x1ce>
  4033bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
  4033c0:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
  4033c4:	2301      	movs	r3, #1
  4033c6:	6123      	str	r3, [r4, #16]
  4033c8:	2300      	movs	r3, #0
  4033ca:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  4033ce:	f8cd 8000 	str.w	r8, [sp]
  4033d2:	463b      	mov	r3, r7
  4033d4:	aa03      	add	r2, sp, #12
  4033d6:	4621      	mov	r1, r4
  4033d8:	4630      	mov	r0, r6
  4033da:	f7ff fe97 	bl	40310c <_printf_common>
  4033de:	3001      	adds	r0, #1
  4033e0:	d102      	bne.n	4033e8 <_printf_i+0x1f0>
  4033e2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  4033e6:	e026      	b.n	403436 <_printf_i+0x23e>
  4033e8:	6923      	ldr	r3, [r4, #16]
  4033ea:	462a      	mov	r2, r5
  4033ec:	4639      	mov	r1, r7
  4033ee:	4630      	mov	r0, r6
  4033f0:	47c0      	blx	r8
  4033f2:	3001      	adds	r0, #1
  4033f4:	d0f5      	beq.n	4033e2 <_printf_i+0x1ea>
  4033f6:	6823      	ldr	r3, [r4, #0]
  4033f8:	079b      	lsls	r3, r3, #30
  4033fa:	d510      	bpl.n	40341e <_printf_i+0x226>
  4033fc:	2500      	movs	r5, #0
  4033fe:	f104 0919 	add.w	r9, r4, #25
  403402:	e007      	b.n	403414 <_printf_i+0x21c>
  403404:	2301      	movs	r3, #1
  403406:	464a      	mov	r2, r9
  403408:	4639      	mov	r1, r7
  40340a:	4630      	mov	r0, r6
  40340c:	47c0      	blx	r8
  40340e:	3001      	adds	r0, #1
  403410:	d0e7      	beq.n	4033e2 <_printf_i+0x1ea>
  403412:	3501      	adds	r5, #1
  403414:	68e3      	ldr	r3, [r4, #12]
  403416:	9a03      	ldr	r2, [sp, #12]
  403418:	1a9b      	subs	r3, r3, r2
  40341a:	429d      	cmp	r5, r3
  40341c:	dbf2      	blt.n	403404 <_printf_i+0x20c>
  40341e:	68e0      	ldr	r0, [r4, #12]
  403420:	9b03      	ldr	r3, [sp, #12]
  403422:	4298      	cmp	r0, r3
  403424:	bfb8      	it	lt
  403426:	4618      	movlt	r0, r3
  403428:	e005      	b.n	403436 <_printf_i+0x23e>
  40342a:	780b      	ldrb	r3, [r1, #0]
  40342c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  403430:	f104 0542 	add.w	r5, r4, #66	; 0x42
  403434:	e78a      	b.n	40334c <_printf_i+0x154>
  403436:	b005      	add	sp, #20
  403438:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40343c:	0040698e 	.word	0x0040698e
  403440:	0040699f 	.word	0x0040699f

00403444 <iprintf>:
  403444:	b40f      	push	{r0, r1, r2, r3}
  403446:	4b0a      	ldr	r3, [pc, #40]	; (403470 <iprintf+0x2c>)
  403448:	b513      	push	{r0, r1, r4, lr}
  40344a:	681c      	ldr	r4, [r3, #0]
  40344c:	b124      	cbz	r4, 403458 <iprintf+0x14>
  40344e:	69a3      	ldr	r3, [r4, #24]
  403450:	b913      	cbnz	r3, 403458 <iprintf+0x14>
  403452:	4620      	mov	r0, r4
  403454:	f001 f9ea 	bl	40482c <__sinit>
  403458:	ab05      	add	r3, sp, #20
  40345a:	9a04      	ldr	r2, [sp, #16]
  40345c:	68a1      	ldr	r1, [r4, #8]
  40345e:	9301      	str	r3, [sp, #4]
  403460:	4620      	mov	r0, r4
  403462:	f001 ff05 	bl	405270 <_vfiprintf_r>
  403466:	b002      	add	sp, #8
  403468:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40346c:	b004      	add	sp, #16
  40346e:	4770      	bx	lr
  403470:	20000078 	.word	0x20000078

00403474 <_puts_r>:
  403474:	b570      	push	{r4, r5, r6, lr}
  403476:	460e      	mov	r6, r1
  403478:	4605      	mov	r5, r0
  40347a:	b118      	cbz	r0, 403484 <_puts_r+0x10>
  40347c:	6983      	ldr	r3, [r0, #24]
  40347e:	b90b      	cbnz	r3, 403484 <_puts_r+0x10>
  403480:	f001 f9d4 	bl	40482c <__sinit>
  403484:	69ab      	ldr	r3, [r5, #24]
  403486:	68ac      	ldr	r4, [r5, #8]
  403488:	b913      	cbnz	r3, 403490 <_puts_r+0x1c>
  40348a:	4628      	mov	r0, r5
  40348c:	f001 f9ce 	bl	40482c <__sinit>
  403490:	4b22      	ldr	r3, [pc, #136]	; (40351c <_puts_r+0xa8>)
  403492:	429c      	cmp	r4, r3
  403494:	d101      	bne.n	40349a <_puts_r+0x26>
  403496:	686c      	ldr	r4, [r5, #4]
  403498:	e008      	b.n	4034ac <_puts_r+0x38>
  40349a:	4b21      	ldr	r3, [pc, #132]	; (403520 <_puts_r+0xac>)
  40349c:	429c      	cmp	r4, r3
  40349e:	d101      	bne.n	4034a4 <_puts_r+0x30>
  4034a0:	68ac      	ldr	r4, [r5, #8]
  4034a2:	e003      	b.n	4034ac <_puts_r+0x38>
  4034a4:	4b1f      	ldr	r3, [pc, #124]	; (403524 <_puts_r+0xb0>)
  4034a6:	429c      	cmp	r4, r3
  4034a8:	bf08      	it	eq
  4034aa:	68ec      	ldreq	r4, [r5, #12]
  4034ac:	89a3      	ldrh	r3, [r4, #12]
  4034ae:	071b      	lsls	r3, r3, #28
  4034b0:	d501      	bpl.n	4034b6 <_puts_r+0x42>
  4034b2:	6923      	ldr	r3, [r4, #16]
  4034b4:	b93b      	cbnz	r3, 4034c6 <_puts_r+0x52>
  4034b6:	4621      	mov	r1, r4
  4034b8:	4628      	mov	r0, r5
  4034ba:	f000 fa29 	bl	403910 <__swsetup_r>
  4034be:	b110      	cbz	r0, 4034c6 <_puts_r+0x52>
  4034c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  4034c4:	bd70      	pop	{r4, r5, r6, pc}
  4034c6:	3e01      	subs	r6, #1
  4034c8:	68a3      	ldr	r3, [r4, #8]
  4034ca:	f816 1f01 	ldrb.w	r1, [r6, #1]!
  4034ce:	3b01      	subs	r3, #1
  4034d0:	60a3      	str	r3, [r4, #8]
  4034d2:	b191      	cbz	r1, 4034fa <_puts_r+0x86>
  4034d4:	2b00      	cmp	r3, #0
  4034d6:	da04      	bge.n	4034e2 <_puts_r+0x6e>
  4034d8:	69a2      	ldr	r2, [r4, #24]
  4034da:	4293      	cmp	r3, r2
  4034dc:	db06      	blt.n	4034ec <_puts_r+0x78>
  4034de:	290a      	cmp	r1, #10
  4034e0:	d004      	beq.n	4034ec <_puts_r+0x78>
  4034e2:	6823      	ldr	r3, [r4, #0]
  4034e4:	1c5a      	adds	r2, r3, #1
  4034e6:	6022      	str	r2, [r4, #0]
  4034e8:	7019      	strb	r1, [r3, #0]
  4034ea:	e7ed      	b.n	4034c8 <_puts_r+0x54>
  4034ec:	4622      	mov	r2, r4
  4034ee:	4628      	mov	r0, r5
  4034f0:	f000 f9ba 	bl	403868 <__swbuf_r>
  4034f4:	3001      	adds	r0, #1
  4034f6:	d1e7      	bne.n	4034c8 <_puts_r+0x54>
  4034f8:	e7e2      	b.n	4034c0 <_puts_r+0x4c>
  4034fa:	2b00      	cmp	r3, #0
  4034fc:	da08      	bge.n	403510 <_puts_r+0x9c>
  4034fe:	4622      	mov	r2, r4
  403500:	210a      	movs	r1, #10
  403502:	4628      	mov	r0, r5
  403504:	f000 f9b0 	bl	403868 <__swbuf_r>
  403508:	3001      	adds	r0, #1
  40350a:	d0d9      	beq.n	4034c0 <_puts_r+0x4c>
  40350c:	200a      	movs	r0, #10
  40350e:	bd70      	pop	{r4, r5, r6, pc}
  403510:	6823      	ldr	r3, [r4, #0]
  403512:	200a      	movs	r0, #10
  403514:	1c5a      	adds	r2, r3, #1
  403516:	6022      	str	r2, [r4, #0]
  403518:	7018      	strb	r0, [r3, #0]
  40351a:	bd70      	pop	{r4, r5, r6, pc}
  40351c:	004069c0 	.word	0x004069c0
  403520:	004069e0 	.word	0x004069e0
  403524:	00406a00 	.word	0x00406a00

00403528 <puts>:
  403528:	4b02      	ldr	r3, [pc, #8]	; (403534 <puts+0xc>)
  40352a:	4601      	mov	r1, r0
  40352c:	6818      	ldr	r0, [r3, #0]
  40352e:	f7ff bfa1 	b.w	403474 <_puts_r>
  403532:	bf00      	nop
  403534:	20000078 	.word	0x20000078

00403538 <setbuf>:
  403538:	2900      	cmp	r1, #0
  40353a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40353e:	bf0c      	ite	eq
  403540:	2202      	moveq	r2, #2
  403542:	2200      	movne	r2, #0
  403544:	f000 b800 	b.w	403548 <setvbuf>

00403548 <setvbuf>:
  403548:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  40354c:	461d      	mov	r5, r3
  40354e:	4b4f      	ldr	r3, [pc, #316]	; (40368c <setvbuf+0x144>)
  403550:	681e      	ldr	r6, [r3, #0]
  403552:	4604      	mov	r4, r0
  403554:	460f      	mov	r7, r1
  403556:	4690      	mov	r8, r2
  403558:	b126      	cbz	r6, 403564 <setvbuf+0x1c>
  40355a:	69b3      	ldr	r3, [r6, #24]
  40355c:	b913      	cbnz	r3, 403564 <setvbuf+0x1c>
  40355e:	4630      	mov	r0, r6
  403560:	f001 f964 	bl	40482c <__sinit>
  403564:	4b4a      	ldr	r3, [pc, #296]	; (403690 <setvbuf+0x148>)
  403566:	429c      	cmp	r4, r3
  403568:	d101      	bne.n	40356e <setvbuf+0x26>
  40356a:	6874      	ldr	r4, [r6, #4]
  40356c:	e008      	b.n	403580 <setvbuf+0x38>
  40356e:	4b49      	ldr	r3, [pc, #292]	; (403694 <setvbuf+0x14c>)
  403570:	429c      	cmp	r4, r3
  403572:	d101      	bne.n	403578 <setvbuf+0x30>
  403574:	68b4      	ldr	r4, [r6, #8]
  403576:	e003      	b.n	403580 <setvbuf+0x38>
  403578:	4b47      	ldr	r3, [pc, #284]	; (403698 <setvbuf+0x150>)
  40357a:	429c      	cmp	r4, r3
  40357c:	bf08      	it	eq
  40357e:	68f4      	ldreq	r4, [r6, #12]
  403580:	f1b8 0f02 	cmp.w	r8, #2
  403584:	d004      	beq.n	403590 <setvbuf+0x48>
  403586:	f1b8 0f01 	cmp.w	r8, #1
  40358a:	d879      	bhi.n	403680 <setvbuf+0x138>
  40358c:	2d00      	cmp	r5, #0
  40358e:	db77      	blt.n	403680 <setvbuf+0x138>
  403590:	4621      	mov	r1, r4
  403592:	4630      	mov	r0, r6
  403594:	f001 f8e0 	bl	404758 <_fflush_r>
  403598:	6b61      	ldr	r1, [r4, #52]	; 0x34
  40359a:	b141      	cbz	r1, 4035ae <setvbuf+0x66>
  40359c:	f104 0344 	add.w	r3, r4, #68	; 0x44
  4035a0:	4299      	cmp	r1, r3
  4035a2:	d002      	beq.n	4035aa <setvbuf+0x62>
  4035a4:	4630      	mov	r0, r6
  4035a6:	f001 fd8f 	bl	4050c8 <_free_r>
  4035aa:	2300      	movs	r3, #0
  4035ac:	6363      	str	r3, [r4, #52]	; 0x34
  4035ae:	2300      	movs	r3, #0
  4035b0:	61a3      	str	r3, [r4, #24]
  4035b2:	6063      	str	r3, [r4, #4]
  4035b4:	89a3      	ldrh	r3, [r4, #12]
  4035b6:	061b      	lsls	r3, r3, #24
  4035b8:	d503      	bpl.n	4035c2 <setvbuf+0x7a>
  4035ba:	6921      	ldr	r1, [r4, #16]
  4035bc:	4630      	mov	r0, r6
  4035be:	f001 fd83 	bl	4050c8 <_free_r>
  4035c2:	89a3      	ldrh	r3, [r4, #12]
  4035c4:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4035c8:	f023 0303 	bic.w	r3, r3, #3
  4035cc:	f1b8 0f02 	cmp.w	r8, #2
  4035d0:	81a3      	strh	r3, [r4, #12]
  4035d2:	d01e      	beq.n	403612 <setvbuf+0xca>
  4035d4:	ab01      	add	r3, sp, #4
  4035d6:	466a      	mov	r2, sp
  4035d8:	4621      	mov	r1, r4
  4035da:	4630      	mov	r0, r6
  4035dc:	f001 f9c2 	bl	404964 <__swhatbuf_r>
  4035e0:	89a3      	ldrh	r3, [r4, #12]
  4035e2:	4318      	orrs	r0, r3
  4035e4:	81a0      	strh	r0, [r4, #12]
  4035e6:	b90d      	cbnz	r5, 4035ec <setvbuf+0xa4>
  4035e8:	9d00      	ldr	r5, [sp, #0]
  4035ea:	e000      	b.n	4035ee <setvbuf+0xa6>
  4035ec:	bb2f      	cbnz	r7, 40363a <setvbuf+0xf2>
  4035ee:	4628      	mov	r0, r5
  4035f0:	f001 fa18 	bl	404a24 <malloc>
  4035f4:	4607      	mov	r7, r0
  4035f6:	b9d0      	cbnz	r0, 40362e <setvbuf+0xe6>
  4035f8:	f8dd 9000 	ldr.w	r9, [sp]
  4035fc:	45a9      	cmp	r9, r5
  4035fe:	d102      	bne.n	403606 <setvbuf+0xbe>
  403600:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  403604:	e006      	b.n	403614 <setvbuf+0xcc>
  403606:	4648      	mov	r0, r9
  403608:	f001 fa0c 	bl	404a24 <malloc>
  40360c:	4607      	mov	r7, r0
  40360e:	b978      	cbnz	r0, 403630 <setvbuf+0xe8>
  403610:	e7f6      	b.n	403600 <setvbuf+0xb8>
  403612:	2000      	movs	r0, #0
  403614:	89a3      	ldrh	r3, [r4, #12]
  403616:	f043 0302 	orr.w	r3, r3, #2
  40361a:	81a3      	strh	r3, [r4, #12]
  40361c:	2300      	movs	r3, #0
  40361e:	60a3      	str	r3, [r4, #8]
  403620:	f104 0347 	add.w	r3, r4, #71	; 0x47
  403624:	6023      	str	r3, [r4, #0]
  403626:	6123      	str	r3, [r4, #16]
  403628:	2301      	movs	r3, #1
  40362a:	6163      	str	r3, [r4, #20]
  40362c:	e02a      	b.n	403684 <setvbuf+0x13c>
  40362e:	46a9      	mov	r9, r5
  403630:	89a3      	ldrh	r3, [r4, #12]
  403632:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403636:	81a3      	strh	r3, [r4, #12]
  403638:	464d      	mov	r5, r9
  40363a:	69b3      	ldr	r3, [r6, #24]
  40363c:	b913      	cbnz	r3, 403644 <setvbuf+0xfc>
  40363e:	4630      	mov	r0, r6
  403640:	f001 f8f4 	bl	40482c <__sinit>
  403644:	f1b8 0f01 	cmp.w	r8, #1
  403648:	bf08      	it	eq
  40364a:	89a3      	ldrheq	r3, [r4, #12]
  40364c:	6027      	str	r7, [r4, #0]
  40364e:	bf04      	itt	eq
  403650:	f043 0301 	orreq.w	r3, r3, #1
  403654:	81a3      	strheq	r3, [r4, #12]
  403656:	89a3      	ldrh	r3, [r4, #12]
  403658:	6127      	str	r7, [r4, #16]
  40365a:	f003 0008 	and.w	r0, r3, #8
  40365e:	b280      	uxth	r0, r0
  403660:	6165      	str	r5, [r4, #20]
  403662:	b158      	cbz	r0, 40367c <setvbuf+0x134>
  403664:	f013 0301 	ands.w	r3, r3, #1
  403668:	f04f 0000 	mov.w	r0, #0
  40366c:	bf1d      	ittte	ne
  40366e:	426d      	negne	r5, r5
  403670:	60a0      	strne	r0, [r4, #8]
  403672:	61a5      	strne	r5, [r4, #24]
  403674:	60a5      	streq	r5, [r4, #8]
  403676:	bf08      	it	eq
  403678:	4618      	moveq	r0, r3
  40367a:	e003      	b.n	403684 <setvbuf+0x13c>
  40367c:	60a0      	str	r0, [r4, #8]
  40367e:	e001      	b.n	403684 <setvbuf+0x13c>
  403680:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  403684:	b003      	add	sp, #12
  403686:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40368a:	bf00      	nop
  40368c:	20000078 	.word	0x20000078
  403690:	004069c0 	.word	0x004069c0
  403694:	004069e0 	.word	0x004069e0
  403698:	00406a00 	.word	0x00406a00

0040369c <strcmp>:
  40369c:	f810 2b01 	ldrb.w	r2, [r0], #1
  4036a0:	f811 3b01 	ldrb.w	r3, [r1], #1
  4036a4:	2a01      	cmp	r2, #1
  4036a6:	bf28      	it	cs
  4036a8:	429a      	cmpcs	r2, r3
  4036aa:	d0f7      	beq.n	40369c <strcmp>
  4036ac:	1ad0      	subs	r0, r2, r3
  4036ae:	4770      	bx	lr

004036b0 <strcpy>:
  4036b0:	4603      	mov	r3, r0
  4036b2:	f811 2b01 	ldrb.w	r2, [r1], #1
  4036b6:	f803 2b01 	strb.w	r2, [r3], #1
  4036ba:	2a00      	cmp	r2, #0
  4036bc:	d1f9      	bne.n	4036b2 <strcpy+0x2>
  4036be:	4770      	bx	lr

004036c0 <strlen>:
  4036c0:	4603      	mov	r3, r0
  4036c2:	f813 2b01 	ldrb.w	r2, [r3], #1
  4036c6:	2a00      	cmp	r2, #0
  4036c8:	d1fb      	bne.n	4036c2 <strlen+0x2>
  4036ca:	1a18      	subs	r0, r3, r0
  4036cc:	3801      	subs	r0, #1
  4036ce:	4770      	bx	lr

004036d0 <__strtok_r>:
  4036d0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4036d2:	b948      	cbnz	r0, 4036e8 <__strtok_r+0x18>
  4036d4:	6810      	ldr	r0, [r2, #0]
  4036d6:	b938      	cbnz	r0, 4036e8 <__strtok_r+0x18>
  4036d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4036da:	f817 6b01 	ldrb.w	r6, [r7], #1
  4036de:	b15e      	cbz	r6, 4036f8 <__strtok_r+0x28>
  4036e0:	42b5      	cmp	r5, r6
  4036e2:	d1fa      	bne.n	4036da <__strtok_r+0xa>
  4036e4:	b12b      	cbz	r3, 4036f2 <__strtok_r+0x22>
  4036e6:	4620      	mov	r0, r4
  4036e8:	4604      	mov	r4, r0
  4036ea:	460f      	mov	r7, r1
  4036ec:	f814 5b01 	ldrb.w	r5, [r4], #1
  4036f0:	e7f3      	b.n	4036da <__strtok_r+0xa>
  4036f2:	6014      	str	r4, [r2, #0]
  4036f4:	7003      	strb	r3, [r0, #0]
  4036f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4036f8:	b94d      	cbnz	r5, 40370e <__strtok_r+0x3e>
  4036fa:	6015      	str	r5, [r2, #0]
  4036fc:	4628      	mov	r0, r5
  4036fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403700:	f817 6b01 	ldrb.w	r6, [r7], #1
  403704:	42b5      	cmp	r5, r6
  403706:	d007      	beq.n	403718 <__strtok_r+0x48>
  403708:	2e00      	cmp	r6, #0
  40370a:	d1f9      	bne.n	403700 <__strtok_r+0x30>
  40370c:	461c      	mov	r4, r3
  40370e:	4623      	mov	r3, r4
  403710:	460f      	mov	r7, r1
  403712:	f813 5b01 	ldrb.w	r5, [r3], #1
  403716:	e7f3      	b.n	403700 <__strtok_r+0x30>
  403718:	b115      	cbz	r5, 403720 <__strtok_r+0x50>
  40371a:	2100      	movs	r1, #0
  40371c:	7021      	strb	r1, [r4, #0]
  40371e:	e000      	b.n	403722 <__strtok_r+0x52>
  403720:	462b      	mov	r3, r5
  403722:	6013      	str	r3, [r2, #0]
  403724:	bdf0      	pop	{r4, r5, r6, r7, pc}

00403726 <strtok_r>:
  403726:	2301      	movs	r3, #1
  403728:	f7ff bfd2 	b.w	4036d0 <__strtok_r>

0040372c <_strtol_l.isra.0>:
  40372c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403730:	4680      	mov	r8, r0
  403732:	4689      	mov	r9, r1
  403734:	4692      	mov	sl, r2
  403736:	461e      	mov	r6, r3
  403738:	460f      	mov	r7, r1
  40373a:	463d      	mov	r5, r7
  40373c:	9808      	ldr	r0, [sp, #32]
  40373e:	f815 4b01 	ldrb.w	r4, [r5], #1
  403742:	f001 f8fd 	bl	404940 <__locale_ctype_ptr_l>
  403746:	4420      	add	r0, r4
  403748:	7842      	ldrb	r2, [r0, #1]
  40374a:	f002 0208 	and.w	r2, r2, #8
  40374e:	f002 03ff 	and.w	r3, r2, #255	; 0xff
  403752:	b10a      	cbz	r2, 403758 <_strtol_l.isra.0+0x2c>
  403754:	462f      	mov	r7, r5
  403756:	e7f0      	b.n	40373a <_strtol_l.isra.0+0xe>
  403758:	2c2d      	cmp	r4, #45	; 0x2d
  40375a:	d103      	bne.n	403764 <_strtol_l.isra.0+0x38>
  40375c:	1cbd      	adds	r5, r7, #2
  40375e:	787c      	ldrb	r4, [r7, #1]
  403760:	2301      	movs	r3, #1
  403762:	e003      	b.n	40376c <_strtol_l.isra.0+0x40>
  403764:	2c2b      	cmp	r4, #43	; 0x2b
  403766:	bf04      	itt	eq
  403768:	787c      	ldrbeq	r4, [r7, #1]
  40376a:	1cbd      	addeq	r5, r7, #2
  40376c:	b116      	cbz	r6, 403774 <_strtol_l.isra.0+0x48>
  40376e:	2e10      	cmp	r6, #16
  403770:	d10a      	bne.n	403788 <_strtol_l.isra.0+0x5c>
  403772:	e05e      	b.n	403832 <_strtol_l.isra.0+0x106>
  403774:	2c30      	cmp	r4, #48	; 0x30
  403776:	d15a      	bne.n	40382e <_strtol_l.isra.0+0x102>
  403778:	782a      	ldrb	r2, [r5, #0]
  40377a:	f002 02df 	and.w	r2, r2, #223	; 0xdf
  40377e:	2a58      	cmp	r2, #88	; 0x58
  403780:	d150      	bne.n	403824 <_strtol_l.isra.0+0xf8>
  403782:	786c      	ldrb	r4, [r5, #1]
  403784:	2610      	movs	r6, #16
  403786:	3502      	adds	r5, #2
  403788:	2b00      	cmp	r3, #0
  40378a:	bf14      	ite	ne
  40378c:	f04f 4200 	movne.w	r2, #2147483648	; 0x80000000
  403790:	f06f 4200 	mvneq.w	r2, #2147483648	; 0x80000000
  403794:	fbb2 fef6 	udiv	lr, r2, r6
  403798:	fb06 211e 	mls	r1, r6, lr, r2
  40379c:	2200      	movs	r2, #0
  40379e:	4610      	mov	r0, r2
  4037a0:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
  4037a4:	2f09      	cmp	r7, #9
  4037a6:	d801      	bhi.n	4037ac <_strtol_l.isra.0+0x80>
  4037a8:	463c      	mov	r4, r7
  4037aa:	e00a      	b.n	4037c2 <_strtol_l.isra.0+0x96>
  4037ac:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
  4037b0:	2f19      	cmp	r7, #25
  4037b2:	d801      	bhi.n	4037b8 <_strtol_l.isra.0+0x8c>
  4037b4:	3c37      	subs	r4, #55	; 0x37
  4037b6:	e004      	b.n	4037c2 <_strtol_l.isra.0+0x96>
  4037b8:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
  4037bc:	2f19      	cmp	r7, #25
  4037be:	d813      	bhi.n	4037e8 <_strtol_l.isra.0+0xbc>
  4037c0:	3c57      	subs	r4, #87	; 0x57
  4037c2:	42a6      	cmp	r6, r4
  4037c4:	dd10      	ble.n	4037e8 <_strtol_l.isra.0+0xbc>
  4037c6:	1c57      	adds	r7, r2, #1
  4037c8:	d00b      	beq.n	4037e2 <_strtol_l.isra.0+0xb6>
  4037ca:	4586      	cmp	lr, r0
  4037cc:	d307      	bcc.n	4037de <_strtol_l.isra.0+0xb2>
  4037ce:	d101      	bne.n	4037d4 <_strtol_l.isra.0+0xa8>
  4037d0:	42a1      	cmp	r1, r4
  4037d2:	db03      	blt.n	4037dc <_strtol_l.isra.0+0xb0>
  4037d4:	fb00 4006 	mla	r0, r0, r6, r4
  4037d8:	2201      	movs	r2, #1
  4037da:	e002      	b.n	4037e2 <_strtol_l.isra.0+0xb6>
  4037dc:	4670      	mov	r0, lr
  4037de:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  4037e2:	f815 4b01 	ldrb.w	r4, [r5], #1
  4037e6:	e7db      	b.n	4037a0 <_strtol_l.isra.0+0x74>
  4037e8:	1c51      	adds	r1, r2, #1
  4037ea:	d10e      	bne.n	40380a <_strtol_l.isra.0+0xde>
  4037ec:	2b00      	cmp	r3, #0
  4037ee:	f04f 0322 	mov.w	r3, #34	; 0x22
  4037f2:	bf14      	ite	ne
  4037f4:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
  4037f8:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4037fc:	f8c8 3000 	str.w	r3, [r8]
  403800:	f1ba 0f00 	cmp.w	sl, #0
  403804:	d107      	bne.n	403816 <_strtol_l.isra.0+0xea>
  403806:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40380a:	b103      	cbz	r3, 40380e <_strtol_l.isra.0+0xe2>
  40380c:	4240      	negs	r0, r0
  40380e:	f1ba 0f00 	cmp.w	sl, #0
  403812:	d011      	beq.n	403838 <_strtol_l.isra.0+0x10c>
  403814:	b10a      	cbz	r2, 40381a <_strtol_l.isra.0+0xee>
  403816:	3d01      	subs	r5, #1
  403818:	e000      	b.n	40381c <_strtol_l.isra.0+0xf0>
  40381a:	464d      	mov	r5, r9
  40381c:	f8ca 5000 	str.w	r5, [sl]
  403820:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403824:	2430      	movs	r4, #48	; 0x30
  403826:	2e00      	cmp	r6, #0
  403828:	d1ae      	bne.n	403788 <_strtol_l.isra.0+0x5c>
  40382a:	2608      	movs	r6, #8
  40382c:	e7ac      	b.n	403788 <_strtol_l.isra.0+0x5c>
  40382e:	260a      	movs	r6, #10
  403830:	e7aa      	b.n	403788 <_strtol_l.isra.0+0x5c>
  403832:	2c30      	cmp	r4, #48	; 0x30
  403834:	d0a0      	beq.n	403778 <_strtol_l.isra.0+0x4c>
  403836:	e7a7      	b.n	403788 <_strtol_l.isra.0+0x5c>
  403838:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0040383c <strtol>:
  40383c:	4b08      	ldr	r3, [pc, #32]	; (403860 <strtol+0x24>)
  40383e:	b537      	push	{r0, r1, r2, r4, r5, lr}
  403840:	681c      	ldr	r4, [r3, #0]
  403842:	4d08      	ldr	r5, [pc, #32]	; (403864 <strtol+0x28>)
  403844:	6a23      	ldr	r3, [r4, #32]
  403846:	2b00      	cmp	r3, #0
  403848:	bf08      	it	eq
  40384a:	462b      	moveq	r3, r5
  40384c:	9300      	str	r3, [sp, #0]
  40384e:	4613      	mov	r3, r2
  403850:	460a      	mov	r2, r1
  403852:	4601      	mov	r1, r0
  403854:	4620      	mov	r0, r4
  403856:	f7ff ff69 	bl	40372c <_strtol_l.isra.0>
  40385a:	b003      	add	sp, #12
  40385c:	bd30      	pop	{r4, r5, pc}
  40385e:	bf00      	nop
  403860:	20000078 	.word	0x20000078
  403864:	2000007c 	.word	0x2000007c

00403868 <__swbuf_r>:
  403868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40386a:	460f      	mov	r7, r1
  40386c:	4614      	mov	r4, r2
  40386e:	4605      	mov	r5, r0
  403870:	b118      	cbz	r0, 40387a <__swbuf_r+0x12>
  403872:	6983      	ldr	r3, [r0, #24]
  403874:	b90b      	cbnz	r3, 40387a <__swbuf_r+0x12>
  403876:	f000 ffd9 	bl	40482c <__sinit>
  40387a:	4b22      	ldr	r3, [pc, #136]	; (403904 <__swbuf_r+0x9c>)
  40387c:	429c      	cmp	r4, r3
  40387e:	d101      	bne.n	403884 <__swbuf_r+0x1c>
  403880:	686c      	ldr	r4, [r5, #4]
  403882:	e008      	b.n	403896 <__swbuf_r+0x2e>
  403884:	4b20      	ldr	r3, [pc, #128]	; (403908 <__swbuf_r+0xa0>)
  403886:	429c      	cmp	r4, r3
  403888:	d101      	bne.n	40388e <__swbuf_r+0x26>
  40388a:	68ac      	ldr	r4, [r5, #8]
  40388c:	e003      	b.n	403896 <__swbuf_r+0x2e>
  40388e:	4b1f      	ldr	r3, [pc, #124]	; (40390c <__swbuf_r+0xa4>)
  403890:	429c      	cmp	r4, r3
  403892:	bf08      	it	eq
  403894:	68ec      	ldreq	r4, [r5, #12]
  403896:	69a3      	ldr	r3, [r4, #24]
  403898:	60a3      	str	r3, [r4, #8]
  40389a:	89a3      	ldrh	r3, [r4, #12]
  40389c:	071a      	lsls	r2, r3, #28
  40389e:	d509      	bpl.n	4038b4 <__swbuf_r+0x4c>
  4038a0:	6923      	ldr	r3, [r4, #16]
  4038a2:	b13b      	cbz	r3, 4038b4 <__swbuf_r+0x4c>
  4038a4:	6823      	ldr	r3, [r4, #0]
  4038a6:	6920      	ldr	r0, [r4, #16]
  4038a8:	1a18      	subs	r0, r3, r0
  4038aa:	6963      	ldr	r3, [r4, #20]
  4038ac:	4298      	cmp	r0, r3
  4038ae:	b2fe      	uxtb	r6, r7
  4038b0:	db0f      	blt.n	4038d2 <__swbuf_r+0x6a>
  4038b2:	e008      	b.n	4038c6 <__swbuf_r+0x5e>
  4038b4:	4621      	mov	r1, r4
  4038b6:	4628      	mov	r0, r5
  4038b8:	f000 f82a 	bl	403910 <__swsetup_r>
  4038bc:	2800      	cmp	r0, #0
  4038be:	d0f1      	beq.n	4038a4 <__swbuf_r+0x3c>
  4038c0:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
  4038c4:	e01b      	b.n	4038fe <__swbuf_r+0x96>
  4038c6:	4621      	mov	r1, r4
  4038c8:	4628      	mov	r0, r5
  4038ca:	f000 ff45 	bl	404758 <_fflush_r>
  4038ce:	2800      	cmp	r0, #0
  4038d0:	d1f6      	bne.n	4038c0 <__swbuf_r+0x58>
  4038d2:	68a3      	ldr	r3, [r4, #8]
  4038d4:	3b01      	subs	r3, #1
  4038d6:	60a3      	str	r3, [r4, #8]
  4038d8:	6823      	ldr	r3, [r4, #0]
  4038da:	1c5a      	adds	r2, r3, #1
  4038dc:	6022      	str	r2, [r4, #0]
  4038de:	701f      	strb	r7, [r3, #0]
  4038e0:	6963      	ldr	r3, [r4, #20]
  4038e2:	3001      	adds	r0, #1
  4038e4:	4298      	cmp	r0, r3
  4038e6:	d004      	beq.n	4038f2 <__swbuf_r+0x8a>
  4038e8:	89a3      	ldrh	r3, [r4, #12]
  4038ea:	07db      	lsls	r3, r3, #31
  4038ec:	d507      	bpl.n	4038fe <__swbuf_r+0x96>
  4038ee:	2e0a      	cmp	r6, #10
  4038f0:	d105      	bne.n	4038fe <__swbuf_r+0x96>
  4038f2:	4621      	mov	r1, r4
  4038f4:	4628      	mov	r0, r5
  4038f6:	f000 ff2f 	bl	404758 <_fflush_r>
  4038fa:	2800      	cmp	r0, #0
  4038fc:	d1e0      	bne.n	4038c0 <__swbuf_r+0x58>
  4038fe:	4630      	mov	r0, r6
  403900:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403902:	bf00      	nop
  403904:	004069c0 	.word	0x004069c0
  403908:	004069e0 	.word	0x004069e0
  40390c:	00406a00 	.word	0x00406a00

00403910 <__swsetup_r>:
  403910:	4b32      	ldr	r3, [pc, #200]	; (4039dc <__swsetup_r+0xcc>)
  403912:	b570      	push	{r4, r5, r6, lr}
  403914:	681d      	ldr	r5, [r3, #0]
  403916:	4606      	mov	r6, r0
  403918:	460c      	mov	r4, r1
  40391a:	b125      	cbz	r5, 403926 <__swsetup_r+0x16>
  40391c:	69ab      	ldr	r3, [r5, #24]
  40391e:	b913      	cbnz	r3, 403926 <__swsetup_r+0x16>
  403920:	4628      	mov	r0, r5
  403922:	f000 ff83 	bl	40482c <__sinit>
  403926:	4b2e      	ldr	r3, [pc, #184]	; (4039e0 <__swsetup_r+0xd0>)
  403928:	429c      	cmp	r4, r3
  40392a:	d101      	bne.n	403930 <__swsetup_r+0x20>
  40392c:	686c      	ldr	r4, [r5, #4]
  40392e:	e008      	b.n	403942 <__swsetup_r+0x32>
  403930:	4b2c      	ldr	r3, [pc, #176]	; (4039e4 <__swsetup_r+0xd4>)
  403932:	429c      	cmp	r4, r3
  403934:	d101      	bne.n	40393a <__swsetup_r+0x2a>
  403936:	68ac      	ldr	r4, [r5, #8]
  403938:	e003      	b.n	403942 <__swsetup_r+0x32>
  40393a:	4b2b      	ldr	r3, [pc, #172]	; (4039e8 <__swsetup_r+0xd8>)
  40393c:	429c      	cmp	r4, r3
  40393e:	bf08      	it	eq
  403940:	68ec      	ldreq	r4, [r5, #12]
  403942:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403946:	b29a      	uxth	r2, r3
  403948:	0715      	lsls	r5, r2, #28
  40394a:	d41d      	bmi.n	403988 <__swsetup_r+0x78>
  40394c:	06d0      	lsls	r0, r2, #27
  40394e:	d402      	bmi.n	403956 <__swsetup_r+0x46>
  403950:	2209      	movs	r2, #9
  403952:	6032      	str	r2, [r6, #0]
  403954:	e03a      	b.n	4039cc <__swsetup_r+0xbc>
  403956:	0751      	lsls	r1, r2, #29
  403958:	d512      	bpl.n	403980 <__swsetup_r+0x70>
  40395a:	6b61      	ldr	r1, [r4, #52]	; 0x34
  40395c:	b141      	cbz	r1, 403970 <__swsetup_r+0x60>
  40395e:	f104 0344 	add.w	r3, r4, #68	; 0x44
  403962:	4299      	cmp	r1, r3
  403964:	d002      	beq.n	40396c <__swsetup_r+0x5c>
  403966:	4630      	mov	r0, r6
  403968:	f001 fbae 	bl	4050c8 <_free_r>
  40396c:	2300      	movs	r3, #0
  40396e:	6363      	str	r3, [r4, #52]	; 0x34
  403970:	89a3      	ldrh	r3, [r4, #12]
  403972:	f023 0324 	bic.w	r3, r3, #36	; 0x24
  403976:	81a3      	strh	r3, [r4, #12]
  403978:	2300      	movs	r3, #0
  40397a:	6063      	str	r3, [r4, #4]
  40397c:	6923      	ldr	r3, [r4, #16]
  40397e:	6023      	str	r3, [r4, #0]
  403980:	89a3      	ldrh	r3, [r4, #12]
  403982:	f043 0308 	orr.w	r3, r3, #8
  403986:	81a3      	strh	r3, [r4, #12]
  403988:	6923      	ldr	r3, [r4, #16]
  40398a:	b94b      	cbnz	r3, 4039a0 <__swsetup_r+0x90>
  40398c:	89a3      	ldrh	r3, [r4, #12]
  40398e:	f403 7320 	and.w	r3, r3, #640	; 0x280
  403992:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403996:	d003      	beq.n	4039a0 <__swsetup_r+0x90>
  403998:	4621      	mov	r1, r4
  40399a:	4630      	mov	r0, r6
  40399c:	f001 f806 	bl	4049ac <__smakebuf_r>
  4039a0:	89a2      	ldrh	r2, [r4, #12]
  4039a2:	f012 0301 	ands.w	r3, r2, #1
  4039a6:	d005      	beq.n	4039b4 <__swsetup_r+0xa4>
  4039a8:	2300      	movs	r3, #0
  4039aa:	60a3      	str	r3, [r4, #8]
  4039ac:	6963      	ldr	r3, [r4, #20]
  4039ae:	425b      	negs	r3, r3
  4039b0:	61a3      	str	r3, [r4, #24]
  4039b2:	e003      	b.n	4039bc <__swsetup_r+0xac>
  4039b4:	0792      	lsls	r2, r2, #30
  4039b6:	bf58      	it	pl
  4039b8:	6963      	ldrpl	r3, [r4, #20]
  4039ba:	60a3      	str	r3, [r4, #8]
  4039bc:	6923      	ldr	r3, [r4, #16]
  4039be:	b95b      	cbnz	r3, 4039d8 <__swsetup_r+0xc8>
  4039c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4039c4:	f003 0080 	and.w	r0, r3, #128	; 0x80
  4039c8:	b280      	uxth	r0, r0
  4039ca:	b130      	cbz	r0, 4039da <__swsetup_r+0xca>
  4039cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4039d0:	81a3      	strh	r3, [r4, #12]
  4039d2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  4039d6:	bd70      	pop	{r4, r5, r6, pc}
  4039d8:	2000      	movs	r0, #0
  4039da:	bd70      	pop	{r4, r5, r6, pc}
  4039dc:	20000078 	.word	0x20000078
  4039e0:	004069c0 	.word	0x004069c0
  4039e4:	004069e0 	.word	0x004069e0
  4039e8:	00406a00 	.word	0x00406a00

004039ec <quorem>:
  4039ec:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4039f0:	6903      	ldr	r3, [r0, #16]
  4039f2:	690c      	ldr	r4, [r1, #16]
  4039f4:	429c      	cmp	r4, r3
  4039f6:	4680      	mov	r8, r0
  4039f8:	f300 8083 	bgt.w	403b02 <quorem+0x116>
  4039fc:	3c01      	subs	r4, #1
  4039fe:	f101 0714 	add.w	r7, r1, #20
  403a02:	ea4f 0e84 	mov.w	lr, r4, lsl #2
  403a06:	f100 0614 	add.w	r6, r0, #20
  403a0a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
  403a0e:	eb06 030e 	add.w	r3, r6, lr
  403a12:	9301      	str	r3, [sp, #4]
  403a14:	3501      	adds	r5, #1
  403a16:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
  403a1a:	fbb3 f5f5 	udiv	r5, r3, r5
  403a1e:	eb07 090e 	add.w	r9, r7, lr
  403a22:	2d00      	cmp	r5, #0
  403a24:	d039      	beq.n	403a9a <quorem+0xae>
  403a26:	f04f 0a00 	mov.w	sl, #0
  403a2a:	4638      	mov	r0, r7
  403a2c:	46b4      	mov	ip, r6
  403a2e:	46d3      	mov	fp, sl
  403a30:	f850 2b04 	ldr.w	r2, [r0], #4
  403a34:	b293      	uxth	r3, r2
  403a36:	fb05 a303 	mla	r3, r5, r3, sl
  403a3a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
  403a3e:	b29b      	uxth	r3, r3
  403a40:	ebc3 030b 	rsb	r3, r3, fp
  403a44:	0c12      	lsrs	r2, r2, #16
  403a46:	f8bc b000 	ldrh.w	fp, [ip]
  403a4a:	fb05 a202 	mla	r2, r5, r2, sl
  403a4e:	fa13 f38b 	uxtah	r3, r3, fp
  403a52:	ea4f 4a12 	mov.w	sl, r2, lsr #16
  403a56:	fa1f fb82 	uxth.w	fp, r2
  403a5a:	f8dc 2000 	ldr.w	r2, [ip]
  403a5e:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
  403a62:	eb02 4223 	add.w	r2, r2, r3, asr #16
  403a66:	b29b      	uxth	r3, r3
  403a68:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  403a6c:	4581      	cmp	r9, r0
  403a6e:	ea4f 4b22 	mov.w	fp, r2, asr #16
  403a72:	f84c 3b04 	str.w	r3, [ip], #4
  403a76:	d2db      	bcs.n	403a30 <quorem+0x44>
  403a78:	f856 300e 	ldr.w	r3, [r6, lr]
  403a7c:	b96b      	cbnz	r3, 403a9a <quorem+0xae>
  403a7e:	9b01      	ldr	r3, [sp, #4]
  403a80:	3b04      	subs	r3, #4
  403a82:	429e      	cmp	r6, r3
  403a84:	461a      	mov	r2, r3
  403a86:	d302      	bcc.n	403a8e <quorem+0xa2>
  403a88:	f8c8 4010 	str.w	r4, [r8, #16]
  403a8c:	e005      	b.n	403a9a <quorem+0xae>
  403a8e:	6812      	ldr	r2, [r2, #0]
  403a90:	3b04      	subs	r3, #4
  403a92:	2a00      	cmp	r2, #0
  403a94:	d1f8      	bne.n	403a88 <quorem+0x9c>
  403a96:	3c01      	subs	r4, #1
  403a98:	e7f3      	b.n	403a82 <quorem+0x96>
  403a9a:	4640      	mov	r0, r8
  403a9c:	f001 fa3d 	bl	404f1a <__mcmp>
  403aa0:	2800      	cmp	r0, #0
  403aa2:	db2c      	blt.n	403afe <quorem+0x112>
  403aa4:	3501      	adds	r5, #1
  403aa6:	4630      	mov	r0, r6
  403aa8:	f04f 0e00 	mov.w	lr, #0
  403aac:	f857 1b04 	ldr.w	r1, [r7], #4
  403ab0:	f8d0 c000 	ldr.w	ip, [r0]
  403ab4:	b28a      	uxth	r2, r1
  403ab6:	ebc2 030e 	rsb	r3, r2, lr
  403aba:	0c09      	lsrs	r1, r1, #16
  403abc:	fa13 f38c 	uxtah	r3, r3, ip
  403ac0:	ebc1 421c 	rsb	r2, r1, ip, lsr #16
  403ac4:	eb02 4223 	add.w	r2, r2, r3, asr #16
  403ac8:	b29b      	uxth	r3, r3
  403aca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  403ace:	45b9      	cmp	r9, r7
  403ad0:	ea4f 4e22 	mov.w	lr, r2, asr #16
  403ad4:	f840 3b04 	str.w	r3, [r0], #4
  403ad8:	d2e8      	bcs.n	403aac <quorem+0xc0>
  403ada:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
  403ade:	eb06 0384 	add.w	r3, r6, r4, lsl #2
  403ae2:	b962      	cbnz	r2, 403afe <quorem+0x112>
  403ae4:	3b04      	subs	r3, #4
  403ae6:	429e      	cmp	r6, r3
  403ae8:	461a      	mov	r2, r3
  403aea:	d302      	bcc.n	403af2 <quorem+0x106>
  403aec:	f8c8 4010 	str.w	r4, [r8, #16]
  403af0:	e005      	b.n	403afe <quorem+0x112>
  403af2:	6812      	ldr	r2, [r2, #0]
  403af4:	3b04      	subs	r3, #4
  403af6:	2a00      	cmp	r2, #0
  403af8:	d1f8      	bne.n	403aec <quorem+0x100>
  403afa:	3c01      	subs	r4, #1
  403afc:	e7f3      	b.n	403ae6 <quorem+0xfa>
  403afe:	4628      	mov	r0, r5
  403b00:	e000      	b.n	403b04 <quorem+0x118>
  403b02:	2000      	movs	r0, #0
  403b04:	b003      	add	sp, #12
  403b06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403b0a:	0000      	movs	r0, r0
  403b0c:	0000      	movs	r0, r0
	...

00403b10 <_dtoa_r>:
  403b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403b14:	6a45      	ldr	r5, [r0, #36]	; 0x24
  403b16:	b095      	sub	sp, #84	; 0x54
  403b18:	4682      	mov	sl, r0
  403b1a:	9c21      	ldr	r4, [sp, #132]	; 0x84
  403b1c:	e9cd 2302 	strd	r2, r3, [sp, #8]
  403b20:	b945      	cbnz	r5, 403b34 <_dtoa_r+0x24>
  403b22:	2010      	movs	r0, #16
  403b24:	f000 ff7e 	bl	404a24 <malloc>
  403b28:	f8ca 0024 	str.w	r0, [sl, #36]	; 0x24
  403b2c:	6045      	str	r5, [r0, #4]
  403b2e:	6085      	str	r5, [r0, #8]
  403b30:	6005      	str	r5, [r0, #0]
  403b32:	60c5      	str	r5, [r0, #12]
  403b34:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  403b38:	6819      	ldr	r1, [r3, #0]
  403b3a:	b159      	cbz	r1, 403b54 <_dtoa_r+0x44>
  403b3c:	685a      	ldr	r2, [r3, #4]
  403b3e:	604a      	str	r2, [r1, #4]
  403b40:	2301      	movs	r3, #1
  403b42:	4093      	lsls	r3, r2
  403b44:	608b      	str	r3, [r1, #8]
  403b46:	4650      	mov	r0, sl
  403b48:	f001 f80f 	bl	404b6a <_Bfree>
  403b4c:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  403b50:	2200      	movs	r2, #0
  403b52:	601a      	str	r2, [r3, #0]
  403b54:	9b03      	ldr	r3, [sp, #12]
  403b56:	4aa0      	ldr	r2, [pc, #640]	; (403dd8 <_dtoa_r+0x2c8>)
  403b58:	2b00      	cmp	r3, #0
  403b5a:	bfbf      	itttt	lt
  403b5c:	2301      	movlt	r3, #1
  403b5e:	6023      	strlt	r3, [r4, #0]
  403b60:	9b03      	ldrlt	r3, [sp, #12]
  403b62:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
  403b66:	bfb8      	it	lt
  403b68:	9303      	strlt	r3, [sp, #12]
  403b6a:	f8dd 800c 	ldr.w	r8, [sp, #12]
  403b6e:	bfa4      	itt	ge
  403b70:	2300      	movge	r3, #0
  403b72:	6023      	strge	r3, [r4, #0]
  403b74:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
  403b78:	0d1b      	lsrs	r3, r3, #20
  403b7a:	051b      	lsls	r3, r3, #20
  403b7c:	4293      	cmp	r3, r2
  403b7e:	d11d      	bne.n	403bbc <_dtoa_r+0xac>
  403b80:	9a20      	ldr	r2, [sp, #128]	; 0x80
  403b82:	f242 730f 	movw	r3, #9999	; 0x270f
  403b86:	6013      	str	r3, [r2, #0]
  403b88:	9b02      	ldr	r3, [sp, #8]
  403b8a:	b943      	cbnz	r3, 403b9e <_dtoa_r+0x8e>
  403b8c:	4a93      	ldr	r2, [pc, #588]	; (403ddc <_dtoa_r+0x2cc>)
  403b8e:	4b94      	ldr	r3, [pc, #592]	; (403de0 <_dtoa_r+0x2d0>)
  403b90:	f3c8 0013 	ubfx	r0, r8, #0, #20
  403b94:	2800      	cmp	r0, #0
  403b96:	bf14      	ite	ne
  403b98:	4618      	movne	r0, r3
  403b9a:	4610      	moveq	r0, r2
  403b9c:	e000      	b.n	403ba0 <_dtoa_r+0x90>
  403b9e:	4890      	ldr	r0, [pc, #576]	; (403de0 <_dtoa_r+0x2d0>)
  403ba0:	9b22      	ldr	r3, [sp, #136]	; 0x88
  403ba2:	2b00      	cmp	r3, #0
  403ba4:	f000 854a 	beq.w	40463c <_dtoa_r+0xb2c>
  403ba8:	78c3      	ldrb	r3, [r0, #3]
  403baa:	b113      	cbz	r3, 403bb2 <_dtoa_r+0xa2>
  403bac:	f100 0308 	add.w	r3, r0, #8
  403bb0:	e000      	b.n	403bb4 <_dtoa_r+0xa4>
  403bb2:	1cc3      	adds	r3, r0, #3
  403bb4:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403bb6:	6013      	str	r3, [r2, #0]
  403bb8:	f000 bd40 	b.w	40463c <_dtoa_r+0xb2c>
  403bbc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
  403bc0:	2200      	movs	r2, #0
  403bc2:	2300      	movs	r3, #0
  403bc4:	4620      	mov	r0, r4
  403bc6:	4629      	mov	r1, r5
  403bc8:	f002 f958 	bl	405e7c <__aeabi_dcmpeq>
  403bcc:	4607      	mov	r7, r0
  403bce:	b158      	cbz	r0, 403be8 <_dtoa_r+0xd8>
  403bd0:	9a20      	ldr	r2, [sp, #128]	; 0x80
  403bd2:	2301      	movs	r3, #1
  403bd4:	6013      	str	r3, [r2, #0]
  403bd6:	9b22      	ldr	r3, [sp, #136]	; 0x88
  403bd8:	2b00      	cmp	r3, #0
  403bda:	f000 8522 	beq.w	404622 <_dtoa_r+0xb12>
  403bde:	4881      	ldr	r0, [pc, #516]	; (403de4 <_dtoa_r+0x2d4>)
  403be0:	6018      	str	r0, [r3, #0]
  403be2:	3801      	subs	r0, #1
  403be4:	f000 bd2a 	b.w	40463c <_dtoa_r+0xb2c>
  403be8:	ab12      	add	r3, sp, #72	; 0x48
  403bea:	9301      	str	r3, [sp, #4]
  403bec:	ab13      	add	r3, sp, #76	; 0x4c
  403bee:	9300      	str	r3, [sp, #0]
  403bf0:	4622      	mov	r2, r4
  403bf2:	462b      	mov	r3, r5
  403bf4:	4650      	mov	r0, sl
  403bf6:	f001 fa0b 	bl	405010 <__d2b>
  403bfa:	f3c8 560a 	ubfx	r6, r8, #20, #11
  403bfe:	9004      	str	r0, [sp, #16]
  403c00:	b156      	cbz	r6, 403c18 <_dtoa_r+0x108>
  403c02:	f3c5 0313 	ubfx	r3, r5, #0, #20
  403c06:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  403c0a:	4620      	mov	r0, r4
  403c0c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  403c10:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
  403c14:	9711      	str	r7, [sp, #68]	; 0x44
  403c16:	e01d      	b.n	403c54 <_dtoa_r+0x144>
  403c18:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403c1a:	9e12      	ldr	r6, [sp, #72]	; 0x48
  403c1c:	441e      	add	r6, r3
  403c1e:	f206 4332 	addw	r3, r6, #1074	; 0x432
  403c22:	2b20      	cmp	r3, #32
  403c24:	dd0a      	ble.n	403c3c <_dtoa_r+0x12c>
  403c26:	9a02      	ldr	r2, [sp, #8]
  403c28:	f206 4012 	addw	r0, r6, #1042	; 0x412
  403c2c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  403c30:	fa22 f000 	lsr.w	r0, r2, r0
  403c34:	fa08 f303 	lsl.w	r3, r8, r3
  403c38:	4318      	orrs	r0, r3
  403c3a:	e004      	b.n	403c46 <_dtoa_r+0x136>
  403c3c:	f1c3 0020 	rsb	r0, r3, #32
  403c40:	9b02      	ldr	r3, [sp, #8]
  403c42:	fa03 f000 	lsl.w	r0, r3, r0
  403c46:	f001 fe3b 	bl	4058c0 <__aeabi_ui2d>
  403c4a:	2301      	movs	r3, #1
  403c4c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  403c50:	3e01      	subs	r6, #1
  403c52:	9311      	str	r3, [sp, #68]	; 0x44
  403c54:	2200      	movs	r2, #0
  403c56:	4b64      	ldr	r3, [pc, #400]	; (403de8 <_dtoa_r+0x2d8>)
  403c58:	f001 fcf4 	bl	405644 <__aeabi_dsub>
  403c5c:	a358      	add	r3, pc, #352	; (adr r3, 403dc0 <_dtoa_r+0x2b0>)
  403c5e:	e9d3 2300 	ldrd	r2, r3, [r3]
  403c62:	f001 fea3 	bl	4059ac <__aeabi_dmul>
  403c66:	a358      	add	r3, pc, #352	; (adr r3, 403dc8 <_dtoa_r+0x2b8>)
  403c68:	e9d3 2300 	ldrd	r2, r3, [r3]
  403c6c:	f001 fcec 	bl	405648 <__adddf3>
  403c70:	4604      	mov	r4, r0
  403c72:	4630      	mov	r0, r6
  403c74:	460d      	mov	r5, r1
  403c76:	f001 fe33 	bl	4058e0 <__aeabi_i2d>
  403c7a:	a355      	add	r3, pc, #340	; (adr r3, 403dd0 <_dtoa_r+0x2c0>)
  403c7c:	e9d3 2300 	ldrd	r2, r3, [r3]
  403c80:	f001 fe94 	bl	4059ac <__aeabi_dmul>
  403c84:	4602      	mov	r2, r0
  403c86:	460b      	mov	r3, r1
  403c88:	4620      	mov	r0, r4
  403c8a:	4629      	mov	r1, r5
  403c8c:	f001 fcdc 	bl	405648 <__adddf3>
  403c90:	4604      	mov	r4, r0
  403c92:	460d      	mov	r5, r1
  403c94:	f002 f93a 	bl	405f0c <__aeabi_d2iz>
  403c98:	2200      	movs	r2, #0
  403c9a:	4683      	mov	fp, r0
  403c9c:	2300      	movs	r3, #0
  403c9e:	4620      	mov	r0, r4
  403ca0:	4629      	mov	r1, r5
  403ca2:	f002 f8f5 	bl	405e90 <__aeabi_dcmplt>
  403ca6:	b158      	cbz	r0, 403cc0 <_dtoa_r+0x1b0>
  403ca8:	4658      	mov	r0, fp
  403caa:	f001 fe19 	bl	4058e0 <__aeabi_i2d>
  403cae:	4602      	mov	r2, r0
  403cb0:	460b      	mov	r3, r1
  403cb2:	4620      	mov	r0, r4
  403cb4:	4629      	mov	r1, r5
  403cb6:	f002 f8e1 	bl	405e7c <__aeabi_dcmpeq>
  403cba:	b908      	cbnz	r0, 403cc0 <_dtoa_r+0x1b0>
  403cbc:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
  403cc0:	f1bb 0f16 	cmp.w	fp, #22
  403cc4:	d80d      	bhi.n	403ce2 <_dtoa_r+0x1d2>
  403cc6:	4949      	ldr	r1, [pc, #292]	; (403dec <_dtoa_r+0x2dc>)
  403cc8:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
  403ccc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403cd0:	e9d1 0100 	ldrd	r0, r1, [r1]
  403cd4:	f002 f8fa 	bl	405ecc <__aeabi_dcmpgt>
  403cd8:	b130      	cbz	r0, 403ce8 <_dtoa_r+0x1d8>
  403cda:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
  403cde:	2300      	movs	r3, #0
  403ce0:	e000      	b.n	403ce4 <_dtoa_r+0x1d4>
  403ce2:	2301      	movs	r3, #1
  403ce4:	9310      	str	r3, [sp, #64]	; 0x40
  403ce6:	e000      	b.n	403cea <_dtoa_r+0x1da>
  403ce8:	9010      	str	r0, [sp, #64]	; 0x40
  403cea:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403cec:	1b9e      	subs	r6, r3, r6
  403cee:	1e73      	subs	r3, r6, #1
  403cf0:	9307      	str	r3, [sp, #28]
  403cf2:	bf43      	ittte	mi
  403cf4:	f1c3 0800 	rsbmi	r8, r3, #0
  403cf8:	2300      	movmi	r3, #0
  403cfa:	9307      	strmi	r3, [sp, #28]
  403cfc:	f04f 0800 	movpl.w	r8, #0
  403d00:	f1bb 0f00 	cmp.w	fp, #0
  403d04:	db06      	blt.n	403d14 <_dtoa_r+0x204>
  403d06:	9b07      	ldr	r3, [sp, #28]
  403d08:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
  403d0c:	445b      	add	r3, fp
  403d0e:	9307      	str	r3, [sp, #28]
  403d10:	2700      	movs	r7, #0
  403d12:	e005      	b.n	403d20 <_dtoa_r+0x210>
  403d14:	2300      	movs	r3, #0
  403d16:	ebcb 0808 	rsb	r8, fp, r8
  403d1a:	f1cb 0700 	rsb	r7, fp, #0
  403d1e:	930b      	str	r3, [sp, #44]	; 0x2c
  403d20:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  403d22:	2b09      	cmp	r3, #9
  403d24:	d827      	bhi.n	403d76 <_dtoa_r+0x266>
  403d26:	2b05      	cmp	r3, #5
  403d28:	bfc4      	itt	gt
  403d2a:	3b04      	subgt	r3, #4
  403d2c:	931e      	strgt	r3, [sp, #120]	; 0x78
  403d2e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  403d30:	f1a3 0302 	sub.w	r3, r3, #2
  403d34:	bfcc      	ite	gt
  403d36:	2500      	movgt	r5, #0
  403d38:	2501      	movle	r5, #1
  403d3a:	2b03      	cmp	r3, #3
  403d3c:	d820      	bhi.n	403d80 <_dtoa_r+0x270>
  403d3e:	e8df f003 	tbb	[pc, r3]
  403d42:	0e06      	.short	0x0e06
  403d44:	0402      	.short	0x0402
  403d46:	2301      	movs	r3, #1
  403d48:	e002      	b.n	403d50 <_dtoa_r+0x240>
  403d4a:	2301      	movs	r3, #1
  403d4c:	e008      	b.n	403d60 <_dtoa_r+0x250>
  403d4e:	2300      	movs	r3, #0
  403d50:	930a      	str	r3, [sp, #40]	; 0x28
  403d52:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403d54:	2b00      	cmp	r3, #0
  403d56:	dd1d      	ble.n	403d94 <_dtoa_r+0x284>
  403d58:	4699      	mov	r9, r3
  403d5a:	9305      	str	r3, [sp, #20]
  403d5c:	e021      	b.n	403da2 <_dtoa_r+0x292>
  403d5e:	2300      	movs	r3, #0
  403d60:	930a      	str	r3, [sp, #40]	; 0x28
  403d62:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403d64:	eb0b 0903 	add.w	r9, fp, r3
  403d68:	f109 0301 	add.w	r3, r9, #1
  403d6c:	2b01      	cmp	r3, #1
  403d6e:	9305      	str	r3, [sp, #20]
  403d70:	bfb8      	it	lt
  403d72:	2301      	movlt	r3, #1
  403d74:	e015      	b.n	403da2 <_dtoa_r+0x292>
  403d76:	2501      	movs	r5, #1
  403d78:	2300      	movs	r3, #0
  403d7a:	931e      	str	r3, [sp, #120]	; 0x78
  403d7c:	950a      	str	r5, [sp, #40]	; 0x28
  403d7e:	e001      	b.n	403d84 <_dtoa_r+0x274>
  403d80:	2301      	movs	r3, #1
  403d82:	930a      	str	r3, [sp, #40]	; 0x28
  403d84:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
  403d88:	2200      	movs	r2, #0
  403d8a:	f8cd 9014 	str.w	r9, [sp, #20]
  403d8e:	2312      	movs	r3, #18
  403d90:	921f      	str	r2, [sp, #124]	; 0x7c
  403d92:	e006      	b.n	403da2 <_dtoa_r+0x292>
  403d94:	f04f 0901 	mov.w	r9, #1
  403d98:	f8cd 9014 	str.w	r9, [sp, #20]
  403d9c:	464b      	mov	r3, r9
  403d9e:	f8cd 907c 	str.w	r9, [sp, #124]	; 0x7c
  403da2:	f8da 4024 	ldr.w	r4, [sl, #36]	; 0x24
  403da6:	2200      	movs	r2, #0
  403da8:	6062      	str	r2, [r4, #4]
  403daa:	2104      	movs	r1, #4
  403dac:	f101 0214 	add.w	r2, r1, #20
  403db0:	429a      	cmp	r2, r3
  403db2:	d81d      	bhi.n	403df0 <_dtoa_r+0x2e0>
  403db4:	6862      	ldr	r2, [r4, #4]
  403db6:	3201      	adds	r2, #1
  403db8:	6062      	str	r2, [r4, #4]
  403dba:	0049      	lsls	r1, r1, #1
  403dbc:	e7f6      	b.n	403dac <_dtoa_r+0x29c>
  403dbe:	bf00      	nop
  403dc0:	636f4361 	.word	0x636f4361
  403dc4:	3fd287a7 	.word	0x3fd287a7
  403dc8:	8b60c8b3 	.word	0x8b60c8b3
  403dcc:	3fc68a28 	.word	0x3fc68a28
  403dd0:	509f79fb 	.word	0x509f79fb
  403dd4:	3fd34413 	.word	0x3fd34413
  403dd8:	7ff00000 	.word	0x7ff00000
  403ddc:	004069b0 	.word	0x004069b0
  403de0:	004069b9 	.word	0x004069b9
  403de4:	0040698d 	.word	0x0040698d
  403de8:	3ff80000 	.word	0x3ff80000
  403dec:	00406a30 	.word	0x00406a30
  403df0:	6861      	ldr	r1, [r4, #4]
  403df2:	4650      	mov	r0, sl
  403df4:	f000 fe84 	bl	404b00 <_Balloc>
  403df8:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  403dfc:	6020      	str	r0, [r4, #0]
  403dfe:	681b      	ldr	r3, [r3, #0]
  403e00:	9306      	str	r3, [sp, #24]
  403e02:	9b05      	ldr	r3, [sp, #20]
  403e04:	2b0e      	cmp	r3, #14
  403e06:	f200 815d 	bhi.w	4040c4 <_dtoa_r+0x5b4>
  403e0a:	2d00      	cmp	r5, #0
  403e0c:	f000 815a 	beq.w	4040c4 <_dtoa_r+0x5b4>
  403e10:	e9dd 3402 	ldrd	r3, r4, [sp, #8]
  403e14:	f1bb 0f00 	cmp.w	fp, #0
  403e18:	e9cd 340e 	strd	r3, r4, [sp, #56]	; 0x38
  403e1c:	dd31      	ble.n	403e82 <_dtoa_r+0x372>
  403e1e:	4aa0      	ldr	r2, [pc, #640]	; (4040a0 <_dtoa_r+0x590>)
  403e20:	f00b 030f 	and.w	r3, fp, #15
  403e24:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  403e28:	e9d3 3400 	ldrd	r3, r4, [r3]
  403e2c:	ea4f 152b 	mov.w	r5, fp, asr #4
  403e30:	06e8      	lsls	r0, r5, #27
  403e32:	e9cd 3408 	strd	r3, r4, [sp, #32]
  403e36:	d50c      	bpl.n	403e52 <_dtoa_r+0x342>
  403e38:	4b9a      	ldr	r3, [pc, #616]	; (4040a4 <_dtoa_r+0x594>)
  403e3a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  403e3e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  403e42:	f001 fedd 	bl	405c00 <__aeabi_ddiv>
  403e46:	f005 050f 	and.w	r5, r5, #15
  403e4a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403e4e:	2403      	movs	r4, #3
  403e50:	e000      	b.n	403e54 <_dtoa_r+0x344>
  403e52:	2402      	movs	r4, #2
  403e54:	4e93      	ldr	r6, [pc, #588]	; (4040a4 <_dtoa_r+0x594>)
  403e56:	b16d      	cbz	r5, 403e74 <_dtoa_r+0x364>
  403e58:	07e9      	lsls	r1, r5, #31
  403e5a:	d508      	bpl.n	403e6e <_dtoa_r+0x35e>
  403e5c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403e60:	e9d6 2300 	ldrd	r2, r3, [r6]
  403e64:	f001 fda2 	bl	4059ac <__aeabi_dmul>
  403e68:	e9cd 0108 	strd	r0, r1, [sp, #32]
  403e6c:	3401      	adds	r4, #1
  403e6e:	106d      	asrs	r5, r5, #1
  403e70:	3608      	adds	r6, #8
  403e72:	e7f0      	b.n	403e56 <_dtoa_r+0x346>
  403e74:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  403e78:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403e7c:	f001 fec0 	bl	405c00 <__aeabi_ddiv>
  403e80:	e020      	b.n	403ec4 <_dtoa_r+0x3b4>
  403e82:	f1cb 0500 	rsb	r5, fp, #0
  403e86:	b305      	cbz	r5, 403eca <_dtoa_r+0x3ba>
  403e88:	4b85      	ldr	r3, [pc, #532]	; (4040a0 <_dtoa_r+0x590>)
  403e8a:	4e86      	ldr	r6, [pc, #536]	; (4040a4 <_dtoa_r+0x594>)
  403e8c:	f005 020f 	and.w	r2, r5, #15
  403e90:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403e94:	e9d3 2300 	ldrd	r2, r3, [r3]
  403e98:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  403e9c:	f001 fd86 	bl	4059ac <__aeabi_dmul>
  403ea0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403ea4:	112d      	asrs	r5, r5, #4
  403ea6:	2300      	movs	r3, #0
  403ea8:	2402      	movs	r4, #2
  403eaa:	b155      	cbz	r5, 403ec2 <_dtoa_r+0x3b2>
  403eac:	07ea      	lsls	r2, r5, #31
  403eae:	d505      	bpl.n	403ebc <_dtoa_r+0x3ac>
  403eb0:	e9d6 2300 	ldrd	r2, r3, [r6]
  403eb4:	f001 fd7a 	bl	4059ac <__aeabi_dmul>
  403eb8:	3401      	adds	r4, #1
  403eba:	2301      	movs	r3, #1
  403ebc:	106d      	asrs	r5, r5, #1
  403ebe:	3608      	adds	r6, #8
  403ec0:	e7f3      	b.n	403eaa <_dtoa_r+0x39a>
  403ec2:	b11b      	cbz	r3, 403ecc <_dtoa_r+0x3bc>
  403ec4:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403ec8:	e000      	b.n	403ecc <_dtoa_r+0x3bc>
  403eca:	2402      	movs	r4, #2
  403ecc:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403ece:	b1e3      	cbz	r3, 403f0a <_dtoa_r+0x3fa>
  403ed0:	e9dd 5602 	ldrd	r5, r6, [sp, #8]
  403ed4:	2200      	movs	r2, #0
  403ed6:	4b74      	ldr	r3, [pc, #464]	; (4040a8 <_dtoa_r+0x598>)
  403ed8:	4628      	mov	r0, r5
  403eda:	4631      	mov	r1, r6
  403edc:	f001 ffd8 	bl	405e90 <__aeabi_dcmplt>
  403ee0:	b198      	cbz	r0, 403f0a <_dtoa_r+0x3fa>
  403ee2:	9b05      	ldr	r3, [sp, #20]
  403ee4:	b18b      	cbz	r3, 403f0a <_dtoa_r+0x3fa>
  403ee6:	f1b9 0f00 	cmp.w	r9, #0
  403eea:	f340 80e7 	ble.w	4040bc <_dtoa_r+0x5ac>
  403eee:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
  403ef2:	9308      	str	r3, [sp, #32]
  403ef4:	4631      	mov	r1, r6
  403ef6:	2200      	movs	r2, #0
  403ef8:	4b6c      	ldr	r3, [pc, #432]	; (4040ac <_dtoa_r+0x59c>)
  403efa:	4628      	mov	r0, r5
  403efc:	f001 fd56 	bl	4059ac <__aeabi_dmul>
  403f00:	3401      	adds	r4, #1
  403f02:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403f06:	464e      	mov	r6, r9
  403f08:	e002      	b.n	403f10 <_dtoa_r+0x400>
  403f0a:	9e05      	ldr	r6, [sp, #20]
  403f0c:	f8cd b020 	str.w	fp, [sp, #32]
  403f10:	4620      	mov	r0, r4
  403f12:	f001 fce5 	bl	4058e0 <__aeabi_i2d>
  403f16:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403f1a:	f001 fd47 	bl	4059ac <__aeabi_dmul>
  403f1e:	4b64      	ldr	r3, [pc, #400]	; (4040b0 <_dtoa_r+0x5a0>)
  403f20:	2200      	movs	r2, #0
  403f22:	f001 fb91 	bl	405648 <__adddf3>
  403f26:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
  403f2a:	4604      	mov	r4, r0
  403f2c:	930c      	str	r3, [sp, #48]	; 0x30
  403f2e:	461d      	mov	r5, r3
  403f30:	b9d6      	cbnz	r6, 403f68 <_dtoa_r+0x458>
  403f32:	2200      	movs	r2, #0
  403f34:	4b5f      	ldr	r3, [pc, #380]	; (4040b4 <_dtoa_r+0x5a4>)
  403f36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403f3a:	f001 fb83 	bl	405644 <__aeabi_dsub>
  403f3e:	4622      	mov	r2, r4
  403f40:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403f42:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403f46:	f001 ffc1 	bl	405ecc <__aeabi_dcmpgt>
  403f4a:	2800      	cmp	r0, #0
  403f4c:	f040 8240 	bne.w	4043d0 <_dtoa_r+0x8c0>
  403f50:	990c      	ldr	r1, [sp, #48]	; 0x30
  403f52:	4622      	mov	r2, r4
  403f54:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
  403f58:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403f5c:	f001 ff98 	bl	405e90 <__aeabi_dcmplt>
  403f60:	2800      	cmp	r0, #0
  403f62:	f040 822c 	bne.w	4043be <_dtoa_r+0x8ae>
  403f66:	e0a9      	b.n	4040bc <_dtoa_r+0x5ac>
  403f68:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403f6a:	4b4d      	ldr	r3, [pc, #308]	; (4040a0 <_dtoa_r+0x590>)
  403f6c:	1e71      	subs	r1, r6, #1
  403f6e:	2a00      	cmp	r2, #0
  403f70:	d049      	beq.n	404006 <_dtoa_r+0x4f6>
  403f72:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
  403f76:	e9d3 2300 	ldrd	r2, r3, [r3]
  403f7a:	2000      	movs	r0, #0
  403f7c:	494e      	ldr	r1, [pc, #312]	; (4040b8 <_dtoa_r+0x5a8>)
  403f7e:	f001 fe3f 	bl	405c00 <__aeabi_ddiv>
  403f82:	4622      	mov	r2, r4
  403f84:	462b      	mov	r3, r5
  403f86:	f001 fb5d 	bl	405644 <__aeabi_dsub>
  403f8a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  403f8e:	9c06      	ldr	r4, [sp, #24]
  403f90:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403f94:	f001 ffba 	bl	405f0c <__aeabi_d2iz>
  403f98:	4605      	mov	r5, r0
  403f9a:	f001 fca1 	bl	4058e0 <__aeabi_i2d>
  403f9e:	4602      	mov	r2, r0
  403fa0:	460b      	mov	r3, r1
  403fa2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403fa6:	f001 fb4d 	bl	405644 <__aeabi_dsub>
  403faa:	3530      	adds	r5, #48	; 0x30
  403fac:	f804 5b01 	strb.w	r5, [r4], #1
  403fb0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
  403fb4:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403fb8:	f001 ff6a 	bl	405e90 <__aeabi_dcmplt>
  403fbc:	2800      	cmp	r0, #0
  403fbe:	f040 8320 	bne.w	404602 <_dtoa_r+0xaf2>
  403fc2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403fc6:	2000      	movs	r0, #0
  403fc8:	4937      	ldr	r1, [pc, #220]	; (4040a8 <_dtoa_r+0x598>)
  403fca:	f001 fb3b 	bl	405644 <__aeabi_dsub>
  403fce:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
  403fd2:	f001 ff5d 	bl	405e90 <__aeabi_dcmplt>
  403fd6:	2800      	cmp	r0, #0
  403fd8:	f040 80d2 	bne.w	404180 <_dtoa_r+0x670>
  403fdc:	9b06      	ldr	r3, [sp, #24]
  403fde:	1ae3      	subs	r3, r4, r3
  403fe0:	42b3      	cmp	r3, r6
  403fe2:	da6b      	bge.n	4040bc <_dtoa_r+0x5ac>
  403fe4:	2200      	movs	r2, #0
  403fe6:	4b31      	ldr	r3, [pc, #196]	; (4040ac <_dtoa_r+0x59c>)
  403fe8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  403fec:	f001 fcde 	bl	4059ac <__aeabi_dmul>
  403ff0:	2200      	movs	r2, #0
  403ff2:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  403ff6:	4b2d      	ldr	r3, [pc, #180]	; (4040ac <_dtoa_r+0x59c>)
  403ff8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403ffc:	f001 fcd6 	bl	4059ac <__aeabi_dmul>
  404000:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404004:	e7c4      	b.n	403f90 <_dtoa_r+0x480>
  404006:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
  40400a:	4622      	mov	r2, r4
  40400c:	462b      	mov	r3, r5
  40400e:	e9d1 0100 	ldrd	r0, r1, [r1]
  404012:	f001 fccb 	bl	4059ac <__aeabi_dmul>
  404016:	9b06      	ldr	r3, [sp, #24]
  404018:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40401c:	199c      	adds	r4, r3, r6
  40401e:	461d      	mov	r5, r3
  404020:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404024:	f001 ff72 	bl	405f0c <__aeabi_d2iz>
  404028:	4606      	mov	r6, r0
  40402a:	f001 fc59 	bl	4058e0 <__aeabi_i2d>
  40402e:	3630      	adds	r6, #48	; 0x30
  404030:	4602      	mov	r2, r0
  404032:	460b      	mov	r3, r1
  404034:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404038:	f001 fb04 	bl	405644 <__aeabi_dsub>
  40403c:	f805 6b01 	strb.w	r6, [r5], #1
  404040:	42ac      	cmp	r4, r5
  404042:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404046:	f04f 0200 	mov.w	r2, #0
  40404a:	d123      	bne.n	404094 <_dtoa_r+0x584>
  40404c:	4b1a      	ldr	r3, [pc, #104]	; (4040b8 <_dtoa_r+0x5a8>)
  40404e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  404052:	f001 faf9 	bl	405648 <__adddf3>
  404056:	4602      	mov	r2, r0
  404058:	460b      	mov	r3, r1
  40405a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40405e:	f001 ff35 	bl	405ecc <__aeabi_dcmpgt>
  404062:	2800      	cmp	r0, #0
  404064:	f040 808c 	bne.w	404180 <_dtoa_r+0x670>
  404068:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
  40406c:	2000      	movs	r0, #0
  40406e:	4912      	ldr	r1, [pc, #72]	; (4040b8 <_dtoa_r+0x5a8>)
  404070:	f001 fae8 	bl	405644 <__aeabi_dsub>
  404074:	4602      	mov	r2, r0
  404076:	460b      	mov	r3, r1
  404078:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40407c:	f001 ff08 	bl	405e90 <__aeabi_dcmplt>
  404080:	b1e0      	cbz	r0, 4040bc <_dtoa_r+0x5ac>
  404082:	f814 3c01 	ldrb.w	r3, [r4, #-1]
  404086:	2b30      	cmp	r3, #48	; 0x30
  404088:	f104 32ff 	add.w	r2, r4, #4294967295	; 0xffffffff
  40408c:	f040 82b9 	bne.w	404602 <_dtoa_r+0xaf2>
  404090:	4614      	mov	r4, r2
  404092:	e7f6      	b.n	404082 <_dtoa_r+0x572>
  404094:	4b05      	ldr	r3, [pc, #20]	; (4040ac <_dtoa_r+0x59c>)
  404096:	f001 fc89 	bl	4059ac <__aeabi_dmul>
  40409a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40409e:	e7bf      	b.n	404020 <_dtoa_r+0x510>
  4040a0:	00406a30 	.word	0x00406a30
  4040a4:	00406af8 	.word	0x00406af8
  4040a8:	3ff00000 	.word	0x3ff00000
  4040ac:	40240000 	.word	0x40240000
  4040b0:	401c0000 	.word	0x401c0000
  4040b4:	40140000 	.word	0x40140000
  4040b8:	3fe00000 	.word	0x3fe00000
  4040bc:	e9dd 340e 	ldrd	r3, r4, [sp, #56]	; 0x38
  4040c0:	e9cd 3402 	strd	r3, r4, [sp, #8]
  4040c4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4040c6:	2b00      	cmp	r3, #0
  4040c8:	db7d      	blt.n	4041c6 <_dtoa_r+0x6b6>
  4040ca:	f1bb 0f0e 	cmp.w	fp, #14
  4040ce:	dc7a      	bgt.n	4041c6 <_dtoa_r+0x6b6>
  4040d0:	4bab      	ldr	r3, [pc, #684]	; (404380 <_dtoa_r+0x870>)
  4040d2:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
  4040d6:	e9d3 6700 	ldrd	r6, r7, [r3]
  4040da:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4040dc:	2b00      	cmp	r3, #0
  4040de:	da14      	bge.n	40410a <_dtoa_r+0x5fa>
  4040e0:	9b05      	ldr	r3, [sp, #20]
  4040e2:	2b00      	cmp	r3, #0
  4040e4:	dc11      	bgt.n	40410a <_dtoa_r+0x5fa>
  4040e6:	f040 816c 	bne.w	4043c2 <_dtoa_r+0x8b2>
  4040ea:	2200      	movs	r2, #0
  4040ec:	4ba5      	ldr	r3, [pc, #660]	; (404384 <_dtoa_r+0x874>)
  4040ee:	4630      	mov	r0, r6
  4040f0:	4639      	mov	r1, r7
  4040f2:	f001 fc5b 	bl	4059ac <__aeabi_dmul>
  4040f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4040fa:	f001 fedd 	bl	405eb8 <__aeabi_dcmpge>
  4040fe:	9d05      	ldr	r5, [sp, #20]
  404100:	462e      	mov	r6, r5
  404102:	2800      	cmp	r0, #0
  404104:	f040 815f 	bne.w	4043c6 <_dtoa_r+0x8b6>
  404108:	e165      	b.n	4043d6 <_dtoa_r+0x8c6>
  40410a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  40410e:	9c06      	ldr	r4, [sp, #24]
  404110:	4632      	mov	r2, r6
  404112:	463b      	mov	r3, r7
  404114:	4640      	mov	r0, r8
  404116:	4649      	mov	r1, r9
  404118:	f001 fd72 	bl	405c00 <__aeabi_ddiv>
  40411c:	f001 fef6 	bl	405f0c <__aeabi_d2iz>
  404120:	4605      	mov	r5, r0
  404122:	f001 fbdd 	bl	4058e0 <__aeabi_i2d>
  404126:	4632      	mov	r2, r6
  404128:	463b      	mov	r3, r7
  40412a:	f001 fc3f 	bl	4059ac <__aeabi_dmul>
  40412e:	460b      	mov	r3, r1
  404130:	4602      	mov	r2, r0
  404132:	4649      	mov	r1, r9
  404134:	4640      	mov	r0, r8
  404136:	f001 fa85 	bl	405644 <__aeabi_dsub>
  40413a:	f105 0e30 	add.w	lr, r5, #48	; 0x30
  40413e:	9b06      	ldr	r3, [sp, #24]
  404140:	f804 eb01 	strb.w	lr, [r4], #1
  404144:	ebc3 0e04 	rsb	lr, r3, r4
  404148:	9b05      	ldr	r3, [sp, #20]
  40414a:	4573      	cmp	r3, lr
  40414c:	d12e      	bne.n	4041ac <_dtoa_r+0x69c>
  40414e:	4602      	mov	r2, r0
  404150:	460b      	mov	r3, r1
  404152:	f001 fa79 	bl	405648 <__adddf3>
  404156:	4680      	mov	r8, r0
  404158:	4689      	mov	r9, r1
  40415a:	4602      	mov	r2, r0
  40415c:	460b      	mov	r3, r1
  40415e:	4630      	mov	r0, r6
  404160:	4639      	mov	r1, r7
  404162:	f001 fe95 	bl	405e90 <__aeabi_dcmplt>
  404166:	b978      	cbnz	r0, 404188 <_dtoa_r+0x678>
  404168:	4642      	mov	r2, r8
  40416a:	464b      	mov	r3, r9
  40416c:	4630      	mov	r0, r6
  40416e:	4639      	mov	r1, r7
  404170:	f001 fe84 	bl	405e7c <__aeabi_dcmpeq>
  404174:	2800      	cmp	r0, #0
  404176:	f000 8246 	beq.w	404606 <_dtoa_r+0xaf6>
  40417a:	07eb      	lsls	r3, r5, #31
  40417c:	d404      	bmi.n	404188 <_dtoa_r+0x678>
  40417e:	e242      	b.n	404606 <_dtoa_r+0xaf6>
  404180:	f8dd b020 	ldr.w	fp, [sp, #32]
  404184:	e000      	b.n	404188 <_dtoa_r+0x678>
  404186:	461c      	mov	r4, r3
  404188:	f814 2c01 	ldrb.w	r2, [r4, #-1]
  40418c:	2a39      	cmp	r2, #57	; 0x39
  40418e:	f104 33ff 	add.w	r3, r4, #4294967295	; 0xffffffff
  404192:	d107      	bne.n	4041a4 <_dtoa_r+0x694>
  404194:	9a06      	ldr	r2, [sp, #24]
  404196:	429a      	cmp	r2, r3
  404198:	d1f5      	bne.n	404186 <_dtoa_r+0x676>
  40419a:	9906      	ldr	r1, [sp, #24]
  40419c:	2230      	movs	r2, #48	; 0x30
  40419e:	f10b 0b01 	add.w	fp, fp, #1
  4041a2:	700a      	strb	r2, [r1, #0]
  4041a4:	781a      	ldrb	r2, [r3, #0]
  4041a6:	3201      	adds	r2, #1
  4041a8:	701a      	strb	r2, [r3, #0]
  4041aa:	e22c      	b.n	404606 <_dtoa_r+0xaf6>
  4041ac:	2200      	movs	r2, #0
  4041ae:	4b76      	ldr	r3, [pc, #472]	; (404388 <_dtoa_r+0x878>)
  4041b0:	f001 fbfc 	bl	4059ac <__aeabi_dmul>
  4041b4:	2200      	movs	r2, #0
  4041b6:	2300      	movs	r3, #0
  4041b8:	4680      	mov	r8, r0
  4041ba:	4689      	mov	r9, r1
  4041bc:	f001 fe5e 	bl	405e7c <__aeabi_dcmpeq>
  4041c0:	2800      	cmp	r0, #0
  4041c2:	d0a5      	beq.n	404110 <_dtoa_r+0x600>
  4041c4:	e21f      	b.n	404606 <_dtoa_r+0xaf6>
  4041c6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4041c8:	2a00      	cmp	r2, #0
  4041ca:	d02b      	beq.n	404224 <_dtoa_r+0x714>
  4041cc:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  4041ce:	2a01      	cmp	r2, #1
  4041d0:	dc0a      	bgt.n	4041e8 <_dtoa_r+0x6d8>
  4041d2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4041d4:	b112      	cbz	r2, 4041dc <_dtoa_r+0x6cc>
  4041d6:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4041da:	e002      	b.n	4041e2 <_dtoa_r+0x6d2>
  4041dc:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4041de:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4041e2:	463d      	mov	r5, r7
  4041e4:	4644      	mov	r4, r8
  4041e6:	e013      	b.n	404210 <_dtoa_r+0x700>
  4041e8:	9b05      	ldr	r3, [sp, #20]
  4041ea:	1e5d      	subs	r5, r3, #1
  4041ec:	42af      	cmp	r7, r5
  4041ee:	bfbf      	itttt	lt
  4041f0:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
  4041f2:	1bea      	sublt	r2, r5, r7
  4041f4:	189b      	addlt	r3, r3, r2
  4041f6:	930b      	strlt	r3, [sp, #44]	; 0x2c
  4041f8:	9b05      	ldr	r3, [sp, #20]
  4041fa:	bfb6      	itet	lt
  4041fc:	462f      	movlt	r7, r5
  4041fe:	1b7d      	subge	r5, r7, r5
  404200:	2500      	movlt	r5, #0
  404202:	2b00      	cmp	r3, #0
  404204:	bfab      	itete	ge
  404206:	9b05      	ldrge	r3, [sp, #20]
  404208:	ebc3 0408 	rsblt	r4, r3, r8
  40420c:	4644      	movge	r4, r8
  40420e:	2300      	movlt	r3, #0
  404210:	9a07      	ldr	r2, [sp, #28]
  404212:	2101      	movs	r1, #1
  404214:	441a      	add	r2, r3
  404216:	4650      	mov	r0, sl
  404218:	4498      	add	r8, r3
  40421a:	9207      	str	r2, [sp, #28]
  40421c:	f000 fd44 	bl	404ca8 <__i2b>
  404220:	4606      	mov	r6, r0
  404222:	e002      	b.n	40422a <_dtoa_r+0x71a>
  404224:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  404226:	463d      	mov	r5, r7
  404228:	4644      	mov	r4, r8
  40422a:	b15c      	cbz	r4, 404244 <_dtoa_r+0x734>
  40422c:	9b07      	ldr	r3, [sp, #28]
  40422e:	2b00      	cmp	r3, #0
  404230:	dd08      	ble.n	404244 <_dtoa_r+0x734>
  404232:	42a3      	cmp	r3, r4
  404234:	9a07      	ldr	r2, [sp, #28]
  404236:	bfa8      	it	ge
  404238:	4623      	movge	r3, r4
  40423a:	ebc3 0808 	rsb	r8, r3, r8
  40423e:	1ae4      	subs	r4, r4, r3
  404240:	1ad3      	subs	r3, r2, r3
  404242:	9307      	str	r3, [sp, #28]
  404244:	2f00      	cmp	r7, #0
  404246:	dd1d      	ble.n	404284 <_dtoa_r+0x774>
  404248:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40424a:	b1ab      	cbz	r3, 404278 <_dtoa_r+0x768>
  40424c:	b18d      	cbz	r5, 404272 <_dtoa_r+0x762>
  40424e:	4631      	mov	r1, r6
  404250:	462a      	mov	r2, r5
  404252:	4650      	mov	r0, sl
  404254:	f000 fdc2 	bl	404ddc <__pow5mult>
  404258:	9a04      	ldr	r2, [sp, #16]
  40425a:	4601      	mov	r1, r0
  40425c:	4606      	mov	r6, r0
  40425e:	4650      	mov	r0, sl
  404260:	f000 fd2b 	bl	404cba <__multiply>
  404264:	9904      	ldr	r1, [sp, #16]
  404266:	9008      	str	r0, [sp, #32]
  404268:	4650      	mov	r0, sl
  40426a:	f000 fc7e 	bl	404b6a <_Bfree>
  40426e:	9b08      	ldr	r3, [sp, #32]
  404270:	9304      	str	r3, [sp, #16]
  404272:	1b7a      	subs	r2, r7, r5
  404274:	d006      	beq.n	404284 <_dtoa_r+0x774>
  404276:	e000      	b.n	40427a <_dtoa_r+0x76a>
  404278:	463a      	mov	r2, r7
  40427a:	9904      	ldr	r1, [sp, #16]
  40427c:	4650      	mov	r0, sl
  40427e:	f000 fdad 	bl	404ddc <__pow5mult>
  404282:	9004      	str	r0, [sp, #16]
  404284:	2101      	movs	r1, #1
  404286:	4650      	mov	r0, sl
  404288:	f000 fd0e 	bl	404ca8 <__i2b>
  40428c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40428e:	4605      	mov	r5, r0
  404290:	b35b      	cbz	r3, 4042ea <_dtoa_r+0x7da>
  404292:	461a      	mov	r2, r3
  404294:	4601      	mov	r1, r0
  404296:	4650      	mov	r0, sl
  404298:	f000 fda0 	bl	404ddc <__pow5mult>
  40429c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  40429e:	2b01      	cmp	r3, #1
  4042a0:	4605      	mov	r5, r0
  4042a2:	dc18      	bgt.n	4042d6 <_dtoa_r+0x7c6>
  4042a4:	9b02      	ldr	r3, [sp, #8]
  4042a6:	b983      	cbnz	r3, 4042ca <_dtoa_r+0x7ba>
  4042a8:	9b03      	ldr	r3, [sp, #12]
  4042aa:	f3c3 0313 	ubfx	r3, r3, #0, #20
  4042ae:	b973      	cbnz	r3, 4042ce <_dtoa_r+0x7be>
  4042b0:	9b03      	ldr	r3, [sp, #12]
  4042b2:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
  4042b6:	0d3f      	lsrs	r7, r7, #20
  4042b8:	053f      	lsls	r7, r7, #20
  4042ba:	b14f      	cbz	r7, 4042d0 <_dtoa_r+0x7c0>
  4042bc:	9b07      	ldr	r3, [sp, #28]
  4042be:	3301      	adds	r3, #1
  4042c0:	f108 0801 	add.w	r8, r8, #1
  4042c4:	9307      	str	r3, [sp, #28]
  4042c6:	2701      	movs	r7, #1
  4042c8:	e002      	b.n	4042d0 <_dtoa_r+0x7c0>
  4042ca:	2700      	movs	r7, #0
  4042cc:	e000      	b.n	4042d0 <_dtoa_r+0x7c0>
  4042ce:	9f02      	ldr	r7, [sp, #8]
  4042d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4042d2:	b173      	cbz	r3, 4042f2 <_dtoa_r+0x7e2>
  4042d4:	e000      	b.n	4042d8 <_dtoa_r+0x7c8>
  4042d6:	2700      	movs	r7, #0
  4042d8:	692b      	ldr	r3, [r5, #16]
  4042da:	eb05 0383 	add.w	r3, r5, r3, lsl #2
  4042de:	6918      	ldr	r0, [r3, #16]
  4042e0:	f000 fc95 	bl	404c0e <__hi0bits>
  4042e4:	f1c0 0020 	rsb	r0, r0, #32
  4042e8:	e004      	b.n	4042f4 <_dtoa_r+0x7e4>
  4042ea:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  4042ec:	2b01      	cmp	r3, #1
  4042ee:	ddd9      	ble.n	4042a4 <_dtoa_r+0x794>
  4042f0:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
  4042f2:	2001      	movs	r0, #1
  4042f4:	9b07      	ldr	r3, [sp, #28]
  4042f6:	4418      	add	r0, r3
  4042f8:	f010 001f 	ands.w	r0, r0, #31
  4042fc:	d008      	beq.n	404310 <_dtoa_r+0x800>
  4042fe:	f1c0 0320 	rsb	r3, r0, #32
  404302:	2b04      	cmp	r3, #4
  404304:	dd02      	ble.n	40430c <_dtoa_r+0x7fc>
  404306:	f1c0 001c 	rsb	r0, r0, #28
  40430a:	e002      	b.n	404312 <_dtoa_r+0x802>
  40430c:	d006      	beq.n	40431c <_dtoa_r+0x80c>
  40430e:	4618      	mov	r0, r3
  404310:	301c      	adds	r0, #28
  404312:	9b07      	ldr	r3, [sp, #28]
  404314:	4403      	add	r3, r0
  404316:	4480      	add	r8, r0
  404318:	4404      	add	r4, r0
  40431a:	9307      	str	r3, [sp, #28]
  40431c:	f1b8 0f00 	cmp.w	r8, #0
  404320:	dd05      	ble.n	40432e <_dtoa_r+0x81e>
  404322:	4642      	mov	r2, r8
  404324:	9904      	ldr	r1, [sp, #16]
  404326:	4650      	mov	r0, sl
  404328:	f000 fda6 	bl	404e78 <__lshift>
  40432c:	9004      	str	r0, [sp, #16]
  40432e:	9b07      	ldr	r3, [sp, #28]
  404330:	2b00      	cmp	r3, #0
  404332:	dd05      	ble.n	404340 <_dtoa_r+0x830>
  404334:	4629      	mov	r1, r5
  404336:	461a      	mov	r2, r3
  404338:	4650      	mov	r0, sl
  40433a:	f000 fd9d 	bl	404e78 <__lshift>
  40433e:	4605      	mov	r5, r0
  404340:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404342:	b31b      	cbz	r3, 40438c <_dtoa_r+0x87c>
  404344:	4629      	mov	r1, r5
  404346:	9804      	ldr	r0, [sp, #16]
  404348:	f000 fde7 	bl	404f1a <__mcmp>
  40434c:	2800      	cmp	r0, #0
  40434e:	da1d      	bge.n	40438c <_dtoa_r+0x87c>
  404350:	2300      	movs	r3, #0
  404352:	220a      	movs	r2, #10
  404354:	9904      	ldr	r1, [sp, #16]
  404356:	4650      	mov	r0, sl
  404358:	f000 fc1e 	bl	404b98 <__multadd>
  40435c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40435e:	9004      	str	r0, [sp, #16]
  404360:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
  404364:	2b00      	cmp	r3, #0
  404366:	f000 8160 	beq.w	40462a <_dtoa_r+0xb1a>
  40436a:	4631      	mov	r1, r6
  40436c:	2300      	movs	r3, #0
  40436e:	220a      	movs	r2, #10
  404370:	4650      	mov	r0, sl
  404372:	f000 fc11 	bl	404b98 <__multadd>
  404376:	f1b9 0f00 	cmp.w	r9, #0
  40437a:	4606      	mov	r6, r0
  40437c:	dc3e      	bgt.n	4043fc <_dtoa_r+0x8ec>
  40437e:	e03a      	b.n	4043f6 <_dtoa_r+0x8e6>
  404380:	00406a30 	.word	0x00406a30
  404384:	40140000 	.word	0x40140000
  404388:	40240000 	.word	0x40240000
  40438c:	9b05      	ldr	r3, [sp, #20]
  40438e:	2b00      	cmp	r3, #0
  404390:	dc2b      	bgt.n	4043ea <_dtoa_r+0x8da>
  404392:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  404394:	2b02      	cmp	r3, #2
  404396:	dd28      	ble.n	4043ea <_dtoa_r+0x8da>
  404398:	f8dd 9014 	ldr.w	r9, [sp, #20]
  40439c:	f1b9 0f00 	cmp.w	r9, #0
  4043a0:	d111      	bne.n	4043c6 <_dtoa_r+0x8b6>
  4043a2:	4629      	mov	r1, r5
  4043a4:	464b      	mov	r3, r9
  4043a6:	2205      	movs	r2, #5
  4043a8:	4650      	mov	r0, sl
  4043aa:	f000 fbf5 	bl	404b98 <__multadd>
  4043ae:	4601      	mov	r1, r0
  4043b0:	4605      	mov	r5, r0
  4043b2:	9804      	ldr	r0, [sp, #16]
  4043b4:	f000 fdb1 	bl	404f1a <__mcmp>
  4043b8:	2800      	cmp	r0, #0
  4043ba:	dc0c      	bgt.n	4043d6 <_dtoa_r+0x8c6>
  4043bc:	e003      	b.n	4043c6 <_dtoa_r+0x8b6>
  4043be:	4635      	mov	r5, r6
  4043c0:	e000      	b.n	4043c4 <_dtoa_r+0x8b4>
  4043c2:	2500      	movs	r5, #0
  4043c4:	462e      	mov	r6, r5
  4043c6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4043c8:	9c06      	ldr	r4, [sp, #24]
  4043ca:	ea6f 0b03 	mvn.w	fp, r3
  4043ce:	e009      	b.n	4043e4 <_dtoa_r+0x8d4>
  4043d0:	f8dd b020 	ldr.w	fp, [sp, #32]
  4043d4:	4635      	mov	r5, r6
  4043d6:	9b06      	ldr	r3, [sp, #24]
  4043d8:	9a06      	ldr	r2, [sp, #24]
  4043da:	1c5c      	adds	r4, r3, #1
  4043dc:	2331      	movs	r3, #49	; 0x31
  4043de:	7013      	strb	r3, [r2, #0]
  4043e0:	f10b 0b01 	add.w	fp, fp, #1
  4043e4:	9605      	str	r6, [sp, #20]
  4043e6:	2600      	movs	r6, #0
  4043e8:	e0f9      	b.n	4045de <_dtoa_r+0xace>
  4043ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4043ec:	f8dd 9014 	ldr.w	r9, [sp, #20]
  4043f0:	b923      	cbnz	r3, 4043fc <_dtoa_r+0x8ec>
  4043f2:	9c06      	ldr	r4, [sp, #24]
  4043f4:	e0b2      	b.n	40455c <_dtoa_r+0xa4c>
  4043f6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  4043f8:	2b02      	cmp	r3, #2
  4043fa:	dccf      	bgt.n	40439c <_dtoa_r+0x88c>
  4043fc:	2c00      	cmp	r4, #0
  4043fe:	dd05      	ble.n	40440c <_dtoa_r+0x8fc>
  404400:	4631      	mov	r1, r6
  404402:	4622      	mov	r2, r4
  404404:	4650      	mov	r0, sl
  404406:	f000 fd37 	bl	404e78 <__lshift>
  40440a:	4606      	mov	r6, r0
  40440c:	b19f      	cbz	r7, 404436 <_dtoa_r+0x926>
  40440e:	6871      	ldr	r1, [r6, #4]
  404410:	4650      	mov	r0, sl
  404412:	f000 fb75 	bl	404b00 <_Balloc>
  404416:	6932      	ldr	r2, [r6, #16]
  404418:	3202      	adds	r2, #2
  40441a:	4604      	mov	r4, r0
  40441c:	0092      	lsls	r2, r2, #2
  40441e:	f106 010c 	add.w	r1, r6, #12
  404422:	300c      	adds	r0, #12
  404424:	f7fe fb8c 	bl	402b40 <memcpy>
  404428:	2201      	movs	r2, #1
  40442a:	4621      	mov	r1, r4
  40442c:	4650      	mov	r0, sl
  40442e:	f000 fd23 	bl	404e78 <__lshift>
  404432:	9005      	str	r0, [sp, #20]
  404434:	e000      	b.n	404438 <_dtoa_r+0x928>
  404436:	9605      	str	r6, [sp, #20]
  404438:	9b02      	ldr	r3, [sp, #8]
  40443a:	9f06      	ldr	r7, [sp, #24]
  40443c:	f003 0301 	and.w	r3, r3, #1
  404440:	9307      	str	r3, [sp, #28]
  404442:	4629      	mov	r1, r5
  404444:	9804      	ldr	r0, [sp, #16]
  404446:	f7ff fad1 	bl	4039ec <quorem>
  40444a:	4631      	mov	r1, r6
  40444c:	4604      	mov	r4, r0
  40444e:	f100 0830 	add.w	r8, r0, #48	; 0x30
  404452:	9804      	ldr	r0, [sp, #16]
  404454:	f000 fd61 	bl	404f1a <__mcmp>
  404458:	9a05      	ldr	r2, [sp, #20]
  40445a:	9002      	str	r0, [sp, #8]
  40445c:	4629      	mov	r1, r5
  40445e:	4650      	mov	r0, sl
  404460:	f000 fd77 	bl	404f52 <__mdiff>
  404464:	68c3      	ldr	r3, [r0, #12]
  404466:	4602      	mov	r2, r0
  404468:	b93b      	cbnz	r3, 40447a <_dtoa_r+0x96a>
  40446a:	4601      	mov	r1, r0
  40446c:	900a      	str	r0, [sp, #40]	; 0x28
  40446e:	9804      	ldr	r0, [sp, #16]
  404470:	f000 fd53 	bl	404f1a <__mcmp>
  404474:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404476:	4603      	mov	r3, r0
  404478:	e000      	b.n	40447c <_dtoa_r+0x96c>
  40447a:	2301      	movs	r3, #1
  40447c:	4611      	mov	r1, r2
  40447e:	4650      	mov	r0, sl
  404480:	930a      	str	r3, [sp, #40]	; 0x28
  404482:	f000 fb72 	bl	404b6a <_Bfree>
  404486:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404488:	b953      	cbnz	r3, 4044a0 <_dtoa_r+0x990>
  40448a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  40448c:	b942      	cbnz	r2, 4044a0 <_dtoa_r+0x990>
  40448e:	9a07      	ldr	r2, [sp, #28]
  404490:	b932      	cbnz	r2, 4044a0 <_dtoa_r+0x990>
  404492:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  404496:	d02a      	beq.n	4044ee <_dtoa_r+0x9de>
  404498:	9b02      	ldr	r3, [sp, #8]
  40449a:	2b00      	cmp	r3, #0
  40449c:	dc1c      	bgt.n	4044d8 <_dtoa_r+0x9c8>
  40449e:	e01d      	b.n	4044dc <_dtoa_r+0x9cc>
  4044a0:	9a02      	ldr	r2, [sp, #8]
  4044a2:	2a00      	cmp	r2, #0
  4044a4:	db04      	blt.n	4044b0 <_dtoa_r+0x9a0>
  4044a6:	d11b      	bne.n	4044e0 <_dtoa_r+0x9d0>
  4044a8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
  4044aa:	b9ca      	cbnz	r2, 4044e0 <_dtoa_r+0x9d0>
  4044ac:	9a07      	ldr	r2, [sp, #28]
  4044ae:	b9ba      	cbnz	r2, 4044e0 <_dtoa_r+0x9d0>
  4044b0:	2b00      	cmp	r3, #0
  4044b2:	dd13      	ble.n	4044dc <_dtoa_r+0x9cc>
  4044b4:	2201      	movs	r2, #1
  4044b6:	9904      	ldr	r1, [sp, #16]
  4044b8:	4650      	mov	r0, sl
  4044ba:	f000 fcdd 	bl	404e78 <__lshift>
  4044be:	4629      	mov	r1, r5
  4044c0:	9004      	str	r0, [sp, #16]
  4044c2:	f000 fd2a 	bl	404f1a <__mcmp>
  4044c6:	2800      	cmp	r0, #0
  4044c8:	dc03      	bgt.n	4044d2 <_dtoa_r+0x9c2>
  4044ca:	d107      	bne.n	4044dc <_dtoa_r+0x9cc>
  4044cc:	f018 0f01 	tst.w	r8, #1
  4044d0:	d004      	beq.n	4044dc <_dtoa_r+0x9cc>
  4044d2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  4044d6:	d00a      	beq.n	4044ee <_dtoa_r+0x9de>
  4044d8:	f104 0831 	add.w	r8, r4, #49	; 0x31
  4044dc:	1c7c      	adds	r4, r7, #1
  4044de:	e00c      	b.n	4044fa <_dtoa_r+0x9ea>
  4044e0:	2b00      	cmp	r3, #0
  4044e2:	f107 0401 	add.w	r4, r7, #1
  4044e6:	dd0b      	ble.n	404500 <_dtoa_r+0x9f0>
  4044e8:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  4044ec:	d103      	bne.n	4044f6 <_dtoa_r+0x9e6>
  4044ee:	2339      	movs	r3, #57	; 0x39
  4044f0:	703b      	strb	r3, [r7, #0]
  4044f2:	3701      	adds	r7, #1
  4044f4:	e056      	b.n	4045a4 <_dtoa_r+0xa94>
  4044f6:	f108 0801 	add.w	r8, r8, #1
  4044fa:	f887 8000 	strb.w	r8, [r7]
  4044fe:	e06e      	b.n	4045de <_dtoa_r+0xace>
  404500:	9b06      	ldr	r3, [sp, #24]
  404502:	f804 8c01 	strb.w	r8, [r4, #-1]
  404506:	1ae3      	subs	r3, r4, r3
  404508:	454b      	cmp	r3, r9
  40450a:	4627      	mov	r7, r4
  40450c:	d03b      	beq.n	404586 <_dtoa_r+0xa76>
  40450e:	2300      	movs	r3, #0
  404510:	220a      	movs	r2, #10
  404512:	9904      	ldr	r1, [sp, #16]
  404514:	4650      	mov	r0, sl
  404516:	f000 fb3f 	bl	404b98 <__multadd>
  40451a:	9b05      	ldr	r3, [sp, #20]
  40451c:	9004      	str	r0, [sp, #16]
  40451e:	429e      	cmp	r6, r3
  404520:	f04f 020a 	mov.w	r2, #10
  404524:	f04f 0300 	mov.w	r3, #0
  404528:	4631      	mov	r1, r6
  40452a:	4650      	mov	r0, sl
  40452c:	d104      	bne.n	404538 <_dtoa_r+0xa28>
  40452e:	f000 fb33 	bl	404b98 <__multadd>
  404532:	4606      	mov	r6, r0
  404534:	9005      	str	r0, [sp, #20]
  404536:	e784      	b.n	404442 <_dtoa_r+0x932>
  404538:	f000 fb2e 	bl	404b98 <__multadd>
  40453c:	2300      	movs	r3, #0
  40453e:	4606      	mov	r6, r0
  404540:	220a      	movs	r2, #10
  404542:	9905      	ldr	r1, [sp, #20]
  404544:	4650      	mov	r0, sl
  404546:	f000 fb27 	bl	404b98 <__multadd>
  40454a:	9005      	str	r0, [sp, #20]
  40454c:	e779      	b.n	404442 <_dtoa_r+0x932>
  40454e:	2300      	movs	r3, #0
  404550:	220a      	movs	r2, #10
  404552:	9904      	ldr	r1, [sp, #16]
  404554:	4650      	mov	r0, sl
  404556:	f000 fb1f 	bl	404b98 <__multadd>
  40455a:	9004      	str	r0, [sp, #16]
  40455c:	4629      	mov	r1, r5
  40455e:	9804      	ldr	r0, [sp, #16]
  404560:	f7ff fa44 	bl	4039ec <quorem>
  404564:	f100 0830 	add.w	r8, r0, #48	; 0x30
  404568:	f804 8b01 	strb.w	r8, [r4], #1
  40456c:	9b06      	ldr	r3, [sp, #24]
  40456e:	1ae3      	subs	r3, r4, r3
  404570:	454b      	cmp	r3, r9
  404572:	dbec      	blt.n	40454e <_dtoa_r+0xa3e>
  404574:	9b06      	ldr	r3, [sp, #24]
  404576:	9605      	str	r6, [sp, #20]
  404578:	f1b9 0f01 	cmp.w	r9, #1
  40457c:	bfac      	ite	ge
  40457e:	444b      	addge	r3, r9
  404580:	3301      	addlt	r3, #1
  404582:	461f      	mov	r7, r3
  404584:	2600      	movs	r6, #0
  404586:	2201      	movs	r2, #1
  404588:	9904      	ldr	r1, [sp, #16]
  40458a:	4650      	mov	r0, sl
  40458c:	f000 fc74 	bl	404e78 <__lshift>
  404590:	4629      	mov	r1, r5
  404592:	9004      	str	r0, [sp, #16]
  404594:	f000 fcc1 	bl	404f1a <__mcmp>
  404598:	2800      	cmp	r0, #0
  40459a:	dc03      	bgt.n	4045a4 <_dtoa_r+0xa94>
  40459c:	d116      	bne.n	4045cc <_dtoa_r+0xabc>
  40459e:	f018 0f01 	tst.w	r8, #1
  4045a2:	d013      	beq.n	4045cc <_dtoa_r+0xabc>
  4045a4:	463c      	mov	r4, r7
  4045a6:	f814 3c01 	ldrb.w	r3, [r4, #-1]
  4045aa:	2b39      	cmp	r3, #57	; 0x39
  4045ac:	f104 32ff 	add.w	r2, r4, #4294967295	; 0xffffffff
  4045b0:	d109      	bne.n	4045c6 <_dtoa_r+0xab6>
  4045b2:	9b06      	ldr	r3, [sp, #24]
  4045b4:	4293      	cmp	r3, r2
  4045b6:	d104      	bne.n	4045c2 <_dtoa_r+0xab2>
  4045b8:	f10b 0b01 	add.w	fp, fp, #1
  4045bc:	2331      	movs	r3, #49	; 0x31
  4045be:	9a06      	ldr	r2, [sp, #24]
  4045c0:	e002      	b.n	4045c8 <_dtoa_r+0xab8>
  4045c2:	4614      	mov	r4, r2
  4045c4:	e7ef      	b.n	4045a6 <_dtoa_r+0xa96>
  4045c6:	3301      	adds	r3, #1
  4045c8:	7013      	strb	r3, [r2, #0]
  4045ca:	e008      	b.n	4045de <_dtoa_r+0xace>
  4045cc:	463c      	mov	r4, r7
  4045ce:	f814 3c01 	ldrb.w	r3, [r4, #-1]
  4045d2:	2b30      	cmp	r3, #48	; 0x30
  4045d4:	f104 32ff 	add.w	r2, r4, #4294967295	; 0xffffffff
  4045d8:	d101      	bne.n	4045de <_dtoa_r+0xace>
  4045da:	4614      	mov	r4, r2
  4045dc:	e7f7      	b.n	4045ce <_dtoa_r+0xabe>
  4045de:	4629      	mov	r1, r5
  4045e0:	4650      	mov	r0, sl
  4045e2:	f000 fac2 	bl	404b6a <_Bfree>
  4045e6:	9b05      	ldr	r3, [sp, #20]
  4045e8:	b16b      	cbz	r3, 404606 <_dtoa_r+0xaf6>
  4045ea:	b12e      	cbz	r6, 4045f8 <_dtoa_r+0xae8>
  4045ec:	429e      	cmp	r6, r3
  4045ee:	d003      	beq.n	4045f8 <_dtoa_r+0xae8>
  4045f0:	4631      	mov	r1, r6
  4045f2:	4650      	mov	r0, sl
  4045f4:	f000 fab9 	bl	404b6a <_Bfree>
  4045f8:	9905      	ldr	r1, [sp, #20]
  4045fa:	4650      	mov	r0, sl
  4045fc:	f000 fab5 	bl	404b6a <_Bfree>
  404600:	e001      	b.n	404606 <_dtoa_r+0xaf6>
  404602:	f8dd b020 	ldr.w	fp, [sp, #32]
  404606:	9904      	ldr	r1, [sp, #16]
  404608:	4650      	mov	r0, sl
  40460a:	f000 faae 	bl	404b6a <_Bfree>
  40460e:	2300      	movs	r3, #0
  404610:	9a20      	ldr	r2, [sp, #128]	; 0x80
  404612:	7023      	strb	r3, [r4, #0]
  404614:	f10b 0301 	add.w	r3, fp, #1
  404618:	6013      	str	r3, [r2, #0]
  40461a:	9b22      	ldr	r3, [sp, #136]	; 0x88
  40461c:	b11b      	cbz	r3, 404626 <_dtoa_r+0xb16>
  40461e:	601c      	str	r4, [r3, #0]
  404620:	e001      	b.n	404626 <_dtoa_r+0xb16>
  404622:	4808      	ldr	r0, [pc, #32]	; (404644 <_dtoa_r+0xb34>)
  404624:	e00a      	b.n	40463c <_dtoa_r+0xb2c>
  404626:	9806      	ldr	r0, [sp, #24]
  404628:	e008      	b.n	40463c <_dtoa_r+0xb2c>
  40462a:	f1b9 0f00 	cmp.w	r9, #0
  40462e:	f73f aee0 	bgt.w	4043f2 <_dtoa_r+0x8e2>
  404632:	9b1e      	ldr	r3, [sp, #120]	; 0x78
  404634:	2b02      	cmp	r3, #2
  404636:	f77f aedc 	ble.w	4043f2 <_dtoa_r+0x8e2>
  40463a:	e6af      	b.n	40439c <_dtoa_r+0x88c>
  40463c:	b015      	add	sp, #84	; 0x54
  40463e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404642:	bf00      	nop
  404644:	0040698c 	.word	0x0040698c

00404648 <__sflush_r>:
  404648:	898a      	ldrh	r2, [r1, #12]
  40464a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40464e:	4605      	mov	r5, r0
  404650:	0710      	lsls	r0, r2, #28
  404652:	460c      	mov	r4, r1
  404654:	d459      	bmi.n	40470a <__sflush_r+0xc2>
  404656:	684b      	ldr	r3, [r1, #4]
  404658:	2b00      	cmp	r3, #0
  40465a:	dc02      	bgt.n	404662 <__sflush_r+0x1a>
  40465c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
  40465e:	2b00      	cmp	r3, #0
  404660:	dd17      	ble.n	404692 <__sflush_r+0x4a>
  404662:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
  404664:	b1ae      	cbz	r6, 404692 <__sflush_r+0x4a>
  404666:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
  40466a:	2300      	movs	r3, #0
  40466c:	b292      	uxth	r2, r2
  40466e:	682f      	ldr	r7, [r5, #0]
  404670:	602b      	str	r3, [r5, #0]
  404672:	b10a      	cbz	r2, 404678 <__sflush_r+0x30>
  404674:	6d60      	ldr	r0, [r4, #84]	; 0x54
  404676:	e015      	b.n	4046a4 <__sflush_r+0x5c>
  404678:	6a21      	ldr	r1, [r4, #32]
  40467a:	2301      	movs	r3, #1
  40467c:	4628      	mov	r0, r5
  40467e:	47b0      	blx	r6
  404680:	1c41      	adds	r1, r0, #1
  404682:	d10f      	bne.n	4046a4 <__sflush_r+0x5c>
  404684:	682b      	ldr	r3, [r5, #0]
  404686:	b16b      	cbz	r3, 4046a4 <__sflush_r+0x5c>
  404688:	2b1d      	cmp	r3, #29
  40468a:	d001      	beq.n	404690 <__sflush_r+0x48>
  40468c:	2b16      	cmp	r3, #22
  40468e:	d103      	bne.n	404698 <__sflush_r+0x50>
  404690:	602f      	str	r7, [r5, #0]
  404692:	2000      	movs	r0, #0
  404694:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404698:	89a3      	ldrh	r3, [r4, #12]
  40469a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40469e:	81a3      	strh	r3, [r4, #12]
  4046a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4046a4:	89a3      	ldrh	r3, [r4, #12]
  4046a6:	075a      	lsls	r2, r3, #29
  4046a8:	d505      	bpl.n	4046b6 <__sflush_r+0x6e>
  4046aa:	6863      	ldr	r3, [r4, #4]
  4046ac:	1ac0      	subs	r0, r0, r3
  4046ae:	6b63      	ldr	r3, [r4, #52]	; 0x34
  4046b0:	b10b      	cbz	r3, 4046b6 <__sflush_r+0x6e>
  4046b2:	6c23      	ldr	r3, [r4, #64]	; 0x40
  4046b4:	1ac0      	subs	r0, r0, r3
  4046b6:	2300      	movs	r3, #0
  4046b8:	4602      	mov	r2, r0
  4046ba:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
  4046bc:	6a21      	ldr	r1, [r4, #32]
  4046be:	4628      	mov	r0, r5
  4046c0:	47b0      	blx	r6
  4046c2:	1c43      	adds	r3, r0, #1
  4046c4:	89a3      	ldrh	r3, [r4, #12]
  4046c6:	d106      	bne.n	4046d6 <__sflush_r+0x8e>
  4046c8:	6829      	ldr	r1, [r5, #0]
  4046ca:	291d      	cmp	r1, #29
  4046cc:	d83a      	bhi.n	404744 <__sflush_r+0xfc>
  4046ce:	4a21      	ldr	r2, [pc, #132]	; (404754 <__sflush_r+0x10c>)
  4046d0:	40ca      	lsrs	r2, r1
  4046d2:	07d6      	lsls	r6, r2, #31
  4046d4:	d536      	bpl.n	404744 <__sflush_r+0xfc>
  4046d6:	2200      	movs	r2, #0
  4046d8:	6062      	str	r2, [r4, #4]
  4046da:	04d9      	lsls	r1, r3, #19
  4046dc:	6922      	ldr	r2, [r4, #16]
  4046de:	6022      	str	r2, [r4, #0]
  4046e0:	d504      	bpl.n	4046ec <__sflush_r+0xa4>
  4046e2:	1c42      	adds	r2, r0, #1
  4046e4:	d101      	bne.n	4046ea <__sflush_r+0xa2>
  4046e6:	682b      	ldr	r3, [r5, #0]
  4046e8:	b903      	cbnz	r3, 4046ec <__sflush_r+0xa4>
  4046ea:	6560      	str	r0, [r4, #84]	; 0x54
  4046ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
  4046ee:	602f      	str	r7, [r5, #0]
  4046f0:	2900      	cmp	r1, #0
  4046f2:	d0ce      	beq.n	404692 <__sflush_r+0x4a>
  4046f4:	f104 0344 	add.w	r3, r4, #68	; 0x44
  4046f8:	4299      	cmp	r1, r3
  4046fa:	d002      	beq.n	404702 <__sflush_r+0xba>
  4046fc:	4628      	mov	r0, r5
  4046fe:	f000 fce3 	bl	4050c8 <_free_r>
  404702:	2000      	movs	r0, #0
  404704:	6360      	str	r0, [r4, #52]	; 0x34
  404706:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40470a:	690f      	ldr	r7, [r1, #16]
  40470c:	2f00      	cmp	r7, #0
  40470e:	d0c0      	beq.n	404692 <__sflush_r+0x4a>
  404710:	0793      	lsls	r3, r2, #30
  404712:	680e      	ldr	r6, [r1, #0]
  404714:	bf08      	it	eq
  404716:	694b      	ldreq	r3, [r1, #20]
  404718:	600f      	str	r7, [r1, #0]
  40471a:	bf18      	it	ne
  40471c:	2300      	movne	r3, #0
  40471e:	ebc7 0806 	rsb	r8, r7, r6
  404722:	608b      	str	r3, [r1, #8]
  404724:	e002      	b.n	40472c <__sflush_r+0xe4>
  404726:	4407      	add	r7, r0
  404728:	ebc0 0808 	rsb	r8, r0, r8
  40472c:	f1b8 0f00 	cmp.w	r8, #0
  404730:	ddaf      	ble.n	404692 <__sflush_r+0x4a>
  404732:	4643      	mov	r3, r8
  404734:	463a      	mov	r2, r7
  404736:	6a21      	ldr	r1, [r4, #32]
  404738:	6aa6      	ldr	r6, [r4, #40]	; 0x28
  40473a:	4628      	mov	r0, r5
  40473c:	47b0      	blx	r6
  40473e:	2800      	cmp	r0, #0
  404740:	dcf1      	bgt.n	404726 <__sflush_r+0xde>
  404742:	89a3      	ldrh	r3, [r4, #12]
  404744:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404748:	81a3      	strh	r3, [r4, #12]
  40474a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  40474e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404752:	bf00      	nop
  404754:	20400001 	.word	0x20400001

00404758 <_fflush_r>:
  404758:	b538      	push	{r3, r4, r5, lr}
  40475a:	690b      	ldr	r3, [r1, #16]
  40475c:	4605      	mov	r5, r0
  40475e:	460c      	mov	r4, r1
  404760:	b1db      	cbz	r3, 40479a <_fflush_r+0x42>
  404762:	b118      	cbz	r0, 40476c <_fflush_r+0x14>
  404764:	6983      	ldr	r3, [r0, #24]
  404766:	b90b      	cbnz	r3, 40476c <_fflush_r+0x14>
  404768:	f000 f860 	bl	40482c <__sinit>
  40476c:	4b0c      	ldr	r3, [pc, #48]	; (4047a0 <_fflush_r+0x48>)
  40476e:	429c      	cmp	r4, r3
  404770:	d101      	bne.n	404776 <_fflush_r+0x1e>
  404772:	686c      	ldr	r4, [r5, #4]
  404774:	e008      	b.n	404788 <_fflush_r+0x30>
  404776:	4b0b      	ldr	r3, [pc, #44]	; (4047a4 <_fflush_r+0x4c>)
  404778:	429c      	cmp	r4, r3
  40477a:	d101      	bne.n	404780 <_fflush_r+0x28>
  40477c:	68ac      	ldr	r4, [r5, #8]
  40477e:	e003      	b.n	404788 <_fflush_r+0x30>
  404780:	4b09      	ldr	r3, [pc, #36]	; (4047a8 <_fflush_r+0x50>)
  404782:	429c      	cmp	r4, r3
  404784:	bf08      	it	eq
  404786:	68ec      	ldreq	r4, [r5, #12]
  404788:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40478c:	b12b      	cbz	r3, 40479a <_fflush_r+0x42>
  40478e:	4621      	mov	r1, r4
  404790:	4628      	mov	r0, r5
  404792:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404796:	f7ff bf57 	b.w	404648 <__sflush_r>
  40479a:	2000      	movs	r0, #0
  40479c:	bd38      	pop	{r3, r4, r5, pc}
  40479e:	bf00      	nop
  4047a0:	004069c0 	.word	0x004069c0
  4047a4:	004069e0 	.word	0x004069e0
  4047a8:	00406a00 	.word	0x00406a00

004047ac <_cleanup_r>:
  4047ac:	4901      	ldr	r1, [pc, #4]	; (4047b4 <_cleanup_r+0x8>)
  4047ae:	f000 b8a9 	b.w	404904 <_fwalk_reent>
  4047b2:	bf00      	nop
  4047b4:	00404759 	.word	0x00404759

004047b8 <std.isra.0>:
  4047b8:	2300      	movs	r3, #0
  4047ba:	b510      	push	{r4, lr}
  4047bc:	4604      	mov	r4, r0
  4047be:	6003      	str	r3, [r0, #0]
  4047c0:	6043      	str	r3, [r0, #4]
  4047c2:	6083      	str	r3, [r0, #8]
  4047c4:	8181      	strh	r1, [r0, #12]
  4047c6:	6643      	str	r3, [r0, #100]	; 0x64
  4047c8:	81c2      	strh	r2, [r0, #14]
  4047ca:	6103      	str	r3, [r0, #16]
  4047cc:	6143      	str	r3, [r0, #20]
  4047ce:	6183      	str	r3, [r0, #24]
  4047d0:	4619      	mov	r1, r3
  4047d2:	2208      	movs	r2, #8
  4047d4:	305c      	adds	r0, #92	; 0x5c
  4047d6:	f7fe f9be 	bl	402b56 <memset>
  4047da:	4b05      	ldr	r3, [pc, #20]	; (4047f0 <std.isra.0+0x38>)
  4047dc:	6263      	str	r3, [r4, #36]	; 0x24
  4047de:	4b05      	ldr	r3, [pc, #20]	; (4047f4 <std.isra.0+0x3c>)
  4047e0:	62a3      	str	r3, [r4, #40]	; 0x28
  4047e2:	4b05      	ldr	r3, [pc, #20]	; (4047f8 <std.isra.0+0x40>)
  4047e4:	62e3      	str	r3, [r4, #44]	; 0x2c
  4047e6:	4b05      	ldr	r3, [pc, #20]	; (4047fc <std.isra.0+0x44>)
  4047e8:	6224      	str	r4, [r4, #32]
  4047ea:	6323      	str	r3, [r4, #48]	; 0x30
  4047ec:	bd10      	pop	{r4, pc}
  4047ee:	bf00      	nop
  4047f0:	004054c9 	.word	0x004054c9
  4047f4:	004054eb 	.word	0x004054eb
  4047f8:	00405523 	.word	0x00405523
  4047fc:	00405547 	.word	0x00405547

00404800 <__sfmoreglue>:
  404800:	b570      	push	{r4, r5, r6, lr}
  404802:	2368      	movs	r3, #104	; 0x68
  404804:	1e4d      	subs	r5, r1, #1
  404806:	435d      	muls	r5, r3
  404808:	460e      	mov	r6, r1
  40480a:	f105 0174 	add.w	r1, r5, #116	; 0x74
  40480e:	f000 fca9 	bl	405164 <_malloc_r>
  404812:	4604      	mov	r4, r0
  404814:	b140      	cbz	r0, 404828 <__sfmoreglue+0x28>
  404816:	2100      	movs	r1, #0
  404818:	e880 0042 	stmia.w	r0, {r1, r6}
  40481c:	300c      	adds	r0, #12
  40481e:	60a0      	str	r0, [r4, #8]
  404820:	f105 0268 	add.w	r2, r5, #104	; 0x68
  404824:	f7fe f997 	bl	402b56 <memset>
  404828:	4620      	mov	r0, r4
  40482a:	bd70      	pop	{r4, r5, r6, pc}

0040482c <__sinit>:
  40482c:	6983      	ldr	r3, [r0, #24]
  40482e:	b510      	push	{r4, lr}
  404830:	4604      	mov	r4, r0
  404832:	bb33      	cbnz	r3, 404882 <__sinit+0x56>
  404834:	6483      	str	r3, [r0, #72]	; 0x48
  404836:	64c3      	str	r3, [r0, #76]	; 0x4c
  404838:	6503      	str	r3, [r0, #80]	; 0x50
  40483a:	4b12      	ldr	r3, [pc, #72]	; (404884 <__sinit+0x58>)
  40483c:	4a12      	ldr	r2, [pc, #72]	; (404888 <__sinit+0x5c>)
  40483e:	681b      	ldr	r3, [r3, #0]
  404840:	6282      	str	r2, [r0, #40]	; 0x28
  404842:	4298      	cmp	r0, r3
  404844:	bf04      	itt	eq
  404846:	2301      	moveq	r3, #1
  404848:	6183      	streq	r3, [r0, #24]
  40484a:	f000 f81f 	bl	40488c <__sfp>
  40484e:	6060      	str	r0, [r4, #4]
  404850:	4620      	mov	r0, r4
  404852:	f000 f81b 	bl	40488c <__sfp>
  404856:	60a0      	str	r0, [r4, #8]
  404858:	4620      	mov	r0, r4
  40485a:	f000 f817 	bl	40488c <__sfp>
  40485e:	2200      	movs	r2, #0
  404860:	60e0      	str	r0, [r4, #12]
  404862:	2104      	movs	r1, #4
  404864:	6860      	ldr	r0, [r4, #4]
  404866:	f7ff ffa7 	bl	4047b8 <std.isra.0>
  40486a:	2201      	movs	r2, #1
  40486c:	2109      	movs	r1, #9
  40486e:	68a0      	ldr	r0, [r4, #8]
  404870:	f7ff ffa2 	bl	4047b8 <std.isra.0>
  404874:	2202      	movs	r2, #2
  404876:	2112      	movs	r1, #18
  404878:	68e0      	ldr	r0, [r4, #12]
  40487a:	f7ff ff9d 	bl	4047b8 <std.isra.0>
  40487e:	2301      	movs	r3, #1
  404880:	61a3      	str	r3, [r4, #24]
  404882:	bd10      	pop	{r4, pc}
  404884:	00406978 	.word	0x00406978
  404888:	004047ad 	.word	0x004047ad

0040488c <__sfp>:
  40488c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40488e:	4b1c      	ldr	r3, [pc, #112]	; (404900 <__sfp+0x74>)
  404890:	681e      	ldr	r6, [r3, #0]
  404892:	69b3      	ldr	r3, [r6, #24]
  404894:	4607      	mov	r7, r0
  404896:	b913      	cbnz	r3, 40489e <__sfp+0x12>
  404898:	4630      	mov	r0, r6
  40489a:	f7ff ffc7 	bl	40482c <__sinit>
  40489e:	3648      	adds	r6, #72	; 0x48
  4048a0:	68b4      	ldr	r4, [r6, #8]
  4048a2:	6873      	ldr	r3, [r6, #4]
  4048a4:	3b01      	subs	r3, #1
  4048a6:	d404      	bmi.n	4048b2 <__sfp+0x26>
  4048a8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
  4048ac:	b17d      	cbz	r5, 4048ce <__sfp+0x42>
  4048ae:	3468      	adds	r4, #104	; 0x68
  4048b0:	e7f8      	b.n	4048a4 <__sfp+0x18>
  4048b2:	6833      	ldr	r3, [r6, #0]
  4048b4:	b10b      	cbz	r3, 4048ba <__sfp+0x2e>
  4048b6:	6836      	ldr	r6, [r6, #0]
  4048b8:	e7f2      	b.n	4048a0 <__sfp+0x14>
  4048ba:	2104      	movs	r1, #4
  4048bc:	4638      	mov	r0, r7
  4048be:	f7ff ff9f 	bl	404800 <__sfmoreglue>
  4048c2:	6030      	str	r0, [r6, #0]
  4048c4:	2800      	cmp	r0, #0
  4048c6:	d1f6      	bne.n	4048b6 <__sfp+0x2a>
  4048c8:	230c      	movs	r3, #12
  4048ca:	603b      	str	r3, [r7, #0]
  4048cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4048ce:	f64f 73ff 	movw	r3, #65535	; 0xffff
  4048d2:	81e3      	strh	r3, [r4, #14]
  4048d4:	2301      	movs	r3, #1
  4048d6:	81a3      	strh	r3, [r4, #12]
  4048d8:	6665      	str	r5, [r4, #100]	; 0x64
  4048da:	6025      	str	r5, [r4, #0]
  4048dc:	60a5      	str	r5, [r4, #8]
  4048de:	6065      	str	r5, [r4, #4]
  4048e0:	6125      	str	r5, [r4, #16]
  4048e2:	6165      	str	r5, [r4, #20]
  4048e4:	61a5      	str	r5, [r4, #24]
  4048e6:	2208      	movs	r2, #8
  4048e8:	4629      	mov	r1, r5
  4048ea:	f104 005c 	add.w	r0, r4, #92	; 0x5c
  4048ee:	f7fe f932 	bl	402b56 <memset>
  4048f2:	6365      	str	r5, [r4, #52]	; 0x34
  4048f4:	63a5      	str	r5, [r4, #56]	; 0x38
  4048f6:	64a5      	str	r5, [r4, #72]	; 0x48
  4048f8:	64e5      	str	r5, [r4, #76]	; 0x4c
  4048fa:	4620      	mov	r0, r4
  4048fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4048fe:	bf00      	nop
  404900:	00406978 	.word	0x00406978

00404904 <_fwalk_reent>:
  404904:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404908:	4680      	mov	r8, r0
  40490a:	4689      	mov	r9, r1
  40490c:	f100 0448 	add.w	r4, r0, #72	; 0x48
  404910:	2600      	movs	r6, #0
  404912:	b194      	cbz	r4, 40493a <_fwalk_reent+0x36>
  404914:	68a5      	ldr	r5, [r4, #8]
  404916:	6867      	ldr	r7, [r4, #4]
  404918:	3f01      	subs	r7, #1
  40491a:	d40c      	bmi.n	404936 <_fwalk_reent+0x32>
  40491c:	89ab      	ldrh	r3, [r5, #12]
  40491e:	2b01      	cmp	r3, #1
  404920:	d907      	bls.n	404932 <_fwalk_reent+0x2e>
  404922:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
  404926:	3301      	adds	r3, #1
  404928:	d003      	beq.n	404932 <_fwalk_reent+0x2e>
  40492a:	4629      	mov	r1, r5
  40492c:	4640      	mov	r0, r8
  40492e:	47c8      	blx	r9
  404930:	4306      	orrs	r6, r0
  404932:	3568      	adds	r5, #104	; 0x68
  404934:	e7f0      	b.n	404918 <_fwalk_reent+0x14>
  404936:	6824      	ldr	r4, [r4, #0]
  404938:	e7eb      	b.n	404912 <_fwalk_reent+0xe>
  40493a:	4630      	mov	r0, r6
  40493c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00404940 <__locale_ctype_ptr_l>:
  404940:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
  404944:	4770      	bx	lr
	...

00404948 <_localeconv_r>:
  404948:	4b04      	ldr	r3, [pc, #16]	; (40495c <_localeconv_r+0x14>)
  40494a:	681b      	ldr	r3, [r3, #0]
  40494c:	6a18      	ldr	r0, [r3, #32]
  40494e:	4b04      	ldr	r3, [pc, #16]	; (404960 <_localeconv_r+0x18>)
  404950:	2800      	cmp	r0, #0
  404952:	bf08      	it	eq
  404954:	4618      	moveq	r0, r3
  404956:	30f0      	adds	r0, #240	; 0xf0
  404958:	4770      	bx	lr
  40495a:	bf00      	nop
  40495c:	20000078 	.word	0x20000078
  404960:	2000007c 	.word	0x2000007c

00404964 <__swhatbuf_r>:
  404964:	b570      	push	{r4, r5, r6, lr}
  404966:	460e      	mov	r6, r1
  404968:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40496c:	2900      	cmp	r1, #0
  40496e:	b090      	sub	sp, #64	; 0x40
  404970:	4614      	mov	r4, r2
  404972:	461d      	mov	r5, r3
  404974:	da06      	bge.n	404984 <__swhatbuf_r+0x20>
  404976:	2300      	movs	r3, #0
  404978:	602b      	str	r3, [r5, #0]
  40497a:	89b3      	ldrh	r3, [r6, #12]
  40497c:	061a      	lsls	r2, r3, #24
  40497e:	d50e      	bpl.n	40499e <__swhatbuf_r+0x3a>
  404980:	2340      	movs	r3, #64	; 0x40
  404982:	e00e      	b.n	4049a2 <__swhatbuf_r+0x3e>
  404984:	aa01      	add	r2, sp, #4
  404986:	f000 fe11 	bl	4055ac <_fstat_r>
  40498a:	2800      	cmp	r0, #0
  40498c:	dbf3      	blt.n	404976 <__swhatbuf_r+0x12>
  40498e:	9a02      	ldr	r2, [sp, #8]
  404990:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  404994:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
  404998:	425a      	negs	r2, r3
  40499a:	415a      	adcs	r2, r3
  40499c:	602a      	str	r2, [r5, #0]
  40499e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4049a2:	2000      	movs	r0, #0
  4049a4:	6023      	str	r3, [r4, #0]
  4049a6:	b010      	add	sp, #64	; 0x40
  4049a8:	bd70      	pop	{r4, r5, r6, pc}
	...

004049ac <__smakebuf_r>:
  4049ac:	898b      	ldrh	r3, [r1, #12]
  4049ae:	b573      	push	{r0, r1, r4, r5, r6, lr}
  4049b0:	079e      	lsls	r6, r3, #30
  4049b2:	4605      	mov	r5, r0
  4049b4:	460c      	mov	r4, r1
  4049b6:	d410      	bmi.n	4049da <__smakebuf_r+0x2e>
  4049b8:	ab01      	add	r3, sp, #4
  4049ba:	466a      	mov	r2, sp
  4049bc:	f7ff ffd2 	bl	404964 <__swhatbuf_r>
  4049c0:	9900      	ldr	r1, [sp, #0]
  4049c2:	4606      	mov	r6, r0
  4049c4:	4628      	mov	r0, r5
  4049c6:	f000 fbcd 	bl	405164 <_malloc_r>
  4049ca:	b968      	cbnz	r0, 4049e8 <__smakebuf_r+0x3c>
  4049cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4049d0:	059a      	lsls	r2, r3, #22
  4049d2:	d422      	bmi.n	404a1a <__smakebuf_r+0x6e>
  4049d4:	f043 0302 	orr.w	r3, r3, #2
  4049d8:	81a3      	strh	r3, [r4, #12]
  4049da:	f104 0347 	add.w	r3, r4, #71	; 0x47
  4049de:	6023      	str	r3, [r4, #0]
  4049e0:	6123      	str	r3, [r4, #16]
  4049e2:	2301      	movs	r3, #1
  4049e4:	6163      	str	r3, [r4, #20]
  4049e6:	e018      	b.n	404a1a <__smakebuf_r+0x6e>
  4049e8:	4b0d      	ldr	r3, [pc, #52]	; (404a20 <__smakebuf_r+0x74>)
  4049ea:	62ab      	str	r3, [r5, #40]	; 0x28
  4049ec:	89a3      	ldrh	r3, [r4, #12]
  4049ee:	6020      	str	r0, [r4, #0]
  4049f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4049f4:	81a3      	strh	r3, [r4, #12]
  4049f6:	9b00      	ldr	r3, [sp, #0]
  4049f8:	6163      	str	r3, [r4, #20]
  4049fa:	9b01      	ldr	r3, [sp, #4]
  4049fc:	6120      	str	r0, [r4, #16]
  4049fe:	b14b      	cbz	r3, 404a14 <__smakebuf_r+0x68>
  404a00:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  404a04:	4628      	mov	r0, r5
  404a06:	f000 fde3 	bl	4055d0 <_isatty_r>
  404a0a:	b118      	cbz	r0, 404a14 <__smakebuf_r+0x68>
  404a0c:	89a3      	ldrh	r3, [r4, #12]
  404a0e:	f043 0301 	orr.w	r3, r3, #1
  404a12:	81a3      	strh	r3, [r4, #12]
  404a14:	89a0      	ldrh	r0, [r4, #12]
  404a16:	4330      	orrs	r0, r6
  404a18:	81a0      	strh	r0, [r4, #12]
  404a1a:	b002      	add	sp, #8
  404a1c:	bd70      	pop	{r4, r5, r6, pc}
  404a1e:	bf00      	nop
  404a20:	004047ad 	.word	0x004047ad

00404a24 <malloc>:
  404a24:	4b02      	ldr	r3, [pc, #8]	; (404a30 <malloc+0xc>)
  404a26:	4601      	mov	r1, r0
  404a28:	6818      	ldr	r0, [r3, #0]
  404a2a:	f000 bb9b 	b.w	405164 <_malloc_r>
  404a2e:	bf00      	nop
  404a30:	20000078 	.word	0x20000078

00404a34 <__ascii_mbtowc>:
  404a34:	b082      	sub	sp, #8
  404a36:	b901      	cbnz	r1, 404a3a <__ascii_mbtowc+0x6>
  404a38:	a901      	add	r1, sp, #4
  404a3a:	b13a      	cbz	r2, 404a4c <__ascii_mbtowc+0x18>
  404a3c:	b143      	cbz	r3, 404a50 <__ascii_mbtowc+0x1c>
  404a3e:	7813      	ldrb	r3, [r2, #0]
  404a40:	600b      	str	r3, [r1, #0]
  404a42:	7812      	ldrb	r2, [r2, #0]
  404a44:	1c10      	adds	r0, r2, #0
  404a46:	bf18      	it	ne
  404a48:	2001      	movne	r0, #1
  404a4a:	e003      	b.n	404a54 <__ascii_mbtowc+0x20>
  404a4c:	4610      	mov	r0, r2
  404a4e:	e001      	b.n	404a54 <__ascii_mbtowc+0x20>
  404a50:	f06f 0001 	mvn.w	r0, #1
  404a54:	b002      	add	sp, #8
  404a56:	4770      	bx	lr
	...

00404a60 <memchr>:
  404a60:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404a64:	2a10      	cmp	r2, #16
  404a66:	db2b      	blt.n	404ac0 <memchr+0x60>
  404a68:	f010 0f07 	tst.w	r0, #7
  404a6c:	d008      	beq.n	404a80 <memchr+0x20>
  404a6e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404a72:	3a01      	subs	r2, #1
  404a74:	428b      	cmp	r3, r1
  404a76:	d02d      	beq.n	404ad4 <memchr+0x74>
  404a78:	f010 0f07 	tst.w	r0, #7
  404a7c:	b342      	cbz	r2, 404ad0 <memchr+0x70>
  404a7e:	d1f6      	bne.n	404a6e <memchr+0xe>
  404a80:	b4f0      	push	{r4, r5, r6, r7}
  404a82:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404a86:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  404a8a:	f022 0407 	bic.w	r4, r2, #7
  404a8e:	f07f 0700 	mvns.w	r7, #0
  404a92:	2300      	movs	r3, #0
  404a94:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404a98:	3c08      	subs	r4, #8
  404a9a:	ea85 0501 	eor.w	r5, r5, r1
  404a9e:	ea86 0601 	eor.w	r6, r6, r1
  404aa2:	fa85 f547 	uadd8	r5, r5, r7
  404aa6:	faa3 f587 	sel	r5, r3, r7
  404aaa:	fa86 f647 	uadd8	r6, r6, r7
  404aae:	faa5 f687 	sel	r6, r5, r7
  404ab2:	b98e      	cbnz	r6, 404ad8 <memchr+0x78>
  404ab4:	d1ee      	bne.n	404a94 <memchr+0x34>
  404ab6:	bcf0      	pop	{r4, r5, r6, r7}
  404ab8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404abc:	f002 0207 	and.w	r2, r2, #7
  404ac0:	b132      	cbz	r2, 404ad0 <memchr+0x70>
  404ac2:	f810 3b01 	ldrb.w	r3, [r0], #1
  404ac6:	3a01      	subs	r2, #1
  404ac8:	ea83 0301 	eor.w	r3, r3, r1
  404acc:	b113      	cbz	r3, 404ad4 <memchr+0x74>
  404ace:	d1f8      	bne.n	404ac2 <memchr+0x62>
  404ad0:	2000      	movs	r0, #0
  404ad2:	4770      	bx	lr
  404ad4:	3801      	subs	r0, #1
  404ad6:	4770      	bx	lr
  404ad8:	2d00      	cmp	r5, #0
  404ada:	bf06      	itte	eq
  404adc:	4635      	moveq	r5, r6
  404ade:	3803      	subeq	r0, #3
  404ae0:	3807      	subne	r0, #7
  404ae2:	f015 0f01 	tst.w	r5, #1
  404ae6:	d107      	bne.n	404af8 <memchr+0x98>
  404ae8:	3001      	adds	r0, #1
  404aea:	f415 7f80 	tst.w	r5, #256	; 0x100
  404aee:	bf02      	ittt	eq
  404af0:	3001      	addeq	r0, #1
  404af2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404af6:	3001      	addeq	r0, #1
  404af8:	bcf0      	pop	{r4, r5, r6, r7}
  404afa:	3801      	subs	r0, #1
  404afc:	4770      	bx	lr
  404afe:	bf00      	nop

00404b00 <_Balloc>:
  404b00:	b570      	push	{r4, r5, r6, lr}
  404b02:	6a45      	ldr	r5, [r0, #36]	; 0x24
  404b04:	4604      	mov	r4, r0
  404b06:	460e      	mov	r6, r1
  404b08:	b93d      	cbnz	r5, 404b1a <_Balloc+0x1a>
  404b0a:	2010      	movs	r0, #16
  404b0c:	f7ff ff8a 	bl	404a24 <malloc>
  404b10:	6260      	str	r0, [r4, #36]	; 0x24
  404b12:	6045      	str	r5, [r0, #4]
  404b14:	6085      	str	r5, [r0, #8]
  404b16:	6005      	str	r5, [r0, #0]
  404b18:	60c5      	str	r5, [r0, #12]
  404b1a:	6a65      	ldr	r5, [r4, #36]	; 0x24
  404b1c:	68eb      	ldr	r3, [r5, #12]
  404b1e:	b143      	cbz	r3, 404b32 <_Balloc+0x32>
  404b20:	6a63      	ldr	r3, [r4, #36]	; 0x24
  404b22:	68db      	ldr	r3, [r3, #12]
  404b24:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
  404b28:	b178      	cbz	r0, 404b4a <_Balloc+0x4a>
  404b2a:	6802      	ldr	r2, [r0, #0]
  404b2c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
  404b30:	e017      	b.n	404b62 <_Balloc+0x62>
  404b32:	2221      	movs	r2, #33	; 0x21
  404b34:	2104      	movs	r1, #4
  404b36:	4620      	mov	r0, r4
  404b38:	f000 fab8 	bl	4050ac <_calloc_r>
  404b3c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  404b3e:	60e8      	str	r0, [r5, #12]
  404b40:	68db      	ldr	r3, [r3, #12]
  404b42:	2b00      	cmp	r3, #0
  404b44:	d1ec      	bne.n	404b20 <_Balloc+0x20>
  404b46:	2000      	movs	r0, #0
  404b48:	bd70      	pop	{r4, r5, r6, pc}
  404b4a:	2101      	movs	r1, #1
  404b4c:	fa01 f506 	lsl.w	r5, r1, r6
  404b50:	1d6a      	adds	r2, r5, #5
  404b52:	0092      	lsls	r2, r2, #2
  404b54:	4620      	mov	r0, r4
  404b56:	f000 faa9 	bl	4050ac <_calloc_r>
  404b5a:	2800      	cmp	r0, #0
  404b5c:	d0f3      	beq.n	404b46 <_Balloc+0x46>
  404b5e:	6046      	str	r6, [r0, #4]
  404b60:	6085      	str	r5, [r0, #8]
  404b62:	2300      	movs	r3, #0
  404b64:	6103      	str	r3, [r0, #16]
  404b66:	60c3      	str	r3, [r0, #12]
  404b68:	bd70      	pop	{r4, r5, r6, pc}

00404b6a <_Bfree>:
  404b6a:	b570      	push	{r4, r5, r6, lr}
  404b6c:	6a44      	ldr	r4, [r0, #36]	; 0x24
  404b6e:	4606      	mov	r6, r0
  404b70:	460d      	mov	r5, r1
  404b72:	b93c      	cbnz	r4, 404b84 <_Bfree+0x1a>
  404b74:	2010      	movs	r0, #16
  404b76:	f7ff ff55 	bl	404a24 <malloc>
  404b7a:	6270      	str	r0, [r6, #36]	; 0x24
  404b7c:	6044      	str	r4, [r0, #4]
  404b7e:	6084      	str	r4, [r0, #8]
  404b80:	6004      	str	r4, [r0, #0]
  404b82:	60c4      	str	r4, [r0, #12]
  404b84:	b13d      	cbz	r5, 404b96 <_Bfree+0x2c>
  404b86:	6a73      	ldr	r3, [r6, #36]	; 0x24
  404b88:	686a      	ldr	r2, [r5, #4]
  404b8a:	68db      	ldr	r3, [r3, #12]
  404b8c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404b90:	6029      	str	r1, [r5, #0]
  404b92:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  404b96:	bd70      	pop	{r4, r5, r6, pc}

00404b98 <__multadd>:
  404b98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404b9c:	690d      	ldr	r5, [r1, #16]
  404b9e:	461f      	mov	r7, r3
  404ba0:	4606      	mov	r6, r0
  404ba2:	460c      	mov	r4, r1
  404ba4:	f101 0e14 	add.w	lr, r1, #20
  404ba8:	2300      	movs	r3, #0
  404baa:	f8de 0000 	ldr.w	r0, [lr]
  404bae:	b281      	uxth	r1, r0
  404bb0:	fb02 7101 	mla	r1, r2, r1, r7
  404bb4:	0c0f      	lsrs	r7, r1, #16
  404bb6:	0c00      	lsrs	r0, r0, #16
  404bb8:	fb02 7000 	mla	r0, r2, r0, r7
  404bbc:	b289      	uxth	r1, r1
  404bbe:	3301      	adds	r3, #1
  404bc0:	eb01 4100 	add.w	r1, r1, r0, lsl #16
  404bc4:	429d      	cmp	r5, r3
  404bc6:	ea4f 4710 	mov.w	r7, r0, lsr #16
  404bca:	f84e 1b04 	str.w	r1, [lr], #4
  404bce:	dcec      	bgt.n	404baa <__multadd+0x12>
  404bd0:	b1d7      	cbz	r7, 404c08 <__multadd+0x70>
  404bd2:	68a3      	ldr	r3, [r4, #8]
  404bd4:	429d      	cmp	r5, r3
  404bd6:	db12      	blt.n	404bfe <__multadd+0x66>
  404bd8:	6861      	ldr	r1, [r4, #4]
  404bda:	4630      	mov	r0, r6
  404bdc:	3101      	adds	r1, #1
  404bde:	f7ff ff8f 	bl	404b00 <_Balloc>
  404be2:	6922      	ldr	r2, [r4, #16]
  404be4:	3202      	adds	r2, #2
  404be6:	f104 010c 	add.w	r1, r4, #12
  404bea:	4680      	mov	r8, r0
  404bec:	0092      	lsls	r2, r2, #2
  404bee:	300c      	adds	r0, #12
  404bf0:	f7fd ffa6 	bl	402b40 <memcpy>
  404bf4:	4621      	mov	r1, r4
  404bf6:	4630      	mov	r0, r6
  404bf8:	f7ff ffb7 	bl	404b6a <_Bfree>
  404bfc:	4644      	mov	r4, r8
  404bfe:	eb04 0385 	add.w	r3, r4, r5, lsl #2
  404c02:	3501      	adds	r5, #1
  404c04:	615f      	str	r7, [r3, #20]
  404c06:	6125      	str	r5, [r4, #16]
  404c08:	4620      	mov	r0, r4
  404c0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00404c0e <__hi0bits>:
  404c0e:	0c03      	lsrs	r3, r0, #16
  404c10:	041b      	lsls	r3, r3, #16
  404c12:	b913      	cbnz	r3, 404c1a <__hi0bits+0xc>
  404c14:	0400      	lsls	r0, r0, #16
  404c16:	2310      	movs	r3, #16
  404c18:	e000      	b.n	404c1c <__hi0bits+0xe>
  404c1a:	2300      	movs	r3, #0
  404c1c:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  404c20:	bf04      	itt	eq
  404c22:	0200      	lsleq	r0, r0, #8
  404c24:	3308      	addeq	r3, #8
  404c26:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  404c2a:	bf04      	itt	eq
  404c2c:	0100      	lsleq	r0, r0, #4
  404c2e:	3304      	addeq	r3, #4
  404c30:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  404c34:	bf04      	itt	eq
  404c36:	0080      	lsleq	r0, r0, #2
  404c38:	3302      	addeq	r3, #2
  404c3a:	2800      	cmp	r0, #0
  404c3c:	db03      	blt.n	404c46 <__hi0bits+0x38>
  404c3e:	0042      	lsls	r2, r0, #1
  404c40:	d503      	bpl.n	404c4a <__hi0bits+0x3c>
  404c42:	1c58      	adds	r0, r3, #1
  404c44:	4770      	bx	lr
  404c46:	4618      	mov	r0, r3
  404c48:	4770      	bx	lr
  404c4a:	2020      	movs	r0, #32
  404c4c:	4770      	bx	lr

00404c4e <__lo0bits>:
  404c4e:	6803      	ldr	r3, [r0, #0]
  404c50:	f013 0207 	ands.w	r2, r3, #7
  404c54:	d00b      	beq.n	404c6e <__lo0bits+0x20>
  404c56:	07d9      	lsls	r1, r3, #31
  404c58:	d422      	bmi.n	404ca0 <__lo0bits+0x52>
  404c5a:	079a      	lsls	r2, r3, #30
  404c5c:	bf4b      	itete	mi
  404c5e:	085b      	lsrmi	r3, r3, #1
  404c60:	089b      	lsrpl	r3, r3, #2
  404c62:	6003      	strmi	r3, [r0, #0]
  404c64:	6003      	strpl	r3, [r0, #0]
  404c66:	bf4c      	ite	mi
  404c68:	2001      	movmi	r0, #1
  404c6a:	2002      	movpl	r0, #2
  404c6c:	4770      	bx	lr
  404c6e:	b299      	uxth	r1, r3
  404c70:	b909      	cbnz	r1, 404c76 <__lo0bits+0x28>
  404c72:	0c1b      	lsrs	r3, r3, #16
  404c74:	2210      	movs	r2, #16
  404c76:	f013 0fff 	tst.w	r3, #255	; 0xff
  404c7a:	bf04      	itt	eq
  404c7c:	0a1b      	lsreq	r3, r3, #8
  404c7e:	3208      	addeq	r2, #8
  404c80:	0719      	lsls	r1, r3, #28
  404c82:	bf04      	itt	eq
  404c84:	091b      	lsreq	r3, r3, #4
  404c86:	3204      	addeq	r2, #4
  404c88:	0799      	lsls	r1, r3, #30
  404c8a:	bf04      	itt	eq
  404c8c:	089b      	lsreq	r3, r3, #2
  404c8e:	3202      	addeq	r2, #2
  404c90:	07d9      	lsls	r1, r3, #31
  404c92:	d402      	bmi.n	404c9a <__lo0bits+0x4c>
  404c94:	085b      	lsrs	r3, r3, #1
  404c96:	d005      	beq.n	404ca4 <__lo0bits+0x56>
  404c98:	3201      	adds	r2, #1
  404c9a:	6003      	str	r3, [r0, #0]
  404c9c:	4610      	mov	r0, r2
  404c9e:	4770      	bx	lr
  404ca0:	2000      	movs	r0, #0
  404ca2:	4770      	bx	lr
  404ca4:	2020      	movs	r0, #32
  404ca6:	4770      	bx	lr

00404ca8 <__i2b>:
  404ca8:	b510      	push	{r4, lr}
  404caa:	460c      	mov	r4, r1
  404cac:	2101      	movs	r1, #1
  404cae:	f7ff ff27 	bl	404b00 <_Balloc>
  404cb2:	2201      	movs	r2, #1
  404cb4:	6144      	str	r4, [r0, #20]
  404cb6:	6102      	str	r2, [r0, #16]
  404cb8:	bd10      	pop	{r4, pc}

00404cba <__multiply>:
  404cba:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404cbe:	4614      	mov	r4, r2
  404cc0:	690a      	ldr	r2, [r1, #16]
  404cc2:	6923      	ldr	r3, [r4, #16]
  404cc4:	429a      	cmp	r2, r3
  404cc6:	bfb8      	it	lt
  404cc8:	460b      	movlt	r3, r1
  404cca:	4688      	mov	r8, r1
  404ccc:	bfbc      	itt	lt
  404cce:	46a0      	movlt	r8, r4
  404cd0:	461c      	movlt	r4, r3
  404cd2:	f8d8 7010 	ldr.w	r7, [r8, #16]
  404cd6:	f8d4 9010 	ldr.w	r9, [r4, #16]
  404cda:	f8d8 3008 	ldr.w	r3, [r8, #8]
  404cde:	f8d8 1004 	ldr.w	r1, [r8, #4]
  404ce2:	eb07 0609 	add.w	r6, r7, r9
  404ce6:	429e      	cmp	r6, r3
  404ce8:	bfc8      	it	gt
  404cea:	3101      	addgt	r1, #1
  404cec:	f7ff ff08 	bl	404b00 <_Balloc>
  404cf0:	f100 0514 	add.w	r5, r0, #20
  404cf4:	eb05 0c86 	add.w	ip, r5, r6, lsl #2
  404cf8:	462b      	mov	r3, r5
  404cfa:	2200      	movs	r2, #0
  404cfc:	4563      	cmp	r3, ip
  404cfe:	d202      	bcs.n	404d06 <__multiply+0x4c>
  404d00:	f843 2b04 	str.w	r2, [r3], #4
  404d04:	e7fa      	b.n	404cfc <__multiply+0x42>
  404d06:	f104 0214 	add.w	r2, r4, #20
  404d0a:	f108 0114 	add.w	r1, r8, #20
  404d0e:	eb02 0389 	add.w	r3, r2, r9, lsl #2
  404d12:	eb01 0787 	add.w	r7, r1, r7, lsl #2
  404d16:	9300      	str	r3, [sp, #0]
  404d18:	9b00      	ldr	r3, [sp, #0]
  404d1a:	9201      	str	r2, [sp, #4]
  404d1c:	4293      	cmp	r3, r2
  404d1e:	d957      	bls.n	404dd0 <__multiply+0x116>
  404d20:	f8b2 b000 	ldrh.w	fp, [r2]
  404d24:	f1bb 0f00 	cmp.w	fp, #0
  404d28:	d023      	beq.n	404d72 <__multiply+0xb8>
  404d2a:	4689      	mov	r9, r1
  404d2c:	46ae      	mov	lr, r5
  404d2e:	f04f 0800 	mov.w	r8, #0
  404d32:	f859 4b04 	ldr.w	r4, [r9], #4
  404d36:	f8be a000 	ldrh.w	sl, [lr]
  404d3a:	b2a3      	uxth	r3, r4
  404d3c:	fb0b a303 	mla	r3, fp, r3, sl
  404d40:	ea4f 4a14 	mov.w	sl, r4, lsr #16
  404d44:	f8de 4000 	ldr.w	r4, [lr]
  404d48:	4443      	add	r3, r8
  404d4a:	ea4f 4814 	mov.w	r8, r4, lsr #16
  404d4e:	fb0b 840a 	mla	r4, fp, sl, r8
  404d52:	eb04 4413 	add.w	r4, r4, r3, lsr #16
  404d56:	46f2      	mov	sl, lr
  404d58:	b29b      	uxth	r3, r3
  404d5a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  404d5e:	454f      	cmp	r7, r9
  404d60:	ea4f 4814 	mov.w	r8, r4, lsr #16
  404d64:	f84a 3b04 	str.w	r3, [sl], #4
  404d68:	d901      	bls.n	404d6e <__multiply+0xb4>
  404d6a:	46d6      	mov	lr, sl
  404d6c:	e7e1      	b.n	404d32 <__multiply+0x78>
  404d6e:	f8ce 8004 	str.w	r8, [lr, #4]
  404d72:	9b01      	ldr	r3, [sp, #4]
  404d74:	f8b3 a002 	ldrh.w	sl, [r3, #2]
  404d78:	3204      	adds	r2, #4
  404d7a:	f1ba 0f00 	cmp.w	sl, #0
  404d7e:	d021      	beq.n	404dc4 <__multiply+0x10a>
  404d80:	682b      	ldr	r3, [r5, #0]
  404d82:	462c      	mov	r4, r5
  404d84:	4689      	mov	r9, r1
  404d86:	f04f 0800 	mov.w	r8, #0
  404d8a:	f8b9 e000 	ldrh.w	lr, [r9]
  404d8e:	f8b4 b002 	ldrh.w	fp, [r4, #2]
  404d92:	fb0a be0e 	mla	lr, sl, lr, fp
  404d96:	44f0      	add	r8, lr
  404d98:	46a3      	mov	fp, r4
  404d9a:	b29b      	uxth	r3, r3
  404d9c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  404da0:	f84b 3b04 	str.w	r3, [fp], #4
  404da4:	f859 3b04 	ldr.w	r3, [r9], #4
  404da8:	f8b4 e004 	ldrh.w	lr, [r4, #4]
  404dac:	0c1b      	lsrs	r3, r3, #16
  404dae:	fb0a e303 	mla	r3, sl, r3, lr
  404db2:	eb03 4318 	add.w	r3, r3, r8, lsr #16
  404db6:	454f      	cmp	r7, r9
  404db8:	ea4f 4813 	mov.w	r8, r3, lsr #16
  404dbc:	d901      	bls.n	404dc2 <__multiply+0x108>
  404dbe:	465c      	mov	r4, fp
  404dc0:	e7e3      	b.n	404d8a <__multiply+0xd0>
  404dc2:	6063      	str	r3, [r4, #4]
  404dc4:	3504      	adds	r5, #4
  404dc6:	e7a7      	b.n	404d18 <__multiply+0x5e>
  404dc8:	f85c 3d04 	ldr.w	r3, [ip, #-4]!
  404dcc:	b913      	cbnz	r3, 404dd4 <__multiply+0x11a>
  404dce:	3e01      	subs	r6, #1
  404dd0:	2e00      	cmp	r6, #0
  404dd2:	dcf9      	bgt.n	404dc8 <__multiply+0x10e>
  404dd4:	6106      	str	r6, [r0, #16]
  404dd6:	b003      	add	sp, #12
  404dd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404ddc <__pow5mult>:
  404ddc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404de0:	4615      	mov	r5, r2
  404de2:	f012 0203 	ands.w	r2, r2, #3
  404de6:	4606      	mov	r6, r0
  404de8:	460f      	mov	r7, r1
  404dea:	d007      	beq.n	404dfc <__pow5mult+0x20>
  404dec:	3a01      	subs	r2, #1
  404dee:	4c21      	ldr	r4, [pc, #132]	; (404e74 <__pow5mult+0x98>)
  404df0:	2300      	movs	r3, #0
  404df2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
  404df6:	f7ff fecf 	bl	404b98 <__multadd>
  404dfa:	4607      	mov	r7, r0
  404dfc:	10ad      	asrs	r5, r5, #2
  404dfe:	d036      	beq.n	404e6e <__pow5mult+0x92>
  404e00:	6a74      	ldr	r4, [r6, #36]	; 0x24
  404e02:	b93c      	cbnz	r4, 404e14 <__pow5mult+0x38>
  404e04:	2010      	movs	r0, #16
  404e06:	f7ff fe0d 	bl	404a24 <malloc>
  404e0a:	6270      	str	r0, [r6, #36]	; 0x24
  404e0c:	6044      	str	r4, [r0, #4]
  404e0e:	6084      	str	r4, [r0, #8]
  404e10:	6004      	str	r4, [r0, #0]
  404e12:	60c4      	str	r4, [r0, #12]
  404e14:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
  404e18:	f8d8 4008 	ldr.w	r4, [r8, #8]
  404e1c:	b94c      	cbnz	r4, 404e32 <__pow5mult+0x56>
  404e1e:	f240 2171 	movw	r1, #625	; 0x271
  404e22:	4630      	mov	r0, r6
  404e24:	f7ff ff40 	bl	404ca8 <__i2b>
  404e28:	2300      	movs	r3, #0
  404e2a:	f8c8 0008 	str.w	r0, [r8, #8]
  404e2e:	4604      	mov	r4, r0
  404e30:	6003      	str	r3, [r0, #0]
  404e32:	f04f 0800 	mov.w	r8, #0
  404e36:	07eb      	lsls	r3, r5, #31
  404e38:	d50a      	bpl.n	404e50 <__pow5mult+0x74>
  404e3a:	4639      	mov	r1, r7
  404e3c:	4622      	mov	r2, r4
  404e3e:	4630      	mov	r0, r6
  404e40:	f7ff ff3b 	bl	404cba <__multiply>
  404e44:	4639      	mov	r1, r7
  404e46:	4681      	mov	r9, r0
  404e48:	4630      	mov	r0, r6
  404e4a:	f7ff fe8e 	bl	404b6a <_Bfree>
  404e4e:	464f      	mov	r7, r9
  404e50:	106d      	asrs	r5, r5, #1
  404e52:	d00c      	beq.n	404e6e <__pow5mult+0x92>
  404e54:	6820      	ldr	r0, [r4, #0]
  404e56:	b108      	cbz	r0, 404e5c <__pow5mult+0x80>
  404e58:	4604      	mov	r4, r0
  404e5a:	e7ec      	b.n	404e36 <__pow5mult+0x5a>
  404e5c:	4622      	mov	r2, r4
  404e5e:	4621      	mov	r1, r4
  404e60:	4630      	mov	r0, r6
  404e62:	f7ff ff2a 	bl	404cba <__multiply>
  404e66:	6020      	str	r0, [r4, #0]
  404e68:	f8c0 8000 	str.w	r8, [r0]
  404e6c:	e7f4      	b.n	404e58 <__pow5mult+0x7c>
  404e6e:	4638      	mov	r0, r7
  404e70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404e74:	00406b20 	.word	0x00406b20

00404e78 <__lshift>:
  404e78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404e7c:	460c      	mov	r4, r1
  404e7e:	ea4f 1a62 	mov.w	sl, r2, asr #5
  404e82:	6926      	ldr	r6, [r4, #16]
  404e84:	6849      	ldr	r1, [r1, #4]
  404e86:	68a3      	ldr	r3, [r4, #8]
  404e88:	4456      	add	r6, sl
  404e8a:	4607      	mov	r7, r0
  404e8c:	4691      	mov	r9, r2
  404e8e:	1c75      	adds	r5, r6, #1
  404e90:	42ab      	cmp	r3, r5
  404e92:	da02      	bge.n	404e9a <__lshift+0x22>
  404e94:	3101      	adds	r1, #1
  404e96:	005b      	lsls	r3, r3, #1
  404e98:	e7fa      	b.n	404e90 <__lshift+0x18>
  404e9a:	4638      	mov	r0, r7
  404e9c:	f7ff fe30 	bl	404b00 <_Balloc>
  404ea0:	2300      	movs	r3, #0
  404ea2:	4680      	mov	r8, r0
  404ea4:	f100 0114 	add.w	r1, r0, #20
  404ea8:	461a      	mov	r2, r3
  404eaa:	4553      	cmp	r3, sl
  404eac:	da03      	bge.n	404eb6 <__lshift+0x3e>
  404eae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  404eb2:	3301      	adds	r3, #1
  404eb4:	e7f9      	b.n	404eaa <__lshift+0x32>
  404eb6:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
  404eba:	6920      	ldr	r0, [r4, #16]
  404ebc:	eb01 0383 	add.w	r3, r1, r3, lsl #2
  404ec0:	f019 091f 	ands.w	r9, r9, #31
  404ec4:	f104 0114 	add.w	r1, r4, #20
  404ec8:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
  404ecc:	d014      	beq.n	404ef8 <__lshift+0x80>
  404ece:	f1c9 0c20 	rsb	ip, r9, #32
  404ed2:	2200      	movs	r2, #0
  404ed4:	6808      	ldr	r0, [r1, #0]
  404ed6:	fa00 f009 	lsl.w	r0, r0, r9
  404eda:	4302      	orrs	r2, r0
  404edc:	469a      	mov	sl, r3
  404ede:	f843 2b04 	str.w	r2, [r3], #4
  404ee2:	f851 2b04 	ldr.w	r2, [r1], #4
  404ee6:	458e      	cmp	lr, r1
  404ee8:	fa22 f20c 	lsr.w	r2, r2, ip
  404eec:	d8f2      	bhi.n	404ed4 <__lshift+0x5c>
  404eee:	f8ca 2004 	str.w	r2, [sl, #4]
  404ef2:	b142      	cbz	r2, 404f06 <__lshift+0x8e>
  404ef4:	1cb5      	adds	r5, r6, #2
  404ef6:	e006      	b.n	404f06 <__lshift+0x8e>
  404ef8:	3b04      	subs	r3, #4
  404efa:	f851 2b04 	ldr.w	r2, [r1], #4
  404efe:	f843 2f04 	str.w	r2, [r3, #4]!
  404f02:	458e      	cmp	lr, r1
  404f04:	d8f9      	bhi.n	404efa <__lshift+0x82>
  404f06:	3d01      	subs	r5, #1
  404f08:	4638      	mov	r0, r7
  404f0a:	f8c8 5010 	str.w	r5, [r8, #16]
  404f0e:	4621      	mov	r1, r4
  404f10:	f7ff fe2b 	bl	404b6a <_Bfree>
  404f14:	4640      	mov	r0, r8
  404f16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00404f1a <__mcmp>:
  404f1a:	6903      	ldr	r3, [r0, #16]
  404f1c:	690a      	ldr	r2, [r1, #16]
  404f1e:	1a9b      	subs	r3, r3, r2
  404f20:	b510      	push	{r4, lr}
  404f22:	d111      	bne.n	404f48 <__mcmp+0x2e>
  404f24:	0092      	lsls	r2, r2, #2
  404f26:	3014      	adds	r0, #20
  404f28:	3114      	adds	r1, #20
  404f2a:	1883      	adds	r3, r0, r2
  404f2c:	440a      	add	r2, r1
  404f2e:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  404f32:	f852 1d04 	ldr.w	r1, [r2, #-4]!
  404f36:	428c      	cmp	r4, r1
  404f38:	d002      	beq.n	404f40 <__mcmp+0x26>
  404f3a:	d307      	bcc.n	404f4c <__mcmp+0x32>
  404f3c:	2001      	movs	r0, #1
  404f3e:	bd10      	pop	{r4, pc}
  404f40:	4298      	cmp	r0, r3
  404f42:	d3f4      	bcc.n	404f2e <__mcmp+0x14>
  404f44:	2000      	movs	r0, #0
  404f46:	bd10      	pop	{r4, pc}
  404f48:	4618      	mov	r0, r3
  404f4a:	bd10      	pop	{r4, pc}
  404f4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  404f50:	bd10      	pop	{r4, pc}

00404f52 <__mdiff>:
  404f52:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404f56:	460c      	mov	r4, r1
  404f58:	4607      	mov	r7, r0
  404f5a:	4611      	mov	r1, r2
  404f5c:	4620      	mov	r0, r4
  404f5e:	4615      	mov	r5, r2
  404f60:	f7ff ffdb 	bl	404f1a <__mcmp>
  404f64:	1e06      	subs	r6, r0, #0
  404f66:	d108      	bne.n	404f7a <__mdiff+0x28>
  404f68:	4631      	mov	r1, r6
  404f6a:	4638      	mov	r0, r7
  404f6c:	f7ff fdc8 	bl	404b00 <_Balloc>
  404f70:	2301      	movs	r3, #1
  404f72:	6103      	str	r3, [r0, #16]
  404f74:	6146      	str	r6, [r0, #20]
  404f76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404f7a:	bfbc      	itt	lt
  404f7c:	4623      	movlt	r3, r4
  404f7e:	462c      	movlt	r4, r5
  404f80:	4638      	mov	r0, r7
  404f82:	6861      	ldr	r1, [r4, #4]
  404f84:	bfba      	itte	lt
  404f86:	461d      	movlt	r5, r3
  404f88:	2601      	movlt	r6, #1
  404f8a:	2600      	movge	r6, #0
  404f8c:	f7ff fdb8 	bl	404b00 <_Balloc>
  404f90:	692b      	ldr	r3, [r5, #16]
  404f92:	60c6      	str	r6, [r0, #12]
  404f94:	6926      	ldr	r6, [r4, #16]
  404f96:	f105 0914 	add.w	r9, r5, #20
  404f9a:	3414      	adds	r4, #20
  404f9c:	eb04 0786 	add.w	r7, r4, r6, lsl #2
  404fa0:	eb09 0883 	add.w	r8, r9, r3, lsl #2
  404fa4:	f100 0514 	add.w	r5, r0, #20
  404fa8:	f04f 0c00 	mov.w	ip, #0
  404fac:	f854 3b04 	ldr.w	r3, [r4], #4
  404fb0:	f859 2b04 	ldr.w	r2, [r9], #4
  404fb4:	fa1c f183 	uxtah	r1, ip, r3
  404fb8:	fa1f fe82 	uxth.w	lr, r2
  404fbc:	0c12      	lsrs	r2, r2, #16
  404fbe:	ebce 0101 	rsb	r1, lr, r1
  404fc2:	ebc2 4313 	rsb	r3, r2, r3, lsr #16
  404fc6:	eb03 4321 	add.w	r3, r3, r1, asr #16
  404fca:	b289      	uxth	r1, r1
  404fcc:	ea4f 4c23 	mov.w	ip, r3, asr #16
  404fd0:	45c8      	cmp	r8, r9
  404fd2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  404fd6:	46a6      	mov	lr, r4
  404fd8:	f845 3b04 	str.w	r3, [r5], #4
  404fdc:	d8e6      	bhi.n	404fac <__mdiff+0x5a>
  404fde:	45be      	cmp	lr, r7
  404fe0:	d20e      	bcs.n	405000 <__mdiff+0xae>
  404fe2:	f85e 1b04 	ldr.w	r1, [lr], #4
  404fe6:	fa1c f281 	uxtah	r2, ip, r1
  404fea:	1413      	asrs	r3, r2, #16
  404fec:	eb03 4311 	add.w	r3, r3, r1, lsr #16
  404ff0:	b292      	uxth	r2, r2
  404ff2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  404ff6:	ea4f 4c23 	mov.w	ip, r3, asr #16
  404ffa:	f845 2b04 	str.w	r2, [r5], #4
  404ffe:	e7ee      	b.n	404fde <__mdiff+0x8c>
  405000:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  405004:	b90b      	cbnz	r3, 40500a <__mdiff+0xb8>
  405006:	3e01      	subs	r6, #1
  405008:	e7fa      	b.n	405000 <__mdiff+0xae>
  40500a:	6106      	str	r6, [r0, #16]
  40500c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00405010 <__d2b>:
  405010:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  405014:	2101      	movs	r1, #1
  405016:	461c      	mov	r4, r3
  405018:	4690      	mov	r8, r2
  40501a:	9e08      	ldr	r6, [sp, #32]
  40501c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40501e:	f7ff fd6f 	bl	404b00 <_Balloc>
  405022:	f3c4 0213 	ubfx	r2, r4, #0, #20
  405026:	f3c4 540a 	ubfx	r4, r4, #20, #11
  40502a:	4607      	mov	r7, r0
  40502c:	b10c      	cbz	r4, 405032 <__d2b+0x22>
  40502e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
  405032:	9201      	str	r2, [sp, #4]
  405034:	f1b8 0f00 	cmp.w	r8, #0
  405038:	d019      	beq.n	40506e <__d2b+0x5e>
  40503a:	a802      	add	r0, sp, #8
  40503c:	f840 8d08 	str.w	r8, [r0, #-8]!
  405040:	f7ff fe05 	bl	404c4e <__lo0bits>
  405044:	9b00      	ldr	r3, [sp, #0]
  405046:	b148      	cbz	r0, 40505c <__d2b+0x4c>
  405048:	9a01      	ldr	r2, [sp, #4]
  40504a:	f1c0 0120 	rsb	r1, r0, #32
  40504e:	fa02 f101 	lsl.w	r1, r2, r1
  405052:	430b      	orrs	r3, r1
  405054:	40c2      	lsrs	r2, r0
  405056:	617b      	str	r3, [r7, #20]
  405058:	9201      	str	r2, [sp, #4]
  40505a:	e000      	b.n	40505e <__d2b+0x4e>
  40505c:	617b      	str	r3, [r7, #20]
  40505e:	9b01      	ldr	r3, [sp, #4]
  405060:	61bb      	str	r3, [r7, #24]
  405062:	2b00      	cmp	r3, #0
  405064:	bf14      	ite	ne
  405066:	2102      	movne	r1, #2
  405068:	2101      	moveq	r1, #1
  40506a:	6139      	str	r1, [r7, #16]
  40506c:	e007      	b.n	40507e <__d2b+0x6e>
  40506e:	a801      	add	r0, sp, #4
  405070:	f7ff fded 	bl	404c4e <__lo0bits>
  405074:	9b01      	ldr	r3, [sp, #4]
  405076:	617b      	str	r3, [r7, #20]
  405078:	2101      	movs	r1, #1
  40507a:	6139      	str	r1, [r7, #16]
  40507c:	3020      	adds	r0, #32
  40507e:	b134      	cbz	r4, 40508e <__d2b+0x7e>
  405080:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
  405084:	4404      	add	r4, r0
  405086:	6034      	str	r4, [r6, #0]
  405088:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40508c:	e009      	b.n	4050a2 <__d2b+0x92>
  40508e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
  405092:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  405096:	6030      	str	r0, [r6, #0]
  405098:	6918      	ldr	r0, [r3, #16]
  40509a:	f7ff fdb8 	bl	404c0e <__hi0bits>
  40509e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  4050a2:	6028      	str	r0, [r5, #0]
  4050a4:	4638      	mov	r0, r7
  4050a6:	b002      	add	sp, #8
  4050a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

004050ac <_calloc_r>:
  4050ac:	b538      	push	{r3, r4, r5, lr}
  4050ae:	fb02 f401 	mul.w	r4, r2, r1
  4050b2:	4621      	mov	r1, r4
  4050b4:	f000 f856 	bl	405164 <_malloc_r>
  4050b8:	4605      	mov	r5, r0
  4050ba:	b118      	cbz	r0, 4050c4 <_calloc_r+0x18>
  4050bc:	4622      	mov	r2, r4
  4050be:	2100      	movs	r1, #0
  4050c0:	f7fd fd49 	bl	402b56 <memset>
  4050c4:	4628      	mov	r0, r5
  4050c6:	bd38      	pop	{r3, r4, r5, pc}

004050c8 <_free_r>:
  4050c8:	b538      	push	{r3, r4, r5, lr}
  4050ca:	4605      	mov	r5, r0
  4050cc:	2900      	cmp	r1, #0
  4050ce:	d046      	beq.n	40515e <_free_r+0x96>
  4050d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
  4050d4:	1f0c      	subs	r4, r1, #4
  4050d6:	2b00      	cmp	r3, #0
  4050d8:	bfb8      	it	lt
  4050da:	18e4      	addlt	r4, r4, r3
  4050dc:	f000 fa9a 	bl	405614 <__malloc_lock>
  4050e0:	4a1f      	ldr	r2, [pc, #124]	; (405160 <_free_r+0x98>)
  4050e2:	6813      	ldr	r3, [r2, #0]
  4050e4:	4611      	mov	r1, r2
  4050e6:	b913      	cbnz	r3, 4050ee <_free_r+0x26>
  4050e8:	6063      	str	r3, [r4, #4]
  4050ea:	6014      	str	r4, [r2, #0]
  4050ec:	e032      	b.n	405154 <_free_r+0x8c>
  4050ee:	42a3      	cmp	r3, r4
  4050f0:	d90e      	bls.n	405110 <_free_r+0x48>
  4050f2:	6822      	ldr	r2, [r4, #0]
  4050f4:	18a0      	adds	r0, r4, r2
  4050f6:	4283      	cmp	r3, r0
  4050f8:	bf04      	itt	eq
  4050fa:	6818      	ldreq	r0, [r3, #0]
  4050fc:	685b      	ldreq	r3, [r3, #4]
  4050fe:	6063      	str	r3, [r4, #4]
  405100:	bf04      	itt	eq
  405102:	1812      	addeq	r2, r2, r0
  405104:	6022      	streq	r2, [r4, #0]
  405106:	600c      	str	r4, [r1, #0]
  405108:	e024      	b.n	405154 <_free_r+0x8c>
  40510a:	42a2      	cmp	r2, r4
  40510c:	d803      	bhi.n	405116 <_free_r+0x4e>
  40510e:	4613      	mov	r3, r2
  405110:	685a      	ldr	r2, [r3, #4]
  405112:	2a00      	cmp	r2, #0
  405114:	d1f9      	bne.n	40510a <_free_r+0x42>
  405116:	6818      	ldr	r0, [r3, #0]
  405118:	1819      	adds	r1, r3, r0
  40511a:	42a1      	cmp	r1, r4
  40511c:	d10b      	bne.n	405136 <_free_r+0x6e>
  40511e:	6821      	ldr	r1, [r4, #0]
  405120:	4401      	add	r1, r0
  405122:	1858      	adds	r0, r3, r1
  405124:	4282      	cmp	r2, r0
  405126:	6019      	str	r1, [r3, #0]
  405128:	d114      	bne.n	405154 <_free_r+0x8c>
  40512a:	6810      	ldr	r0, [r2, #0]
  40512c:	6852      	ldr	r2, [r2, #4]
  40512e:	605a      	str	r2, [r3, #4]
  405130:	4401      	add	r1, r0
  405132:	6019      	str	r1, [r3, #0]
  405134:	e00e      	b.n	405154 <_free_r+0x8c>
  405136:	d902      	bls.n	40513e <_free_r+0x76>
  405138:	230c      	movs	r3, #12
  40513a:	602b      	str	r3, [r5, #0]
  40513c:	e00a      	b.n	405154 <_free_r+0x8c>
  40513e:	6821      	ldr	r1, [r4, #0]
  405140:	1860      	adds	r0, r4, r1
  405142:	4282      	cmp	r2, r0
  405144:	bf04      	itt	eq
  405146:	6810      	ldreq	r0, [r2, #0]
  405148:	6852      	ldreq	r2, [r2, #4]
  40514a:	6062      	str	r2, [r4, #4]
  40514c:	bf04      	itt	eq
  40514e:	1809      	addeq	r1, r1, r0
  405150:	6021      	streq	r1, [r4, #0]
  405152:	605c      	str	r4, [r3, #4]
  405154:	4628      	mov	r0, r5
  405156:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40515a:	f000 ba5c 	b.w	405616 <__malloc_unlock>
  40515e:	bd38      	pop	{r3, r4, r5, pc}
  405160:	200004f8 	.word	0x200004f8

00405164 <_malloc_r>:
  405164:	b570      	push	{r4, r5, r6, lr}
  405166:	1ccd      	adds	r5, r1, #3
  405168:	f025 0503 	bic.w	r5, r5, #3
  40516c:	3508      	adds	r5, #8
  40516e:	2d0c      	cmp	r5, #12
  405170:	bf38      	it	cc
  405172:	250c      	movcc	r5, #12
  405174:	2d00      	cmp	r5, #0
  405176:	4606      	mov	r6, r0
  405178:	db01      	blt.n	40517e <_malloc_r+0x1a>
  40517a:	42a9      	cmp	r1, r5
  40517c:	d902      	bls.n	405184 <_malloc_r+0x20>
  40517e:	230c      	movs	r3, #12
  405180:	6033      	str	r3, [r6, #0]
  405182:	e046      	b.n	405212 <_malloc_r+0xae>
  405184:	f000 fa46 	bl	405614 <__malloc_lock>
  405188:	4b23      	ldr	r3, [pc, #140]	; (405218 <_malloc_r+0xb4>)
  40518a:	681c      	ldr	r4, [r3, #0]
  40518c:	461a      	mov	r2, r3
  40518e:	4621      	mov	r1, r4
  405190:	b1a1      	cbz	r1, 4051bc <_malloc_r+0x58>
  405192:	680b      	ldr	r3, [r1, #0]
  405194:	1b5b      	subs	r3, r3, r5
  405196:	d40e      	bmi.n	4051b6 <_malloc_r+0x52>
  405198:	2b0b      	cmp	r3, #11
  40519a:	d903      	bls.n	4051a4 <_malloc_r+0x40>
  40519c:	600b      	str	r3, [r1, #0]
  40519e:	18cc      	adds	r4, r1, r3
  4051a0:	50cd      	str	r5, [r1, r3]
  4051a2:	e01e      	b.n	4051e2 <_malloc_r+0x7e>
  4051a4:	428c      	cmp	r4, r1
  4051a6:	bf0d      	iteet	eq
  4051a8:	6863      	ldreq	r3, [r4, #4]
  4051aa:	684b      	ldrne	r3, [r1, #4]
  4051ac:	6063      	strne	r3, [r4, #4]
  4051ae:	6013      	streq	r3, [r2, #0]
  4051b0:	bf18      	it	ne
  4051b2:	460c      	movne	r4, r1
  4051b4:	e015      	b.n	4051e2 <_malloc_r+0x7e>
  4051b6:	460c      	mov	r4, r1
  4051b8:	6849      	ldr	r1, [r1, #4]
  4051ba:	e7e9      	b.n	405190 <_malloc_r+0x2c>
  4051bc:	4c17      	ldr	r4, [pc, #92]	; (40521c <_malloc_r+0xb8>)
  4051be:	6823      	ldr	r3, [r4, #0]
  4051c0:	b91b      	cbnz	r3, 4051ca <_malloc_r+0x66>
  4051c2:	4630      	mov	r0, r6
  4051c4:	f000 f970 	bl	4054a8 <_sbrk_r>
  4051c8:	6020      	str	r0, [r4, #0]
  4051ca:	4629      	mov	r1, r5
  4051cc:	4630      	mov	r0, r6
  4051ce:	f000 f96b 	bl	4054a8 <_sbrk_r>
  4051d2:	1c43      	adds	r3, r0, #1
  4051d4:	d018      	beq.n	405208 <_malloc_r+0xa4>
  4051d6:	1cc4      	adds	r4, r0, #3
  4051d8:	f024 0403 	bic.w	r4, r4, #3
  4051dc:	42a0      	cmp	r0, r4
  4051de:	d10d      	bne.n	4051fc <_malloc_r+0x98>
  4051e0:	6025      	str	r5, [r4, #0]
  4051e2:	4630      	mov	r0, r6
  4051e4:	f000 fa17 	bl	405616 <__malloc_unlock>
  4051e8:	f104 000b 	add.w	r0, r4, #11
  4051ec:	1d23      	adds	r3, r4, #4
  4051ee:	f020 0007 	bic.w	r0, r0, #7
  4051f2:	1ac3      	subs	r3, r0, r3
  4051f4:	d00e      	beq.n	405214 <_malloc_r+0xb0>
  4051f6:	425a      	negs	r2, r3
  4051f8:	50e2      	str	r2, [r4, r3]
  4051fa:	bd70      	pop	{r4, r5, r6, pc}
  4051fc:	1a21      	subs	r1, r4, r0
  4051fe:	4630      	mov	r0, r6
  405200:	f000 f952 	bl	4054a8 <_sbrk_r>
  405204:	3001      	adds	r0, #1
  405206:	d1eb      	bne.n	4051e0 <_malloc_r+0x7c>
  405208:	230c      	movs	r3, #12
  40520a:	6033      	str	r3, [r6, #0]
  40520c:	4630      	mov	r0, r6
  40520e:	f000 fa02 	bl	405616 <__malloc_unlock>
  405212:	2000      	movs	r0, #0
  405214:	bd70      	pop	{r4, r5, r6, pc}
  405216:	bf00      	nop
  405218:	200004f8 	.word	0x200004f8
  40521c:	200004f4 	.word	0x200004f4

00405220 <__sfputc_r>:
  405220:	6893      	ldr	r3, [r2, #8]
  405222:	3b01      	subs	r3, #1
  405224:	2b00      	cmp	r3, #0
  405226:	b410      	push	{r4}
  405228:	6093      	str	r3, [r2, #8]
  40522a:	da08      	bge.n	40523e <__sfputc_r+0x1e>
  40522c:	6994      	ldr	r4, [r2, #24]
  40522e:	42a3      	cmp	r3, r4
  405230:	db02      	blt.n	405238 <__sfputc_r+0x18>
  405232:	b2cb      	uxtb	r3, r1
  405234:	2b0a      	cmp	r3, #10
  405236:	d102      	bne.n	40523e <__sfputc_r+0x1e>
  405238:	bc10      	pop	{r4}
  40523a:	f7fe bb15 	b.w	403868 <__swbuf_r>
  40523e:	6813      	ldr	r3, [r2, #0]
  405240:	1c58      	adds	r0, r3, #1
  405242:	6010      	str	r0, [r2, #0]
  405244:	7019      	strb	r1, [r3, #0]
  405246:	b2c8      	uxtb	r0, r1
  405248:	bc10      	pop	{r4}
  40524a:	4770      	bx	lr

0040524c <__sfputs_r>:
  40524c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40524e:	4606      	mov	r6, r0
  405250:	460f      	mov	r7, r1
  405252:	4614      	mov	r4, r2
  405254:	18d5      	adds	r5, r2, r3
  405256:	42ac      	cmp	r4, r5
  405258:	d008      	beq.n	40526c <__sfputs_r+0x20>
  40525a:	463a      	mov	r2, r7
  40525c:	f814 1b01 	ldrb.w	r1, [r4], #1
  405260:	4630      	mov	r0, r6
  405262:	f7ff ffdd 	bl	405220 <__sfputc_r>
  405266:	1c43      	adds	r3, r0, #1
  405268:	d1f5      	bne.n	405256 <__sfputs_r+0xa>
  40526a:	e000      	b.n	40526e <__sfputs_r+0x22>
  40526c:	2000      	movs	r0, #0
  40526e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00405270 <_vfiprintf_r>:
  405270:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405274:	b09d      	sub	sp, #116	; 0x74
  405276:	460c      	mov	r4, r1
  405278:	4617      	mov	r7, r2
  40527a:	9303      	str	r3, [sp, #12]
  40527c:	4606      	mov	r6, r0
  40527e:	b118      	cbz	r0, 405288 <_vfiprintf_r+0x18>
  405280:	6983      	ldr	r3, [r0, #24]
  405282:	b90b      	cbnz	r3, 405288 <_vfiprintf_r+0x18>
  405284:	f7ff fad2 	bl	40482c <__sinit>
  405288:	4b7f      	ldr	r3, [pc, #508]	; (405488 <_vfiprintf_r+0x218>)
  40528a:	429c      	cmp	r4, r3
  40528c:	d101      	bne.n	405292 <_vfiprintf_r+0x22>
  40528e:	6874      	ldr	r4, [r6, #4]
  405290:	e008      	b.n	4052a4 <_vfiprintf_r+0x34>
  405292:	4b7e      	ldr	r3, [pc, #504]	; (40548c <_vfiprintf_r+0x21c>)
  405294:	429c      	cmp	r4, r3
  405296:	d101      	bne.n	40529c <_vfiprintf_r+0x2c>
  405298:	68b4      	ldr	r4, [r6, #8]
  40529a:	e003      	b.n	4052a4 <_vfiprintf_r+0x34>
  40529c:	4b7c      	ldr	r3, [pc, #496]	; (405490 <_vfiprintf_r+0x220>)
  40529e:	429c      	cmp	r4, r3
  4052a0:	bf08      	it	eq
  4052a2:	68f4      	ldreq	r4, [r6, #12]
  4052a4:	89a3      	ldrh	r3, [r4, #12]
  4052a6:	0718      	lsls	r0, r3, #28
  4052a8:	d50c      	bpl.n	4052c4 <_vfiprintf_r+0x54>
  4052aa:	6923      	ldr	r3, [r4, #16]
  4052ac:	b153      	cbz	r3, 4052c4 <_vfiprintf_r+0x54>
  4052ae:	2300      	movs	r3, #0
  4052b0:	9309      	str	r3, [sp, #36]	; 0x24
  4052b2:	2320      	movs	r3, #32
  4052b4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
  4052b8:	2330      	movs	r3, #48	; 0x30
  4052ba:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
  4052be:	f8df b1d4 	ldr.w	fp, [pc, #468]	; 405494 <_vfiprintf_r+0x224>
  4052c2:	e044      	b.n	40534e <_vfiprintf_r+0xde>
  4052c4:	4621      	mov	r1, r4
  4052c6:	4630      	mov	r0, r6
  4052c8:	f7fe fb22 	bl	403910 <__swsetup_r>
  4052cc:	2800      	cmp	r0, #0
  4052ce:	d0ee      	beq.n	4052ae <_vfiprintf_r+0x3e>
  4052d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  4052d4:	e0d5      	b.n	405482 <_vfiprintf_r+0x212>
  4052d6:	9a03      	ldr	r2, [sp, #12]
  4052d8:	1d11      	adds	r1, r2, #4
  4052da:	6812      	ldr	r2, [r2, #0]
  4052dc:	9103      	str	r1, [sp, #12]
  4052de:	2a00      	cmp	r2, #0
  4052e0:	f280 808c 	bge.w	4053fc <_vfiprintf_r+0x18c>
  4052e4:	4252      	negs	r2, r2
  4052e6:	f043 0002 	orr.w	r0, r3, #2
  4052ea:	9207      	str	r2, [sp, #28]
  4052ec:	9004      	str	r0, [sp, #16]
  4052ee:	f898 3000 	ldrb.w	r3, [r8]
  4052f2:	2b2e      	cmp	r3, #46	; 0x2e
  4052f4:	f000 8084 	beq.w	405400 <_vfiprintf_r+0x190>
  4052f8:	2203      	movs	r2, #3
  4052fa:	f898 1000 	ldrb.w	r1, [r8]
  4052fe:	4865      	ldr	r0, [pc, #404]	; (405494 <_vfiprintf_r+0x224>)
  405300:	f7ff fbae 	bl	404a60 <memchr>
  405304:	b148      	cbz	r0, 40531a <_vfiprintf_r+0xaa>
  405306:	2340      	movs	r3, #64	; 0x40
  405308:	ebcb 0000 	rsb	r0, fp, r0
  40530c:	fa03 f000 	lsl.w	r0, r3, r0
  405310:	9b04      	ldr	r3, [sp, #16]
  405312:	4318      	orrs	r0, r3
  405314:	9004      	str	r0, [sp, #16]
  405316:	f108 0801 	add.w	r8, r8, #1
  40531a:	f898 1000 	ldrb.w	r1, [r8]
  40531e:	485e      	ldr	r0, [pc, #376]	; (405498 <_vfiprintf_r+0x228>)
  405320:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
  405324:	2206      	movs	r2, #6
  405326:	f108 0701 	add.w	r7, r8, #1
  40532a:	f7ff fb99 	bl	404a60 <memchr>
  40532e:	2800      	cmp	r0, #0
  405330:	f000 8095 	beq.w	40545e <_vfiprintf_r+0x1ee>
  405334:	4b59      	ldr	r3, [pc, #356]	; (40549c <_vfiprintf_r+0x22c>)
  405336:	2b00      	cmp	r3, #0
  405338:	f040 8088 	bne.w	40544c <_vfiprintf_r+0x1dc>
  40533c:	9b03      	ldr	r3, [sp, #12]
  40533e:	3307      	adds	r3, #7
  405340:	f023 0307 	bic.w	r3, r3, #7
  405344:	3308      	adds	r3, #8
  405346:	9303      	str	r3, [sp, #12]
  405348:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40534a:	4453      	add	r3, sl
  40534c:	9309      	str	r3, [sp, #36]	; 0x24
  40534e:	46b8      	mov	r8, r7
  405350:	4645      	mov	r5, r8
  405352:	f815 3b01 	ldrb.w	r3, [r5], #1
  405356:	b91b      	cbnz	r3, 405360 <_vfiprintf_r+0xf0>
  405358:	ebb8 0907 	subs.w	r9, r8, r7
  40535c:	d00f      	beq.n	40537e <_vfiprintf_r+0x10e>
  40535e:	e003      	b.n	405368 <_vfiprintf_r+0xf8>
  405360:	2b25      	cmp	r3, #37	; 0x25
  405362:	d0f9      	beq.n	405358 <_vfiprintf_r+0xe8>
  405364:	46a8      	mov	r8, r5
  405366:	e7f3      	b.n	405350 <_vfiprintf_r+0xe0>
  405368:	464b      	mov	r3, r9
  40536a:	463a      	mov	r2, r7
  40536c:	4621      	mov	r1, r4
  40536e:	4630      	mov	r0, r6
  405370:	f7ff ff6c 	bl	40524c <__sfputs_r>
  405374:	3001      	adds	r0, #1
  405376:	d07f      	beq.n	405478 <_vfiprintf_r+0x208>
  405378:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40537a:	444b      	add	r3, r9
  40537c:	9309      	str	r3, [sp, #36]	; 0x24
  40537e:	f898 3000 	ldrb.w	r3, [r8]
  405382:	2b00      	cmp	r3, #0
  405384:	d078      	beq.n	405478 <_vfiprintf_r+0x208>
  405386:	2300      	movs	r3, #0
  405388:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  40538c:	9304      	str	r3, [sp, #16]
  40538e:	9307      	str	r3, [sp, #28]
  405390:	9205      	str	r2, [sp, #20]
  405392:	9306      	str	r3, [sp, #24]
  405394:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
  405398:	931a      	str	r3, [sp, #104]	; 0x68
  40539a:	2701      	movs	r7, #1
  40539c:	2205      	movs	r2, #5
  40539e:	7829      	ldrb	r1, [r5, #0]
  4053a0:	483f      	ldr	r0, [pc, #252]	; (4054a0 <_vfiprintf_r+0x230>)
  4053a2:	f7ff fb5d 	bl	404a60 <memchr>
  4053a6:	f105 0801 	add.w	r8, r5, #1
  4053aa:	9b04      	ldr	r3, [sp, #16]
  4053ac:	b138      	cbz	r0, 4053be <_vfiprintf_r+0x14e>
  4053ae:	4a3c      	ldr	r2, [pc, #240]	; (4054a0 <_vfiprintf_r+0x230>)
  4053b0:	1a80      	subs	r0, r0, r2
  4053b2:	fa07 f000 	lsl.w	r0, r7, r0
  4053b6:	4318      	orrs	r0, r3
  4053b8:	9004      	str	r0, [sp, #16]
  4053ba:	4645      	mov	r5, r8
  4053bc:	e7ee      	b.n	40539c <_vfiprintf_r+0x12c>
  4053be:	06d9      	lsls	r1, r3, #27
  4053c0:	bf44      	itt	mi
  4053c2:	2220      	movmi	r2, #32
  4053c4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
  4053c8:	071a      	lsls	r2, r3, #28
  4053ca:	bf44      	itt	mi
  4053cc:	222b      	movmi	r2, #43	; 0x2b
  4053ce:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
  4053d2:	782a      	ldrb	r2, [r5, #0]
  4053d4:	2a2a      	cmp	r2, #42	; 0x2a
  4053d6:	f43f af7e 	beq.w	4052d6 <_vfiprintf_r+0x66>
  4053da:	9a07      	ldr	r2, [sp, #28]
  4053dc:	2100      	movs	r1, #0
  4053de:	200a      	movs	r0, #10
  4053e0:	46a8      	mov	r8, r5
  4053e2:	3501      	adds	r5, #1
  4053e4:	f898 3000 	ldrb.w	r3, [r8]
  4053e8:	3b30      	subs	r3, #48	; 0x30
  4053ea:	2b09      	cmp	r3, #9
  4053ec:	d803      	bhi.n	4053f6 <_vfiprintf_r+0x186>
  4053ee:	fb00 3202 	mla	r2, r0, r2, r3
  4053f2:	2101      	movs	r1, #1
  4053f4:	e7f4      	b.n	4053e0 <_vfiprintf_r+0x170>
  4053f6:	2900      	cmp	r1, #0
  4053f8:	f43f af79 	beq.w	4052ee <_vfiprintf_r+0x7e>
  4053fc:	9207      	str	r2, [sp, #28]
  4053fe:	e776      	b.n	4052ee <_vfiprintf_r+0x7e>
  405400:	f898 3001 	ldrb.w	r3, [r8, #1]
  405404:	2b2a      	cmp	r3, #42	; 0x2a
  405406:	d10b      	bne.n	405420 <_vfiprintf_r+0x1b0>
  405408:	9b03      	ldr	r3, [sp, #12]
  40540a:	1d1a      	adds	r2, r3, #4
  40540c:	681b      	ldr	r3, [r3, #0]
  40540e:	9203      	str	r2, [sp, #12]
  405410:	2b00      	cmp	r3, #0
  405412:	bfb8      	it	lt
  405414:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
  405418:	f108 0802 	add.w	r8, r8, #2
  40541c:	9305      	str	r3, [sp, #20]
  40541e:	e76b      	b.n	4052f8 <_vfiprintf_r+0x88>
  405420:	2300      	movs	r3, #0
  405422:	9305      	str	r3, [sp, #20]
  405424:	f108 0001 	add.w	r0, r8, #1
  405428:	4619      	mov	r1, r3
  40542a:	250a      	movs	r5, #10
  40542c:	4680      	mov	r8, r0
  40542e:	3001      	adds	r0, #1
  405430:	f898 2000 	ldrb.w	r2, [r8]
  405434:	3a30      	subs	r2, #48	; 0x30
  405436:	2a09      	cmp	r2, #9
  405438:	d803      	bhi.n	405442 <_vfiprintf_r+0x1d2>
  40543a:	fb05 2101 	mla	r1, r5, r1, r2
  40543e:	2301      	movs	r3, #1
  405440:	e7f4      	b.n	40542c <_vfiprintf_r+0x1bc>
  405442:	2b00      	cmp	r3, #0
  405444:	f43f af58 	beq.w	4052f8 <_vfiprintf_r+0x88>
  405448:	9105      	str	r1, [sp, #20]
  40544a:	e755      	b.n	4052f8 <_vfiprintf_r+0x88>
  40544c:	ab03      	add	r3, sp, #12
  40544e:	9300      	str	r3, [sp, #0]
  405450:	4622      	mov	r2, r4
  405452:	4b14      	ldr	r3, [pc, #80]	; (4054a4 <_vfiprintf_r+0x234>)
  405454:	a904      	add	r1, sp, #16
  405456:	4630      	mov	r0, r6
  405458:	f7fd fc14 	bl	402c84 <_printf_float>
  40545c:	e007      	b.n	40546e <_vfiprintf_r+0x1fe>
  40545e:	ab03      	add	r3, sp, #12
  405460:	9300      	str	r3, [sp, #0]
  405462:	4622      	mov	r2, r4
  405464:	4b0f      	ldr	r3, [pc, #60]	; (4054a4 <_vfiprintf_r+0x234>)
  405466:	a904      	add	r1, sp, #16
  405468:	4630      	mov	r0, r6
  40546a:	f7fd fec5 	bl	4031f8 <_printf_i>
  40546e:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
  405472:	4682      	mov	sl, r0
  405474:	f47f af68 	bne.w	405348 <_vfiprintf_r+0xd8>
  405478:	89a3      	ldrh	r3, [r4, #12]
  40547a:	065b      	lsls	r3, r3, #25
  40547c:	f53f af28 	bmi.w	4052d0 <_vfiprintf_r+0x60>
  405480:	9809      	ldr	r0, [sp, #36]	; 0x24
  405482:	b01d      	add	sp, #116	; 0x74
  405484:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405488:	004069c0 	.word	0x004069c0
  40548c:	004069e0 	.word	0x004069e0
  405490:	00406a00 	.word	0x00406a00
  405494:	00406b32 	.word	0x00406b32
  405498:	00406b36 	.word	0x00406b36
  40549c:	00402c85 	.word	0x00402c85
  4054a0:	00406b2c 	.word	0x00406b2c
  4054a4:	0040524d 	.word	0x0040524d

004054a8 <_sbrk_r>:
  4054a8:	b538      	push	{r3, r4, r5, lr}
  4054aa:	4c06      	ldr	r4, [pc, #24]	; (4054c4 <_sbrk_r+0x1c>)
  4054ac:	2300      	movs	r3, #0
  4054ae:	4605      	mov	r5, r0
  4054b0:	4608      	mov	r0, r1
  4054b2:	6023      	str	r3, [r4, #0]
  4054b4:	f7fc ff5e 	bl	402374 <_sbrk>
  4054b8:	1c43      	adds	r3, r0, #1
  4054ba:	d102      	bne.n	4054c2 <_sbrk_r+0x1a>
  4054bc:	6823      	ldr	r3, [r4, #0]
  4054be:	b103      	cbz	r3, 4054c2 <_sbrk_r+0x1a>
  4054c0:	602b      	str	r3, [r5, #0]
  4054c2:	bd38      	pop	{r3, r4, r5, pc}
  4054c4:	20000820 	.word	0x20000820

004054c8 <__sread>:
  4054c8:	b510      	push	{r4, lr}
  4054ca:	460c      	mov	r4, r1
  4054cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4054d0:	f000 f8a2 	bl	405618 <_read_r>
  4054d4:	2800      	cmp	r0, #0
  4054d6:	bfab      	itete	ge
  4054d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
  4054da:	89a3      	ldrhlt	r3, [r4, #12]
  4054dc:	181b      	addge	r3, r3, r0
  4054de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
  4054e2:	bfac      	ite	ge
  4054e4:	6563      	strge	r3, [r4, #84]	; 0x54
  4054e6:	81a3      	strhlt	r3, [r4, #12]
  4054e8:	bd10      	pop	{r4, pc}

004054ea <__swrite>:
  4054ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4054ee:	461f      	mov	r7, r3
  4054f0:	898b      	ldrh	r3, [r1, #12]
  4054f2:	05db      	lsls	r3, r3, #23
  4054f4:	4605      	mov	r5, r0
  4054f6:	460c      	mov	r4, r1
  4054f8:	4616      	mov	r6, r2
  4054fa:	d505      	bpl.n	405508 <__swrite+0x1e>
  4054fc:	2302      	movs	r3, #2
  4054fe:	2200      	movs	r2, #0
  405500:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405504:	f000 f874 	bl	4055f0 <_lseek_r>
  405508:	89a3      	ldrh	r3, [r4, #12]
  40550a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40550e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  405512:	81a3      	strh	r3, [r4, #12]
  405514:	4632      	mov	r2, r6
  405516:	463b      	mov	r3, r7
  405518:	4628      	mov	r0, r5
  40551a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40551e:	f000 b823 	b.w	405568 <_write_r>

00405522 <__sseek>:
  405522:	b510      	push	{r4, lr}
  405524:	460c      	mov	r4, r1
  405526:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40552a:	f000 f861 	bl	4055f0 <_lseek_r>
  40552e:	1c43      	adds	r3, r0, #1
  405530:	89a3      	ldrh	r3, [r4, #12]
  405532:	bf15      	itete	ne
  405534:	6560      	strne	r0, [r4, #84]	; 0x54
  405536:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40553a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40553e:	81a3      	strheq	r3, [r4, #12]
  405540:	bf18      	it	ne
  405542:	81a3      	strhne	r3, [r4, #12]
  405544:	bd10      	pop	{r4, pc}

00405546 <__sclose>:
  405546:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40554a:	f000 b81f 	b.w	40558c <_close_r>

0040554e <__ascii_wctomb>:
  40554e:	b149      	cbz	r1, 405564 <__ascii_wctomb+0x16>
  405550:	2aff      	cmp	r2, #255	; 0xff
  405552:	bf85      	ittet	hi
  405554:	238a      	movhi	r3, #138	; 0x8a
  405556:	6003      	strhi	r3, [r0, #0]
  405558:	700a      	strbls	r2, [r1, #0]
  40555a:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
  40555e:	bf98      	it	ls
  405560:	2001      	movls	r0, #1
  405562:	4770      	bx	lr
  405564:	4608      	mov	r0, r1
  405566:	4770      	bx	lr

00405568 <_write_r>:
  405568:	b538      	push	{r3, r4, r5, lr}
  40556a:	4c07      	ldr	r4, [pc, #28]	; (405588 <_write_r+0x20>)
  40556c:	4605      	mov	r5, r0
  40556e:	4608      	mov	r0, r1
  405570:	4611      	mov	r1, r2
  405572:	2200      	movs	r2, #0
  405574:	6022      	str	r2, [r4, #0]
  405576:	461a      	mov	r2, r3
  405578:	f7fa fe18 	bl	4001ac <_write>
  40557c:	1c43      	adds	r3, r0, #1
  40557e:	d102      	bne.n	405586 <_write_r+0x1e>
  405580:	6823      	ldr	r3, [r4, #0]
  405582:	b103      	cbz	r3, 405586 <_write_r+0x1e>
  405584:	602b      	str	r3, [r5, #0]
  405586:	bd38      	pop	{r3, r4, r5, pc}
  405588:	20000820 	.word	0x20000820

0040558c <_close_r>:
  40558c:	b538      	push	{r3, r4, r5, lr}
  40558e:	4c06      	ldr	r4, [pc, #24]	; (4055a8 <_close_r+0x1c>)
  405590:	2300      	movs	r3, #0
  405592:	4605      	mov	r5, r0
  405594:	4608      	mov	r0, r1
  405596:	6023      	str	r3, [r4, #0]
  405598:	f7fc ff06 	bl	4023a8 <_close>
  40559c:	1c43      	adds	r3, r0, #1
  40559e:	d102      	bne.n	4055a6 <_close_r+0x1a>
  4055a0:	6823      	ldr	r3, [r4, #0]
  4055a2:	b103      	cbz	r3, 4055a6 <_close_r+0x1a>
  4055a4:	602b      	str	r3, [r5, #0]
  4055a6:	bd38      	pop	{r3, r4, r5, pc}
  4055a8:	20000820 	.word	0x20000820

004055ac <_fstat_r>:
  4055ac:	b538      	push	{r3, r4, r5, lr}
  4055ae:	4c07      	ldr	r4, [pc, #28]	; (4055cc <_fstat_r+0x20>)
  4055b0:	2300      	movs	r3, #0
  4055b2:	4605      	mov	r5, r0
  4055b4:	4608      	mov	r0, r1
  4055b6:	4611      	mov	r1, r2
  4055b8:	6023      	str	r3, [r4, #0]
  4055ba:	f7fc fef9 	bl	4023b0 <_fstat>
  4055be:	1c43      	adds	r3, r0, #1
  4055c0:	d102      	bne.n	4055c8 <_fstat_r+0x1c>
  4055c2:	6823      	ldr	r3, [r4, #0]
  4055c4:	b103      	cbz	r3, 4055c8 <_fstat_r+0x1c>
  4055c6:	602b      	str	r3, [r5, #0]
  4055c8:	bd38      	pop	{r3, r4, r5, pc}
  4055ca:	bf00      	nop
  4055cc:	20000820 	.word	0x20000820

004055d0 <_isatty_r>:
  4055d0:	b538      	push	{r3, r4, r5, lr}
  4055d2:	4c06      	ldr	r4, [pc, #24]	; (4055ec <_isatty_r+0x1c>)
  4055d4:	2300      	movs	r3, #0
  4055d6:	4605      	mov	r5, r0
  4055d8:	4608      	mov	r0, r1
  4055da:	6023      	str	r3, [r4, #0]
  4055dc:	f7fc feee 	bl	4023bc <_isatty>
  4055e0:	1c43      	adds	r3, r0, #1
  4055e2:	d102      	bne.n	4055ea <_isatty_r+0x1a>
  4055e4:	6823      	ldr	r3, [r4, #0]
  4055e6:	b103      	cbz	r3, 4055ea <_isatty_r+0x1a>
  4055e8:	602b      	str	r3, [r5, #0]
  4055ea:	bd38      	pop	{r3, r4, r5, pc}
  4055ec:	20000820 	.word	0x20000820

004055f0 <_lseek_r>:
  4055f0:	b538      	push	{r3, r4, r5, lr}
  4055f2:	4c07      	ldr	r4, [pc, #28]	; (405610 <_lseek_r+0x20>)
  4055f4:	4605      	mov	r5, r0
  4055f6:	4608      	mov	r0, r1
  4055f8:	4611      	mov	r1, r2
  4055fa:	2200      	movs	r2, #0
  4055fc:	6022      	str	r2, [r4, #0]
  4055fe:	461a      	mov	r2, r3
  405600:	f7fc fede 	bl	4023c0 <_lseek>
  405604:	1c43      	adds	r3, r0, #1
  405606:	d102      	bne.n	40560e <_lseek_r+0x1e>
  405608:	6823      	ldr	r3, [r4, #0]
  40560a:	b103      	cbz	r3, 40560e <_lseek_r+0x1e>
  40560c:	602b      	str	r3, [r5, #0]
  40560e:	bd38      	pop	{r3, r4, r5, pc}
  405610:	20000820 	.word	0x20000820

00405614 <__malloc_lock>:
  405614:	4770      	bx	lr

00405616 <__malloc_unlock>:
  405616:	4770      	bx	lr

00405618 <_read_r>:
  405618:	b538      	push	{r3, r4, r5, lr}
  40561a:	4c07      	ldr	r4, [pc, #28]	; (405638 <_read_r+0x20>)
  40561c:	4605      	mov	r5, r0
  40561e:	4608      	mov	r0, r1
  405620:	4611      	mov	r1, r2
  405622:	2200      	movs	r2, #0
  405624:	6022      	str	r2, [r4, #0]
  405626:	461a      	mov	r2, r3
  405628:	f7fa fda2 	bl	400170 <_read>
  40562c:	1c43      	adds	r3, r0, #1
  40562e:	d102      	bne.n	405636 <_read_r+0x1e>
  405630:	6823      	ldr	r3, [r4, #0]
  405632:	b103      	cbz	r3, 405636 <_read_r+0x1e>
  405634:	602b      	str	r3, [r5, #0]
  405636:	bd38      	pop	{r3, r4, r5, pc}
  405638:	20000820 	.word	0x20000820

0040563c <__aeabi_drsub>:
  40563c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  405640:	e002      	b.n	405648 <__adddf3>
  405642:	bf00      	nop

00405644 <__aeabi_dsub>:
  405644:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00405648 <__adddf3>:
  405648:	b530      	push	{r4, r5, lr}
  40564a:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40564e:	ea4f 0543 	mov.w	r5, r3, lsl #1
  405652:	ea94 0f05 	teq	r4, r5
  405656:	bf08      	it	eq
  405658:	ea90 0f02 	teqeq	r0, r2
  40565c:	bf1f      	itttt	ne
  40565e:	ea54 0c00 	orrsne.w	ip, r4, r0
  405662:	ea55 0c02 	orrsne.w	ip, r5, r2
  405666:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40566a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40566e:	f000 80e2 	beq.w	405836 <__adddf3+0x1ee>
  405672:	ea4f 5454 	mov.w	r4, r4, lsr #21
  405676:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40567a:	bfb8      	it	lt
  40567c:	426d      	neglt	r5, r5
  40567e:	dd0c      	ble.n	40569a <__adddf3+0x52>
  405680:	442c      	add	r4, r5
  405682:	ea80 0202 	eor.w	r2, r0, r2
  405686:	ea81 0303 	eor.w	r3, r1, r3
  40568a:	ea82 0000 	eor.w	r0, r2, r0
  40568e:	ea83 0101 	eor.w	r1, r3, r1
  405692:	ea80 0202 	eor.w	r2, r0, r2
  405696:	ea81 0303 	eor.w	r3, r1, r3
  40569a:	2d36      	cmp	r5, #54	; 0x36
  40569c:	bf88      	it	hi
  40569e:	bd30      	pophi	{r4, r5, pc}
  4056a0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4056a4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4056a8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4056ac:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4056b0:	d002      	beq.n	4056b8 <__adddf3+0x70>
  4056b2:	4240      	negs	r0, r0
  4056b4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4056b8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4056bc:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4056c0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4056c4:	d002      	beq.n	4056cc <__adddf3+0x84>
  4056c6:	4252      	negs	r2, r2
  4056c8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4056cc:	ea94 0f05 	teq	r4, r5
  4056d0:	f000 80a7 	beq.w	405822 <__adddf3+0x1da>
  4056d4:	f1a4 0401 	sub.w	r4, r4, #1
  4056d8:	f1d5 0e20 	rsbs	lr, r5, #32
  4056dc:	db0d      	blt.n	4056fa <__adddf3+0xb2>
  4056de:	fa02 fc0e 	lsl.w	ip, r2, lr
  4056e2:	fa22 f205 	lsr.w	r2, r2, r5
  4056e6:	1880      	adds	r0, r0, r2
  4056e8:	f141 0100 	adc.w	r1, r1, #0
  4056ec:	fa03 f20e 	lsl.w	r2, r3, lr
  4056f0:	1880      	adds	r0, r0, r2
  4056f2:	fa43 f305 	asr.w	r3, r3, r5
  4056f6:	4159      	adcs	r1, r3
  4056f8:	e00e      	b.n	405718 <__adddf3+0xd0>
  4056fa:	f1a5 0520 	sub.w	r5, r5, #32
  4056fe:	f10e 0e20 	add.w	lr, lr, #32
  405702:	2a01      	cmp	r2, #1
  405704:	fa03 fc0e 	lsl.w	ip, r3, lr
  405708:	bf28      	it	cs
  40570a:	f04c 0c02 	orrcs.w	ip, ip, #2
  40570e:	fa43 f305 	asr.w	r3, r3, r5
  405712:	18c0      	adds	r0, r0, r3
  405714:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  405718:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40571c:	d507      	bpl.n	40572e <__adddf3+0xe6>
  40571e:	f04f 0e00 	mov.w	lr, #0
  405722:	f1dc 0c00 	rsbs	ip, ip, #0
  405726:	eb7e 0000 	sbcs.w	r0, lr, r0
  40572a:	eb6e 0101 	sbc.w	r1, lr, r1
  40572e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  405732:	d31b      	bcc.n	40576c <__adddf3+0x124>
  405734:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  405738:	d30c      	bcc.n	405754 <__adddf3+0x10c>
  40573a:	0849      	lsrs	r1, r1, #1
  40573c:	ea5f 0030 	movs.w	r0, r0, rrx
  405740:	ea4f 0c3c 	mov.w	ip, ip, rrx
  405744:	f104 0401 	add.w	r4, r4, #1
  405748:	ea4f 5244 	mov.w	r2, r4, lsl #21
  40574c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  405750:	f080 809a 	bcs.w	405888 <__adddf3+0x240>
  405754:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  405758:	bf08      	it	eq
  40575a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40575e:	f150 0000 	adcs.w	r0, r0, #0
  405762:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405766:	ea41 0105 	orr.w	r1, r1, r5
  40576a:	bd30      	pop	{r4, r5, pc}
  40576c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  405770:	4140      	adcs	r0, r0
  405772:	eb41 0101 	adc.w	r1, r1, r1
  405776:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40577a:	f1a4 0401 	sub.w	r4, r4, #1
  40577e:	d1e9      	bne.n	405754 <__adddf3+0x10c>
  405780:	f091 0f00 	teq	r1, #0
  405784:	bf04      	itt	eq
  405786:	4601      	moveq	r1, r0
  405788:	2000      	moveq	r0, #0
  40578a:	fab1 f381 	clz	r3, r1
  40578e:	bf08      	it	eq
  405790:	3320      	addeq	r3, #32
  405792:	f1a3 030b 	sub.w	r3, r3, #11
  405796:	f1b3 0220 	subs.w	r2, r3, #32
  40579a:	da0c      	bge.n	4057b6 <__adddf3+0x16e>
  40579c:	320c      	adds	r2, #12
  40579e:	dd08      	ble.n	4057b2 <__adddf3+0x16a>
  4057a0:	f102 0c14 	add.w	ip, r2, #20
  4057a4:	f1c2 020c 	rsb	r2, r2, #12
  4057a8:	fa01 f00c 	lsl.w	r0, r1, ip
  4057ac:	fa21 f102 	lsr.w	r1, r1, r2
  4057b0:	e00c      	b.n	4057cc <__adddf3+0x184>
  4057b2:	f102 0214 	add.w	r2, r2, #20
  4057b6:	bfd8      	it	le
  4057b8:	f1c2 0c20 	rsble	ip, r2, #32
  4057bc:	fa01 f102 	lsl.w	r1, r1, r2
  4057c0:	fa20 fc0c 	lsr.w	ip, r0, ip
  4057c4:	bfdc      	itt	le
  4057c6:	ea41 010c 	orrle.w	r1, r1, ip
  4057ca:	4090      	lslle	r0, r2
  4057cc:	1ae4      	subs	r4, r4, r3
  4057ce:	bfa2      	ittt	ge
  4057d0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  4057d4:	4329      	orrge	r1, r5
  4057d6:	bd30      	popge	{r4, r5, pc}
  4057d8:	ea6f 0404 	mvn.w	r4, r4
  4057dc:	3c1f      	subs	r4, #31
  4057de:	da1c      	bge.n	40581a <__adddf3+0x1d2>
  4057e0:	340c      	adds	r4, #12
  4057e2:	dc0e      	bgt.n	405802 <__adddf3+0x1ba>
  4057e4:	f104 0414 	add.w	r4, r4, #20
  4057e8:	f1c4 0220 	rsb	r2, r4, #32
  4057ec:	fa20 f004 	lsr.w	r0, r0, r4
  4057f0:	fa01 f302 	lsl.w	r3, r1, r2
  4057f4:	ea40 0003 	orr.w	r0, r0, r3
  4057f8:	fa21 f304 	lsr.w	r3, r1, r4
  4057fc:	ea45 0103 	orr.w	r1, r5, r3
  405800:	bd30      	pop	{r4, r5, pc}
  405802:	f1c4 040c 	rsb	r4, r4, #12
  405806:	f1c4 0220 	rsb	r2, r4, #32
  40580a:	fa20 f002 	lsr.w	r0, r0, r2
  40580e:	fa01 f304 	lsl.w	r3, r1, r4
  405812:	ea40 0003 	orr.w	r0, r0, r3
  405816:	4629      	mov	r1, r5
  405818:	bd30      	pop	{r4, r5, pc}
  40581a:	fa21 f004 	lsr.w	r0, r1, r4
  40581e:	4629      	mov	r1, r5
  405820:	bd30      	pop	{r4, r5, pc}
  405822:	f094 0f00 	teq	r4, #0
  405826:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40582a:	bf06      	itte	eq
  40582c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  405830:	3401      	addeq	r4, #1
  405832:	3d01      	subne	r5, #1
  405834:	e74e      	b.n	4056d4 <__adddf3+0x8c>
  405836:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40583a:	bf18      	it	ne
  40583c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405840:	d029      	beq.n	405896 <__adddf3+0x24e>
  405842:	ea94 0f05 	teq	r4, r5
  405846:	bf08      	it	eq
  405848:	ea90 0f02 	teqeq	r0, r2
  40584c:	d005      	beq.n	40585a <__adddf3+0x212>
  40584e:	ea54 0c00 	orrs.w	ip, r4, r0
  405852:	bf04      	itt	eq
  405854:	4619      	moveq	r1, r3
  405856:	4610      	moveq	r0, r2
  405858:	bd30      	pop	{r4, r5, pc}
  40585a:	ea91 0f03 	teq	r1, r3
  40585e:	bf1e      	ittt	ne
  405860:	2100      	movne	r1, #0
  405862:	2000      	movne	r0, #0
  405864:	bd30      	popne	{r4, r5, pc}
  405866:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40586a:	d105      	bne.n	405878 <__adddf3+0x230>
  40586c:	0040      	lsls	r0, r0, #1
  40586e:	4149      	adcs	r1, r1
  405870:	bf28      	it	cs
  405872:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  405876:	bd30      	pop	{r4, r5, pc}
  405878:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40587c:	bf3c      	itt	cc
  40587e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  405882:	bd30      	popcc	{r4, r5, pc}
  405884:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405888:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  40588c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405890:	f04f 0000 	mov.w	r0, #0
  405894:	bd30      	pop	{r4, r5, pc}
  405896:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40589a:	bf1a      	itte	ne
  40589c:	4619      	movne	r1, r3
  40589e:	4610      	movne	r0, r2
  4058a0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4058a4:	bf1c      	itt	ne
  4058a6:	460b      	movne	r3, r1
  4058a8:	4602      	movne	r2, r0
  4058aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4058ae:	bf06      	itte	eq
  4058b0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4058b4:	ea91 0f03 	teqeq	r1, r3
  4058b8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4058bc:	bd30      	pop	{r4, r5, pc}
  4058be:	bf00      	nop

004058c0 <__aeabi_ui2d>:
  4058c0:	f090 0f00 	teq	r0, #0
  4058c4:	bf04      	itt	eq
  4058c6:	2100      	moveq	r1, #0
  4058c8:	4770      	bxeq	lr
  4058ca:	b530      	push	{r4, r5, lr}
  4058cc:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4058d0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4058d4:	f04f 0500 	mov.w	r5, #0
  4058d8:	f04f 0100 	mov.w	r1, #0
  4058dc:	e750      	b.n	405780 <__adddf3+0x138>
  4058de:	bf00      	nop

004058e0 <__aeabi_i2d>:
  4058e0:	f090 0f00 	teq	r0, #0
  4058e4:	bf04      	itt	eq
  4058e6:	2100      	moveq	r1, #0
  4058e8:	4770      	bxeq	lr
  4058ea:	b530      	push	{r4, r5, lr}
  4058ec:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4058f0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4058f4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4058f8:	bf48      	it	mi
  4058fa:	4240      	negmi	r0, r0
  4058fc:	f04f 0100 	mov.w	r1, #0
  405900:	e73e      	b.n	405780 <__adddf3+0x138>
  405902:	bf00      	nop

00405904 <__aeabi_f2d>:
  405904:	0042      	lsls	r2, r0, #1
  405906:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40590a:	ea4f 0131 	mov.w	r1, r1, rrx
  40590e:	ea4f 7002 	mov.w	r0, r2, lsl #28
  405912:	bf1f      	itttt	ne
  405914:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  405918:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40591c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  405920:	4770      	bxne	lr
  405922:	f092 0f00 	teq	r2, #0
  405926:	bf14      	ite	ne
  405928:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40592c:	4770      	bxeq	lr
  40592e:	b530      	push	{r4, r5, lr}
  405930:	f44f 7460 	mov.w	r4, #896	; 0x380
  405934:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405938:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40593c:	e720      	b.n	405780 <__adddf3+0x138>
  40593e:	bf00      	nop

00405940 <__aeabi_ul2d>:
  405940:	ea50 0201 	orrs.w	r2, r0, r1
  405944:	bf08      	it	eq
  405946:	4770      	bxeq	lr
  405948:	b530      	push	{r4, r5, lr}
  40594a:	f04f 0500 	mov.w	r5, #0
  40594e:	e00a      	b.n	405966 <__aeabi_l2d+0x16>

00405950 <__aeabi_l2d>:
  405950:	ea50 0201 	orrs.w	r2, r0, r1
  405954:	bf08      	it	eq
  405956:	4770      	bxeq	lr
  405958:	b530      	push	{r4, r5, lr}
  40595a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40595e:	d502      	bpl.n	405966 <__aeabi_l2d+0x16>
  405960:	4240      	negs	r0, r0
  405962:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405966:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40596a:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40596e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  405972:	f43f aedc 	beq.w	40572e <__adddf3+0xe6>
  405976:	f04f 0203 	mov.w	r2, #3
  40597a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40597e:	bf18      	it	ne
  405980:	3203      	addne	r2, #3
  405982:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  405986:	bf18      	it	ne
  405988:	3203      	addne	r2, #3
  40598a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40598e:	f1c2 0320 	rsb	r3, r2, #32
  405992:	fa00 fc03 	lsl.w	ip, r0, r3
  405996:	fa20 f002 	lsr.w	r0, r0, r2
  40599a:	fa01 fe03 	lsl.w	lr, r1, r3
  40599e:	ea40 000e 	orr.w	r0, r0, lr
  4059a2:	fa21 f102 	lsr.w	r1, r1, r2
  4059a6:	4414      	add	r4, r2
  4059a8:	e6c1      	b.n	40572e <__adddf3+0xe6>
  4059aa:	bf00      	nop

004059ac <__aeabi_dmul>:
  4059ac:	b570      	push	{r4, r5, r6, lr}
  4059ae:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4059b2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4059b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4059ba:	bf1d      	ittte	ne
  4059bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4059c0:	ea94 0f0c 	teqne	r4, ip
  4059c4:	ea95 0f0c 	teqne	r5, ip
  4059c8:	f000 f8de 	bleq	405b88 <__aeabi_dmul+0x1dc>
  4059cc:	442c      	add	r4, r5
  4059ce:	ea81 0603 	eor.w	r6, r1, r3
  4059d2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4059d6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4059da:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4059de:	bf18      	it	ne
  4059e0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4059e4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4059e8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4059ec:	d038      	beq.n	405a60 <__aeabi_dmul+0xb4>
  4059ee:	fba0 ce02 	umull	ip, lr, r0, r2
  4059f2:	f04f 0500 	mov.w	r5, #0
  4059f6:	fbe1 e502 	umlal	lr, r5, r1, r2
  4059fa:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4059fe:	fbe0 e503 	umlal	lr, r5, r0, r3
  405a02:	f04f 0600 	mov.w	r6, #0
  405a06:	fbe1 5603 	umlal	r5, r6, r1, r3
  405a0a:	f09c 0f00 	teq	ip, #0
  405a0e:	bf18      	it	ne
  405a10:	f04e 0e01 	orrne.w	lr, lr, #1
  405a14:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  405a18:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  405a1c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  405a20:	d204      	bcs.n	405a2c <__aeabi_dmul+0x80>
  405a22:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  405a26:	416d      	adcs	r5, r5
  405a28:	eb46 0606 	adc.w	r6, r6, r6
  405a2c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  405a30:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  405a34:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  405a38:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  405a3c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  405a40:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405a44:	bf88      	it	hi
  405a46:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405a4a:	d81e      	bhi.n	405a8a <__aeabi_dmul+0xde>
  405a4c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  405a50:	bf08      	it	eq
  405a52:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  405a56:	f150 0000 	adcs.w	r0, r0, #0
  405a5a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405a5e:	bd70      	pop	{r4, r5, r6, pc}
  405a60:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  405a64:	ea46 0101 	orr.w	r1, r6, r1
  405a68:	ea40 0002 	orr.w	r0, r0, r2
  405a6c:	ea81 0103 	eor.w	r1, r1, r3
  405a70:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  405a74:	bfc2      	ittt	gt
  405a76:	ebd4 050c 	rsbsgt	r5, r4, ip
  405a7a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  405a7e:	bd70      	popgt	{r4, r5, r6, pc}
  405a80:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405a84:	f04f 0e00 	mov.w	lr, #0
  405a88:	3c01      	subs	r4, #1
  405a8a:	f300 80ab 	bgt.w	405be4 <__aeabi_dmul+0x238>
  405a8e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  405a92:	bfde      	ittt	le
  405a94:	2000      	movle	r0, #0
  405a96:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  405a9a:	bd70      	pople	{r4, r5, r6, pc}
  405a9c:	f1c4 0400 	rsb	r4, r4, #0
  405aa0:	3c20      	subs	r4, #32
  405aa2:	da35      	bge.n	405b10 <__aeabi_dmul+0x164>
  405aa4:	340c      	adds	r4, #12
  405aa6:	dc1b      	bgt.n	405ae0 <__aeabi_dmul+0x134>
  405aa8:	f104 0414 	add.w	r4, r4, #20
  405aac:	f1c4 0520 	rsb	r5, r4, #32
  405ab0:	fa00 f305 	lsl.w	r3, r0, r5
  405ab4:	fa20 f004 	lsr.w	r0, r0, r4
  405ab8:	fa01 f205 	lsl.w	r2, r1, r5
  405abc:	ea40 0002 	orr.w	r0, r0, r2
  405ac0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  405ac4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405ac8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405acc:	fa21 f604 	lsr.w	r6, r1, r4
  405ad0:	eb42 0106 	adc.w	r1, r2, r6
  405ad4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405ad8:	bf08      	it	eq
  405ada:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405ade:	bd70      	pop	{r4, r5, r6, pc}
  405ae0:	f1c4 040c 	rsb	r4, r4, #12
  405ae4:	f1c4 0520 	rsb	r5, r4, #32
  405ae8:	fa00 f304 	lsl.w	r3, r0, r4
  405aec:	fa20 f005 	lsr.w	r0, r0, r5
  405af0:	fa01 f204 	lsl.w	r2, r1, r4
  405af4:	ea40 0002 	orr.w	r0, r0, r2
  405af8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405afc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405b00:	f141 0100 	adc.w	r1, r1, #0
  405b04:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405b08:	bf08      	it	eq
  405b0a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405b0e:	bd70      	pop	{r4, r5, r6, pc}
  405b10:	f1c4 0520 	rsb	r5, r4, #32
  405b14:	fa00 f205 	lsl.w	r2, r0, r5
  405b18:	ea4e 0e02 	orr.w	lr, lr, r2
  405b1c:	fa20 f304 	lsr.w	r3, r0, r4
  405b20:	fa01 f205 	lsl.w	r2, r1, r5
  405b24:	ea43 0302 	orr.w	r3, r3, r2
  405b28:	fa21 f004 	lsr.w	r0, r1, r4
  405b2c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405b30:	fa21 f204 	lsr.w	r2, r1, r4
  405b34:	ea20 0002 	bic.w	r0, r0, r2
  405b38:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  405b3c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405b40:	bf08      	it	eq
  405b42:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405b46:	bd70      	pop	{r4, r5, r6, pc}
  405b48:	f094 0f00 	teq	r4, #0
  405b4c:	d10f      	bne.n	405b6e <__aeabi_dmul+0x1c2>
  405b4e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  405b52:	0040      	lsls	r0, r0, #1
  405b54:	eb41 0101 	adc.w	r1, r1, r1
  405b58:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405b5c:	bf08      	it	eq
  405b5e:	3c01      	subeq	r4, #1
  405b60:	d0f7      	beq.n	405b52 <__aeabi_dmul+0x1a6>
  405b62:	ea41 0106 	orr.w	r1, r1, r6
  405b66:	f095 0f00 	teq	r5, #0
  405b6a:	bf18      	it	ne
  405b6c:	4770      	bxne	lr
  405b6e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  405b72:	0052      	lsls	r2, r2, #1
  405b74:	eb43 0303 	adc.w	r3, r3, r3
  405b78:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  405b7c:	bf08      	it	eq
  405b7e:	3d01      	subeq	r5, #1
  405b80:	d0f7      	beq.n	405b72 <__aeabi_dmul+0x1c6>
  405b82:	ea43 0306 	orr.w	r3, r3, r6
  405b86:	4770      	bx	lr
  405b88:	ea94 0f0c 	teq	r4, ip
  405b8c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  405b90:	bf18      	it	ne
  405b92:	ea95 0f0c 	teqne	r5, ip
  405b96:	d00c      	beq.n	405bb2 <__aeabi_dmul+0x206>
  405b98:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405b9c:	bf18      	it	ne
  405b9e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405ba2:	d1d1      	bne.n	405b48 <__aeabi_dmul+0x19c>
  405ba4:	ea81 0103 	eor.w	r1, r1, r3
  405ba8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405bac:	f04f 0000 	mov.w	r0, #0
  405bb0:	bd70      	pop	{r4, r5, r6, pc}
  405bb2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405bb6:	bf06      	itte	eq
  405bb8:	4610      	moveq	r0, r2
  405bba:	4619      	moveq	r1, r3
  405bbc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405bc0:	d019      	beq.n	405bf6 <__aeabi_dmul+0x24a>
  405bc2:	ea94 0f0c 	teq	r4, ip
  405bc6:	d102      	bne.n	405bce <__aeabi_dmul+0x222>
  405bc8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  405bcc:	d113      	bne.n	405bf6 <__aeabi_dmul+0x24a>
  405bce:	ea95 0f0c 	teq	r5, ip
  405bd2:	d105      	bne.n	405be0 <__aeabi_dmul+0x234>
  405bd4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  405bd8:	bf1c      	itt	ne
  405bda:	4610      	movne	r0, r2
  405bdc:	4619      	movne	r1, r3
  405bde:	d10a      	bne.n	405bf6 <__aeabi_dmul+0x24a>
  405be0:	ea81 0103 	eor.w	r1, r1, r3
  405be4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405be8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405bec:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405bf0:	f04f 0000 	mov.w	r0, #0
  405bf4:	bd70      	pop	{r4, r5, r6, pc}
  405bf6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405bfa:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  405bfe:	bd70      	pop	{r4, r5, r6, pc}

00405c00 <__aeabi_ddiv>:
  405c00:	b570      	push	{r4, r5, r6, lr}
  405c02:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405c06:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405c0a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405c0e:	bf1d      	ittte	ne
  405c10:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405c14:	ea94 0f0c 	teqne	r4, ip
  405c18:	ea95 0f0c 	teqne	r5, ip
  405c1c:	f000 f8a7 	bleq	405d6e <__aeabi_ddiv+0x16e>
  405c20:	eba4 0405 	sub.w	r4, r4, r5
  405c24:	ea81 0e03 	eor.w	lr, r1, r3
  405c28:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  405c2c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405c30:	f000 8088 	beq.w	405d44 <__aeabi_ddiv+0x144>
  405c34:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405c38:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  405c3c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  405c40:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  405c44:	ea4f 2202 	mov.w	r2, r2, lsl #8
  405c48:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  405c4c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  405c50:	ea4f 2600 	mov.w	r6, r0, lsl #8
  405c54:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  405c58:	429d      	cmp	r5, r3
  405c5a:	bf08      	it	eq
  405c5c:	4296      	cmpeq	r6, r2
  405c5e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  405c62:	f504 7440 	add.w	r4, r4, #768	; 0x300
  405c66:	d202      	bcs.n	405c6e <__aeabi_ddiv+0x6e>
  405c68:	085b      	lsrs	r3, r3, #1
  405c6a:	ea4f 0232 	mov.w	r2, r2, rrx
  405c6e:	1ab6      	subs	r6, r6, r2
  405c70:	eb65 0503 	sbc.w	r5, r5, r3
  405c74:	085b      	lsrs	r3, r3, #1
  405c76:	ea4f 0232 	mov.w	r2, r2, rrx
  405c7a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  405c7e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  405c82:	ebb6 0e02 	subs.w	lr, r6, r2
  405c86:	eb75 0e03 	sbcs.w	lr, r5, r3
  405c8a:	bf22      	ittt	cs
  405c8c:	1ab6      	subcs	r6, r6, r2
  405c8e:	4675      	movcs	r5, lr
  405c90:	ea40 000c 	orrcs.w	r0, r0, ip
  405c94:	085b      	lsrs	r3, r3, #1
  405c96:	ea4f 0232 	mov.w	r2, r2, rrx
  405c9a:	ebb6 0e02 	subs.w	lr, r6, r2
  405c9e:	eb75 0e03 	sbcs.w	lr, r5, r3
  405ca2:	bf22      	ittt	cs
  405ca4:	1ab6      	subcs	r6, r6, r2
  405ca6:	4675      	movcs	r5, lr
  405ca8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  405cac:	085b      	lsrs	r3, r3, #1
  405cae:	ea4f 0232 	mov.w	r2, r2, rrx
  405cb2:	ebb6 0e02 	subs.w	lr, r6, r2
  405cb6:	eb75 0e03 	sbcs.w	lr, r5, r3
  405cba:	bf22      	ittt	cs
  405cbc:	1ab6      	subcs	r6, r6, r2
  405cbe:	4675      	movcs	r5, lr
  405cc0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  405cc4:	085b      	lsrs	r3, r3, #1
  405cc6:	ea4f 0232 	mov.w	r2, r2, rrx
  405cca:	ebb6 0e02 	subs.w	lr, r6, r2
  405cce:	eb75 0e03 	sbcs.w	lr, r5, r3
  405cd2:	bf22      	ittt	cs
  405cd4:	1ab6      	subcs	r6, r6, r2
  405cd6:	4675      	movcs	r5, lr
  405cd8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  405cdc:	ea55 0e06 	orrs.w	lr, r5, r6
  405ce0:	d018      	beq.n	405d14 <__aeabi_ddiv+0x114>
  405ce2:	ea4f 1505 	mov.w	r5, r5, lsl #4
  405ce6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  405cea:	ea4f 1606 	mov.w	r6, r6, lsl #4
  405cee:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  405cf2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  405cf6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  405cfa:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  405cfe:	d1c0      	bne.n	405c82 <__aeabi_ddiv+0x82>
  405d00:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405d04:	d10b      	bne.n	405d1e <__aeabi_ddiv+0x11e>
  405d06:	ea41 0100 	orr.w	r1, r1, r0
  405d0a:	f04f 0000 	mov.w	r0, #0
  405d0e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  405d12:	e7b6      	b.n	405c82 <__aeabi_ddiv+0x82>
  405d14:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405d18:	bf04      	itt	eq
  405d1a:	4301      	orreq	r1, r0
  405d1c:	2000      	moveq	r0, #0
  405d1e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405d22:	bf88      	it	hi
  405d24:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405d28:	f63f aeaf 	bhi.w	405a8a <__aeabi_dmul+0xde>
  405d2c:	ebb5 0c03 	subs.w	ip, r5, r3
  405d30:	bf04      	itt	eq
  405d32:	ebb6 0c02 	subseq.w	ip, r6, r2
  405d36:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405d3a:	f150 0000 	adcs.w	r0, r0, #0
  405d3e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405d42:	bd70      	pop	{r4, r5, r6, pc}
  405d44:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  405d48:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  405d4c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  405d50:	bfc2      	ittt	gt
  405d52:	ebd4 050c 	rsbsgt	r5, r4, ip
  405d56:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  405d5a:	bd70      	popgt	{r4, r5, r6, pc}
  405d5c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405d60:	f04f 0e00 	mov.w	lr, #0
  405d64:	3c01      	subs	r4, #1
  405d66:	e690      	b.n	405a8a <__aeabi_dmul+0xde>
  405d68:	ea45 0e06 	orr.w	lr, r5, r6
  405d6c:	e68d      	b.n	405a8a <__aeabi_dmul+0xde>
  405d6e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  405d72:	ea94 0f0c 	teq	r4, ip
  405d76:	bf08      	it	eq
  405d78:	ea95 0f0c 	teqeq	r5, ip
  405d7c:	f43f af3b 	beq.w	405bf6 <__aeabi_dmul+0x24a>
  405d80:	ea94 0f0c 	teq	r4, ip
  405d84:	d10a      	bne.n	405d9c <__aeabi_ddiv+0x19c>
  405d86:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  405d8a:	f47f af34 	bne.w	405bf6 <__aeabi_dmul+0x24a>
  405d8e:	ea95 0f0c 	teq	r5, ip
  405d92:	f47f af25 	bne.w	405be0 <__aeabi_dmul+0x234>
  405d96:	4610      	mov	r0, r2
  405d98:	4619      	mov	r1, r3
  405d9a:	e72c      	b.n	405bf6 <__aeabi_dmul+0x24a>
  405d9c:	ea95 0f0c 	teq	r5, ip
  405da0:	d106      	bne.n	405db0 <__aeabi_ddiv+0x1b0>
  405da2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  405da6:	f43f aefd 	beq.w	405ba4 <__aeabi_dmul+0x1f8>
  405daa:	4610      	mov	r0, r2
  405dac:	4619      	mov	r1, r3
  405dae:	e722      	b.n	405bf6 <__aeabi_dmul+0x24a>
  405db0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405db4:	bf18      	it	ne
  405db6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405dba:	f47f aec5 	bne.w	405b48 <__aeabi_dmul+0x19c>
  405dbe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  405dc2:	f47f af0d 	bne.w	405be0 <__aeabi_dmul+0x234>
  405dc6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  405dca:	f47f aeeb 	bne.w	405ba4 <__aeabi_dmul+0x1f8>
  405dce:	e712      	b.n	405bf6 <__aeabi_dmul+0x24a>

00405dd0 <__gedf2>:
  405dd0:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
  405dd4:	e006      	b.n	405de4 <__cmpdf2+0x4>
  405dd6:	bf00      	nop

00405dd8 <__ledf2>:
  405dd8:	f04f 0c01 	mov.w	ip, #1
  405ddc:	e002      	b.n	405de4 <__cmpdf2+0x4>
  405dde:	bf00      	nop

00405de0 <__cmpdf2>:
  405de0:	f04f 0c01 	mov.w	ip, #1
  405de4:	f84d cd04 	str.w	ip, [sp, #-4]!
  405de8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405dec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405df0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405df4:	bf18      	it	ne
  405df6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  405dfa:	d01b      	beq.n	405e34 <__cmpdf2+0x54>
  405dfc:	b001      	add	sp, #4
  405dfe:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  405e02:	bf0c      	ite	eq
  405e04:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  405e08:	ea91 0f03 	teqne	r1, r3
  405e0c:	bf02      	ittt	eq
  405e0e:	ea90 0f02 	teqeq	r0, r2
  405e12:	2000      	moveq	r0, #0
  405e14:	4770      	bxeq	lr
  405e16:	f110 0f00 	cmn.w	r0, #0
  405e1a:	ea91 0f03 	teq	r1, r3
  405e1e:	bf58      	it	pl
  405e20:	4299      	cmppl	r1, r3
  405e22:	bf08      	it	eq
  405e24:	4290      	cmpeq	r0, r2
  405e26:	bf2c      	ite	cs
  405e28:	17d8      	asrcs	r0, r3, #31
  405e2a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  405e2e:	f040 0001 	orr.w	r0, r0, #1
  405e32:	4770      	bx	lr
  405e34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405e38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405e3c:	d102      	bne.n	405e44 <__cmpdf2+0x64>
  405e3e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  405e42:	d107      	bne.n	405e54 <__cmpdf2+0x74>
  405e44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405e48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405e4c:	d1d6      	bne.n	405dfc <__cmpdf2+0x1c>
  405e4e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  405e52:	d0d3      	beq.n	405dfc <__cmpdf2+0x1c>
  405e54:	f85d 0b04 	ldr.w	r0, [sp], #4
  405e58:	4770      	bx	lr
  405e5a:	bf00      	nop

00405e5c <__aeabi_cdrcmple>:
  405e5c:	4684      	mov	ip, r0
  405e5e:	4610      	mov	r0, r2
  405e60:	4662      	mov	r2, ip
  405e62:	468c      	mov	ip, r1
  405e64:	4619      	mov	r1, r3
  405e66:	4663      	mov	r3, ip
  405e68:	e000      	b.n	405e6c <__aeabi_cdcmpeq>
  405e6a:	bf00      	nop

00405e6c <__aeabi_cdcmpeq>:
  405e6c:	b501      	push	{r0, lr}
  405e6e:	f7ff ffb7 	bl	405de0 <__cmpdf2>
  405e72:	2800      	cmp	r0, #0
  405e74:	bf48      	it	mi
  405e76:	f110 0f00 	cmnmi.w	r0, #0
  405e7a:	bd01      	pop	{r0, pc}

00405e7c <__aeabi_dcmpeq>:
  405e7c:	f84d ed08 	str.w	lr, [sp, #-8]!
  405e80:	f7ff fff4 	bl	405e6c <__aeabi_cdcmpeq>
  405e84:	bf0c      	ite	eq
  405e86:	2001      	moveq	r0, #1
  405e88:	2000      	movne	r0, #0
  405e8a:	f85d fb08 	ldr.w	pc, [sp], #8
  405e8e:	bf00      	nop

00405e90 <__aeabi_dcmplt>:
  405e90:	f84d ed08 	str.w	lr, [sp, #-8]!
  405e94:	f7ff ffea 	bl	405e6c <__aeabi_cdcmpeq>
  405e98:	bf34      	ite	cc
  405e9a:	2001      	movcc	r0, #1
  405e9c:	2000      	movcs	r0, #0
  405e9e:	f85d fb08 	ldr.w	pc, [sp], #8
  405ea2:	bf00      	nop

00405ea4 <__aeabi_dcmple>:
  405ea4:	f84d ed08 	str.w	lr, [sp, #-8]!
  405ea8:	f7ff ffe0 	bl	405e6c <__aeabi_cdcmpeq>
  405eac:	bf94      	ite	ls
  405eae:	2001      	movls	r0, #1
  405eb0:	2000      	movhi	r0, #0
  405eb2:	f85d fb08 	ldr.w	pc, [sp], #8
  405eb6:	bf00      	nop

00405eb8 <__aeabi_dcmpge>:
  405eb8:	f84d ed08 	str.w	lr, [sp, #-8]!
  405ebc:	f7ff ffce 	bl	405e5c <__aeabi_cdrcmple>
  405ec0:	bf94      	ite	ls
  405ec2:	2001      	movls	r0, #1
  405ec4:	2000      	movhi	r0, #0
  405ec6:	f85d fb08 	ldr.w	pc, [sp], #8
  405eca:	bf00      	nop

00405ecc <__aeabi_dcmpgt>:
  405ecc:	f84d ed08 	str.w	lr, [sp, #-8]!
  405ed0:	f7ff ffc4 	bl	405e5c <__aeabi_cdrcmple>
  405ed4:	bf34      	ite	cc
  405ed6:	2001      	movcc	r0, #1
  405ed8:	2000      	movcs	r0, #0
  405eda:	f85d fb08 	ldr.w	pc, [sp], #8
  405ede:	bf00      	nop

00405ee0 <__aeabi_dcmpun>:
  405ee0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  405ee4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405ee8:	d102      	bne.n	405ef0 <__aeabi_dcmpun+0x10>
  405eea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  405eee:	d10a      	bne.n	405f06 <__aeabi_dcmpun+0x26>
  405ef0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  405ef4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  405ef8:	d102      	bne.n	405f00 <__aeabi_dcmpun+0x20>
  405efa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  405efe:	d102      	bne.n	405f06 <__aeabi_dcmpun+0x26>
  405f00:	f04f 0000 	mov.w	r0, #0
  405f04:	4770      	bx	lr
  405f06:	f04f 0001 	mov.w	r0, #1
  405f0a:	4770      	bx	lr

00405f0c <__aeabi_d2iz>:
  405f0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  405f10:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  405f14:	d215      	bcs.n	405f42 <__aeabi_d2iz+0x36>
  405f16:	d511      	bpl.n	405f3c <__aeabi_d2iz+0x30>
  405f18:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  405f1c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  405f20:	d912      	bls.n	405f48 <__aeabi_d2iz+0x3c>
  405f22:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  405f26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  405f2a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  405f2e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405f32:	fa23 f002 	lsr.w	r0, r3, r2
  405f36:	bf18      	it	ne
  405f38:	4240      	negne	r0, r0
  405f3a:	4770      	bx	lr
  405f3c:	f04f 0000 	mov.w	r0, #0
  405f40:	4770      	bx	lr
  405f42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  405f46:	d105      	bne.n	405f54 <__aeabi_d2iz+0x48>
  405f48:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  405f4c:	bf08      	it	eq
  405f4e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  405f52:	4770      	bx	lr
  405f54:	f04f 0000 	mov.w	r0, #0
  405f58:	4770      	bx	lr
  405f5a:	bf00      	nop

00405f5c <__aeabi_d2f>:
  405f5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  405f60:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  405f64:	bf24      	itt	cs
  405f66:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  405f6a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  405f6e:	d90d      	bls.n	405f8c <__aeabi_d2f+0x30>
  405f70:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  405f74:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  405f78:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  405f7c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  405f80:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  405f84:	bf08      	it	eq
  405f86:	f020 0001 	biceq.w	r0, r0, #1
  405f8a:	4770      	bx	lr
  405f8c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  405f90:	d121      	bne.n	405fd6 <__aeabi_d2f+0x7a>
  405f92:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  405f96:	bfbc      	itt	lt
  405f98:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  405f9c:	4770      	bxlt	lr
  405f9e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405fa2:	ea4f 5252 	mov.w	r2, r2, lsr #21
  405fa6:	f1c2 0218 	rsb	r2, r2, #24
  405faa:	f1c2 0c20 	rsb	ip, r2, #32
  405fae:	fa10 f30c 	lsls.w	r3, r0, ip
  405fb2:	fa20 f002 	lsr.w	r0, r0, r2
  405fb6:	bf18      	it	ne
  405fb8:	f040 0001 	orrne.w	r0, r0, #1
  405fbc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  405fc0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  405fc4:	fa03 fc0c 	lsl.w	ip, r3, ip
  405fc8:	ea40 000c 	orr.w	r0, r0, ip
  405fcc:	fa23 f302 	lsr.w	r3, r3, r2
  405fd0:	ea4f 0343 	mov.w	r3, r3, lsl #1
  405fd4:	e7cc      	b.n	405f70 <__aeabi_d2f+0x14>
  405fd6:	ea7f 5362 	mvns.w	r3, r2, asr #21
  405fda:	d107      	bne.n	405fec <__aeabi_d2f+0x90>
  405fdc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  405fe0:	bf1e      	ittt	ne
  405fe2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  405fe6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  405fea:	4770      	bxne	lr
  405fec:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  405ff0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  405ff4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  405ff8:	4770      	bx	lr
  405ffa:	bf00      	nop

00405ffc <__aeabi_frsub>:
  405ffc:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  406000:	e002      	b.n	406008 <__addsf3>
  406002:	bf00      	nop

00406004 <__aeabi_fsub>:
  406004:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00406008 <__addsf3>:
  406008:	0042      	lsls	r2, r0, #1
  40600a:	bf1f      	itttt	ne
  40600c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  406010:	ea92 0f03 	teqne	r2, r3
  406014:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  406018:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  40601c:	d06a      	beq.n	4060f4 <__addsf3+0xec>
  40601e:	ea4f 6212 	mov.w	r2, r2, lsr #24
  406022:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  406026:	bfc1      	itttt	gt
  406028:	18d2      	addgt	r2, r2, r3
  40602a:	4041      	eorgt	r1, r0
  40602c:	4048      	eorgt	r0, r1
  40602e:	4041      	eorgt	r1, r0
  406030:	bfb8      	it	lt
  406032:	425b      	neglt	r3, r3
  406034:	2b19      	cmp	r3, #25
  406036:	bf88      	it	hi
  406038:	4770      	bxhi	lr
  40603a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  40603e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  406042:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  406046:	bf18      	it	ne
  406048:	4240      	negne	r0, r0
  40604a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40604e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  406052:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  406056:	bf18      	it	ne
  406058:	4249      	negne	r1, r1
  40605a:	ea92 0f03 	teq	r2, r3
  40605e:	d03f      	beq.n	4060e0 <__addsf3+0xd8>
  406060:	f1a2 0201 	sub.w	r2, r2, #1
  406064:	fa41 fc03 	asr.w	ip, r1, r3
  406068:	eb10 000c 	adds.w	r0, r0, ip
  40606c:	f1c3 0320 	rsb	r3, r3, #32
  406070:	fa01 f103 	lsl.w	r1, r1, r3
  406074:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  406078:	d502      	bpl.n	406080 <__addsf3+0x78>
  40607a:	4249      	negs	r1, r1
  40607c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  406080:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  406084:	d313      	bcc.n	4060ae <__addsf3+0xa6>
  406086:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  40608a:	d306      	bcc.n	40609a <__addsf3+0x92>
  40608c:	0840      	lsrs	r0, r0, #1
  40608e:	ea4f 0131 	mov.w	r1, r1, rrx
  406092:	f102 0201 	add.w	r2, r2, #1
  406096:	2afe      	cmp	r2, #254	; 0xfe
  406098:	d251      	bcs.n	40613e <__addsf3+0x136>
  40609a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  40609e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  4060a2:	bf08      	it	eq
  4060a4:	f020 0001 	biceq.w	r0, r0, #1
  4060a8:	ea40 0003 	orr.w	r0, r0, r3
  4060ac:	4770      	bx	lr
  4060ae:	0049      	lsls	r1, r1, #1
  4060b0:	eb40 0000 	adc.w	r0, r0, r0
  4060b4:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  4060b8:	f1a2 0201 	sub.w	r2, r2, #1
  4060bc:	d1ed      	bne.n	40609a <__addsf3+0x92>
  4060be:	fab0 fc80 	clz	ip, r0
  4060c2:	f1ac 0c08 	sub.w	ip, ip, #8
  4060c6:	ebb2 020c 	subs.w	r2, r2, ip
  4060ca:	fa00 f00c 	lsl.w	r0, r0, ip
  4060ce:	bfaa      	itet	ge
  4060d0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  4060d4:	4252      	neglt	r2, r2
  4060d6:	4318      	orrge	r0, r3
  4060d8:	bfbc      	itt	lt
  4060da:	40d0      	lsrlt	r0, r2
  4060dc:	4318      	orrlt	r0, r3
  4060de:	4770      	bx	lr
  4060e0:	f092 0f00 	teq	r2, #0
  4060e4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  4060e8:	bf06      	itte	eq
  4060ea:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  4060ee:	3201      	addeq	r2, #1
  4060f0:	3b01      	subne	r3, #1
  4060f2:	e7b5      	b.n	406060 <__addsf3+0x58>
  4060f4:	ea4f 0341 	mov.w	r3, r1, lsl #1
  4060f8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  4060fc:	bf18      	it	ne
  4060fe:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  406102:	d021      	beq.n	406148 <__addsf3+0x140>
  406104:	ea92 0f03 	teq	r2, r3
  406108:	d004      	beq.n	406114 <__addsf3+0x10c>
  40610a:	f092 0f00 	teq	r2, #0
  40610e:	bf08      	it	eq
  406110:	4608      	moveq	r0, r1
  406112:	4770      	bx	lr
  406114:	ea90 0f01 	teq	r0, r1
  406118:	bf1c      	itt	ne
  40611a:	2000      	movne	r0, #0
  40611c:	4770      	bxne	lr
  40611e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  406122:	d104      	bne.n	40612e <__addsf3+0x126>
  406124:	0040      	lsls	r0, r0, #1
  406126:	bf28      	it	cs
  406128:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  40612c:	4770      	bx	lr
  40612e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  406132:	bf3c      	itt	cc
  406134:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  406138:	4770      	bxcc	lr
  40613a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  40613e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  406142:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  406146:	4770      	bx	lr
  406148:	ea7f 6222 	mvns.w	r2, r2, asr #24
  40614c:	bf16      	itet	ne
  40614e:	4608      	movne	r0, r1
  406150:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  406154:	4601      	movne	r1, r0
  406156:	0242      	lsls	r2, r0, #9
  406158:	bf06      	itte	eq
  40615a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  40615e:	ea90 0f01 	teqeq	r0, r1
  406162:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  406166:	4770      	bx	lr

00406168 <__aeabi_ui2f>:
  406168:	f04f 0300 	mov.w	r3, #0
  40616c:	e004      	b.n	406178 <__aeabi_i2f+0x8>
  40616e:	bf00      	nop

00406170 <__aeabi_i2f>:
  406170:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  406174:	bf48      	it	mi
  406176:	4240      	negmi	r0, r0
  406178:	ea5f 0c00 	movs.w	ip, r0
  40617c:	bf08      	it	eq
  40617e:	4770      	bxeq	lr
  406180:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  406184:	4601      	mov	r1, r0
  406186:	f04f 0000 	mov.w	r0, #0
  40618a:	e01c      	b.n	4061c6 <__aeabi_l2f+0x2a>

0040618c <__aeabi_ul2f>:
  40618c:	ea50 0201 	orrs.w	r2, r0, r1
  406190:	bf08      	it	eq
  406192:	4770      	bxeq	lr
  406194:	f04f 0300 	mov.w	r3, #0
  406198:	e00a      	b.n	4061b0 <__aeabi_l2f+0x14>
  40619a:	bf00      	nop

0040619c <__aeabi_l2f>:
  40619c:	ea50 0201 	orrs.w	r2, r0, r1
  4061a0:	bf08      	it	eq
  4061a2:	4770      	bxeq	lr
  4061a4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  4061a8:	d502      	bpl.n	4061b0 <__aeabi_l2f+0x14>
  4061aa:	4240      	negs	r0, r0
  4061ac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4061b0:	ea5f 0c01 	movs.w	ip, r1
  4061b4:	bf02      	ittt	eq
  4061b6:	4684      	moveq	ip, r0
  4061b8:	4601      	moveq	r1, r0
  4061ba:	2000      	moveq	r0, #0
  4061bc:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  4061c0:	bf08      	it	eq
  4061c2:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  4061c6:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  4061ca:	fabc f28c 	clz	r2, ip
  4061ce:	3a08      	subs	r2, #8
  4061d0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  4061d4:	db10      	blt.n	4061f8 <__aeabi_l2f+0x5c>
  4061d6:	fa01 fc02 	lsl.w	ip, r1, r2
  4061da:	4463      	add	r3, ip
  4061dc:	fa00 fc02 	lsl.w	ip, r0, r2
  4061e0:	f1c2 0220 	rsb	r2, r2, #32
  4061e4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4061e8:	fa20 f202 	lsr.w	r2, r0, r2
  4061ec:	eb43 0002 	adc.w	r0, r3, r2
  4061f0:	bf08      	it	eq
  4061f2:	f020 0001 	biceq.w	r0, r0, #1
  4061f6:	4770      	bx	lr
  4061f8:	f102 0220 	add.w	r2, r2, #32
  4061fc:	fa01 fc02 	lsl.w	ip, r1, r2
  406200:	f1c2 0220 	rsb	r2, r2, #32
  406204:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  406208:	fa21 f202 	lsr.w	r2, r1, r2
  40620c:	eb43 0002 	adc.w	r0, r3, r2
  406210:	bf08      	it	eq
  406212:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  406216:	4770      	bx	lr

00406218 <__aeabi_fmul>:
  406218:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40621c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  406220:	bf1e      	ittt	ne
  406222:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  406226:	ea92 0f0c 	teqne	r2, ip
  40622a:	ea93 0f0c 	teqne	r3, ip
  40622e:	d06f      	beq.n	406310 <__aeabi_fmul+0xf8>
  406230:	441a      	add	r2, r3
  406232:	ea80 0c01 	eor.w	ip, r0, r1
  406236:	0240      	lsls	r0, r0, #9
  406238:	bf18      	it	ne
  40623a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  40623e:	d01e      	beq.n	40627e <__aeabi_fmul+0x66>
  406240:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  406244:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  406248:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  40624c:	fba0 3101 	umull	r3, r1, r0, r1
  406250:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  406254:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  406258:	bf3e      	ittt	cc
  40625a:	0049      	lslcc	r1, r1, #1
  40625c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  406260:	005b      	lslcc	r3, r3, #1
  406262:	ea40 0001 	orr.w	r0, r0, r1
  406266:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  40626a:	2afd      	cmp	r2, #253	; 0xfd
  40626c:	d81d      	bhi.n	4062aa <__aeabi_fmul+0x92>
  40626e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  406272:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  406276:	bf08      	it	eq
  406278:	f020 0001 	biceq.w	r0, r0, #1
  40627c:	4770      	bx	lr
  40627e:	f090 0f00 	teq	r0, #0
  406282:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  406286:	bf08      	it	eq
  406288:	0249      	lsleq	r1, r1, #9
  40628a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  40628e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  406292:	3a7f      	subs	r2, #127	; 0x7f
  406294:	bfc2      	ittt	gt
  406296:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  40629a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  40629e:	4770      	bxgt	lr
  4062a0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4062a4:	f04f 0300 	mov.w	r3, #0
  4062a8:	3a01      	subs	r2, #1
  4062aa:	dc5d      	bgt.n	406368 <__aeabi_fmul+0x150>
  4062ac:	f112 0f19 	cmn.w	r2, #25
  4062b0:	bfdc      	itt	le
  4062b2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  4062b6:	4770      	bxle	lr
  4062b8:	f1c2 0200 	rsb	r2, r2, #0
  4062bc:	0041      	lsls	r1, r0, #1
  4062be:	fa21 f102 	lsr.w	r1, r1, r2
  4062c2:	f1c2 0220 	rsb	r2, r2, #32
  4062c6:	fa00 fc02 	lsl.w	ip, r0, r2
  4062ca:	ea5f 0031 	movs.w	r0, r1, rrx
  4062ce:	f140 0000 	adc.w	r0, r0, #0
  4062d2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  4062d6:	bf08      	it	eq
  4062d8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  4062dc:	4770      	bx	lr
  4062de:	f092 0f00 	teq	r2, #0
  4062e2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  4062e6:	bf02      	ittt	eq
  4062e8:	0040      	lsleq	r0, r0, #1
  4062ea:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  4062ee:	3a01      	subeq	r2, #1
  4062f0:	d0f9      	beq.n	4062e6 <__aeabi_fmul+0xce>
  4062f2:	ea40 000c 	orr.w	r0, r0, ip
  4062f6:	f093 0f00 	teq	r3, #0
  4062fa:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4062fe:	bf02      	ittt	eq
  406300:	0049      	lsleq	r1, r1, #1
  406302:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  406306:	3b01      	subeq	r3, #1
  406308:	d0f9      	beq.n	4062fe <__aeabi_fmul+0xe6>
  40630a:	ea41 010c 	orr.w	r1, r1, ip
  40630e:	e78f      	b.n	406230 <__aeabi_fmul+0x18>
  406310:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  406314:	ea92 0f0c 	teq	r2, ip
  406318:	bf18      	it	ne
  40631a:	ea93 0f0c 	teqne	r3, ip
  40631e:	d00a      	beq.n	406336 <__aeabi_fmul+0x11e>
  406320:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  406324:	bf18      	it	ne
  406326:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  40632a:	d1d8      	bne.n	4062de <__aeabi_fmul+0xc6>
  40632c:	ea80 0001 	eor.w	r0, r0, r1
  406330:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  406334:	4770      	bx	lr
  406336:	f090 0f00 	teq	r0, #0
  40633a:	bf17      	itett	ne
  40633c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  406340:	4608      	moveq	r0, r1
  406342:	f091 0f00 	teqne	r1, #0
  406346:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  40634a:	d014      	beq.n	406376 <__aeabi_fmul+0x15e>
  40634c:	ea92 0f0c 	teq	r2, ip
  406350:	d101      	bne.n	406356 <__aeabi_fmul+0x13e>
  406352:	0242      	lsls	r2, r0, #9
  406354:	d10f      	bne.n	406376 <__aeabi_fmul+0x15e>
  406356:	ea93 0f0c 	teq	r3, ip
  40635a:	d103      	bne.n	406364 <__aeabi_fmul+0x14c>
  40635c:	024b      	lsls	r3, r1, #9
  40635e:	bf18      	it	ne
  406360:	4608      	movne	r0, r1
  406362:	d108      	bne.n	406376 <__aeabi_fmul+0x15e>
  406364:	ea80 0001 	eor.w	r0, r0, r1
  406368:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  40636c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  406370:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  406374:	4770      	bx	lr
  406376:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40637a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  40637e:	4770      	bx	lr

00406380 <__aeabi_fdiv>:
  406380:	f04f 0cff 	mov.w	ip, #255	; 0xff
  406384:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  406388:	bf1e      	ittt	ne
  40638a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  40638e:	ea92 0f0c 	teqne	r2, ip
  406392:	ea93 0f0c 	teqne	r3, ip
  406396:	d069      	beq.n	40646c <__aeabi_fdiv+0xec>
  406398:	eba2 0203 	sub.w	r2, r2, r3
  40639c:	ea80 0c01 	eor.w	ip, r0, r1
  4063a0:	0249      	lsls	r1, r1, #9
  4063a2:	ea4f 2040 	mov.w	r0, r0, lsl #9
  4063a6:	d037      	beq.n	406418 <__aeabi_fdiv+0x98>
  4063a8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4063ac:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  4063b0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  4063b4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  4063b8:	428b      	cmp	r3, r1
  4063ba:	bf38      	it	cc
  4063bc:	005b      	lslcc	r3, r3, #1
  4063be:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  4063c2:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  4063c6:	428b      	cmp	r3, r1
  4063c8:	bf24      	itt	cs
  4063ca:	1a5b      	subcs	r3, r3, r1
  4063cc:	ea40 000c 	orrcs.w	r0, r0, ip
  4063d0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  4063d4:	bf24      	itt	cs
  4063d6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  4063da:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4063de:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  4063e2:	bf24      	itt	cs
  4063e4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  4063e8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4063ec:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  4063f0:	bf24      	itt	cs
  4063f2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  4063f6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4063fa:	011b      	lsls	r3, r3, #4
  4063fc:	bf18      	it	ne
  4063fe:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  406402:	d1e0      	bne.n	4063c6 <__aeabi_fdiv+0x46>
  406404:	2afd      	cmp	r2, #253	; 0xfd
  406406:	f63f af50 	bhi.w	4062aa <__aeabi_fmul+0x92>
  40640a:	428b      	cmp	r3, r1
  40640c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  406410:	bf08      	it	eq
  406412:	f020 0001 	biceq.w	r0, r0, #1
  406416:	4770      	bx	lr
  406418:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  40641c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  406420:	327f      	adds	r2, #127	; 0x7f
  406422:	bfc2      	ittt	gt
  406424:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  406428:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  40642c:	4770      	bxgt	lr
  40642e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  406432:	f04f 0300 	mov.w	r3, #0
  406436:	3a01      	subs	r2, #1
  406438:	e737      	b.n	4062aa <__aeabi_fmul+0x92>
  40643a:	f092 0f00 	teq	r2, #0
  40643e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  406442:	bf02      	ittt	eq
  406444:	0040      	lsleq	r0, r0, #1
  406446:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  40644a:	3a01      	subeq	r2, #1
  40644c:	d0f9      	beq.n	406442 <__aeabi_fdiv+0xc2>
  40644e:	ea40 000c 	orr.w	r0, r0, ip
  406452:	f093 0f00 	teq	r3, #0
  406456:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40645a:	bf02      	ittt	eq
  40645c:	0049      	lsleq	r1, r1, #1
  40645e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  406462:	3b01      	subeq	r3, #1
  406464:	d0f9      	beq.n	40645a <__aeabi_fdiv+0xda>
  406466:	ea41 010c 	orr.w	r1, r1, ip
  40646a:	e795      	b.n	406398 <__aeabi_fdiv+0x18>
  40646c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  406470:	ea92 0f0c 	teq	r2, ip
  406474:	d108      	bne.n	406488 <__aeabi_fdiv+0x108>
  406476:	0242      	lsls	r2, r0, #9
  406478:	f47f af7d 	bne.w	406376 <__aeabi_fmul+0x15e>
  40647c:	ea93 0f0c 	teq	r3, ip
  406480:	f47f af70 	bne.w	406364 <__aeabi_fmul+0x14c>
  406484:	4608      	mov	r0, r1
  406486:	e776      	b.n	406376 <__aeabi_fmul+0x15e>
  406488:	ea93 0f0c 	teq	r3, ip
  40648c:	d104      	bne.n	406498 <__aeabi_fdiv+0x118>
  40648e:	024b      	lsls	r3, r1, #9
  406490:	f43f af4c 	beq.w	40632c <__aeabi_fmul+0x114>
  406494:	4608      	mov	r0, r1
  406496:	e76e      	b.n	406376 <__aeabi_fmul+0x15e>
  406498:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  40649c:	bf18      	it	ne
  40649e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  4064a2:	d1ca      	bne.n	40643a <__aeabi_fdiv+0xba>
  4064a4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  4064a8:	f47f af5c 	bne.w	406364 <__aeabi_fmul+0x14c>
  4064ac:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  4064b0:	f47f af3c 	bne.w	40632c <__aeabi_fmul+0x114>
  4064b4:	e75f      	b.n	406376 <__aeabi_fmul+0x15e>
  4064b6:	bf00      	nop

004064b8 <__gesf2>:
  4064b8:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
  4064bc:	e006      	b.n	4064cc <__cmpsf2+0x4>
  4064be:	bf00      	nop

004064c0 <__lesf2>:
  4064c0:	f04f 0c01 	mov.w	ip, #1
  4064c4:	e002      	b.n	4064cc <__cmpsf2+0x4>
  4064c6:	bf00      	nop

004064c8 <__cmpsf2>:
  4064c8:	f04f 0c01 	mov.w	ip, #1
  4064cc:	f84d cd04 	str.w	ip, [sp, #-4]!
  4064d0:	ea4f 0240 	mov.w	r2, r0, lsl #1
  4064d4:	ea4f 0341 	mov.w	r3, r1, lsl #1
  4064d8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  4064dc:	bf18      	it	ne
  4064de:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  4064e2:	d011      	beq.n	406508 <__cmpsf2+0x40>
  4064e4:	b001      	add	sp, #4
  4064e6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
  4064ea:	bf18      	it	ne
  4064ec:	ea90 0f01 	teqne	r0, r1
  4064f0:	bf58      	it	pl
  4064f2:	ebb2 0003 	subspl.w	r0, r2, r3
  4064f6:	bf88      	it	hi
  4064f8:	17c8      	asrhi	r0, r1, #31
  4064fa:	bf38      	it	cc
  4064fc:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
  406500:	bf18      	it	ne
  406502:	f040 0001 	orrne.w	r0, r0, #1
  406506:	4770      	bx	lr
  406508:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  40650c:	d102      	bne.n	406514 <__cmpsf2+0x4c>
  40650e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  406512:	d105      	bne.n	406520 <__cmpsf2+0x58>
  406514:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  406518:	d1e4      	bne.n	4064e4 <__cmpsf2+0x1c>
  40651a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  40651e:	d0e1      	beq.n	4064e4 <__cmpsf2+0x1c>
  406520:	f85d 0b04 	ldr.w	r0, [sp], #4
  406524:	4770      	bx	lr
  406526:	bf00      	nop

00406528 <__aeabi_cfrcmple>:
  406528:	4684      	mov	ip, r0
  40652a:	4608      	mov	r0, r1
  40652c:	4661      	mov	r1, ip
  40652e:	e7ff      	b.n	406530 <__aeabi_cfcmpeq>

00406530 <__aeabi_cfcmpeq>:
  406530:	b50f      	push	{r0, r1, r2, r3, lr}
  406532:	f7ff ffc9 	bl	4064c8 <__cmpsf2>
  406536:	2800      	cmp	r0, #0
  406538:	bf48      	it	mi
  40653a:	f110 0f00 	cmnmi.w	r0, #0
  40653e:	bd0f      	pop	{r0, r1, r2, r3, pc}

00406540 <__aeabi_fcmpeq>:
  406540:	f84d ed08 	str.w	lr, [sp, #-8]!
  406544:	f7ff fff4 	bl	406530 <__aeabi_cfcmpeq>
  406548:	bf0c      	ite	eq
  40654a:	2001      	moveq	r0, #1
  40654c:	2000      	movne	r0, #0
  40654e:	f85d fb08 	ldr.w	pc, [sp], #8
  406552:	bf00      	nop

00406554 <__aeabi_fcmplt>:
  406554:	f84d ed08 	str.w	lr, [sp, #-8]!
  406558:	f7ff ffea 	bl	406530 <__aeabi_cfcmpeq>
  40655c:	bf34      	ite	cc
  40655e:	2001      	movcc	r0, #1
  406560:	2000      	movcs	r0, #0
  406562:	f85d fb08 	ldr.w	pc, [sp], #8
  406566:	bf00      	nop

00406568 <__aeabi_fcmple>:
  406568:	f84d ed08 	str.w	lr, [sp, #-8]!
  40656c:	f7ff ffe0 	bl	406530 <__aeabi_cfcmpeq>
  406570:	bf94      	ite	ls
  406572:	2001      	movls	r0, #1
  406574:	2000      	movhi	r0, #0
  406576:	f85d fb08 	ldr.w	pc, [sp], #8
  40657a:	bf00      	nop

0040657c <__aeabi_fcmpge>:
  40657c:	f84d ed08 	str.w	lr, [sp, #-8]!
  406580:	f7ff ffd2 	bl	406528 <__aeabi_cfrcmple>
  406584:	bf94      	ite	ls
  406586:	2001      	movls	r0, #1
  406588:	2000      	movhi	r0, #0
  40658a:	f85d fb08 	ldr.w	pc, [sp], #8
  40658e:	bf00      	nop

00406590 <__aeabi_fcmpgt>:
  406590:	f84d ed08 	str.w	lr, [sp, #-8]!
  406594:	f7ff ffc8 	bl	406528 <__aeabi_cfrcmple>
  406598:	bf34      	ite	cc
  40659a:	2001      	movcc	r0, #1
  40659c:	2000      	movcs	r0, #0
  40659e:	f85d fb08 	ldr.w	pc, [sp], #8
  4065a2:	bf00      	nop

004065a4 <__aeabi_f2iz>:
  4065a4:	ea4f 0240 	mov.w	r2, r0, lsl #1
  4065a8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  4065ac:	d30f      	bcc.n	4065ce <__aeabi_f2iz+0x2a>
  4065ae:	f04f 039e 	mov.w	r3, #158	; 0x9e
  4065b2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  4065b6:	d90d      	bls.n	4065d4 <__aeabi_f2iz+0x30>
  4065b8:	ea4f 2300 	mov.w	r3, r0, lsl #8
  4065bc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4065c0:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  4065c4:	fa23 f002 	lsr.w	r0, r3, r2
  4065c8:	bf18      	it	ne
  4065ca:	4240      	negne	r0, r0
  4065cc:	4770      	bx	lr
  4065ce:	f04f 0000 	mov.w	r0, #0
  4065d2:	4770      	bx	lr
  4065d4:	f112 0f61 	cmn.w	r2, #97	; 0x61
  4065d8:	d101      	bne.n	4065de <__aeabi_f2iz+0x3a>
  4065da:	0242      	lsls	r2, r0, #9
  4065dc:	d105      	bne.n	4065ea <__aeabi_f2iz+0x46>
  4065de:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
  4065e2:	bf08      	it	eq
  4065e4:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4065e8:	4770      	bx	lr
  4065ea:	f04f 0000 	mov.w	r0, #0
  4065ee:	4770      	bx	lr

004065f0 <__aeabi_f2uiz>:
  4065f0:	0042      	lsls	r2, r0, #1
  4065f2:	d20e      	bcs.n	406612 <__aeabi_f2uiz+0x22>
  4065f4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  4065f8:	d30b      	bcc.n	406612 <__aeabi_f2uiz+0x22>
  4065fa:	f04f 039e 	mov.w	r3, #158	; 0x9e
  4065fe:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  406602:	d409      	bmi.n	406618 <__aeabi_f2uiz+0x28>
  406604:	ea4f 2300 	mov.w	r3, r0, lsl #8
  406608:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40660c:	fa23 f002 	lsr.w	r0, r3, r2
  406610:	4770      	bx	lr
  406612:	f04f 0000 	mov.w	r0, #0
  406616:	4770      	bx	lr
  406618:	f112 0f61 	cmn.w	r2, #97	; 0x61
  40661c:	d101      	bne.n	406622 <__aeabi_f2uiz+0x32>
  40661e:	0242      	lsls	r2, r0, #9
  406620:	d102      	bne.n	406628 <__aeabi_f2uiz+0x38>
  406622:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  406626:	4770      	bx	lr
  406628:	f04f 0000 	mov.w	r0, #0
  40662c:	4770      	bx	lr
  40662e:	bf00      	nop
  406630:	0a0d0a0d 	.word	0x0a0d0a0d
  406634:	346d6173 	.word	0x346d6173
  406638:	63323364 	.word	0x63323364
  40663c:	756d6920 	.word	0x756d6920
  406640:	6d656420 	.word	0x6d656420
  406644:	2e2e2e6f 	.word	0x2e2e2e6f
  406648:	00000a0d 	.word	0x00000a0d
  40664c:	0000002e 	.word	0x0000002e
  406650:	696c6163 	.word	0x696c6163
  406654:	74617262 	.word	0x74617262
  406658:	20676e69 	.word	0x20676e69
  40665c:	2e756d69 	.word	0x2e756d69
  406660:	0a0d2e2e 	.word	0x0a0d2e2e
  406664:	00000000 	.word	0x00000000
  406668:	696c6163 	.word	0x696c6163
  40666c:	74617262 	.word	0x74617262
  406670:	206e6f69 	.word	0x206e6f69
  406674:	706d6f63 	.word	0x706d6f63
  406678:	6574656c 	.word	0x6574656c
  40667c:	000a0d2e 	.word	0x000a0d2e
  406680:	6c6c6f72 	.word	0x6c6c6f72
  406684:	7469702f 	.word	0x7469702f
  406688:	792f6863 	.word	0x792f6863
  40668c:	65207761 	.word	0x65207761
  406690:	726f7272 	.word	0x726f7272
  406694:	6469702f 	.word	0x6469702f
  406698:	6625203a 	.word	0x6625203a
  40669c:	20662520 	.word	0x20662520
  4066a0:	25206625 	.word	0x25206625
  4066a4:	66252066 	.word	0x66252066
  4066a8:	00000a0d 	.word	0x00000a0d
  4066ac:	5f676f6c 	.word	0x5f676f6c
  4066b0:	6f746f6d 	.word	0x6f746f6d
  4066b4:	00000072 	.word	0x00000072
  4066b8:	5f676f6c 	.word	0x5f676f6c
  4066bc:	6f746f6d 	.word	0x6f746f6d
  4066c0:	25203a72 	.word	0x25203a72
  4066c4:	000a0d64 	.word	0x000a0d64
  4066c8:	5f676f6c 	.word	0x5f676f6c
  4066cc:	00756d69 	.word	0x00756d69
  4066d0:	5f676f6c 	.word	0x5f676f6c
  4066d4:	3a756d69 	.word	0x3a756d69
  4066d8:	0d642520 	.word	0x0d642520
  4066dc:	0000000a 	.word	0x0000000a
  4066e0:	6f746f6d 	.word	0x6f746f6d
  4066e4:	696d5f72 	.word	0x696d5f72
  4066e8:	0000006e 	.word	0x0000006e
  4066ec:	6f746f6d 	.word	0x6f746f6d
  4066f0:	696d2072 	.word	0x696d2072
  4066f4:	6f63206e 	.word	0x6f63206e
  4066f8:	6e616d6d 	.word	0x6e616d6d
  4066fc:	73692064 	.word	0x73692064
  406700:	64657573 	.word	0x64657573
  406704:	00000a0d 	.word	0x00000a0d
  406708:	6f746f6d 	.word	0x6f746f6d
  40670c:	696d5f72 	.word	0x696d5f72
  406710:	00000064 	.word	0x00000064
  406714:	6f746f6d 	.word	0x6f746f6d
  406718:	696d2072 	.word	0x696d2072
  40671c:	6f632064 	.word	0x6f632064
  406720:	6e616d6d 	.word	0x6e616d6d
  406724:	73692064 	.word	0x73692064
  406728:	64657573 	.word	0x64657573
  40672c:	00000a0d 	.word	0x00000a0d
  406730:	6f746f6d 	.word	0x6f746f6d
  406734:	616d5f72 	.word	0x616d5f72
  406738:	00000078 	.word	0x00000078
  40673c:	6f746f6d 	.word	0x6f746f6d
  406740:	616d2072 	.word	0x616d2072
  406744:	6f632078 	.word	0x6f632078
  406748:	6e616d6d 	.word	0x6e616d6d
  40674c:	73692064 	.word	0x73692064
  406750:	64657573 	.word	0x64657573
  406754:	00000a0d 	.word	0x00000a0d
  406758:	00000020 	.word	0x00000020
  40675c:	5f697774 	.word	0x5f697774
  406760:	7473616d 	.word	0x7473616d
  406764:	695f7265 	.word	0x695f7265
  406768:	3a74696e 	.word	0x3a74696e
  40676c:	69616620 	.word	0x69616620
  406770:	0d64656c 	.word	0x0d64656c
  406774:	0000000a 	.word	0x0000000a
  406778:	5f697774 	.word	0x5f697774
  40677c:	7473616d 	.word	0x7473616d
  406780:	695f7265 	.word	0x695f7265
  406784:	3a74696e 	.word	0x3a74696e
  406788:	63757320 	.word	0x63757320
  40678c:	73736563 	.word	0x73736563
  406790:	00000a0d 	.word	0x00000a0d
  406794:	5f697774 	.word	0x5f697774
  406798:	626f7270 	.word	0x626f7270
  40679c:	66203a65 	.word	0x66203a65
  4067a0:	656c6961 	.word	0x656c6961
  4067a4:	000a0d64 	.word	0x000a0d64
  4067a8:	5f697774 	.word	0x5f697774
  4067ac:	626f7270 	.word	0x626f7270
  4067b0:	73203a65 	.word	0x73203a65
  4067b4:	65636375 	.word	0x65636375
  4067b8:	0a0d7373 	.word	0x0a0d7373
  4067bc:	00000000 	.word	0x00000000
  4067c0:	62616e45 	.word	0x62616e45
  4067c4:	0064656c 	.word	0x0064656c
  4067c8:	61736944 	.word	0x61736944
  4067cc:	64656c62 	.word	0x64656c62
  4067d0:	00000000 	.word	0x00000000
  4067d4:	69766544 	.word	0x69766544
  4067d8:	203a6563 	.word	0x203a6563
  4067dc:	31257830 	.word	0x31257830
  4067e0:	000a0d78 	.word	0x000a0d78
  4067e4:	65656c53 	.word	0x65656c53
  4067e8:	6f4d2070 	.word	0x6f4d2070
  4067ec:	203a6564 	.word	0x203a6564
  4067f0:	0a0d7325 	.word	0x0a0d7325
  4067f4:	00000000 	.word	0x00000000
  4067f8:	636f6c43 	.word	0x636f6c43
  4067fc:	6f53206b 	.word	0x6f53206b
  406800:	65637275 	.word	0x65637275
  406804:	0000203a 	.word	0x0000203a
  406808:	65746e49 	.word	0x65746e49
  40680c:	6c616e72 	.word	0x6c616e72
  406810:	484d3820 	.word	0x484d3820
  406814:	736f207a 	.word	0x736f207a
  406818:	6c6c6963 	.word	0x6c6c6963
  40681c:	726f7461 	.word	0x726f7461
  406820:	00000a0d 	.word	0x00000a0d
  406824:	204c4c50 	.word	0x204c4c50
  406828:	68746977 	.word	0x68746977
  40682c:	61205820 	.word	0x61205820
  406830:	20736978 	.word	0x20736978
  406834:	6f727967 	.word	0x6f727967
  406838:	706f6373 	.word	0x706f6373
  40683c:	65722065 	.word	0x65722065
  406840:	65726566 	.word	0x65726566
  406844:	0d65636e 	.word	0x0d65636e
  406848:	0000000a 	.word	0x0000000a
  40684c:	6f727947 	.word	0x6f727947
  406850:	706f6373 	.word	0x706f6373
  406854:	00203a65 	.word	0x00203a65
  406858:	20303532 	.word	0x20303532
  40685c:	0d737064 	.word	0x0d737064
  406860:	0000000a 	.word	0x0000000a
  406864:	20303035 	.word	0x20303035
  406868:	0d737064 	.word	0x0d737064
  40686c:	0000000a 	.word	0x0000000a
  406870:	30303031 	.word	0x30303031
  406874:	73706420 	.word	0x73706420
  406878:	00000a0d 	.word	0x00000a0d
  40687c:	30303032 	.word	0x30303032
  406880:	73706420 	.word	0x73706420
  406884:	00000a0d 	.word	0x00000a0d
  406888:	5f657375 	.word	0x5f657375
  40688c:	696c6163 	.word	0x696c6163
  406890:	74617262 	.word	0x74617262
  406894:	25203a65 	.word	0x25203a65
  406898:	000a0d64 	.word	0x000a0d64
  40689c:	75746361 	.word	0x75746361
  4068a0:	745f6c61 	.word	0x745f6c61
  4068a4:	73657268 	.word	0x73657268
  4068a8:	646c6f68 	.word	0x646c6f68
  4068ac:	6625203a 	.word	0x6625203a
  4068b0:	00000a0d 	.word	0x00000a0d
  4068b4:	5f737064 	.word	0x5f737064
  4068b8:	5f726570 	.word	0x5f726570
  4068bc:	69676964 	.word	0x69676964
  4068c0:	25203a74 	.word	0x25203a74
  4068c4:	000a0d66 	.word	0x000a0d66
  4068c8:	676e6172 	.word	0x676e6172
  4068cc:	65705f65 	.word	0x65705f65
  4068d0:	69645f72 	.word	0x69645f72
  4068d4:	3a746967 	.word	0x3a746967
  4068d8:	0d662520 	.word	0x0d662520
  4068dc:	0000000a 	.word	0x0000000a
  4068e0:	6f746f6d 	.word	0x6f746f6d
  4068e4:	6e695f72 	.word	0x6e695f72
  4068e8:	0a0d7469 	.word	0x0a0d7469
  4068ec:	00000000 	.word	0x00000000
  4068f0:	6f746f6d 	.word	0x6f746f6d
  4068f4:	756f5f72 	.word	0x756f5f72
  4068f8:	74757074 	.word	0x74757074
  4068fc:	6425203a 	.word	0x6425203a
  406900:	00000a0d 	.word	0x00000a0d
  406904:	00000001 	.word	0x00000001
  406908:	00000002 	.word	0x00000002
  40690c:	00000004 	.word	0x00000004
  406910:	00000008 	.word	0x00000008
  406914:	00000010 	.word	0x00000010
  406918:	00000020 	.word	0x00000020
  40691c:	00000040 	.word	0x00000040
  406920:	00000080 	.word	0x00000080
  406924:	00000100 	.word	0x00000100
  406928:	00000200 	.word	0x00000200
  40692c:	00000400 	.word	0x00000400
  406930:	74727173 	.word	0x74727173
  406934:	00000000 	.word	0x00000000

00406938 <atanlo>:
  406938:	222f65e2 3c7a2b7f 33145c07 3c81a626     .e/".+z<.\.3&..<
  406948:	7af0cbbd 3c700788 33145c07 3c91a626     ...z..p<.\.3&..<

00406958 <atanhi>:
  406958:	0561bb4f 3fddac67 54442d18 3fe921fb     O.a.g..?.-DT.!.?
  406968:	d281f69b 3fef730b 54442d18 3ff921fb     .....s.?.-DT.!.?

00406978 <_global_impure_ptr>:
  406978:	20000018 00464e49 00666e69 004e414e     ... INF.inf.NAN.
  406988:	006e616e 31300030 35343332 39383736     nan.0.0123456789
  406998:	44434241 30004645 34333231 38373635     ABCDEF.012345678
  4069a8:	63626139 00666564 69666e49 7974696e     9abcdef.Infinity
  4069b8:	4e614e00 00000000                       .NaN....

004069c0 <__sf_fake_stdin>:
	...

004069e0 <__sf_fake_stdout>:
	...

00406a00 <__sf_fake_stderr>:
	...
  406a20:	4f500043 00584953 0000002e 00000000     C.POSIX.........

00406a30 <__mprec_tens>:
  406a30:	00000000 3ff00000 00000000 40240000     .......?......$@
  406a40:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  406a50:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  406a60:	00000000 412e8480 00000000 416312d0     .......A......cA
  406a70:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  406a80:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  406a90:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  406aa0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  406ab0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  406ac0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  406ad0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  406ae0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  406af0:	79d99db4 44ea7843                       ...yCx.D

00406af8 <__mprec_bigtens>:
  406af8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  406b08:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  406b18:	7f73bf3c 75154fdd                       <.s..O.u

00406b20 <p05.6097>:
  406b20:	00000005 00000019 0000007d 2b302d23     ........}...#-0+
  406b30:	6c680020 6665004c 47464567 20200000               .hlL.efgEFG.

00406b3d <_ctype_>:
  406b3d:	20202000 20202020 28282020 20282828     .         ((((( 
  406b4d:	20202020 20202020 20202020 20202020                     
  406b5d:	10108820 10101010 10101010 10101010      ...............
  406b6d:	04040410 04040404 10040404 10101010     ................
  406b7d:	41411010 41414141 01010101 01010101     ..AAAAAA........
  406b8d:	01010101 01010101 01010101 10101010     ................
  406b9d:	42421010 42424242 02020202 02020202     ..BBBBBB........
  406bad:	02020202 02020202 02020202 10101010     ................
  406bbd:	00000020 00000000 00000000 00000000      ...............
	...

00406c40 <_init>:
  406c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406c42:	bf00      	nop
  406c44:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406c46:	bc08      	pop	{r3}
  406c48:	469e      	mov	lr, r3
  406c4a:	4770      	bx	lr

00406c4c <__init_array_start>:
  406c4c:	004000f1 	.word	0x004000f1

00406c50 <_fini>:
  406c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406c52:	bf00      	nop
  406c54:	bcf8      	pop	{r3, r4, r5, r6, r7}
  406c56:	bc08      	pop	{r3}
  406c58:	469e      	mov	lr, r3
  406c5a:	4770      	bx	lr
  406c5c:	0000      	movs	r0, r0
	...

00406c60 <__portable_delay_cycles_veneer>:
  406c60:	f85f f000 	ldr.w	pc, [pc]	; 406c64 <__portable_delay_cycles_veneer+0x4>
  406c64:	20000001 	.word	0x20000001

00406c68 <__fini_array_start>:
  406c68:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
2000000a:	bf00      	nop

2000000c <kp>:
2000000c:	0000 3f80                                   ...?

20000010 <SystemCoreClock>:
20000010:	0900 003d                                   ..=.

20000014 <__fdlib_version>:
20000014:	0001 0000                                   ....

20000018 <impure_data>:
20000018:	0000 0000 69c0 0040 69e0 0040 6a00 0040     .....i@..i@..j@.
	...

20000078 <_impure_ptr>:
20000078:	0018 2000                                   ... 

2000007c <__global_locale>:
2000007c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2000009c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200000bc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200000dc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200000fc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2000011c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2000013c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2000015c:	554f 0040 4a35 0040 0000 0000 6b3d 0040     OU@.5J@.....=k@.
2000016c:	6a28 0040 6b31 0040 6b31 0040 6b31 0040     (j@.1k@.1k@.1k@.
2000017c:	6b31 0040 6b31 0040 6b31 0040 6b31 0040     1k@.1k@.1k@.1k@.
2000018c:	6b31 0040 6b31 0040 ffff ffff ffff ffff     1k@.1k@.........
2000019c:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
200001c4:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
