<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="joh1441372674355" xml:lang="en-us">
  <title class="- topic/title ">Power management </title>
  <shortdesc class="- topic/shortdesc ">This chapter describes the power domains and the power modes in the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
    </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section "/>
  </refbody>
<related-links class="- topic/related-links "><linkpool class="- topic/linkpool " mapkeyref="kqb1476970875925"><linkpool class="- topic/linkpool "><link class="- topic/link " format="dita" href="lau1465393370075.xml" role="child" scope="local" type="concept"><linktext class="- topic/linktext ">About power management</linktext><desc class="- topic/desc ">The <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> 		core provides mechanisms to control both dynamic and static power dissipation.</desc></link><link class="- topic/link " format="dita" href="xod1473422689416.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Voltage domains</linktext><desc class="- topic/desc ">The <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> 		core supports a VCPU voltage domain and a VSYS voltage domain.</desc></link><link class="- topic/link " format="dita" href="lau1465905803414.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Power domains</linktext><desc class="- topic/desc ">The <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core contains a core power domain (PDCPU), and a core top-level SYS power domain (PDSYS) where all the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core I/O signals go through.</desc></link><link class="- topic/link " format="dita" href="cts1473763120148.xml" role="child" scope="local" type="concept"><linktext class="- topic/linktext ">Architectural clock gating modes</linktext><desc class="- topic/desc ">When the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core is in standby mode, it is architecturally clock gated at the top of the clock 		tree.</desc></link><link class="- topic/link " format="dita" href="joh1441894748225.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Power control</linktext><desc class="- topic/desc ">All power mode transitions are performed at the request of the power 		controller, using a P-Channel interface to communicate with the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core. </desc></link><link class="- topic/link " format="dita" href="lau1466669109003.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Core power modes</linktext><desc class="- topic/desc ">The following figure shows the supported modes for each core domain 		P-Channel, and the legal transitions between them. </desc></link><link class="- topic/link " format="dita" href="xxw1474620333454.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Encoding for power modes</linktext><desc class="- topic/desc ">The following table shows the encodings for the supported modes for each core domain 		P-Channel.</desc></link><link class="- topic/link " format="dita" href="vyz1474288642391.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Power domain states for power modes</linktext><desc class="- topic/desc ">The power domains can be controlled independently to give different     combinations when powered-up and powered-down.</desc></link><link class="- topic/link " format="dita" href="lau1466686034784.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Power up and down sequences</linktext><desc class="- topic/desc ">The following approach allows taking the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> cores in the cluster in 		and out of coherence.</desc></link><link class="- topic/link " format="dita" href="joh1442223924802.xml" role="child" scope="local" type="reference"><linktext class="- topic/linktext ">Debug over powerdown</linktext><desc class="- topic/desc ">The <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> 		core supports debug over powerdown, which allows a debugger to retain its connection with 		the core even when powered down. This enables debug to continue through powerdown scenarios, 		rather than having to re-establish a connection each time the core is powered 		up.</desc></link></linkpool></linkpool></related-links></reference>