// Seed: 1299896540
module module_0 ();
  always id_1 = ~1'b0;
  wire id_2;
  task id_3;
    input id_4, id_5;
  endtask
  module_2 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  wire id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_3.id_4 = 0;
endmodule
module module_3 (
    input wor id_0,
    input supply1 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input supply1 id_4,
    output uwire id_5,
    output tri id_6,
    output tri1 id_7,
    input supply1 id_8,
    input tri1 id_9
);
  wire id_11;
  module_2 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
