{
  "design": {
    "design_info": {
      "boundary_crc": "0x35245617AEC98C9A",
      "device": "xcu280-fsvh2892-2L-e",
      "name": "meep_shell_ddr",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "axi_gpio_0": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {},
        "s01_couplers": {
          "auto_cc": ""
        },
        "m00_couplers": {},
        "s00_pchk": "",
        "s01_pchk": "",
        "m00_pchk": ""
      },
      "ddr4_0": "",
      "qdma_0": "",
      "rst_ddr4_0_300M": "",
      "system_ila_0": "",
      "system_ila_1": "",
      "util_ds_buf": "",
      "xlconstant_0": ""
    },
    "interface_ports": {
      "C0_DDR4_S_AXI_CTRL_0": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "C0_DDR4_S_AXI_CTRL_0",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFF"
        },
        "parameters": {
          "DATA_WIDTH": {
            "value": "32"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "FREQ_HZ": {
            "value": "300000000",
            "value_src": "user_prop"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "ADDR_WIDTH": {
            "value": "32"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_WSTRB": {
            "value": "0"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "MAX_BURST_LENGTH": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.00",
            "value_src": "const_prop"
          },
          "CLK_DOMAIN": {
            "value": "meep_shell_ddr_ddr4_0_0_c0_ddr4_ui_clk",
            "value_src": "default_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "axi4_mm": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "address_space_ref": "axi4_mm",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x0003FFFFFFFF"
        },
        "parameters": {
          "DATA_WIDTH": {
            "value": "512"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "FREQ_HZ": {
            "value": "300000000"
          },
          "ID_WIDTH": {
            "value": "7"
          },
          "ADDR_WIDTH": {
            "value": "34"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "ddr4_sdram_c0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "RDIMMs",
            "value_src": "default"
          },
          "MEMORY_PART": {
            "value": "MTA18ASF2G72PZ-2G3",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "72",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "NONE",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK_INTLV",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "17",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "12",
            "value_src": "default"
          }
        }
      },
      "ddr_clk": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "pci_express_x16": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
      },
      "pcie_refclk": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      }
    },
    "ports": {
      "c0_init_calib_complete_0": {
        "direction": "O"
      },
      "pcie_gpio": {
        "direction": "O",
        "left": "4",
        "right": "0"
      },
      "pcie_perstn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "sys_rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "ui_clk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "C0_DDR4_S_AXI_CTRL_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "meep_shell_ddr_ddr4_0_0_c0_ddr4_ui_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "300000000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.00",
            "value_src": "const_prop"
          }
        }
      },
      "ui_clk_sync_rst": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH",
            "value_src": "const_prop"
          }
        }
      }
    },
    "components": {
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "meep_shell_ddr_axi_gpio_0_0",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "5"
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "meep_shell_ddr_axi_interconnect_0_0",
        "parameters": {
          "ENABLE_ADVANCED_OPTIONS": {
            "value": "1"
          },
          "ENABLE_PROTOCOL_CHECKERS": {
            "value": "1"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "2"
          },
          "SYNCHRONIZATION_STAGES": {
            "value": "7"
          },
          "XBAR_DATA_WIDTH": {
            "value": "512"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "meep_shell_ddr_xbar_0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "512"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "2"
              },
              "S00_ARB_PRIORITY": {
                "value": "0"
              },
              "S01_ARB_PRIORITY": {
                "value": "0"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "addressing": {
              "interface_ports": {
                "S00_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI"
                  ]
                },
                "S01_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI"
                  ]
                }
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "meep_shell_ddr_auto_cc_0",
                "parameters": {
                  "SYNCHRONIZATION_STAGES": {
                    "value": "7"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_cc_to_s01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_cc/M_AXI"
                ]
              },
              "s01_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s00_pchk": {
            "vlnv": "xilinx.com:ip:axi_protocol_checker:2.0",
            "xci_name": "meep_shell_ddr_s00_pchk_0",
            "parameters": {
              "MAX_AR_WAITS": {
                "value": "0"
              },
              "MAX_AW_WAITS": {
                "value": "0"
              },
              "MAX_B_WAITS": {
                "value": "0"
              },
              "MAX_RD_BURSTS": {
                "value": "2"
              },
              "MAX_R_WAITS": {
                "value": "0"
              },
              "MAX_WR_BURSTS": {
                "value": "2"
              },
              "MAX_W_WAITS": {
                "value": "0"
              }
            }
          },
          "s01_pchk": {
            "vlnv": "xilinx.com:ip:axi_protocol_checker:2.0",
            "xci_name": "meep_shell_ddr_s01_pchk_0",
            "parameters": {
              "MAX_AR_WAITS": {
                "value": "0"
              },
              "MAX_AW_WAITS": {
                "value": "0"
              },
              "MAX_B_WAITS": {
                "value": "0"
              },
              "MAX_RD_BURSTS": {
                "value": "2"
              },
              "MAX_R_WAITS": {
                "value": "0"
              },
              "MAX_WR_BURSTS": {
                "value": "2"
              },
              "MAX_W_WAITS": {
                "value": "0"
              }
            }
          },
          "m00_pchk": {
            "vlnv": "xilinx.com:ip:axi_protocol_checker:2.0",
            "xci_name": "meep_shell_ddr_m00_pchk_0",
            "parameters": {
              "MAX_AR_WAITS": {
                "value": "0"
              },
              "MAX_AW_WAITS": {
                "value": "0"
              },
              "MAX_B_WAITS": {
                "value": "0"
              },
              "MAX_RD_BURSTS": {
                "value": "2"
              },
              "MAX_R_WAITS": {
                "value": "0"
              },
              "MAX_WR_BURSTS": {
                "value": "2"
              },
              "MAX_W_WAITS": {
                "value": "0"
              }
            }
          }
        },
        "interface_nets": {
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "axi_interconnect_0_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI",
              "s01_pchk/PC_AXI"
            ],
            "hdl_attributes": {
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI",
              "m00_pchk/PC_AXI"
            ],
            "hdl_attributes": {
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI",
              "s00_pchk/PC_AXI"
            ],
            "hdl_attributes": {
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "m00_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK",
              "s00_pchk/aclk"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN",
              "s00_pchk/aresetn"
            ],
            "hdl_attributes": {
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "S01_ACLK_1": {
            "ports": [
              "S01_ACLK",
              "s01_couplers/S_ACLK",
              "s01_pchk/aclk"
            ]
          },
          "S01_ARESETN_1": {
            "ports": [
              "S01_ARESETN",
              "s01_couplers/S_ARESETN",
              "s01_pchk/aresetn"
            ],
            "hdl_attributes": {
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK",
              "m00_pchk/aclk"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN",
              "m00_pchk/aresetn"
            ],
            "hdl_attributes": {
              "MARK_DEBUG": {
                "value": "true"
              }
            }
          }
        }
      },
      "ddr4_0": {
        "vlnv": "xilinx.com:ip:ddr4:2.2",
        "xci_name": "meep_shell_ddr_ddr4_0_0",
        "parameters": {
          "C0_CLOCK_BOARD_INTERFACE": {
            "value": "sysclk0"
          },
          "C0_DDR4_BOARD_INTERFACE": {
            "value": "ddr4_sdram_c0"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          }
        }
      },
      "qdma_0": {
        "vlnv": "xilinx.com:ip:qdma:4.0",
        "xci_name": "meep_shell_ddr_qdma_0_0",
        "parameters": {
          "MAILBOX_ENABLE": {
            "value": "false"
          },
          "PCIE_BOARD_INTERFACE": {
            "value": "pci_express_x16"
          },
          "SRIOV_CAP_ENABLE": {
            "value": "false"
          },
          "SYS_RST_N_BOARD_INTERFACE": {
            "value": "pcie_perstn"
          },
          "axilite_master_en": {
            "value": "true"
          },
          "barlite_mb_pf0": {
            "value": "0"
          },
          "barlite_mb_pf1": {
            "value": "0"
          },
          "barlite_mb_pf2": {
            "value": "0"
          },
          "barlite_mb_pf3": {
            "value": "0"
          },
          "dma_intf_sel_qdma": {
            "value": "AXI_MM"
          },
          "flr_enable": {
            "value": "false"
          },
          "pf0_ari_enabled": {
            "value": "false"
          },
          "pf0_bar0_prefetchable_qdma": {
            "value": "false"
          },
          "pf0_bar2_64bit_qdma": {
            "value": "true"
          },
          "pf0_bar2_enabled_qdma": {
            "value": "true"
          },
          "pf0_bar2_prefetchable_qdma": {
            "value": "false"
          },
          "tl_pf_enable_reg": {
            "value": "1"
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "16E",
              "width": "64"
            },
            "M_AXI_LITE": {
              "range": "4G",
              "width": "32"
            }
          },
          "interface_ports": {
            "M_AXI": {
              "mode": "Master",
              "address_space_ref": "M_AXI",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFFFFFFFFFF"
              }
            },
            "M_AXI_LITE": {
              "mode": "Master",
              "address_space_ref": "M_AXI_LITE",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0xFFFFFFFF"
              }
            }
          }
        }
      },
      "rst_ddr4_0_300M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "meep_shell_ddr_rst_ddr4_0_300M_0"
      },
      "system_ila_0": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "meep_shell_ddr_system_ila_0_0",
        "parameters": {
          "C_MON_TYPE": {
            "value": "MIX"
          },
          "C_NUM_MONITOR_SLOTS": {
            "value": "2"
          },
          "C_NUM_OF_PROBES": {
            "value": "2"
          },
          "C_PROBE0_TYPE": {
            "value": "0"
          },
          "C_PROBE1_TYPE": {
            "value": "0"
          },
          "C_SLOT_0_APC_EN": {
            "value": "1"
          },
          "C_SLOT_0_AXI_AR_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_0_AXI_AR_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_0_AXI_AW_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_0_AXI_AW_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_0_AXI_B_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_0_AXI_B_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_0_AXI_R_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_0_AXI_R_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_0_AXI_W_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_0_AXI_W_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_0_INTF_TYPE": {
            "value": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "C_SLOT_1_APC_EN": {
            "value": "0"
          },
          "C_SLOT_1_AXI_AR_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_1_AXI_AR_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_1_AXI_AW_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_1_AXI_AW_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_1_AXI_B_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_1_AXI_B_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_1_AXI_R_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_1_AXI_R_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_1_AXI_W_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_1_AXI_W_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_1_INTF_TYPE": {
            "value": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "interface_ports": {
          "SLOT_0_AXI": {
            "mode": "Monitor",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "SLOT_1_AXI": {
            "mode": "Monitor",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "system_ila_1": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "meep_shell_ddr_system_ila_1_0",
        "parameters": {
          "C_MON_TYPE": {
            "value": "NATIVE"
          },
          "C_NUM_OF_PROBES": {
            "value": "1"
          },
          "C_PROBE0_TYPE": {
            "value": "0"
          }
        }
      },
      "util_ds_buf": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.1",
        "xci_name": "meep_shell_ddr_util_ds_buf_0",
        "parameters": {
          "DIFF_CLK_IN_BOARD_INTERFACE": {
            "value": "pcie_refclk"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "meep_shell_ddr_xlconstant_0_0"
      }
    },
    "interface_nets": {
      "C0_DDR4_S_AXI_CTRL_0_1": {
        "interface_ports": [
          "C0_DDR4_S_AXI_CTRL_0",
          "ddr4_0/C0_DDR4_S_AXI_CTRL"
        ]
      },
      "pcie_refclk_1": {
        "interface_ports": [
          "pcie_refclk",
          "util_ds_buf/CLK_IN_D"
        ]
      },
      "qdma_0_M_AXI_LITE": {
        "interface_ports": [
          "axi_gpio_0/S_AXI",
          "qdma_0/M_AXI_LITE"
        ]
      },
      "qdma_0_M_AXI": {
        "interface_ports": [
          "axi_interconnect_0/S01_AXI",
          "qdma_0/M_AXI"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "ddr4_0/C0_DDR4_S_AXI",
          "system_ila_0/SLOT_1_AXI"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "sysclk0_1": {
        "interface_ports": [
          "ddr_clk",
          "ddr4_0/C0_SYS_CLK"
        ]
      },
      "qdma_0_pcie_mgt": {
        "interface_ports": [
          "pci_express_x16",
          "qdma_0/pcie_mgt"
        ]
      },
      "axi4_mm_1": {
        "interface_ports": [
          "axi4_mm",
          "axi_interconnect_0/S00_AXI",
          "system_ila_0/SLOT_0_AXI"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "ddr4_0_C0_DDR4": {
        "interface_ports": [
          "ddr4_sdram_c0",
          "ddr4_0/C0_DDR4"
        ]
      }
    },
    "nets": {
      "axi_gpio_0_gpio_io_o": {
        "ports": [
          "axi_gpio_0/gpio_io_o",
          "pcie_gpio",
          "system_ila_1/probe0"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "ddr4_0_c0_ddr4_ui_clk": {
        "ports": [
          "ddr4_0/c0_ddr4_ui_clk",
          "ui_clk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/S00_ACLK",
          "rst_ddr4_0_300M/slowest_sync_clk",
          "system_ila_0/clk"
        ]
      },
      "ddr4_0_c0_ddr4_ui_clk_sync_rst": {
        "ports": [
          "ddr4_0/c0_ddr4_ui_clk_sync_rst",
          "ui_clk_sync_rst"
        ]
      },
      "ddr4_0_c0_init_calib_complete": {
        "ports": [
          "ddr4_0/c0_init_calib_complete",
          "c0_init_calib_complete_0"
        ]
      },
      "pcie_perstn_1": {
        "ports": [
          "pcie_perstn",
          "qdma_0/soft_reset_n",
          "qdma_0/sys_rst_n"
        ]
      },
      "qdma_0_axi_aclk": {
        "ports": [
          "qdma_0/axi_aclk",
          "axi_gpio_0/s_axi_aclk",
          "axi_interconnect_0/S01_ACLK",
          "system_ila_1/clk"
        ]
      },
      "qdma_0_axi_aresetn": {
        "ports": [
          "qdma_0/axi_aresetn",
          "axi_gpio_0/s_axi_aresetn",
          "axi_interconnect_0/S01_ARESETN"
        ]
      },
      "rst_ddr4_0_300M_interconnect_aresetn": {
        "ports": [
          "rst_ddr4_0_300M/interconnect_aresetn",
          "axi_interconnect_0/ARESETN",
          "system_ila_0/probe0"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "rst_ddr4_0_300M_peripheral_aresetn": {
        "ports": [
          "rst_ddr4_0_300M/peripheral_aresetn",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "ddr4_0/c0_ddr4_aresetn",
          "system_ila_0/probe1",
          "system_ila_0/resetn"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "rst_ddr4_0_300M_peripheral_reset": {
        "ports": [
          "rst_ddr4_0_300M/peripheral_reset",
          "ddr4_0/sys_rst"
        ]
      },
      "sys_rst_0_1": {
        "ports": [
          "sys_rst",
          "rst_ddr4_0_300M/ext_reset_in"
        ]
      },
      "util_ds_buf_IBUF_DS_ODIV2": {
        "ports": [
          "util_ds_buf/IBUF_DS_ODIV2",
          "qdma_0/sys_clk"
        ]
      },
      "util_ds_buf_IBUF_OUT": {
        "ports": [
          "util_ds_buf/IBUF_OUT",
          "qdma_0/sys_clk_gt"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "qdma_0/qsts_out_rdy",
          "qdma_0/tm_dsc_sts_rdy"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "C0_DDR4_S_AXI_CTRL_0": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ddr4_0_C0_REG": {
                "address_block": "/ddr4_0/C0_DDR4_MEMORY_MAP_CTRL/C0_REG",
                "offset": "0x80000000",
                "range": "1M",
                "is_excluded": "TRUE"
              }
            }
          },
          "axi4_mm": {
            "range": "16G",
            "width": "34",
            "segments": {
              "SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x000000000",
                "range": "16G"
              }
            }
          }
        }
      },
      "/qdma_0": {
        "address_spaces": {
          "M_AXI": {
            "range": "16E",
            "width": "64",
            "segments": {
              "SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x0000000000000000",
                "range": "16G"
              }
            }
          },
          "M_AXI_LITE": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x00000000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}