## Building and Running the Verilog code
To build code, use the following command:
```
iverilog *.v
```
It generates the a.out executable file, which can be run by:
```
./a.out
```