{"vcs1":{"timestamp_begin":1699713983.353077004, "rt":1.62, "ut":0.50, "st":0.25}}
{"vcselab":{"timestamp_begin":1699713985.055410084, "rt":1.16, "ut":0.29, "st":0.17}}
{"link":{"timestamp_begin":1699713986.288699310, "rt":0.36, "ut":0.17, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1699713982.764807915}
{"VCS_COMP_START_TIME": 1699713982.764807915}
{"VCS_COMP_END_TIME": 1699713991.157477938}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CYCLE_TIME_clk3=20.7 +notimingchecks"}
{"vcs1": {"peak_mem": 331408}}
{"stitch_vcselab": {"peak_mem": 223480}}
