From dd6849a160581b8832b90904d92d200eb92d0b61 Mon Sep 17 00:00:00 2001
From: Finley Xiao <finley.xiao@rock-chips.com>
Date: Fri, 15 Jan 2021 11:38:30 +0800
Subject: [PATCH] ARM: dts: rv1126: Add opp table for low performance chips

Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
Change-Id: I37b18e718e1f5060663e9e627af4e56f3bd6e3ad
---
 arch/arm/boot/dts/rv1126.dtsi | 71 +++++++++++++++++++++++++++++------
 1 file changed, 60 insertions(+), 11 deletions(-)

diff --git a/arch/arm/boot/dts/rv1126.dtsi b/arch/arm/boot/dts/rv1126.dtsi
index 80eb8aefc89c..66cc970edaf7 100644
--- a/arch/arm/boot/dts/rv1126.dtsi
+++ b/arch/arm/boot/dts/rv1126.dtsi
@@ -113,8 +113,8 @@
 		compatible = "operating-points-v2";
 		opp-shared;
 
-		nvmem-cells = <&cpu_leakage>;
-		nvmem-cell-names = "leakage";
+		nvmem-cells = <&cpu_leakage>, <&cpu_performance>;
+		nvmem-cell-names = "leakage", "performance";
 
 		rockchip,reboot-freq = <816000>;
 
@@ -122,40 +122,56 @@
 			100000	1296000
 		>;
 
+		clocks = <&cru PLL_APLL>;
+		rockchip,bin-scaling-sel = <
+			0	5
+			1	9
+		>;
+		rockchip,bin-voltage-sel = <
+			1	0
+		>;
+
 		opp-408000000 {
 			opp-hz = /bits/ 64 <408000000>;
 			opp-microvolt = <725000 725000 1000000>;
+			opp-microvolt-L0 = <725000 725000 1000000>;
 			clock-latency-ns = <40000>;
 		};
 		opp-600000000 {
 			opp-hz = /bits/ 64 <600000000>;
 			opp-microvolt = <725000 725000 1000000>;
+			opp-microvolt-L0 = <725000 725000 1000000>;
 			clock-latency-ns = <40000>;
 		};
 		opp-816000000 {
 			opp-hz = /bits/ 64 <816000000>;
 			opp-microvolt = <725000 725000 1000000>;
+			opp-microvolt-L0 = <750000 750000 1000000>;
 			clock-latency-ns = <40000>;
 			opp-suspend;
 		};
 		opp-1008000000 {
 			opp-hz = /bits/ 64 <1008000000>;
 			opp-microvolt = <775000 775000 1000000>;
+			opp-microvolt-L0 = <800000 800000 1000000>;
 			clock-latency-ns = <40000>;
 		};
 		opp-1200000000 {
 			opp-hz = /bits/ 64 <1200000000>;
 			opp-microvolt = <850000 850000 1000000>;
+			opp-microvolt-L0 = <875000 875000 1000000>;
 			clock-latency-ns = <40000>;
 		};
 		opp-1296000000 {
 			opp-hz = /bits/ 64 <1296000000>;
 			opp-microvolt = <875000 875000 1000000>;
+			opp-microvolt-L0 = <925000 925000 1000000>;
 			clock-latency-ns = <40000>;
 		};
 		opp-1416000000 {
 			opp-hz = /bits/ 64 <1416000000>;
 			opp-microvolt = <925000 925000 1000000>;
+			opp-microvolt-L0 = <975000 975000 1000000>;
 			clock-latency-ns = <40000>;
 		};
 		opp-1512000000 {
@@ -1377,6 +1393,18 @@
 		venc_leakage: venc-leakage@1a {
 			reg = <0x1a 0x1>;
 		};
+		cpu_performance: cpu-performance@1e {
+			reg = <0x1e 0x1>;
+			bits = <4 3>;
+		};
+		npu_performance: npu-performance@1f {
+			reg = <0x1f 0x1>;
+			bits = <0 2>;
+		};
+		venc_performance: venc-performance@1f {
+			reg = <0x1f 0x1>;
+			bits = <2 2>;
+		};
 		cpu_tsadc_trim_l: cpu-tsadc-trim-l@23 {
 			reg = <0x23 0x1>;
 		};
@@ -2166,28 +2194,40 @@
 	rkvenc_opp_table: rkvenc-opp-table {
 		compatible = "operating-points-v2";
 
-		nvmem-cells = <&venc_leakage>;
-		nvmem-cell-names = "leakage";
+		nvmem-cells = <&venc_leakage>, <&venc_performance>;
+		nvmem-cell-names = "leakage", "performance";
 
 		rockchip,temp-freq-table = <
 			80000	500000
 			100000	396000
 		>;
 
+		clocks = <&pmucru PLL_GPLL>;
+		rockchip,bin-scaling-sel = <
+			0	37
+			1	40
+		>;
+		rockchip,bin-voltage-sel = <
+			1	0
+		>;
+
 		rockchip,evb-irdrop = <25000>;
 
 		/* The source clock is CLK_VENC_CORE */
 		opp-297000000 {
 			opp-hz = /bits/ 64 <297000000>;
 			opp-microvolt = <725000 725000 1000000>;
+			opp-microvolt-L0 = <750000 750000 1000000>;
 		};
 		opp-396000000 {
 			opp-hz = /bits/ 64 <396000000>;
 			opp-microvolt = <725000 725000 1000000>;
+			opp-microvolt-L0 = <775000 775000 1000000>;
 		};
 		opp-500000000 {
 			opp-hz = /bits/ 64 <500000000>;
 			opp-microvolt = <750000 750000 1000000>;
+			opp-microvolt-L0 = <800000 800000 1000000>;
 		};
 		opp-594000000 {
 			opp-hz = /bits/ 64 <594000000>;
@@ -2364,40 +2404,49 @@
 	npu_opp_table: npu-opp-table {
 		compatible = "operating-points-v2";
 
-		nvmem-cells = <&npu_leakage>;
-		nvmem-cell-names = "leakage";
+		nvmem-cells = <&npu_leakage>, <&npu_performance>;
+		nvmem-cell-names = "leakage", "performance";
+
+		rockchip,temp-freq-table = <
+			80000	600000
+			90000	396000
+			100000	300000
+		>;
 
 		clocks = <&pmucru PLL_GPLL>;
 		rockchip,bin-scaling-sel = <
 			0	23
 			1	37
+			2	37
 		>;
-
-		rockchip,temp-freq-table = <
-			80000	600000
-			90000	396000
-			100000	300000
+		rockchip,bin-voltage-sel = <
+			2	0
 		>;
 
 		opp-200000000 {
 			opp-hz = /bits/ 64 <200000000>;
 			opp-microvolt = <725000 725000 1000000>;
+			opp-microvolt-L0 = <725000 725000 1000000>;
 		};
 		opp-300000000 {
 			opp-hz = /bits/ 64 <300000000>;
 			opp-microvolt = <725000 725000 1000000>;
+			opp-microvolt-L0 = <725000 725000 1000000>;
 		};
 		opp-396000000 {
 			opp-hz = /bits/ 64 <396000000>;
 			opp-microvolt = <725000 725000 1000000>;
+			opp-microvolt-L0 = <750000 750000 1000000>;
 		};
 		opp-500000000 {
 			opp-hz = /bits/ 64 <500000000>;
 			opp-microvolt = <725000 725000 1000000>;
+			opp-microvolt-L0 = <750000 750000 1000000>;
 		};
 		opp-600000000 {
 			opp-hz = /bits/ 64 <600000000>;
 			opp-microvolt = <750000 750000 1000000>;
+			opp-microvolt-L0 = <775000 775000 1000000>;
 		};
 		opp-700000000 {
 			opp-hz = /bits/ 64 <700000000>;
-- 
2.35.3

