{"Source Block": ["hdl/library/common/ad_rst.v@58:76@HdlStmProcess", "  reg             rst_p = 'd0;\n  reg             rst = 'd0;\n\n  // simple reset gen\n\n  always @(posedge clk or posedge preset) begin\n    if (preset == 1'b1) begin\n      rst_p <= 1'd1;\n      rst <= 1'd1;\n    end else begin\n      rst_p <= 1'b0;\n      rst <= rst_p;\n    end\n  end\n\nendmodule\n\n// ***************************************************************************\n// ***************************************************************************\n"], "Clone Blocks": [["hdl/library/common/ad_rst.v@58:76", "  reg             rst_p = 'd0;\n  reg             rst = 'd0;\n\n  // simple reset gen\n\n  always @(posedge clk or posedge preset) begin\n    if (preset == 1'b1) begin\n      rst_p <= 1'd1;\n      rst <= 1'd1;\n    end else begin\n      rst_p <= 1'b0;\n      rst <= rst_p;\n    end\n  end\n\nendmodule\n\n// ***************************************************************************\n// ***************************************************************************\n"]], "Diff Content": {"Delete": [[63, "  always @(posedge clk or posedge preset) begin\n"], [64, "    if (preset == 1'b1) begin\n"], [65, "      rst_p <= 1'd1;\n"], [66, "      rst <= 1'd1;\n"], [67, "    end else begin\n"], [68, "      rst_p <= 1'b0;\n"], [69, "      rst <= rst_p;\n"], [70, "    end\n"]], "Add": [[70, "  always @(posedge clk) begin\n"], [70, "    ad_rst_sync_m1 <= preset;\n"], [70, "    ad_rst_sync <= ad_rst_sync_m1;\n"], [70, "    rst <= ad_rst_sync;\n"]]}}