INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sources_1/new/DEC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/trevl/Documents/GitHub/Assignment_1/assignment_1.srcs/sim_1/new/DEC_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEC_tb
