// Seed: 186219437
module module_0 (
    output tri0 id_0,
    output supply1 id_1
);
  tri0 id_4;
  id_5(
      .id_0(1 - 1'h0),
      .id_1(1'd0),
      .id_2(id_3),
      .id_3(id_4),
      .id_4(1'b0 == id_1),
      .id_5(1),
      .id_6(id_3),
      .id_7(1'b0 >= 1'b0),
      .id_8(id_4),
      .id_9(1),
      .id_10(1)
  );
  assign id_0 = 1 == id_4;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input tri1 id_2,
    output wor id_3,
    output wire id_4,
    input tri id_5,
    output supply1 id_6,
    input wand id_7,
    input wire id_8,
    output supply0 id_9,
    output supply0 id_10,
    input wire id_11,
    output supply1 id_12
);
  assign id_10 = 1'd0;
  module_0(
      id_6, id_10
  );
endmodule
