// Seed: 4141044918
module module_0 (
    output supply1 id_0,
    input tri id_1,
    input tri0 id_2,
    output tri0 id_3,
    output wand id_4
);
  wire id_6;
  wire id_7;
  id_8(
      1'h0, 1
  );
  supply1 id_9;
  assign id_9.id_6 = 1;
  tri0 id_10, id_11, id_12, id_13, id_14, id_15;
  assign id_0 = id_14;
endmodule
module module_1 #(
    parameter id_3 = 32'd38
) (
    input  tri  id_0,
    output wire id_1,
    output tri  id_2,
    input  tri0 _id_3,
    input  tri1 id_4,
    output tri1 id_5
);
  tri0 id_7;
  module_0(
      id_2, id_0, id_0, id_1, id_2
  );
  assign id_1 = id_7;
  always force id_5[1 : id_3[1 : 1]] = 1;
endmodule
