# do full_adder.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 13:10:32 on Apr 07,2021
# vlog -work work full_adder.vo 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 13:10:32 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 13:10:32 on Apr 07,2021
# vlog -work work full_adder.vwf.vt 
# -- Compiling module full_adder_vlg_sample_tst
# -- Compiling module full_adder_vlg_check_tst
# -- Compiling module full_adder_vlg_vec_tst
# 
# Top level modules:
# 	full_adder_vlg_vec_tst
# End time: 13:10:32 on Apr 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -do "full_adder.do" 
# Start time: 13:10:33 on Apr 07,2021
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# 
# //  ModelSim SE-64 10.4 Dec  3 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Refreshing H:/Verilog/adder1/simulation/qsim/work.full_adder_vlg_vec_tst
# Loading work.full_adder_vlg_vec_tst
# ** Error: (vsim-19) Failed to access library '220model_ver' at "220model_ver".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'sgate' at "sgate".
# 
# No such file or directory. (errno = ENOENT)
# Refreshing H:/Verilog/adder1/simulation/qsim/work.full_adder
# Loading work.full_adder
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# ** Error: (vsim-19) Failed to access library '220model_ver' at "220model_ver".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'sgate' at "sgate".
# 
# No such file or directory. (errno = ENOENT)
# Refreshing H:/Verilog/adder1/simulation/qsim/work.full_adder_vlg_sample_tst
# Loading work.full_adder_vlg_sample_tst
# ** Error: (vsim-19) Failed to access library '220model_ver' at "220model_ver".
# 
# No such file or directory. (errno = ENOENT)
# ** Error: (vsim-19) Failed to access library 'sgate' at "sgate".
# 
# No such file or directory. (errno = ENOENT)
# Refreshing H:/Verilog/adder1/simulation/qsim/work.full_adder_vlg_check_tst
# Loading work.full_adder_vlg_check_tst
# SDF 10.4 Compiler 2014.12 Dec  3 2014
# 
# Loading instances from full_adder_v.sdo
# Loading timing data from full_adder_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /full_adder_vlg_vec_tst File: full_adder.vwf.vt
# Simulation passed !
# ** Note: $finish    : full_adder.vwf.vt(179)
#    Time: 1 us  Iteration: 0  Instance: /full_adder_vlg_vec_tst/tb_out
# End time: 13:10:34 on Apr 07,2021, Elapsed time: 0:00:01
# Errors: 6, Warnings: 1
