// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="top_top,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu280-fsvh2892-2L-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.203750,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=61,HLS_SYN_DSP=0,HLS_SYN_FF=6938,HLS_SYN_LUT=30698,HLS_VERSION=2022_2}" *)

module top (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        wt_i_address0,
        wt_i_ce0,
        wt_i_q0,
        kh_i_address0,
        kh_i_ce0,
        kh_i_q0,
        dmem_i_address0,
        dmem_i_ce0,
        dmem_i_q0,
        dmem_o_address0,
        dmem_o_ce0,
        dmem_o_we0,
        dmem_o_d0,
        n_inputs,
        n_outputs,
        input_words,
        output_words,
        layer_mode,
        dmem_mode,
        width_mode,
        norm_mode
);

parameter    ap_ST_fsm_state1 = 11'd1;
parameter    ap_ST_fsm_state2 = 11'd2;
parameter    ap_ST_fsm_state3 = 11'd4;
parameter    ap_ST_fsm_state4 = 11'd8;
parameter    ap_ST_fsm_state5 = 11'd16;
parameter    ap_ST_fsm_state6 = 11'd32;
parameter    ap_ST_fsm_state7 = 11'd64;
parameter    ap_ST_fsm_state8 = 11'd128;
parameter    ap_ST_fsm_state9 = 11'd256;
parameter    ap_ST_fsm_state10 = 11'd512;
parameter    ap_ST_fsm_state11 = 11'd1024;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [12:0] wt_i_address0;
output   wt_i_ce0;
input  [63:0] wt_i_q0;
output  [5:0] kh_i_address0;
output   kh_i_ce0;
input  [63:0] kh_i_q0;
output  [10:0] dmem_i_address0;
output   dmem_i_ce0;
input  [63:0] dmem_i_q0;
output  [6:0] dmem_o_address0;
output   dmem_o_ce0;
output   dmem_o_we0;
output  [63:0] dmem_o_d0;
input  [15:0] n_inputs;
input  [15:0] n_outputs;
input  [15:0] input_words;
input  [15:0] output_words;
input  [2:0] layer_mode;
input  [0:0] dmem_mode;
input  [1:0] width_mode;
input  [1:0] norm_mode;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [10:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [15:0] kh_index_V;
reg   [15:0] o_index_V;
reg   [11:0] dmem_V_address0;
reg    dmem_V_ce0;
reg    dmem_V_we0;
reg   [63:0] dmem_V_d0;
wire   [63:0] dmem_V_q0;
reg    dmem_V_ce1;
wire   [63:0] dmem_V_q1;
reg   [12:0] wt_mem_V_address0;
reg    wt_mem_V_ce0;
reg    wt_mem_V_we0;
wire   [63:0] wt_mem_V_q0;
reg    wt_mem_V_ce1;
wire   [63:0] wt_mem_V_q1;
reg   [5:0] kh_mem_V_address0;
reg    kh_mem_V_ce0;
reg    kh_mem_V_we0;
wire   [63:0] kh_mem_V_q0;
reg    kh_mem_V_ce1;
wire   [63:0] kh_mem_V_q1;
reg   [1:0] layer_type_V_reg_683;
wire   [0:0] trunc_ln779_fu_368_p1;
wire   [0:0] trunc_ln701_fu_353_p1;
wire   [2:0] shl_ln_fu_394_p3;
reg   [2:0] shl_ln_reg_694;
wire   [6:0] shl_ln751_fu_407_p2;
reg   [6:0] shl_ln751_reg_699;
wire   [4:0] words_per_image_V_fu_413_p1;
reg   [4:0] words_per_image_V_reg_704;
wire   [1:0] tmp_fu_418_p3;
reg   [1:0] tmp_reg_710;
wire   [0:0] r_V_fu_427_p2;
reg   [0:0] r_V_reg_715;
wire    ap_CS_fsm_state2;
wire   [9:0] i_V_5_fu_449_p2;
reg   [9:0] i_V_5_reg_736;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln1027_fu_444_p2;
wire   [1:0] off_fu_470_p1;
reg   [1:0] off_reg_746;
wire    ap_CS_fsm_state4;
wire   [15:0] nc_V_1_fu_494_p1;
wire   [0:0] icmp_ln1019_fu_508_p2;
reg   [0:0] icmp_ln1019_reg_770;
wire   [14:0] trunc_ln1019_fu_529_p1;
reg   [14:0] trunc_ln1019_reg_775;
wire    ap_CS_fsm_state5;
wire   [8:0] trunc_ln793_fu_546_p1;
reg   [8:0] trunc_ln793_reg_780;
wire    ap_CS_fsm_state7;
wire   [4:0] words_per_out_V_fu_586_p3;
reg   [4:0] words_per_out_V_reg_785;
wire    ap_CS_fsm_state8;
wire   [0:0] brmerge22_fu_617_p2;
reg   [0:0] brmerge22_reg_791;
reg   [15:0] o_index_V_load_reg_796;
wire    ap_CS_fsm_state9;
wire    grp_top_Pipeline_LOOP_DMEM_I_fu_235_ap_start;
wire    grp_top_Pipeline_LOOP_DMEM_I_fu_235_ap_done;
wire    grp_top_Pipeline_LOOP_DMEM_I_fu_235_ap_idle;
wire    grp_top_Pipeline_LOOP_DMEM_I_fu_235_ap_ready;
wire   [10:0] grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_i_address0;
wire    grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_i_ce0;
wire   [11:0] grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_V_address0;
wire    grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_V_ce0;
wire    grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_V_we0;
wire   [63:0] grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_V_d0;
wire    grp_top_Pipeline_LOOP_WT_I_fu_251_ap_start;
wire    grp_top_Pipeline_LOOP_WT_I_fu_251_ap_done;
wire    grp_top_Pipeline_LOOP_WT_I_fu_251_ap_idle;
wire    grp_top_Pipeline_LOOP_WT_I_fu_251_ap_ready;
wire   [12:0] grp_top_Pipeline_LOOP_WT_I_fu_251_wt_i_address0;
wire    grp_top_Pipeline_LOOP_WT_I_fu_251_wt_i_ce0;
wire   [12:0] grp_top_Pipeline_LOOP_WT_I_fu_251_wt_mem_V_address0;
wire    grp_top_Pipeline_LOOP_WT_I_fu_251_wt_mem_V_ce0;
wire    grp_top_Pipeline_LOOP_WT_I_fu_251_wt_mem_V_we0;
wire   [63:0] grp_top_Pipeline_LOOP_WT_I_fu_251_wt_mem_V_d0;
wire    grp_top_Pipeline_LOOP_KH_I_fu_259_ap_start;
wire    grp_top_Pipeline_LOOP_KH_I_fu_259_ap_done;
wire    grp_top_Pipeline_LOOP_KH_I_fu_259_ap_idle;
wire    grp_top_Pipeline_LOOP_KH_I_fu_259_ap_ready;
wire   [5:0] grp_top_Pipeline_LOOP_KH_I_fu_259_kh_i_address0;
wire    grp_top_Pipeline_LOOP_KH_I_fu_259_kh_i_ce0;
wire   [5:0] grp_top_Pipeline_LOOP_KH_I_fu_259_kh_mem_V_address0;
wire    grp_top_Pipeline_LOOP_KH_I_fu_259_kh_mem_V_ce0;
wire    grp_top_Pipeline_LOOP_KH_I_fu_259_kh_mem_V_we0;
wire   [63:0] grp_top_Pipeline_LOOP_KH_I_fu_259_kh_mem_V_d0;
wire    grp_bin_conv_fu_267_ap_start;
wire    grp_bin_conv_fu_267_ap_done;
wire    grp_bin_conv_fu_267_ap_idle;
wire    grp_bin_conv_fu_267_ap_ready;
wire   [12:0] grp_bin_conv_fu_267_wt_mem_V_address0;
wire    grp_bin_conv_fu_267_wt_mem_V_ce0;
wire   [11:0] grp_bin_conv_fu_267_dmem_V_address0;
wire    grp_bin_conv_fu_267_dmem_V_ce0;
wire    grp_bin_conv_fu_267_dmem_V_we0;
wire   [63:0] grp_bin_conv_fu_267_dmem_V_d0;
wire    grp_fp_conv_fu_290_ap_start;
wire    grp_fp_conv_fu_290_ap_done;
wire    grp_fp_conv_fu_290_ap_idle;
wire    grp_fp_conv_fu_290_ap_ready;
wire   [12:0] grp_fp_conv_fu_290_wt_mem_V_address0;
wire    grp_fp_conv_fu_290_wt_mem_V_ce0;
wire   [5:0] grp_fp_conv_fu_290_kh_mem_V_address0;
wire    grp_fp_conv_fu_290_kh_mem_V_ce0;
wire   [11:0] grp_fp_conv_fu_290_dmem_V_address0;
wire    grp_fp_conv_fu_290_dmem_V_ce0;
wire    grp_fp_conv_fu_290_dmem_V_we0;
wire   [63:0] grp_fp_conv_fu_290_dmem_V_d0;
wire    grp_bin_dense_fu_306_ap_start;
wire    grp_bin_dense_fu_306_ap_done;
wire    grp_bin_dense_fu_306_ap_idle;
wire    grp_bin_dense_fu_306_ap_ready;
wire   [11:0] grp_bin_dense_fu_306_dmem_V_address0;
wire    grp_bin_dense_fu_306_dmem_V_ce0;
wire    grp_bin_dense_fu_306_dmem_V_we0;
wire   [63:0] grp_bin_dense_fu_306_dmem_V_d0;
wire   [11:0] grp_bin_dense_fu_306_dmem_V_address1;
wire    grp_bin_dense_fu_306_dmem_V_ce1;
wire   [12:0] grp_bin_dense_fu_306_wt_mem_V_address0;
wire    grp_bin_dense_fu_306_wt_mem_V_ce0;
wire   [12:0] grp_bin_dense_fu_306_wt_mem_V_address1;
wire    grp_bin_dense_fu_306_wt_mem_V_ce1;
wire   [5:0] grp_bin_dense_fu_306_kh_mem_V_address0;
wire    grp_bin_dense_fu_306_kh_mem_V_ce0;
wire   [5:0] grp_bin_dense_fu_306_kh_mem_V_address1;
wire    grp_bin_dense_fu_306_kh_mem_V_ce1;
wire    grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_start;
wire    grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_done;
wire    grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_idle;
wire    grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_ready;
wire   [6:0] grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_o_address0;
wire    grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_o_ce0;
wire    grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_o_we0;
wire   [63:0] grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_o_d0;
wire   [11:0] grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_V_address0;
wire    grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_V_ce0;
reg   [0:0] agg_tmp141_0_reg_209;
reg   [15:0] nc_V_4_reg_221;
reg    grp_top_Pipeline_LOOP_DMEM_I_fu_235_ap_start_reg;
reg    grp_top_Pipeline_LOOP_WT_I_fu_251_ap_start_reg;
reg    grp_top_Pipeline_LOOP_KH_I_fu_259_ap_start_reg;
reg    grp_bin_conv_fu_267_ap_start_reg;
wire    ap_CS_fsm_state6;
reg    grp_fp_conv_fu_290_ap_start_reg;
reg    grp_bin_dense_fu_306_ap_start_reg;
reg    grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_start_reg;
reg   [10:0] ap_NS_fsm;
wire    ap_NS_fsm_state10;
wire    ap_CS_fsm_state11;
wire   [63:0] zext_ln541_fu_465_p1;
wire   [15:0] add_ln840_5_fu_551_p2;
wire   [15:0] add_ln840_8_fu_513_p2;
wire   [15:0] zext_ln744_fu_372_p1;
wire   [15:0] grp_fu_348_p2;
wire   [15:0] add_ln840_9_fu_534_p2;
reg   [9:0] i_V_3_fu_144;
reg    ap_block_state2_on_subcall_done;
wire   [6:0] zext_ln751_fu_403_p1;
wire   [15:0] zext_ln1027_fu_440_p1;
wire   [5:0] ret_V_9_fu_455_p4;
wire   [2:0] lshr_ln_fu_573_p4;
wire   [0:0] icmp_ln1023_fu_568_p2;
wire   [4:0] zext_ln1513_fu_582_p1;
wire   [0:0] cmp_i_i130_not_fu_593_p2;
wire   [0:0] brmerge_fu_598_p2;
wire   [0:0] tmp_1_fu_604_p3;
wire   [0:0] brmerge_not_fu_611_p2;
reg    ap_predicate_op122_call_state8;
reg    ap_block_state8_on_subcall_done;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 11'd1;
#0 kh_index_V = 16'd0;
#0 o_index_V = 16'd0;
#0 grp_top_Pipeline_LOOP_DMEM_I_fu_235_ap_start_reg = 1'b0;
#0 grp_top_Pipeline_LOOP_WT_I_fu_251_ap_start_reg = 1'b0;
#0 grp_top_Pipeline_LOOP_KH_I_fu_259_ap_start_reg = 1'b0;
#0 grp_bin_conv_fu_267_ap_start_reg = 1'b0;
#0 grp_fp_conv_fu_290_ap_start_reg = 1'b0;
#0 grp_bin_dense_fu_306_ap_start_reg = 1'b0;
#0 grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_start_reg = 1'b0;
end

top_dmem_V_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 4096 ),
    .AddressWidth( 12 ))
dmem_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dmem_V_address0),
    .ce0(dmem_V_ce0),
    .we0(dmem_V_we0),
    .d0(dmem_V_d0),
    .q0(dmem_V_q0),
    .address1(grp_bin_dense_fu_306_dmem_V_address1),
    .ce1(dmem_V_ce1),
    .q1(dmem_V_q1)
);

top_wt_mem_V_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 4682 ),
    .AddressWidth( 13 ))
wt_mem_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(wt_mem_V_address0),
    .ce0(wt_mem_V_ce0),
    .we0(wt_mem_V_we0),
    .d0(grp_top_Pipeline_LOOP_WT_I_fu_251_wt_mem_V_d0),
    .q0(wt_mem_V_q0),
    .address1(grp_bin_dense_fu_306_wt_mem_V_address1),
    .ce1(wt_mem_V_ce1),
    .q1(wt_mem_V_q1)
);

top_kh_mem_V_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
kh_mem_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(kh_mem_V_address0),
    .ce0(kh_mem_V_ce0),
    .we0(kh_mem_V_we0),
    .d0(grp_top_Pipeline_LOOP_KH_I_fu_259_kh_mem_V_d0),
    .q0(kh_mem_V_q0),
    .address1(grp_bin_dense_fu_306_kh_mem_V_address1),
    .ce1(kh_mem_V_ce1),
    .q1(kh_mem_V_q1)
);

top_top_Pipeline_LOOP_DMEM_I grp_top_Pipeline_LOOP_DMEM_I_fu_235(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_Pipeline_LOOP_DMEM_I_fu_235_ap_start),
    .ap_done(grp_top_Pipeline_LOOP_DMEM_I_fu_235_ap_done),
    .ap_idle(grp_top_Pipeline_LOOP_DMEM_I_fu_235_ap_idle),
    .ap_ready(grp_top_Pipeline_LOOP_DMEM_I_fu_235_ap_ready),
    .input_words(input_words),
    .zext_ln754(words_per_image_V_reg_704),
    .dmem_mode(dmem_mode),
    .zext_ln751(shl_ln_reg_694),
    .dmem_i_address0(grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_i_address0),
    .dmem_i_ce0(grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_i_ce0),
    .dmem_i_q0(dmem_i_q0),
    .layer_type_V(layer_type_V_reg_683),
    .zext_ln758(tmp_reg_710),
    .dmem_V_address0(grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_V_address0),
    .dmem_V_ce0(grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_V_ce0),
    .dmem_V_we0(grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_V_we0),
    .dmem_V_d0(grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_V_d0)
);

top_top_Pipeline_LOOP_WT_I grp_top_Pipeline_LOOP_WT_I_fu_251(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_Pipeline_LOOP_WT_I_fu_251_ap_start),
    .ap_done(grp_top_Pipeline_LOOP_WT_I_fu_251_ap_done),
    .ap_idle(grp_top_Pipeline_LOOP_WT_I_fu_251_ap_idle),
    .ap_ready(grp_top_Pipeline_LOOP_WT_I_fu_251_ap_ready),
    .wt_i_address0(grp_top_Pipeline_LOOP_WT_I_fu_251_wt_i_address0),
    .wt_i_ce0(grp_top_Pipeline_LOOP_WT_I_fu_251_wt_i_ce0),
    .wt_i_q0(wt_i_q0),
    .wt_mem_V_address0(grp_top_Pipeline_LOOP_WT_I_fu_251_wt_mem_V_address0),
    .wt_mem_V_ce0(grp_top_Pipeline_LOOP_WT_I_fu_251_wt_mem_V_ce0),
    .wt_mem_V_we0(grp_top_Pipeline_LOOP_WT_I_fu_251_wt_mem_V_we0),
    .wt_mem_V_d0(grp_top_Pipeline_LOOP_WT_I_fu_251_wt_mem_V_d0)
);

top_top_Pipeline_LOOP_KH_I grp_top_Pipeline_LOOP_KH_I_fu_259(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_Pipeline_LOOP_KH_I_fu_259_ap_start),
    .ap_done(grp_top_Pipeline_LOOP_KH_I_fu_259_ap_done),
    .ap_idle(grp_top_Pipeline_LOOP_KH_I_fu_259_ap_idle),
    .ap_ready(grp_top_Pipeline_LOOP_KH_I_fu_259_ap_ready),
    .kh_i_address0(grp_top_Pipeline_LOOP_KH_I_fu_259_kh_i_address0),
    .kh_i_ce0(grp_top_Pipeline_LOOP_KH_I_fu_259_kh_i_ce0),
    .kh_i_q0(kh_i_q0),
    .kh_mem_V_address0(grp_top_Pipeline_LOOP_KH_I_fu_259_kh_mem_V_address0),
    .kh_mem_V_ce0(grp_top_Pipeline_LOOP_KH_I_fu_259_kh_mem_V_ce0),
    .kh_mem_V_we0(grp_top_Pipeline_LOOP_KH_I_fu_259_kh_mem_V_we0),
    .kh_mem_V_d0(grp_top_Pipeline_LOOP_KH_I_fu_259_kh_mem_V_d0)
);

top_bin_conv grp_bin_conv_fu_267(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bin_conv_fu_267_ap_start),
    .ap_done(grp_bin_conv_fu_267_ap_done),
    .ap_idle(grp_bin_conv_fu_267_ap_idle),
    .ap_ready(grp_bin_conv_fu_267_ap_ready),
    .nc(nc_V_4_reg_221),
    .d_i_idx(dmem_mode),
    .d_o_idx(r_V_reg_715),
    .n_inputs(n_inputs),
    .o_index(trunc_ln1019_reg_775),
    .new_batch(icmp_ln1019_reg_770),
    .width_mode(width_mode),
    .norm_mode(norm_mode),
    .wt_mem_V_address0(grp_bin_conv_fu_267_wt_mem_V_address0),
    .wt_mem_V_ce0(grp_bin_conv_fu_267_wt_mem_V_ce0),
    .wt_mem_V_q0(wt_mem_V_q0),
    .dmem_V_address0(grp_bin_conv_fu_267_dmem_V_address0),
    .dmem_V_ce0(grp_bin_conv_fu_267_dmem_V_ce0),
    .dmem_V_we0(grp_bin_conv_fu_267_dmem_V_we0),
    .dmem_V_d0(grp_bin_conv_fu_267_dmem_V_d0),
    .dmem_V_q0(dmem_V_q0)
);

top_fp_conv grp_fp_conv_fu_290(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fp_conv_fu_290_ap_start),
    .ap_done(grp_fp_conv_fu_290_ap_done),
    .ap_idle(grp_fp_conv_fu_290_ap_idle),
    .ap_ready(grp_fp_conv_fu_290_ap_ready),
    .d_i_idx(dmem_mode),
    .d_o_idx(r_V_reg_715),
    .kh_index(agg_tmp141_0_reg_209),
    .o_index(trunc_ln793_reg_780),
    .N(n_outputs),
    .wt_mem_V_address0(grp_fp_conv_fu_290_wt_mem_V_address0),
    .wt_mem_V_ce0(grp_fp_conv_fu_290_wt_mem_V_ce0),
    .wt_mem_V_q0(wt_mem_V_q0),
    .kh_mem_V_address0(grp_fp_conv_fu_290_kh_mem_V_address0),
    .kh_mem_V_ce0(grp_fp_conv_fu_290_kh_mem_V_ce0),
    .kh_mem_V_q0(kh_mem_V_q0),
    .dmem_V_address0(grp_fp_conv_fu_290_dmem_V_address0),
    .dmem_V_ce0(grp_fp_conv_fu_290_dmem_V_ce0),
    .dmem_V_we0(grp_fp_conv_fu_290_dmem_V_we0),
    .dmem_V_d0(grp_fp_conv_fu_290_dmem_V_d0),
    .dmem_V_q0(dmem_V_q0)
);

top_bin_dense grp_bin_dense_fu_306(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_bin_dense_fu_306_ap_start),
    .ap_done(grp_bin_dense_fu_306_ap_done),
    .ap_idle(grp_bin_dense_fu_306_ap_idle),
    .ap_ready(grp_bin_dense_fu_306_ap_ready),
    .layer_type(layer_type_V_reg_683),
    .d_i_idx(dmem_mode),
    .d_o_idx(r_V_reg_715),
    .o_index(o_index_V_load_reg_796),
    .n_inputs(n_inputs),
    .n_outputs(n_outputs),
    .dmem_V_address0(grp_bin_dense_fu_306_dmem_V_address0),
    .dmem_V_ce0(grp_bin_dense_fu_306_dmem_V_ce0),
    .dmem_V_we0(grp_bin_dense_fu_306_dmem_V_we0),
    .dmem_V_d0(grp_bin_dense_fu_306_dmem_V_d0),
    .dmem_V_q0(dmem_V_q0),
    .dmem_V_address1(grp_bin_dense_fu_306_dmem_V_address1),
    .dmem_V_ce1(grp_bin_dense_fu_306_dmem_V_ce1),
    .dmem_V_q1(dmem_V_q1),
    .wt_mem_V_address0(grp_bin_dense_fu_306_wt_mem_V_address0),
    .wt_mem_V_ce0(grp_bin_dense_fu_306_wt_mem_V_ce0),
    .wt_mem_V_q0(wt_mem_V_q0),
    .wt_mem_V_address1(grp_bin_dense_fu_306_wt_mem_V_address1),
    .wt_mem_V_ce1(grp_bin_dense_fu_306_wt_mem_V_ce1),
    .wt_mem_V_q1(wt_mem_V_q1),
    .kh_mem_V_address0(grp_bin_dense_fu_306_kh_mem_V_address0),
    .kh_mem_V_ce0(grp_bin_dense_fu_306_kh_mem_V_ce0),
    .kh_mem_V_q0(kh_mem_V_q0),
    .kh_mem_V_address1(grp_bin_dense_fu_306_kh_mem_V_address1),
    .kh_mem_V_ce1(grp_bin_dense_fu_306_kh_mem_V_ce1),
    .kh_mem_V_q1(kh_mem_V_q1)
);

top_top_Pipeline_LOOP_DMEM_O grp_top_Pipeline_LOOP_DMEM_O_fu_322(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_start),
    .ap_done(grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_done),
    .ap_idle(grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_idle),
    .ap_ready(grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_ready),
    .output_words(output_words),
    .dmem_o_address0(grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_o_address0),
    .dmem_o_ce0(grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_o_ce0),
    .dmem_o_we0(grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_o_we0),
    .dmem_o_d0(grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_o_d0),
    .r_V(r_V_reg_715),
    .zext_ln1494(words_per_out_V_reg_785),
    .brmerge22(brmerge22_reg_791),
    .words_per_out_V_cast5(words_per_out_V_reg_785),
    .dmem_V_address0(grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_V_address0),
    .dmem_V_ce0(grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_V_ce0),
    .dmem_V_q0(dmem_V_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_bin_conv_fu_267_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_bin_conv_fu_267_ap_start_reg <= 1'b1;
        end else if ((grp_bin_conv_fu_267_ap_ready == 1'b1)) begin
            grp_bin_conv_fu_267_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_bin_dense_fu_306_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_bin_dense_fu_306_ap_start_reg <= 1'b1;
        end else if ((grp_bin_dense_fu_306_ap_ready == 1'b1)) begin
            grp_bin_dense_fu_306_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fp_conv_fu_290_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_fp_conv_fu_290_ap_start_reg <= 1'b1;
        end else if ((grp_fp_conv_fu_290_ap_ready == 1'b1)) begin
            grp_fp_conv_fu_290_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_Pipeline_LOOP_DMEM_I_fu_235_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_top_Pipeline_LOOP_DMEM_I_fu_235_ap_start_reg <= 1'b1;
        end else if ((grp_top_Pipeline_LOOP_DMEM_I_fu_235_ap_ready == 1'b1)) begin
            grp_top_Pipeline_LOOP_DMEM_I_fu_235_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state10) & (1'b1 == ap_CS_fsm_state8))) begin
            grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_start_reg <= 1'b1;
        end else if ((grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_ready == 1'b1)) begin
            grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_Pipeline_LOOP_KH_I_fu_259_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_top_Pipeline_LOOP_KH_I_fu_259_ap_start_reg <= 1'b1;
        end else if ((grp_top_Pipeline_LOOP_KH_I_fu_259_ap_ready == 1'b1)) begin
            grp_top_Pipeline_LOOP_KH_I_fu_259_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_Pipeline_LOOP_WT_I_fu_251_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_top_Pipeline_LOOP_WT_I_fu_251_ap_start_reg <= 1'b1;
        end else if ((grp_top_Pipeline_LOOP_WT_I_fu_251_ap_ready == 1'b1)) begin
            grp_top_Pipeline_LOOP_WT_I_fu_251_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        if ((trunc_ln701_fu_353_p1 == 1'd1)) begin
            agg_tmp141_0_reg_209 <= 1'd0;
        end else if ((trunc_ln701_fu_353_p1 == 1'd0)) begin
            agg_tmp141_0_reg_209 <= trunc_ln779_fu_368_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2) & (layer_type_V_reg_683 == 2'd1))) begin
        i_V_3_fu_144 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        i_V_3_fu_144 <= i_V_5_reg_736;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (trunc_ln701_fu_353_p1 == 1'd1))) begin
        kh_index_V <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (trunc_ln701_fu_353_p1 == 1'd0))) begin
        kh_index_V <= zext_ln744_fu_372_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        kh_index_V <= add_ln840_8_fu_513_p2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        kh_index_V <= add_ln840_5_fu_551_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        if ((off_reg_746 == 2'd2)) begin
            nc_V_4_reg_221 <= {{kh_mem_V_q0[47:32]}};
        end else if ((off_reg_746 == 2'd1)) begin
            nc_V_4_reg_221 <= {{kh_mem_V_q0[31:16]}};
        end else if ((off_reg_746 == 2'd0)) begin
            nc_V_4_reg_221 <= nc_V_1_fu_494_p1;
        end else if ((off_reg_746 == 2'd3)) begin
            nc_V_4_reg_221 <= {{kh_mem_V_q0[63:48]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1) & (trunc_ln701_fu_353_p1 == 1'd1))) begin
        o_index_V <= 16'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        o_index_V <= add_ln840_9_fu_534_p2;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state7))) begin
        o_index_V <= grp_fu_348_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        brmerge22_reg_791 <= brmerge22_fu_617_p2;
        words_per_out_V_reg_785 <= words_per_out_V_fu_586_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_V_5_reg_736 <= i_V_5_fu_449_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        icmp_ln1019_reg_770 <= icmp_ln1019_fu_508_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        layer_type_V_reg_683 <= {{layer_mode[2:1]}};
        shl_ln751_reg_699 <= shl_ln751_fu_407_p2;
        shl_ln_reg_694[2 : 1] <= shl_ln_fu_394_p3[2 : 1];
        tmp_reg_710[1] <= tmp_fu_418_p3[1];
        words_per_image_V_reg_704 <= words_per_image_V_fu_413_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        o_index_V_load_reg_796 <= o_index_V;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln1027_fu_444_p2 == 1'd1))) begin
        off_reg_746 <= off_fu_470_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        r_V_reg_715 <= r_V_fu_427_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        trunc_ln1019_reg_775 <= trunc_ln1019_fu_529_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        trunc_ln793_reg_780 <= trunc_ln793_fu_546_p1;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state2_on_subcall_done)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_bin_conv_fu_267_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state8_on_subcall_done)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        dmem_V_address0 = grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_V_address0;
    end else if ((~(layer_type_V_reg_683 == 2'd1) & ~(layer_type_V_reg_683 == 2'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        dmem_V_address0 = grp_bin_dense_fu_306_dmem_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (layer_type_V_reg_683 == 2'd0))) begin
        dmem_V_address0 = grp_fp_conv_fu_290_dmem_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        dmem_V_address0 = grp_bin_conv_fu_267_dmem_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dmem_V_address0 = grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_V_address0;
    end else begin
        dmem_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        dmem_V_ce0 = grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_V_ce0;
    end else if ((~(layer_type_V_reg_683 == 2'd1) & ~(layer_type_V_reg_683 == 2'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        dmem_V_ce0 = grp_bin_dense_fu_306_dmem_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (layer_type_V_reg_683 == 2'd0))) begin
        dmem_V_ce0 = grp_fp_conv_fu_290_dmem_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        dmem_V_ce0 = grp_bin_conv_fu_267_dmem_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dmem_V_ce0 = grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_V_ce0;
    end else begin
        dmem_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(layer_type_V_reg_683 == 2'd1) & ~(layer_type_V_reg_683 == 2'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        dmem_V_ce1 = grp_bin_dense_fu_306_dmem_V_ce1;
    end else begin
        dmem_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(layer_type_V_reg_683 == 2'd1) & ~(layer_type_V_reg_683 == 2'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        dmem_V_d0 = grp_bin_dense_fu_306_dmem_V_d0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (layer_type_V_reg_683 == 2'd0))) begin
        dmem_V_d0 = grp_fp_conv_fu_290_dmem_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        dmem_V_d0 = grp_bin_conv_fu_267_dmem_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dmem_V_d0 = grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_V_d0;
    end else begin
        dmem_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((~(layer_type_V_reg_683 == 2'd1) & ~(layer_type_V_reg_683 == 2'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        dmem_V_we0 = grp_bin_dense_fu_306_dmem_V_we0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (layer_type_V_reg_683 == 2'd0))) begin
        dmem_V_we0 = grp_fp_conv_fu_290_dmem_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        dmem_V_we0 = grp_bin_conv_fu_267_dmem_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        dmem_V_we0 = grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_V_we0;
    end else begin
        dmem_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        kh_mem_V_address0 = zext_ln541_fu_465_p1;
    end else if ((~(layer_type_V_reg_683 == 2'd1) & ~(layer_type_V_reg_683 == 2'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        kh_mem_V_address0 = grp_bin_dense_fu_306_kh_mem_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (layer_type_V_reg_683 == 2'd0))) begin
        kh_mem_V_address0 = grp_fp_conv_fu_290_kh_mem_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        kh_mem_V_address0 = grp_top_Pipeline_LOOP_KH_I_fu_259_kh_mem_V_address0;
    end else begin
        kh_mem_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        kh_mem_V_ce0 = 1'b1;
    end else if ((~(layer_type_V_reg_683 == 2'd1) & ~(layer_type_V_reg_683 == 2'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        kh_mem_V_ce0 = grp_bin_dense_fu_306_kh_mem_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (layer_type_V_reg_683 == 2'd0))) begin
        kh_mem_V_ce0 = grp_fp_conv_fu_290_kh_mem_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        kh_mem_V_ce0 = grp_top_Pipeline_LOOP_KH_I_fu_259_kh_mem_V_ce0;
    end else begin
        kh_mem_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(layer_type_V_reg_683 == 2'd1) & ~(layer_type_V_reg_683 == 2'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        kh_mem_V_ce1 = grp_bin_dense_fu_306_kh_mem_V_ce1;
    end else begin
        kh_mem_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        kh_mem_V_we0 = grp_top_Pipeline_LOOP_KH_I_fu_259_kh_mem_V_we0;
    end else begin
        kh_mem_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(layer_type_V_reg_683 == 2'd1) & ~(layer_type_V_reg_683 == 2'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        wt_mem_V_address0 = grp_bin_dense_fu_306_wt_mem_V_address0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (layer_type_V_reg_683 == 2'd0))) begin
        wt_mem_V_address0 = grp_fp_conv_fu_290_wt_mem_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        wt_mem_V_address0 = grp_bin_conv_fu_267_wt_mem_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wt_mem_V_address0 = grp_top_Pipeline_LOOP_WT_I_fu_251_wt_mem_V_address0;
    end else begin
        wt_mem_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~(layer_type_V_reg_683 == 2'd1) & ~(layer_type_V_reg_683 == 2'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        wt_mem_V_ce0 = grp_bin_dense_fu_306_wt_mem_V_ce0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (layer_type_V_reg_683 == 2'd0))) begin
        wt_mem_V_ce0 = grp_fp_conv_fu_290_wt_mem_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        wt_mem_V_ce0 = grp_bin_conv_fu_267_wt_mem_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        wt_mem_V_ce0 = grp_top_Pipeline_LOOP_WT_I_fu_251_wt_mem_V_ce0;
    end else begin
        wt_mem_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~(layer_type_V_reg_683 == 2'd1) & ~(layer_type_V_reg_683 == 2'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        wt_mem_V_ce1 = grp_bin_dense_fu_306_wt_mem_V_ce1;
    end else begin
        wt_mem_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        wt_mem_V_we0 = grp_top_Pipeline_LOOP_WT_I_fu_251_wt_mem_V_we0;
    end else begin
        wt_mem_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2) & (layer_type_V_reg_683 == 2'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if ((~(layer_type_V_reg_683 == 2'd1) & ~(layer_type_V_reg_683 == 2'd0) & (1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2) & (layer_type_V_reg_683 == 2'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln1027_fu_444_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((grp_bin_conv_fu_267_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln840_5_fu_551_p2 = (kh_index_V + n_outputs);

assign add_ln840_8_fu_513_p2 = (kh_index_V + 16'd1);

assign add_ln840_9_fu_534_p2 = (o_index_V + 16'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state10 = ap_NS_fsm[32'd9];

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_top_Pipeline_LOOP_KH_I_fu_259_ap_done == 1'b0) | (grp_top_Pipeline_LOOP_WT_I_fu_251_ap_done == 1'b0) | (grp_top_Pipeline_LOOP_DMEM_I_fu_235_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state8_on_subcall_done = (((ap_predicate_op122_call_state8 == 1'b1) & (grp_bin_dense_fu_306_ap_done == 1'b0)) | ((grp_fp_conv_fu_290_ap_done == 1'b0) & (layer_type_V_reg_683 == 2'd0)));
end

always @ (*) begin
    ap_predicate_op122_call_state8 = (~(layer_type_V_reg_683 == 2'd1) & ~(layer_type_V_reg_683 == 2'd0));
end

assign brmerge22_fu_617_p2 = (tmp_1_fu_604_p3 | brmerge_not_fu_611_p2);

assign brmerge_fu_598_p2 = (icmp_ln1023_fu_568_p2 | cmp_i_i130_not_fu_593_p2);

assign brmerge_not_fu_611_p2 = (brmerge_fu_598_p2 ^ 1'd1);

assign cmp_i_i130_not_fu_593_p2 = ((width_mode != 2'd0) ? 1'b1 : 1'b0);

assign dmem_i_address0 = grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_i_address0;

assign dmem_i_ce0 = grp_top_Pipeline_LOOP_DMEM_I_fu_235_dmem_i_ce0;

assign dmem_o_address0 = grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_o_address0;

assign dmem_o_ce0 = grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_o_ce0;

assign dmem_o_d0 = grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_o_d0;

assign dmem_o_we0 = grp_top_Pipeline_LOOP_DMEM_O_fu_322_dmem_o_we0;

assign grp_bin_conv_fu_267_ap_start = grp_bin_conv_fu_267_ap_start_reg;

assign grp_bin_dense_fu_306_ap_start = grp_bin_dense_fu_306_ap_start_reg;

assign grp_fp_conv_fu_290_ap_start = grp_fp_conv_fu_290_ap_start_reg;

assign grp_fu_348_p2 = (o_index_V + n_outputs);

assign grp_top_Pipeline_LOOP_DMEM_I_fu_235_ap_start = grp_top_Pipeline_LOOP_DMEM_I_fu_235_ap_start_reg;

assign grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_start = grp_top_Pipeline_LOOP_DMEM_O_fu_322_ap_start_reg;

assign grp_top_Pipeline_LOOP_KH_I_fu_259_ap_start = grp_top_Pipeline_LOOP_KH_I_fu_259_ap_start_reg;

assign grp_top_Pipeline_LOOP_WT_I_fu_251_ap_start = grp_top_Pipeline_LOOP_WT_I_fu_251_ap_start_reg;

assign i_V_5_fu_449_p2 = (i_V_3_fu_144 + 10'd1);

assign icmp_ln1019_fu_508_p2 = ((i_V_3_fu_144 == 10'd0) ? 1'b1 : 1'b0);

assign icmp_ln1023_fu_568_p2 = ((norm_mode != 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln1027_fu_444_p2 = ((zext_ln1027_fu_440_p1 < n_outputs) ? 1'b1 : 1'b0);

assign kh_i_address0 = grp_top_Pipeline_LOOP_KH_I_fu_259_kh_i_address0;

assign kh_i_ce0 = grp_top_Pipeline_LOOP_KH_I_fu_259_kh_i_ce0;

assign lshr_ln_fu_573_p4 = {{shl_ln751_reg_699[4:2]}};

assign nc_V_1_fu_494_p1 = kh_mem_V_q0[15:0];

assign off_fu_470_p1 = kh_index_V[1:0];

assign r_V_fu_427_p2 = (dmem_mode ^ 1'd1);

assign ret_V_9_fu_455_p4 = {{kh_index_V[7:2]}};

assign shl_ln751_fu_407_p2 = 7'd1 << zext_ln751_fu_403_p1;

assign shl_ln_fu_394_p3 = {{width_mode}, {1'd0}};

assign tmp_1_fu_604_p3 = layer_mode[32'd2];

assign tmp_fu_418_p3 = {{dmem_mode}, {1'd0}};

assign trunc_ln1019_fu_529_p1 = o_index_V[14:0];

assign trunc_ln701_fu_353_p1 = layer_mode[0:0];

assign trunc_ln779_fu_368_p1 = kh_index_V[0:0];

assign trunc_ln793_fu_546_p1 = o_index_V[8:0];

assign words_per_image_V_fu_413_p1 = shl_ln751_fu_407_p2[4:0];

assign words_per_out_V_fu_586_p3 = ((icmp_ln1023_fu_568_p2[0:0] == 1'b1) ? words_per_image_V_reg_704 : zext_ln1513_fu_582_p1);

assign wt_i_address0 = grp_top_Pipeline_LOOP_WT_I_fu_251_wt_i_address0;

assign wt_i_ce0 = grp_top_Pipeline_LOOP_WT_I_fu_251_wt_i_ce0;

assign zext_ln1027_fu_440_p1 = i_V_3_fu_144;

assign zext_ln1513_fu_582_p1 = lshr_ln_fu_573_p4;

assign zext_ln541_fu_465_p1 = ret_V_9_fu_455_p4;

assign zext_ln744_fu_372_p1 = trunc_ln779_fu_368_p1;

assign zext_ln751_fu_403_p1 = shl_ln_fu_394_p3;

always @ (posedge ap_clk) begin
    shl_ln_reg_694[0] <= 1'b0;
    tmp_reg_710[0] <= 1'b0;
end

endmodule //top
