input_image.v,verilog,xil_defaultlib,../../../../CNN.gen/sources_1/ip/input_image/sim/input_image.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
