

================================================================
== Synthesis Summary Report of 'stencil3d'
================================================================
+ General Information: 
    * Date:           Sat Mar 29 16:06:03 2025
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        STENCIL3D
    * Solution:       solution0 (Vivado IP Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcu50-fsvh2104-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |        Modules       | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |         |           |           |     |
    |        & Loops       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +----------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ stencil3d           |     -|  0.00|     8569|  6.855e+04|         -|     8570|     -|        no|     -|  3 (~0%)|  420 (~0%)|  920 (~0%)|    -|
    | o height_bound_col   |     -|  5.84|      416|  3.328e+03|        26|        -|    16|        no|     -|        -|          -|          -|    -|
    |  o height_bound_row  |     -|  5.84|       24|    192.000|         3|        -|     8|        no|     -|        -|          -|          -|    -|
    | o col_bound_height   |     -|  5.84|      252|  2.016e+03|        18|        -|    14|        no|     -|        -|          -|          -|    -|
    |  o col_bound_row     |     -|  5.84|       16|    128.000|         2|        -|     8|        no|     -|        -|          -|          -|    -|
    | o row_bound_height   |     -|  5.84|      420|  3.360e+03|        30|        -|    14|        no|     -|        -|          -|          -|    -|
    |  o row_bound_col     |     -|  5.84|       28|    224.000|         2|        -|    14|        no|     -|        -|          -|          -|    -|
    | o loop_height        |     -|  5.84|     7476|  5.981e+04|       534|        -|    14|        no|     -|        -|          -|          -|    -|
    |  o loop_col          |     -|  5.84|      532|  4.256e+03|        38|        -|    14|        no|     -|        -|          -|          -|    -|
    |   o loop_row         |     -|  5.84|       36|    288.000|         6|        -|     6|        no|     -|        -|          -|          -|    -|
    +----------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------+-----------+----------+
| Port          | Direction | Bitwidth |
+---------------+-----------+----------+
| C_address0    | out       | 1        |
| C_address1    | out       | 1        |
| C_q0          | in        | 32       |
| C_q1          | in        | 32       |
| orig_address0 | out       | 11       |
| orig_address1 | out       | 11       |
| orig_q0       | in        | 32       |
| orig_q1       | in        | 32       |
| sol_address0  | out       | 11       |
| sol_address1  | out       | 11       |
| sol_d0        | out       | 32       |
| sol_d1        | out       | 32       |
+---------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| C        | in        | int*     |
| orig     | in        | int*     |
| sol      | out       | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+---------+----------+
| Argument | HW Interface  | HW Type | HW Usage |
+----------+---------------+---------+----------+
| C        | C_address0    | port    | offset   |
| C        | C_ce0         | port    |          |
| C        | C_q0          | port    |          |
| C        | C_address1    | port    | offset   |
| C        | C_ce1         | port    |          |
| C        | C_q1          | port    |          |
| orig     | orig_address0 | port    | offset   |
| orig     | orig_ce0      | port    |          |
| orig     | orig_q0       | port    |          |
| orig     | orig_address1 | port    | offset   |
| orig     | orig_ce1      | port    |          |
| orig     | orig_q1       | port    |          |
| sol      | sol_address0  | port    | offset   |
| sol      | sol_ce0       | port    |          |
| sol      | sol_we0       | port    |          |
| sol      | sol_d0        | port    |          |
| sol      | sol_address1  | port    | offset   |
| sol      | sol_ce1       | port    |          |
| sol      | sol_we1       | port    |          |
| sol      | sol_d1        | port    |          |
+----------+---------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-------------------------------+-----+--------+-------------------+-----+--------+---------+
| Name                          | DSP | Pragma | Variable          | Op  | Impl   | Latency |
+-------------------------------+-----+--------+-------------------+-----+--------+---------+
| + stencil3d                   | 3   |        |                   |     |        |         |
|   add_ln15_fu_406_p2          |     |        | add_ln15          | add | fabric | 0       |
|   add_ln16_fu_439_p2          |     |        | add_ln16          | add | fabric | 0       |
|   add_ln17_fu_449_p2          |     |        | add_ln17          | add | fabric | 0       |
|   add_ln18_fu_467_p2          |     |        | add_ln18          | add | fabric | 0       |
|   add_ln22_fu_518_p2          |     |        | add_ln22          | add | fabric | 0       |
|   add_ln24_fu_542_p2          |     |        | add_ln24          | add | fabric | 0       |
|   add_ln21_fu_552_p2          |     |        | add_ln21          | add | fabric | 0       |
|   add_ln28_fu_607_p2          |     |        | add_ln28          | add | fabric | 0       |
|   add_ln27_fu_613_p2          |     |        | add_ln27          | add | fabric | 0       |
|   indvars_iv_next33_fu_632_p2 |     |        | indvars_iv_next33 | add | fabric | 0       |
|   empty_15_fu_664_p2          |     |        | empty_15          | add | fabric | 0       |
|   empty_16_fu_673_p2          |     |        | empty_16          | add | fabric | 0       |
|   indvars_iv_next19_fu_678_p2 |     |        | indvars_iv_next19 | add | fabric | 0       |
|   tmp3_fu_684_p2              |     |        | tmp3              | add | fabric | 0       |
|   add_ln44_fu_764_p2          |     |        | add_ln44          | add | fabric | 0       |
|   add_ln45_fu_784_p2          |     |        | add_ln45          | add | fabric | 0       |
|   add_ln48_fu_804_p2          |     |        | add_ln48          | add | fabric | 0       |
|   mul_32s_32s_32_1_1_U1       | 3   |        | mul_ln48          | mul | auto   | 0       |
|   mul_32s_32s_32_1_1_U1       | 3   |        | mul_ln48_1        | mul | auto   | 0       |
|   add_ln48_5_fu_833_p2        |     |        | add_ln48_5        | add | fabric | 0       |
+-------------------------------+-----+--------+-------------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+--------------+----------+----------------------------------------------------+-----------------------------------------------------------------+
| Type         | Options  | Location                                           | Messages                                                        |
+--------------+----------+----------------------------------------------------+-----------------------------------------------------------------+
| loop_flatten | off=true | data/base_directives/stencil3d.tcl:11 in stencil3d | '#pragma HLS loop_flatten' can only be applied inside loop body |
+--------------+----------+----------------------------------------------------+-----------------------------------------------------------------+

* Valid Pragma Syntax
+--------------+----------+----------------------------------------------------+
| Type         | Options  | Location                                           |
+--------------+----------+----------------------------------------------------+
| loop_flatten | off=true | data/base_directives/stencil3d.tcl:12 in stencil3d |
| loop_flatten | off=true | data/base_directives/stencil3d.tcl:13 in stencil3d |
| loop_flatten | off=true | data/base_directives/stencil3d.tcl:14 in stencil3d |
| loop_flatten | off=true | data/base_directives/stencil3d.tcl:15 in stencil3d |
| loop_flatten | off=true | data/base_directives/stencil3d.tcl:16 in stencil3d |
| loop_flatten | off=true | data/base_directives/stencil3d.tcl:17 in stencil3d |
| loop_flatten | off=true | data/base_directives/stencil3d.tcl:18 in stencil3d |
| loop_flatten | off=true | data/base_directives/stencil3d.tcl:19 in stencil3d |
| loop_flatten | off=true | data/base_directives/stencil3d.tcl:20 in stencil3d |
| pipeline     | off=true | data/base_directives/stencil3d.tcl:1 in stencil3d  |
| pipeline     | off=true | data/base_directives/stencil3d.tcl:2 in stencil3d  |
| pipeline     | off=true | data/base_directives/stencil3d.tcl:3 in stencil3d  |
| pipeline     | off=true | data/base_directives/stencil3d.tcl:4 in stencil3d  |
| pipeline     | off=true | data/base_directives/stencil3d.tcl:5 in stencil3d  |
| pipeline     | off=true | data/base_directives/stencil3d.tcl:6 in stencil3d  |
| pipeline     | off=true | data/base_directives/stencil3d.tcl:7 in stencil3d  |
| pipeline     | off=true | data/base_directives/stencil3d.tcl:8 in stencil3d  |
| pipeline     | off=true | data/base_directives/stencil3d.tcl:9 in stencil3d  |
| pipeline     | off=true | data/base_directives/stencil3d.tcl:10 in stencil3d |
+--------------+----------+----------------------------------------------------+


