Analysis & Synthesis report for calculadora
Wed Dec 05 16:02:15 2018
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |calculadora|bin_bcd:bintobcd|st_reg
  9. State Machine - |calculadora|divider:divisor|st_reg
 10. State Machine - |calculadora|cir_add_sub:add_sub|state_reg
 11. State Machine - |calculadora|multiplicador:multiplicacion|state_reg
 12. State Machine - |calculadora|controlador_op:controlador|state_reg
 13. State Machine - |calculadora|fsm_calc:fsm_calcu|fsm_calc_slave:U|st_reg
 14. Registers Protected by Synthesis
 15. User-Specified and Inferred Latches
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for fsm_calc:fsm_calcu|fsm_calc_slave:U
 21. Source assignments for controlador_op:controlador
 22. Source assignments for multiplicador:multiplicacion
 23. Source assignments for cir_add_sub:add_sub
 24. Source assignments for divider:divisor
 25. Parameter Settings for User Entity Instance: teclado_calc:tec_calc|addsub:u
 26. Parameter Settings for User Entity Instance: teclado_calc:tec_calc|addsub:y
 27. Parameter Settings for User Entity Instance: teclado_calc:tec_calc|addsub:r
 28. Parameter Settings for User Entity Instance: fsm_calc:fsm_calcu|addsub:add1
 29. Parameter Settings for User Entity Instance: fsm_calc:fsm_calcu|divisor500mil:DF|addsub:stage0
 30. Parameter Settings for User Entity Instance: reg_des:reg_desp_A|divisor500mil:u|addsub:stage0
 31. Parameter Settings for User Entity Instance: reg_des:reg_desp_A|registro:stage4
 32. Parameter Settings for User Entity Instance: reg_des:reg_desp_A|registro:stage3
 33. Parameter Settings for User Entity Instance: reg_des:reg_desp_A|registro:stage2
 34. Parameter Settings for User Entity Instance: reg_des:reg_desp_A|registro:stage1
 35. Parameter Settings for User Entity Instance: reg_des:reg_desp_A|registro:stage0
 36. Parameter Settings for User Entity Instance: reg_des:reg_desp_B|divisor500mil:u|addsub:stage0
 37. Parameter Settings for User Entity Instance: reg_des:reg_desp_B|registro:stage4
 38. Parameter Settings for User Entity Instance: reg_des:reg_desp_B|registro:stage3
 39. Parameter Settings for User Entity Instance: reg_des:reg_desp_B|registro:stage2
 40. Parameter Settings for User Entity Instance: reg_des:reg_desp_B|registro:stage1
 41. Parameter Settings for User Entity Instance: reg_des:reg_desp_B|registro:stage0
 42. Parameter Settings for User Entity Instance: bcd_binary:bcd_A|addsub:stage1
 43. Parameter Settings for User Entity Instance: bcd_binary:bcd_A|addsub:stage2
 44. Parameter Settings for User Entity Instance: bcd_binary:bcd_A|addsub:stage3
 45. Parameter Settings for User Entity Instance: bcd_binary:bcd_A|addsub:stage4
 46. Parameter Settings for User Entity Instance: bcd_binary:bcd_A|addsub:stage5
 47. Parameter Settings for User Entity Instance: bcd_binary:bcd_A|addsub:stage6
 48. Parameter Settings for User Entity Instance: bcd_binary:bcd_A|addsub:stage7
 49. Parameter Settings for User Entity Instance: bcd_binary:bcd_A|addsub:stage8
 50. Parameter Settings for User Entity Instance: bcd_binary:bcd_A|addsub:stage9
 51. Parameter Settings for User Entity Instance: bcd_binary:bcd_B|addsub:stage1
 52. Parameter Settings for User Entity Instance: bcd_binary:bcd_B|addsub:stage2
 53. Parameter Settings for User Entity Instance: bcd_binary:bcd_B|addsub:stage3
 54. Parameter Settings for User Entity Instance: bcd_binary:bcd_B|addsub:stage4
 55. Parameter Settings for User Entity Instance: bcd_binary:bcd_B|addsub:stage5
 56. Parameter Settings for User Entity Instance: bcd_binary:bcd_B|addsub:stage6
 57. Parameter Settings for User Entity Instance: bcd_binary:bcd_B|addsub:stage7
 58. Parameter Settings for User Entity Instance: bcd_binary:bcd_B|addsub:stage8
 59. Parameter Settings for User Entity Instance: bcd_binary:bcd_B|addsub:stage9
 60. Parameter Settings for User Entity Instance: controlador_op:controlador|divisor500mil:stage0|addsub:stage0
 61. Parameter Settings for User Entity Instance: multiplicador:multiplicacion|divisor500mil:stageen|addsub:stage0
 62. Parameter Settings for User Entity Instance: multiplicador:multiplicacion|registro:stagea
 63. Parameter Settings for User Entity Instance: multiplicador:multiplicacion|addsub:stageb
 64. Parameter Settings for User Entity Instance: multiplicador:multiplicacion|registro:stagec
 65. Parameter Settings for User Entity Instance: multiplicador:multiplicacion|addsub:staged
 66. Parameter Settings for User Entity Instance: multiplicador:multiplicacion|registro:stagee
 67. Parameter Settings for User Entity Instance: multiplicador:multiplicacion|registro:stagef
 68. Parameter Settings for User Entity Instance: cir_add_sub:add_sub|divisor500mil:stageen|addsub:stage0
 69. Parameter Settings for User Entity Instance: cir_add_sub:add_sub|addsub:y
 70. Parameter Settings for User Entity Instance: divider:divisor
 71. Parameter Settings for User Entity Instance: divider:divisor|divisor500mil:DF|addsub:stage0
 72. Parameter Settings for User Entity Instance: divider:divisor|addsub:U_temp1
 73. Parameter Settings for User Entity Instance: divider:divisor|addsub:U_temp2
 74. Parameter Settings for User Entity Instance: bin_bcd:bintobcd|divisor500mil:stage0|addsub:stage0
 75. Parameter Settings for User Entity Instance: bin_bcd:bintobcd|addsub:U_contador
 76. Parameter Settings for User Entity Instance: bin_bcd:bintobcd|addsub:U1
 77. Parameter Settings for User Entity Instance: bin_bcd:bintobcd|addsub:U2
 78. Parameter Settings for User Entity Instance: bin_bcd:bintobcd|addsub:U3
 79. Parameter Settings for User Entity Instance: bin_bcd:bintobcd|addsub:U4
 80. Parameter Settings for User Entity Instance: bin_bcd:bintobcd|addsub:U5
 81. Parameter Settings for User Entity Instance: vga_calc:Pantalla|addsub:comb
 82. Parameter Settings for User Entity Instance: vga_calc:Pantalla|addsub:comb1
 83. Parameter Settings for User Entity Instance: vga_calc:Pantalla|addsub:comb2
 84. Port Connectivity Checks: "vga_calc:Pantalla|addsub:comb2"
 85. Port Connectivity Checks: "vga_calc:Pantalla|addsub:comb1"
 86. Port Connectivity Checks: "vga_calc:Pantalla|addsub:comb"
 87. Port Connectivity Checks: "ffd:enganche_add"
 88. Port Connectivity Checks: "ffd:enganche_mult"
 89. Port Connectivity Checks: "ffd:enganche_n"
 90. Port Connectivity Checks: "bin_bcd:bintobcd|addsub:U5"
 91. Port Connectivity Checks: "bin_bcd:bintobcd|addsub:U4"
 92. Port Connectivity Checks: "bin_bcd:bintobcd|addsub:U3"
 93. Port Connectivity Checks: "bin_bcd:bintobcd|addsub:U2"
 94. Port Connectivity Checks: "bin_bcd:bintobcd|addsub:U1|fulladder:\gen1:3:stage0"
 95. Port Connectivity Checks: "bin_bcd:bintobcd|addsub:U1"
 96. Port Connectivity Checks: "bin_bcd:bintobcd|addsub:U_contador|fulladder:\gen1:4:stage0"
 97. Port Connectivity Checks: "bin_bcd:bintobcd|addsub:U_contador"
 98. Port Connectivity Checks: "divider:divisor|addsub:U_temp2"
 99. Port Connectivity Checks: "divider:divisor|addsub:U_temp1"
100. Port Connectivity Checks: "divider:divisor"
101. Port Connectivity Checks: "cir_add_sub:add_sub|addsub:y"
102. Port Connectivity Checks: "cir_add_sub:add_sub|fulladder:\gen1:17:U"
103. Port Connectivity Checks: "multiplicador:multiplicacion|addsub:staged|fulladder:\gen1:16:stage0"
104. Port Connectivity Checks: "multiplicador:multiplicacion|addsub:staged"
105. Port Connectivity Checks: "multiplicador:multiplicacion|addsub:stageb|fulladder:\gen1:33:stage0"
106. Port Connectivity Checks: "multiplicador:multiplicacion|addsub:stageb"
107. Port Connectivity Checks: "ffd:enganche"
108. Port Connectivity Checks: "bcd_binary:bcd_A|addsub:stage9"
109. Port Connectivity Checks: "bcd_binary:bcd_A|addsub:stage8|fulladder:\gen1:17:stage0"
110. Port Connectivity Checks: "bcd_binary:bcd_A|addsub:stage8"
111. Port Connectivity Checks: "bcd_binary:bcd_A|addsub:stage7|fulladder:\gen1:15:stage0"
112. Port Connectivity Checks: "bcd_binary:bcd_A|addsub:stage7"
113. Port Connectivity Checks: "bcd_binary:bcd_A|addsub:stage6|fulladder:\gen1:14:stage0"
114. Port Connectivity Checks: "bcd_binary:bcd_A|addsub:stage6"
115. Port Connectivity Checks: "bcd_binary:bcd_A|addsub:stage5|fulladder:\gen1:12:stage0"
116. Port Connectivity Checks: "bcd_binary:bcd_A|addsub:stage5"
117. Port Connectivity Checks: "bcd_binary:bcd_A|addsub:stage4|fulladder:\gen1:11:stage0"
118. Port Connectivity Checks: "bcd_binary:bcd_A|addsub:stage4"
119. Port Connectivity Checks: "bcd_binary:bcd_A|addsub:stage3|fulladder:\gen1:9:stage0"
120. Port Connectivity Checks: "bcd_binary:bcd_A|addsub:stage3"
121. Port Connectivity Checks: "bcd_binary:bcd_A|addsub:stage2|fulladder:\gen1:8:stage0"
122. Port Connectivity Checks: "bcd_binary:bcd_A|addsub:stage2"
123. Port Connectivity Checks: "bcd_binary:bcd_A|addsub:stage1|fulladder:\gen1:6:stage0"
124. Port Connectivity Checks: "bcd_binary:bcd_A|addsub:stage1"
125. Port Connectivity Checks: "ffd:enganche_display_B"
126. Port Connectivity Checks: "fsm_calc:fsm_calcu|divisor500mil:DF|addsub:stage0"
127. Port Connectivity Checks: "fsm_calc:fsm_calcu|addsub:add1|fulladder:\gen1:18:stage0"
128. Port Connectivity Checks: "fsm_calc:fsm_calcu|addsub:add1"
129. Port Connectivity Checks: "teclado_calc:tec_calc|addsub:r"
130. Port Connectivity Checks: "teclado_calc:tec_calc|addsub:y|fulladder:\gen1:1:stage0"
131. Port Connectivity Checks: "teclado_calc:tec_calc|addsub:y"
132. Port Connectivity Checks: "teclado_calc:tec_calc|addsub:u|fulladder:\gen1:22:stage0"
133. Port Connectivity Checks: "teclado_calc:tec_calc|addsub:u"
134. Post-Synthesis Netlist Statistics for Top Partition
135. Elapsed Time Per Partition
136. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 05 16:02:15 2018       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; calculadora                                 ;
; Top-level Entity Name              ; calculadora                                 ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,733                                       ;
;     Total combinational functions  ; 1,635                                       ;
;     Dedicated logic registers      ; 464                                         ;
; Total registers                    ; 464                                         ;
; Total pins                         ; 66                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                                      ; calculadora        ; calculadora        ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                          ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                   ; Library ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------+---------+
; calculadora.vhd                  ; yes             ; User VHDL File  ; D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd    ;         ;
; vga_calc.vhd                     ; yes             ; User VHDL File  ; D:/Users/u_labelectro/Downloads/Calculadora/vga_calc.vhd       ;         ;
; operaciones.vhd                  ; yes             ; User VHDL File  ; D:/Users/u_labelectro/Downloads/Calculadora/operaciones.vhd    ;         ;
; teclado_calc.vhd                 ; yes             ; User VHDL File  ; D:/Users/u_labelectro/Downloads/Calculadora/teclado_calc.vhd   ;         ;
; fulladder.vhd                    ; yes             ; User VHDL File  ; D:/Users/u_labelectro/Downloads/Calculadora/fulladder.vhd      ;         ;
; addsub.vhd                       ; yes             ; User VHDL File  ; D:/Users/u_labelectro/Downloads/Calculadora/addsub.vhd         ;         ;
; fsm_calc.vhd                     ; yes             ; User VHDL File  ; D:/Users/u_labelectro/Downloads/Calculadora/fsm_calc.vhd       ;         ;
; fsm_calc_slave.vhd               ; yes             ; User VHDL File  ; D:/Users/u_labelectro/Downloads/Calculadora/fsm_calc_slave.vhd ;         ;
; registro.vhd                     ; yes             ; User VHDL File  ; D:/Users/u_labelectro/Downloads/Calculadora/registro.vhd       ;         ;
; reg_des.vhd                      ; yes             ; User VHDL File  ; D:/Users/u_labelectro/Downloads/Calculadora/reg_des.vhd        ;         ;
; multiplicador.vhd                ; yes             ; User VHDL File  ; D:/Users/u_labelectro/Downloads/Calculadora/multiplicador.vhd  ;         ;
; ffd.vhd                          ; yes             ; User VHDL File  ; D:/Users/u_labelectro/Downloads/Calculadora/ffd.vhd            ;         ;
; cir_add_sub.vhd                  ; yes             ; User VHDL File  ; D:/Users/u_labelectro/Downloads/Calculadora/cir_add_sub.vhd    ;         ;
; divider.vhd                      ; yes             ; User VHDL File  ; D:/Users/u_labelectro/Downloads/Calculadora/divider.vhd        ;         ;
; controlador_op.vhd               ; yes             ; User VHDL File  ; D:/Users/u_labelectro/Downloads/Calculadora/controlador_op.vhd ;         ;
; datapath.vhd                     ; yes             ; User VHDL File  ; D:/Users/u_labelectro/Downloads/Calculadora/datapath.vhd       ;         ;
; bin_bcd.vhd                      ; yes             ; User VHDL File  ; D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd        ;         ;
; hexa.vhd                         ; yes             ; User VHDL File  ; D:/Users/u_labelectro/Downloads/Calculadora/hexa.vhd           ;         ;
; divisor500mil.vhd                ; yes             ; User VHDL File  ; D:/Users/u_labelectro/Downloads/Calculadora/divisor500mil.vhd  ;         ;
; bcd_binary.vhd                   ; yes             ; User VHDL File  ; D:/Users/u_labelectro/Downloads/Calculadora/bcd_binary.vhd     ;         ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 1,733          ;
;                                             ;                ;
; Total combinational functions               ; 1635           ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 1042           ;
;     -- 3 input functions                    ; 427            ;
;     -- <=2 input functions                  ; 166            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 1619           ;
;     -- arithmetic mode                      ; 16             ;
;                                             ;                ;
; Total registers                             ; 464            ;
;     -- Dedicated logic registers            ; 464            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 66             ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; clock_50~input ;
; Maximum fan-out                             ; 464            ;
; Total fan-out                               ; 7763           ;
; Average fan-out                             ; 3.48           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                       ;
+-----------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node              ; LC Combinationals ; LC Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                        ; Library Name ;
+-----------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------+--------------+
; |calculadora                            ; 1635 (76)         ; 464 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 66   ; 0            ; 0          ; |calculadora                                                                               ; work         ;
;    |bcd_binary:bcd_A|                   ; 189 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A                                                              ; work         ;
;       |addsub:stage2|                   ; 6 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage2                                                ; work         ;
;          |fulladder:\gen1:3:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage2|fulladder:\gen1:3:stage0                       ; work         ;
;          |fulladder:\gen1:4:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage2|fulladder:\gen1:4:stage0                       ; work         ;
;          |fulladder:\gen1:5:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage2|fulladder:\gen1:5:stage0                       ; work         ;
;       |addsub:stage3|                   ; 11 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage3                                                ; work         ;
;          |fulladder:\gen1:1:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage3|fulladder:\gen1:1:stage0                       ; work         ;
;          |fulladder:\gen1:2:stage0|     ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage3|fulladder:\gen1:2:stage0                       ; work         ;
;          |fulladder:\gen1:3:stage0|     ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage3|fulladder:\gen1:3:stage0                       ; work         ;
;          |fulladder:\gen1:4:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage3|fulladder:\gen1:4:stage0                       ; work         ;
;          |fulladder:\gen1:5:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage3|fulladder:\gen1:5:stage0                       ; work         ;
;          |fulladder:\gen1:6:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage3|fulladder:\gen1:6:stage0                       ; work         ;
;       |addsub:stage4|                   ; 18 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage4                                                ; work         ;
;          |fulladder:\gen1:2:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage4|fulladder:\gen1:2:stage0                       ; work         ;
;          |fulladder:\gen1:3:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage4|fulladder:\gen1:3:stage0                       ; work         ;
;          |fulladder:\gen1:4:stage0|     ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage4|fulladder:\gen1:4:stage0                       ; work         ;
;          |fulladder:\gen1:5:stage0|     ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage4|fulladder:\gen1:5:stage0                       ; work         ;
;          |fulladder:\gen1:6:stage0|     ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage4|fulladder:\gen1:6:stage0                       ; work         ;
;          |fulladder:\gen1:7:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage4|fulladder:\gen1:7:stage0                       ; work         ;
;          |fulladder:\gen1:8:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage4|fulladder:\gen1:8:stage0                       ; work         ;
;          |fulladder:\gen1:9:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage4|fulladder:\gen1:9:stage0                       ; work         ;
;       |addsub:stage5|                   ; 19 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage5                                                ; work         ;
;          |fulladder:\gen1:10:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage5|fulladder:\gen1:10:stage0                      ; work         ;
;          |fulladder:\gen1:1:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage5|fulladder:\gen1:1:stage0                       ; work         ;
;          |fulladder:\gen1:2:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage5|fulladder:\gen1:2:stage0                       ; work         ;
;          |fulladder:\gen1:3:stage0|     ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage5|fulladder:\gen1:3:stage0                       ; work         ;
;          |fulladder:\gen1:4:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage5|fulladder:\gen1:4:stage0                       ; work         ;
;          |fulladder:\gen1:5:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage5|fulladder:\gen1:5:stage0                       ; work         ;
;          |fulladder:\gen1:6:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage5|fulladder:\gen1:6:stage0                       ; work         ;
;          |fulladder:\gen1:7:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage5|fulladder:\gen1:7:stage0                       ; work         ;
;          |fulladder:\gen1:8:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage5|fulladder:\gen1:8:stage0                       ; work         ;
;          |fulladder:\gen1:9:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage5|fulladder:\gen1:9:stage0                       ; work         ;
;       |addsub:stage6|                   ; 39 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage6                                                ; work         ;
;          |fulladder:\gen1:10:stage0|    ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage6|fulladder:\gen1:10:stage0                      ; work         ;
;          |fulladder:\gen1:11:stage0|    ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage6|fulladder:\gen1:11:stage0                      ; work         ;
;          |fulladder:\gen1:12:stage0|    ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage6|fulladder:\gen1:12:stage0                      ; work         ;
;          |fulladder:\gen1:13:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage6|fulladder:\gen1:13:stage0                      ; work         ;
;          |fulladder:\gen1:2:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage6|fulladder:\gen1:2:stage0                       ; work         ;
;          |fulladder:\gen1:3:stage0|     ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage6|fulladder:\gen1:3:stage0                       ; work         ;
;          |fulladder:\gen1:4:stage0|     ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage6|fulladder:\gen1:4:stage0                       ; work         ;
;          |fulladder:\gen1:5:stage0|     ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage6|fulladder:\gen1:5:stage0                       ; work         ;
;          |fulladder:\gen1:6:stage0|     ; 5 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage6|fulladder:\gen1:6:stage0                       ; work         ;
;          |fulladder:\gen1:7:stage0|     ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage6|fulladder:\gen1:7:stage0                       ; work         ;
;          |fulladder:\gen1:8:stage0|     ; 6 (6)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage6|fulladder:\gen1:8:stage0                       ; work         ;
;          |fulladder:\gen1:9:stage0|     ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage6|fulladder:\gen1:9:stage0                       ; work         ;
;       |addsub:stage7|                   ; 26 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage7                                                ; work         ;
;          |fulladder:\gen1:10:stage0|    ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage7|fulladder:\gen1:10:stage0                      ; work         ;
;          |fulladder:\gen1:11:stage0|    ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage7|fulladder:\gen1:11:stage0                      ; work         ;
;          |fulladder:\gen1:12:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage7|fulladder:\gen1:12:stage0                      ; work         ;
;          |fulladder:\gen1:13:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage7|fulladder:\gen1:13:stage0                      ; work         ;
;          |fulladder:\gen1:14:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage7|fulladder:\gen1:14:stage0                      ; work         ;
;          |fulladder:\gen1:1:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage7|fulladder:\gen1:1:stage0                       ; work         ;
;          |fulladder:\gen1:2:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage7|fulladder:\gen1:2:stage0                       ; work         ;
;          |fulladder:\gen1:3:stage0|     ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage7|fulladder:\gen1:3:stage0                       ; work         ;
;          |fulladder:\gen1:4:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage7|fulladder:\gen1:4:stage0                       ; work         ;
;          |fulladder:\gen1:5:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage7|fulladder:\gen1:5:stage0                       ; work         ;
;          |fulladder:\gen1:6:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage7|fulladder:\gen1:6:stage0                       ; work         ;
;          |fulladder:\gen1:7:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage7|fulladder:\gen1:7:stage0                       ; work         ;
;          |fulladder:\gen1:8:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage7|fulladder:\gen1:8:stage0                       ; work         ;
;          |fulladder:\gen1:9:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage7|fulladder:\gen1:9:stage0                       ; work         ;
;       |addsub:stage8|                   ; 25 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage8                                                ; work         ;
;          |fulladder:\gen1:10:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage8|fulladder:\gen1:10:stage0                      ; work         ;
;          |fulladder:\gen1:11:stage0|    ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage8|fulladder:\gen1:11:stage0                      ; work         ;
;          |fulladder:\gen1:12:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage8|fulladder:\gen1:12:stage0                      ; work         ;
;          |fulladder:\gen1:13:stage0|    ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage8|fulladder:\gen1:13:stage0                      ; work         ;
;          |fulladder:\gen1:14:stage0|    ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage8|fulladder:\gen1:14:stage0                      ; work         ;
;          |fulladder:\gen1:2:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage8|fulladder:\gen1:2:stage0                       ; work         ;
;          |fulladder:\gen1:3:stage0|     ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage8|fulladder:\gen1:3:stage0                       ; work         ;
;          |fulladder:\gen1:4:stage0|     ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage8|fulladder:\gen1:4:stage0                       ; work         ;
;          |fulladder:\gen1:5:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage8|fulladder:\gen1:5:stage0                       ; work         ;
;          |fulladder:\gen1:6:stage0|     ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage8|fulladder:\gen1:6:stage0                       ; work         ;
;          |fulladder:\gen1:7:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage8|fulladder:\gen1:7:stage0                       ; work         ;
;          |fulladder:\gen1:8:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage8|fulladder:\gen1:8:stage0                       ; work         ;
;          |fulladder:\gen1:9:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage8|fulladder:\gen1:9:stage0                       ; work         ;
;       |addsub:stage9|                   ; 45 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage9                                                ; work         ;
;          |fulladder:\gen1:10:stage0|    ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage9|fulladder:\gen1:10:stage0                      ; work         ;
;          |fulladder:\gen1:11:stage0|    ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage9|fulladder:\gen1:11:stage0                      ; work         ;
;          |fulladder:\gen1:12:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage9|fulladder:\gen1:12:stage0                      ; work         ;
;          |fulladder:\gen1:13:stage0|    ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage9|fulladder:\gen1:13:stage0                      ; work         ;
;          |fulladder:\gen1:14:stage0|    ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage9|fulladder:\gen1:14:stage0                      ; work         ;
;          |fulladder:\gen1:15:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage9|fulladder:\gen1:15:stage0                      ; work         ;
;          |fulladder:\gen1:16:stage0|    ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage9|fulladder:\gen1:16:stage0                      ; work         ;
;          |fulladder:\gen1:1:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage9|fulladder:\gen1:1:stage0                       ; work         ;
;          |fulladder:\gen1:2:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage9|fulladder:\gen1:2:stage0                       ; work         ;
;          |fulladder:\gen1:3:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage9|fulladder:\gen1:3:stage0                       ; work         ;
;          |fulladder:\gen1:4:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage9|fulladder:\gen1:4:stage0                       ; work         ;
;          |fulladder:\gen1:5:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage9|fulladder:\gen1:5:stage0                       ; work         ;
;          |fulladder:\gen1:6:stage0|     ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage9|fulladder:\gen1:6:stage0                       ; work         ;
;          |fulladder:\gen1:7:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage9|fulladder:\gen1:7:stage0                       ; work         ;
;          |fulladder:\gen1:8:stage0|     ; 5 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage9|fulladder:\gen1:8:stage0                       ; work         ;
;          |fulladder:\gen1:9:stage0|     ; 7 (7)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_A|addsub:stage9|fulladder:\gen1:9:stage0                       ; work         ;
;    |bcd_binary:bcd_B|                   ; 189 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B                                                              ; work         ;
;       |addsub:stage2|                   ; 6 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage2                                                ; work         ;
;          |fulladder:\gen1:3:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage2|fulladder:\gen1:3:stage0                       ; work         ;
;          |fulladder:\gen1:4:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage2|fulladder:\gen1:4:stage0                       ; work         ;
;          |fulladder:\gen1:5:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage2|fulladder:\gen1:5:stage0                       ; work         ;
;       |addsub:stage3|                   ; 10 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage3                                                ; work         ;
;          |fulladder:\gen1:1:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage3|fulladder:\gen1:1:stage0                       ; work         ;
;          |fulladder:\gen1:2:stage0|     ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage3|fulladder:\gen1:2:stage0                       ; work         ;
;          |fulladder:\gen1:3:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage3|fulladder:\gen1:3:stage0                       ; work         ;
;          |fulladder:\gen1:4:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage3|fulladder:\gen1:4:stage0                       ; work         ;
;          |fulladder:\gen1:5:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage3|fulladder:\gen1:5:stage0                       ; work         ;
;          |fulladder:\gen1:6:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage3|fulladder:\gen1:6:stage0                       ; work         ;
;       |addsub:stage4|                   ; 19 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage4                                                ; work         ;
;          |fulladder:\gen1:2:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage4|fulladder:\gen1:2:stage0                       ; work         ;
;          |fulladder:\gen1:3:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage4|fulladder:\gen1:3:stage0                       ; work         ;
;          |fulladder:\gen1:4:stage0|     ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage4|fulladder:\gen1:4:stage0                       ; work         ;
;          |fulladder:\gen1:5:stage0|     ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage4|fulladder:\gen1:5:stage0                       ; work         ;
;          |fulladder:\gen1:6:stage0|     ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage4|fulladder:\gen1:6:stage0                       ; work         ;
;          |fulladder:\gen1:7:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage4|fulladder:\gen1:7:stage0                       ; work         ;
;          |fulladder:\gen1:8:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage4|fulladder:\gen1:8:stage0                       ; work         ;
;          |fulladder:\gen1:9:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage4|fulladder:\gen1:9:stage0                       ; work         ;
;       |addsub:stage5|                   ; 21 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage5                                                ; work         ;
;          |fulladder:\gen1:10:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage5|fulladder:\gen1:10:stage0                      ; work         ;
;          |fulladder:\gen1:1:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage5|fulladder:\gen1:1:stage0                       ; work         ;
;          |fulladder:\gen1:2:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage5|fulladder:\gen1:2:stage0                       ; work         ;
;          |fulladder:\gen1:3:stage0|     ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage5|fulladder:\gen1:3:stage0                       ; work         ;
;          |fulladder:\gen1:4:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage5|fulladder:\gen1:4:stage0                       ; work         ;
;          |fulladder:\gen1:5:stage0|     ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage5|fulladder:\gen1:5:stage0                       ; work         ;
;          |fulladder:\gen1:6:stage0|     ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage5|fulladder:\gen1:6:stage0                       ; work         ;
;          |fulladder:\gen1:7:stage0|     ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage5|fulladder:\gen1:7:stage0                       ; work         ;
;          |fulladder:\gen1:8:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage5|fulladder:\gen1:8:stage0                       ; work         ;
;          |fulladder:\gen1:9:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage5|fulladder:\gen1:9:stage0                       ; work         ;
;       |addsub:stage6|                   ; 43 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage6                                                ; work         ;
;          |fulladder:\gen1:10:stage0|    ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage6|fulladder:\gen1:10:stage0                      ; work         ;
;          |fulladder:\gen1:11:stage0|    ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage6|fulladder:\gen1:11:stage0                      ; work         ;
;          |fulladder:\gen1:12:stage0|    ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage6|fulladder:\gen1:12:stage0                      ; work         ;
;          |fulladder:\gen1:2:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage6|fulladder:\gen1:2:stage0                       ; work         ;
;          |fulladder:\gen1:3:stage0|     ; 5 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage6|fulladder:\gen1:3:stage0                       ; work         ;
;          |fulladder:\gen1:4:stage0|     ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage6|fulladder:\gen1:4:stage0                       ; work         ;
;          |fulladder:\gen1:5:stage0|     ; 7 (7)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage6|fulladder:\gen1:5:stage0                       ; work         ;
;          |fulladder:\gen1:6:stage0|     ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage6|fulladder:\gen1:6:stage0                       ; work         ;
;          |fulladder:\gen1:7:stage0|     ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage6|fulladder:\gen1:7:stage0                       ; work         ;
;          |fulladder:\gen1:8:stage0|     ; 5 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage6|fulladder:\gen1:8:stage0                       ; work         ;
;          |fulladder:\gen1:9:stage0|     ; 5 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage6|fulladder:\gen1:9:stage0                       ; work         ;
;       |addsub:stage7|                   ; 29 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage7                                                ; work         ;
;          |fulladder:\gen1:10:stage0|    ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage7|fulladder:\gen1:10:stage0                      ; work         ;
;          |fulladder:\gen1:11:stage0|    ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage7|fulladder:\gen1:11:stage0                      ; work         ;
;          |fulladder:\gen1:12:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage7|fulladder:\gen1:12:stage0                      ; work         ;
;          |fulladder:\gen1:13:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage7|fulladder:\gen1:13:stage0                      ; work         ;
;          |fulladder:\gen1:1:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage7|fulladder:\gen1:1:stage0                       ; work         ;
;          |fulladder:\gen1:2:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage7|fulladder:\gen1:2:stage0                       ; work         ;
;          |fulladder:\gen1:3:stage0|     ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage7|fulladder:\gen1:3:stage0                       ; work         ;
;          |fulladder:\gen1:4:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage7|fulladder:\gen1:4:stage0                       ; work         ;
;          |fulladder:\gen1:5:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage7|fulladder:\gen1:5:stage0                       ; work         ;
;          |fulladder:\gen1:6:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage7|fulladder:\gen1:6:stage0                       ; work         ;
;          |fulladder:\gen1:7:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage7|fulladder:\gen1:7:stage0                       ; work         ;
;          |fulladder:\gen1:8:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage7|fulladder:\gen1:8:stage0                       ; work         ;
;          |fulladder:\gen1:9:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage7|fulladder:\gen1:9:stage0                       ; work         ;
;       |addsub:stage8|                   ; 30 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage8                                                ; work         ;
;          |fulladder:\gen1:10:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage8|fulladder:\gen1:10:stage0                      ; work         ;
;          |fulladder:\gen1:11:stage0|    ; 5 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage8|fulladder:\gen1:11:stage0                      ; work         ;
;          |fulladder:\gen1:12:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage8|fulladder:\gen1:12:stage0                      ; work         ;
;          |fulladder:\gen1:13:stage0|    ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage8|fulladder:\gen1:13:stage0                      ; work         ;
;          |fulladder:\gen1:14:stage0|    ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage8|fulladder:\gen1:14:stage0                      ; work         ;
;          |fulladder:\gen1:2:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage8|fulladder:\gen1:2:stage0                       ; work         ;
;          |fulladder:\gen1:3:stage0|     ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage8|fulladder:\gen1:3:stage0                       ; work         ;
;          |fulladder:\gen1:4:stage0|     ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage8|fulladder:\gen1:4:stage0                       ; work         ;
;          |fulladder:\gen1:5:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage8|fulladder:\gen1:5:stage0                       ; work         ;
;          |fulladder:\gen1:6:stage0|     ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage8|fulladder:\gen1:6:stage0                       ; work         ;
;          |fulladder:\gen1:7:stage0|     ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage8|fulladder:\gen1:7:stage0                       ; work         ;
;          |fulladder:\gen1:8:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage8|fulladder:\gen1:8:stage0                       ; work         ;
;          |fulladder:\gen1:9:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage8|fulladder:\gen1:9:stage0                       ; work         ;
;       |addsub:stage9|                   ; 31 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage9                                                ; work         ;
;          |fulladder:\gen1:11:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage9|fulladder:\gen1:11:stage0                      ; work         ;
;          |fulladder:\gen1:12:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage9|fulladder:\gen1:12:stage0                      ; work         ;
;          |fulladder:\gen1:13:stage0|    ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage9|fulladder:\gen1:13:stage0                      ; work         ;
;          |fulladder:\gen1:14:stage0|    ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage9|fulladder:\gen1:14:stage0                      ; work         ;
;          |fulladder:\gen1:15:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage9|fulladder:\gen1:15:stage0                      ; work         ;
;          |fulladder:\gen1:16:stage0|    ; 6 (6)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage9|fulladder:\gen1:16:stage0                      ; work         ;
;          |fulladder:\gen1:1:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage9|fulladder:\gen1:1:stage0                       ; work         ;
;          |fulladder:\gen1:2:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage9|fulladder:\gen1:2:stage0                       ; work         ;
;          |fulladder:\gen1:3:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage9|fulladder:\gen1:3:stage0                       ; work         ;
;          |fulladder:\gen1:4:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage9|fulladder:\gen1:4:stage0                       ; work         ;
;          |fulladder:\gen1:5:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage9|fulladder:\gen1:5:stage0                       ; work         ;
;          |fulladder:\gen1:6:stage0|     ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage9|fulladder:\gen1:6:stage0                       ; work         ;
;          |fulladder:\gen1:7:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage9|fulladder:\gen1:7:stage0                       ; work         ;
;          |fulladder:\gen1:8:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage9|fulladder:\gen1:8:stage0                       ; work         ;
;          |fulladder:\gen1:9:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bcd_binary:bcd_B|addsub:stage9|fulladder:\gen1:9:stage0                       ; work         ;
;    |bin_bcd:bintobcd|                   ; 118 (78)          ; 74 (55)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bin_bcd:bintobcd                                                              ; work         ;
;       |addsub:U1|                       ; 1 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bin_bcd:bintobcd|addsub:U1                                                    ; work         ;
;          |fulladder:\gen1:3:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bin_bcd:bintobcd|addsub:U1|fulladder:\gen1:3:stage0                           ; work         ;
;       |addsub:U2|                       ; 1 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bin_bcd:bintobcd|addsub:U2                                                    ; work         ;
;          |fulladder:\gen1:3:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bin_bcd:bintobcd|addsub:U2|fulladder:\gen1:3:stage0                           ; work         ;
;       |addsub:U3|                       ; 1 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bin_bcd:bintobcd|addsub:U3                                                    ; work         ;
;          |fulladder:\gen1:3:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bin_bcd:bintobcd|addsub:U3|fulladder:\gen1:3:stage0                           ; work         ;
;       |addsub:U4|                       ; 1 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bin_bcd:bintobcd|addsub:U4                                                    ; work         ;
;          |fulladder:\gen1:3:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bin_bcd:bintobcd|addsub:U4|fulladder:\gen1:3:stage0                           ; work         ;
;       |addsub:U5|                       ; 1 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bin_bcd:bintobcd|addsub:U5                                                    ; work         ;
;          |fulladder:\gen1:3:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bin_bcd:bintobcd|addsub:U5|fulladder:\gen1:3:stage0                           ; work         ;
;       |addsub:U_contador|               ; 5 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bin_bcd:bintobcd|addsub:U_contador                                            ; work         ;
;          |fulladder:\gen1:1:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bin_bcd:bintobcd|addsub:U_contador|fulladder:\gen1:1:stage0                   ; work         ;
;          |fulladder:\gen1:2:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bin_bcd:bintobcd|addsub:U_contador|fulladder:\gen1:2:stage0                   ; work         ;
;          |fulladder:\gen1:3:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bin_bcd:bintobcd|addsub:U_contador|fulladder:\gen1:3:stage0                   ; work         ;
;          |fulladder:\gen1:4:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bin_bcd:bintobcd|addsub:U_contador|fulladder:\gen1:4:stage0                   ; work         ;
;       |divisor500mil:stage0|            ; 30 (8)            ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bin_bcd:bintobcd|divisor500mil:stage0                                         ; work         ;
;          |addsub:stage0|                ; 22 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bin_bcd:bintobcd|divisor500mil:stage0|addsub:stage0                           ; work         ;
;             |fulladder:\gen1:10:stage0| ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bin_bcd:bintobcd|divisor500mil:stage0|addsub:stage0|fulladder:\gen1:10:stage0 ; work         ;
;             |fulladder:\gen1:11:stage0| ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bin_bcd:bintobcd|divisor500mil:stage0|addsub:stage0|fulladder:\gen1:11:stage0 ; work         ;
;             |fulladder:\gen1:12:stage0| ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bin_bcd:bintobcd|divisor500mil:stage0|addsub:stage0|fulladder:\gen1:12:stage0 ; work         ;
;             |fulladder:\gen1:13:stage0| ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bin_bcd:bintobcd|divisor500mil:stage0|addsub:stage0|fulladder:\gen1:13:stage0 ; work         ;
;             |fulladder:\gen1:14:stage0| ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bin_bcd:bintobcd|divisor500mil:stage0|addsub:stage0|fulladder:\gen1:14:stage0 ; work         ;
;             |fulladder:\gen1:15:stage0| ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bin_bcd:bintobcd|divisor500mil:stage0|addsub:stage0|fulladder:\gen1:15:stage0 ; work         ;
;             |fulladder:\gen1:16:stage0| ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bin_bcd:bintobcd|divisor500mil:stage0|addsub:stage0|fulladder:\gen1:16:stage0 ; work         ;
;             |fulladder:\gen1:17:stage0| ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bin_bcd:bintobcd|divisor500mil:stage0|addsub:stage0|fulladder:\gen1:17:stage0 ; work         ;
;             |fulladder:\gen1:18:stage0| ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bin_bcd:bintobcd|divisor500mil:stage0|addsub:stage0|fulladder:\gen1:18:stage0 ; work         ;
;             |fulladder:\gen1:1:stage0|  ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bin_bcd:bintobcd|divisor500mil:stage0|addsub:stage0|fulladder:\gen1:1:stage0  ; work         ;
;             |fulladder:\gen1:2:stage0|  ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bin_bcd:bintobcd|divisor500mil:stage0|addsub:stage0|fulladder:\gen1:2:stage0  ; work         ;
;             |fulladder:\gen1:3:stage0|  ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bin_bcd:bintobcd|divisor500mil:stage0|addsub:stage0|fulladder:\gen1:3:stage0  ; work         ;
;             |fulladder:\gen1:4:stage0|  ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bin_bcd:bintobcd|divisor500mil:stage0|addsub:stage0|fulladder:\gen1:4:stage0  ; work         ;
;             |fulladder:\gen1:5:stage0|  ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bin_bcd:bintobcd|divisor500mil:stage0|addsub:stage0|fulladder:\gen1:5:stage0  ; work         ;
;             |fulladder:\gen1:6:stage0|  ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bin_bcd:bintobcd|divisor500mil:stage0|addsub:stage0|fulladder:\gen1:6:stage0  ; work         ;
;             |fulladder:\gen1:7:stage0|  ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bin_bcd:bintobcd|divisor500mil:stage0|addsub:stage0|fulladder:\gen1:7:stage0  ; work         ;
;             |fulladder:\gen1:8:stage0|  ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bin_bcd:bintobcd|divisor500mil:stage0|addsub:stage0|fulladder:\gen1:8:stage0  ; work         ;
;             |fulladder:\gen1:9:stage0|  ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|bin_bcd:bintobcd|divisor500mil:stage0|addsub:stage0|fulladder:\gen1:9:stage0  ; work         ;
;    |cir_add_sub:add_sub|                ; 60 (15)           ; 23 (23)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|cir_add_sub:add_sub                                                           ; work         ;
;       |addsub:y|                        ; 11 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|cir_add_sub:add_sub|addsub:y                                                  ; work         ;
;          |fulladder:\gen1:10:stage0|    ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|cir_add_sub:add_sub|addsub:y|fulladder:\gen1:10:stage0                        ; work         ;
;          |fulladder:\gen1:13:stage0|    ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|cir_add_sub:add_sub|addsub:y|fulladder:\gen1:13:stage0                        ; work         ;
;          |fulladder:\gen1:16:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|cir_add_sub:add_sub|addsub:y|fulladder:\gen1:16:stage0                        ; work         ;
;          |fulladder:\gen1:3:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|cir_add_sub:add_sub|addsub:y|fulladder:\gen1:3:stage0                         ; work         ;
;          |fulladder:\gen1:4:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|cir_add_sub:add_sub|addsub:y|fulladder:\gen1:4:stage0                         ; work         ;
;          |fulladder:\gen1:6:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|cir_add_sub:add_sub|addsub:y|fulladder:\gen1:6:stage0                         ; work         ;
;          |fulladder:\gen1:7:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|cir_add_sub:add_sub|addsub:y|fulladder:\gen1:7:stage0                         ; work         ;
;          |fulladder:\gen1:9:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|cir_add_sub:add_sub|addsub:y|fulladder:\gen1:9:stage0                         ; work         ;
;       |fulladder:\gen1:0:U|             ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|cir_add_sub:add_sub|fulladder:\gen1:0:U                                       ; work         ;
;       |fulladder:\gen1:10:U|            ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|cir_add_sub:add_sub|fulladder:\gen1:10:U                                      ; work         ;
;       |fulladder:\gen1:11:U|            ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|cir_add_sub:add_sub|fulladder:\gen1:11:U                                      ; work         ;
;       |fulladder:\gen1:12:U|            ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|cir_add_sub:add_sub|fulladder:\gen1:12:U                                      ; work         ;
;       |fulladder:\gen1:13:U|            ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|cir_add_sub:add_sub|fulladder:\gen1:13:U                                      ; work         ;
;       |fulladder:\gen1:14:U|            ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|cir_add_sub:add_sub|fulladder:\gen1:14:U                                      ; work         ;
;       |fulladder:\gen1:15:U|            ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|cir_add_sub:add_sub|fulladder:\gen1:15:U                                      ; work         ;
;       |fulladder:\gen1:16:U|            ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|cir_add_sub:add_sub|fulladder:\gen1:16:U                                      ; work         ;
;       |fulladder:\gen1:17:U|            ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|cir_add_sub:add_sub|fulladder:\gen1:17:U                                      ; work         ;
;       |fulladder:\gen1:1:U|             ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|cir_add_sub:add_sub|fulladder:\gen1:1:U                                       ; work         ;
;       |fulladder:\gen1:2:U|             ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|cir_add_sub:add_sub|fulladder:\gen1:2:U                                       ; work         ;
;       |fulladder:\gen1:3:U|             ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|cir_add_sub:add_sub|fulladder:\gen1:3:U                                       ; work         ;
;       |fulladder:\gen1:4:U|             ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|cir_add_sub:add_sub|fulladder:\gen1:4:U                                       ; work         ;
;       |fulladder:\gen1:5:U|             ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|cir_add_sub:add_sub|fulladder:\gen1:5:U                                       ; work         ;
;       |fulladder:\gen1:6:U|             ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|cir_add_sub:add_sub|fulladder:\gen1:6:U                                       ; work         ;
;       |fulladder:\gen1:7:U|             ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|cir_add_sub:add_sub|fulladder:\gen1:7:U                                       ; work         ;
;       |fulladder:\gen1:8:U|             ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|cir_add_sub:add_sub|fulladder:\gen1:8:U                                       ; work         ;
;       |fulladder:\gen1:9:U|             ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|cir_add_sub:add_sub|fulladder:\gen1:9:U                                       ; work         ;
;    |controlador_op:controlador|         ; 129 (52)          ; 86 (17)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|controlador_op:controlador                                                    ; work         ;
;       |datapath:stage1|                 ; 77 (77)           ; 69 (69)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|controlador_op:controlador|datapath:stage1                                    ; work         ;
;    |divider:divisor|                    ; 122 (67)          ; 41 (41)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|divider:divisor                                                               ; work         ;
;       |addsub:U_temp1|                  ; 34 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|divider:divisor|addsub:U_temp1                                                ; work         ;
;          |fulladder:\gen1:0:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|divider:divisor|addsub:U_temp1|fulladder:\gen1:0:stage0                       ; work         ;
;          |fulladder:\gen1:10:stage0|    ; 5 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|divider:divisor|addsub:U_temp1|fulladder:\gen1:10:stage0                      ; work         ;
;          |fulladder:\gen1:11:stage0|    ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|divider:divisor|addsub:U_temp1|fulladder:\gen1:11:stage0                      ; work         ;
;          |fulladder:\gen1:12:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|divider:divisor|addsub:U_temp1|fulladder:\gen1:12:stage0                      ; work         ;
;          |fulladder:\gen1:13:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|divider:divisor|addsub:U_temp1|fulladder:\gen1:13:stage0                      ; work         ;
;          |fulladder:\gen1:14:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|divider:divisor|addsub:U_temp1|fulladder:\gen1:14:stage0                      ; work         ;
;          |fulladder:\gen1:15:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|divider:divisor|addsub:U_temp1|fulladder:\gen1:15:stage0                      ; work         ;
;          |fulladder:\gen1:1:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|divider:divisor|addsub:U_temp1|fulladder:\gen1:1:stage0                       ; work         ;
;          |fulladder:\gen1:2:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|divider:divisor|addsub:U_temp1|fulladder:\gen1:2:stage0                       ; work         ;
;          |fulladder:\gen1:3:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|divider:divisor|addsub:U_temp1|fulladder:\gen1:3:stage0                       ; work         ;
;          |fulladder:\gen1:4:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|divider:divisor|addsub:U_temp1|fulladder:\gen1:4:stage0                       ; work         ;
;          |fulladder:\gen1:5:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|divider:divisor|addsub:U_temp1|fulladder:\gen1:5:stage0                       ; work         ;
;          |fulladder:\gen1:6:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|divider:divisor|addsub:U_temp1|fulladder:\gen1:6:stage0                       ; work         ;
;          |fulladder:\gen1:7:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|divider:divisor|addsub:U_temp1|fulladder:\gen1:7:stage0                       ; work         ;
;          |fulladder:\gen1:8:stage0|     ; 6 (6)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|divider:divisor|addsub:U_temp1|fulladder:\gen1:8:stage0                       ; work         ;
;          |fulladder:\gen1:9:stage0|     ; 6 (6)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|divider:divisor|addsub:U_temp1|fulladder:\gen1:9:stage0                       ; work         ;
;       |addsub:U_temp2|                  ; 21 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|divider:divisor|addsub:U_temp2                                                ; work         ;
;          |fulladder:\gen1:10:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|divider:divisor|addsub:U_temp2|fulladder:\gen1:10:stage0                      ; work         ;
;          |fulladder:\gen1:11:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|divider:divisor|addsub:U_temp2|fulladder:\gen1:11:stage0                      ; work         ;
;          |fulladder:\gen1:12:stage0|    ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|divider:divisor|addsub:U_temp2|fulladder:\gen1:12:stage0                      ; work         ;
;          |fulladder:\gen1:13:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|divider:divisor|addsub:U_temp2|fulladder:\gen1:13:stage0                      ; work         ;
;          |fulladder:\gen1:14:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|divider:divisor|addsub:U_temp2|fulladder:\gen1:14:stage0                      ; work         ;
;          |fulladder:\gen1:15:stage0|    ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|divider:divisor|addsub:U_temp2|fulladder:\gen1:15:stage0                      ; work         ;
;          |fulladder:\gen1:16:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|divider:divisor|addsub:U_temp2|fulladder:\gen1:16:stage0                      ; work         ;
;          |fulladder:\gen1:1:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|divider:divisor|addsub:U_temp2|fulladder:\gen1:1:stage0                       ; work         ;
;          |fulladder:\gen1:2:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|divider:divisor|addsub:U_temp2|fulladder:\gen1:2:stage0                       ; work         ;
;          |fulladder:\gen1:3:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|divider:divisor|addsub:U_temp2|fulladder:\gen1:3:stage0                       ; work         ;
;          |fulladder:\gen1:4:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|divider:divisor|addsub:U_temp2|fulladder:\gen1:4:stage0                       ; work         ;
;          |fulladder:\gen1:5:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|divider:divisor|addsub:U_temp2|fulladder:\gen1:5:stage0                       ; work         ;
;          |fulladder:\gen1:6:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|divider:divisor|addsub:U_temp2|fulladder:\gen1:6:stage0                       ; work         ;
;          |fulladder:\gen1:7:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|divider:divisor|addsub:U_temp2|fulladder:\gen1:7:stage0                       ; work         ;
;          |fulladder:\gen1:8:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|divider:divisor|addsub:U_temp2|fulladder:\gen1:8:stage0                       ; work         ;
;          |fulladder:\gen1:9:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|divider:divisor|addsub:U_temp2|fulladder:\gen1:9:stage0                       ; work         ;
;    |ffd:enganche_add|                   ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|ffd:enganche_add                                                              ; work         ;
;    |ffd:enganche_display_B|             ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|ffd:enganche_display_B                                                        ; work         ;
;    |ffd:enganche_mult|                  ; 6 (6)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|ffd:enganche_mult                                                             ; work         ;
;    |ffd:enganche_n|                     ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|ffd:enganche_n                                                                ; work         ;
;    |ffd:enganche|                       ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|ffd:enganche                                                                  ; work         ;
;    |fsm_calc:fsm_calcu|                 ; 30 (2)            ; 26 (17)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|fsm_calc:fsm_calcu                                                            ; work         ;
;       |fsm_calc_slave:U|                ; 28 (28)           ; 9 (9)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|fsm_calc:fsm_calcu|fsm_calc_slave:U                                           ; work         ;
;    |hexa:display_0s|                    ; 7 (7)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|hexa:display_0s                                                               ; work         ;
;    |hexa:display_1s|                    ; 7 (7)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|hexa:display_1s                                                               ; work         ;
;    |hexa:display_2s|                    ; 7 (7)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|hexa:display_2s                                                               ; work         ;
;    |hexa:display_3s|                    ; 7 (7)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|hexa:display_3s                                                               ; work         ;
;    |hexa:display_4s|                    ; 7 (7)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|hexa:display_4s                                                               ; work         ;
;    |multiplicador:multiplicacion|       ; 133 (62)          ; 111 (8)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion                                                  ; work         ;
;       |addsub:stageb|                   ; 59 (0)            ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:stageb                                    ; work         ;
;          |fulladder:\gen1:0:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:stageb|fulladder:\gen1:0:stage0           ; work         ;
;          |fulladder:\gen1:10:stage0|    ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:stageb|fulladder:\gen1:10:stage0          ; work         ;
;          |fulladder:\gen1:11:stage0|    ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:stageb|fulladder:\gen1:11:stage0          ; work         ;
;          |fulladder:\gen1:12:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:stageb|fulladder:\gen1:12:stage0          ; work         ;
;          |fulladder:\gen1:13:stage0|    ; 5 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:stageb|fulladder:\gen1:13:stage0          ; work         ;
;          |fulladder:\gen1:14:stage0|    ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:stageb|fulladder:\gen1:14:stage0          ; work         ;
;          |fulladder:\gen1:15:stage0|    ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:stageb|fulladder:\gen1:15:stage0          ; work         ;
;          |fulladder:\gen1:16:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:stageb|fulladder:\gen1:16:stage0          ; work         ;
;          |fulladder:\gen1:17:stage0|    ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:stageb|fulladder:\gen1:17:stage0          ; work         ;
;          |fulladder:\gen1:18:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:stageb|fulladder:\gen1:18:stage0          ; work         ;
;          |fulladder:\gen1:19:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:stageb|fulladder:\gen1:19:stage0          ; work         ;
;          |fulladder:\gen1:1:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:stageb|fulladder:\gen1:1:stage0           ; work         ;
;          |fulladder:\gen1:20:stage0|    ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:stageb|fulladder:\gen1:20:stage0          ; work         ;
;          |fulladder:\gen1:21:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:stageb|fulladder:\gen1:21:stage0          ; work         ;
;          |fulladder:\gen1:22:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:stageb|fulladder:\gen1:22:stage0          ; work         ;
;          |fulladder:\gen1:23:stage0|    ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:stageb|fulladder:\gen1:23:stage0          ; work         ;
;          |fulladder:\gen1:24:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:stageb|fulladder:\gen1:24:stage0          ; work         ;
;          |fulladder:\gen1:25:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:stageb|fulladder:\gen1:25:stage0          ; work         ;
;          |fulladder:\gen1:26:stage0|    ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:stageb|fulladder:\gen1:26:stage0          ; work         ;
;          |fulladder:\gen1:27:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:stageb|fulladder:\gen1:27:stage0          ; work         ;
;          |fulladder:\gen1:28:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:stageb|fulladder:\gen1:28:stage0          ; work         ;
;          |fulladder:\gen1:29:stage0|    ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:stageb|fulladder:\gen1:29:stage0          ; work         ;
;          |fulladder:\gen1:2:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:stageb|fulladder:\gen1:2:stage0           ; work         ;
;          |fulladder:\gen1:30:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:stageb|fulladder:\gen1:30:stage0          ; work         ;
;          |fulladder:\gen1:31:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:stageb|fulladder:\gen1:31:stage0          ; work         ;
;          |fulladder:\gen1:32:stage0|    ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:stageb|fulladder:\gen1:32:stage0          ; work         ;
;          |fulladder:\gen1:33:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:stageb|fulladder:\gen1:33:stage0          ; work         ;
;          |fulladder:\gen1:3:stage0|     ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:stageb|fulladder:\gen1:3:stage0           ; work         ;
;          |fulladder:\gen1:4:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:stageb|fulladder:\gen1:4:stage0           ; work         ;
;          |fulladder:\gen1:5:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:stageb|fulladder:\gen1:5:stage0           ; work         ;
;          |fulladder:\gen1:6:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:stageb|fulladder:\gen1:6:stage0           ; work         ;
;          |fulladder:\gen1:7:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:stageb|fulladder:\gen1:7:stage0           ; work         ;
;          |fulladder:\gen1:8:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:stageb|fulladder:\gen1:8:stage0           ; work         ;
;          |fulladder:\gen1:9:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:stageb|fulladder:\gen1:9:stage0           ; work         ;
;       |addsub:staged|                   ; 6 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:staged                                    ; work         ;
;          |fulladder:\gen1:10:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:staged|fulladder:\gen1:10:stage0          ; work         ;
;          |fulladder:\gen1:13:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:staged|fulladder:\gen1:13:stage0          ; work         ;
;          |fulladder:\gen1:16:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:staged|fulladder:\gen1:16:stage0          ; work         ;
;          |fulladder:\gen1:3:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:staged|fulladder:\gen1:3:stage0           ; work         ;
;          |fulladder:\gen1:6:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:staged|fulladder:\gen1:6:stage0           ; work         ;
;          |fulladder:\gen1:7:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|addsub:staged|fulladder:\gen1:7:stage0           ; work         ;
;       |ffd:stageg|                      ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|ffd:stageg                                       ; work         ;
;       |registro:stagea|                 ; 1 (1)             ; 17 (17)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|registro:stagea                                  ; work         ;
;       |registro:stagec|                 ; 1 (1)             ; 34 (34)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|registro:stagec                                  ; work         ;
;       |registro:stagee|                 ; 2 (2)             ; 17 (17)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|registro:stagee                                  ; work         ;
;       |registro:stagef|                 ; 1 (1)             ; 34 (34)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|multiplicador:multiplicacion|registro:stagef                                  ; work         ;
;    |reg_des:reg_desp_A|                 ; 2 (0)             ; 20 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|reg_des:reg_desp_A                                                            ; work         ;
;       |registro:stage0|                 ; 2 (2)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|reg_des:reg_desp_A|registro:stage0                                            ; work         ;
;       |registro:stage1|                 ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|reg_des:reg_desp_A|registro:stage1                                            ; work         ;
;       |registro:stage2|                 ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|reg_des:reg_desp_A|registro:stage2                                            ; work         ;
;       |registro:stage3|                 ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|reg_des:reg_desp_A|registro:stage3                                            ; work         ;
;       |registro:stage4|                 ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|reg_des:reg_desp_A|registro:stage4                                            ; work         ;
;    |reg_des:reg_desp_B|                 ; 2 (0)             ; 20 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|reg_des:reg_desp_B                                                            ; work         ;
;       |registro:stage0|                 ; 2 (2)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|reg_des:reg_desp_B|registro:stage0                                            ; work         ;
;       |registro:stage1|                 ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|reg_des:reg_desp_B|registro:stage1                                            ; work         ;
;       |registro:stage2|                 ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|reg_des:reg_desp_B|registro:stage2                                            ; work         ;
;       |registro:stage3|                 ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|reg_des:reg_desp_B|registro:stage3                                            ; work         ;
;       |registro:stage4|                 ; 0 (0)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|reg_des:reg_desp_B|registro:stage4                                            ; work         ;
;    |teclado_calc:tec_calc|              ; 55 (47)           ; 37 (37)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|teclado_calc:tec_calc                                                         ; work         ;
;       |addsub:u|                        ; 8 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|teclado_calc:tec_calc|addsub:u                                                ; work         ;
;          |fulladder:\gen1:12:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|teclado_calc:tec_calc|addsub:u|fulladder:\gen1:12:stage0                      ; work         ;
;          |fulladder:\gen1:15:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|teclado_calc:tec_calc|addsub:u|fulladder:\gen1:15:stage0                      ; work         ;
;          |fulladder:\gen1:18:stage0|    ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|teclado_calc:tec_calc|addsub:u|fulladder:\gen1:18:stage0                      ; work         ;
;          |fulladder:\gen1:21:stage0|    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|teclado_calc:tec_calc|addsub:u|fulladder:\gen1:21:stage0                      ; work         ;
;          |fulladder:\gen1:6:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|teclado_calc:tec_calc|addsub:u|fulladder:\gen1:6:stage0                       ; work         ;
;          |fulladder:\gen1:9:stage0|     ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|teclado_calc:tec_calc|addsub:u|fulladder:\gen1:9:stage0                       ; work         ;
;    |vga_calc:Pantalla|                  ; 486 (485)         ; 21 (21)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|vga_calc:Pantalla                                                             ; work         ;
;       |addsub:comb1|                    ; 1 (0)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|vga_calc:Pantalla|addsub:comb1                                                ; work         ;
;          |fulladder:\gen1:7:stage0|     ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculadora|vga_calc:Pantalla|addsub:comb1|fulladder:\gen1:7:stage0                       ; work         ;
+-----------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |calculadora|bin_bcd:bintobcd|st_reg                                                                                                                                                  ;
+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; Name        ; st_reg.st13 ; st_reg.st12 ; st_reg.st11 ; st_reg.st10 ; st_reg.st9 ; st_reg.st8 ; st_reg.st7 ; st_reg.st6 ; st_reg.st5 ; st_reg.st4 ; st_reg.st3 ; st_reg.st2 ; st_reg.st1 ; st_reg.st0 ;
+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+
; st_reg.st0  ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; st_reg.st1  ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; st_reg.st2  ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; st_reg.st3  ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; st_reg.st4  ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; st_reg.st5  ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; st_reg.st6  ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; st_reg.st7  ; 0           ; 0           ; 0           ; 0           ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; st_reg.st8  ; 0           ; 0           ; 0           ; 0           ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; st_reg.st9  ; 0           ; 0           ; 0           ; 0           ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; st_reg.st10 ; 0           ; 0           ; 0           ; 1           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; st_reg.st11 ; 0           ; 0           ; 1           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; st_reg.st12 ; 0           ; 1           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
; st_reg.st13 ; 1           ; 0           ; 0           ; 0           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+-------------+-------------+-------------+-------------+-------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+------------+


Encoding Type: Safe One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |calculadora|divider:divisor|st_reg                                      ;
+------------+------------+------------+------------+------------+------------+------------+
; Name       ; st_reg.st5 ; st_reg.st4 ; st_reg.st3 ; st_reg.st2 ; st_reg.st1 ; st_reg.st0 ;
+------------+------------+------------+------------+------------+------------+------------+
; st_reg.st0 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ;
; st_reg.st1 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1          ;
; st_reg.st2 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1          ;
; st_reg.st3 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1          ;
; st_reg.st4 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1          ;
; st_reg.st5 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1          ;
+------------+------------+------------+------------+------------+------------+------------+


Encoding Type: Safe One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |calculadora|cir_add_sub:add_sub|state_reg                    ;
+---------------+---------------+---------------+---------------+---------------+
; Name          ; state_reg.st3 ; state_reg.st2 ; state_reg.st1 ; state_reg.st0 ;
+---------------+---------------+---------------+---------------+---------------+
; state_reg.st0 ; 0             ; 0             ; 0             ; 0             ;
; state_reg.st1 ; 0             ; 0             ; 1             ; 1             ;
; state_reg.st2 ; 0             ; 1             ; 0             ; 1             ;
; state_reg.st3 ; 1             ; 0             ; 0             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+


Encoding Type: Safe One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |calculadora|multiplicador:multiplicacion|state_reg                                                                           ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; Name          ; state_reg.st7 ; state_reg.st6 ; state_reg.st5 ; state_reg.st4 ; state_reg.st3 ; state_reg.st2 ; state_reg.st1 ; state_reg.st0 ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; state_reg.st0 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ;
; state_reg.st1 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1             ;
; state_reg.st2 ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 1             ;
; state_reg.st3 ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 1             ;
; state_reg.st4 ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 1             ;
; state_reg.st5 ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; state_reg.st6 ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; state_reg.st7 ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+


Encoding Type: Safe One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |calculadora|controlador_op:controlador|state_reg                                                                                                                                                                                                                                                      ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; Name           ; state_reg.st17 ; state_reg.st16 ; state_reg.st15 ; state_reg.st14 ; state_reg.st13 ; state_reg.st12 ; state_reg.st11 ; state_reg.st10 ; state_reg.st9 ; state_reg.st8 ; state_reg.st7 ; state_reg.st6 ; state_reg.st5 ; state_reg.st4 ; state_reg.st3 ; state_reg.st2 ; state_reg.st1 ; state_reg.st0 ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; state_reg.st0  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ;
; state_reg.st1  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1             ;
; state_reg.st2  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 1             ;
; state_reg.st3  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 1             ;
; state_reg.st4  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 1             ;
; state_reg.st5  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; state_reg.st6  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; state_reg.st7  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; state_reg.st8  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; state_reg.st9  ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; state_reg.st10 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; state_reg.st11 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; state_reg.st12 ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; state_reg.st13 ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; state_reg.st14 ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; state_reg.st15 ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; state_reg.st16 ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
; state_reg.st17 ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ;
+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+


Encoding Type: Safe One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |calculadora|fsm_calc:fsm_calcu|fsm_calc_slave:U|st_reg                                                                                      ;
+----------------+----------------+---------------+---------------+-------------+----------------+--------------+---------------+-------------+----------------+
; Name           ; st_reg.st_wait ; st_reg.st_eop ; st_reg.st_w_b ; st_reg.st_b ; st_reg.st_w_op ; st_reg.st_op ; st_reg.st_w_a ; st_reg.st_a ; st_reg.st_idle ;
+----------------+----------------+---------------+---------------+-------------+----------------+--------------+---------------+-------------+----------------+
; st_reg.st_idle ; 0              ; 0             ; 0             ; 0           ; 0              ; 0            ; 0             ; 0           ; 0              ;
; st_reg.st_a    ; 0              ; 0             ; 0             ; 0           ; 0              ; 0            ; 0             ; 1           ; 1              ;
; st_reg.st_w_a  ; 0              ; 0             ; 0             ; 0           ; 0              ; 0            ; 1             ; 0           ; 1              ;
; st_reg.st_op   ; 0              ; 0             ; 0             ; 0           ; 0              ; 1            ; 0             ; 0           ; 1              ;
; st_reg.st_w_op ; 0              ; 0             ; 0             ; 0           ; 1              ; 0            ; 0             ; 0           ; 1              ;
; st_reg.st_b    ; 0              ; 0             ; 0             ; 1           ; 0              ; 0            ; 0             ; 0           ; 1              ;
; st_reg.st_w_b  ; 0              ; 0             ; 1             ; 0           ; 0              ; 0            ; 0             ; 0           ; 1              ;
; st_reg.st_eop  ; 0              ; 1             ; 0             ; 0           ; 0              ; 0            ; 0             ; 0           ; 1              ;
; st_reg.st_wait ; 1              ; 0             ; 0             ; 0           ; 0              ; 0            ; 0             ; 0           ; 1              ;
+----------------+----------------+---------------+---------------+-------------+----------------+--------------+---------------+-------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                   ;
+----------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; fsm_calc:fsm_calcu|fsm_calc_slave:U|st_reg.st_a    ; no                                                               ; yes                                        ;
; fsm_calc:fsm_calcu|fsm_calc_slave:U|st_reg.st_b    ; no                                                               ; yes                                        ;
; controlador_op:controlador|state_reg.st3           ; no                                                               ; yes                                        ;
; controlador_op:controlador|state_reg.st7           ; no                                                               ; yes                                        ;
; cir_add_sub:add_sub|state_reg.st1                  ; no                                                               ; yes                                        ;
; cir_add_sub:add_sub|state_reg.st0                  ; no                                                               ; yes                                        ;
; multiplicador:multiplicacion|state_reg.st5         ; no                                                               ; yes                                        ;
; fsm_calc:fsm_calcu|fsm_calc_slave:U|st_reg.st_idle ; no                                                               ; yes                                        ;
; fsm_calc:fsm_calcu|fsm_calc_slave:U|st_reg.st_w_a  ; no                                                               ; yes                                        ;
; fsm_calc:fsm_calcu|fsm_calc_slave:U|st_reg.st_op   ; no                                                               ; yes                                        ;
; fsm_calc:fsm_calcu|fsm_calc_slave:U|st_reg.st_w_op ; no                                                               ; yes                                        ;
; fsm_calc:fsm_calcu|fsm_calc_slave:U|st_reg.st_w_b  ; no                                                               ; yes                                        ;
; fsm_calc:fsm_calcu|fsm_calc_slave:U|st_reg.st_eop  ; no                                                               ; yes                                        ;
; fsm_calc:fsm_calcu|fsm_calc_slave:U|st_reg.st_wait ; no                                                               ; yes                                        ;
; controlador_op:controlador|state_reg.st0           ; no                                                               ; yes                                        ;
; controlador_op:controlador|state_reg.st16          ; no                                                               ; yes                                        ;
; controlador_op:controlador|state_reg.st14          ; no                                                               ; yes                                        ;
; controlador_op:controlador|state_reg.st1           ; no                                                               ; yes                                        ;
; controlador_op:controlador|state_reg.st2           ; no                                                               ; yes                                        ;
; controlador_op:controlador|state_reg.st4           ; no                                                               ; yes                                        ;
; controlador_op:controlador|state_reg.st5           ; no                                                               ; yes                                        ;
; controlador_op:controlador|state_reg.st6           ; no                                                               ; yes                                        ;
; controlador_op:controlador|state_reg.st8           ; no                                                               ; yes                                        ;
; controlador_op:controlador|state_reg.st9           ; no                                                               ; yes                                        ;
; controlador_op:controlador|state_reg.st10          ; no                                                               ; yes                                        ;
; controlador_op:controlador|state_reg.st11          ; no                                                               ; yes                                        ;
; controlador_op:controlador|state_reg.st12          ; no                                                               ; yes                                        ;
; controlador_op:controlador|state_reg.st13          ; no                                                               ; yes                                        ;
; controlador_op:controlador|state_reg.st15          ; no                                                               ; yes                                        ;
; cir_add_sub:add_sub|state_reg.st2                  ; no                                                               ; yes                                        ;
; cir_add_sub:add_sub|state_reg.st3                  ; no                                                               ; yes                                        ;
; multiplicador:multiplicacion|state_reg.st4         ; no                                                               ; yes                                        ;
; multiplicador:multiplicacion|state_reg.st0         ; no                                                               ; yes                                        ;
; multiplicador:multiplicacion|state_reg.st3         ; no                                                               ; yes                                        ;
; multiplicador:multiplicacion|state_reg.st1         ; no                                                               ; yes                                        ;
; multiplicador:multiplicacion|state_reg.st2         ; no                                                               ; yes                                        ;
; multiplicador:multiplicacion|state_reg.st6         ; no                                                               ; yes                                        ;
; multiplicador:multiplicacion|state_reg.st7         ; no                                                               ; yes                                        ;
; divider:divisor|st_reg.st5                         ; no                                                               ; yes                                        ;
; divider:divisor|st_reg.st4                         ; no                                                               ; yes                                        ;
; divider:divisor|st_reg.st0                         ; no                                                               ; yes                                        ;
; divider:divisor|st_reg.st3                         ; no                                                               ; yes                                        ;
; divider:divisor|st_reg.st1                         ; no                                                               ; yes                                        ;
; divider:divisor|st_reg.st2                         ; no                                                               ; yes                                        ;
+----------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                         ;
+-----------------------------------------------------+------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal          ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------------+------------------------+
; bin_bcd:bintobcd|st_next.st10_740                   ; bin_bcd:bintobcd|st_reg.st12 ; yes                    ;
; bin_bcd:bintobcd|st_next.st0_820                    ; bin_bcd:bintobcd|st_reg.st12 ; yes                    ;
; bin_bcd:bintobcd|st_next.st11_732                   ; bin_bcd:bintobcd|st_reg.st12 ; yes                    ;
; bin_bcd:bintobcd|st_next.st8_756                    ; bin_bcd:bintobcd|st_reg.st12 ; yes                    ;
; bin_bcd:bintobcd|st_next.st6_772                    ; bin_bcd:bintobcd|st_reg.st12 ; yes                    ;
; bin_bcd:bintobcd|st_next.st4_788                    ; bin_bcd:bintobcd|st_reg.st12 ; yes                    ;
; bin_bcd:bintobcd|st_next.st2_804                    ; bin_bcd:bintobcd|st_reg.st12 ; yes                    ;
; bin_bcd:bintobcd|st_next.st9_748                    ; bin_bcd:bintobcd|st_reg.st12 ; yes                    ;
; bin_bcd:bintobcd|st_next.st12_724                   ; bin_bcd:bintobcd|st_reg.st12 ; yes                    ;
; bin_bcd:bintobcd|st_next.st7_764                    ; bin_bcd:bintobcd|st_reg.st12 ; yes                    ;
; bin_bcd:bintobcd|st_next.st5_780                    ; bin_bcd:bintobcd|st_reg.st12 ; yes                    ;
; bin_bcd:bintobcd|st_next.st3_796                    ; bin_bcd:bintobcd|st_reg.st12 ; yes                    ;
; bin_bcd:bintobcd|st_next.st1_812                    ; bin_bcd:bintobcd|st_reg.st12 ; yes                    ;
; Number of user-specified and inferred latches = 13  ;                              ;                        ;
+-----------------------------------------------------+------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                         ;
+--------------------------------------------------------------+-------------------------------------------------------------+
; Register name                                                ; Reason for Removal                                          ;
+--------------------------------------------------------------+-------------------------------------------------------------+
; cir_add_sub:add_sub|divisor500mil:stageen|q_reg[14]          ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[14] ;
; controlador_op:controlador|divisor500mil:stage0|q_reg[14]    ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[14] ;
; divider:divisor|divisor500mil:DF|q_reg[14]                   ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[14] ;
; fsm_calc:fsm_calcu|divisor500mil:DF|q_reg[14]                ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[14] ;
; multiplicador:multiplicacion|divisor500mil:stageen|q_reg[14] ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[14] ;
; reg_des:reg_desp_A|divisor500mil:u|q_reg[14]                 ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[14] ;
; reg_des:reg_desp_B|divisor500mil:u|q_reg[14]                 ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[14] ;
; cir_add_sub:add_sub|divisor500mil:stageen|q_reg[12]          ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[12] ;
; controlador_op:controlador|divisor500mil:stage0|q_reg[12]    ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[12] ;
; divider:divisor|divisor500mil:DF|q_reg[12]                   ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[12] ;
; fsm_calc:fsm_calcu|divisor500mil:DF|q_reg[12]                ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[12] ;
; multiplicador:multiplicacion|divisor500mil:stageen|q_reg[12] ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[12] ;
; reg_des:reg_desp_A|divisor500mil:u|q_reg[12]                 ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[12] ;
; reg_des:reg_desp_B|divisor500mil:u|q_reg[12]                 ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[12] ;
; cir_add_sub:add_sub|divisor500mil:stageen|q_reg[11]          ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[11] ;
; controlador_op:controlador|divisor500mil:stage0|q_reg[11]    ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[11] ;
; divider:divisor|divisor500mil:DF|q_reg[11]                   ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[11] ;
; fsm_calc:fsm_calcu|divisor500mil:DF|q_reg[11]                ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[11] ;
; multiplicador:multiplicacion|divisor500mil:stageen|q_reg[11] ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[11] ;
; reg_des:reg_desp_A|divisor500mil:u|q_reg[11]                 ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[11] ;
; reg_des:reg_desp_B|divisor500mil:u|q_reg[11]                 ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[11] ;
; cir_add_sub:add_sub|divisor500mil:stageen|q_reg[10]          ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[10] ;
; controlador_op:controlador|divisor500mil:stage0|q_reg[10]    ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[10] ;
; divider:divisor|divisor500mil:DF|q_reg[10]                   ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[10] ;
; fsm_calc:fsm_calcu|divisor500mil:DF|q_reg[10]                ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[10] ;
; multiplicador:multiplicacion|divisor500mil:stageen|q_reg[10] ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[10] ;
; reg_des:reg_desp_A|divisor500mil:u|q_reg[10]                 ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[10] ;
; reg_des:reg_desp_B|divisor500mil:u|q_reg[10]                 ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[10] ;
; cir_add_sub:add_sub|divisor500mil:stageen|q_reg[9]           ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[9]  ;
; controlador_op:controlador|divisor500mil:stage0|q_reg[9]     ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[9]  ;
; divider:divisor|divisor500mil:DF|q_reg[9]                    ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[9]  ;
; fsm_calc:fsm_calcu|divisor500mil:DF|q_reg[9]                 ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[9]  ;
; multiplicador:multiplicacion|divisor500mil:stageen|q_reg[9]  ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[9]  ;
; reg_des:reg_desp_A|divisor500mil:u|q_reg[9]                  ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[9]  ;
; reg_des:reg_desp_B|divisor500mil:u|q_reg[9]                  ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[9]  ;
; cir_add_sub:add_sub|divisor500mil:stageen|q_reg[7]           ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[7]  ;
; controlador_op:controlador|divisor500mil:stage0|q_reg[7]     ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[7]  ;
; divider:divisor|divisor500mil:DF|q_reg[7]                    ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[7]  ;
; fsm_calc:fsm_calcu|divisor500mil:DF|q_reg[7]                 ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[7]  ;
; multiplicador:multiplicacion|divisor500mil:stageen|q_reg[7]  ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[7]  ;
; reg_des:reg_desp_A|divisor500mil:u|q_reg[7]                  ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[7]  ;
; reg_des:reg_desp_B|divisor500mil:u|q_reg[7]                  ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[7]  ;
; cir_add_sub:add_sub|divisor500mil:stageen|q_reg[6]           ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[6]  ;
; controlador_op:controlador|divisor500mil:stage0|q_reg[6]     ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[6]  ;
; divider:divisor|divisor500mil:DF|q_reg[6]                    ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[6]  ;
; fsm_calc:fsm_calcu|divisor500mil:DF|q_reg[6]                 ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[6]  ;
; multiplicador:multiplicacion|divisor500mil:stageen|q_reg[6]  ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[6]  ;
; reg_des:reg_desp_A|divisor500mil:u|q_reg[6]                  ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[6]  ;
; reg_des:reg_desp_B|divisor500mil:u|q_reg[6]                  ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[6]  ;
; cir_add_sub:add_sub|divisor500mil:stageen|q_reg[5]           ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[5]  ;
; controlador_op:controlador|divisor500mil:stage0|q_reg[5]     ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[5]  ;
; divider:divisor|divisor500mil:DF|q_reg[5]                    ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[5]  ;
; fsm_calc:fsm_calcu|divisor500mil:DF|q_reg[5]                 ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[5]  ;
; multiplicador:multiplicacion|divisor500mil:stageen|q_reg[5]  ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[5]  ;
; reg_des:reg_desp_A|divisor500mil:u|q_reg[5]                  ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[5]  ;
; reg_des:reg_desp_B|divisor500mil:u|q_reg[5]                  ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[5]  ;
; cir_add_sub:add_sub|divisor500mil:stageen|q_reg[18]          ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[18] ;
; controlador_op:controlador|divisor500mil:stage0|q_reg[18]    ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[18] ;
; divider:divisor|divisor500mil:DF|q_reg[18]                   ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[18] ;
; fsm_calc:fsm_calcu|divisor500mil:DF|q_reg[18]                ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[18] ;
; multiplicador:multiplicacion|divisor500mil:stageen|q_reg[18] ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[18] ;
; reg_des:reg_desp_A|divisor500mil:u|q_reg[18]                 ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[18] ;
; reg_des:reg_desp_B|divisor500mil:u|q_reg[18]                 ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[18] ;
; cir_add_sub:add_sub|divisor500mil:stageen|q_reg[17]          ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[17] ;
; controlador_op:controlador|divisor500mil:stage0|q_reg[17]    ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[17] ;
; divider:divisor|divisor500mil:DF|q_reg[17]                   ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[17] ;
; fsm_calc:fsm_calcu|divisor500mil:DF|q_reg[17]                ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[17] ;
; multiplicador:multiplicacion|divisor500mil:stageen|q_reg[17] ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[17] ;
; reg_des:reg_desp_A|divisor500mil:u|q_reg[17]                 ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[17] ;
; reg_des:reg_desp_B|divisor500mil:u|q_reg[17]                 ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[17] ;
; cir_add_sub:add_sub|divisor500mil:stageen|q_reg[16]          ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[16] ;
; controlador_op:controlador|divisor500mil:stage0|q_reg[16]    ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[16] ;
; divider:divisor|divisor500mil:DF|q_reg[16]                   ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[16] ;
; fsm_calc:fsm_calcu|divisor500mil:DF|q_reg[16]                ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[16] ;
; multiplicador:multiplicacion|divisor500mil:stageen|q_reg[16] ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[16] ;
; reg_des:reg_desp_A|divisor500mil:u|q_reg[16]                 ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[16] ;
; reg_des:reg_desp_B|divisor500mil:u|q_reg[16]                 ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[16] ;
; cir_add_sub:add_sub|divisor500mil:stageen|q_reg[15]          ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[15] ;
; controlador_op:controlador|divisor500mil:stage0|q_reg[15]    ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[15] ;
; divider:divisor|divisor500mil:DF|q_reg[15]                   ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[15] ;
; fsm_calc:fsm_calcu|divisor500mil:DF|q_reg[15]                ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[15] ;
; multiplicador:multiplicacion|divisor500mil:stageen|q_reg[15] ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[15] ;
; reg_des:reg_desp_A|divisor500mil:u|q_reg[15]                 ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[15] ;
; reg_des:reg_desp_B|divisor500mil:u|q_reg[15]                 ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[15] ;
; cir_add_sub:add_sub|divisor500mil:stageen|q_reg[13]          ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[13] ;
; controlador_op:controlador|divisor500mil:stage0|q_reg[13]    ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[13] ;
; divider:divisor|divisor500mil:DF|q_reg[13]                   ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[13] ;
; fsm_calc:fsm_calcu|divisor500mil:DF|q_reg[13]                ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[13] ;
; multiplicador:multiplicacion|divisor500mil:stageen|q_reg[13] ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[13] ;
; reg_des:reg_desp_A|divisor500mil:u|q_reg[13]                 ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[13] ;
; reg_des:reg_desp_B|divisor500mil:u|q_reg[13]                 ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[13] ;
; cir_add_sub:add_sub|divisor500mil:stageen|q_reg[8]           ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[8]  ;
; controlador_op:controlador|divisor500mil:stage0|q_reg[8]     ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[8]  ;
; divider:divisor|divisor500mil:DF|q_reg[8]                    ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[8]  ;
; fsm_calc:fsm_calcu|divisor500mil:DF|q_reg[8]                 ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[8]  ;
; multiplicador:multiplicacion|divisor500mil:stageen|q_reg[8]  ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[8]  ;
; reg_des:reg_desp_A|divisor500mil:u|q_reg[8]                  ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[8]  ;
; reg_des:reg_desp_B|divisor500mil:u|q_reg[8]                  ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[8]  ;
; cir_add_sub:add_sub|divisor500mil:stageen|q_reg[4]           ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[4]  ;
; controlador_op:controlador|divisor500mil:stage0|q_reg[4]     ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[4]  ;
; divider:divisor|divisor500mil:DF|q_reg[4]                    ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[4]  ;
; fsm_calc:fsm_calcu|divisor500mil:DF|q_reg[4]                 ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[4]  ;
; multiplicador:multiplicacion|divisor500mil:stageen|q_reg[4]  ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[4]  ;
; reg_des:reg_desp_A|divisor500mil:u|q_reg[4]                  ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[4]  ;
; reg_des:reg_desp_B|divisor500mil:u|q_reg[4]                  ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[4]  ;
; cir_add_sub:add_sub|divisor500mil:stageen|q_reg[3]           ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[3]  ;
; controlador_op:controlador|divisor500mil:stage0|q_reg[3]     ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[3]  ;
; divider:divisor|divisor500mil:DF|q_reg[3]                    ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[3]  ;
; fsm_calc:fsm_calcu|divisor500mil:DF|q_reg[3]                 ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[3]  ;
; multiplicador:multiplicacion|divisor500mil:stageen|q_reg[3]  ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[3]  ;
; reg_des:reg_desp_A|divisor500mil:u|q_reg[3]                  ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[3]  ;
; reg_des:reg_desp_B|divisor500mil:u|q_reg[3]                  ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[3]  ;
; cir_add_sub:add_sub|divisor500mil:stageen|q_reg[2]           ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[2]  ;
; controlador_op:controlador|divisor500mil:stage0|q_reg[2]     ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[2]  ;
; divider:divisor|divisor500mil:DF|q_reg[2]                    ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[2]  ;
; fsm_calc:fsm_calcu|divisor500mil:DF|q_reg[2]                 ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[2]  ;
; multiplicador:multiplicacion|divisor500mil:stageen|q_reg[2]  ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[2]  ;
; reg_des:reg_desp_A|divisor500mil:u|q_reg[2]                  ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[2]  ;
; reg_des:reg_desp_B|divisor500mil:u|q_reg[2]                  ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[2]  ;
; cir_add_sub:add_sub|divisor500mil:stageen|q_reg[1]           ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[1]  ;
; controlador_op:controlador|divisor500mil:stage0|q_reg[1]     ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[1]  ;
; divider:divisor|divisor500mil:DF|q_reg[1]                    ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[1]  ;
; fsm_calc:fsm_calcu|divisor500mil:DF|q_reg[1]                 ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[1]  ;
; multiplicador:multiplicacion|divisor500mil:stageen|q_reg[1]  ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[1]  ;
; reg_des:reg_desp_A|divisor500mil:u|q_reg[1]                  ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[1]  ;
; reg_des:reg_desp_B|divisor500mil:u|q_reg[1]                  ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[1]  ;
; cir_add_sub:add_sub|divisor500mil:stageen|q_reg[0]           ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[0]  ;
; controlador_op:controlador|divisor500mil:stage0|q_reg[0]     ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[0]  ;
; divider:divisor|divisor500mil:DF|q_reg[0]                    ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[0]  ;
; fsm_calc:fsm_calcu|divisor500mil:DF|q_reg[0]                 ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[0]  ;
; multiplicador:multiplicacion|divisor500mil:stageen|q_reg[0]  ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[0]  ;
; reg_des:reg_desp_A|divisor500mil:u|q_reg[0]                  ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[0]  ;
; reg_des:reg_desp_B|divisor500mil:u|q_reg[0]                  ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[0]  ;
; bin_bcd:bintobcd|bin[0..2]                                   ; Stuck at GND due to stuck port data_in                      ;
; vga_calc:Pantalla|q_reg_0[0]                                 ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[0]  ;
; teclado_calc:tec_calc|q_reg_DF[0]                            ; Merged with bin_bcd:bintobcd|divisor500mil:stage0|q_reg[0]  ;
; controlador_op:controlador|state_reg.st17                    ; Stuck at GND due to stuck port data_in                      ;
; bin_bcd:bintobcd|st_reg.st13                                 ; Stuck at GND due to stuck port data_in                      ;
; vga_calc:Pantalla|q_reg_0[1]                                 ; Stuck at GND due to stuck port data_in                      ;
; Total Number of Removed Registers = 141                      ;                                                             ;
+--------------------------------------------------------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                            ;
+-------------------------+---------------------------+--------------------------------------------------+
; Register name           ; Reason for Removal        ; Registers Removed due to This Register           ;
+-------------------------+---------------------------+--------------------------------------------------+
; bin_bcd:bintobcd|bin[0] ; Stuck at GND              ; bin_bcd:bintobcd|bin[1], bin_bcd:bintobcd|bin[2] ;
;                         ; due to stuck port data_in ;                                                  ;
+-------------------------+---------------------------+--------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 464   ;
; Number of registers using Synchronous Clear  ; 111   ;
; Number of registers using Synchronous Load   ; 3     ;
; Number of registers using Asynchronous Clear ; 463   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 364   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |calculadora|bin_bcd:bintobcd|contador_bits[4]                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |calculadora|bin_bcd:bintobcd|bin[4]                                          ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |calculadora|divider:divisor|Q[15]                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |calculadora|controlador_op:controlador|datapath:stage1|result_add_sub_reg[2] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |calculadora|vga_calc:Pantalla|q_reg_2[9]                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |calculadora|bin_bcd:bintobcd|unidad[0]                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |calculadora|bin_bcd:bintobcd|decena[2]                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |calculadora|bin_bcd:bintobcd|centena[0]                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |calculadora|bin_bcd:bintobcd|miles[0]                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |calculadora|bin_bcd:bintobcd|diezmiles[0]                                    ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |calculadora|divider:divisor|R[4]                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |calculadora|fsm_calc:fsm_calcu|fsm_calc_slave:U|st_next                      ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |calculadora|d0[3]                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Source assignments for fsm_calc:fsm_calcu|fsm_calc_slave:U ;
+--------------------+-------+------+------------------------+
; Assignment         ; Value ; From ; To                     ;
+--------------------+-------+------+------------------------+
; SAFE_STATE_MACHINE ; on    ; -    ; st_reg                 ;
+--------------------+-------+------+------------------------+


+---------------------------------------------------+
; Source assignments for controlador_op:controlador ;
+--------------------+-------+------+---------------+
; Assignment         ; Value ; From ; To            ;
+--------------------+-------+------+---------------+
; SAFE_STATE_MACHINE ; on    ; -    ; state_reg     ;
+--------------------+-------+------+---------------+


+-----------------------------------------------------+
; Source assignments for multiplicador:multiplicacion ;
+--------------------+-------+------+-----------------+
; Assignment         ; Value ; From ; To              ;
+--------------------+-------+------+-----------------+
; SAFE_STATE_MACHINE ; on    ; -    ; state_reg       ;
+--------------------+-------+------+-----------------+


+-----------------------------------------------+
; Source assignments for cir_add_sub:add_sub    ;
+--------------------+-------+------+-----------+
; Assignment         ; Value ; From ; To        ;
+--------------------+-------+------+-----------+
; SAFE_STATE_MACHINE ; on    ; -    ; state_reg ;
+--------------------+-------+------+-----------+


+--------------------------------------------+
; Source assignments for divider:divisor     ;
+--------------------+-------+------+--------+
; Assignment         ; Value ; From ; To     ;
+--------------------+-------+------+--------+
; SAFE_STATE_MACHINE ; on    ; -    ; st_reg ;
+--------------------+-------+------+--------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: teclado_calc:tec_calc|addsub:u ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 23    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: teclado_calc:tec_calc|addsub:y ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 2     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: teclado_calc:tec_calc|addsub:r ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 2     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_calc:fsm_calcu|addsub:add1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 19    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fsm_calc:fsm_calcu|divisor500mil:DF|addsub:stage0 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 19    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_des:reg_desp_A|divisor500mil:u|addsub:stage0 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 19    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_des:reg_desp_A|registro:stage4 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; width          ; 4     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_des:reg_desp_A|registro:stage3 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; width          ; 4     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_des:reg_desp_A|registro:stage2 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; width          ; 4     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_des:reg_desp_A|registro:stage1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; width          ; 4     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_des:reg_desp_A|registro:stage0 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; width          ; 4     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_des:reg_desp_B|divisor500mil:u|addsub:stage0 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; width          ; 19    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_des:reg_desp_B|registro:stage4 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; width          ; 4     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_des:reg_desp_B|registro:stage3 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; width          ; 4     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_des:reg_desp_B|registro:stage2 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; width          ; 4     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_des:reg_desp_B|registro:stage1 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; width          ; 4     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reg_des:reg_desp_B|registro:stage0 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; width          ; 4     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_binary:bcd_A|addsub:stage1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 7     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_binary:bcd_A|addsub:stage2 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 9     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_binary:bcd_A|addsub:stage3 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 10    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_binary:bcd_A|addsub:stage4 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 12    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_binary:bcd_A|addsub:stage5 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 13    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_binary:bcd_A|addsub:stage6 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 15    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_binary:bcd_A|addsub:stage7 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 16    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_binary:bcd_A|addsub:stage8 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 18    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_binary:bcd_A|addsub:stage9 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 19    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_binary:bcd_B|addsub:stage1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 7     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_binary:bcd_B|addsub:stage2 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 9     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_binary:bcd_B|addsub:stage3 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 10    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_binary:bcd_B|addsub:stage4 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 12    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_binary:bcd_B|addsub:stage5 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 13    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_binary:bcd_B|addsub:stage6 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 15    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_binary:bcd_B|addsub:stage7 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 16    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_binary:bcd_B|addsub:stage8 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 18    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bcd_binary:bcd_B|addsub:stage9 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 19    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlador_op:controlador|divisor500mil:stage0|addsub:stage0 ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; width          ; 19    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplicador:multiplicacion|divisor500mil:stageen|addsub:stage0 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; width          ; 19    ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplicador:multiplicacion|registro:stagea ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; width          ; 17    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplicador:multiplicacion|addsub:stageb ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 34    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplicador:multiplicacion|registro:stagec ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; width          ; 34    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplicador:multiplicacion|addsub:staged ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 17    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplicador:multiplicacion|registro:stagee ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; width          ; 17    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: multiplicador:multiplicacion|registro:stagef ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; width          ; 34    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cir_add_sub:add_sub|divisor500mil:stageen|addsub:stage0 ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; width          ; 19    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cir_add_sub:add_sub|addsub:y ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; width          ; 17    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:divisor ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; width          ; 17    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:divisor|divisor500mil:DF|addsub:stage0 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; width          ; 19    ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:divisor|addsub:U_temp1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 17    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: divider:divisor|addsub:U_temp2 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 17    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bin_bcd:bintobcd|divisor500mil:stage0|addsub:stage0 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; width          ; 19    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bin_bcd:bintobcd|addsub:U_contador ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; width          ; 5     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bin_bcd:bintobcd|addsub:U1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; width          ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bin_bcd:bintobcd|addsub:U2 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; width          ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bin_bcd:bintobcd|addsub:U3 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; width          ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bin_bcd:bintobcd|addsub:U4 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; width          ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bin_bcd:bintobcd|addsub:U5 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; width          ; 4     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_calc:Pantalla|addsub:comb ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; width          ; 2     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_calc:Pantalla|addsub:comb1 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 10    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_calc:Pantalla|addsub:comb2 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; width          ; 10    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Port Connectivity Checks: "vga_calc:Pantalla|addsub:comb2" ;
+---------+-------+----------+-------------------------------+
; Port    ; Type  ; Severity ; Details                       ;
+---------+-------+----------+-------------------------------+
; b[9..1] ; Input ; Info     ; Stuck at GND                  ;
; b[0]    ; Input ; Info     ; Stuck at VCC                  ;
; control ; Input ; Info     ; Stuck at GND                  ;
+---------+-------+----------+-------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "vga_calc:Pantalla|addsub:comb1" ;
+---------+-------+----------+-------------------------------+
; Port    ; Type  ; Severity ; Details                       ;
+---------+-------+----------+-------------------------------+
; b[9..1] ; Input ; Info     ; Stuck at GND                  ;
; b[0]    ; Input ; Info     ; Stuck at VCC                  ;
; control ; Input ; Info     ; Stuck at GND                  ;
+---------+-------+----------+-------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "vga_calc:Pantalla|addsub:comb" ;
+---------+-------+----------+------------------------------+
; Port    ; Type  ; Severity ; Details                      ;
+---------+-------+----------+------------------------------+
; a[1]    ; Input ; Info     ; Stuck at GND                 ;
; a[0]    ; Input ; Info     ; Stuck at VCC                 ;
; control ; Input ; Info     ; Stuck at GND                 ;
+---------+-------+----------+------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "ffd:enganche_add" ;
+--------+-------+----------+------------------+
; Port   ; Type  ; Severity ; Details          ;
+--------+-------+----------+------------------+
; en_div ; Input ; Info     ; Stuck at VCC     ;
; en     ; Input ; Info     ; Stuck at VCC     ;
+--------+-------+----------+------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "ffd:enganche_mult" ;
+--------+-------+----------+-------------------+
; Port   ; Type  ; Severity ; Details           ;
+--------+-------+----------+-------------------+
; en_div ; Input ; Info     ; Stuck at VCC      ;
; en     ; Input ; Info     ; Stuck at VCC      ;
+--------+-------+----------+-------------------+


+--------------------------------------------+
; Port Connectivity Checks: "ffd:enganche_n" ;
+--------+-------+----------+----------------+
; Port   ; Type  ; Severity ; Details        ;
+--------+-------+----------+----------------+
; en_div ; Input ; Info     ; Stuck at VCC   ;
; en     ; Input ; Info     ; Stuck at VCC   ;
+--------+-------+----------+----------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "bin_bcd:bintobcd|addsub:U5" ;
+---------+-------+----------+---------------------------+
; Port    ; Type  ; Severity ; Details                   ;
+---------+-------+----------+---------------------------+
; a[1..0] ; Input ; Info     ; Stuck at VCC              ;
; a[3..2] ; Input ; Info     ; Stuck at GND              ;
; control ; Input ; Info     ; Stuck at GND              ;
+---------+-------+----------+---------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "bin_bcd:bintobcd|addsub:U4" ;
+---------+-------+----------+---------------------------+
; Port    ; Type  ; Severity ; Details                   ;
+---------+-------+----------+---------------------------+
; a[1..0] ; Input ; Info     ; Stuck at VCC              ;
; a[3..2] ; Input ; Info     ; Stuck at GND              ;
; control ; Input ; Info     ; Stuck at GND              ;
+---------+-------+----------+---------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "bin_bcd:bintobcd|addsub:U3" ;
+---------+-------+----------+---------------------------+
; Port    ; Type  ; Severity ; Details                   ;
+---------+-------+----------+---------------------------+
; a[1..0] ; Input ; Info     ; Stuck at VCC              ;
; a[3..2] ; Input ; Info     ; Stuck at GND              ;
; control ; Input ; Info     ; Stuck at GND              ;
+---------+-------+----------+---------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "bin_bcd:bintobcd|addsub:U2" ;
+---------+-------+----------+---------------------------+
; Port    ; Type  ; Severity ; Details                   ;
+---------+-------+----------+---------------------------+
; a[1..0] ; Input ; Info     ; Stuck at VCC              ;
; a[3..2] ; Input ; Info     ; Stuck at GND              ;
; control ; Input ; Info     ; Stuck at GND              ;
+---------+-------+----------+---------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin_bcd:bintobcd|addsub:U1|fulladder:\gen1:3:stage0"                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "bin_bcd:bintobcd|addsub:U1" ;
+---------+-------+----------+---------------------------+
; Port    ; Type  ; Severity ; Details                   ;
+---------+-------+----------+---------------------------+
; a[1..0] ; Input ; Info     ; Stuck at VCC              ;
; a[3..2] ; Input ; Info     ; Stuck at GND              ;
; control ; Input ; Info     ; Stuck at GND              ;
+---------+-------+----------+---------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bin_bcd:bintobcd|addsub:U_contador|fulladder:\gen1:4:stage0"                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "bin_bcd:bintobcd|addsub:U_contador" ;
+---------+-------+----------+-----------------------------------+
; Port    ; Type  ; Severity ; Details                           ;
+---------+-------+----------+-----------------------------------+
; b[4..1] ; Input ; Info     ; Stuck at GND                      ;
; b[0]    ; Input ; Info     ; Stuck at VCC                      ;
; control ; Input ; Info     ; Stuck at GND                      ;
+---------+-------+----------+-----------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "divider:divisor|addsub:U_temp2" ;
+----------+-------+----------+------------------------------+
; Port     ; Type  ; Severity ; Details                      ;
+----------+-------+----------+------------------------------+
; b[16..1] ; Input ; Info     ; Stuck at GND                 ;
; b[0]     ; Input ; Info     ; Stuck at VCC                 ;
; control  ; Input ; Info     ; Stuck at GND                 ;
+----------+-------+----------+------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "divider:divisor|addsub:U_temp1" ;
+---------+-------+----------+-------------------------------+
; Port    ; Type  ; Severity ; Details                       ;
+---------+-------+----------+-------------------------------+
; control ; Input ; Info     ; Stuck at VCC                  ;
+---------+-------+----------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "divider:divisor"                                                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; residuo ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "cir_add_sub:add_sub|addsub:y" ;
+----------+-------+----------+----------------------------+
; Port     ; Type  ; Severity ; Details                    ;
+----------+-------+----------+----------------------------+
; b[16..1] ; Input ; Info     ; Stuck at GND               ;
; b[0]     ; Input ; Info     ; Stuck at VCC               ;
; control  ; Input ; Info     ; Stuck at GND               ;
+----------+-------+----------+----------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cir_add_sub:add_sub|fulladder:\gen1:17:U"                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; a    ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplicador:multiplicacion|addsub:staged|fulladder:\gen1:16:stage0"               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplicador:multiplicacion|addsub:staged" ;
+----------+-------+----------+------------------------------------------+
; Port     ; Type  ; Severity ; Details                                  ;
+----------+-------+----------+------------------------------------------+
; b[16..1] ; Input ; Info     ; Stuck at GND                             ;
; b[0]     ; Input ; Info     ; Stuck at VCC                             ;
; control  ; Input ; Info     ; Stuck at VCC                             ;
+----------+-------+----------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplicador:multiplicacion|addsub:stageb|fulladder:\gen1:33:stage0"               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "multiplicador:multiplicacion|addsub:stageb" ;
+-----------+-------+----------+-----------------------------------------+
; Port      ; Type  ; Severity ; Details                                 ;
+-----------+-------+----------+-----------------------------------------+
; b[33..17] ; Input ; Info     ; Stuck at GND                            ;
; control   ; Input ; Info     ; Stuck at GND                            ;
+-----------+-------+----------+-----------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "ffd:enganche" ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; en_div ; Input ; Info     ; Stuck at VCC ;
; en     ; Input ; Info     ; Stuck at VCC ;
+--------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcd_binary:bcd_A|addsub:stage9"                                                          ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; a[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[18..4]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; control   ; Input  ; Info     ; Stuck at GND                                                                        ;
; s[18..17] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcd_binary:bcd_A|addsub:stage8|fulladder:\gen1:17:stage0"                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "bcd_binary:bcd_A|addsub:stage8" ;
+-----------+-------+----------+-----------------------------+
; Port      ; Type  ; Severity ; Details                     ;
+-----------+-------+----------+-----------------------------+
; a[1..0]   ; Input ; Info     ; Stuck at GND                ;
; b[17..16] ; Input ; Info     ; Stuck at GND                ;
; control   ; Input ; Info     ; Stuck at GND                ;
+-----------+-------+----------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcd_binary:bcd_A|addsub:stage7|fulladder:\gen1:15:stage0"                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "bcd_binary:bcd_A|addsub:stage7" ;
+----------+-------+----------+------------------------------+
; Port     ; Type  ; Severity ; Details                      ;
+----------+-------+----------+------------------------------+
; a[0]     ; Input ; Info     ; Stuck at GND                 ;
; b[15..4] ; Input ; Info     ; Stuck at GND                 ;
; control  ; Input ; Info     ; Stuck at GND                 ;
+----------+-------+----------+------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcd_binary:bcd_A|addsub:stage6|fulladder:\gen1:14:stage0"                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "bcd_binary:bcd_A|addsub:stage6" ;
+-----------+-------+----------+-----------------------------+
; Port      ; Type  ; Severity ; Details                     ;
+-----------+-------+----------+-----------------------------+
; a[1..0]   ; Input ; Info     ; Stuck at GND                ;
; b[14..13] ; Input ; Info     ; Stuck at GND                ;
; control   ; Input ; Info     ; Stuck at GND                ;
+-----------+-------+----------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcd_binary:bcd_A|addsub:stage5|fulladder:\gen1:12:stage0"                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "bcd_binary:bcd_A|addsub:stage5" ;
+----------+-------+----------+------------------------------+
; Port     ; Type  ; Severity ; Details                      ;
+----------+-------+----------+------------------------------+
; a[0]     ; Input ; Info     ; Stuck at GND                 ;
; b[12..4] ; Input ; Info     ; Stuck at GND                 ;
; control  ; Input ; Info     ; Stuck at GND                 ;
+----------+-------+----------+------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcd_binary:bcd_A|addsub:stage4|fulladder:\gen1:11:stage0"                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "bcd_binary:bcd_A|addsub:stage4" ;
+-----------+-------+----------+-----------------------------+
; Port      ; Type  ; Severity ; Details                     ;
+-----------+-------+----------+-----------------------------+
; a[1..0]   ; Input ; Info     ; Stuck at GND                ;
; b[11..10] ; Input ; Info     ; Stuck at GND                ;
; control   ; Input ; Info     ; Stuck at GND                ;
+-----------+-------+----------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcd_binary:bcd_A|addsub:stage3|fulladder:\gen1:9:stage0"                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "bcd_binary:bcd_A|addsub:stage3" ;
+---------+-------+----------+-------------------------------+
; Port    ; Type  ; Severity ; Details                       ;
+---------+-------+----------+-------------------------------+
; a[0]    ; Input ; Info     ; Stuck at GND                  ;
; b[9..4] ; Input ; Info     ; Stuck at GND                  ;
; control ; Input ; Info     ; Stuck at GND                  ;
+---------+-------+----------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcd_binary:bcd_A|addsub:stage2|fulladder:\gen1:8:stage0"                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "bcd_binary:bcd_A|addsub:stage2" ;
+---------+-------+----------+-------------------------------+
; Port    ; Type  ; Severity ; Details                       ;
+---------+-------+----------+-------------------------------+
; a[1..0] ; Input ; Info     ; Stuck at GND                  ;
; b[8..7] ; Input ; Info     ; Stuck at GND                  ;
; control ; Input ; Info     ; Stuck at GND                  ;
+---------+-------+----------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bcd_binary:bcd_A|addsub:stage1|fulladder:\gen1:6:stage0"                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "bcd_binary:bcd_A|addsub:stage1" ;
+---------+-------+----------+-------------------------------+
; Port    ; Type  ; Severity ; Details                       ;
+---------+-------+----------+-------------------------------+
; a       ; Input ; Info     ; Stuck at GND                  ;
; b[6..4] ; Input ; Info     ; Stuck at GND                  ;
; control ; Input ; Info     ; Stuck at GND                  ;
+---------+-------+----------+-------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "ffd:enganche_display_B" ;
+--------+-------+----------+------------------------+
; Port   ; Type  ; Severity ; Details                ;
+--------+-------+----------+------------------------+
; en_div ; Input ; Info     ; Stuck at VCC           ;
; en     ; Input ; Info     ; Stuck at VCC           ;
+--------+-------+----------+------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "fsm_calc:fsm_calcu|divisor500mil:DF|addsub:stage0" ;
+----------+-------+----------+-------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                         ;
+----------+-------+----------+-------------------------------------------------+
; b[18..1] ; Input ; Info     ; Stuck at GND                                    ;
; b[0]     ; Input ; Info     ; Stuck at VCC                                    ;
; control  ; Input ; Info     ; Stuck at GND                                    ;
+----------+-------+----------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fsm_calc:fsm_calcu|addsub:add1|fulladder:\gen1:18:stage0"                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fsm_calc:fsm_calcu|addsub:add1"                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[18..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; control  ; Input  ; Info     ; Stuck at GND                                                                        ;
; s        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "teclado_calc:tec_calc|addsub:r" ;
+---------+-------+----------+-------------------------------+
; Port    ; Type  ; Severity ; Details                       ;
+---------+-------+----------+-------------------------------+
; b[1]    ; Input ; Info     ; Stuck at VCC                  ;
; b[0]    ; Input ; Info     ; Stuck at GND                  ;
; control ; Input ; Info     ; Stuck at VCC                  ;
+---------+-------+----------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "teclado_calc:tec_calc|addsub:y|fulladder:\gen1:1:stage0"                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "teclado_calc:tec_calc|addsub:y" ;
+---------+-------+----------+-------------------------------+
; Port    ; Type  ; Severity ; Details                       ;
+---------+-------+----------+-------------------------------+
; b[1]    ; Input ; Info     ; Stuck at GND                  ;
; b[0]    ; Input ; Info     ; Stuck at VCC                  ;
; control ; Input ; Info     ; Stuck at GND                  ;
+---------+-------+----------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "teclado_calc:tec_calc|addsub:u|fulladder:\gen1:22:stage0"                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "teclado_calc:tec_calc|addsub:u" ;
+----------+-------+----------+------------------------------+
; Port     ; Type  ; Severity ; Details                      ;
+----------+-------+----------+------------------------------+
; b[22..1] ; Input ; Info     ; Stuck at GND                 ;
; b[0]     ; Input ; Info     ; Stuck at VCC                 ;
; control  ; Input ; Info     ; Stuck at GND                 ;
+----------+-------+----------+------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 66                          ;
; cycloneiii_ff         ; 464                         ;
;     CLR               ; 81                          ;
;     CLR SCLR          ; 18                          ;
;     ENA CLR           ; 269                         ;
;     ENA CLR SCLR      ; 92                          ;
;     ENA CLR SCLR SLD  ; 1                           ;
;     ENA CLR SLD       ; 2                           ;
;     plain             ; 1                           ;
; cycloneiii_lcell_comb ; 1647                        ;
;     arith             ; 16                          ;
;         3 data inputs ; 16                          ;
;     normal            ; 1631                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 20                          ;
;         2 data inputs ; 157                         ;
;         3 data inputs ; 411                         ;
;         4 data inputs ; 1042                        ;
;                       ;                             ;
; Max LUT depth         ; 21.00                       ;
; Average LUT depth     ; 10.18                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Wed Dec 05 16:02:00 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off calculadora -c calculadora
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file calculadora.vhd
    Info (12022): Found design unit 1: calculadora-arch File: D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd Line: 19
    Info (12023): Found entity 1: calculadora File: D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vga_calc.vhd
    Info (12022): Found design unit 1: vga_calc-behav File: D:/Users/u_labelectro/Downloads/Calculadora/vga_calc.vhd Line: 13
    Info (12023): Found entity 1: vga_calc File: D:/Users/u_labelectro/Downloads/Calculadora/vga_calc.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file operaciones.vhd
    Info (12022): Found design unit 1: operaciones File: D:/Users/u_labelectro/Downloads/Calculadora/operaciones.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file teclado_calc.vhd
    Info (12022): Found design unit 1: teclado_calc-behav File: D:/Users/u_labelectro/Downloads/Calculadora/teclado_calc.vhd Line: 13
    Info (12023): Found entity 1: teclado_calc File: D:/Users/u_labelectro/Downloads/Calculadora/teclado_calc.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fulladder.vhd
    Info (12022): Found design unit 1: fulladder-structural File: D:/Users/u_labelectro/Downloads/Calculadora/fulladder.vhd Line: 9
    Info (12023): Found entity 1: fulladder File: D:/Users/u_labelectro/Downloads/Calculadora/fulladder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file addsub.vhd
    Info (12022): Found design unit 1: addsub-estructura File: D:/Users/u_labelectro/Downloads/Calculadora/addsub.vhd Line: 12
    Info (12023): Found entity 1: addsub File: D:/Users/u_labelectro/Downloads/Calculadora/addsub.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fsm_calc.vhd
    Info (12022): Found design unit 1: fsm_calc-behav File: D:/Users/u_labelectro/Downloads/Calculadora/fsm_calc.vhd Line: 17
    Info (12023): Found entity 1: fsm_calc File: D:/Users/u_labelectro/Downloads/Calculadora/fsm_calc.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fsm_calc_slave.vhd
    Info (12022): Found design unit 1: fsm_calc_slave-behav File: D:/Users/u_labelectro/Downloads/Calculadora/fsm_calc_slave.vhd Line: 18
    Info (12023): Found entity 1: fsm_calc_slave File: D:/Users/u_labelectro/Downloads/Calculadora/fsm_calc_slave.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file registro.vhd
    Info (12022): Found design unit 1: registro-archi File: D:/Users/u_labelectro/Downloads/Calculadora/registro.vhd Line: 14
    Info (12023): Found entity 1: registro File: D:/Users/u_labelectro/Downloads/Calculadora/registro.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file reg_des.vhd
    Info (12022): Found design unit 1: reg_des-arch File: D:/Users/u_labelectro/Downloads/Calculadora/reg_des.vhd Line: 15
    Info (12023): Found entity 1: reg_des File: D:/Users/u_labelectro/Downloads/Calculadora/reg_des.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file multiplicador.vhd
    Info (12022): Found design unit 1: multiplicador-arch File: D:/Users/u_labelectro/Downloads/Calculadora/multiplicador.vhd Line: 15
    Info (12023): Found entity 1: multiplicador File: D:/Users/u_labelectro/Downloads/Calculadora/multiplicador.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ffd.vhd
    Info (12022): Found design unit 1: ffd-archi File: D:/Users/u_labelectro/Downloads/Calculadora/ffd.vhd Line: 13
    Info (12023): Found entity 1: ffd File: D:/Users/u_labelectro/Downloads/Calculadora/ffd.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file cir_add_sub.vhd
    Info (12022): Found design unit 1: cir_add_sub-arch File: D:/Users/u_labelectro/Downloads/Calculadora/cir_add_sub.vhd Line: 16
    Info (12023): Found entity 1: cir_add_sub File: D:/Users/u_labelectro/Downloads/Calculadora/cir_add_sub.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file divider.vhd
    Info (12022): Found design unit 1: divider-behav File: D:/Users/u_labelectro/Downloads/Calculadora/divider.vhd Line: 16
    Info (12023): Found entity 1: divider File: D:/Users/u_labelectro/Downloads/Calculadora/divider.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file controlador_op.vhd
    Info (12022): Found design unit 1: controlador_op-arch File: D:/Users/u_labelectro/Downloads/Calculadora/controlador_op.vhd Line: 23
    Info (12023): Found entity 1: controlador_op File: D:/Users/u_labelectro/Downloads/Calculadora/controlador_op.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-arch File: D:/Users/u_labelectro/Downloads/Calculadora/datapath.vhd Line: 21
    Info (12023): Found entity 1: datapath File: D:/Users/u_labelectro/Downloads/Calculadora/datapath.vhd Line: 4
Warning (10335): Unrecognized synthesis attribute "syn_enco" at bin_bcd.vhd(20) File: D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd Line: 20
Info (12021): Found 2 design units, including 1 entities, in source file bin_bcd.vhd
    Info (12022): Found design unit 1: bin_bcd-behav File: D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd Line: 15
    Info (12023): Found entity 1: bin_bcd File: D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file hexa.vhd
    Info (12022): Found design unit 1: hexa-arch2 File: D:/Users/u_labelectro/Downloads/Calculadora/hexa.vhd Line: 9
    Info (12023): Found entity 1: hexa File: D:/Users/u_labelectro/Downloads/Calculadora/hexa.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file divisor500mil.vhd
    Info (12022): Found design unit 1: divisor500mil-arch File: D:/Users/u_labelectro/Downloads/Calculadora/divisor500mil.vhd Line: 10
    Info (12023): Found entity 1: divisor500mil File: D:/Users/u_labelectro/Downloads/Calculadora/divisor500mil.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file bcd_binary.vhd
    Info (12022): Found design unit 1: bcd_binary-arch File: D:/Users/u_labelectro/Downloads/Calculadora/bcd_binary.vhd Line: 13
    Info (12023): Found entity 1: bcd_binary File: D:/Users/u_labelectro/Downloads/Calculadora/bcd_binary.vhd Line: 4
Info (12127): Elaborating entity "calculadora" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at calculadora.vhd(186): object "residuo" assigned a value but never read File: D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd Line: 186
Info (12128): Elaborating entity "teclado_calc" for hierarchy "teclado_calc:tec_calc" File: D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd Line: 202
Info (12128): Elaborating entity "addsub" for hierarchy "teclado_calc:tec_calc|addsub:u" File: D:/Users/u_labelectro/Downloads/Calculadora/teclado_calc.vhd Line: 47
Info (12128): Elaborating entity "fulladder" for hierarchy "teclado_calc:tec_calc|addsub:u|fulladder:\gen1:0:stage0" File: D:/Users/u_labelectro/Downloads/Calculadora/addsub.vhd Line: 26
Info (12128): Elaborating entity "addsub" for hierarchy "teclado_calc:tec_calc|addsub:y" File: D:/Users/u_labelectro/Downloads/Calculadora/teclado_calc.vhd Line: 51
Info (12128): Elaborating entity "fsm_calc" for hierarchy "fsm_calc:fsm_calcu" File: D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd Line: 206
Warning (10541): VHDL Signal Declaration warning at fsm_calc.vhd(23): used implicit default value for signal "q_reg_DF" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Users/u_labelectro/Downloads/Calculadora/fsm_calc.vhd Line: 23
Warning (10036): Verilog HDL or VHDL warning at fsm_calc.vhd(59): object "q_reg_DF_mas_uno" assigned a value but never read File: D:/Users/u_labelectro/Downloads/Calculadora/fsm_calc.vhd Line: 59
Info (12128): Elaborating entity "addsub" for hierarchy "fsm_calc:fsm_calcu|addsub:add1" File: D:/Users/u_labelectro/Downloads/Calculadora/fsm_calc.vhd Line: 65
Info (12128): Elaborating entity "divisor500mil" for hierarchy "fsm_calc:fsm_calcu|divisor500mil:DF" File: D:/Users/u_labelectro/Downloads/Calculadora/fsm_calc.vhd Line: 73
Info (12128): Elaborating entity "fsm_calc_slave" for hierarchy "fsm_calc:fsm_calcu|fsm_calc_slave:U" File: D:/Users/u_labelectro/Downloads/Calculadora/fsm_calc.vhd Line: 162
Info (12128): Elaborating entity "ffd" for hierarchy "ffd:enganche_display_B" File: D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd Line: 210
Info (12128): Elaborating entity "reg_des" for hierarchy "reg_des:reg_desp_A" File: D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd Line: 214
Info (12128): Elaborating entity "registro" for hierarchy "reg_des:reg_desp_A|registro:stage4" File: D:/Users/u_labelectro/Downloads/Calculadora/reg_des.vhd Line: 43
Info (12128): Elaborating entity "bcd_binary" for hierarchy "bcd_binary:bcd_A" File: D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd Line: 217
Info (12128): Elaborating entity "addsub" for hierarchy "bcd_binary:bcd_A|addsub:stage1" File: D:/Users/u_labelectro/Downloads/Calculadora/bcd_binary.vhd Line: 39
Info (12128): Elaborating entity "addsub" for hierarchy "bcd_binary:bcd_A|addsub:stage2" File: D:/Users/u_labelectro/Downloads/Calculadora/bcd_binary.vhd Line: 44
Info (12128): Elaborating entity "addsub" for hierarchy "bcd_binary:bcd_A|addsub:stage3" File: D:/Users/u_labelectro/Downloads/Calculadora/bcd_binary.vhd Line: 49
Info (12128): Elaborating entity "addsub" for hierarchy "bcd_binary:bcd_A|addsub:stage4" File: D:/Users/u_labelectro/Downloads/Calculadora/bcd_binary.vhd Line: 54
Info (12128): Elaborating entity "addsub" for hierarchy "bcd_binary:bcd_A|addsub:stage5" File: D:/Users/u_labelectro/Downloads/Calculadora/bcd_binary.vhd Line: 59
Info (12128): Elaborating entity "addsub" for hierarchy "bcd_binary:bcd_A|addsub:stage6" File: D:/Users/u_labelectro/Downloads/Calculadora/bcd_binary.vhd Line: 64
Info (12128): Elaborating entity "addsub" for hierarchy "bcd_binary:bcd_A|addsub:stage7" File: D:/Users/u_labelectro/Downloads/Calculadora/bcd_binary.vhd Line: 69
Info (12128): Elaborating entity "addsub" for hierarchy "bcd_binary:bcd_A|addsub:stage8" File: D:/Users/u_labelectro/Downloads/Calculadora/bcd_binary.vhd Line: 74
Info (12128): Elaborating entity "controlador_op" for hierarchy "controlador_op:controlador" File: D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd Line: 220
Info (12128): Elaborating entity "datapath" for hierarchy "controlador_op:controlador|datapath:stage1" File: D:/Users/u_labelectro/Downloads/Calculadora/controlador_op.vhd Line: 61
Info (12128): Elaborating entity "multiplicador" for hierarchy "multiplicador:multiplicacion" File: D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd Line: 226
Info (12128): Elaborating entity "registro" for hierarchy "multiplicador:multiplicacion|registro:stagea" File: D:/Users/u_labelectro/Downloads/Calculadora/multiplicador.vhd Line: 67
Info (12128): Elaborating entity "addsub" for hierarchy "multiplicador:multiplicacion|addsub:stageb" File: D:/Users/u_labelectro/Downloads/Calculadora/multiplicador.vhd Line: 74
Info (12128): Elaborating entity "registro" for hierarchy "multiplicador:multiplicacion|registro:stagec" File: D:/Users/u_labelectro/Downloads/Calculadora/multiplicador.vhd Line: 78
Info (12128): Elaborating entity "addsub" for hierarchy "multiplicador:multiplicacion|addsub:staged" File: D:/Users/u_labelectro/Downloads/Calculadora/multiplicador.vhd Line: 81
Info (12128): Elaborating entity "cir_add_sub" for hierarchy "cir_add_sub:add_sub" File: D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd Line: 227
Info (12128): Elaborating entity "divider" for hierarchy "divider:divisor" File: D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd Line: 228
Warning (10620): VHDL warning at divider.vhd(108): comparison between unequal length operands always returns FALSE File: D:/Users/u_labelectro/Downloads/Calculadora/divider.vhd Line: 108
Info (12128): Elaborating entity "bin_bcd" for hierarchy "bin_bcd:bintobcd" File: D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd Line: 229
Warning (10036): Verilog HDL or VHDL warning at bin_bcd.vhd(22): object "en_b" assigned a value but never read File: D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd Line: 22
Warning (10036): Verilog HDL or VHDL warning at bin_bcd.vhd(22): object "en_u" assigned a value but never read File: D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd Line: 22
Warning (10036): Verilog HDL or VHDL warning at bin_bcd.vhd(22): object "en_d" assigned a value but never read File: D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd Line: 22
Warning (10036): Verilog HDL or VHDL warning at bin_bcd.vhd(22): object "en_c" assigned a value but never read File: D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd Line: 22
Warning (10036): Verilog HDL or VHDL warning at bin_bcd.vhd(22): object "en_m" assigned a value but never read File: D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd Line: 22
Warning (10036): Verilog HDL or VHDL warning at bin_bcd.vhd(22): object "en_dm" assigned a value but never read File: D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd Line: 22
Warning (10631): VHDL Process Statement warning at bin_bcd.vhd(174): inferring latch(es) for signal or variable "st_next", which holds its previous value in one or more paths through the process File: D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd Line: 174
Info (10041): Inferred latch for "st_next.st13" at bin_bcd.vhd(174) File: D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd Line: 174
Info (10041): Inferred latch for "st_next.st12" at bin_bcd.vhd(174) File: D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd Line: 174
Info (10041): Inferred latch for "st_next.st11" at bin_bcd.vhd(174) File: D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd Line: 174
Info (10041): Inferred latch for "st_next.st10" at bin_bcd.vhd(174) File: D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd Line: 174
Info (10041): Inferred latch for "st_next.st9" at bin_bcd.vhd(174) File: D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd Line: 174
Info (10041): Inferred latch for "st_next.st8" at bin_bcd.vhd(174) File: D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd Line: 174
Info (10041): Inferred latch for "st_next.st7" at bin_bcd.vhd(174) File: D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd Line: 174
Info (10041): Inferred latch for "st_next.st6" at bin_bcd.vhd(174) File: D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd Line: 174
Info (10041): Inferred latch for "st_next.st5" at bin_bcd.vhd(174) File: D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd Line: 174
Info (10041): Inferred latch for "st_next.st4" at bin_bcd.vhd(174) File: D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd Line: 174
Info (10041): Inferred latch for "st_next.st3" at bin_bcd.vhd(174) File: D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd Line: 174
Info (10041): Inferred latch for "st_next.st2" at bin_bcd.vhd(174) File: D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd Line: 174
Info (10041): Inferred latch for "st_next.st1" at bin_bcd.vhd(174) File: D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd Line: 174
Info (10041): Inferred latch for "st_next.st0" at bin_bcd.vhd(174) File: D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd Line: 174
Info (12128): Elaborating entity "addsub" for hierarchy "bin_bcd:bintobcd|addsub:U_contador" File: D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd Line: 87
Info (12128): Elaborating entity "addsub" for hierarchy "bin_bcd:bintobcd|addsub:U1" File: D:/Users/u_labelectro/Downloads/Calculadora/bin_bcd.vhd Line: 106
Info (12128): Elaborating entity "hexa" for hierarchy "hexa:display_4s" File: D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd Line: 253
Info (12128): Elaborating entity "vga_calc" for hierarchy "vga_calc:Pantalla" File: D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd Line: 285
Info (284007): State machine "|calculadora|divider:divisor|st_reg" will be implemented as a safe state machine. File: D:/Users/u_labelectro/Downloads/Calculadora/divider.vhd Line: 30
Info (284007): State machine "|calculadora|cir_add_sub:add_sub|state_reg" will be implemented as a safe state machine. File: D:/Users/u_labelectro/Downloads/Calculadora/cir_add_sub.vhd Line: 18
Info (284007): State machine "|calculadora|multiplicador:multiplicacion|state_reg" will be implemented as a safe state machine. File: D:/Users/u_labelectro/Downloads/Calculadora/multiplicador.vhd Line: 18
Info (284007): State machine "|calculadora|controlador_op:controlador|state_reg" will be implemented as a safe state machine. File: D:/Users/u_labelectro/Downloads/Calculadora/controlador_op.vhd Line: 26
Info (284007): State machine "|calculadora|fsm_calc:fsm_calcu|fsm_calc_slave:U|st_reg" will be implemented as a safe state machine. File: D:/Users/u_labelectro/Downloads/Calculadora/fsm_calc_slave.vhd Line: 21
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "display5[0]" is stuck at VCC File: D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd Line: 9
    Warning (13410): Pin "display5[1]" is stuck at VCC File: D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd Line: 9
    Warning (13410): Pin "display5[2]" is stuck at VCC File: D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd Line: 9
    Warning (13410): Pin "display5[3]" is stuck at VCC File: D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd Line: 9
    Warning (13410): Pin "display5[4]" is stuck at VCC File: D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd Line: 9
    Warning (13410): Pin "display5[5]" is stuck at VCC File: D:/Users/u_labelectro/Downloads/Calculadora/calculadora.vhd Line: 9
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1829 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 60 output pins
    Info (21061): Implemented 1763 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 830 megabytes
    Info: Processing ended: Wed Dec 05 16:02:15 2018
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:26


