	{ "ixCLIPPER_DEBUG_REG00", REG_SMC, 0x0000, &ixCLIPPER_DEBUG_REG00[0], sizeof(ixCLIPPER_DEBUG_REG00)/sizeof(ixCLIPPER_DEBUG_REG00[0]), 0, 0 },
	{ "ixCLIPPER_DEBUG_REG01", REG_SMC, 0x0001, &ixCLIPPER_DEBUG_REG01[0], sizeof(ixCLIPPER_DEBUG_REG01)/sizeof(ixCLIPPER_DEBUG_REG01[0]), 0, 0 },
	{ "ixCLIPPER_DEBUG_REG02", REG_SMC, 0x0002, &ixCLIPPER_DEBUG_REG02[0], sizeof(ixCLIPPER_DEBUG_REG02)/sizeof(ixCLIPPER_DEBUG_REG02[0]), 0, 0 },
	{ "ixCLIPPER_DEBUG_REG03", REG_SMC, 0x0003, &ixCLIPPER_DEBUG_REG03[0], sizeof(ixCLIPPER_DEBUG_REG03)/sizeof(ixCLIPPER_DEBUG_REG03[0]), 0, 0 },
	{ "ixCLIPPER_DEBUG_REG04", REG_SMC, 0x0004, &ixCLIPPER_DEBUG_REG04[0], sizeof(ixCLIPPER_DEBUG_REG04)/sizeof(ixCLIPPER_DEBUG_REG04[0]), 0, 0 },
	{ "ixCLIPPER_DEBUG_REG05", REG_SMC, 0x0005, &ixCLIPPER_DEBUG_REG05[0], sizeof(ixCLIPPER_DEBUG_REG05)/sizeof(ixCLIPPER_DEBUG_REG05[0]), 0, 0 },
	{ "ixCLIPPER_DEBUG_REG06", REG_SMC, 0x0006, &ixCLIPPER_DEBUG_REG06[0], sizeof(ixCLIPPER_DEBUG_REG06)/sizeof(ixCLIPPER_DEBUG_REG06[0]), 0, 0 },
	{ "ixCLIPPER_DEBUG_REG07", REG_SMC, 0x0007, &ixCLIPPER_DEBUG_REG07[0], sizeof(ixCLIPPER_DEBUG_REG07)/sizeof(ixCLIPPER_DEBUG_REG07[0]), 0, 0 },
	{ "ixCLIPPER_DEBUG_REG08", REG_SMC, 0x0008, &ixCLIPPER_DEBUG_REG08[0], sizeof(ixCLIPPER_DEBUG_REG08)/sizeof(ixCLIPPER_DEBUG_REG08[0]), 0, 0 },
	{ "ixCLIPPER_DEBUG_REG09", REG_SMC, 0x0009, &ixCLIPPER_DEBUG_REG09[0], sizeof(ixCLIPPER_DEBUG_REG09)/sizeof(ixCLIPPER_DEBUG_REG09[0]), 0, 0 },
	{ "ixCLIPPER_DEBUG_REG10", REG_SMC, 0x000A, &ixCLIPPER_DEBUG_REG10[0], sizeof(ixCLIPPER_DEBUG_REG10)/sizeof(ixCLIPPER_DEBUG_REG10[0]), 0, 0 },
	{ "ixCLIPPER_DEBUG_REG11", REG_SMC, 0x000B, &ixCLIPPER_DEBUG_REG11[0], sizeof(ixCLIPPER_DEBUG_REG11)/sizeof(ixCLIPPER_DEBUG_REG11[0]), 0, 0 },
	{ "ixCLIPPER_DEBUG_REG12", REG_SMC, 0x000C, &ixCLIPPER_DEBUG_REG12[0], sizeof(ixCLIPPER_DEBUG_REG12)/sizeof(ixCLIPPER_DEBUG_REG12[0]), 0, 0 },
	{ "ixCLIPPER_DEBUG_REG13", REG_SMC, 0x000D, &ixCLIPPER_DEBUG_REG13[0], sizeof(ixCLIPPER_DEBUG_REG13)/sizeof(ixCLIPPER_DEBUG_REG13[0]), 0, 0 },
	{ "ixCLIPPER_DEBUG_REG14", REG_SMC, 0x000E, &ixCLIPPER_DEBUG_REG14[0], sizeof(ixCLIPPER_DEBUG_REG14)/sizeof(ixCLIPPER_DEBUG_REG14[0]), 0, 0 },
	{ "ixCLIPPER_DEBUG_REG15", REG_SMC, 0x000F, &ixCLIPPER_DEBUG_REG15[0], sizeof(ixCLIPPER_DEBUG_REG15)/sizeof(ixCLIPPER_DEBUG_REG15[0]), 0, 0 },
	{ "ixCLIPPER_DEBUG_REG16", REG_SMC, 0x0010, &ixCLIPPER_DEBUG_REG16[0], sizeof(ixCLIPPER_DEBUG_REG16)/sizeof(ixCLIPPER_DEBUG_REG16[0]), 0, 0 },
	{ "ixCLIPPER_DEBUG_REG17", REG_SMC, 0x0011, &ixCLIPPER_DEBUG_REG17[0], sizeof(ixCLIPPER_DEBUG_REG17)/sizeof(ixCLIPPER_DEBUG_REG17[0]), 0, 0 },
	{ "ixCLIPPER_DEBUG_REG18", REG_SMC, 0x0012, &ixCLIPPER_DEBUG_REG18[0], sizeof(ixCLIPPER_DEBUG_REG18)/sizeof(ixCLIPPER_DEBUG_REG18[0]), 0, 0 },
	{ "ixCLIPPER_DEBUG_REG19", REG_SMC, 0x0013, &ixCLIPPER_DEBUG_REG19[0], sizeof(ixCLIPPER_DEBUG_REG19)/sizeof(ixCLIPPER_DEBUG_REG19[0]), 0, 0 },
	{ "ixSQ_WAVE_HW_ID", REG_SMC, 0x0014, &ixSQ_WAVE_HW_ID[0], sizeof(ixSQ_WAVE_HW_ID)/sizeof(ixSQ_WAVE_HW_ID[0]), 0, 0 },
	{ "ixSQ_WAVE_GPR_ALLOC", REG_SMC, 0x0015, &ixSQ_WAVE_GPR_ALLOC[0], sizeof(ixSQ_WAVE_GPR_ALLOC)/sizeof(ixSQ_WAVE_GPR_ALLOC[0]), 0, 0 },
	{ "ixSQ_WAVE_LDS_ALLOC", REG_SMC, 0x0016, &ixSQ_WAVE_LDS_ALLOC[0], sizeof(ixSQ_WAVE_LDS_ALLOC)/sizeof(ixSQ_WAVE_LDS_ALLOC[0]), 0, 0 },
	{ "ixSQ_WAVE_IB_STS", REG_SMC, 0x0017, &ixSQ_WAVE_IB_STS[0], sizeof(ixSQ_WAVE_IB_STS)/sizeof(ixSQ_WAVE_IB_STS[0]), 0, 0 },
	{ "ixSETUP_DEBUG_REG0", REG_SMC, 0x0018, &ixSETUP_DEBUG_REG0[0], sizeof(ixSETUP_DEBUG_REG0)/sizeof(ixSETUP_DEBUG_REG0[0]), 0, 0 },
	{ "ixSETUP_DEBUG_REG1", REG_SMC, 0x0019, &ixSETUP_DEBUG_REG1[0], sizeof(ixSETUP_DEBUG_REG1)/sizeof(ixSETUP_DEBUG_REG1[0]), 0, 0 },
	{ "ixSETUP_DEBUG_REG2", REG_SMC, 0x001A, &ixSETUP_DEBUG_REG2[0], sizeof(ixSETUP_DEBUG_REG2)/sizeof(ixSETUP_DEBUG_REG2[0]), 0, 0 },
	{ "ixSETUP_DEBUG_REG3", REG_SMC, 0x001B, &ixSETUP_DEBUG_REG3[0], sizeof(ixSETUP_DEBUG_REG3)/sizeof(ixSETUP_DEBUG_REG3[0]), 0, 0 },
	{ "ixSETUP_DEBUG_REG4", REG_SMC, 0x001C, &ixSETUP_DEBUG_REG4[0], sizeof(ixSETUP_DEBUG_REG4)/sizeof(ixSETUP_DEBUG_REG4[0]), 0, 0 },
	{ "ixSETUP_DEBUG_REG5", REG_SMC, 0x001D, &ixSETUP_DEBUG_REG5[0], sizeof(ixSETUP_DEBUG_REG5)/sizeof(ixSETUP_DEBUG_REG5[0]), 0, 0 },
	{ "ixVGT_DEBUG_REG30", REG_SMC, 0x001E, &ixVGT_DEBUG_REG30[0], sizeof(ixVGT_DEBUG_REG30)/sizeof(ixVGT_DEBUG_REG30[0]), 0, 0 },
	{ "ixVGT_DEBUG_REG31", REG_SMC, 0x001F, &ixVGT_DEBUG_REG31[0], sizeof(ixVGT_DEBUG_REG31)/sizeof(ixVGT_DEBUG_REG31[0]), 0, 0 },
	{ "ixVGT_DEBUG_REG32", REG_SMC, 0x0020, &ixVGT_DEBUG_REG32[0], sizeof(ixVGT_DEBUG_REG32)/sizeof(ixVGT_DEBUG_REG32[0]), 0, 0 },
	{ "ixVGT_DEBUG_REG33", REG_SMC, 0x0021, &ixVGT_DEBUG_REG33[0], sizeof(ixVGT_DEBUG_REG33)/sizeof(ixVGT_DEBUG_REG33[0]), 0, 0 },
	{ "ixVGT_DEBUG_REG34", REG_SMC, 0x0022, &ixVGT_DEBUG_REG34[0], sizeof(ixVGT_DEBUG_REG34)/sizeof(ixVGT_DEBUG_REG34[0]), 0, 0 },
	{ "ixVGT_DEBUG_REG35", REG_SMC, 0x0023, &ixVGT_DEBUG_REG35[0], sizeof(ixVGT_DEBUG_REG35)/sizeof(ixVGT_DEBUG_REG35[0]), 0, 0 },
	{ "ixVGT_DEBUG_REG36", REG_SMC, 0x0024, NULL, 0, 0, 0 },
	{ "ixSQ_WAVE_TBA_LO", REG_SMC, 0x026C, &ixSQ_WAVE_TBA_LO[0], sizeof(ixSQ_WAVE_TBA_LO)/sizeof(ixSQ_WAVE_TBA_LO[0]), 0, 0 },
	{ "ixSQ_WAVE_TBA_HI", REG_SMC, 0x026D, &ixSQ_WAVE_TBA_HI[0], sizeof(ixSQ_WAVE_TBA_HI)/sizeof(ixSQ_WAVE_TBA_HI[0]), 0, 0 },
	{ "ixSQ_WAVE_TMA_LO", REG_SMC, 0x026E, &ixSQ_WAVE_TMA_LO[0], sizeof(ixSQ_WAVE_TMA_LO)/sizeof(ixSQ_WAVE_TMA_LO[0]), 0, 0 },
	{ "ixSQ_WAVE_TMA_HI", REG_SMC, 0x026F, &ixSQ_WAVE_TMA_HI[0], sizeof(ixSQ_WAVE_TMA_HI)/sizeof(ixSQ_WAVE_TMA_HI[0]), 0, 0 },
	{ "ixSQ_WAVE_TTMP0", REG_SMC, 0x0270, &ixSQ_WAVE_TTMP0[0], sizeof(ixSQ_WAVE_TTMP0)/sizeof(ixSQ_WAVE_TTMP0[0]), 0, 0 },
	{ "ixSQ_WAVE_TTMP1", REG_SMC, 0x0271, &ixSQ_WAVE_TTMP1[0], sizeof(ixSQ_WAVE_TTMP1)/sizeof(ixSQ_WAVE_TTMP1[0]), 0, 0 },
	{ "ixSQ_WAVE_TTMP2", REG_SMC, 0x0272, &ixSQ_WAVE_TTMP2[0], sizeof(ixSQ_WAVE_TTMP2)/sizeof(ixSQ_WAVE_TTMP2[0]), 0, 0 },
	{ "ixSQ_WAVE_TTMP3", REG_SMC, 0x0273, &ixSQ_WAVE_TTMP3[0], sizeof(ixSQ_WAVE_TTMP3)/sizeof(ixSQ_WAVE_TTMP3[0]), 0, 0 },
	{ "ixSQ_WAVE_TTMP4", REG_SMC, 0x0274, &ixSQ_WAVE_TTMP4[0], sizeof(ixSQ_WAVE_TTMP4)/sizeof(ixSQ_WAVE_TTMP4[0]), 0, 0 },
	{ "ixSQ_WAVE_TTMP5", REG_SMC, 0x0275, &ixSQ_WAVE_TTMP5[0], sizeof(ixSQ_WAVE_TTMP5)/sizeof(ixSQ_WAVE_TTMP5[0]), 0, 0 },
	{ "ixSQ_WAVE_TTMP6", REG_SMC, 0x0276, &ixSQ_WAVE_TTMP6[0], sizeof(ixSQ_WAVE_TTMP6)/sizeof(ixSQ_WAVE_TTMP6[0]), 0, 0 },
	{ "ixSQ_WAVE_TTMP7", REG_SMC, 0x0277, &ixSQ_WAVE_TTMP7[0], sizeof(ixSQ_WAVE_TTMP7)/sizeof(ixSQ_WAVE_TTMP7[0]), 0, 0 },
	{ "ixSQ_WAVE_TTMP8", REG_SMC, 0x0278, &ixSQ_WAVE_TTMP8[0], sizeof(ixSQ_WAVE_TTMP8)/sizeof(ixSQ_WAVE_TTMP8[0]), 0, 0 },
	{ "ixSQ_WAVE_TTMP9", REG_SMC, 0x0279, &ixSQ_WAVE_TTMP9[0], sizeof(ixSQ_WAVE_TTMP9)/sizeof(ixSQ_WAVE_TTMP9[0]), 0, 0 },
	{ "ixSQ_WAVE_TTMP10", REG_SMC, 0x027A, &ixSQ_WAVE_TTMP10[0], sizeof(ixSQ_WAVE_TTMP10)/sizeof(ixSQ_WAVE_TTMP10[0]), 0, 0 },
	{ "ixSQ_WAVE_TTMP11", REG_SMC, 0x027B, &ixSQ_WAVE_TTMP11[0], sizeof(ixSQ_WAVE_TTMP11)/sizeof(ixSQ_WAVE_TTMP11[0]), 0, 0 },
	{ "ixSQ_WAVE_M0", REG_SMC, 0x027C, &ixSQ_WAVE_M0[0], sizeof(ixSQ_WAVE_M0)/sizeof(ixSQ_WAVE_M0[0]), 0, 0 },
	{ "ixSQ_WAVE_EXEC_LO", REG_SMC, 0x027E, &ixSQ_WAVE_EXEC_LO[0], sizeof(ixSQ_WAVE_EXEC_LO)/sizeof(ixSQ_WAVE_EXEC_LO[0]), 0, 0 },
	{ "ixSQ_WAVE_EXEC_HI", REG_SMC, 0x027F, &ixSQ_WAVE_EXEC_HI[0], sizeof(ixSQ_WAVE_EXEC_HI)/sizeof(ixSQ_WAVE_EXEC_HI[0]), 0, 0 },
	{ "mmGRBM_CNTL", REG_MMIO, 0x2000, &mmGRBM_CNTL[0], sizeof(mmGRBM_CNTL)/sizeof(mmGRBM_CNTL[0]), 0, 0 },
	{ "mmGRBM_SKEW_CNTL", REG_MMIO, 0x2001, &mmGRBM_SKEW_CNTL[0], sizeof(mmGRBM_SKEW_CNTL)/sizeof(mmGRBM_SKEW_CNTL[0]), 0, 0 },
	{ "mmGRBM_STATUS2", REG_MMIO, 0x2002, &mmGRBM_STATUS2[0], sizeof(mmGRBM_STATUS2)/sizeof(mmGRBM_STATUS2[0]), 0, 0 },
	{ "mmGRBM_PWR_CNTL", REG_MMIO, 0x2003, &mmGRBM_PWR_CNTL[0], sizeof(mmGRBM_PWR_CNTL)/sizeof(mmGRBM_PWR_CNTL[0]), 0, 0 },
	{ "mmGRBM_STATUS", REG_MMIO, 0x2004, &mmGRBM_STATUS[0], sizeof(mmGRBM_STATUS)/sizeof(mmGRBM_STATUS[0]), 0, 0 },
	{ "mmGRBM_STATUS_SE0", REG_MMIO, 0x2005, &mmGRBM_STATUS_SE0[0], sizeof(mmGRBM_STATUS_SE0)/sizeof(mmGRBM_STATUS_SE0[0]), 0, 0 },
	{ "mmGRBM_STATUS_SE1", REG_MMIO, 0x2006, &mmGRBM_STATUS_SE1[0], sizeof(mmGRBM_STATUS_SE1)/sizeof(mmGRBM_STATUS_SE1[0]), 0, 0 },
	{ "mmGRBM_SOFT_RESET", REG_MMIO, 0x2008, &mmGRBM_SOFT_RESET[0], sizeof(mmGRBM_SOFT_RESET)/sizeof(mmGRBM_SOFT_RESET[0]), 0, 0 },
	{ "mmGRBM_DEBUG_CNTL", REG_MMIO, 0x2009, &mmGRBM_DEBUG_CNTL[0], sizeof(mmGRBM_DEBUG_CNTL)/sizeof(mmGRBM_DEBUG_CNTL[0]), 0, 0 },
	{ "mmGRBM_DEBUG_DATA", REG_MMIO, 0x200A, &mmGRBM_DEBUG_DATA[0], sizeof(mmGRBM_DEBUG_DATA)/sizeof(mmGRBM_DEBUG_DATA[0]), 0, 0 },
	{ "mmGRBM_GFX_INDEX", REG_MMIO, 0x200B, &mmGRBM_GFX_INDEX[0], sizeof(mmGRBM_GFX_INDEX)/sizeof(mmGRBM_GFX_INDEX[0]), 0, 0 },
	{ "mmGRBM_GFX_CLKEN_CNTL", REG_MMIO, 0x200C, &mmGRBM_GFX_CLKEN_CNTL[0], sizeof(mmGRBM_GFX_CLKEN_CNTL)/sizeof(mmGRBM_GFX_CLKEN_CNTL[0]), 0, 0 },
	{ "mmGRBM_WAIT_IDLE_CLOCKS", REG_MMIO, 0x200D, &mmGRBM_WAIT_IDLE_CLOCKS[0], sizeof(mmGRBM_WAIT_IDLE_CLOCKS)/sizeof(mmGRBM_WAIT_IDLE_CLOCKS[0]), 0, 0 },
	{ "mmGRBM_DEBUG", REG_MMIO, 0x2014, &mmGRBM_DEBUG[0], sizeof(mmGRBM_DEBUG)/sizeof(mmGRBM_DEBUG[0]), 0, 0 },
	{ "mmGRBM_DEBUG_SNAPSHOT", REG_MMIO, 0x2015, &mmGRBM_DEBUG_SNAPSHOT[0], sizeof(mmGRBM_DEBUG_SNAPSHOT)/sizeof(mmGRBM_DEBUG_SNAPSHOT[0]), 0, 0 },
	{ "mmGRBM_READ_ERROR", REG_MMIO, 0x2016, &mmGRBM_READ_ERROR[0], sizeof(mmGRBM_READ_ERROR)/sizeof(mmGRBM_READ_ERROR[0]), 0, 0 },
	{ "mmGRBM_INT_CNTL", REG_MMIO, 0x2018, &mmGRBM_INT_CNTL[0], sizeof(mmGRBM_INT_CNTL)/sizeof(mmGRBM_INT_CNTL[0]), 0, 0 },
	{ "mmGRBM_PERFCOUNTER0_SELECT", REG_MMIO, 0x201C, &mmGRBM_PERFCOUNTER0_SELECT[0], sizeof(mmGRBM_PERFCOUNTER0_SELECT)/sizeof(mmGRBM_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmGRBM_PERFCOUNTER1_SELECT", REG_MMIO, 0x201D, &mmGRBM_PERFCOUNTER1_SELECT[0], sizeof(mmGRBM_PERFCOUNTER1_SELECT)/sizeof(mmGRBM_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmGRBM_PERFCOUNTER0_LO", REG_MMIO, 0x201E, &mmGRBM_PERFCOUNTER0_LO[0], sizeof(mmGRBM_PERFCOUNTER0_LO)/sizeof(mmGRBM_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmGRBM_PERFCOUNTER0_HI", REG_MMIO, 0x201F, &mmGRBM_PERFCOUNTER0_HI[0], sizeof(mmGRBM_PERFCOUNTER0_HI)/sizeof(mmGRBM_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmGRBM_PERFCOUNTER1_LO", REG_MMIO, 0x2020, &mmGRBM_PERFCOUNTER1_LO[0], sizeof(mmGRBM_PERFCOUNTER1_LO)/sizeof(mmGRBM_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmGRBM_PERFCOUNTER1_HI", REG_MMIO, 0x2021, &mmGRBM_PERFCOUNTER1_HI[0], sizeof(mmGRBM_PERFCOUNTER1_HI)/sizeof(mmGRBM_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmGRBM_SE0_PERFCOUNTER_SELECT", REG_MMIO, 0x2026, &mmGRBM_SE0_PERFCOUNTER_SELECT[0], sizeof(mmGRBM_SE0_PERFCOUNTER_SELECT)/sizeof(mmGRBM_SE0_PERFCOUNTER_SELECT[0]), 0, 0 },
	{ "mmGRBM_SE1_PERFCOUNTER_SELECT", REG_MMIO, 0x2027, &mmGRBM_SE1_PERFCOUNTER_SELECT[0], sizeof(mmGRBM_SE1_PERFCOUNTER_SELECT)/sizeof(mmGRBM_SE1_PERFCOUNTER_SELECT[0]), 0, 0 },
	{ "mmGRBM_SE0_PERFCOUNTER_LO", REG_MMIO, 0x202A, &mmGRBM_SE0_PERFCOUNTER_LO[0], sizeof(mmGRBM_SE0_PERFCOUNTER_LO)/sizeof(mmGRBM_SE0_PERFCOUNTER_LO[0]), 0, 0 },
	{ "mmGRBM_SE0_PERFCOUNTER_HI", REG_MMIO, 0x202B, &mmGRBM_SE0_PERFCOUNTER_HI[0], sizeof(mmGRBM_SE0_PERFCOUNTER_HI)/sizeof(mmGRBM_SE0_PERFCOUNTER_HI[0]), 0, 0 },
	{ "mmGRBM_SE1_PERFCOUNTER_LO", REG_MMIO, 0x202C, &mmGRBM_SE1_PERFCOUNTER_LO[0], sizeof(mmGRBM_SE1_PERFCOUNTER_LO)/sizeof(mmGRBM_SE1_PERFCOUNTER_LO[0]), 0, 0 },
	{ "mmGRBM_SE1_PERFCOUNTER_HI", REG_MMIO, 0x202D, &mmGRBM_SE1_PERFCOUNTER_HI[0], sizeof(mmGRBM_SE1_PERFCOUNTER_HI)/sizeof(mmGRBM_SE1_PERFCOUNTER_HI[0]), 0, 0 },
	{ "mmDEBUG_INDEX", REG_MMIO, 0x203C, &mmDEBUG_INDEX[0], sizeof(mmDEBUG_INDEX)/sizeof(mmDEBUG_INDEX[0]), 0, 0 },
	{ "mmDEBUG_DATA", REG_MMIO, 0x203D, &mmDEBUG_DATA[0], sizeof(mmDEBUG_DATA)/sizeof(mmDEBUG_DATA[0]), 0, 0 },
	{ "mmGRBM_NOWHERE", REG_MMIO, 0x203F, &mmGRBM_NOWHERE[0], sizeof(mmGRBM_NOWHERE)/sizeof(mmGRBM_NOWHERE[0]), 0, 0 },
	{ "mmGRBM_SCRATCH_REG0", REG_MMIO, 0x2040, &mmGRBM_SCRATCH_REG0[0], sizeof(mmGRBM_SCRATCH_REG0)/sizeof(mmGRBM_SCRATCH_REG0[0]), 0, 0 },
	{ "mmGRBM_SCRATCH_REG1", REG_MMIO, 0x2041, &mmGRBM_SCRATCH_REG1[0], sizeof(mmGRBM_SCRATCH_REG1)/sizeof(mmGRBM_SCRATCH_REG1[0]), 0, 0 },
	{ "mmGRBM_SCRATCH_REG2", REG_MMIO, 0x2042, &mmGRBM_SCRATCH_REG2[0], sizeof(mmGRBM_SCRATCH_REG2)/sizeof(mmGRBM_SCRATCH_REG2[0]), 0, 0 },
	{ "mmGRBM_SCRATCH_REG3", REG_MMIO, 0x2043, &mmGRBM_SCRATCH_REG3[0], sizeof(mmGRBM_SCRATCH_REG3)/sizeof(mmGRBM_SCRATCH_REG3[0]), 0, 0 },
	{ "mmGRBM_SCRATCH_REG4", REG_MMIO, 0x2044, &mmGRBM_SCRATCH_REG4[0], sizeof(mmGRBM_SCRATCH_REG4)/sizeof(mmGRBM_SCRATCH_REG4[0]), 0, 0 },
	{ "mmGRBM_SCRATCH_REG5", REG_MMIO, 0x2045, &mmGRBM_SCRATCH_REG5[0], sizeof(mmGRBM_SCRATCH_REG5)/sizeof(mmGRBM_SCRATCH_REG5[0]), 0, 0 },
	{ "mmGRBM_SCRATCH_REG6", REG_MMIO, 0x2046, &mmGRBM_SCRATCH_REG6[0], sizeof(mmGRBM_SCRATCH_REG6)/sizeof(mmGRBM_SCRATCH_REG6[0]), 0, 0 },
	{ "mmGRBM_SCRATCH_REG7", REG_MMIO, 0x2047, &mmGRBM_SCRATCH_REG7[0], sizeof(mmGRBM_SCRATCH_REG7)/sizeof(mmGRBM_SCRATCH_REG7[0]), 0, 0 },
	{ "ixSQ_INTERRUPT_WORD_AUTO", REG_SMC, 0x20C0, &ixSQ_INTERRUPT_WORD_AUTO[0], sizeof(ixSQ_INTERRUPT_WORD_AUTO)/sizeof(ixSQ_INTERRUPT_WORD_AUTO[0]), 0, 0 },
	{ "mmCP_EOP_DONE_ADDR_LO", REG_MMIO, 0x2100, &mmCP_EOP_DONE_ADDR_LO[0], sizeof(mmCP_EOP_DONE_ADDR_LO)/sizeof(mmCP_EOP_DONE_ADDR_LO[0]), 0, 0 },
	{ "mmCP_EOP_DONE_ADDR_HI", REG_MMIO, 0x2101, &mmCP_EOP_DONE_ADDR_HI[0], sizeof(mmCP_EOP_DONE_ADDR_HI)/sizeof(mmCP_EOP_DONE_ADDR_HI[0]), 0, 0 },
	{ "mmCP_EOP_DONE_DATA_LO", REG_MMIO, 0x2102, &mmCP_EOP_DONE_DATA_LO[0], sizeof(mmCP_EOP_DONE_DATA_LO)/sizeof(mmCP_EOP_DONE_DATA_LO[0]), 0, 0 },
	{ "mmCP_EOP_DONE_DATA_HI", REG_MMIO, 0x2103, &mmCP_EOP_DONE_DATA_HI[0], sizeof(mmCP_EOP_DONE_DATA_HI)/sizeof(mmCP_EOP_DONE_DATA_HI[0]), 0, 0 },
	{ "mmCP_EOP_LAST_FENCE_LO", REG_MMIO, 0x2104, &mmCP_EOP_LAST_FENCE_LO[0], sizeof(mmCP_EOP_LAST_FENCE_LO)/sizeof(mmCP_EOP_LAST_FENCE_LO[0]), 0, 0 },
	{ "mmCP_EOP_LAST_FENCE_HI", REG_MMIO, 0x2105, &mmCP_EOP_LAST_FENCE_HI[0], sizeof(mmCP_EOP_LAST_FENCE_HI)/sizeof(mmCP_EOP_LAST_FENCE_HI[0]), 0, 0 },
	{ "mmCP_STREAM_OUT_ADDR_LO", REG_MMIO, 0x2106, &mmCP_STREAM_OUT_ADDR_LO[0], sizeof(mmCP_STREAM_OUT_ADDR_LO)/sizeof(mmCP_STREAM_OUT_ADDR_LO[0]), 0, 0 },
	{ "mmCP_STREAM_OUT_ADDR_HI", REG_MMIO, 0x2107, &mmCP_STREAM_OUT_ADDR_HI[0], sizeof(mmCP_STREAM_OUT_ADDR_HI)/sizeof(mmCP_STREAM_OUT_ADDR_HI[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_WRITTEN_COUNT0_LO", REG_MMIO, 0x2108, &mmCP_NUM_PRIM_WRITTEN_COUNT0_LO[0], sizeof(mmCP_NUM_PRIM_WRITTEN_COUNT0_LO)/sizeof(mmCP_NUM_PRIM_WRITTEN_COUNT0_LO[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_WRITTEN_COUNT0_HI", REG_MMIO, 0x2109, &mmCP_NUM_PRIM_WRITTEN_COUNT0_HI[0], sizeof(mmCP_NUM_PRIM_WRITTEN_COUNT0_HI)/sizeof(mmCP_NUM_PRIM_WRITTEN_COUNT0_HI[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_NEEDED_COUNT0_LO", REG_MMIO, 0x210A, &mmCP_NUM_PRIM_NEEDED_COUNT0_LO[0], sizeof(mmCP_NUM_PRIM_NEEDED_COUNT0_LO)/sizeof(mmCP_NUM_PRIM_NEEDED_COUNT0_LO[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_NEEDED_COUNT0_HI", REG_MMIO, 0x210B, &mmCP_NUM_PRIM_NEEDED_COUNT0_HI[0], sizeof(mmCP_NUM_PRIM_NEEDED_COUNT0_HI)/sizeof(mmCP_NUM_PRIM_NEEDED_COUNT0_HI[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_WRITTEN_COUNT1_LO", REG_MMIO, 0x210C, &mmCP_NUM_PRIM_WRITTEN_COUNT1_LO[0], sizeof(mmCP_NUM_PRIM_WRITTEN_COUNT1_LO)/sizeof(mmCP_NUM_PRIM_WRITTEN_COUNT1_LO[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_WRITTEN_COUNT1_HI", REG_MMIO, 0x210D, &mmCP_NUM_PRIM_WRITTEN_COUNT1_HI[0], sizeof(mmCP_NUM_PRIM_WRITTEN_COUNT1_HI)/sizeof(mmCP_NUM_PRIM_WRITTEN_COUNT1_HI[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_NEEDED_COUNT1_LO", REG_MMIO, 0x210E, &mmCP_NUM_PRIM_NEEDED_COUNT1_LO[0], sizeof(mmCP_NUM_PRIM_NEEDED_COUNT1_LO)/sizeof(mmCP_NUM_PRIM_NEEDED_COUNT1_LO[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_NEEDED_COUNT1_HI", REG_MMIO, 0x210F, &mmCP_NUM_PRIM_NEEDED_COUNT1_HI[0], sizeof(mmCP_NUM_PRIM_NEEDED_COUNT1_HI)/sizeof(mmCP_NUM_PRIM_NEEDED_COUNT1_HI[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_WRITTEN_COUNT2_LO", REG_MMIO, 0x2110, &mmCP_NUM_PRIM_WRITTEN_COUNT2_LO[0], sizeof(mmCP_NUM_PRIM_WRITTEN_COUNT2_LO)/sizeof(mmCP_NUM_PRIM_WRITTEN_COUNT2_LO[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_WRITTEN_COUNT2_HI", REG_MMIO, 0x2111, &mmCP_NUM_PRIM_WRITTEN_COUNT2_HI[0], sizeof(mmCP_NUM_PRIM_WRITTEN_COUNT2_HI)/sizeof(mmCP_NUM_PRIM_WRITTEN_COUNT2_HI[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_NEEDED_COUNT2_LO", REG_MMIO, 0x2112, &mmCP_NUM_PRIM_NEEDED_COUNT2_LO[0], sizeof(mmCP_NUM_PRIM_NEEDED_COUNT2_LO)/sizeof(mmCP_NUM_PRIM_NEEDED_COUNT2_LO[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_NEEDED_COUNT2_HI", REG_MMIO, 0x2113, &mmCP_NUM_PRIM_NEEDED_COUNT2_HI[0], sizeof(mmCP_NUM_PRIM_NEEDED_COUNT2_HI)/sizeof(mmCP_NUM_PRIM_NEEDED_COUNT2_HI[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_WRITTEN_COUNT3_LO", REG_MMIO, 0x2114, &mmCP_NUM_PRIM_WRITTEN_COUNT3_LO[0], sizeof(mmCP_NUM_PRIM_WRITTEN_COUNT3_LO)/sizeof(mmCP_NUM_PRIM_WRITTEN_COUNT3_LO[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_WRITTEN_COUNT3_HI", REG_MMIO, 0x2115, &mmCP_NUM_PRIM_WRITTEN_COUNT3_HI[0], sizeof(mmCP_NUM_PRIM_WRITTEN_COUNT3_HI)/sizeof(mmCP_NUM_PRIM_WRITTEN_COUNT3_HI[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_NEEDED_COUNT3_LO", REG_MMIO, 0x2116, &mmCP_NUM_PRIM_NEEDED_COUNT3_LO[0], sizeof(mmCP_NUM_PRIM_NEEDED_COUNT3_LO)/sizeof(mmCP_NUM_PRIM_NEEDED_COUNT3_LO[0]), 0, 0 },
	{ "mmCP_NUM_PRIM_NEEDED_COUNT3_HI", REG_MMIO, 0x2117, &mmCP_NUM_PRIM_NEEDED_COUNT3_HI[0], sizeof(mmCP_NUM_PRIM_NEEDED_COUNT3_HI)/sizeof(mmCP_NUM_PRIM_NEEDED_COUNT3_HI[0]), 0, 0 },
	{ "mmCP_PIPE_STATS_ADDR_LO", REG_MMIO, 0x2118, &mmCP_PIPE_STATS_ADDR_LO[0], sizeof(mmCP_PIPE_STATS_ADDR_LO)/sizeof(mmCP_PIPE_STATS_ADDR_LO[0]), 0, 0 },
	{ "mmCP_PIPE_STATS_ADDR_HI", REG_MMIO, 0x2119, &mmCP_PIPE_STATS_ADDR_HI[0], sizeof(mmCP_PIPE_STATS_ADDR_HI)/sizeof(mmCP_PIPE_STATS_ADDR_HI[0]), 0, 0 },
	{ "mmCP_VGT_IAVERT_COUNT_LO", REG_MMIO, 0x211A, &mmCP_VGT_IAVERT_COUNT_LO[0], sizeof(mmCP_VGT_IAVERT_COUNT_LO)/sizeof(mmCP_VGT_IAVERT_COUNT_LO[0]), 0, 0 },
	{ "mmCP_VGT_IAVERT_COUNT_HI", REG_MMIO, 0x211B, &mmCP_VGT_IAVERT_COUNT_HI[0], sizeof(mmCP_VGT_IAVERT_COUNT_HI)/sizeof(mmCP_VGT_IAVERT_COUNT_HI[0]), 0, 0 },
	{ "mmCP_VGT_IAPRIM_COUNT_LO", REG_MMIO, 0x211C, &mmCP_VGT_IAPRIM_COUNT_LO[0], sizeof(mmCP_VGT_IAPRIM_COUNT_LO)/sizeof(mmCP_VGT_IAPRIM_COUNT_LO[0]), 0, 0 },
	{ "mmCP_VGT_IAPRIM_COUNT_HI", REG_MMIO, 0x211D, &mmCP_VGT_IAPRIM_COUNT_HI[0], sizeof(mmCP_VGT_IAPRIM_COUNT_HI)/sizeof(mmCP_VGT_IAPRIM_COUNT_HI[0]), 0, 0 },
	{ "mmCP_VGT_GSPRIM_COUNT_LO", REG_MMIO, 0x211E, &mmCP_VGT_GSPRIM_COUNT_LO[0], sizeof(mmCP_VGT_GSPRIM_COUNT_LO)/sizeof(mmCP_VGT_GSPRIM_COUNT_LO[0]), 0, 0 },
	{ "mmCP_VGT_GSPRIM_COUNT_HI", REG_MMIO, 0x211F, &mmCP_VGT_GSPRIM_COUNT_HI[0], sizeof(mmCP_VGT_GSPRIM_COUNT_HI)/sizeof(mmCP_VGT_GSPRIM_COUNT_HI[0]), 0, 0 },
	{ "mmCP_VGT_VSINVOC_COUNT_LO", REG_MMIO, 0x2120, &mmCP_VGT_VSINVOC_COUNT_LO[0], sizeof(mmCP_VGT_VSINVOC_COUNT_LO)/sizeof(mmCP_VGT_VSINVOC_COUNT_LO[0]), 0, 0 },
	{ "mmCP_VGT_VSINVOC_COUNT_HI", REG_MMIO, 0x2121, &mmCP_VGT_VSINVOC_COUNT_HI[0], sizeof(mmCP_VGT_VSINVOC_COUNT_HI)/sizeof(mmCP_VGT_VSINVOC_COUNT_HI[0]), 0, 0 },
	{ "mmCP_VGT_GSINVOC_COUNT_LO", REG_MMIO, 0x2122, &mmCP_VGT_GSINVOC_COUNT_LO[0], sizeof(mmCP_VGT_GSINVOC_COUNT_LO)/sizeof(mmCP_VGT_GSINVOC_COUNT_LO[0]), 0, 0 },
	{ "mmCP_VGT_GSINVOC_COUNT_HI", REG_MMIO, 0x2123, &mmCP_VGT_GSINVOC_COUNT_HI[0], sizeof(mmCP_VGT_GSINVOC_COUNT_HI)/sizeof(mmCP_VGT_GSINVOC_COUNT_HI[0]), 0, 0 },
	{ "mmCP_VGT_HSINVOC_COUNT_LO", REG_MMIO, 0x2124, &mmCP_VGT_HSINVOC_COUNT_LO[0], sizeof(mmCP_VGT_HSINVOC_COUNT_LO)/sizeof(mmCP_VGT_HSINVOC_COUNT_LO[0]), 0, 0 },
	{ "mmCP_VGT_HSINVOC_COUNT_HI", REG_MMIO, 0x2125, &mmCP_VGT_HSINVOC_COUNT_HI[0], sizeof(mmCP_VGT_HSINVOC_COUNT_HI)/sizeof(mmCP_VGT_HSINVOC_COUNT_HI[0]), 0, 0 },
	{ "mmCP_VGT_DSINVOC_COUNT_LO", REG_MMIO, 0x2126, &mmCP_VGT_DSINVOC_COUNT_LO[0], sizeof(mmCP_VGT_DSINVOC_COUNT_LO)/sizeof(mmCP_VGT_DSINVOC_COUNT_LO[0]), 0, 0 },
	{ "mmCP_VGT_DSINVOC_COUNT_HI", REG_MMIO, 0x2127, &mmCP_VGT_DSINVOC_COUNT_HI[0], sizeof(mmCP_VGT_DSINVOC_COUNT_HI)/sizeof(mmCP_VGT_DSINVOC_COUNT_HI[0]), 0, 0 },
	{ "mmCP_PA_CINVOC_COUNT_LO", REG_MMIO, 0x2128, &mmCP_PA_CINVOC_COUNT_LO[0], sizeof(mmCP_PA_CINVOC_COUNT_LO)/sizeof(mmCP_PA_CINVOC_COUNT_LO[0]), 0, 0 },
	{ "mmCP_PA_CINVOC_COUNT_HI", REG_MMIO, 0x2129, &mmCP_PA_CINVOC_COUNT_HI[0], sizeof(mmCP_PA_CINVOC_COUNT_HI)/sizeof(mmCP_PA_CINVOC_COUNT_HI[0]), 0, 0 },
	{ "mmCP_PA_CPRIM_COUNT_LO", REG_MMIO, 0x212A, &mmCP_PA_CPRIM_COUNT_LO[0], sizeof(mmCP_PA_CPRIM_COUNT_LO)/sizeof(mmCP_PA_CPRIM_COUNT_LO[0]), 0, 0 },
	{ "mmCP_PA_CPRIM_COUNT_HI", REG_MMIO, 0x212B, &mmCP_PA_CPRIM_COUNT_HI[0], sizeof(mmCP_PA_CPRIM_COUNT_HI)/sizeof(mmCP_PA_CPRIM_COUNT_HI[0]), 0, 0 },
	{ "mmCP_SC_PSINVOC_COUNT0_LO", REG_MMIO, 0x212C, &mmCP_SC_PSINVOC_COUNT0_LO[0], sizeof(mmCP_SC_PSINVOC_COUNT0_LO)/sizeof(mmCP_SC_PSINVOC_COUNT0_LO[0]), 0, 0 },
	{ "mmCP_SC_PSINVOC_COUNT0_HI", REG_MMIO, 0x212D, &mmCP_SC_PSINVOC_COUNT0_HI[0], sizeof(mmCP_SC_PSINVOC_COUNT0_HI)/sizeof(mmCP_SC_PSINVOC_COUNT0_HI[0]), 0, 0 },
	{ "mmCP_SC_PSINVOC_COUNT1_LO", REG_MMIO, 0x212E, &mmCP_SC_PSINVOC_COUNT1_LO[0], sizeof(mmCP_SC_PSINVOC_COUNT1_LO)/sizeof(mmCP_SC_PSINVOC_COUNT1_LO[0]), 0, 0 },
	{ "mmCP_SC_PSINVOC_COUNT1_HI", REG_MMIO, 0x212F, &mmCP_SC_PSINVOC_COUNT1_HI[0], sizeof(mmCP_SC_PSINVOC_COUNT1_HI)/sizeof(mmCP_SC_PSINVOC_COUNT1_HI[0]), 0, 0 },
	{ "mmCP_VGT_CSINVOC_COUNT_LO", REG_MMIO, 0x2130, &mmCP_VGT_CSINVOC_COUNT_LO[0], sizeof(mmCP_VGT_CSINVOC_COUNT_LO)/sizeof(mmCP_VGT_CSINVOC_COUNT_LO[0]), 0, 0 },
	{ "mmCP_VGT_CSINVOC_COUNT_HI", REG_MMIO, 0x2131, &mmCP_VGT_CSINVOC_COUNT_HI[0], sizeof(mmCP_VGT_CSINVOC_COUNT_HI)/sizeof(mmCP_VGT_CSINVOC_COUNT_HI[0]), 0, 0 },
	{ "mmCP_STRMOUT_CNTL", REG_MMIO, 0x213F, &mmCP_STRMOUT_CNTL[0], sizeof(mmCP_STRMOUT_CNTL)/sizeof(mmCP_STRMOUT_CNTL[0]), 0, 0 },
	{ "mmSCRATCH_REG0", REG_MMIO, 0x2140, &mmSCRATCH_REG0[0], sizeof(mmSCRATCH_REG0)/sizeof(mmSCRATCH_REG0[0]), 0, 0 },
	{ "mmSCRATCH_REG1", REG_MMIO, 0x2141, &mmSCRATCH_REG1[0], sizeof(mmSCRATCH_REG1)/sizeof(mmSCRATCH_REG1[0]), 0, 0 },
	{ "mmSCRATCH_REG2", REG_MMIO, 0x2142, &mmSCRATCH_REG2[0], sizeof(mmSCRATCH_REG2)/sizeof(mmSCRATCH_REG2[0]), 0, 0 },
	{ "mmSCRATCH_REG3", REG_MMIO, 0x2143, &mmSCRATCH_REG3[0], sizeof(mmSCRATCH_REG3)/sizeof(mmSCRATCH_REG3[0]), 0, 0 },
	{ "mmSCRATCH_REG4", REG_MMIO, 0x2144, &mmSCRATCH_REG4[0], sizeof(mmSCRATCH_REG4)/sizeof(mmSCRATCH_REG4[0]), 0, 0 },
	{ "mmSCRATCH_REG5", REG_MMIO, 0x2145, &mmSCRATCH_REG5[0], sizeof(mmSCRATCH_REG5)/sizeof(mmSCRATCH_REG5[0]), 0, 0 },
	{ "mmSCRATCH_REG6", REG_MMIO, 0x2146, &mmSCRATCH_REG6[0], sizeof(mmSCRATCH_REG6)/sizeof(mmSCRATCH_REG6[0]), 0, 0 },
	{ "mmSCRATCH_REG7", REG_MMIO, 0x2147, &mmSCRATCH_REG7[0], sizeof(mmSCRATCH_REG7)/sizeof(mmSCRATCH_REG7[0]), 0, 0 },
	{ "mmSCRATCH_UMSK", REG_MMIO, 0x2150, &mmSCRATCH_UMSK[0], sizeof(mmSCRATCH_UMSK)/sizeof(mmSCRATCH_UMSK[0]), 0, 0 },
	{ "mmSCRATCH_ADDR", REG_MMIO, 0x2151, &mmSCRATCH_ADDR[0], sizeof(mmSCRATCH_ADDR)/sizeof(mmSCRATCH_ADDR[0]), 0, 0 },
	{ "mmCP_APPEND_ADDR_LO", REG_MMIO, 0x2158, &mmCP_APPEND_ADDR_LO[0], sizeof(mmCP_APPEND_ADDR_LO)/sizeof(mmCP_APPEND_ADDR_LO[0]), 0, 0 },
	{ "mmCP_APPEND_ADDR_HI", REG_MMIO, 0x2159, &mmCP_APPEND_ADDR_HI[0], sizeof(mmCP_APPEND_ADDR_HI)/sizeof(mmCP_APPEND_ADDR_HI[0]), 0, 0 },
	{ "mmCP_APPEND_DATA", REG_MMIO, 0x215A, &mmCP_APPEND_DATA[0], sizeof(mmCP_APPEND_DATA)/sizeof(mmCP_APPEND_DATA[0]), 0, 0 },
	{ "mmCP_APPEND_LAST_CS_FENCE", REG_MMIO, 0x215B, &mmCP_APPEND_LAST_CS_FENCE[0], sizeof(mmCP_APPEND_LAST_CS_FENCE)/sizeof(mmCP_APPEND_LAST_CS_FENCE[0]), 0, 0 },
	{ "mmCP_APPEND_LAST_PS_FENCE", REG_MMIO, 0x215C, &mmCP_APPEND_LAST_PS_FENCE[0], sizeof(mmCP_APPEND_LAST_PS_FENCE)/sizeof(mmCP_APPEND_LAST_PS_FENCE[0]), 0, 0 },
	{ "mmCP_ATOMIC_PREOP_LO", REG_MMIO, 0x215D, &mmCP_ATOMIC_PREOP_LO[0], sizeof(mmCP_ATOMIC_PREOP_LO)/sizeof(mmCP_ATOMIC_PREOP_LO[0]), 0, 0 },
	{ "mmCP_ATOMIC_PREOP_HI", REG_MMIO, 0x215E, &mmCP_ATOMIC_PREOP_HI[0], sizeof(mmCP_ATOMIC_PREOP_HI)/sizeof(mmCP_ATOMIC_PREOP_HI[0]), 0, 0 },
	{ "mmCP_GDS_ATOMIC0_PREOP_LO", REG_MMIO, 0x215F, &mmCP_GDS_ATOMIC0_PREOP_LO[0], sizeof(mmCP_GDS_ATOMIC0_PREOP_LO)/sizeof(mmCP_GDS_ATOMIC0_PREOP_LO[0]), 0, 0 },
	{ "mmCP_GDS_ATOMIC0_PREOP_HI", REG_MMIO, 0x2160, &mmCP_GDS_ATOMIC0_PREOP_HI[0], sizeof(mmCP_GDS_ATOMIC0_PREOP_HI)/sizeof(mmCP_GDS_ATOMIC0_PREOP_HI[0]), 0, 0 },
	{ "mmCP_GDS_ATOMIC1_PREOP_LO", REG_MMIO, 0x2161, &mmCP_GDS_ATOMIC1_PREOP_LO[0], sizeof(mmCP_GDS_ATOMIC1_PREOP_LO)/sizeof(mmCP_GDS_ATOMIC1_PREOP_LO[0]), 0, 0 },
	{ "mmCP_GDS_ATOMIC1_PREOP_HI", REG_MMIO, 0x2162, &mmCP_GDS_ATOMIC1_PREOP_HI[0], sizeof(mmCP_GDS_ATOMIC1_PREOP_HI)/sizeof(mmCP_GDS_ATOMIC1_PREOP_HI[0]), 0, 0 },
	{ "mmCP_ME_MC_WADDR_LO", REG_MMIO, 0x2169, &mmCP_ME_MC_WADDR_LO[0], sizeof(mmCP_ME_MC_WADDR_LO)/sizeof(mmCP_ME_MC_WADDR_LO[0]), 0, 0 },
	{ "mmCP_ME_MC_WADDR_HI", REG_MMIO, 0x216A, &mmCP_ME_MC_WADDR_HI[0], sizeof(mmCP_ME_MC_WADDR_HI)/sizeof(mmCP_ME_MC_WADDR_HI[0]), 0, 0 },
	{ "mmCP_ME_MC_WDATA_LO", REG_MMIO, 0x216B, &mmCP_ME_MC_WDATA_LO[0], sizeof(mmCP_ME_MC_WDATA_LO)/sizeof(mmCP_ME_MC_WDATA_LO[0]), 0, 0 },
	{ "mmCP_ME_MC_WDATA_HI", REG_MMIO, 0x216C, &mmCP_ME_MC_WDATA_HI[0], sizeof(mmCP_ME_MC_WDATA_HI)/sizeof(mmCP_ME_MC_WDATA_HI[0]), 0, 0 },
	{ "mmCP_ME_MC_RADDR_LO", REG_MMIO, 0x216D, &mmCP_ME_MC_RADDR_LO[0], sizeof(mmCP_ME_MC_RADDR_LO)/sizeof(mmCP_ME_MC_RADDR_LO[0]), 0, 0 },
	{ "mmCP_ME_MC_RADDR_HI", REG_MMIO, 0x216E, &mmCP_ME_MC_RADDR_HI[0], sizeof(mmCP_ME_MC_RADDR_HI)/sizeof(mmCP_ME_MC_RADDR_HI[0]), 0, 0 },
	{ "mmCP_SEM_WAIT_TIMER", REG_MMIO, 0x216F, &mmCP_SEM_WAIT_TIMER[0], sizeof(mmCP_SEM_WAIT_TIMER)/sizeof(mmCP_SEM_WAIT_TIMER[0]), 0, 0 },
	{ "mmCP_SIG_SEM_ADDR_LO", REG_MMIO, 0x2170, &mmCP_SIG_SEM_ADDR_LO[0], sizeof(mmCP_SIG_SEM_ADDR_LO)/sizeof(mmCP_SIG_SEM_ADDR_LO[0]), 0, 0 },
	{ "mmCP_SIG_SEM_ADDR_HI", REG_MMIO, 0x2171, &mmCP_SIG_SEM_ADDR_HI[0], sizeof(mmCP_SIG_SEM_ADDR_HI)/sizeof(mmCP_SIG_SEM_ADDR_HI[0]), 0, 0 },
	{ "mmCP_SEM_INCOMPLETE_TIMER_CNTL", REG_MMIO, 0x2172, NULL, 0, 0, 0 },
	{ "mmCP_WAIT_REG_MEM_TIMEOUT", REG_MMIO, 0x2174, &mmCP_WAIT_REG_MEM_TIMEOUT[0], sizeof(mmCP_WAIT_REG_MEM_TIMEOUT)/sizeof(mmCP_WAIT_REG_MEM_TIMEOUT[0]), 0, 0 },
	{ "mmCP_WAIT_SEM_ADDR_LO", REG_MMIO, 0x2175, &mmCP_WAIT_SEM_ADDR_LO[0], sizeof(mmCP_WAIT_SEM_ADDR_LO)/sizeof(mmCP_WAIT_SEM_ADDR_LO[0]), 0, 0 },
	{ "mmCP_WAIT_SEM_ADDR_HI", REG_MMIO, 0x2176, &mmCP_WAIT_SEM_ADDR_HI[0], sizeof(mmCP_WAIT_SEM_ADDR_HI)/sizeof(mmCP_WAIT_SEM_ADDR_HI[0]), 0, 0 },
	{ "mmCP_COHER_CNTL2", REG_MMIO, 0x217A, NULL, 0, 0, 0 },
	{ "mmCP_COHER_START_DELAY", REG_MMIO, 0x217B, &mmCP_COHER_START_DELAY[0], sizeof(mmCP_COHER_START_DELAY)/sizeof(mmCP_COHER_START_DELAY[0]), 0, 0 },
	{ "mmCP_COHER_CNTL", REG_MMIO, 0x217C, &mmCP_COHER_CNTL[0], sizeof(mmCP_COHER_CNTL)/sizeof(mmCP_COHER_CNTL[0]), 0, 0 },
	{ "mmCP_COHER_SIZE", REG_MMIO, 0x217D, &mmCP_COHER_SIZE[0], sizeof(mmCP_COHER_SIZE)/sizeof(mmCP_COHER_SIZE[0]), 0, 0 },
	{ "mmCP_COHER_BASE", REG_MMIO, 0x217E, &mmCP_COHER_BASE[0], sizeof(mmCP_COHER_BASE)/sizeof(mmCP_COHER_BASE[0]), 0, 0 },
	{ "mmCP_COHER_STATUS", REG_MMIO, 0x217F, &mmCP_COHER_STATUS[0], sizeof(mmCP_COHER_STATUS)/sizeof(mmCP_COHER_STATUS[0]), 0, 0 },
	{ "mmCP_DMA_ME_SRC_ADDR", REG_MMIO, 0x2180, &mmCP_DMA_ME_SRC_ADDR[0], sizeof(mmCP_DMA_ME_SRC_ADDR)/sizeof(mmCP_DMA_ME_SRC_ADDR[0]), 0, 0 },
	{ "mmCP_DMA_ME_SRC_ADDR_HI", REG_MMIO, 0x2181, &mmCP_DMA_ME_SRC_ADDR_HI[0], sizeof(mmCP_DMA_ME_SRC_ADDR_HI)/sizeof(mmCP_DMA_ME_SRC_ADDR_HI[0]), 0, 0 },
	{ "mmCP_DMA_ME_DST_ADDR", REG_MMIO, 0x2182, &mmCP_DMA_ME_DST_ADDR[0], sizeof(mmCP_DMA_ME_DST_ADDR)/sizeof(mmCP_DMA_ME_DST_ADDR[0]), 0, 0 },
	{ "mmCP_DMA_ME_DST_ADDR_HI", REG_MMIO, 0x2183, &mmCP_DMA_ME_DST_ADDR_HI[0], sizeof(mmCP_DMA_ME_DST_ADDR_HI)/sizeof(mmCP_DMA_ME_DST_ADDR_HI[0]), 0, 0 },
	{ "mmCP_DMA_ME_COMMAND", REG_MMIO, 0x2184, &mmCP_DMA_ME_COMMAND[0], sizeof(mmCP_DMA_ME_COMMAND)/sizeof(mmCP_DMA_ME_COMMAND[0]), 0, 0 },
	{ "mmCP_DMA_PFP_SRC_ADDR", REG_MMIO, 0x2185, &mmCP_DMA_PFP_SRC_ADDR[0], sizeof(mmCP_DMA_PFP_SRC_ADDR)/sizeof(mmCP_DMA_PFP_SRC_ADDR[0]), 0, 0 },
	{ "mmCP_DMA_PFP_SRC_ADDR_HI", REG_MMIO, 0x2186, &mmCP_DMA_PFP_SRC_ADDR_HI[0], sizeof(mmCP_DMA_PFP_SRC_ADDR_HI)/sizeof(mmCP_DMA_PFP_SRC_ADDR_HI[0]), 0, 0 },
	{ "mmCP_DMA_PFP_DST_ADDR", REG_MMIO, 0x2187, &mmCP_DMA_PFP_DST_ADDR[0], sizeof(mmCP_DMA_PFP_DST_ADDR)/sizeof(mmCP_DMA_PFP_DST_ADDR[0]), 0, 0 },
	{ "mmCP_DMA_PFP_DST_ADDR_HI", REG_MMIO, 0x2188, &mmCP_DMA_PFP_DST_ADDR_HI[0], sizeof(mmCP_DMA_PFP_DST_ADDR_HI)/sizeof(mmCP_DMA_PFP_DST_ADDR_HI[0]), 0, 0 },
	{ "mmCP_DMA_PFP_COMMAND", REG_MMIO, 0x2189, &mmCP_DMA_PFP_COMMAND[0], sizeof(mmCP_DMA_PFP_COMMAND)/sizeof(mmCP_DMA_PFP_COMMAND[0]), 0, 0 },
	{ "mmCP_DMA_CNTL", REG_MMIO, 0x218A, &mmCP_DMA_CNTL[0], sizeof(mmCP_DMA_CNTL)/sizeof(mmCP_DMA_CNTL[0]), 0, 0 },
	{ "mmCP_DMA_READ_TAGS", REG_MMIO, 0x218B, &mmCP_DMA_READ_TAGS[0], sizeof(mmCP_DMA_READ_TAGS)/sizeof(mmCP_DMA_READ_TAGS[0]), 0, 0 },
	{ "mmCP_PFP_IB_CONTROL", REG_MMIO, 0x218D, &mmCP_PFP_IB_CONTROL[0], sizeof(mmCP_PFP_IB_CONTROL)/sizeof(mmCP_PFP_IB_CONTROL[0]), 0, 0 },
	{ "mmCP_PFP_LOAD_CONTROL", REG_MMIO, 0x218E, &mmCP_PFP_LOAD_CONTROL[0], sizeof(mmCP_PFP_LOAD_CONTROL)/sizeof(mmCP_PFP_LOAD_CONTROL[0]), 0, 0 },
	{ "mmCP_SCRATCH_INDEX", REG_MMIO, 0x218F, &mmCP_SCRATCH_INDEX[0], sizeof(mmCP_SCRATCH_INDEX)/sizeof(mmCP_SCRATCH_INDEX[0]), 0, 0 },
	{ "mmCP_SCRATCH_DATA", REG_MMIO, 0x2190, &mmCP_SCRATCH_DATA[0], sizeof(mmCP_SCRATCH_DATA)/sizeof(mmCP_SCRATCH_DATA[0]), 0, 0 },
	{ "mmCP_RB_OFFSET", REG_MMIO, 0x2191, &mmCP_RB_OFFSET[0], sizeof(mmCP_RB_OFFSET)/sizeof(mmCP_RB_OFFSET[0]), 0, 0 },
	{ "mmCP_IB1_OFFSET", REG_MMIO, 0x2192, &mmCP_IB1_OFFSET[0], sizeof(mmCP_IB1_OFFSET)/sizeof(mmCP_IB1_OFFSET[0]), 0, 0 },
	{ "mmCP_IB2_OFFSET", REG_MMIO, 0x2193, &mmCP_IB2_OFFSET[0], sizeof(mmCP_IB2_OFFSET)/sizeof(mmCP_IB2_OFFSET[0]), 0, 0 },
	{ "mmCP_IB1_PREAMBLE_BEGIN", REG_MMIO, 0x2194, &mmCP_IB1_PREAMBLE_BEGIN[0], sizeof(mmCP_IB1_PREAMBLE_BEGIN)/sizeof(mmCP_IB1_PREAMBLE_BEGIN[0]), 0, 0 },
	{ "mmCP_IB1_PREAMBLE_END", REG_MMIO, 0x2195, &mmCP_IB1_PREAMBLE_END[0], sizeof(mmCP_IB1_PREAMBLE_END)/sizeof(mmCP_IB1_PREAMBLE_END[0]), 0, 0 },
	{ "mmCP_IB2_PREAMBLE_BEGIN", REG_MMIO, 0x2196, &mmCP_IB2_PREAMBLE_BEGIN[0], sizeof(mmCP_IB2_PREAMBLE_BEGIN)/sizeof(mmCP_IB2_PREAMBLE_BEGIN[0]), 0, 0 },
	{ "mmCP_IB2_PREAMBLE_END", REG_MMIO, 0x2197, &mmCP_IB2_PREAMBLE_END[0], sizeof(mmCP_IB2_PREAMBLE_END)/sizeof(mmCP_IB2_PREAMBLE_END[0]), 0, 0 },
	{ "mmCP_STALLED_STAT3", REG_MMIO, 0x219C, &mmCP_STALLED_STAT3[0], sizeof(mmCP_STALLED_STAT3)/sizeof(mmCP_STALLED_STAT3[0]), 0, 0 },
	{ "mmCP_STALLED_STAT1", REG_MMIO, 0x219D, &mmCP_STALLED_STAT1[0], sizeof(mmCP_STALLED_STAT1)/sizeof(mmCP_STALLED_STAT1[0]), 0, 0 },
	{ "mmCP_STALLED_STAT2", REG_MMIO, 0x219E, &mmCP_STALLED_STAT2[0], sizeof(mmCP_STALLED_STAT2)/sizeof(mmCP_STALLED_STAT2[0]), 0, 0 },
	{ "mmCP_BUSY_STAT", REG_MMIO, 0x219F, &mmCP_BUSY_STAT[0], sizeof(mmCP_BUSY_STAT)/sizeof(mmCP_BUSY_STAT[0]), 0, 0 },
	{ "mmCP_STAT", REG_MMIO, 0x21A0, &mmCP_STAT[0], sizeof(mmCP_STAT)/sizeof(mmCP_STAT[0]), 0, 0 },
	{ "mmCP_ME_HEADER_DUMP", REG_MMIO, 0x21A1, &mmCP_ME_HEADER_DUMP[0], sizeof(mmCP_ME_HEADER_DUMP)/sizeof(mmCP_ME_HEADER_DUMP[0]), 0, 0 },
	{ "mmCP_PFP_HEADER_DUMP", REG_MMIO, 0x21A2, &mmCP_PFP_HEADER_DUMP[0], sizeof(mmCP_PFP_HEADER_DUMP)/sizeof(mmCP_PFP_HEADER_DUMP[0]), 0, 0 },
	{ "mmCP_GRBM_FREE_COUNT", REG_MMIO, 0x21A3, &mmCP_GRBM_FREE_COUNT[0], sizeof(mmCP_GRBM_FREE_COUNT)/sizeof(mmCP_GRBM_FREE_COUNT[0]), 0, 0 },
	{ "mmCP_CE_HEADER_DUMP", REG_MMIO, 0x21A4, &mmCP_CE_HEADER_DUMP[0], sizeof(mmCP_CE_HEADER_DUMP)/sizeof(mmCP_CE_HEADER_DUMP[0]), 0, 0 },
	{ "mmCP_MC_PACK_DELAY_CNT", REG_MMIO, 0x21A7, &mmCP_MC_PACK_DELAY_CNT[0], sizeof(mmCP_MC_PACK_DELAY_CNT)/sizeof(mmCP_MC_PACK_DELAY_CNT[0]), 0, 0 },
	{ "mmCP_CSF_STAT", REG_MMIO, 0x21B4, &mmCP_CSF_STAT[0], sizeof(mmCP_CSF_STAT)/sizeof(mmCP_CSF_STAT[0]), 0, 0 },
	{ "mmCP_CSF_CNTL", REG_MMIO, 0x21B5, &mmCP_CSF_CNTL[0], sizeof(mmCP_CSF_CNTL)/sizeof(mmCP_CSF_CNTL[0]), 0, 0 },
	{ "mmCP_ME_CNTL", REG_MMIO, 0x21B6, &mmCP_ME_CNTL[0], sizeof(mmCP_ME_CNTL)/sizeof(mmCP_ME_CNTL[0]), 0, 0 },
	{ "mmCP_CNTX_STAT", REG_MMIO, 0x21B8, &mmCP_CNTX_STAT[0], sizeof(mmCP_CNTX_STAT)/sizeof(mmCP_CNTX_STAT[0]), 0, 0 },
	{ "mmCP_ME_PREEMPTION", REG_MMIO, 0x21B9, &mmCP_ME_PREEMPTION[0], sizeof(mmCP_ME_PREEMPTION)/sizeof(mmCP_ME_PREEMPTION[0]), 0, 0 },
	{ "mmCP_RB2_RPTR", REG_MMIO, 0x21BE, &mmCP_RB2_RPTR[0], sizeof(mmCP_RB2_RPTR)/sizeof(mmCP_RB2_RPTR[0]), 0, 0 },
	{ "mmCP_RB1_RPTR", REG_MMIO, 0x21BF, &mmCP_RB1_RPTR[0], sizeof(mmCP_RB1_RPTR)/sizeof(mmCP_RB1_RPTR[0]), 0, 0 },
	{ "mmCP_RB0_RPTR", REG_MMIO, 0x21C0, &mmCP_RB0_RPTR[0], sizeof(mmCP_RB0_RPTR)/sizeof(mmCP_RB0_RPTR[0]), 0, 0 },
	{ "mmCP_RB_WPTR_DELAY", REG_MMIO, 0x21C1, &mmCP_RB_WPTR_DELAY[0], sizeof(mmCP_RB_WPTR_DELAY)/sizeof(mmCP_RB_WPTR_DELAY[0]), 0, 0 },
	{ "mmCP_RB_WPTR_POLL_CNTL", REG_MMIO, 0x21C2, &mmCP_RB_WPTR_POLL_CNTL[0], sizeof(mmCP_RB_WPTR_POLL_CNTL)/sizeof(mmCP_RB_WPTR_POLL_CNTL[0]), 0, 0 },
	{ "mmCP_CE_INIT_BASE_LO", REG_MMIO, 0x21C3, &mmCP_CE_INIT_BASE_LO[0], sizeof(mmCP_CE_INIT_BASE_LO)/sizeof(mmCP_CE_INIT_BASE_LO[0]), 0, 0 },
	{ "mmCP_CE_INIT_BASE_HI", REG_MMIO, 0x21C4, &mmCP_CE_INIT_BASE_HI[0], sizeof(mmCP_CE_INIT_BASE_HI)/sizeof(mmCP_CE_INIT_BASE_HI[0]), 0, 0 },
	{ "mmCP_CE_INIT_BUFSZ", REG_MMIO, 0x21C5, &mmCP_CE_INIT_BUFSZ[0], sizeof(mmCP_CE_INIT_BUFSZ)/sizeof(mmCP_CE_INIT_BUFSZ[0]), 0, 0 },
	{ "mmCP_CE_IB1_BASE_LO", REG_MMIO, 0x21C6, &mmCP_CE_IB1_BASE_LO[0], sizeof(mmCP_CE_IB1_BASE_LO)/sizeof(mmCP_CE_IB1_BASE_LO[0]), 0, 0 },
	{ "mmCP_CE_IB1_BASE_HI", REG_MMIO, 0x21C7, &mmCP_CE_IB1_BASE_HI[0], sizeof(mmCP_CE_IB1_BASE_HI)/sizeof(mmCP_CE_IB1_BASE_HI[0]), 0, 0 },
	{ "mmCP_CE_IB1_BUFSZ", REG_MMIO, 0x21C8, &mmCP_CE_IB1_BUFSZ[0], sizeof(mmCP_CE_IB1_BUFSZ)/sizeof(mmCP_CE_IB1_BUFSZ[0]), 0, 0 },
	{ "mmCP_CE_IB2_BASE_LO", REG_MMIO, 0x21C9, &mmCP_CE_IB2_BASE_LO[0], sizeof(mmCP_CE_IB2_BASE_LO)/sizeof(mmCP_CE_IB2_BASE_LO[0]), 0, 0 },
	{ "mmCP_CE_IB2_BASE_HI", REG_MMIO, 0x21CA, &mmCP_CE_IB2_BASE_HI[0], sizeof(mmCP_CE_IB2_BASE_HI)/sizeof(mmCP_CE_IB2_BASE_HI[0]), 0, 0 },
	{ "mmCP_CE_IB2_BUFSZ", REG_MMIO, 0x21CB, &mmCP_CE_IB2_BUFSZ[0], sizeof(mmCP_CE_IB2_BUFSZ)/sizeof(mmCP_CE_IB2_BUFSZ[0]), 0, 0 },
	{ "mmCP_IB1_BASE_LO", REG_MMIO, 0x21CC, &mmCP_IB1_BASE_LO[0], sizeof(mmCP_IB1_BASE_LO)/sizeof(mmCP_IB1_BASE_LO[0]), 0, 0 },
	{ "mmCP_IB1_BASE_HI", REG_MMIO, 0x21CD, &mmCP_IB1_BASE_HI[0], sizeof(mmCP_IB1_BASE_HI)/sizeof(mmCP_IB1_BASE_HI[0]), 0, 0 },
	{ "mmCP_IB1_BUFSZ", REG_MMIO, 0x21CE, &mmCP_IB1_BUFSZ[0], sizeof(mmCP_IB1_BUFSZ)/sizeof(mmCP_IB1_BUFSZ[0]), 0, 0 },
	{ "mmCP_IB2_BASE_LO", REG_MMIO, 0x21CF, &mmCP_IB2_BASE_LO[0], sizeof(mmCP_IB2_BASE_LO)/sizeof(mmCP_IB2_BASE_LO[0]), 0, 0 },
	{ "mmCP_IB2_BASE_HI", REG_MMIO, 0x21D0, &mmCP_IB2_BASE_HI[0], sizeof(mmCP_IB2_BASE_HI)/sizeof(mmCP_IB2_BASE_HI[0]), 0, 0 },
	{ "mmCP_IB2_BUFSZ", REG_MMIO, 0x21D1, &mmCP_IB2_BUFSZ[0], sizeof(mmCP_IB2_BUFSZ)/sizeof(mmCP_IB2_BUFSZ[0]), 0, 0 },
	{ "mmCP_ST_BASE_LO", REG_MMIO, 0x21D2, &mmCP_ST_BASE_LO[0], sizeof(mmCP_ST_BASE_LO)/sizeof(mmCP_ST_BASE_LO[0]), 0, 0 },
	{ "mmCP_ST_BASE_HI", REG_MMIO, 0x21D3, &mmCP_ST_BASE_HI[0], sizeof(mmCP_ST_BASE_HI)/sizeof(mmCP_ST_BASE_HI[0]), 0, 0 },
	{ "mmCP_ST_BUFSZ", REG_MMIO, 0x21D4, &mmCP_ST_BUFSZ[0], sizeof(mmCP_ST_BUFSZ)/sizeof(mmCP_ST_BUFSZ[0]), 0, 0 },
	{ "mmCP_ROQ1_THRESHOLDS", REG_MMIO, 0x21D5, &mmCP_ROQ1_THRESHOLDS[0], sizeof(mmCP_ROQ1_THRESHOLDS)/sizeof(mmCP_ROQ1_THRESHOLDS[0]), 0, 0 },
	{ "mmCP_ROQ2_THRESHOLDS", REG_MMIO, 0x21D6, &mmCP_ROQ2_THRESHOLDS[0], sizeof(mmCP_ROQ2_THRESHOLDS)/sizeof(mmCP_ROQ2_THRESHOLDS[0]), 0, 0 },
	{ "mmCP_STQ_THRESHOLDS", REG_MMIO, 0x21D7, &mmCP_STQ_THRESHOLDS[0], sizeof(mmCP_STQ_THRESHOLDS)/sizeof(mmCP_STQ_THRESHOLDS[0]), 0, 0 },
	{ "mmCP_QUEUE_THRESHOLDS", REG_MMIO, 0x21D8, &mmCP_QUEUE_THRESHOLDS[0], sizeof(mmCP_QUEUE_THRESHOLDS)/sizeof(mmCP_QUEUE_THRESHOLDS[0]), 0, 0 },
	{ "mmCP_MEQ_THRESHOLDS", REG_MMIO, 0x21D9, &mmCP_MEQ_THRESHOLDS[0], sizeof(mmCP_MEQ_THRESHOLDS)/sizeof(mmCP_MEQ_THRESHOLDS[0]), 0, 0 },
	{ "mmCP_ROQ_AVAIL", REG_MMIO, 0x21DA, &mmCP_ROQ_AVAIL[0], sizeof(mmCP_ROQ_AVAIL)/sizeof(mmCP_ROQ_AVAIL[0]), 0, 0 },
	{ "mmCP_STQ_AVAIL", REG_MMIO, 0x21DB, &mmCP_STQ_AVAIL[0], sizeof(mmCP_STQ_AVAIL)/sizeof(mmCP_STQ_AVAIL[0]), 0, 0 },
	{ "mmCP_ROQ2_AVAIL", REG_MMIO, 0x21DC, &mmCP_ROQ2_AVAIL[0], sizeof(mmCP_ROQ2_AVAIL)/sizeof(mmCP_ROQ2_AVAIL[0]), 0, 0 },
	{ "mmCP_MEQ_AVAIL", REG_MMIO, 0x21DD, &mmCP_MEQ_AVAIL[0], sizeof(mmCP_MEQ_AVAIL)/sizeof(mmCP_MEQ_AVAIL[0]), 0, 0 },
	{ "mmCP_CMD_INDEX", REG_MMIO, 0x21DE, &mmCP_CMD_INDEX[0], sizeof(mmCP_CMD_INDEX)/sizeof(mmCP_CMD_INDEX[0]), 0, 0 },
	{ "mmCP_CMD_DATA", REG_MMIO, 0x21DF, &mmCP_CMD_DATA[0], sizeof(mmCP_CMD_DATA)/sizeof(mmCP_CMD_DATA[0]), 0, 0 },
	{ "mmCP_ROQ_RB_STAT", REG_MMIO, 0x21E0, &mmCP_ROQ_RB_STAT[0], sizeof(mmCP_ROQ_RB_STAT)/sizeof(mmCP_ROQ_RB_STAT[0]), 0, 0 },
	{ "mmCP_ROQ_IB1_STAT", REG_MMIO, 0x21E1, &mmCP_ROQ_IB1_STAT[0], sizeof(mmCP_ROQ_IB1_STAT)/sizeof(mmCP_ROQ_IB1_STAT[0]), 0, 0 },
	{ "mmCP_ROQ_IB2_STAT", REG_MMIO, 0x21E2, &mmCP_ROQ_IB2_STAT[0], sizeof(mmCP_ROQ_IB2_STAT)/sizeof(mmCP_ROQ_IB2_STAT[0]), 0, 0 },
	{ "mmCP_STQ_STAT", REG_MMIO, 0x21E3, &mmCP_STQ_STAT[0], sizeof(mmCP_STQ_STAT)/sizeof(mmCP_STQ_STAT[0]), 0, 0 },
	{ "mmCP_MEQ_STAT", REG_MMIO, 0x21E5, &mmCP_MEQ_STAT[0], sizeof(mmCP_MEQ_STAT)/sizeof(mmCP_MEQ_STAT[0]), 0, 0 },
	{ "mmCP_CEQ1_AVAIL", REG_MMIO, 0x21E6, &mmCP_CEQ1_AVAIL[0], sizeof(mmCP_CEQ1_AVAIL)/sizeof(mmCP_CEQ1_AVAIL[0]), 0, 0 },
	{ "mmCP_CEQ2_AVAIL", REG_MMIO, 0x21E7, &mmCP_CEQ2_AVAIL[0], sizeof(mmCP_CEQ2_AVAIL)/sizeof(mmCP_CEQ2_AVAIL[0]), 0, 0 },
	{ "mmCP_CE_ROQ_RB_STAT", REG_MMIO, 0x21E8, &mmCP_CE_ROQ_RB_STAT[0], sizeof(mmCP_CE_ROQ_RB_STAT)/sizeof(mmCP_CE_ROQ_RB_STAT[0]), 0, 0 },
	{ "mmCP_CE_ROQ_IB1_STAT", REG_MMIO, 0x21E9, &mmCP_CE_ROQ_IB1_STAT[0], sizeof(mmCP_CE_ROQ_IB1_STAT)/sizeof(mmCP_CE_ROQ_IB1_STAT[0]), 0, 0 },
	{ "mmCP_CE_ROQ_IB2_STAT", REG_MMIO, 0x21EA, &mmCP_CE_ROQ_IB2_STAT[0], sizeof(mmCP_CE_ROQ_IB2_STAT)/sizeof(mmCP_CE_ROQ_IB2_STAT[0]), 0, 0 },
	{ "mmCP_INT_STAT_DEBUG", REG_MMIO, 0x21F7, &mmCP_INT_STAT_DEBUG[0], sizeof(mmCP_INT_STAT_DEBUG)/sizeof(mmCP_INT_STAT_DEBUG[0]), 0, 0 },
	{ "mmCP_PERFMON_CNTL", REG_MMIO, 0x21FF, &mmCP_PERFMON_CNTL[0], sizeof(mmCP_PERFMON_CNTL)/sizeof(mmCP_PERFMON_CNTL[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER0_SELECT", REG_MMIO, 0x2220, &mmIA_PERFCOUNTER0_SELECT[0], sizeof(mmIA_PERFCOUNTER0_SELECT)/sizeof(mmIA_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER1_SELECT", REG_MMIO, 0x2221, &mmIA_PERFCOUNTER1_SELECT[0], sizeof(mmIA_PERFCOUNTER1_SELECT)/sizeof(mmIA_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER2_SELECT", REG_MMIO, 0x2222, &mmIA_PERFCOUNTER2_SELECT[0], sizeof(mmIA_PERFCOUNTER2_SELECT)/sizeof(mmIA_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER3_SELECT", REG_MMIO, 0x2223, &mmIA_PERFCOUNTER3_SELECT[0], sizeof(mmIA_PERFCOUNTER3_SELECT)/sizeof(mmIA_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER0_LO", REG_MMIO, 0x2224, &mmIA_PERFCOUNTER0_LO[0], sizeof(mmIA_PERFCOUNTER0_LO)/sizeof(mmIA_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER0_HI", REG_MMIO, 0x2225, &mmIA_PERFCOUNTER0_HI[0], sizeof(mmIA_PERFCOUNTER0_HI)/sizeof(mmIA_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER1_LO", REG_MMIO, 0x2226, &mmIA_PERFCOUNTER1_LO[0], sizeof(mmIA_PERFCOUNTER1_LO)/sizeof(mmIA_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER1_HI", REG_MMIO, 0x2227, &mmIA_PERFCOUNTER1_HI[0], sizeof(mmIA_PERFCOUNTER1_HI)/sizeof(mmIA_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER2_LO", REG_MMIO, 0x2228, &mmIA_PERFCOUNTER2_LO[0], sizeof(mmIA_PERFCOUNTER2_LO)/sizeof(mmIA_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER2_HI", REG_MMIO, 0x2229, &mmIA_PERFCOUNTER2_HI[0], sizeof(mmIA_PERFCOUNTER2_HI)/sizeof(mmIA_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER3_LO", REG_MMIO, 0x222A, &mmIA_PERFCOUNTER3_LO[0], sizeof(mmIA_PERFCOUNTER3_LO)/sizeof(mmIA_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmIA_PERFCOUNTER3_HI", REG_MMIO, 0x222B, &mmIA_PERFCOUNTER3_HI[0], sizeof(mmIA_PERFCOUNTER3_HI)/sizeof(mmIA_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmVGT_VTX_VECT_EJECT_REG", REG_MMIO, 0x222C, &mmVGT_VTX_VECT_EJECT_REG[0], sizeof(mmVGT_VTX_VECT_EJECT_REG)/sizeof(mmVGT_VTX_VECT_EJECT_REG[0]), 0, 0 },
	{ "mmVGT_DMA_DATA_FIFO_DEPTH", REG_MMIO, 0x222D, &mmVGT_DMA_DATA_FIFO_DEPTH[0], sizeof(mmVGT_DMA_DATA_FIFO_DEPTH)/sizeof(mmVGT_DMA_DATA_FIFO_DEPTH[0]), 0, 0 },
	{ "mmVGT_DMA_REQ_FIFO_DEPTH", REG_MMIO, 0x222E, &mmVGT_DMA_REQ_FIFO_DEPTH[0], sizeof(mmVGT_DMA_REQ_FIFO_DEPTH)/sizeof(mmVGT_DMA_REQ_FIFO_DEPTH[0]), 0, 0 },
	{ "mmVGT_DRAW_INIT_FIFO_DEPTH", REG_MMIO, 0x222F, &mmVGT_DRAW_INIT_FIFO_DEPTH[0], sizeof(mmVGT_DRAW_INIT_FIFO_DEPTH)/sizeof(mmVGT_DRAW_INIT_FIFO_DEPTH[0]), 0, 0 },
	{ "mmVGT_LAST_COPY_STATE", REG_MMIO, 0x2230, &mmVGT_LAST_COPY_STATE[0], sizeof(mmVGT_LAST_COPY_STATE)/sizeof(mmVGT_LAST_COPY_STATE[0]), 0, 0 },
	{ "mmVGT_CACHE_INVALIDATION", REG_MMIO, 0x2231, &mmVGT_CACHE_INVALIDATION[0], sizeof(mmVGT_CACHE_INVALIDATION)/sizeof(mmVGT_CACHE_INVALIDATION[0]), 0, 0 },
	{ "mmVGT_ESGS_RING_SIZE", REG_MMIO, 0x2232, &mmVGT_ESGS_RING_SIZE[0], sizeof(mmVGT_ESGS_RING_SIZE)/sizeof(mmVGT_ESGS_RING_SIZE[0]), 0, 0 },
	{ "mmVGT_GSVS_RING_SIZE", REG_MMIO, 0x2233, &mmVGT_GSVS_RING_SIZE[0], sizeof(mmVGT_GSVS_RING_SIZE)/sizeof(mmVGT_GSVS_RING_SIZE[0]), 0, 0 },
	{ "mmVGT_FIFO_DEPTHS", REG_MMIO, 0x2234, &mmVGT_FIFO_DEPTHS[0], sizeof(mmVGT_FIFO_DEPTHS)/sizeof(mmVGT_FIFO_DEPTHS[0]), 0, 0 },
	{ "mmVGT_GS_VERTEX_REUSE", REG_MMIO, 0x2235, &mmVGT_GS_VERTEX_REUSE[0], sizeof(mmVGT_GS_VERTEX_REUSE)/sizeof(mmVGT_GS_VERTEX_REUSE[0]), 0, 0 },
	{ "mmVGT_MC_LAT_CNTL", REG_MMIO, 0x2236, &mmVGT_MC_LAT_CNTL[0], sizeof(mmVGT_MC_LAT_CNTL)/sizeof(mmVGT_MC_LAT_CNTL[0]), 0, 0 },
	{ "mmIA_CNTL_STATUS", REG_MMIO, 0x2237, &mmIA_CNTL_STATUS[0], sizeof(mmIA_CNTL_STATUS)/sizeof(mmIA_CNTL_STATUS[0]), 0, 0 },
	{ "mmVGT_DEBUG_CNTL", REG_MMIO, 0x2238, &mmVGT_DEBUG_CNTL[0], sizeof(mmVGT_DEBUG_CNTL)/sizeof(mmVGT_DEBUG_CNTL[0]), 0, 0 },
	{ "mmVGT_DEBUG_DATA", REG_MMIO, 0x2239, &mmVGT_DEBUG_DATA[0], sizeof(mmVGT_DEBUG_DATA)/sizeof(mmVGT_DEBUG_DATA[0]), 0, 0 },
	{ "mmIA_DEBUG_CNTL", REG_MMIO, 0x223A, &mmIA_DEBUG_CNTL[0], sizeof(mmIA_DEBUG_CNTL)/sizeof(mmIA_DEBUG_CNTL[0]), 0, 0 },
	{ "mmIA_DEBUG_DATA", REG_MMIO, 0x223B, &mmIA_DEBUG_DATA[0], sizeof(mmIA_DEBUG_DATA)/sizeof(mmIA_DEBUG_DATA[0]), 0, 0 },
	{ "mmVGT_CNTL_STATUS", REG_MMIO, 0x223C, &mmVGT_CNTL_STATUS[0], sizeof(mmVGT_CNTL_STATUS)/sizeof(mmVGT_CNTL_STATUS[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER_SEID_MASK", REG_MMIO, 0x2247, &mmVGT_PERFCOUNTER_SEID_MASK[0], sizeof(mmVGT_PERFCOUNTER_SEID_MASK)/sizeof(mmVGT_PERFCOUNTER_SEID_MASK[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER0_SELECT", REG_MMIO, 0x2248, &mmVGT_PERFCOUNTER0_SELECT[0], sizeof(mmVGT_PERFCOUNTER0_SELECT)/sizeof(mmVGT_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER1_SELECT", REG_MMIO, 0x2249, &mmVGT_PERFCOUNTER1_SELECT[0], sizeof(mmVGT_PERFCOUNTER1_SELECT)/sizeof(mmVGT_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER2_SELECT", REG_MMIO, 0x224A, &mmVGT_PERFCOUNTER2_SELECT[0], sizeof(mmVGT_PERFCOUNTER2_SELECT)/sizeof(mmVGT_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER3_SELECT", REG_MMIO, 0x224B, &mmVGT_PERFCOUNTER3_SELECT[0], sizeof(mmVGT_PERFCOUNTER3_SELECT)/sizeof(mmVGT_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER0_LO", REG_MMIO, 0x224C, &mmVGT_PERFCOUNTER0_LO[0], sizeof(mmVGT_PERFCOUNTER0_LO)/sizeof(mmVGT_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER0_HI", REG_MMIO, 0x224D, &mmVGT_PERFCOUNTER0_HI[0], sizeof(mmVGT_PERFCOUNTER0_HI)/sizeof(mmVGT_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER1_LO", REG_MMIO, 0x224E, &mmVGT_PERFCOUNTER1_LO[0], sizeof(mmVGT_PERFCOUNTER1_LO)/sizeof(mmVGT_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER1_HI", REG_MMIO, 0x224F, &mmVGT_PERFCOUNTER1_HI[0], sizeof(mmVGT_PERFCOUNTER1_HI)/sizeof(mmVGT_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER2_LO", REG_MMIO, 0x2250, &mmVGT_PERFCOUNTER2_LO[0], sizeof(mmVGT_PERFCOUNTER2_LO)/sizeof(mmVGT_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER2_HI", REG_MMIO, 0x2251, &mmVGT_PERFCOUNTER2_HI[0], sizeof(mmVGT_PERFCOUNTER2_HI)/sizeof(mmVGT_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER3_LO", REG_MMIO, 0x2252, &mmVGT_PERFCOUNTER3_LO[0], sizeof(mmVGT_PERFCOUNTER3_LO)/sizeof(mmVGT_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmVGT_PERFCOUNTER3_HI", REG_MMIO, 0x2253, &mmVGT_PERFCOUNTER3_HI[0], sizeof(mmVGT_PERFCOUNTER3_HI)/sizeof(mmVGT_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmVGT_PRIMITIVE_TYPE", REG_MMIO, 0x2256, &mmVGT_PRIMITIVE_TYPE[0], sizeof(mmVGT_PRIMITIVE_TYPE)/sizeof(mmVGT_PRIMITIVE_TYPE[0]), 0, 0 },
	{ "mmVGT_INDEX_TYPE", REG_MMIO, 0x2257, &mmVGT_INDEX_TYPE[0], sizeof(mmVGT_INDEX_TYPE)/sizeof(mmVGT_INDEX_TYPE[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_FILLED_SIZE_0", REG_MMIO, 0x2258, &mmVGT_STRMOUT_BUFFER_FILLED_SIZE_0[0], sizeof(mmVGT_STRMOUT_BUFFER_FILLED_SIZE_0)/sizeof(mmVGT_STRMOUT_BUFFER_FILLED_SIZE_0[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_FILLED_SIZE_1", REG_MMIO, 0x2259, &mmVGT_STRMOUT_BUFFER_FILLED_SIZE_1[0], sizeof(mmVGT_STRMOUT_BUFFER_FILLED_SIZE_1)/sizeof(mmVGT_STRMOUT_BUFFER_FILLED_SIZE_1[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_FILLED_SIZE_2", REG_MMIO, 0x225A, &mmVGT_STRMOUT_BUFFER_FILLED_SIZE_2[0], sizeof(mmVGT_STRMOUT_BUFFER_FILLED_SIZE_2)/sizeof(mmVGT_STRMOUT_BUFFER_FILLED_SIZE_2[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_FILLED_SIZE_3", REG_MMIO, 0x225B, &mmVGT_STRMOUT_BUFFER_FILLED_SIZE_3[0], sizeof(mmVGT_STRMOUT_BUFFER_FILLED_SIZE_3)/sizeof(mmVGT_STRMOUT_BUFFER_FILLED_SIZE_3[0]), 0, 0 },
	{ "mmVGT_NUM_INDICES", REG_MMIO, 0x225C, &mmVGT_NUM_INDICES[0], sizeof(mmVGT_NUM_INDICES)/sizeof(mmVGT_NUM_INDICES[0]), 0, 0 },
	{ "mmVGT_NUM_INSTANCES", REG_MMIO, 0x225D, &mmVGT_NUM_INSTANCES[0], sizeof(mmVGT_NUM_INSTANCES)/sizeof(mmVGT_NUM_INSTANCES[0]), 0, 0 },
	{ "mmCGTT_VGT_CLK_CTRL", REG_MMIO, 0x225F, &mmCGTT_VGT_CLK_CTRL[0], sizeof(mmCGTT_VGT_CLK_CTRL)/sizeof(mmCGTT_VGT_CLK_CTRL[0]), 0, 0 },
	{ "mmIA_VMID_OVERRIDE", REG_MMIO, 0x2260, &mmIA_VMID_OVERRIDE[0], sizeof(mmIA_VMID_OVERRIDE)/sizeof(mmIA_VMID_OVERRIDE[0]), 0, 0 },
	{ "mmCGTT_IA_CLK_CTRL", REG_MMIO, 0x2261, &mmCGTT_IA_CLK_CTRL[0], sizeof(mmCGTT_IA_CLK_CTRL)/sizeof(mmCGTT_IA_CLK_CTRL[0]), 0, 0 },
	{ "mmVGT_TF_RING_SIZE", REG_MMIO, 0x2262, &mmVGT_TF_RING_SIZE[0], sizeof(mmVGT_TF_RING_SIZE)/sizeof(mmVGT_TF_RING_SIZE[0]), 0, 0 },
	{ "mmVGT_SYS_CONFIG", REG_MMIO, 0x2263, &mmVGT_SYS_CONFIG[0], sizeof(mmVGT_SYS_CONFIG)/sizeof(mmVGT_SYS_CONFIG[0]), 0, 0 },
	{ "mmVGT_HS_OFFCHIP_PARAM", REG_MMIO, 0x226C, &mmVGT_HS_OFFCHIP_PARAM[0], sizeof(mmVGT_HS_OFFCHIP_PARAM)/sizeof(mmVGT_HS_OFFCHIP_PARAM[0]), 0, 0 },
	{ "mmVGT_TF_MEMORY_BASE", REG_MMIO, 0x226E, &mmVGT_TF_MEMORY_BASE[0], sizeof(mmVGT_TF_MEMORY_BASE)/sizeof(mmVGT_TF_MEMORY_BASE[0]), 0, 0 },
	{ "mmCC_GC_SHADER_ARRAY_CONFIG", REG_MMIO, 0x226F, &mmCC_GC_SHADER_ARRAY_CONFIG[0], sizeof(mmCC_GC_SHADER_ARRAY_CONFIG)/sizeof(mmCC_GC_SHADER_ARRAY_CONFIG[0]), 0, 0 },
	{ "mmGC_USER_SHADER_ARRAY_CONFIG", REG_MMIO, 0x2270, &mmGC_USER_SHADER_ARRAY_CONFIG[0], sizeof(mmGC_USER_SHADER_ARRAY_CONFIG)/sizeof(mmGC_USER_SHADER_ARRAY_CONFIG[0]), 0, 0 },
	{ "mmPA_SU_DEBUG_CNTL", REG_MMIO, 0x2280, &mmPA_SU_DEBUG_CNTL[0], sizeof(mmPA_SU_DEBUG_CNTL)/sizeof(mmPA_SU_DEBUG_CNTL[0]), 0, 0 },
	{ "mmPA_SU_DEBUG_DATA", REG_MMIO, 0x2281, &mmPA_SU_DEBUG_DATA[0], sizeof(mmPA_SU_DEBUG_DATA)/sizeof(mmPA_SU_DEBUG_DATA[0]), 0, 0 },
	{ "mmPA_CL_CNTL_STATUS", REG_MMIO, 0x2284, &mmPA_CL_CNTL_STATUS[0], sizeof(mmPA_CL_CNTL_STATUS)/sizeof(mmPA_CL_CNTL_STATUS[0]), 0, 0 },
	{ "mmPA_CL_ENHANCE", REG_MMIO, 0x2285, &mmPA_CL_ENHANCE[0], sizeof(mmPA_CL_ENHANCE)/sizeof(mmPA_CL_ENHANCE[0]), 0, 0 },
	{ "mmCGTT_PA_CLK_CTRL", REG_MMIO, 0x2286, &mmCGTT_PA_CLK_CTRL[0], sizeof(mmCGTT_PA_CLK_CTRL)/sizeof(mmCGTT_PA_CLK_CTRL[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER0_SELECT", REG_MMIO, 0x2288, &mmPA_SU_PERFCOUNTER0_SELECT[0], sizeof(mmPA_SU_PERFCOUNTER0_SELECT)/sizeof(mmPA_SU_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER1_SELECT", REG_MMIO, 0x2289, &mmPA_SU_PERFCOUNTER1_SELECT[0], sizeof(mmPA_SU_PERFCOUNTER1_SELECT)/sizeof(mmPA_SU_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER2_SELECT", REG_MMIO, 0x228A, &mmPA_SU_PERFCOUNTER2_SELECT[0], sizeof(mmPA_SU_PERFCOUNTER2_SELECT)/sizeof(mmPA_SU_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER3_SELECT", REG_MMIO, 0x228B, &mmPA_SU_PERFCOUNTER3_SELECT[0], sizeof(mmPA_SU_PERFCOUNTER3_SELECT)/sizeof(mmPA_SU_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER0_LO", REG_MMIO, 0x228C, &mmPA_SU_PERFCOUNTER0_LO[0], sizeof(mmPA_SU_PERFCOUNTER0_LO)/sizeof(mmPA_SU_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER0_HI", REG_MMIO, 0x228D, &mmPA_SU_PERFCOUNTER0_HI[0], sizeof(mmPA_SU_PERFCOUNTER0_HI)/sizeof(mmPA_SU_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER1_LO", REG_MMIO, 0x228E, &mmPA_SU_PERFCOUNTER1_LO[0], sizeof(mmPA_SU_PERFCOUNTER1_LO)/sizeof(mmPA_SU_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER1_HI", REG_MMIO, 0x228F, &mmPA_SU_PERFCOUNTER1_HI[0], sizeof(mmPA_SU_PERFCOUNTER1_HI)/sizeof(mmPA_SU_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER2_LO", REG_MMIO, 0x2290, &mmPA_SU_PERFCOUNTER2_LO[0], sizeof(mmPA_SU_PERFCOUNTER2_LO)/sizeof(mmPA_SU_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER2_HI", REG_MMIO, 0x2291, &mmPA_SU_PERFCOUNTER2_HI[0], sizeof(mmPA_SU_PERFCOUNTER2_HI)/sizeof(mmPA_SU_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER3_LO", REG_MMIO, 0x2292, &mmPA_SU_PERFCOUNTER3_LO[0], sizeof(mmPA_SU_PERFCOUNTER3_LO)/sizeof(mmPA_SU_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmPA_SU_PERFCOUNTER3_HI", REG_MMIO, 0x2293, &mmPA_SU_PERFCOUNTER3_HI[0], sizeof(mmPA_SU_PERFCOUNTER3_HI)/sizeof(mmPA_SU_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmPA_SU_CNTL_STATUS", REG_MMIO, 0x2294, &mmPA_SU_CNTL_STATUS[0], sizeof(mmPA_SU_CNTL_STATUS)/sizeof(mmPA_SU_CNTL_STATUS[0]), 0, 0 },
	{ "mmPA_SC_FIFO_DEPTH_CNTL", REG_MMIO, 0x2295, &mmPA_SC_FIFO_DEPTH_CNTL[0], sizeof(mmPA_SC_FIFO_DEPTH_CNTL)/sizeof(mmPA_SC_FIFO_DEPTH_CNTL[0]), 0, 0 },
	{ "mmPA_SU_LINE_STIPPLE_VALUE", REG_MMIO, 0x2298, &mmPA_SU_LINE_STIPPLE_VALUE[0], sizeof(mmPA_SU_LINE_STIPPLE_VALUE)/sizeof(mmPA_SU_LINE_STIPPLE_VALUE[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER0_SELECT", REG_MMIO, 0x22A0, &mmPA_SC_PERFCOUNTER0_SELECT[0], sizeof(mmPA_SC_PERFCOUNTER0_SELECT)/sizeof(mmPA_SC_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER1_SELECT", REG_MMIO, 0x22A1, &mmPA_SC_PERFCOUNTER1_SELECT[0], sizeof(mmPA_SC_PERFCOUNTER1_SELECT)/sizeof(mmPA_SC_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER2_SELECT", REG_MMIO, 0x22A2, &mmPA_SC_PERFCOUNTER2_SELECT[0], sizeof(mmPA_SC_PERFCOUNTER2_SELECT)/sizeof(mmPA_SC_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER3_SELECT", REG_MMIO, 0x22A3, &mmPA_SC_PERFCOUNTER3_SELECT[0], sizeof(mmPA_SC_PERFCOUNTER3_SELECT)/sizeof(mmPA_SC_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER4_SELECT", REG_MMIO, 0x22A4, &mmPA_SC_PERFCOUNTER4_SELECT[0], sizeof(mmPA_SC_PERFCOUNTER4_SELECT)/sizeof(mmPA_SC_PERFCOUNTER4_SELECT[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER5_SELECT", REG_MMIO, 0x22A5, &mmPA_SC_PERFCOUNTER5_SELECT[0], sizeof(mmPA_SC_PERFCOUNTER5_SELECT)/sizeof(mmPA_SC_PERFCOUNTER5_SELECT[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER6_SELECT", REG_MMIO, 0x22A6, &mmPA_SC_PERFCOUNTER6_SELECT[0], sizeof(mmPA_SC_PERFCOUNTER6_SELECT)/sizeof(mmPA_SC_PERFCOUNTER6_SELECT[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER7_SELECT", REG_MMIO, 0x22A7, &mmPA_SC_PERFCOUNTER7_SELECT[0], sizeof(mmPA_SC_PERFCOUNTER7_SELECT)/sizeof(mmPA_SC_PERFCOUNTER7_SELECT[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER0_LO", REG_MMIO, 0x22A8, &mmPA_SC_PERFCOUNTER0_LO[0], sizeof(mmPA_SC_PERFCOUNTER0_LO)/sizeof(mmPA_SC_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER0_HI", REG_MMIO, 0x22A9, &mmPA_SC_PERFCOUNTER0_HI[0], sizeof(mmPA_SC_PERFCOUNTER0_HI)/sizeof(mmPA_SC_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER1_LO", REG_MMIO, 0x22AA, &mmPA_SC_PERFCOUNTER1_LO[0], sizeof(mmPA_SC_PERFCOUNTER1_LO)/sizeof(mmPA_SC_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER1_HI", REG_MMIO, 0x22AB, &mmPA_SC_PERFCOUNTER1_HI[0], sizeof(mmPA_SC_PERFCOUNTER1_HI)/sizeof(mmPA_SC_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER2_LO", REG_MMIO, 0x22AC, &mmPA_SC_PERFCOUNTER2_LO[0], sizeof(mmPA_SC_PERFCOUNTER2_LO)/sizeof(mmPA_SC_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER2_HI", REG_MMIO, 0x22AD, &mmPA_SC_PERFCOUNTER2_HI[0], sizeof(mmPA_SC_PERFCOUNTER2_HI)/sizeof(mmPA_SC_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER3_LO", REG_MMIO, 0x22AE, &mmPA_SC_PERFCOUNTER3_LO[0], sizeof(mmPA_SC_PERFCOUNTER3_LO)/sizeof(mmPA_SC_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER3_HI", REG_MMIO, 0x22AF, &mmPA_SC_PERFCOUNTER3_HI[0], sizeof(mmPA_SC_PERFCOUNTER3_HI)/sizeof(mmPA_SC_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER4_LO", REG_MMIO, 0x22B0, &mmPA_SC_PERFCOUNTER4_LO[0], sizeof(mmPA_SC_PERFCOUNTER4_LO)/sizeof(mmPA_SC_PERFCOUNTER4_LO[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER4_HI", REG_MMIO, 0x22B1, &mmPA_SC_PERFCOUNTER4_HI[0], sizeof(mmPA_SC_PERFCOUNTER4_HI)/sizeof(mmPA_SC_PERFCOUNTER4_HI[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER5_LO", REG_MMIO, 0x22B2, &mmPA_SC_PERFCOUNTER5_LO[0], sizeof(mmPA_SC_PERFCOUNTER5_LO)/sizeof(mmPA_SC_PERFCOUNTER5_LO[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER5_HI", REG_MMIO, 0x22B3, &mmPA_SC_PERFCOUNTER5_HI[0], sizeof(mmPA_SC_PERFCOUNTER5_HI)/sizeof(mmPA_SC_PERFCOUNTER5_HI[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER6_LO", REG_MMIO, 0x22B4, &mmPA_SC_PERFCOUNTER6_LO[0], sizeof(mmPA_SC_PERFCOUNTER6_LO)/sizeof(mmPA_SC_PERFCOUNTER6_LO[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER6_HI", REG_MMIO, 0x22B5, &mmPA_SC_PERFCOUNTER6_HI[0], sizeof(mmPA_SC_PERFCOUNTER6_HI)/sizeof(mmPA_SC_PERFCOUNTER6_HI[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER7_LO", REG_MMIO, 0x22B6, &mmPA_SC_PERFCOUNTER7_LO[0], sizeof(mmPA_SC_PERFCOUNTER7_LO)/sizeof(mmPA_SC_PERFCOUNTER7_LO[0]), 0, 0 },
	{ "mmPA_SC_PERFCOUNTER7_HI", REG_MMIO, 0x22B7, &mmPA_SC_PERFCOUNTER7_HI[0], sizeof(mmPA_SC_PERFCOUNTER7_HI)/sizeof(mmPA_SC_PERFCOUNTER7_HI[0]), 0, 0 },
	{ "mmPA_SC_LINE_STIPPLE_STATE", REG_MMIO, 0x22C4, &mmPA_SC_LINE_STIPPLE_STATE[0], sizeof(mmPA_SC_LINE_STIPPLE_STATE)/sizeof(mmPA_SC_LINE_STIPPLE_STATE[0]), 0, 0 },
	{ "mmPA_SC_FORCE_EOV_MAX_CNTS", REG_MMIO, 0x22C9, &mmPA_SC_FORCE_EOV_MAX_CNTS[0], sizeof(mmPA_SC_FORCE_EOV_MAX_CNTS)/sizeof(mmPA_SC_FORCE_EOV_MAX_CNTS[0]), 0, 0 },
	{ "mmCGTT_SC_CLK_CTRL", REG_MMIO, 0x22CA, &mmCGTT_SC_CLK_CTRL[0], sizeof(mmCGTT_SC_CLK_CTRL)/sizeof(mmCGTT_SC_CLK_CTRL[0]), 0, 0 },
	{ "mmPA_SC_FIFO_SIZE", REG_MMIO, 0x22F3, &mmPA_SC_FIFO_SIZE[0], sizeof(mmPA_SC_FIFO_SIZE)/sizeof(mmPA_SC_FIFO_SIZE[0]), 0, 0 },
	{ "mmPA_SC_IF_FIFO_SIZE", REG_MMIO, 0x22F5, &mmPA_SC_IF_FIFO_SIZE[0], sizeof(mmPA_SC_IF_FIFO_SIZE)/sizeof(mmPA_SC_IF_FIFO_SIZE[0]), 0, 0 },
	{ "mmPA_SC_DEBUG_CNTL", REG_MMIO, 0x22F6, &mmPA_SC_DEBUG_CNTL[0], sizeof(mmPA_SC_DEBUG_CNTL)/sizeof(mmPA_SC_DEBUG_CNTL[0]), 0, 0 },
	{ "mmPA_SC_DEBUG_DATA", REG_MMIO, 0x22F7, &mmPA_SC_DEBUG_DATA[0], sizeof(mmPA_SC_DEBUG_DATA)/sizeof(mmPA_SC_DEBUG_DATA[0]), 0, 0 },
	{ "mmPA_SC_ENHANCE", REG_MMIO, 0x22FC, &mmPA_SC_ENHANCE[0], sizeof(mmPA_SC_ENHANCE)/sizeof(mmPA_SC_ENHANCE[0]), 0, 0 },
	{ "mmSQ_CONFIG", REG_MMIO, 0x2300, &mmSQ_CONFIG[0], sizeof(mmSQ_CONFIG)/sizeof(mmSQ_CONFIG[0]), 0, 0 },
	{ "mmSQC_CONFIG", REG_MMIO, 0x2301, &mmSQC_CONFIG[0], sizeof(mmSQC_CONFIG)/sizeof(mmSQC_CONFIG[0]), 0, 0 },
	{ "mmSQC_CACHES", REG_MMIO, 0x2302, &mmSQC_CACHES[0], sizeof(mmSQC_CACHES)/sizeof(mmSQC_CACHES[0]), 0, 0 },
	{ "mmSQ_RANDOM_WAVE_PRI", REG_MMIO, 0x2303, &mmSQ_RANDOM_WAVE_PRI[0], sizeof(mmSQ_RANDOM_WAVE_PRI)/sizeof(mmSQ_RANDOM_WAVE_PRI[0]), 0, 0 },
	{ "mmSQ_REG_CREDITS", REG_MMIO, 0x2304, &mmSQ_REG_CREDITS[0], sizeof(mmSQ_REG_CREDITS)/sizeof(mmSQ_REG_CREDITS[0]), 0, 0 },
	{ "mmSQ_FIFO_SIZES", REG_MMIO, 0x2305, &mmSQ_FIFO_SIZES[0], sizeof(mmSQ_FIFO_SIZES)/sizeof(mmSQ_FIFO_SIZES[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER_CTRL", REG_MMIO, 0x2306, &mmSQ_PERFCOUNTER_CTRL[0], sizeof(mmSQ_PERFCOUNTER_CTRL)/sizeof(mmSQ_PERFCOUNTER_CTRL[0]), 0, 0 },
	{ "mmCC_SQC_BANK_DISABLE", REG_MMIO, 0x2307, &mmCC_SQC_BANK_DISABLE[0], sizeof(mmCC_SQC_BANK_DISABLE)/sizeof(mmCC_SQC_BANK_DISABLE[0]), 0, 0 },
	{ "mmUSER_SQC_BANK_DISABLE", REG_MMIO, 0x2308, &mmUSER_SQC_BANK_DISABLE[0], sizeof(mmUSER_SQC_BANK_DISABLE)/sizeof(mmUSER_SQC_BANK_DISABLE[0]), 0, 0 },
	{ "mmSQ_DEBUG_STS_GLOBAL", REG_MMIO, 0x2309, &mmSQ_DEBUG_STS_GLOBAL[0], sizeof(mmSQ_DEBUG_STS_GLOBAL)/sizeof(mmSQ_DEBUG_STS_GLOBAL[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER0_LO", REG_MMIO, 0x2320, &mmSQ_PERFCOUNTER0_LO[0], sizeof(mmSQ_PERFCOUNTER0_LO)/sizeof(mmSQ_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER0_HI", REG_MMIO, 0x2321, &mmSQ_PERFCOUNTER0_HI[0], sizeof(mmSQ_PERFCOUNTER0_HI)/sizeof(mmSQ_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER1_LO", REG_MMIO, 0x2322, &mmSQ_PERFCOUNTER1_LO[0], sizeof(mmSQ_PERFCOUNTER1_LO)/sizeof(mmSQ_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER1_HI", REG_MMIO, 0x2323, &mmSQ_PERFCOUNTER1_HI[0], sizeof(mmSQ_PERFCOUNTER1_HI)/sizeof(mmSQ_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER2_LO", REG_MMIO, 0x2324, &mmSQ_PERFCOUNTER2_LO[0], sizeof(mmSQ_PERFCOUNTER2_LO)/sizeof(mmSQ_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER2_HI", REG_MMIO, 0x2325, &mmSQ_PERFCOUNTER2_HI[0], sizeof(mmSQ_PERFCOUNTER2_HI)/sizeof(mmSQ_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER3_LO", REG_MMIO, 0x2326, &mmSQ_PERFCOUNTER3_LO[0], sizeof(mmSQ_PERFCOUNTER3_LO)/sizeof(mmSQ_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER3_HI", REG_MMIO, 0x2327, &mmSQ_PERFCOUNTER3_HI[0], sizeof(mmSQ_PERFCOUNTER3_HI)/sizeof(mmSQ_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER4_LO", REG_MMIO, 0x2328, &mmSQ_PERFCOUNTER4_LO[0], sizeof(mmSQ_PERFCOUNTER4_LO)/sizeof(mmSQ_PERFCOUNTER4_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER4_HI", REG_MMIO, 0x2329, &mmSQ_PERFCOUNTER4_HI[0], sizeof(mmSQ_PERFCOUNTER4_HI)/sizeof(mmSQ_PERFCOUNTER4_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER5_LO", REG_MMIO, 0x232A, &mmSQ_PERFCOUNTER5_LO[0], sizeof(mmSQ_PERFCOUNTER5_LO)/sizeof(mmSQ_PERFCOUNTER5_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER5_HI", REG_MMIO, 0x232B, &mmSQ_PERFCOUNTER5_HI[0], sizeof(mmSQ_PERFCOUNTER5_HI)/sizeof(mmSQ_PERFCOUNTER5_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER6_LO", REG_MMIO, 0x232C, &mmSQ_PERFCOUNTER6_LO[0], sizeof(mmSQ_PERFCOUNTER6_LO)/sizeof(mmSQ_PERFCOUNTER6_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER6_HI", REG_MMIO, 0x232D, &mmSQ_PERFCOUNTER6_HI[0], sizeof(mmSQ_PERFCOUNTER6_HI)/sizeof(mmSQ_PERFCOUNTER6_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER7_LO", REG_MMIO, 0x232E, &mmSQ_PERFCOUNTER7_LO[0], sizeof(mmSQ_PERFCOUNTER7_LO)/sizeof(mmSQ_PERFCOUNTER7_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER7_HI", REG_MMIO, 0x232F, &mmSQ_PERFCOUNTER7_HI[0], sizeof(mmSQ_PERFCOUNTER7_HI)/sizeof(mmSQ_PERFCOUNTER7_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER8_LO", REG_MMIO, 0x2330, &mmSQ_PERFCOUNTER8_LO[0], sizeof(mmSQ_PERFCOUNTER8_LO)/sizeof(mmSQ_PERFCOUNTER8_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER8_HI", REG_MMIO, 0x2331, &mmSQ_PERFCOUNTER8_HI[0], sizeof(mmSQ_PERFCOUNTER8_HI)/sizeof(mmSQ_PERFCOUNTER8_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER9_LO", REG_MMIO, 0x2332, &mmSQ_PERFCOUNTER9_LO[0], sizeof(mmSQ_PERFCOUNTER9_LO)/sizeof(mmSQ_PERFCOUNTER9_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER9_HI", REG_MMIO, 0x2333, &mmSQ_PERFCOUNTER9_HI[0], sizeof(mmSQ_PERFCOUNTER9_HI)/sizeof(mmSQ_PERFCOUNTER9_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER10_LO", REG_MMIO, 0x2334, &mmSQ_PERFCOUNTER10_LO[0], sizeof(mmSQ_PERFCOUNTER10_LO)/sizeof(mmSQ_PERFCOUNTER10_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER10_HI", REG_MMIO, 0x2335, &mmSQ_PERFCOUNTER10_HI[0], sizeof(mmSQ_PERFCOUNTER10_HI)/sizeof(mmSQ_PERFCOUNTER10_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER11_LO", REG_MMIO, 0x2336, &mmSQ_PERFCOUNTER11_LO[0], sizeof(mmSQ_PERFCOUNTER11_LO)/sizeof(mmSQ_PERFCOUNTER11_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER11_HI", REG_MMIO, 0x2337, &mmSQ_PERFCOUNTER11_HI[0], sizeof(mmSQ_PERFCOUNTER11_HI)/sizeof(mmSQ_PERFCOUNTER11_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER12_LO", REG_MMIO, 0x2338, &mmSQ_PERFCOUNTER12_LO[0], sizeof(mmSQ_PERFCOUNTER12_LO)/sizeof(mmSQ_PERFCOUNTER12_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER12_HI", REG_MMIO, 0x2339, &mmSQ_PERFCOUNTER12_HI[0], sizeof(mmSQ_PERFCOUNTER12_HI)/sizeof(mmSQ_PERFCOUNTER12_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER13_LO", REG_MMIO, 0x233A, &mmSQ_PERFCOUNTER13_LO[0], sizeof(mmSQ_PERFCOUNTER13_LO)/sizeof(mmSQ_PERFCOUNTER13_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER13_HI", REG_MMIO, 0x233B, &mmSQ_PERFCOUNTER13_HI[0], sizeof(mmSQ_PERFCOUNTER13_HI)/sizeof(mmSQ_PERFCOUNTER13_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER14_LO", REG_MMIO, 0x233C, &mmSQ_PERFCOUNTER14_LO[0], sizeof(mmSQ_PERFCOUNTER14_LO)/sizeof(mmSQ_PERFCOUNTER14_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER14_HI", REG_MMIO, 0x233D, &mmSQ_PERFCOUNTER14_HI[0], sizeof(mmSQ_PERFCOUNTER14_HI)/sizeof(mmSQ_PERFCOUNTER14_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER15_LO", REG_MMIO, 0x233E, &mmSQ_PERFCOUNTER15_LO[0], sizeof(mmSQ_PERFCOUNTER15_LO)/sizeof(mmSQ_PERFCOUNTER15_LO[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER15_HI", REG_MMIO, 0x233F, &mmSQ_PERFCOUNTER15_HI[0], sizeof(mmSQ_PERFCOUNTER15_HI)/sizeof(mmSQ_PERFCOUNTER15_HI[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER0_SELECT", REG_MMIO, 0x2340, &mmSQ_PERFCOUNTER0_SELECT[0], sizeof(mmSQ_PERFCOUNTER0_SELECT)/sizeof(mmSQ_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER1_SELECT", REG_MMIO, 0x2341, &mmSQ_PERFCOUNTER1_SELECT[0], sizeof(mmSQ_PERFCOUNTER1_SELECT)/sizeof(mmSQ_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER2_SELECT", REG_MMIO, 0x2342, &mmSQ_PERFCOUNTER2_SELECT[0], sizeof(mmSQ_PERFCOUNTER2_SELECT)/sizeof(mmSQ_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER3_SELECT", REG_MMIO, 0x2343, &mmSQ_PERFCOUNTER3_SELECT[0], sizeof(mmSQ_PERFCOUNTER3_SELECT)/sizeof(mmSQ_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER4_SELECT", REG_MMIO, 0x2344, &mmSQ_PERFCOUNTER4_SELECT[0], sizeof(mmSQ_PERFCOUNTER4_SELECT)/sizeof(mmSQ_PERFCOUNTER4_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER5_SELECT", REG_MMIO, 0x2345, &mmSQ_PERFCOUNTER5_SELECT[0], sizeof(mmSQ_PERFCOUNTER5_SELECT)/sizeof(mmSQ_PERFCOUNTER5_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER6_SELECT", REG_MMIO, 0x2346, &mmSQ_PERFCOUNTER6_SELECT[0], sizeof(mmSQ_PERFCOUNTER6_SELECT)/sizeof(mmSQ_PERFCOUNTER6_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER7_SELECT", REG_MMIO, 0x2347, &mmSQ_PERFCOUNTER7_SELECT[0], sizeof(mmSQ_PERFCOUNTER7_SELECT)/sizeof(mmSQ_PERFCOUNTER7_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER8_SELECT", REG_MMIO, 0x2348, &mmSQ_PERFCOUNTER8_SELECT[0], sizeof(mmSQ_PERFCOUNTER8_SELECT)/sizeof(mmSQ_PERFCOUNTER8_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER9_SELECT", REG_MMIO, 0x2349, &mmSQ_PERFCOUNTER9_SELECT[0], sizeof(mmSQ_PERFCOUNTER9_SELECT)/sizeof(mmSQ_PERFCOUNTER9_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER10_SELECT", REG_MMIO, 0x234A, &mmSQ_PERFCOUNTER10_SELECT[0], sizeof(mmSQ_PERFCOUNTER10_SELECT)/sizeof(mmSQ_PERFCOUNTER10_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER11_SELECT", REG_MMIO, 0x234B, &mmSQ_PERFCOUNTER11_SELECT[0], sizeof(mmSQ_PERFCOUNTER11_SELECT)/sizeof(mmSQ_PERFCOUNTER11_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER12_SELECT", REG_MMIO, 0x234C, &mmSQ_PERFCOUNTER12_SELECT[0], sizeof(mmSQ_PERFCOUNTER12_SELECT)/sizeof(mmSQ_PERFCOUNTER12_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER13_SELECT", REG_MMIO, 0x234D, &mmSQ_PERFCOUNTER13_SELECT[0], sizeof(mmSQ_PERFCOUNTER13_SELECT)/sizeof(mmSQ_PERFCOUNTER13_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER14_SELECT", REG_MMIO, 0x234E, &mmSQ_PERFCOUNTER14_SELECT[0], sizeof(mmSQ_PERFCOUNTER14_SELECT)/sizeof(mmSQ_PERFCOUNTER14_SELECT[0]), 0, 0 },
	{ "mmSQ_PERFCOUNTER15_SELECT", REG_MMIO, 0x234F, &mmSQ_PERFCOUNTER15_SELECT[0], sizeof(mmSQ_PERFCOUNTER15_SELECT)/sizeof(mmSQ_PERFCOUNTER15_SELECT[0]), 0, 0 },
	{ "mmSQ_ALU_CLK_CTRL", REG_MMIO, 0x2360, &mmSQ_ALU_CLK_CTRL[0], sizeof(mmSQ_ALU_CLK_CTRL)/sizeof(mmSQ_ALU_CLK_CTRL[0]), 0, 0 },
	{ "mmSQ_TEX_CLK_CTRL", REG_MMIO, 0x2361, &mmSQ_TEX_CLK_CTRL[0], sizeof(mmSQ_TEX_CLK_CTRL)/sizeof(mmSQ_TEX_CLK_CTRL[0]), 0, 0 },
	{ "mmCGTT_SQ_CLK_CTRL", REG_MMIO, 0x2362, &mmCGTT_SQ_CLK_CTRL[0], sizeof(mmCGTT_SQ_CLK_CTRL)/sizeof(mmCGTT_SQ_CLK_CTRL[0]), 0, 0 },
	{ "mmCGTT_SQG_CLK_CTRL", REG_MMIO, 0x2363, &mmCGTT_SQG_CLK_CTRL[0], sizeof(mmCGTT_SQG_CLK_CTRL)/sizeof(mmCGTT_SQG_CLK_CTRL[0]), 0, 0 },
	{ "mmSQ_IND_INDEX", REG_MMIO, 0x2378, &mmSQ_IND_INDEX[0], sizeof(mmSQ_IND_INDEX)/sizeof(mmSQ_IND_INDEX[0]), 0, 0 },
	{ "mmSQ_IND_DATA", REG_MMIO, 0x2379, &mmSQ_IND_DATA[0], sizeof(mmSQ_IND_DATA)/sizeof(mmSQ_IND_DATA[0]), 0, 0 },
	{ "mmSQ_IND_CMD", REG_MMIO, 0x237A, NULL, 0, 0, 0 },
	{ "mmSQ_TIME_HI", REG_MMIO, 0x237C, &mmSQ_TIME_HI[0], sizeof(mmSQ_TIME_HI)/sizeof(mmSQ_TIME_HI[0]), 0, 0 },
	{ "mmSQ_TIME_LO", REG_MMIO, 0x237D, &mmSQ_TIME_LO[0], sizeof(mmSQ_TIME_LO)/sizeof(mmSQ_TIME_LO[0]), 0, 0 },
	{ "mmSQ_DS_0", REG_MMIO, 0x237F, &mmSQ_DS_0[0], sizeof(mmSQ_DS_0)/sizeof(mmSQ_DS_0[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_BASE", REG_MMIO, 0x2380, &mmSQ_THREAD_TRACE_BASE[0], sizeof(mmSQ_THREAD_TRACE_BASE)/sizeof(mmSQ_THREAD_TRACE_BASE[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_SIZE", REG_MMIO, 0x2381, &mmSQ_THREAD_TRACE_SIZE[0], sizeof(mmSQ_THREAD_TRACE_SIZE)/sizeof(mmSQ_THREAD_TRACE_SIZE[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_MASK", REG_MMIO, 0x2382, &mmSQ_THREAD_TRACE_MASK[0], sizeof(mmSQ_THREAD_TRACE_MASK)/sizeof(mmSQ_THREAD_TRACE_MASK[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_TOKEN_MASK", REG_MMIO, 0x2383, &mmSQ_THREAD_TRACE_TOKEN_MASK[0], sizeof(mmSQ_THREAD_TRACE_TOKEN_MASK)/sizeof(mmSQ_THREAD_TRACE_TOKEN_MASK[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_PERF_MASK", REG_MMIO, 0x2384, &mmSQ_THREAD_TRACE_PERF_MASK[0], sizeof(mmSQ_THREAD_TRACE_PERF_MASK)/sizeof(mmSQ_THREAD_TRACE_PERF_MASK[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_USERDATA_0", REG_MMIO, 0x2388, &mmSQ_THREAD_TRACE_USERDATA_0[0], sizeof(mmSQ_THREAD_TRACE_USERDATA_0)/sizeof(mmSQ_THREAD_TRACE_USERDATA_0[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_USERDATA_1", REG_MMIO, 0x2389, &mmSQ_THREAD_TRACE_USERDATA_1[0], sizeof(mmSQ_THREAD_TRACE_USERDATA_1)/sizeof(mmSQ_THREAD_TRACE_USERDATA_1[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_USERDATA_2", REG_MMIO, 0x238A, &mmSQ_THREAD_TRACE_USERDATA_2[0], sizeof(mmSQ_THREAD_TRACE_USERDATA_2)/sizeof(mmSQ_THREAD_TRACE_USERDATA_2[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_USERDATA_3", REG_MMIO, 0x238B, &mmSQ_THREAD_TRACE_USERDATA_3[0], sizeof(mmSQ_THREAD_TRACE_USERDATA_3)/sizeof(mmSQ_THREAD_TRACE_USERDATA_3[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_WPTR", REG_MMIO, 0x238C, &mmSQ_THREAD_TRACE_WPTR[0], sizeof(mmSQ_THREAD_TRACE_WPTR)/sizeof(mmSQ_THREAD_TRACE_WPTR[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_STATUS", REG_MMIO, 0x238D, &mmSQ_THREAD_TRACE_STATUS[0], sizeof(mmSQ_THREAD_TRACE_STATUS)/sizeof(mmSQ_THREAD_TRACE_STATUS[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_MODE", REG_MMIO, 0x238E, &mmSQ_THREAD_TRACE_MODE[0], sizeof(mmSQ_THREAD_TRACE_MODE)/sizeof(mmSQ_THREAD_TRACE_MODE[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_CTRL", REG_MMIO, 0x238F, &mmSQ_THREAD_TRACE_CTRL[0], sizeof(mmSQ_THREAD_TRACE_CTRL)/sizeof(mmSQ_THREAD_TRACE_CTRL[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_CNTR", REG_MMIO, 0x2390, &mmSQ_THREAD_TRACE_CNTR[0], sizeof(mmSQ_THREAD_TRACE_CNTR)/sizeof(mmSQ_THREAD_TRACE_CNTR[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_HIWATER", REG_MMIO, 0x2392, &mmSQ_THREAD_TRACE_HIWATER[0], sizeof(mmSQ_THREAD_TRACE_HIWATER)/sizeof(mmSQ_THREAD_TRACE_HIWATER[0]), 0, 0 },
	{ "mmSQ_POWER_THROTTLE", REG_MMIO, 0x2396, &mmSQ_POWER_THROTTLE[0], sizeof(mmSQ_POWER_THROTTLE)/sizeof(mmSQ_POWER_THROTTLE[0]), 0, 0 },
	{ "mmSQ_POWER_THROTTLE2", REG_MMIO, 0x2397, &mmSQ_POWER_THROTTLE2[0], sizeof(mmSQ_POWER_THROTTLE2)/sizeof(mmSQ_POWER_THROTTLE2[0]), 0, 0 },
	{ "mmSQ_LB_CTR_CTRL", REG_MMIO, 0x2398, &mmSQ_LB_CTR_CTRL[0], sizeof(mmSQ_LB_CTR_CTRL)/sizeof(mmSQ_LB_CTR_CTRL[0]), 0, 0 },
	{ "mmSQ_LB_DATA_ALU_CYCLES", REG_MMIO, 0x2399, &mmSQ_LB_DATA_ALU_CYCLES[0], sizeof(mmSQ_LB_DATA_ALU_CYCLES)/sizeof(mmSQ_LB_DATA_ALU_CYCLES[0]), 0, 0 },
	{ "mmSQ_LB_DATA_TEX_CYCLES", REG_MMIO, 0x239A, &mmSQ_LB_DATA_TEX_CYCLES[0], sizeof(mmSQ_LB_DATA_TEX_CYCLES)/sizeof(mmSQ_LB_DATA_TEX_CYCLES[0]), 0, 0 },
	{ "mmSQ_LB_DATA_ALU_STALLS", REG_MMIO, 0x239B, &mmSQ_LB_DATA_ALU_STALLS[0], sizeof(mmSQ_LB_DATA_ALU_STALLS)/sizeof(mmSQ_LB_DATA_ALU_STALLS[0]), 0, 0 },
	{ "mmSQ_LB_DATA_TEX_STALLS", REG_MMIO, 0x239C, &mmSQ_LB_DATA_TEX_STALLS[0], sizeof(mmSQ_LB_DATA_TEX_STALLS)/sizeof(mmSQ_LB_DATA_TEX_STALLS[0]), 0, 0 },
	{ "mmSQC_SECDED_CNT", REG_MMIO, 0x23A0, &mmSQC_SECDED_CNT[0], sizeof(mmSQC_SECDED_CNT)/sizeof(mmSQC_SECDED_CNT[0]), 0, 0 },
	{ "mmSQ_SEC_CNT", REG_MMIO, 0x23A1, &mmSQ_SEC_CNT[0], sizeof(mmSQ_SEC_CNT)/sizeof(mmSQ_SEC_CNT[0]), 0, 0 },
	{ "mmSQ_DED_CNT", REG_MMIO, 0x23A2, &mmSQ_DED_CNT[0], sizeof(mmSQ_DED_CNT)/sizeof(mmSQ_DED_CNT[0]), 0, 0 },
	{ "mmSQ_DED_INFO", REG_MMIO, 0x23A3, &mmSQ_DED_INFO[0], sizeof(mmSQ_DED_INFO)/sizeof(mmSQ_DED_INFO[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_WORD_CMN", REG_MMIO, 0x23B0, &mmSQ_THREAD_TRACE_WORD_CMN[0], sizeof(mmSQ_THREAD_TRACE_WORD_CMN)/sizeof(mmSQ_THREAD_TRACE_WORD_CMN[0]), 0, 0 },
	{ "mmSQ_THREAD_TRACE_WORD_INST_PC_2_OF_2", REG_MMIO, 0x23B1, &mmSQ_THREAD_TRACE_WORD_INST_PC_2_OF_2[0], sizeof(mmSQ_THREAD_TRACE_WORD_INST_PC_2_OF_2)/sizeof(mmSQ_THREAD_TRACE_WORD_INST_PC_2_OF_2[0]), 0, 0 },
	{ "mmSQ_BUF_RSRC_WORD0", REG_MMIO, 0x23C0, &mmSQ_BUF_RSRC_WORD0[0], sizeof(mmSQ_BUF_RSRC_WORD0)/sizeof(mmSQ_BUF_RSRC_WORD0[0]), 0, 0 },
	{ "mmSQ_BUF_RSRC_WORD1", REG_MMIO, 0x23C1, &mmSQ_BUF_RSRC_WORD1[0], sizeof(mmSQ_BUF_RSRC_WORD1)/sizeof(mmSQ_BUF_RSRC_WORD1[0]), 0, 0 },
	{ "mmSQ_BUF_RSRC_WORD2", REG_MMIO, 0x23C2, &mmSQ_BUF_RSRC_WORD2[0], sizeof(mmSQ_BUF_RSRC_WORD2)/sizeof(mmSQ_BUF_RSRC_WORD2[0]), 0, 0 },
	{ "mmSQ_BUF_RSRC_WORD3", REG_MMIO, 0x23C3, &mmSQ_BUF_RSRC_WORD3[0], sizeof(mmSQ_BUF_RSRC_WORD3)/sizeof(mmSQ_BUF_RSRC_WORD3[0]), 0, 0 },
	{ "mmSQ_IMG_RSRC_WORD0", REG_MMIO, 0x23C4, &mmSQ_IMG_RSRC_WORD0[0], sizeof(mmSQ_IMG_RSRC_WORD0)/sizeof(mmSQ_IMG_RSRC_WORD0[0]), 0, 0 },
	{ "mmSQ_IMG_RSRC_WORD1", REG_MMIO, 0x23C5, &mmSQ_IMG_RSRC_WORD1[0], sizeof(mmSQ_IMG_RSRC_WORD1)/sizeof(mmSQ_IMG_RSRC_WORD1[0]), 0, 0 },
	{ "mmSQ_IMG_RSRC_WORD2", REG_MMIO, 0x23C6, &mmSQ_IMG_RSRC_WORD2[0], sizeof(mmSQ_IMG_RSRC_WORD2)/sizeof(mmSQ_IMG_RSRC_WORD2[0]), 0, 0 },
	{ "mmSQ_IMG_RSRC_WORD3", REG_MMIO, 0x23C7, &mmSQ_IMG_RSRC_WORD3[0], sizeof(mmSQ_IMG_RSRC_WORD3)/sizeof(mmSQ_IMG_RSRC_WORD3[0]), 0, 0 },
	{ "mmSQ_IMG_RSRC_WORD4", REG_MMIO, 0x23C8, &mmSQ_IMG_RSRC_WORD4[0], sizeof(mmSQ_IMG_RSRC_WORD4)/sizeof(mmSQ_IMG_RSRC_WORD4[0]), 0, 0 },
	{ "mmSQ_IMG_RSRC_WORD5", REG_MMIO, 0x23C9, &mmSQ_IMG_RSRC_WORD5[0], sizeof(mmSQ_IMG_RSRC_WORD5)/sizeof(mmSQ_IMG_RSRC_WORD5[0]), 0, 0 },
	{ "mmSQ_IMG_RSRC_WORD6", REG_MMIO, 0x23CA, &mmSQ_IMG_RSRC_WORD6[0], sizeof(mmSQ_IMG_RSRC_WORD6)/sizeof(mmSQ_IMG_RSRC_WORD6[0]), 0, 0 },
	{ "mmSQ_IMG_RSRC_WORD7", REG_MMIO, 0x23CB, &mmSQ_IMG_RSRC_WORD7[0], sizeof(mmSQ_IMG_RSRC_WORD7)/sizeof(mmSQ_IMG_RSRC_WORD7[0]), 0, 0 },
	{ "mmSQ_IMG_SAMP_WORD0", REG_MMIO, 0x23CC, &mmSQ_IMG_SAMP_WORD0[0], sizeof(mmSQ_IMG_SAMP_WORD0)/sizeof(mmSQ_IMG_SAMP_WORD0[0]), 0, 0 },
	{ "mmSQ_IMG_SAMP_WORD1", REG_MMIO, 0x23CD, &mmSQ_IMG_SAMP_WORD1[0], sizeof(mmSQ_IMG_SAMP_WORD1)/sizeof(mmSQ_IMG_SAMP_WORD1[0]), 0, 0 },
	{ "mmSQ_IMG_SAMP_WORD2", REG_MMIO, 0x23CE, &mmSQ_IMG_SAMP_WORD2[0], sizeof(mmSQ_IMG_SAMP_WORD2)/sizeof(mmSQ_IMG_SAMP_WORD2[0]), 0, 0 },
	{ "mmSQ_IMG_SAMP_WORD3", REG_MMIO, 0x23CF, &mmSQ_IMG_SAMP_WORD3[0], sizeof(mmSQ_IMG_SAMP_WORD3)/sizeof(mmSQ_IMG_SAMP_WORD3[0]), 0, 0 },
	{ "mmCGTT_SX_CLK_CTRL0", REG_MMIO, 0x240C, &mmCGTT_SX_CLK_CTRL0[0], sizeof(mmCGTT_SX_CLK_CTRL0)/sizeof(mmCGTT_SX_CLK_CTRL0[0]), 0, 0 },
	{ "mmCGTT_SX_CLK_CTRL1", REG_MMIO, 0x240D, &mmCGTT_SX_CLK_CTRL1[0], sizeof(mmCGTT_SX_CLK_CTRL1)/sizeof(mmCGTT_SX_CLK_CTRL1[0]), 0, 0 },
	{ "mmCGTT_SX_CLK_CTRL2", REG_MMIO, 0x240E, &mmCGTT_SX_CLK_CTRL2[0], sizeof(mmCGTT_SX_CLK_CTRL2)/sizeof(mmCGTT_SX_CLK_CTRL2[0]), 0, 0 },
	{ "mmCGTT_SX_CLK_CTRL3", REG_MMIO, 0x240F, &mmCGTT_SX_CLK_CTRL3[0], sizeof(mmCGTT_SX_CLK_CTRL3)/sizeof(mmCGTT_SX_CLK_CTRL3[0]), 0, 0 },
	{ "mmCGTT_SX_CLK_CTRL4", REG_MMIO, 0x2410, &mmCGTT_SX_CLK_CTRL4[0], sizeof(mmCGTT_SX_CLK_CTRL4)/sizeof(mmCGTT_SX_CLK_CTRL4[0]), 0, 0 },
	{ "mmSX_DEBUG_BUSY", REG_MMIO, 0x2414, &mmSX_DEBUG_BUSY[0], sizeof(mmSX_DEBUG_BUSY)/sizeof(mmSX_DEBUG_BUSY[0]), 0, 0 },
	{ "mmSX_DEBUG_BUSY_2", REG_MMIO, 0x2415, &mmSX_DEBUG_BUSY_2[0], sizeof(mmSX_DEBUG_BUSY_2)/sizeof(mmSX_DEBUG_BUSY_2[0]), 0, 0 },
	{ "mmSX_DEBUG_BUSY_3", REG_MMIO, 0x2416, &mmSX_DEBUG_BUSY_3[0], sizeof(mmSX_DEBUG_BUSY_3)/sizeof(mmSX_DEBUG_BUSY_3[0]), 0, 0 },
	{ "mmSX_DEBUG_BUSY_4", REG_MMIO, 0x2417, &mmSX_DEBUG_BUSY_4[0], sizeof(mmSX_DEBUG_BUSY_4)/sizeof(mmSX_DEBUG_BUSY_4[0]), 0, 0 },
	{ "mmSX_DEBUG_1", REG_MMIO, 0x2418, &mmSX_DEBUG_1[0], sizeof(mmSX_DEBUG_1)/sizeof(mmSX_DEBUG_1[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER0_SELECT", REG_MMIO, 0x241C, &mmSX_PERFCOUNTER0_SELECT[0], sizeof(mmSX_PERFCOUNTER0_SELECT)/sizeof(mmSX_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER1_SELECT", REG_MMIO, 0x241D, &mmSX_PERFCOUNTER1_SELECT[0], sizeof(mmSX_PERFCOUNTER1_SELECT)/sizeof(mmSX_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER2_SELECT", REG_MMIO, 0x241E, &mmSX_PERFCOUNTER2_SELECT[0], sizeof(mmSX_PERFCOUNTER2_SELECT)/sizeof(mmSX_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER3_SELECT", REG_MMIO, 0x241F, &mmSX_PERFCOUNTER3_SELECT[0], sizeof(mmSX_PERFCOUNTER3_SELECT)/sizeof(mmSX_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER0_LO", REG_MMIO, 0x2420, &mmSX_PERFCOUNTER0_LO[0], sizeof(mmSX_PERFCOUNTER0_LO)/sizeof(mmSX_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER0_HI", REG_MMIO, 0x2421, &mmSX_PERFCOUNTER0_HI[0], sizeof(mmSX_PERFCOUNTER0_HI)/sizeof(mmSX_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER1_LO", REG_MMIO, 0x2422, &mmSX_PERFCOUNTER1_LO[0], sizeof(mmSX_PERFCOUNTER1_LO)/sizeof(mmSX_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER1_HI", REG_MMIO, 0x2423, &mmSX_PERFCOUNTER1_HI[0], sizeof(mmSX_PERFCOUNTER1_HI)/sizeof(mmSX_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER2_LO", REG_MMIO, 0x2424, &mmSX_PERFCOUNTER2_LO[0], sizeof(mmSX_PERFCOUNTER2_LO)/sizeof(mmSX_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER2_HI", REG_MMIO, 0x2425, &mmSX_PERFCOUNTER2_HI[0], sizeof(mmSX_PERFCOUNTER2_HI)/sizeof(mmSX_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER3_LO", REG_MMIO, 0x2426, &mmSX_PERFCOUNTER3_LO[0], sizeof(mmSX_PERFCOUNTER3_LO)/sizeof(mmSX_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmSX_PERFCOUNTER3_HI", REG_MMIO, 0x2427, &mmSX_PERFCOUNTER3_HI[0], sizeof(mmSX_PERFCOUNTER3_HI)/sizeof(mmSX_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmSPI_STATIC_THREAD_MGMT_3", REG_MMIO, 0x243A, NULL, 0, 0, 0 },
	{ "mmSPI_PS_MAX_WAVE_ID", REG_MMIO, 0x243B, &mmSPI_PS_MAX_WAVE_ID[0], sizeof(mmSPI_PS_MAX_WAVE_ID)/sizeof(mmSPI_PS_MAX_WAVE_ID[0]), 0, 0 },
	{ "mmSPI_ARB_PRIORITY", REG_MMIO, 0x243C, &mmSPI_ARB_PRIORITY[0], sizeof(mmSPI_ARB_PRIORITY)/sizeof(mmSPI_ARB_PRIORITY[0]), 0, 0 },
	{ "mmSPI_ARB_CYCLES_0", REG_MMIO, 0x243D, &mmSPI_ARB_CYCLES_0[0], sizeof(mmSPI_ARB_CYCLES_0)/sizeof(mmSPI_ARB_CYCLES_0[0]), 0, 0 },
	{ "mmSPI_ARB_CYCLES_1", REG_MMIO, 0x243E, &mmSPI_ARB_CYCLES_1[0], sizeof(mmSPI_ARB_CYCLES_1)/sizeof(mmSPI_ARB_CYCLES_1[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER_BINS", REG_MMIO, 0x243F, &mmSPI_PERFCOUNTER_BINS[0], sizeof(mmSPI_PERFCOUNTER_BINS)/sizeof(mmSPI_PERFCOUNTER_BINS[0]), 0, 0 },
	{ "mmSPI_CONFIG_CNTL", REG_MMIO, 0x2440, &mmSPI_CONFIG_CNTL[0], sizeof(mmSPI_CONFIG_CNTL)/sizeof(mmSPI_CONFIG_CNTL[0]), 0, 0 },
	{ "mmSPI_DEBUG_CNTL", REG_MMIO, 0x2441, &mmSPI_DEBUG_CNTL[0], sizeof(mmSPI_DEBUG_CNTL)/sizeof(mmSPI_DEBUG_CNTL[0]), 0, 0 },
	{ "mmSPI_DEBUG_READ", REG_MMIO, 0x2442, &mmSPI_DEBUG_READ[0], sizeof(mmSPI_DEBUG_READ)/sizeof(mmSPI_DEBUG_READ[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER0_SELECT", REG_MMIO, 0x2443, &mmSPI_PERFCOUNTER0_SELECT[0], sizeof(mmSPI_PERFCOUNTER0_SELECT)/sizeof(mmSPI_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER1_SELECT", REG_MMIO, 0x2444, &mmSPI_PERFCOUNTER1_SELECT[0], sizeof(mmSPI_PERFCOUNTER1_SELECT)/sizeof(mmSPI_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER2_SELECT", REG_MMIO, 0x2445, &mmSPI_PERFCOUNTER2_SELECT[0], sizeof(mmSPI_PERFCOUNTER2_SELECT)/sizeof(mmSPI_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER3_SELECT", REG_MMIO, 0x2446, &mmSPI_PERFCOUNTER3_SELECT[0], sizeof(mmSPI_PERFCOUNTER3_SELECT)/sizeof(mmSPI_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER0_HI", REG_MMIO, 0x2447, &mmSPI_PERFCOUNTER0_HI[0], sizeof(mmSPI_PERFCOUNTER0_HI)/sizeof(mmSPI_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER0_LO", REG_MMIO, 0x2448, &mmSPI_PERFCOUNTER0_LO[0], sizeof(mmSPI_PERFCOUNTER0_LO)/sizeof(mmSPI_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER1_HI", REG_MMIO, 0x2449, &mmSPI_PERFCOUNTER1_HI[0], sizeof(mmSPI_PERFCOUNTER1_HI)/sizeof(mmSPI_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER1_LO", REG_MMIO, 0x244A, &mmSPI_PERFCOUNTER1_LO[0], sizeof(mmSPI_PERFCOUNTER1_LO)/sizeof(mmSPI_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER2_HI", REG_MMIO, 0x244B, &mmSPI_PERFCOUNTER2_HI[0], sizeof(mmSPI_PERFCOUNTER2_HI)/sizeof(mmSPI_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER2_LO", REG_MMIO, 0x244C, &mmSPI_PERFCOUNTER2_LO[0], sizeof(mmSPI_PERFCOUNTER2_LO)/sizeof(mmSPI_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER3_HI", REG_MMIO, 0x244D, &mmSPI_PERFCOUNTER3_HI[0], sizeof(mmSPI_PERFCOUNTER3_HI)/sizeof(mmSPI_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmSPI_PERFCOUNTER3_LO", REG_MMIO, 0x244E, &mmSPI_PERFCOUNTER3_LO[0], sizeof(mmSPI_PERFCOUNTER3_LO)/sizeof(mmSPI_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmSPI_CONFIG_CNTL_1", REG_MMIO, 0x244F, &mmSPI_CONFIG_CNTL_1[0], sizeof(mmSPI_CONFIG_CNTL_1)/sizeof(mmSPI_CONFIG_CNTL_1[0]), 0, 0 },
	{ "mmSPI_DEBUG_BUSY", REG_MMIO, 0x2450, &mmSPI_DEBUG_BUSY[0], sizeof(mmSPI_DEBUG_BUSY)/sizeof(mmSPI_DEBUG_BUSY[0]), 0, 0 },
	{ "mmCGTT_SPI_CLK_CTRL", REG_MMIO, 0x2451, &mmCGTT_SPI_CLK_CTRL[0], sizeof(mmCGTT_SPI_CLK_CTRL)/sizeof(mmCGTT_SPI_CLK_CTRL[0]), 0, 0 },
	{ "mmCGTS_TCC_DISABLE", REG_MMIO, 0x2452, &mmCGTS_TCC_DISABLE[0], sizeof(mmCGTS_TCC_DISABLE)/sizeof(mmCGTS_TCC_DISABLE[0]), 0, 0 },
	{ "mmCGTS_USER_TCC_DISABLE", REG_MMIO, 0x2453, &mmCGTS_USER_TCC_DISABLE[0], sizeof(mmCGTS_USER_TCC_DISABLE)/sizeof(mmCGTS_USER_TCC_DISABLE[0]), 0, 0 },
	{ "mmCGTS_SM_CTRL_REG", REG_MMIO, 0x2454, &mmCGTS_SM_CTRL_REG[0], sizeof(mmCGTS_SM_CTRL_REG)/sizeof(mmCGTS_SM_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_RD_CTRL_REG", REG_MMIO, 0x2455, &mmCGTS_RD_CTRL_REG[0], sizeof(mmCGTS_RD_CTRL_REG)/sizeof(mmCGTS_RD_CTRL_REG[0]), 0, 0 },
	{ "mmCGTS_RD_REG", REG_MMIO, 0x2456, &mmCGTS_RD_REG[0], sizeof(mmCGTS_RD_REG)/sizeof(mmCGTS_RD_REG[0]), 0, 0 },
	{ "mmCGTT_PC_CLK_CTRL", REG_MMIO, 0x24A8, &mmCGTT_PC_CLK_CTRL[0], sizeof(mmCGTT_PC_CLK_CTRL)/sizeof(mmCGTT_PC_CLK_CTRL[0]), 0, 0 },
	{ "mmCGTT_BCI_CLK_CTRL", REG_MMIO, 0x24A9, &mmCGTT_BCI_CLK_CTRL[0], sizeof(mmCGTT_BCI_CLK_CTRL)/sizeof(mmCGTT_BCI_CLK_CTRL[0]), 0, 0 },
	{ "mmSPI_SLAVE_DEBUG_BUSY", REG_MMIO, 0x24D3, &mmSPI_SLAVE_DEBUG_BUSY[0], sizeof(mmSPI_SLAVE_DEBUG_BUSY)/sizeof(mmSPI_SLAVE_DEBUG_BUSY[0]), 0, 0 },
	{ "mmSPI_LB_CTR_CTRL", REG_MMIO, 0x24D4, &mmSPI_LB_CTR_CTRL[0], sizeof(mmSPI_LB_CTR_CTRL)/sizeof(mmSPI_LB_CTR_CTRL[0]), 0, 0 },
	{ "mmSPI_LB_CU_MASK", REG_MMIO, 0x24D5, &mmSPI_LB_CU_MASK[0], sizeof(mmSPI_LB_CU_MASK)/sizeof(mmSPI_LB_CU_MASK[0]), 0, 0 },
	{ "mmSPI_LB_DATA_REG", REG_MMIO, 0x24D6, &mmSPI_LB_DATA_REG[0], sizeof(mmSPI_LB_DATA_REG)/sizeof(mmSPI_LB_DATA_REG[0]), 0, 0 },
	{ "mmSPI_PG_ENABLE_STATIC_CU_MASK", REG_MMIO, 0x24D7, &mmSPI_PG_ENABLE_STATIC_CU_MASK[0], sizeof(mmSPI_PG_ENABLE_STATIC_CU_MASK)/sizeof(mmSPI_PG_ENABLE_STATIC_CU_MASK[0]), 0, 0 },
	{ "mmSPI_GDS_CREDITS", REG_MMIO, 0x24D8, &mmSPI_GDS_CREDITS[0], sizeof(mmSPI_GDS_CREDITS)/sizeof(mmSPI_GDS_CREDITS[0]), 0, 0 },
	{ "mmSPI_SX_EXPORT_BUFFER_SIZES", REG_MMIO, 0x24D9, &mmSPI_SX_EXPORT_BUFFER_SIZES[0], sizeof(mmSPI_SX_EXPORT_BUFFER_SIZES)/sizeof(mmSPI_SX_EXPORT_BUFFER_SIZES[0]), 0, 0 },
	{ "mmSPI_SX_SCOREBOARD_BUFFER_SIZES", REG_MMIO, 0x24DA, &mmSPI_SX_SCOREBOARD_BUFFER_SIZES[0], sizeof(mmSPI_SX_SCOREBOARD_BUFFER_SIZES)/sizeof(mmSPI_SX_SCOREBOARD_BUFFER_SIZES[0]), 0, 0 },
	{ "mmBCI_DEBUG_READ", REG_MMIO, 0x24E3, &mmBCI_DEBUG_READ[0], sizeof(mmBCI_DEBUG_READ)/sizeof(mmBCI_DEBUG_READ[0]), 0, 0 },
	{ "mmTD_CNTL", REG_MMIO, 0x2525, &mmTD_CNTL[0], sizeof(mmTD_CNTL)/sizeof(mmTD_CNTL[0]), 0, 0 },
	{ "mmTD_STATUS", REG_MMIO, 0x2526, &mmTD_STATUS[0], sizeof(mmTD_STATUS)/sizeof(mmTD_STATUS[0]), 0, 0 },
	{ "mmTD_CGTT_CTRL", REG_MMIO, 0x2527, &mmTD_CGTT_CTRL[0], sizeof(mmTD_CGTT_CTRL)/sizeof(mmTD_CGTT_CTRL[0]), 0, 0 },
	{ "mmTD_DEBUG_INDEX", REG_MMIO, 0x2528, &mmTD_DEBUG_INDEX[0], sizeof(mmTD_DEBUG_INDEX)/sizeof(mmTD_DEBUG_INDEX[0]), 0, 0 },
	{ "mmTD_DEBUG_DATA", REG_MMIO, 0x2529, &mmTD_DEBUG_DATA[0], sizeof(mmTD_DEBUG_DATA)/sizeof(mmTD_DEBUG_DATA[0]), 0, 0 },
	{ "mmTD_PERFCOUNTER0_SELECT", REG_MMIO, 0x252C, &mmTD_PERFCOUNTER0_SELECT[0], sizeof(mmTD_PERFCOUNTER0_SELECT)/sizeof(mmTD_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmTD_PERFCOUNTER0_LO", REG_MMIO, 0x252D, &mmTD_PERFCOUNTER0_LO[0], sizeof(mmTD_PERFCOUNTER0_LO)/sizeof(mmTD_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmTD_PERFCOUNTER0_HI", REG_MMIO, 0x252E, &mmTD_PERFCOUNTER0_HI[0], sizeof(mmTD_PERFCOUNTER0_HI)/sizeof(mmTD_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmTD_SCRATCH", REG_MMIO, 0x2530, &mmTD_SCRATCH[0], sizeof(mmTD_SCRATCH)/sizeof(mmTD_SCRATCH[0]), 0, 0 },
	{ "mmTA_CNTL", REG_MMIO, 0x2541, &mmTA_CNTL[0], sizeof(mmTA_CNTL)/sizeof(mmTA_CNTL[0]), 0, 0 },
	{ "mmTA_CNTL_AUX", REG_MMIO, 0x2542, &mmTA_CNTL_AUX[0], sizeof(mmTA_CNTL_AUX)/sizeof(mmTA_CNTL_AUX[0]), 0, 0 },
	{ "mmTA_CS_BC_BASE_ADDR", REG_MMIO, 0x2543, &mmTA_CS_BC_BASE_ADDR[0], sizeof(mmTA_CS_BC_BASE_ADDR)/sizeof(mmTA_CS_BC_BASE_ADDR[0]), 0, 0 },
	{ "mmTA_CGTT_CTRL", REG_MMIO, 0x2544, &mmTA_CGTT_CTRL[0], sizeof(mmTA_CGTT_CTRL)/sizeof(mmTA_CGTT_CTRL[0]), 0, 0 },
	{ "mmTA_STATUS", REG_MMIO, 0x2548, &mmTA_STATUS[0], sizeof(mmTA_STATUS)/sizeof(mmTA_STATUS[0]), 0, 0 },
	{ "mmTA_DEBUG_INDEX", REG_MMIO, 0x254C, &mmTA_DEBUG_INDEX[0], sizeof(mmTA_DEBUG_INDEX)/sizeof(mmTA_DEBUG_INDEX[0]), 0, 0 },
	{ "mmTA_DEBUG_DATA", REG_MMIO, 0x254D, &mmTA_DEBUG_DATA[0], sizeof(mmTA_DEBUG_DATA)/sizeof(mmTA_DEBUG_DATA[0]), 0, 0 },
	{ "mmTA_PERFCOUNTER0_SELECT", REG_MMIO, 0x2554, &mmTA_PERFCOUNTER0_SELECT[0], sizeof(mmTA_PERFCOUNTER0_SELECT)/sizeof(mmTA_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmTA_PERFCOUNTER0_LO", REG_MMIO, 0x2555, &mmTA_PERFCOUNTER0_LO[0], sizeof(mmTA_PERFCOUNTER0_LO)/sizeof(mmTA_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmTA_PERFCOUNTER0_HI", REG_MMIO, 0x2556, &mmTA_PERFCOUNTER0_HI[0], sizeof(mmTA_PERFCOUNTER0_HI)/sizeof(mmTA_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmTA_PERFCOUNTER1_SELECT", REG_MMIO, 0x2560, &mmTA_PERFCOUNTER1_SELECT[0], sizeof(mmTA_PERFCOUNTER1_SELECT)/sizeof(mmTA_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmTA_PERFCOUNTER1_LO", REG_MMIO, 0x2561, &mmTA_PERFCOUNTER1_LO[0], sizeof(mmTA_PERFCOUNTER1_LO)/sizeof(mmTA_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmTA_PERFCOUNTER1_HI", REG_MMIO, 0x2562, &mmTA_PERFCOUNTER1_HI[0], sizeof(mmTA_PERFCOUNTER1_HI)/sizeof(mmTA_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmTA_SCRATCH", REG_MMIO, 0x2564, &mmTA_SCRATCH[0], sizeof(mmTA_SCRATCH)/sizeof(mmTA_SCRATCH[0]), 0, 0 },
	{ "mmGDS_CONFIG", REG_MMIO, 0x25C0, &mmGDS_CONFIG[0], sizeof(mmGDS_CONFIG)/sizeof(mmGDS_CONFIG[0]), 0, 0 },
	{ "mmGDS_CNTL_STATUS", REG_MMIO, 0x25C1, &mmGDS_CNTL_STATUS[0], sizeof(mmGDS_CNTL_STATUS)/sizeof(mmGDS_CNTL_STATUS[0]), 0, 0 },
	{ "mmGDS_RD_ADDR", REG_MMIO, 0x25C2, &mmGDS_RD_ADDR[0], sizeof(mmGDS_RD_ADDR)/sizeof(mmGDS_RD_ADDR[0]), 0, 0 },
	{ "mmGDS_RD_DATA", REG_MMIO, 0x25C3, &mmGDS_RD_DATA[0], sizeof(mmGDS_RD_DATA)/sizeof(mmGDS_RD_DATA[0]), 0, 0 },
	{ "mmGDS_RD_BURST_ADDR", REG_MMIO, 0x25C4, &mmGDS_RD_BURST_ADDR[0], sizeof(mmGDS_RD_BURST_ADDR)/sizeof(mmGDS_RD_BURST_ADDR[0]), 0, 0 },
	{ "mmGDS_RD_BURST_COUNT", REG_MMIO, 0x25C5, &mmGDS_RD_BURST_COUNT[0], sizeof(mmGDS_RD_BURST_COUNT)/sizeof(mmGDS_RD_BURST_COUNT[0]), 0, 0 },
	{ "mmGDS_RD_BURST_DATA", REG_MMIO, 0x25C6, &mmGDS_RD_BURST_DATA[0], sizeof(mmGDS_RD_BURST_DATA)/sizeof(mmGDS_RD_BURST_DATA[0]), 0, 0 },
	{ "mmGDS_WR_ADDR", REG_MMIO, 0x25C7, &mmGDS_WR_ADDR[0], sizeof(mmGDS_WR_ADDR)/sizeof(mmGDS_WR_ADDR[0]), 0, 0 },
	{ "mmGDS_WR_DATA", REG_MMIO, 0x25C8, &mmGDS_WR_DATA[0], sizeof(mmGDS_WR_DATA)/sizeof(mmGDS_WR_DATA[0]), 0, 0 },
	{ "mmGDS_WR_BURST_ADDR", REG_MMIO, 0x25C9, &mmGDS_WR_BURST_ADDR[0], sizeof(mmGDS_WR_BURST_ADDR)/sizeof(mmGDS_WR_BURST_ADDR[0]), 0, 0 },
	{ "mmGDS_WR_BURST_DATA", REG_MMIO, 0x25CA, &mmGDS_WR_BURST_DATA[0], sizeof(mmGDS_WR_BURST_DATA)/sizeof(mmGDS_WR_BURST_DATA[0]), 0, 0 },
	{ "mmGDS_WRITE_COMPLETE", REG_MMIO, 0x25CB, &mmGDS_WRITE_COMPLETE[0], sizeof(mmGDS_WRITE_COMPLETE)/sizeof(mmGDS_WRITE_COMPLETE[0]), 0, 0 },
	{ "mmGDS_ATOM_CNTL", REG_MMIO, 0x25CC, &mmGDS_ATOM_CNTL[0], sizeof(mmGDS_ATOM_CNTL)/sizeof(mmGDS_ATOM_CNTL[0]), 0, 0 },
	{ "mmGDS_ATOM_COMPLETE", REG_MMIO, 0x25CD, &mmGDS_ATOM_COMPLETE[0], sizeof(mmGDS_ATOM_COMPLETE)/sizeof(mmGDS_ATOM_COMPLETE[0]), 0, 0 },
	{ "mmGDS_ATOM_BASE", REG_MMIO, 0x25CE, &mmGDS_ATOM_BASE[0], sizeof(mmGDS_ATOM_BASE)/sizeof(mmGDS_ATOM_BASE[0]), 0, 0 },
	{ "mmGDS_ATOM_SIZE", REG_MMIO, 0x25CF, &mmGDS_ATOM_SIZE[0], sizeof(mmGDS_ATOM_SIZE)/sizeof(mmGDS_ATOM_SIZE[0]), 0, 0 },
	{ "mmGDS_ATOM_OFFSET0", REG_MMIO, 0x25D0, &mmGDS_ATOM_OFFSET0[0], sizeof(mmGDS_ATOM_OFFSET0)/sizeof(mmGDS_ATOM_OFFSET0[0]), 0, 0 },
	{ "mmGDS_ATOM_OFFSET1", REG_MMIO, 0x25D1, &mmGDS_ATOM_OFFSET1[0], sizeof(mmGDS_ATOM_OFFSET1)/sizeof(mmGDS_ATOM_OFFSET1[0]), 0, 0 },
	{ "mmGDS_ATOM_DST", REG_MMIO, 0x25D2, &mmGDS_ATOM_DST[0], sizeof(mmGDS_ATOM_DST)/sizeof(mmGDS_ATOM_DST[0]), 0, 0 },
	{ "mmGDS_ATOM_OP", REG_MMIO, 0x25D3, &mmGDS_ATOM_OP[0], sizeof(mmGDS_ATOM_OP)/sizeof(mmGDS_ATOM_OP[0]), 0, 0 },
	{ "mmGDS_ATOM_SRC0", REG_MMIO, 0x25D4, &mmGDS_ATOM_SRC0[0], sizeof(mmGDS_ATOM_SRC0)/sizeof(mmGDS_ATOM_SRC0[0]), 0, 0 },
	{ "mmGDS_ATOM_SRC0_U", REG_MMIO, 0x25D5, &mmGDS_ATOM_SRC0_U[0], sizeof(mmGDS_ATOM_SRC0_U)/sizeof(mmGDS_ATOM_SRC0_U[0]), 0, 0 },
	{ "mmGDS_ATOM_SRC1", REG_MMIO, 0x25D6, &mmGDS_ATOM_SRC1[0], sizeof(mmGDS_ATOM_SRC1)/sizeof(mmGDS_ATOM_SRC1[0]), 0, 0 },
	{ "mmGDS_ATOM_SRC1_U", REG_MMIO, 0x25D7, &mmGDS_ATOM_SRC1_U[0], sizeof(mmGDS_ATOM_SRC1_U)/sizeof(mmGDS_ATOM_SRC1_U[0]), 0, 0 },
	{ "mmGDS_ATOM_READ0", REG_MMIO, 0x25D8, &mmGDS_ATOM_READ0[0], sizeof(mmGDS_ATOM_READ0)/sizeof(mmGDS_ATOM_READ0[0]), 0, 0 },
	{ "mmGDS_ATOM_READ0_U", REG_MMIO, 0x25D9, &mmGDS_ATOM_READ0_U[0], sizeof(mmGDS_ATOM_READ0_U)/sizeof(mmGDS_ATOM_READ0_U[0]), 0, 0 },
	{ "mmGDS_ATOM_READ1", REG_MMIO, 0x25DA, &mmGDS_ATOM_READ1[0], sizeof(mmGDS_ATOM_READ1)/sizeof(mmGDS_ATOM_READ1[0]), 0, 0 },
	{ "mmGDS_ATOM_READ1_U", REG_MMIO, 0x25DB, &mmGDS_ATOM_READ1_U[0], sizeof(mmGDS_ATOM_READ1_U)/sizeof(mmGDS_ATOM_READ1_U[0]), 0, 0 },
	{ "mmGDS_ENHANCE", REG_MMIO, 0x25DC, &mmGDS_ENHANCE[0], sizeof(mmGDS_ENHANCE)/sizeof(mmGDS_ENHANCE[0]), 0, 0 },
	{ "mmCGTT_GDS_CLK_CTRL", REG_MMIO, 0x25DD, &mmCGTT_GDS_CLK_CTRL[0], sizeof(mmCGTT_GDS_CLK_CTRL)/sizeof(mmCGTT_GDS_CLK_CTRL[0]), 0, 0 },
	{ "mmGDS_DEBUG_CNTL", REG_MMIO, 0x25DE, &mmGDS_DEBUG_CNTL[0], sizeof(mmGDS_DEBUG_CNTL)/sizeof(mmGDS_DEBUG_CNTL[0]), 0, 0 },
	{ "mmGDS_DEBUG_DATA", REG_MMIO, 0x25DF, &mmGDS_DEBUG_DATA[0], sizeof(mmGDS_DEBUG_DATA)/sizeof(mmGDS_DEBUG_DATA[0]), 0, 0 },
	{ "mmGDS_GWS_RESOURCE_CNTL", REG_MMIO, 0x25E0, &mmGDS_GWS_RESOURCE_CNTL[0], sizeof(mmGDS_GWS_RESOURCE_CNTL)/sizeof(mmGDS_GWS_RESOURCE_CNTL[0]), 0, 0 },
	{ "mmGDS_GWS_RESOURCE", REG_MMIO, 0x25E1, &mmGDS_GWS_RESOURCE[0], sizeof(mmGDS_GWS_RESOURCE)/sizeof(mmGDS_GWS_RESOURCE[0]), 0, 0 },
	{ "mmGDS_SECDED_CNT", REG_MMIO, 0x25E2, &mmGDS_SECDED_CNT[0], sizeof(mmGDS_SECDED_CNT)/sizeof(mmGDS_SECDED_CNT[0]), 0, 0 },
	{ "mmGDS_GRBM_SECDED_CNT", REG_MMIO, 0x25E3, &mmGDS_GRBM_SECDED_CNT[0], sizeof(mmGDS_GRBM_SECDED_CNT)/sizeof(mmGDS_GRBM_SECDED_CNT[0]), 0, 0 },
	{ "mmGDS_OA_DED", REG_MMIO, 0x25E4, &mmGDS_OA_DED[0], sizeof(mmGDS_OA_DED)/sizeof(mmGDS_OA_DED[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER0_SELECT", REG_MMIO, 0x25E5, &mmGDS_PERFCOUNTER0_SELECT[0], sizeof(mmGDS_PERFCOUNTER0_SELECT)/sizeof(mmGDS_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER0_LO", REG_MMIO, 0x25E6, &mmGDS_PERFCOUNTER0_LO[0], sizeof(mmGDS_PERFCOUNTER0_LO)/sizeof(mmGDS_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER0_HI", REG_MMIO, 0x25E7, &mmGDS_PERFCOUNTER0_HI[0], sizeof(mmGDS_PERFCOUNTER0_HI)/sizeof(mmGDS_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER1_SELECT", REG_MMIO, 0x25E8, &mmGDS_PERFCOUNTER1_SELECT[0], sizeof(mmGDS_PERFCOUNTER1_SELECT)/sizeof(mmGDS_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER1_LO", REG_MMIO, 0x25E9, &mmGDS_PERFCOUNTER1_LO[0], sizeof(mmGDS_PERFCOUNTER1_LO)/sizeof(mmGDS_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER1_HI", REG_MMIO, 0x25EA, &mmGDS_PERFCOUNTER1_HI[0], sizeof(mmGDS_PERFCOUNTER1_HI)/sizeof(mmGDS_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER2_SELECT", REG_MMIO, 0x25EB, &mmGDS_PERFCOUNTER2_SELECT[0], sizeof(mmGDS_PERFCOUNTER2_SELECT)/sizeof(mmGDS_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER2_LO", REG_MMIO, 0x25EC, &mmGDS_PERFCOUNTER2_LO[0], sizeof(mmGDS_PERFCOUNTER2_LO)/sizeof(mmGDS_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER2_HI", REG_MMIO, 0x25ED, &mmGDS_PERFCOUNTER2_HI[0], sizeof(mmGDS_PERFCOUNTER2_HI)/sizeof(mmGDS_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER3_SELECT", REG_MMIO, 0x25EE, &mmGDS_PERFCOUNTER3_SELECT[0], sizeof(mmGDS_PERFCOUNTER3_SELECT)/sizeof(mmGDS_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER3_LO", REG_MMIO, 0x25EF, &mmGDS_PERFCOUNTER3_LO[0], sizeof(mmGDS_PERFCOUNTER3_LO)/sizeof(mmGDS_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmGDS_PERFCOUNTER3_HI", REG_MMIO, 0x25F0, &mmGDS_PERFCOUNTER3_HI[0], sizeof(mmGDS_PERFCOUNTER3_HI)/sizeof(mmGDS_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER0_SELECT", REG_MMIO, 0x2600, &mmDB_PERFCOUNTER0_SELECT[0], sizeof(mmDB_PERFCOUNTER0_SELECT)/sizeof(mmDB_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER0_LO", REG_MMIO, 0x2601, &mmDB_PERFCOUNTER0_LO[0], sizeof(mmDB_PERFCOUNTER0_LO)/sizeof(mmDB_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER0_HI", REG_MMIO, 0x2602, &mmDB_PERFCOUNTER0_HI[0], sizeof(mmDB_PERFCOUNTER0_HI)/sizeof(mmDB_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER1_SELECT", REG_MMIO, 0x2603, &mmDB_PERFCOUNTER1_SELECT[0], sizeof(mmDB_PERFCOUNTER1_SELECT)/sizeof(mmDB_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER1_LO", REG_MMIO, 0x2604, &mmDB_PERFCOUNTER1_LO[0], sizeof(mmDB_PERFCOUNTER1_LO)/sizeof(mmDB_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER1_HI", REG_MMIO, 0x2605, &mmDB_PERFCOUNTER1_HI[0], sizeof(mmDB_PERFCOUNTER1_HI)/sizeof(mmDB_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER2_SELECT", REG_MMIO, 0x2606, &mmDB_PERFCOUNTER2_SELECT[0], sizeof(mmDB_PERFCOUNTER2_SELECT)/sizeof(mmDB_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER2_LO", REG_MMIO, 0x2607, &mmDB_PERFCOUNTER2_LO[0], sizeof(mmDB_PERFCOUNTER2_LO)/sizeof(mmDB_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER2_HI", REG_MMIO, 0x2608, &mmDB_PERFCOUNTER2_HI[0], sizeof(mmDB_PERFCOUNTER2_HI)/sizeof(mmDB_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER3_SELECT", REG_MMIO, 0x2609, &mmDB_PERFCOUNTER3_SELECT[0], sizeof(mmDB_PERFCOUNTER3_SELECT)/sizeof(mmDB_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER3_LO", REG_MMIO, 0x260A, &mmDB_PERFCOUNTER3_LO[0], sizeof(mmDB_PERFCOUNTER3_LO)/sizeof(mmDB_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmDB_PERFCOUNTER3_HI", REG_MMIO, 0x260B, &mmDB_PERFCOUNTER3_HI[0], sizeof(mmDB_PERFCOUNTER3_HI)/sizeof(mmDB_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmDB_DEBUG", REG_MMIO, 0x260C, &mmDB_DEBUG[0], sizeof(mmDB_DEBUG)/sizeof(mmDB_DEBUG[0]), 0, 0 },
	{ "mmDB_DEBUG2", REG_MMIO, 0x260D, &mmDB_DEBUG2[0], sizeof(mmDB_DEBUG2)/sizeof(mmDB_DEBUG2[0]), 0, 0 },
	{ "mmDB_DEBUG3", REG_MMIO, 0x260E, &mmDB_DEBUG3[0], sizeof(mmDB_DEBUG3)/sizeof(mmDB_DEBUG3[0]), 0, 0 },
	{ "mmDB_DEBUG4", REG_MMIO, 0x260F, &mmDB_DEBUG4[0], sizeof(mmDB_DEBUG4)/sizeof(mmDB_DEBUG4[0]), 0, 0 },
	{ "mmDB_CREDIT_LIMIT", REG_MMIO, 0x2614, &mmDB_CREDIT_LIMIT[0], sizeof(mmDB_CREDIT_LIMIT)/sizeof(mmDB_CREDIT_LIMIT[0]), 0, 0 },
	{ "mmDB_WATERMARKS", REG_MMIO, 0x2615, &mmDB_WATERMARKS[0], sizeof(mmDB_WATERMARKS)/sizeof(mmDB_WATERMARKS[0]), 0, 0 },
	{ "mmDB_SUBTILE_CONTROL", REG_MMIO, 0x2616, &mmDB_SUBTILE_CONTROL[0], sizeof(mmDB_SUBTILE_CONTROL)/sizeof(mmDB_SUBTILE_CONTROL[0]), 0, 0 },
	{ "mmDB_FREE_CACHELINES", REG_MMIO, 0x2617, &mmDB_FREE_CACHELINES[0], sizeof(mmDB_FREE_CACHELINES)/sizeof(mmDB_FREE_CACHELINES[0]), 0, 0 },
	{ "mmDB_FIFO_DEPTH1", REG_MMIO, 0x2618, &mmDB_FIFO_DEPTH1[0], sizeof(mmDB_FIFO_DEPTH1)/sizeof(mmDB_FIFO_DEPTH1[0]), 0, 0 },
	{ "mmDB_FIFO_DEPTH2", REG_MMIO, 0x2619, &mmDB_FIFO_DEPTH2[0], sizeof(mmDB_FIFO_DEPTH2)/sizeof(mmDB_FIFO_DEPTH2[0]), 0, 0 },
	{ "mmDB_CGTT_CLK_CTRL_0", REG_MMIO, 0x261A, &mmDB_CGTT_CLK_CTRL_0[0], sizeof(mmDB_CGTT_CLK_CTRL_0)/sizeof(mmDB_CGTT_CLK_CTRL_0[0]), 0, 0 },
	{ "mmDB_ZPASS_COUNT_LOW", REG_MMIO, 0x261C, &mmDB_ZPASS_COUNT_LOW[0], sizeof(mmDB_ZPASS_COUNT_LOW)/sizeof(mmDB_ZPASS_COUNT_LOW[0]), 0, 0 },
	{ "mmDB_ZPASS_COUNT_HI", REG_MMIO, 0x261D, &mmDB_ZPASS_COUNT_HI[0], sizeof(mmDB_ZPASS_COUNT_HI)/sizeof(mmDB_ZPASS_COUNT_HI[0]), 0, 0 },
	{ "mmDB_READ_DEBUG_0", REG_MMIO, 0x2620, &mmDB_READ_DEBUG_0[0], sizeof(mmDB_READ_DEBUG_0)/sizeof(mmDB_READ_DEBUG_0[0]), 0, 0 },
	{ "mmDB_READ_DEBUG_1", REG_MMIO, 0x2621, &mmDB_READ_DEBUG_1[0], sizeof(mmDB_READ_DEBUG_1)/sizeof(mmDB_READ_DEBUG_1[0]), 0, 0 },
	{ "mmDB_READ_DEBUG_2", REG_MMIO, 0x2622, &mmDB_READ_DEBUG_2[0], sizeof(mmDB_READ_DEBUG_2)/sizeof(mmDB_READ_DEBUG_2[0]), 0, 0 },
	{ "mmDB_READ_DEBUG_3", REG_MMIO, 0x2623, &mmDB_READ_DEBUG_3[0], sizeof(mmDB_READ_DEBUG_3)/sizeof(mmDB_READ_DEBUG_3[0]), 0, 0 },
	{ "mmDB_READ_DEBUG_4", REG_MMIO, 0x2624, &mmDB_READ_DEBUG_4[0], sizeof(mmDB_READ_DEBUG_4)/sizeof(mmDB_READ_DEBUG_4[0]), 0, 0 },
	{ "mmDB_READ_DEBUG_5", REG_MMIO, 0x2625, &mmDB_READ_DEBUG_5[0], sizeof(mmDB_READ_DEBUG_5)/sizeof(mmDB_READ_DEBUG_5[0]), 0, 0 },
	{ "mmDB_READ_DEBUG_6", REG_MMIO, 0x2626, &mmDB_READ_DEBUG_6[0], sizeof(mmDB_READ_DEBUG_6)/sizeof(mmDB_READ_DEBUG_6[0]), 0, 0 },
	{ "mmDB_READ_DEBUG_7", REG_MMIO, 0x2627, &mmDB_READ_DEBUG_7[0], sizeof(mmDB_READ_DEBUG_7)/sizeof(mmDB_READ_DEBUG_7[0]), 0, 0 },
	{ "mmDB_READ_DEBUG_8", REG_MMIO, 0x2628, &mmDB_READ_DEBUG_8[0], sizeof(mmDB_READ_DEBUG_8)/sizeof(mmDB_READ_DEBUG_8[0]), 0, 0 },
	{ "mmDB_READ_DEBUG_9", REG_MMIO, 0x2629, &mmDB_READ_DEBUG_9[0], sizeof(mmDB_READ_DEBUG_9)/sizeof(mmDB_READ_DEBUG_9[0]), 0, 0 },
	{ "mmDB_READ_DEBUG_A", REG_MMIO, 0x262A, &mmDB_READ_DEBUG_A[0], sizeof(mmDB_READ_DEBUG_A)/sizeof(mmDB_READ_DEBUG_A[0]), 0, 0 },
	{ "mmDB_READ_DEBUG_B", REG_MMIO, 0x262B, &mmDB_READ_DEBUG_B[0], sizeof(mmDB_READ_DEBUG_B)/sizeof(mmDB_READ_DEBUG_B[0]), 0, 0 },
	{ "mmDB_READ_DEBUG_C", REG_MMIO, 0x262C, &mmDB_READ_DEBUG_C[0], sizeof(mmDB_READ_DEBUG_C)/sizeof(mmDB_READ_DEBUG_C[0]), 0, 0 },
	{ "mmDB_READ_DEBUG_D", REG_MMIO, 0x262D, &mmDB_READ_DEBUG_D[0], sizeof(mmDB_READ_DEBUG_D)/sizeof(mmDB_READ_DEBUG_D[0]), 0, 0 },
	{ "mmDB_READ_DEBUG_E", REG_MMIO, 0x262E, &mmDB_READ_DEBUG_E[0], sizeof(mmDB_READ_DEBUG_E)/sizeof(mmDB_READ_DEBUG_E[0]), 0, 0 },
	{ "mmDB_READ_DEBUG_F", REG_MMIO, 0x262F, &mmDB_READ_DEBUG_F[0], sizeof(mmDB_READ_DEBUG_F)/sizeof(mmDB_READ_DEBUG_F[0]), 0, 0 },
	{ "mmCC_RB_REDUNDANCY", REG_MMIO, 0x263C, &mmCC_RB_REDUNDANCY[0], sizeof(mmCC_RB_REDUNDANCY)/sizeof(mmCC_RB_REDUNDANCY[0]), 0, 0 },
	{ "mmCC_RB_BACKEND_DISABLE", REG_MMIO, 0x263D, &mmCC_RB_BACKEND_DISABLE[0], sizeof(mmCC_RB_BACKEND_DISABLE)/sizeof(mmCC_RB_BACKEND_DISABLE[0]), 0, 0 },
	{ "mmGB_ADDR_CONFIG", REG_MMIO, 0x263E, &mmGB_ADDR_CONFIG[0], sizeof(mmGB_ADDR_CONFIG)/sizeof(mmGB_ADDR_CONFIG[0]), 0, 0 },
	{ "mmGB_BACKEND_MAP", REG_MMIO, 0x263F, &mmGB_BACKEND_MAP[0], sizeof(mmGB_BACKEND_MAP)/sizeof(mmGB_BACKEND_MAP[0]), 0, 0 },
	{ "mmGB_GPU_ID", REG_MMIO, 0x2640, &mmGB_GPU_ID[0], sizeof(mmGB_GPU_ID)/sizeof(mmGB_GPU_ID[0]), 0, 0 },
	{ "mmCC_RB_DAISY_CHAIN", REG_MMIO, 0x2641, &mmCC_RB_DAISY_CHAIN[0], sizeof(mmCC_RB_DAISY_CHAIN)/sizeof(mmCC_RB_DAISY_CHAIN[0]), 0, 0 },
	{ "mmGB_TILE_MODE0", REG_MMIO, 0x2644, &mmGB_TILE_MODE0[0], sizeof(mmGB_TILE_MODE0)/sizeof(mmGB_TILE_MODE0[0]), 0, 0 },
	{ "mmGB_TILE_MODE1", REG_MMIO, 0x2645, &mmGB_TILE_MODE1[0], sizeof(mmGB_TILE_MODE1)/sizeof(mmGB_TILE_MODE1[0]), 0, 0 },
	{ "mmGB_TILE_MODE2", REG_MMIO, 0x2646, &mmGB_TILE_MODE2[0], sizeof(mmGB_TILE_MODE2)/sizeof(mmGB_TILE_MODE2[0]), 0, 0 },
	{ "mmGB_TILE_MODE3", REG_MMIO, 0x2647, &mmGB_TILE_MODE3[0], sizeof(mmGB_TILE_MODE3)/sizeof(mmGB_TILE_MODE3[0]), 0, 0 },
	{ "mmGB_TILE_MODE4", REG_MMIO, 0x2648, &mmGB_TILE_MODE4[0], sizeof(mmGB_TILE_MODE4)/sizeof(mmGB_TILE_MODE4[0]), 0, 0 },
	{ "mmGB_TILE_MODE5", REG_MMIO, 0x2649, &mmGB_TILE_MODE5[0], sizeof(mmGB_TILE_MODE5)/sizeof(mmGB_TILE_MODE5[0]), 0, 0 },
	{ "mmGB_TILE_MODE6", REG_MMIO, 0x264A, &mmGB_TILE_MODE6[0], sizeof(mmGB_TILE_MODE6)/sizeof(mmGB_TILE_MODE6[0]), 0, 0 },
	{ "mmGB_TILE_MODE7", REG_MMIO, 0x264B, &mmGB_TILE_MODE7[0], sizeof(mmGB_TILE_MODE7)/sizeof(mmGB_TILE_MODE7[0]), 0, 0 },
	{ "mmGB_TILE_MODE8", REG_MMIO, 0x264C, &mmGB_TILE_MODE8[0], sizeof(mmGB_TILE_MODE8)/sizeof(mmGB_TILE_MODE8[0]), 0, 0 },
	{ "mmGB_TILE_MODE9", REG_MMIO, 0x264D, &mmGB_TILE_MODE9[0], sizeof(mmGB_TILE_MODE9)/sizeof(mmGB_TILE_MODE9[0]), 0, 0 },
	{ "mmGB_TILE_MODE10", REG_MMIO, 0x264E, &mmGB_TILE_MODE10[0], sizeof(mmGB_TILE_MODE10)/sizeof(mmGB_TILE_MODE10[0]), 0, 0 },
	{ "mmGB_TILE_MODE11", REG_MMIO, 0x264F, &mmGB_TILE_MODE11[0], sizeof(mmGB_TILE_MODE11)/sizeof(mmGB_TILE_MODE11[0]), 0, 0 },
	{ "mmGB_TILE_MODE12", REG_MMIO, 0x2650, &mmGB_TILE_MODE12[0], sizeof(mmGB_TILE_MODE12)/sizeof(mmGB_TILE_MODE12[0]), 0, 0 },
	{ "mmGB_TILE_MODE13", REG_MMIO, 0x2651, &mmGB_TILE_MODE13[0], sizeof(mmGB_TILE_MODE13)/sizeof(mmGB_TILE_MODE13[0]), 0, 0 },
	{ "mmGB_TILE_MODE14", REG_MMIO, 0x2652, &mmGB_TILE_MODE14[0], sizeof(mmGB_TILE_MODE14)/sizeof(mmGB_TILE_MODE14[0]), 0, 0 },
	{ "mmGB_TILE_MODE15", REG_MMIO, 0x2653, &mmGB_TILE_MODE15[0], sizeof(mmGB_TILE_MODE15)/sizeof(mmGB_TILE_MODE15[0]), 0, 0 },
	{ "mmGB_TILE_MODE16", REG_MMIO, 0x2654, &mmGB_TILE_MODE16[0], sizeof(mmGB_TILE_MODE16)/sizeof(mmGB_TILE_MODE16[0]), 0, 0 },
	{ "mmGB_TILE_MODE17", REG_MMIO, 0x2655, &mmGB_TILE_MODE17[0], sizeof(mmGB_TILE_MODE17)/sizeof(mmGB_TILE_MODE17[0]), 0, 0 },
	{ "mmGB_TILE_MODE18", REG_MMIO, 0x2656, &mmGB_TILE_MODE18[0], sizeof(mmGB_TILE_MODE18)/sizeof(mmGB_TILE_MODE18[0]), 0, 0 },
	{ "mmGB_TILE_MODE19", REG_MMIO, 0x2657, &mmGB_TILE_MODE19[0], sizeof(mmGB_TILE_MODE19)/sizeof(mmGB_TILE_MODE19[0]), 0, 0 },
	{ "mmGB_TILE_MODE20", REG_MMIO, 0x2658, &mmGB_TILE_MODE20[0], sizeof(mmGB_TILE_MODE20)/sizeof(mmGB_TILE_MODE20[0]), 0, 0 },
	{ "mmGB_TILE_MODE21", REG_MMIO, 0x2659, &mmGB_TILE_MODE21[0], sizeof(mmGB_TILE_MODE21)/sizeof(mmGB_TILE_MODE21[0]), 0, 0 },
	{ "mmGB_TILE_MODE22", REG_MMIO, 0x265A, &mmGB_TILE_MODE22[0], sizeof(mmGB_TILE_MODE22)/sizeof(mmGB_TILE_MODE22[0]), 0, 0 },
	{ "mmGB_TILE_MODE23", REG_MMIO, 0x265B, &mmGB_TILE_MODE23[0], sizeof(mmGB_TILE_MODE23)/sizeof(mmGB_TILE_MODE23[0]), 0, 0 },
	{ "mmGB_TILE_MODE24", REG_MMIO, 0x265C, &mmGB_TILE_MODE24[0], sizeof(mmGB_TILE_MODE24)/sizeof(mmGB_TILE_MODE24[0]), 0, 0 },
	{ "mmGB_TILE_MODE25", REG_MMIO, 0x265D, &mmGB_TILE_MODE25[0], sizeof(mmGB_TILE_MODE25)/sizeof(mmGB_TILE_MODE25[0]), 0, 0 },
	{ "mmGB_TILE_MODE26", REG_MMIO, 0x265E, &mmGB_TILE_MODE26[0], sizeof(mmGB_TILE_MODE26)/sizeof(mmGB_TILE_MODE26[0]), 0, 0 },
	{ "mmGB_TILE_MODE27", REG_MMIO, 0x265F, &mmGB_TILE_MODE27[0], sizeof(mmGB_TILE_MODE27)/sizeof(mmGB_TILE_MODE27[0]), 0, 0 },
	{ "mmGB_TILE_MODE28", REG_MMIO, 0x2660, &mmGB_TILE_MODE28[0], sizeof(mmGB_TILE_MODE28)/sizeof(mmGB_TILE_MODE28[0]), 0, 0 },
	{ "mmGB_TILE_MODE29", REG_MMIO, 0x2661, &mmGB_TILE_MODE29[0], sizeof(mmGB_TILE_MODE29)/sizeof(mmGB_TILE_MODE29[0]), 0, 0 },
	{ "mmGB_TILE_MODE30", REG_MMIO, 0x2662, &mmGB_TILE_MODE30[0], sizeof(mmGB_TILE_MODE30)/sizeof(mmGB_TILE_MODE30[0]), 0, 0 },
	{ "mmGB_TILE_MODE31", REG_MMIO, 0x2663, &mmGB_TILE_MODE31[0], sizeof(mmGB_TILE_MODE31)/sizeof(mmGB_TILE_MODE31[0]), 0, 0 },
	{ "mmCB_HW_CONTROL", REG_MMIO, 0x2684, &mmCB_HW_CONTROL[0], sizeof(mmCB_HW_CONTROL)/sizeof(mmCB_HW_CONTROL[0]), 0, 0 },
	{ "mmCB_HW_CONTROL_1", REG_MMIO, 0x2685, &mmCB_HW_CONTROL_1[0], sizeof(mmCB_HW_CONTROL_1)/sizeof(mmCB_HW_CONTROL_1[0]), 0, 0 },
	{ "mmCB_HW_CONTROL_2", REG_MMIO, 0x2686, &mmCB_HW_CONTROL_2[0], sizeof(mmCB_HW_CONTROL_2)/sizeof(mmCB_HW_CONTROL_2[0]), 0, 0 },
	{ "mmCB_PERFCOUNTER0_SELECT0", REG_MMIO, 0x2688, NULL, 0, 0, 0 },
	{ "mmCB_PERFCOUNTER0_SELECT1", REG_MMIO, 0x2689, &mmCB_PERFCOUNTER0_SELECT1[0], sizeof(mmCB_PERFCOUNTER0_SELECT1)/sizeof(mmCB_PERFCOUNTER0_SELECT1[0]), 0, 0 },
	{ "mmCB_PERFCOUNTER1_SELECT0", REG_MMIO, 0x268A, NULL, 0, 0, 0 },
	{ "mmCB_PERFCOUNTER1_SELECT1", REG_MMIO, 0x268B, NULL, 0, 0, 0 },
	{ "mmCB_PERFCOUNTER2_SELECT0", REG_MMIO, 0x268C, NULL, 0, 0, 0 },
	{ "mmCB_PERFCOUNTER2_SELECT1", REG_MMIO, 0x268D, NULL, 0, 0, 0 },
	{ "mmCB_PERFCOUNTER3_SELECT0", REG_MMIO, 0x268E, NULL, 0, 0, 0 },
	{ "mmCB_PERFCOUNTER3_SELECT1", REG_MMIO, 0x268F, NULL, 0, 0, 0 },
	{ "mmCB_PERFCOUNTER0_LO", REG_MMIO, 0x2690, &mmCB_PERFCOUNTER0_LO[0], sizeof(mmCB_PERFCOUNTER0_LO)/sizeof(mmCB_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmCB_PERFCOUNTER0_HI", REG_MMIO, 0x2691, &mmCB_PERFCOUNTER0_HI[0], sizeof(mmCB_PERFCOUNTER0_HI)/sizeof(mmCB_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmCB_PERFCOUNTER1_LO", REG_MMIO, 0x2692, &mmCB_PERFCOUNTER1_LO[0], sizeof(mmCB_PERFCOUNTER1_LO)/sizeof(mmCB_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmCB_PERFCOUNTER1_HI", REG_MMIO, 0x2693, &mmCB_PERFCOUNTER1_HI[0], sizeof(mmCB_PERFCOUNTER1_HI)/sizeof(mmCB_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmCB_PERFCOUNTER2_LO", REG_MMIO, 0x2694, &mmCB_PERFCOUNTER2_LO[0], sizeof(mmCB_PERFCOUNTER2_LO)/sizeof(mmCB_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmCB_PERFCOUNTER2_HI", REG_MMIO, 0x2695, &mmCB_PERFCOUNTER2_HI[0], sizeof(mmCB_PERFCOUNTER2_HI)/sizeof(mmCB_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmCB_PERFCOUNTER3_LO", REG_MMIO, 0x2696, &mmCB_PERFCOUNTER3_LO[0], sizeof(mmCB_PERFCOUNTER3_LO)/sizeof(mmCB_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmCB_PERFCOUNTER3_HI", REG_MMIO, 0x2697, &mmCB_PERFCOUNTER3_HI[0], sizeof(mmCB_PERFCOUNTER3_HI)/sizeof(mmCB_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmCB_CGTT_SCLK_CTRL", REG_MMIO, 0x2698, &mmCB_CGTT_SCLK_CTRL[0], sizeof(mmCB_CGTT_SCLK_CTRL)/sizeof(mmCB_CGTT_SCLK_CTRL[0]), 0, 0 },
	{ "mmCB_DEBUG_BUS_1", REG_MMIO, 0x2699, NULL, 0, 0, 0 },
	{ "mmCB_DEBUG_BUS_2", REG_MMIO, 0x269A, NULL, 0, 0, 0 },
	{ "mmCB_DEBUG_BUS_3", REG_MMIO, 0x269B, NULL, 0, 0, 0 },
	{ "mmCB_DEBUG_BUS_4", REG_MMIO, 0x269C, NULL, 0, 0, 0 },
	{ "mmCB_DEBUG_BUS_5", REG_MMIO, 0x269D, NULL, 0, 0, 0 },
	{ "mmCB_DEBUG_BUS_6", REG_MMIO, 0x269E, NULL, 0, 0, 0 },
	{ "mmCB_DEBUG_BUS_7", REG_MMIO, 0x269F, NULL, 0, 0, 0 },
	{ "mmCB_DEBUG_BUS_8", REG_MMIO, 0x26A0, NULL, 0, 0, 0 },
	{ "mmCB_DEBUG_BUS_9", REG_MMIO, 0x26A1, NULL, 0, 0, 0 },
	{ "mmCB_DEBUG_BUS_10", REG_MMIO, 0x26A2, NULL, 0, 0, 0 },
	{ "mmCB_DEBUG_BUS_11", REG_MMIO, 0x26A3, NULL, 0, 0, 0 },
	{ "mmCB_DEBUG_BUS_12", REG_MMIO, 0x26A4, NULL, 0, 0, 0 },
	{ "mmCB_DEBUG_BUS_13", REG_MMIO, 0x26A5, &mmCB_DEBUG_BUS_13[0], sizeof(mmCB_DEBUG_BUS_13)/sizeof(mmCB_DEBUG_BUS_13[0]), 0, 0 },
	{ "mmCB_DEBUG_BUS_14", REG_MMIO, 0x26A6, &mmCB_DEBUG_BUS_14[0], sizeof(mmCB_DEBUG_BUS_14)/sizeof(mmCB_DEBUG_BUS_14[0]), 0, 0 },
	{ "mmCB_DEBUG_BUS_15", REG_MMIO, 0x26A7, &mmCB_DEBUG_BUS_15[0], sizeof(mmCB_DEBUG_BUS_15)/sizeof(mmCB_DEBUG_BUS_15[0]), 0, 0 },
	{ "mmCB_DEBUG_BUS_16", REG_MMIO, 0x26A8, &mmCB_DEBUG_BUS_16[0], sizeof(mmCB_DEBUG_BUS_16)/sizeof(mmCB_DEBUG_BUS_16[0]), 0, 0 },
	{ "mmCB_DEBUG_BUS_17", REG_MMIO, 0x26A9, &mmCB_DEBUG_BUS_17[0], sizeof(mmCB_DEBUG_BUS_17)/sizeof(mmCB_DEBUG_BUS_17[0]), 0, 0 },
	{ "mmCB_DEBUG_BUS_18", REG_MMIO, 0x26AA, &mmCB_DEBUG_BUS_18[0], sizeof(mmCB_DEBUG_BUS_18)/sizeof(mmCB_DEBUG_BUS_18[0]), 0, 0 },
	{ "mmGC_USER_RB_BACKEND_DISABLE", REG_MMIO, 0x26DF, &mmGC_USER_RB_BACKEND_DISABLE[0], sizeof(mmGC_USER_RB_BACKEND_DISABLE)/sizeof(mmGC_USER_RB_BACKEND_DISABLE[0]), 0, 0 },
	{ "mmTCP_INVALIDATE", REG_MMIO, 0x2B00, &mmTCP_INVALIDATE[0], sizeof(mmTCP_INVALIDATE)/sizeof(mmTCP_INVALIDATE[0]), 0, 0 },
	{ "mmTCP_STATUS", REG_MMIO, 0x2B01, &mmTCP_STATUS[0], sizeof(mmTCP_STATUS)/sizeof(mmTCP_STATUS[0]), 0, 0 },
	{ "mmTCP_CNTL", REG_MMIO, 0x2B02, &mmTCP_CNTL[0], sizeof(mmTCP_CNTL)/sizeof(mmTCP_CNTL[0]), 0, 0 },
	{ "mmTCP_CHAN_STEER_LO", REG_MMIO, 0x2B03, &mmTCP_CHAN_STEER_LO[0], sizeof(mmTCP_CHAN_STEER_LO)/sizeof(mmTCP_CHAN_STEER_LO[0]), 0, 0 },
	{ "mmTCP_CHAN_STEER_HI", REG_MMIO, 0x2B04, &mmTCP_CHAN_STEER_HI[0], sizeof(mmTCP_CHAN_STEER_HI)/sizeof(mmTCP_CHAN_STEER_HI[0]), 0, 0 },
	{ "mmTCP_ADDR_CONFIG", REG_MMIO, 0x2B05, &mmTCP_ADDR_CONFIG[0], sizeof(mmTCP_ADDR_CONFIG)/sizeof(mmTCP_ADDR_CONFIG[0]), 0, 0 },
	{ "mmTCP_CREDIT", REG_MMIO, 0x2B06, &mmTCP_CREDIT[0], sizeof(mmTCP_CREDIT)/sizeof(mmTCP_CREDIT[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER0_SELECT", REG_MMIO, 0x2B09, &mmTCP_PERFCOUNTER0_SELECT[0], sizeof(mmTCP_PERFCOUNTER0_SELECT)/sizeof(mmTCP_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER0_HI", REG_MMIO, 0x2B0A, &mmTCP_PERFCOUNTER0_HI[0], sizeof(mmTCP_PERFCOUNTER0_HI)/sizeof(mmTCP_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER0_LO", REG_MMIO, 0x2B0B, &mmTCP_PERFCOUNTER0_LO[0], sizeof(mmTCP_PERFCOUNTER0_LO)/sizeof(mmTCP_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER1_SELECT", REG_MMIO, 0x2B0C, &mmTCP_PERFCOUNTER1_SELECT[0], sizeof(mmTCP_PERFCOUNTER1_SELECT)/sizeof(mmTCP_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER1_HI", REG_MMIO, 0x2B0D, &mmTCP_PERFCOUNTER1_HI[0], sizeof(mmTCP_PERFCOUNTER1_HI)/sizeof(mmTCP_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER1_LO", REG_MMIO, 0x2B0E, &mmTCP_PERFCOUNTER1_LO[0], sizeof(mmTCP_PERFCOUNTER1_LO)/sizeof(mmTCP_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER2_SELECT", REG_MMIO, 0x2B0F, &mmTCP_PERFCOUNTER2_SELECT[0], sizeof(mmTCP_PERFCOUNTER2_SELECT)/sizeof(mmTCP_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER2_HI", REG_MMIO, 0x2B10, &mmTCP_PERFCOUNTER2_HI[0], sizeof(mmTCP_PERFCOUNTER2_HI)/sizeof(mmTCP_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER2_LO", REG_MMIO, 0x2B11, &mmTCP_PERFCOUNTER2_LO[0], sizeof(mmTCP_PERFCOUNTER2_LO)/sizeof(mmTCP_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER3_SELECT", REG_MMIO, 0x2B12, &mmTCP_PERFCOUNTER3_SELECT[0], sizeof(mmTCP_PERFCOUNTER3_SELECT)/sizeof(mmTCP_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER3_HI", REG_MMIO, 0x2B13, &mmTCP_PERFCOUNTER3_HI[0], sizeof(mmTCP_PERFCOUNTER3_HI)/sizeof(mmTCP_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmTCP_PERFCOUNTER3_LO", REG_MMIO, 0x2B14, &mmTCP_PERFCOUNTER3_LO[0], sizeof(mmTCP_PERFCOUNTER3_LO)/sizeof(mmTCP_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmCGTT_TCP_CLK_CTRL", REG_MMIO, 0x2B15, &mmCGTT_TCP_CLK_CTRL[0], sizeof(mmCGTT_TCP_CLK_CTRL)/sizeof(mmCGTT_TCP_CLK_CTRL[0]), 0, 0 },
	{ "mmTCP_BUFFER_ADDR_HASH_CNTL", REG_MMIO, 0x2B16, &mmTCP_BUFFER_ADDR_HASH_CNTL[0], sizeof(mmTCP_BUFFER_ADDR_HASH_CNTL)/sizeof(mmTCP_BUFFER_ADDR_HASH_CNTL[0]), 0, 0 },
	{ "mmTCP_EDC_COUNTER", REG_MMIO, 0x2B17, &mmTCP_EDC_COUNTER[0], sizeof(mmTCP_EDC_COUNTER)/sizeof(mmTCP_EDC_COUNTER[0]), 0, 0 },
	{ "mmCGTT_TCI_CLK_CTRL", REG_MMIO, 0x2B60, &mmCGTT_TCI_CLK_CTRL[0], sizeof(mmCGTT_TCI_CLK_CTRL)/sizeof(mmCGTT_TCI_CLK_CTRL[0]), 0, 0 },
	{ "mmTCI_STATUS", REG_MMIO, 0x2B61, &mmTCI_STATUS[0], sizeof(mmTCI_STATUS)/sizeof(mmTCI_STATUS[0]), 0, 0 },
	{ "mmTCI_CNTL_1", REG_MMIO, 0x2B62, &mmTCI_CNTL_1[0], sizeof(mmTCI_CNTL_1)/sizeof(mmTCI_CNTL_1[0]), 0, 0 },
	{ "mmTCI_CNTL_2", REG_MMIO, 0x2B63, &mmTCI_CNTL_2[0], sizeof(mmTCI_CNTL_2)/sizeof(mmTCI_CNTL_2[0]), 0, 0 },
	{ "mmTCC_CTRL", REG_MMIO, 0x2B80, &mmTCC_CTRL[0], sizeof(mmTCC_CTRL)/sizeof(mmTCC_CTRL[0]), 0, 0 },
	{ "mmTCC_CGTT_SCLK_CTRL", REG_MMIO, 0x2B81, &mmTCC_CGTT_SCLK_CTRL[0], sizeof(mmTCC_CGTT_SCLK_CTRL)/sizeof(mmTCC_CGTT_SCLK_CTRL[0]), 0, 0 },
	{ "mmTCC_EDC_COUNTER", REG_MMIO, 0x2B82, &mmTCC_EDC_COUNTER[0], sizeof(mmTCC_EDC_COUNTER)/sizeof(mmTCC_EDC_COUNTER[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER0_SELECT", REG_MMIO, 0x2B90, &mmTCC_PERFCOUNTER0_SELECT[0], sizeof(mmTCC_PERFCOUNTER0_SELECT)/sizeof(mmTCC_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER0_LO", REG_MMIO, 0x2B91, &mmTCC_PERFCOUNTER0_LO[0], sizeof(mmTCC_PERFCOUNTER0_LO)/sizeof(mmTCC_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER0_HI", REG_MMIO, 0x2B92, &mmTCC_PERFCOUNTER0_HI[0], sizeof(mmTCC_PERFCOUNTER0_HI)/sizeof(mmTCC_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER1_SELECT", REG_MMIO, 0x2B93, &mmTCC_PERFCOUNTER1_SELECT[0], sizeof(mmTCC_PERFCOUNTER1_SELECT)/sizeof(mmTCC_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER1_LO", REG_MMIO, 0x2B94, &mmTCC_PERFCOUNTER1_LO[0], sizeof(mmTCC_PERFCOUNTER1_LO)/sizeof(mmTCC_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER1_HI", REG_MMIO, 0x2B95, &mmTCC_PERFCOUNTER1_HI[0], sizeof(mmTCC_PERFCOUNTER1_HI)/sizeof(mmTCC_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER2_SELECT", REG_MMIO, 0x2B96, &mmTCC_PERFCOUNTER2_SELECT[0], sizeof(mmTCC_PERFCOUNTER2_SELECT)/sizeof(mmTCC_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER2_LO", REG_MMIO, 0x2B97, &mmTCC_PERFCOUNTER2_LO[0], sizeof(mmTCC_PERFCOUNTER2_LO)/sizeof(mmTCC_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER2_HI", REG_MMIO, 0x2B98, &mmTCC_PERFCOUNTER2_HI[0], sizeof(mmTCC_PERFCOUNTER2_HI)/sizeof(mmTCC_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER3_SELECT", REG_MMIO, 0x2B99, &mmTCC_PERFCOUNTER3_SELECT[0], sizeof(mmTCC_PERFCOUNTER3_SELECT)/sizeof(mmTCC_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER3_LO", REG_MMIO, 0x2B9A, &mmTCC_PERFCOUNTER3_LO[0], sizeof(mmTCC_PERFCOUNTER3_LO)/sizeof(mmTCC_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmTCC_PERFCOUNTER3_HI", REG_MMIO, 0x2B9B, &mmTCC_PERFCOUNTER3_HI[0], sizeof(mmTCC_PERFCOUNTER3_HI)/sizeof(mmTCC_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmTCA_CTRL", REG_MMIO, 0x2BC0, &mmTCA_CTRL[0], sizeof(mmTCA_CTRL)/sizeof(mmTCA_CTRL[0]), 0, 0 },
	{ "mmTCA_CGTT_SCLK_CTRL", REG_MMIO, 0x2BC1, &mmTCA_CGTT_SCLK_CTRL[0], sizeof(mmTCA_CGTT_SCLK_CTRL)/sizeof(mmTCA_CGTT_SCLK_CTRL[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER0_SELECT", REG_MMIO, 0x2BD0, &mmTCA_PERFCOUNTER0_SELECT[0], sizeof(mmTCA_PERFCOUNTER0_SELECT)/sizeof(mmTCA_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER0_LO", REG_MMIO, 0x2BD1, &mmTCA_PERFCOUNTER0_LO[0], sizeof(mmTCA_PERFCOUNTER0_LO)/sizeof(mmTCA_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER0_HI", REG_MMIO, 0x2BD2, &mmTCA_PERFCOUNTER0_HI[0], sizeof(mmTCA_PERFCOUNTER0_HI)/sizeof(mmTCA_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER1_SELECT", REG_MMIO, 0x2BD3, &mmTCA_PERFCOUNTER1_SELECT[0], sizeof(mmTCA_PERFCOUNTER1_SELECT)/sizeof(mmTCA_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER1_LO", REG_MMIO, 0x2BD4, &mmTCA_PERFCOUNTER1_LO[0], sizeof(mmTCA_PERFCOUNTER1_LO)/sizeof(mmTCA_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER1_HI", REG_MMIO, 0x2BD5, &mmTCA_PERFCOUNTER1_HI[0], sizeof(mmTCA_PERFCOUNTER1_HI)/sizeof(mmTCA_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER2_SELECT", REG_MMIO, 0x2BD6, &mmTCA_PERFCOUNTER2_SELECT[0], sizeof(mmTCA_PERFCOUNTER2_SELECT)/sizeof(mmTCA_PERFCOUNTER2_SELECT[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER2_LO", REG_MMIO, 0x2BD7, &mmTCA_PERFCOUNTER2_LO[0], sizeof(mmTCA_PERFCOUNTER2_LO)/sizeof(mmTCA_PERFCOUNTER2_LO[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER2_HI", REG_MMIO, 0x2BD8, &mmTCA_PERFCOUNTER2_HI[0], sizeof(mmTCA_PERFCOUNTER2_HI)/sizeof(mmTCA_PERFCOUNTER2_HI[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER3_SELECT", REG_MMIO, 0x2BD9, &mmTCA_PERFCOUNTER3_SELECT[0], sizeof(mmTCA_PERFCOUNTER3_SELECT)/sizeof(mmTCA_PERFCOUNTER3_SELECT[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER3_LO", REG_MMIO, 0x2BDA, &mmTCA_PERFCOUNTER3_LO[0], sizeof(mmTCA_PERFCOUNTER3_LO)/sizeof(mmTCA_PERFCOUNTER3_LO[0]), 0, 0 },
	{ "mmTCA_PERFCOUNTER3_HI", REG_MMIO, 0x2BDB, &mmTCA_PERFCOUNTER3_HI[0], sizeof(mmTCA_PERFCOUNTER3_HI)/sizeof(mmTCA_PERFCOUNTER3_HI[0]), 0, 0 },
	{ "mmSPI_SHADER_TBA_LO_PS", REG_MMIO, 0x2C00, &mmSPI_SHADER_TBA_LO_PS[0], sizeof(mmSPI_SHADER_TBA_LO_PS)/sizeof(mmSPI_SHADER_TBA_LO_PS[0]), 0, 0 },
	{ "mmSPI_SHADER_TBA_HI_PS", REG_MMIO, 0x2C01, &mmSPI_SHADER_TBA_HI_PS[0], sizeof(mmSPI_SHADER_TBA_HI_PS)/sizeof(mmSPI_SHADER_TBA_HI_PS[0]), 0, 0 },
	{ "mmSPI_SHADER_TMA_LO_PS", REG_MMIO, 0x2C02, &mmSPI_SHADER_TMA_LO_PS[0], sizeof(mmSPI_SHADER_TMA_LO_PS)/sizeof(mmSPI_SHADER_TMA_LO_PS[0]), 0, 0 },
	{ "mmSPI_SHADER_TMA_HI_PS", REG_MMIO, 0x2C03, &mmSPI_SHADER_TMA_HI_PS[0], sizeof(mmSPI_SHADER_TMA_HI_PS)/sizeof(mmSPI_SHADER_TMA_HI_PS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_LO_PS", REG_MMIO, 0x2C08, &mmSPI_SHADER_PGM_LO_PS[0], sizeof(mmSPI_SHADER_PGM_LO_PS)/sizeof(mmSPI_SHADER_PGM_LO_PS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_HI_PS", REG_MMIO, 0x2C09, &mmSPI_SHADER_PGM_HI_PS[0], sizeof(mmSPI_SHADER_PGM_HI_PS)/sizeof(mmSPI_SHADER_PGM_HI_PS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC1_PS", REG_MMIO, 0x2C0A, &mmSPI_SHADER_PGM_RSRC1_PS[0], sizeof(mmSPI_SHADER_PGM_RSRC1_PS)/sizeof(mmSPI_SHADER_PGM_RSRC1_PS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC2_PS", REG_MMIO, 0x2C0B, &mmSPI_SHADER_PGM_RSRC2_PS[0], sizeof(mmSPI_SHADER_PGM_RSRC2_PS)/sizeof(mmSPI_SHADER_PGM_RSRC2_PS[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_0", REG_MMIO, 0x2C0C, &mmSPI_SHADER_USER_DATA_PS_0[0], sizeof(mmSPI_SHADER_USER_DATA_PS_0)/sizeof(mmSPI_SHADER_USER_DATA_PS_0[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_1", REG_MMIO, 0x2C0D, &mmSPI_SHADER_USER_DATA_PS_1[0], sizeof(mmSPI_SHADER_USER_DATA_PS_1)/sizeof(mmSPI_SHADER_USER_DATA_PS_1[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_2", REG_MMIO, 0x2C0E, &mmSPI_SHADER_USER_DATA_PS_2[0], sizeof(mmSPI_SHADER_USER_DATA_PS_2)/sizeof(mmSPI_SHADER_USER_DATA_PS_2[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_3", REG_MMIO, 0x2C0F, &mmSPI_SHADER_USER_DATA_PS_3[0], sizeof(mmSPI_SHADER_USER_DATA_PS_3)/sizeof(mmSPI_SHADER_USER_DATA_PS_3[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_4", REG_MMIO, 0x2C10, &mmSPI_SHADER_USER_DATA_PS_4[0], sizeof(mmSPI_SHADER_USER_DATA_PS_4)/sizeof(mmSPI_SHADER_USER_DATA_PS_4[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_5", REG_MMIO, 0x2C11, &mmSPI_SHADER_USER_DATA_PS_5[0], sizeof(mmSPI_SHADER_USER_DATA_PS_5)/sizeof(mmSPI_SHADER_USER_DATA_PS_5[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_6", REG_MMIO, 0x2C12, &mmSPI_SHADER_USER_DATA_PS_6[0], sizeof(mmSPI_SHADER_USER_DATA_PS_6)/sizeof(mmSPI_SHADER_USER_DATA_PS_6[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_7", REG_MMIO, 0x2C13, &mmSPI_SHADER_USER_DATA_PS_7[0], sizeof(mmSPI_SHADER_USER_DATA_PS_7)/sizeof(mmSPI_SHADER_USER_DATA_PS_7[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_8", REG_MMIO, 0x2C14, &mmSPI_SHADER_USER_DATA_PS_8[0], sizeof(mmSPI_SHADER_USER_DATA_PS_8)/sizeof(mmSPI_SHADER_USER_DATA_PS_8[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_9", REG_MMIO, 0x2C15, &mmSPI_SHADER_USER_DATA_PS_9[0], sizeof(mmSPI_SHADER_USER_DATA_PS_9)/sizeof(mmSPI_SHADER_USER_DATA_PS_9[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_10", REG_MMIO, 0x2C16, &mmSPI_SHADER_USER_DATA_PS_10[0], sizeof(mmSPI_SHADER_USER_DATA_PS_10)/sizeof(mmSPI_SHADER_USER_DATA_PS_10[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_11", REG_MMIO, 0x2C17, &mmSPI_SHADER_USER_DATA_PS_11[0], sizeof(mmSPI_SHADER_USER_DATA_PS_11)/sizeof(mmSPI_SHADER_USER_DATA_PS_11[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_12", REG_MMIO, 0x2C18, &mmSPI_SHADER_USER_DATA_PS_12[0], sizeof(mmSPI_SHADER_USER_DATA_PS_12)/sizeof(mmSPI_SHADER_USER_DATA_PS_12[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_13", REG_MMIO, 0x2C19, &mmSPI_SHADER_USER_DATA_PS_13[0], sizeof(mmSPI_SHADER_USER_DATA_PS_13)/sizeof(mmSPI_SHADER_USER_DATA_PS_13[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_14", REG_MMIO, 0x2C1A, &mmSPI_SHADER_USER_DATA_PS_14[0], sizeof(mmSPI_SHADER_USER_DATA_PS_14)/sizeof(mmSPI_SHADER_USER_DATA_PS_14[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_PS_15", REG_MMIO, 0x2C1B, &mmSPI_SHADER_USER_DATA_PS_15[0], sizeof(mmSPI_SHADER_USER_DATA_PS_15)/sizeof(mmSPI_SHADER_USER_DATA_PS_15[0]), 0, 0 },
	{ "mmSPI_SHADER_TBA_LO_VS", REG_MMIO, 0x2C40, &mmSPI_SHADER_TBA_LO_VS[0], sizeof(mmSPI_SHADER_TBA_LO_VS)/sizeof(mmSPI_SHADER_TBA_LO_VS[0]), 0, 0 },
	{ "mmSPI_SHADER_TBA_HI_VS", REG_MMIO, 0x2C41, &mmSPI_SHADER_TBA_HI_VS[0], sizeof(mmSPI_SHADER_TBA_HI_VS)/sizeof(mmSPI_SHADER_TBA_HI_VS[0]), 0, 0 },
	{ "mmSPI_SHADER_TMA_LO_VS", REG_MMIO, 0x2C42, &mmSPI_SHADER_TMA_LO_VS[0], sizeof(mmSPI_SHADER_TMA_LO_VS)/sizeof(mmSPI_SHADER_TMA_LO_VS[0]), 0, 0 },
	{ "mmSPI_SHADER_TMA_HI_VS", REG_MMIO, 0x2C43, &mmSPI_SHADER_TMA_HI_VS[0], sizeof(mmSPI_SHADER_TMA_HI_VS)/sizeof(mmSPI_SHADER_TMA_HI_VS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_LO_VS", REG_MMIO, 0x2C48, &mmSPI_SHADER_PGM_LO_VS[0], sizeof(mmSPI_SHADER_PGM_LO_VS)/sizeof(mmSPI_SHADER_PGM_LO_VS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_HI_VS", REG_MMIO, 0x2C49, &mmSPI_SHADER_PGM_HI_VS[0], sizeof(mmSPI_SHADER_PGM_HI_VS)/sizeof(mmSPI_SHADER_PGM_HI_VS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC1_VS", REG_MMIO, 0x2C4A, &mmSPI_SHADER_PGM_RSRC1_VS[0], sizeof(mmSPI_SHADER_PGM_RSRC1_VS)/sizeof(mmSPI_SHADER_PGM_RSRC1_VS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC2_VS", REG_MMIO, 0x2C4B, &mmSPI_SHADER_PGM_RSRC2_VS[0], sizeof(mmSPI_SHADER_PGM_RSRC2_VS)/sizeof(mmSPI_SHADER_PGM_RSRC2_VS[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_0", REG_MMIO, 0x2C4C, &mmSPI_SHADER_USER_DATA_VS_0[0], sizeof(mmSPI_SHADER_USER_DATA_VS_0)/sizeof(mmSPI_SHADER_USER_DATA_VS_0[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_1", REG_MMIO, 0x2C4D, &mmSPI_SHADER_USER_DATA_VS_1[0], sizeof(mmSPI_SHADER_USER_DATA_VS_1)/sizeof(mmSPI_SHADER_USER_DATA_VS_1[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_2", REG_MMIO, 0x2C4E, &mmSPI_SHADER_USER_DATA_VS_2[0], sizeof(mmSPI_SHADER_USER_DATA_VS_2)/sizeof(mmSPI_SHADER_USER_DATA_VS_2[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_3", REG_MMIO, 0x2C4F, &mmSPI_SHADER_USER_DATA_VS_3[0], sizeof(mmSPI_SHADER_USER_DATA_VS_3)/sizeof(mmSPI_SHADER_USER_DATA_VS_3[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_4", REG_MMIO, 0x2C50, &mmSPI_SHADER_USER_DATA_VS_4[0], sizeof(mmSPI_SHADER_USER_DATA_VS_4)/sizeof(mmSPI_SHADER_USER_DATA_VS_4[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_5", REG_MMIO, 0x2C51, &mmSPI_SHADER_USER_DATA_VS_5[0], sizeof(mmSPI_SHADER_USER_DATA_VS_5)/sizeof(mmSPI_SHADER_USER_DATA_VS_5[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_6", REG_MMIO, 0x2C52, &mmSPI_SHADER_USER_DATA_VS_6[0], sizeof(mmSPI_SHADER_USER_DATA_VS_6)/sizeof(mmSPI_SHADER_USER_DATA_VS_6[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_7", REG_MMIO, 0x2C53, &mmSPI_SHADER_USER_DATA_VS_7[0], sizeof(mmSPI_SHADER_USER_DATA_VS_7)/sizeof(mmSPI_SHADER_USER_DATA_VS_7[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_8", REG_MMIO, 0x2C54, &mmSPI_SHADER_USER_DATA_VS_8[0], sizeof(mmSPI_SHADER_USER_DATA_VS_8)/sizeof(mmSPI_SHADER_USER_DATA_VS_8[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_9", REG_MMIO, 0x2C55, &mmSPI_SHADER_USER_DATA_VS_9[0], sizeof(mmSPI_SHADER_USER_DATA_VS_9)/sizeof(mmSPI_SHADER_USER_DATA_VS_9[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_10", REG_MMIO, 0x2C56, &mmSPI_SHADER_USER_DATA_VS_10[0], sizeof(mmSPI_SHADER_USER_DATA_VS_10)/sizeof(mmSPI_SHADER_USER_DATA_VS_10[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_11", REG_MMIO, 0x2C57, &mmSPI_SHADER_USER_DATA_VS_11[0], sizeof(mmSPI_SHADER_USER_DATA_VS_11)/sizeof(mmSPI_SHADER_USER_DATA_VS_11[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_12", REG_MMIO, 0x2C58, &mmSPI_SHADER_USER_DATA_VS_12[0], sizeof(mmSPI_SHADER_USER_DATA_VS_12)/sizeof(mmSPI_SHADER_USER_DATA_VS_12[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_13", REG_MMIO, 0x2C59, &mmSPI_SHADER_USER_DATA_VS_13[0], sizeof(mmSPI_SHADER_USER_DATA_VS_13)/sizeof(mmSPI_SHADER_USER_DATA_VS_13[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_14", REG_MMIO, 0x2C5A, &mmSPI_SHADER_USER_DATA_VS_14[0], sizeof(mmSPI_SHADER_USER_DATA_VS_14)/sizeof(mmSPI_SHADER_USER_DATA_VS_14[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_VS_15", REG_MMIO, 0x2C5B, &mmSPI_SHADER_USER_DATA_VS_15[0], sizeof(mmSPI_SHADER_USER_DATA_VS_15)/sizeof(mmSPI_SHADER_USER_DATA_VS_15[0]), 0, 0 },
	{ "mmSPI_SHADER_TBA_LO_GS", REG_MMIO, 0x2C80, &mmSPI_SHADER_TBA_LO_GS[0], sizeof(mmSPI_SHADER_TBA_LO_GS)/sizeof(mmSPI_SHADER_TBA_LO_GS[0]), 0, 0 },
	{ "mmSPI_SHADER_TBA_HI_GS", REG_MMIO, 0x2C81, &mmSPI_SHADER_TBA_HI_GS[0], sizeof(mmSPI_SHADER_TBA_HI_GS)/sizeof(mmSPI_SHADER_TBA_HI_GS[0]), 0, 0 },
	{ "mmSPI_SHADER_TMA_LO_GS", REG_MMIO, 0x2C82, &mmSPI_SHADER_TMA_LO_GS[0], sizeof(mmSPI_SHADER_TMA_LO_GS)/sizeof(mmSPI_SHADER_TMA_LO_GS[0]), 0, 0 },
	{ "mmSPI_SHADER_TMA_HI_GS", REG_MMIO, 0x2C83, &mmSPI_SHADER_TMA_HI_GS[0], sizeof(mmSPI_SHADER_TMA_HI_GS)/sizeof(mmSPI_SHADER_TMA_HI_GS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_LO_GS", REG_MMIO, 0x2C88, &mmSPI_SHADER_PGM_LO_GS[0], sizeof(mmSPI_SHADER_PGM_LO_GS)/sizeof(mmSPI_SHADER_PGM_LO_GS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_HI_GS", REG_MMIO, 0x2C89, &mmSPI_SHADER_PGM_HI_GS[0], sizeof(mmSPI_SHADER_PGM_HI_GS)/sizeof(mmSPI_SHADER_PGM_HI_GS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC1_GS", REG_MMIO, 0x2C8A, &mmSPI_SHADER_PGM_RSRC1_GS[0], sizeof(mmSPI_SHADER_PGM_RSRC1_GS)/sizeof(mmSPI_SHADER_PGM_RSRC1_GS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC2_GS", REG_MMIO, 0x2C8B, &mmSPI_SHADER_PGM_RSRC2_GS[0], sizeof(mmSPI_SHADER_PGM_RSRC2_GS)/sizeof(mmSPI_SHADER_PGM_RSRC2_GS[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_GS_0", REG_MMIO, 0x2C8C, &mmSPI_SHADER_USER_DATA_GS_0[0], sizeof(mmSPI_SHADER_USER_DATA_GS_0)/sizeof(mmSPI_SHADER_USER_DATA_GS_0[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_GS_1", REG_MMIO, 0x2C8D, &mmSPI_SHADER_USER_DATA_GS_1[0], sizeof(mmSPI_SHADER_USER_DATA_GS_1)/sizeof(mmSPI_SHADER_USER_DATA_GS_1[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_GS_2", REG_MMIO, 0x2C8E, &mmSPI_SHADER_USER_DATA_GS_2[0], sizeof(mmSPI_SHADER_USER_DATA_GS_2)/sizeof(mmSPI_SHADER_USER_DATA_GS_2[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_GS_3", REG_MMIO, 0x2C8F, &mmSPI_SHADER_USER_DATA_GS_3[0], sizeof(mmSPI_SHADER_USER_DATA_GS_3)/sizeof(mmSPI_SHADER_USER_DATA_GS_3[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_GS_4", REG_MMIO, 0x2C90, &mmSPI_SHADER_USER_DATA_GS_4[0], sizeof(mmSPI_SHADER_USER_DATA_GS_4)/sizeof(mmSPI_SHADER_USER_DATA_GS_4[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_GS_5", REG_MMIO, 0x2C91, &mmSPI_SHADER_USER_DATA_GS_5[0], sizeof(mmSPI_SHADER_USER_DATA_GS_5)/sizeof(mmSPI_SHADER_USER_DATA_GS_5[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_GS_6", REG_MMIO, 0x2C92, &mmSPI_SHADER_USER_DATA_GS_6[0], sizeof(mmSPI_SHADER_USER_DATA_GS_6)/sizeof(mmSPI_SHADER_USER_DATA_GS_6[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_GS_7", REG_MMIO, 0x2C93, &mmSPI_SHADER_USER_DATA_GS_7[0], sizeof(mmSPI_SHADER_USER_DATA_GS_7)/sizeof(mmSPI_SHADER_USER_DATA_GS_7[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_GS_8", REG_MMIO, 0x2C94, &mmSPI_SHADER_USER_DATA_GS_8[0], sizeof(mmSPI_SHADER_USER_DATA_GS_8)/sizeof(mmSPI_SHADER_USER_DATA_GS_8[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_GS_9", REG_MMIO, 0x2C95, &mmSPI_SHADER_USER_DATA_GS_9[0], sizeof(mmSPI_SHADER_USER_DATA_GS_9)/sizeof(mmSPI_SHADER_USER_DATA_GS_9[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_GS_10", REG_MMIO, 0x2C96, &mmSPI_SHADER_USER_DATA_GS_10[0], sizeof(mmSPI_SHADER_USER_DATA_GS_10)/sizeof(mmSPI_SHADER_USER_DATA_GS_10[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_GS_11", REG_MMIO, 0x2C97, &mmSPI_SHADER_USER_DATA_GS_11[0], sizeof(mmSPI_SHADER_USER_DATA_GS_11)/sizeof(mmSPI_SHADER_USER_DATA_GS_11[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_GS_12", REG_MMIO, 0x2C98, &mmSPI_SHADER_USER_DATA_GS_12[0], sizeof(mmSPI_SHADER_USER_DATA_GS_12)/sizeof(mmSPI_SHADER_USER_DATA_GS_12[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_GS_13", REG_MMIO, 0x2C99, &mmSPI_SHADER_USER_DATA_GS_13[0], sizeof(mmSPI_SHADER_USER_DATA_GS_13)/sizeof(mmSPI_SHADER_USER_DATA_GS_13[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_GS_14", REG_MMIO, 0x2C9A, &mmSPI_SHADER_USER_DATA_GS_14[0], sizeof(mmSPI_SHADER_USER_DATA_GS_14)/sizeof(mmSPI_SHADER_USER_DATA_GS_14[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_GS_15", REG_MMIO, 0x2C9B, &mmSPI_SHADER_USER_DATA_GS_15[0], sizeof(mmSPI_SHADER_USER_DATA_GS_15)/sizeof(mmSPI_SHADER_USER_DATA_GS_15[0]), 0, 0 },
	{ "mmSPI_SHADER_TBA_LO_ES", REG_MMIO, 0x2CC0, &mmSPI_SHADER_TBA_LO_ES[0], sizeof(mmSPI_SHADER_TBA_LO_ES)/sizeof(mmSPI_SHADER_TBA_LO_ES[0]), 0, 0 },
	{ "mmSPI_SHADER_TBA_HI_ES", REG_MMIO, 0x2CC1, &mmSPI_SHADER_TBA_HI_ES[0], sizeof(mmSPI_SHADER_TBA_HI_ES)/sizeof(mmSPI_SHADER_TBA_HI_ES[0]), 0, 0 },
	{ "mmSPI_SHADER_TMA_LO_ES", REG_MMIO, 0x2CC2, &mmSPI_SHADER_TMA_LO_ES[0], sizeof(mmSPI_SHADER_TMA_LO_ES)/sizeof(mmSPI_SHADER_TMA_LO_ES[0]), 0, 0 },
	{ "mmSPI_SHADER_TMA_HI_ES", REG_MMIO, 0x2CC3, &mmSPI_SHADER_TMA_HI_ES[0], sizeof(mmSPI_SHADER_TMA_HI_ES)/sizeof(mmSPI_SHADER_TMA_HI_ES[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_LO_ES", REG_MMIO, 0x2CC8, &mmSPI_SHADER_PGM_LO_ES[0], sizeof(mmSPI_SHADER_PGM_LO_ES)/sizeof(mmSPI_SHADER_PGM_LO_ES[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_HI_ES", REG_MMIO, 0x2CC9, &mmSPI_SHADER_PGM_HI_ES[0], sizeof(mmSPI_SHADER_PGM_HI_ES)/sizeof(mmSPI_SHADER_PGM_HI_ES[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC1_ES", REG_MMIO, 0x2CCA, &mmSPI_SHADER_PGM_RSRC1_ES[0], sizeof(mmSPI_SHADER_PGM_RSRC1_ES)/sizeof(mmSPI_SHADER_PGM_RSRC1_ES[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC2_ES", REG_MMIO, 0x2CCB, &mmSPI_SHADER_PGM_RSRC2_ES[0], sizeof(mmSPI_SHADER_PGM_RSRC2_ES)/sizeof(mmSPI_SHADER_PGM_RSRC2_ES[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_0", REG_MMIO, 0x2CCC, &mmSPI_SHADER_USER_DATA_ES_0[0], sizeof(mmSPI_SHADER_USER_DATA_ES_0)/sizeof(mmSPI_SHADER_USER_DATA_ES_0[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_1", REG_MMIO, 0x2CCD, &mmSPI_SHADER_USER_DATA_ES_1[0], sizeof(mmSPI_SHADER_USER_DATA_ES_1)/sizeof(mmSPI_SHADER_USER_DATA_ES_1[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_2", REG_MMIO, 0x2CCE, &mmSPI_SHADER_USER_DATA_ES_2[0], sizeof(mmSPI_SHADER_USER_DATA_ES_2)/sizeof(mmSPI_SHADER_USER_DATA_ES_2[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_3", REG_MMIO, 0x2CCF, &mmSPI_SHADER_USER_DATA_ES_3[0], sizeof(mmSPI_SHADER_USER_DATA_ES_3)/sizeof(mmSPI_SHADER_USER_DATA_ES_3[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_4", REG_MMIO, 0x2CD0, &mmSPI_SHADER_USER_DATA_ES_4[0], sizeof(mmSPI_SHADER_USER_DATA_ES_4)/sizeof(mmSPI_SHADER_USER_DATA_ES_4[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_5", REG_MMIO, 0x2CD1, &mmSPI_SHADER_USER_DATA_ES_5[0], sizeof(mmSPI_SHADER_USER_DATA_ES_5)/sizeof(mmSPI_SHADER_USER_DATA_ES_5[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_6", REG_MMIO, 0x2CD2, &mmSPI_SHADER_USER_DATA_ES_6[0], sizeof(mmSPI_SHADER_USER_DATA_ES_6)/sizeof(mmSPI_SHADER_USER_DATA_ES_6[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_7", REG_MMIO, 0x2CD3, &mmSPI_SHADER_USER_DATA_ES_7[0], sizeof(mmSPI_SHADER_USER_DATA_ES_7)/sizeof(mmSPI_SHADER_USER_DATA_ES_7[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_8", REG_MMIO, 0x2CD4, &mmSPI_SHADER_USER_DATA_ES_8[0], sizeof(mmSPI_SHADER_USER_DATA_ES_8)/sizeof(mmSPI_SHADER_USER_DATA_ES_8[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_9", REG_MMIO, 0x2CD5, &mmSPI_SHADER_USER_DATA_ES_9[0], sizeof(mmSPI_SHADER_USER_DATA_ES_9)/sizeof(mmSPI_SHADER_USER_DATA_ES_9[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_10", REG_MMIO, 0x2CD6, &mmSPI_SHADER_USER_DATA_ES_10[0], sizeof(mmSPI_SHADER_USER_DATA_ES_10)/sizeof(mmSPI_SHADER_USER_DATA_ES_10[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_11", REG_MMIO, 0x2CD7, &mmSPI_SHADER_USER_DATA_ES_11[0], sizeof(mmSPI_SHADER_USER_DATA_ES_11)/sizeof(mmSPI_SHADER_USER_DATA_ES_11[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_12", REG_MMIO, 0x2CD8, &mmSPI_SHADER_USER_DATA_ES_12[0], sizeof(mmSPI_SHADER_USER_DATA_ES_12)/sizeof(mmSPI_SHADER_USER_DATA_ES_12[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_13", REG_MMIO, 0x2CD9, &mmSPI_SHADER_USER_DATA_ES_13[0], sizeof(mmSPI_SHADER_USER_DATA_ES_13)/sizeof(mmSPI_SHADER_USER_DATA_ES_13[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_14", REG_MMIO, 0x2CDA, &mmSPI_SHADER_USER_DATA_ES_14[0], sizeof(mmSPI_SHADER_USER_DATA_ES_14)/sizeof(mmSPI_SHADER_USER_DATA_ES_14[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_ES_15", REG_MMIO, 0x2CDB, &mmSPI_SHADER_USER_DATA_ES_15[0], sizeof(mmSPI_SHADER_USER_DATA_ES_15)/sizeof(mmSPI_SHADER_USER_DATA_ES_15[0]), 0, 0 },
	{ "mmSPI_SHADER_TBA_LO_HS", REG_MMIO, 0x2D00, &mmSPI_SHADER_TBA_LO_HS[0], sizeof(mmSPI_SHADER_TBA_LO_HS)/sizeof(mmSPI_SHADER_TBA_LO_HS[0]), 0, 0 },
	{ "mmSPI_SHADER_TBA_HI_HS", REG_MMIO, 0x2D01, &mmSPI_SHADER_TBA_HI_HS[0], sizeof(mmSPI_SHADER_TBA_HI_HS)/sizeof(mmSPI_SHADER_TBA_HI_HS[0]), 0, 0 },
	{ "mmSPI_SHADER_TMA_LO_HS", REG_MMIO, 0x2D02, &mmSPI_SHADER_TMA_LO_HS[0], sizeof(mmSPI_SHADER_TMA_LO_HS)/sizeof(mmSPI_SHADER_TMA_LO_HS[0]), 0, 0 },
	{ "mmSPI_SHADER_TMA_HI_HS", REG_MMIO, 0x2D03, &mmSPI_SHADER_TMA_HI_HS[0], sizeof(mmSPI_SHADER_TMA_HI_HS)/sizeof(mmSPI_SHADER_TMA_HI_HS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_LO_HS", REG_MMIO, 0x2D08, &mmSPI_SHADER_PGM_LO_HS[0], sizeof(mmSPI_SHADER_PGM_LO_HS)/sizeof(mmSPI_SHADER_PGM_LO_HS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_HI_HS", REG_MMIO, 0x2D09, &mmSPI_SHADER_PGM_HI_HS[0], sizeof(mmSPI_SHADER_PGM_HI_HS)/sizeof(mmSPI_SHADER_PGM_HI_HS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC1_HS", REG_MMIO, 0x2D0A, &mmSPI_SHADER_PGM_RSRC1_HS[0], sizeof(mmSPI_SHADER_PGM_RSRC1_HS)/sizeof(mmSPI_SHADER_PGM_RSRC1_HS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC2_HS", REG_MMIO, 0x2D0B, &mmSPI_SHADER_PGM_RSRC2_HS[0], sizeof(mmSPI_SHADER_PGM_RSRC2_HS)/sizeof(mmSPI_SHADER_PGM_RSRC2_HS[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_HS_0", REG_MMIO, 0x2D0C, &mmSPI_SHADER_USER_DATA_HS_0[0], sizeof(mmSPI_SHADER_USER_DATA_HS_0)/sizeof(mmSPI_SHADER_USER_DATA_HS_0[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_HS_1", REG_MMIO, 0x2D0D, &mmSPI_SHADER_USER_DATA_HS_1[0], sizeof(mmSPI_SHADER_USER_DATA_HS_1)/sizeof(mmSPI_SHADER_USER_DATA_HS_1[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_HS_2", REG_MMIO, 0x2D0E, &mmSPI_SHADER_USER_DATA_HS_2[0], sizeof(mmSPI_SHADER_USER_DATA_HS_2)/sizeof(mmSPI_SHADER_USER_DATA_HS_2[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_HS_3", REG_MMIO, 0x2D0F, &mmSPI_SHADER_USER_DATA_HS_3[0], sizeof(mmSPI_SHADER_USER_DATA_HS_3)/sizeof(mmSPI_SHADER_USER_DATA_HS_3[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_HS_4", REG_MMIO, 0x2D10, &mmSPI_SHADER_USER_DATA_HS_4[0], sizeof(mmSPI_SHADER_USER_DATA_HS_4)/sizeof(mmSPI_SHADER_USER_DATA_HS_4[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_HS_5", REG_MMIO, 0x2D11, &mmSPI_SHADER_USER_DATA_HS_5[0], sizeof(mmSPI_SHADER_USER_DATA_HS_5)/sizeof(mmSPI_SHADER_USER_DATA_HS_5[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_HS_6", REG_MMIO, 0x2D12, &mmSPI_SHADER_USER_DATA_HS_6[0], sizeof(mmSPI_SHADER_USER_DATA_HS_6)/sizeof(mmSPI_SHADER_USER_DATA_HS_6[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_HS_7", REG_MMIO, 0x2D13, &mmSPI_SHADER_USER_DATA_HS_7[0], sizeof(mmSPI_SHADER_USER_DATA_HS_7)/sizeof(mmSPI_SHADER_USER_DATA_HS_7[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_HS_8", REG_MMIO, 0x2D14, &mmSPI_SHADER_USER_DATA_HS_8[0], sizeof(mmSPI_SHADER_USER_DATA_HS_8)/sizeof(mmSPI_SHADER_USER_DATA_HS_8[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_HS_9", REG_MMIO, 0x2D15, &mmSPI_SHADER_USER_DATA_HS_9[0], sizeof(mmSPI_SHADER_USER_DATA_HS_9)/sizeof(mmSPI_SHADER_USER_DATA_HS_9[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_HS_10", REG_MMIO, 0x2D16, &mmSPI_SHADER_USER_DATA_HS_10[0], sizeof(mmSPI_SHADER_USER_DATA_HS_10)/sizeof(mmSPI_SHADER_USER_DATA_HS_10[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_HS_11", REG_MMIO, 0x2D17, &mmSPI_SHADER_USER_DATA_HS_11[0], sizeof(mmSPI_SHADER_USER_DATA_HS_11)/sizeof(mmSPI_SHADER_USER_DATA_HS_11[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_HS_12", REG_MMIO, 0x2D18, &mmSPI_SHADER_USER_DATA_HS_12[0], sizeof(mmSPI_SHADER_USER_DATA_HS_12)/sizeof(mmSPI_SHADER_USER_DATA_HS_12[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_HS_13", REG_MMIO, 0x2D19, &mmSPI_SHADER_USER_DATA_HS_13[0], sizeof(mmSPI_SHADER_USER_DATA_HS_13)/sizeof(mmSPI_SHADER_USER_DATA_HS_13[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_HS_14", REG_MMIO, 0x2D1A, &mmSPI_SHADER_USER_DATA_HS_14[0], sizeof(mmSPI_SHADER_USER_DATA_HS_14)/sizeof(mmSPI_SHADER_USER_DATA_HS_14[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_HS_15", REG_MMIO, 0x2D1B, &mmSPI_SHADER_USER_DATA_HS_15[0], sizeof(mmSPI_SHADER_USER_DATA_HS_15)/sizeof(mmSPI_SHADER_USER_DATA_HS_15[0]), 0, 0 },
	{ "mmSPI_SHADER_TBA_LO_LS", REG_MMIO, 0x2D40, &mmSPI_SHADER_TBA_LO_LS[0], sizeof(mmSPI_SHADER_TBA_LO_LS)/sizeof(mmSPI_SHADER_TBA_LO_LS[0]), 0, 0 },
	{ "mmSPI_SHADER_TBA_HI_LS", REG_MMIO, 0x2D41, &mmSPI_SHADER_TBA_HI_LS[0], sizeof(mmSPI_SHADER_TBA_HI_LS)/sizeof(mmSPI_SHADER_TBA_HI_LS[0]), 0, 0 },
	{ "mmSPI_SHADER_TMA_LO_LS", REG_MMIO, 0x2D42, &mmSPI_SHADER_TMA_LO_LS[0], sizeof(mmSPI_SHADER_TMA_LO_LS)/sizeof(mmSPI_SHADER_TMA_LO_LS[0]), 0, 0 },
	{ "mmSPI_SHADER_TMA_HI_LS", REG_MMIO, 0x2D43, &mmSPI_SHADER_TMA_HI_LS[0], sizeof(mmSPI_SHADER_TMA_HI_LS)/sizeof(mmSPI_SHADER_TMA_HI_LS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_LO_LS", REG_MMIO, 0x2D48, &mmSPI_SHADER_PGM_LO_LS[0], sizeof(mmSPI_SHADER_PGM_LO_LS)/sizeof(mmSPI_SHADER_PGM_LO_LS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_HI_LS", REG_MMIO, 0x2D49, &mmSPI_SHADER_PGM_HI_LS[0], sizeof(mmSPI_SHADER_PGM_HI_LS)/sizeof(mmSPI_SHADER_PGM_HI_LS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC1_LS", REG_MMIO, 0x2D4A, &mmSPI_SHADER_PGM_RSRC1_LS[0], sizeof(mmSPI_SHADER_PGM_RSRC1_LS)/sizeof(mmSPI_SHADER_PGM_RSRC1_LS[0]), 0, 0 },
	{ "mmSPI_SHADER_PGM_RSRC2_LS", REG_MMIO, 0x2D4B, &mmSPI_SHADER_PGM_RSRC2_LS[0], sizeof(mmSPI_SHADER_PGM_RSRC2_LS)/sizeof(mmSPI_SHADER_PGM_RSRC2_LS[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_0", REG_MMIO, 0x2D4C, &mmSPI_SHADER_USER_DATA_LS_0[0], sizeof(mmSPI_SHADER_USER_DATA_LS_0)/sizeof(mmSPI_SHADER_USER_DATA_LS_0[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_1", REG_MMIO, 0x2D4D, &mmSPI_SHADER_USER_DATA_LS_1[0], sizeof(mmSPI_SHADER_USER_DATA_LS_1)/sizeof(mmSPI_SHADER_USER_DATA_LS_1[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_2", REG_MMIO, 0x2D4E, &mmSPI_SHADER_USER_DATA_LS_2[0], sizeof(mmSPI_SHADER_USER_DATA_LS_2)/sizeof(mmSPI_SHADER_USER_DATA_LS_2[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_3", REG_MMIO, 0x2D4F, &mmSPI_SHADER_USER_DATA_LS_3[0], sizeof(mmSPI_SHADER_USER_DATA_LS_3)/sizeof(mmSPI_SHADER_USER_DATA_LS_3[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_4", REG_MMIO, 0x2D50, &mmSPI_SHADER_USER_DATA_LS_4[0], sizeof(mmSPI_SHADER_USER_DATA_LS_4)/sizeof(mmSPI_SHADER_USER_DATA_LS_4[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_5", REG_MMIO, 0x2D51, &mmSPI_SHADER_USER_DATA_LS_5[0], sizeof(mmSPI_SHADER_USER_DATA_LS_5)/sizeof(mmSPI_SHADER_USER_DATA_LS_5[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_6", REG_MMIO, 0x2D52, &mmSPI_SHADER_USER_DATA_LS_6[0], sizeof(mmSPI_SHADER_USER_DATA_LS_6)/sizeof(mmSPI_SHADER_USER_DATA_LS_6[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_7", REG_MMIO, 0x2D53, &mmSPI_SHADER_USER_DATA_LS_7[0], sizeof(mmSPI_SHADER_USER_DATA_LS_7)/sizeof(mmSPI_SHADER_USER_DATA_LS_7[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_8", REG_MMIO, 0x2D54, &mmSPI_SHADER_USER_DATA_LS_8[0], sizeof(mmSPI_SHADER_USER_DATA_LS_8)/sizeof(mmSPI_SHADER_USER_DATA_LS_8[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_9", REG_MMIO, 0x2D55, &mmSPI_SHADER_USER_DATA_LS_9[0], sizeof(mmSPI_SHADER_USER_DATA_LS_9)/sizeof(mmSPI_SHADER_USER_DATA_LS_9[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_10", REG_MMIO, 0x2D56, &mmSPI_SHADER_USER_DATA_LS_10[0], sizeof(mmSPI_SHADER_USER_DATA_LS_10)/sizeof(mmSPI_SHADER_USER_DATA_LS_10[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_11", REG_MMIO, 0x2D57, &mmSPI_SHADER_USER_DATA_LS_11[0], sizeof(mmSPI_SHADER_USER_DATA_LS_11)/sizeof(mmSPI_SHADER_USER_DATA_LS_11[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_12", REG_MMIO, 0x2D58, &mmSPI_SHADER_USER_DATA_LS_12[0], sizeof(mmSPI_SHADER_USER_DATA_LS_12)/sizeof(mmSPI_SHADER_USER_DATA_LS_12[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_13", REG_MMIO, 0x2D59, &mmSPI_SHADER_USER_DATA_LS_13[0], sizeof(mmSPI_SHADER_USER_DATA_LS_13)/sizeof(mmSPI_SHADER_USER_DATA_LS_13[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_14", REG_MMIO, 0x2D5A, &mmSPI_SHADER_USER_DATA_LS_14[0], sizeof(mmSPI_SHADER_USER_DATA_LS_14)/sizeof(mmSPI_SHADER_USER_DATA_LS_14[0]), 0, 0 },
	{ "mmSPI_SHADER_USER_DATA_LS_15", REG_MMIO, 0x2D5B, &mmSPI_SHADER_USER_DATA_LS_15[0], sizeof(mmSPI_SHADER_USER_DATA_LS_15)/sizeof(mmSPI_SHADER_USER_DATA_LS_15[0]), 0, 0 },
	{ "mmCOMPUTE_DISPATCH_INITIATOR", REG_MMIO, 0x2E00, &mmCOMPUTE_DISPATCH_INITIATOR[0], sizeof(mmCOMPUTE_DISPATCH_INITIATOR)/sizeof(mmCOMPUTE_DISPATCH_INITIATOR[0]), 0, 0 },
	{ "mmCOMPUTE_DIM_X", REG_MMIO, 0x2E01, &mmCOMPUTE_DIM_X[0], sizeof(mmCOMPUTE_DIM_X)/sizeof(mmCOMPUTE_DIM_X[0]), 0, 0 },
	{ "mmCOMPUTE_DIM_Y", REG_MMIO, 0x2E02, &mmCOMPUTE_DIM_Y[0], sizeof(mmCOMPUTE_DIM_Y)/sizeof(mmCOMPUTE_DIM_Y[0]), 0, 0 },
	{ "mmCOMPUTE_DIM_Z", REG_MMIO, 0x2E03, &mmCOMPUTE_DIM_Z[0], sizeof(mmCOMPUTE_DIM_Z)/sizeof(mmCOMPUTE_DIM_Z[0]), 0, 0 },
	{ "mmCOMPUTE_START_X", REG_MMIO, 0x2E04, &mmCOMPUTE_START_X[0], sizeof(mmCOMPUTE_START_X)/sizeof(mmCOMPUTE_START_X[0]), 0, 0 },
	{ "mmCOMPUTE_START_Y", REG_MMIO, 0x2E05, &mmCOMPUTE_START_Y[0], sizeof(mmCOMPUTE_START_Y)/sizeof(mmCOMPUTE_START_Y[0]), 0, 0 },
	{ "mmCOMPUTE_START_Z", REG_MMIO, 0x2E06, &mmCOMPUTE_START_Z[0], sizeof(mmCOMPUTE_START_Z)/sizeof(mmCOMPUTE_START_Z[0]), 0, 0 },
	{ "mmCOMPUTE_NUM_THREAD_X", REG_MMIO, 0x2E07, &mmCOMPUTE_NUM_THREAD_X[0], sizeof(mmCOMPUTE_NUM_THREAD_X)/sizeof(mmCOMPUTE_NUM_THREAD_X[0]), 0, 0 },
	{ "mmCOMPUTE_NUM_THREAD_Y", REG_MMIO, 0x2E08, &mmCOMPUTE_NUM_THREAD_Y[0], sizeof(mmCOMPUTE_NUM_THREAD_Y)/sizeof(mmCOMPUTE_NUM_THREAD_Y[0]), 0, 0 },
	{ "mmCOMPUTE_NUM_THREAD_Z", REG_MMIO, 0x2E09, &mmCOMPUTE_NUM_THREAD_Z[0], sizeof(mmCOMPUTE_NUM_THREAD_Z)/sizeof(mmCOMPUTE_NUM_THREAD_Z[0]), 0, 0 },
	{ "mmCOMPUTE_PGM_LO", REG_MMIO, 0x2E0C, &mmCOMPUTE_PGM_LO[0], sizeof(mmCOMPUTE_PGM_LO)/sizeof(mmCOMPUTE_PGM_LO[0]), 0, 0 },
	{ "mmCOMPUTE_PGM_HI", REG_MMIO, 0x2E0D, &mmCOMPUTE_PGM_HI[0], sizeof(mmCOMPUTE_PGM_HI)/sizeof(mmCOMPUTE_PGM_HI[0]), 0, 0 },
	{ "mmCOMPUTE_TBA_LO", REG_MMIO, 0x2E0E, &mmCOMPUTE_TBA_LO[0], sizeof(mmCOMPUTE_TBA_LO)/sizeof(mmCOMPUTE_TBA_LO[0]), 0, 0 },
	{ "mmCOMPUTE_TBA_HI", REG_MMIO, 0x2E0F, &mmCOMPUTE_TBA_HI[0], sizeof(mmCOMPUTE_TBA_HI)/sizeof(mmCOMPUTE_TBA_HI[0]), 0, 0 },
	{ "mmCOMPUTE_TMA_LO", REG_MMIO, 0x2E10, &mmCOMPUTE_TMA_LO[0], sizeof(mmCOMPUTE_TMA_LO)/sizeof(mmCOMPUTE_TMA_LO[0]), 0, 0 },
	{ "mmCOMPUTE_TMA_HI", REG_MMIO, 0x2E11, &mmCOMPUTE_TMA_HI[0], sizeof(mmCOMPUTE_TMA_HI)/sizeof(mmCOMPUTE_TMA_HI[0]), 0, 0 },
	{ "mmCOMPUTE_PGM_RSRC1", REG_MMIO, 0x2E12, &mmCOMPUTE_PGM_RSRC1[0], sizeof(mmCOMPUTE_PGM_RSRC1)/sizeof(mmCOMPUTE_PGM_RSRC1[0]), 0, 0 },
	{ "mmCOMPUTE_PGM_RSRC2", REG_MMIO, 0x2E13, &mmCOMPUTE_PGM_RSRC2[0], sizeof(mmCOMPUTE_PGM_RSRC2)/sizeof(mmCOMPUTE_PGM_RSRC2[0]), 0, 0 },
	{ "mmCOMPUTE_VMID", REG_MMIO, 0x2E14, &mmCOMPUTE_VMID[0], sizeof(mmCOMPUTE_VMID)/sizeof(mmCOMPUTE_VMID[0]), 0, 0 },
	{ "mmCOMPUTE_RESOURCE_LIMITS", REG_MMIO, 0x2E15, &mmCOMPUTE_RESOURCE_LIMITS[0], sizeof(mmCOMPUTE_RESOURCE_LIMITS)/sizeof(mmCOMPUTE_RESOURCE_LIMITS[0]), 0, 0 },
	{ "mmCOMPUTE_STATIC_THREAD_MGMT_SE0", REG_MMIO, 0x2E16, &mmCOMPUTE_STATIC_THREAD_MGMT_SE0[0], sizeof(mmCOMPUTE_STATIC_THREAD_MGMT_SE0)/sizeof(mmCOMPUTE_STATIC_THREAD_MGMT_SE0[0]), 0, 0 },
	{ "mmCOMPUTE_STATIC_THREAD_MGMT_SE1", REG_MMIO, 0x2E17, &mmCOMPUTE_STATIC_THREAD_MGMT_SE1[0], sizeof(mmCOMPUTE_STATIC_THREAD_MGMT_SE1)/sizeof(mmCOMPUTE_STATIC_THREAD_MGMT_SE1[0]), 0, 0 },
	{ "mmCOMPUTE_TMPRING_SIZE", REG_MMIO, 0x2E18, &mmCOMPUTE_TMPRING_SIZE[0], sizeof(mmCOMPUTE_TMPRING_SIZE)/sizeof(mmCOMPUTE_TMPRING_SIZE[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_0", REG_MMIO, 0x2E40, &mmCOMPUTE_USER_DATA_0[0], sizeof(mmCOMPUTE_USER_DATA_0)/sizeof(mmCOMPUTE_USER_DATA_0[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_1", REG_MMIO, 0x2E41, &mmCOMPUTE_USER_DATA_1[0], sizeof(mmCOMPUTE_USER_DATA_1)/sizeof(mmCOMPUTE_USER_DATA_1[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_2", REG_MMIO, 0x2E42, &mmCOMPUTE_USER_DATA_2[0], sizeof(mmCOMPUTE_USER_DATA_2)/sizeof(mmCOMPUTE_USER_DATA_2[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_3", REG_MMIO, 0x2E43, &mmCOMPUTE_USER_DATA_3[0], sizeof(mmCOMPUTE_USER_DATA_3)/sizeof(mmCOMPUTE_USER_DATA_3[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_4", REG_MMIO, 0x2E44, &mmCOMPUTE_USER_DATA_4[0], sizeof(mmCOMPUTE_USER_DATA_4)/sizeof(mmCOMPUTE_USER_DATA_4[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_5", REG_MMIO, 0x2E45, &mmCOMPUTE_USER_DATA_5[0], sizeof(mmCOMPUTE_USER_DATA_5)/sizeof(mmCOMPUTE_USER_DATA_5[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_6", REG_MMIO, 0x2E46, &mmCOMPUTE_USER_DATA_6[0], sizeof(mmCOMPUTE_USER_DATA_6)/sizeof(mmCOMPUTE_USER_DATA_6[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_7", REG_MMIO, 0x2E47, &mmCOMPUTE_USER_DATA_7[0], sizeof(mmCOMPUTE_USER_DATA_7)/sizeof(mmCOMPUTE_USER_DATA_7[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_8", REG_MMIO, 0x2E48, &mmCOMPUTE_USER_DATA_8[0], sizeof(mmCOMPUTE_USER_DATA_8)/sizeof(mmCOMPUTE_USER_DATA_8[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_9", REG_MMIO, 0x2E49, &mmCOMPUTE_USER_DATA_9[0], sizeof(mmCOMPUTE_USER_DATA_9)/sizeof(mmCOMPUTE_USER_DATA_9[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_10", REG_MMIO, 0x2E4A, &mmCOMPUTE_USER_DATA_10[0], sizeof(mmCOMPUTE_USER_DATA_10)/sizeof(mmCOMPUTE_USER_DATA_10[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_11", REG_MMIO, 0x2E4B, &mmCOMPUTE_USER_DATA_11[0], sizeof(mmCOMPUTE_USER_DATA_11)/sizeof(mmCOMPUTE_USER_DATA_11[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_12", REG_MMIO, 0x2E4C, &mmCOMPUTE_USER_DATA_12[0], sizeof(mmCOMPUTE_USER_DATA_12)/sizeof(mmCOMPUTE_USER_DATA_12[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_13", REG_MMIO, 0x2E4D, &mmCOMPUTE_USER_DATA_13[0], sizeof(mmCOMPUTE_USER_DATA_13)/sizeof(mmCOMPUTE_USER_DATA_13[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_14", REG_MMIO, 0x2E4E, &mmCOMPUTE_USER_DATA_14[0], sizeof(mmCOMPUTE_USER_DATA_14)/sizeof(mmCOMPUTE_USER_DATA_14[0]), 0, 0 },
	{ "mmCOMPUTE_USER_DATA_15", REG_MMIO, 0x2E4F, &mmCOMPUTE_USER_DATA_15[0], sizeof(mmCOMPUTE_USER_DATA_15)/sizeof(mmCOMPUTE_USER_DATA_15[0]), 0, 0 },
	{ "mmGRBM_CAM_INDEX", REG_MMIO, 0x3000, &mmGRBM_CAM_INDEX[0], sizeof(mmGRBM_CAM_INDEX)/sizeof(mmGRBM_CAM_INDEX[0]), 0, 0 },
	{ "mmGRBM_CAM_DATA", REG_MMIO, 0x3001, &mmGRBM_CAM_DATA[0], sizeof(mmGRBM_CAM_DATA)/sizeof(mmGRBM_CAM_DATA[0]), 0, 0 },
	{ "mmCP_RB0_BASE", REG_MMIO, 0x3040, &mmCP_RB0_BASE[0], sizeof(mmCP_RB0_BASE)/sizeof(mmCP_RB0_BASE[0]), 0, 0 },
	{ "mmCP_RB0_CNTL", REG_MMIO, 0x3041, &mmCP_RB0_CNTL[0], sizeof(mmCP_RB0_CNTL)/sizeof(mmCP_RB0_CNTL[0]), 0, 0 },
	{ "mmCP_RB_RPTR_WR", REG_MMIO, 0x3042, &mmCP_RB_RPTR_WR[0], sizeof(mmCP_RB_RPTR_WR)/sizeof(mmCP_RB_RPTR_WR[0]), 0, 0 },
	{ "mmCP_RB0_RPTR_ADDR", REG_MMIO, 0x3043, &mmCP_RB0_RPTR_ADDR[0], sizeof(mmCP_RB0_RPTR_ADDR)/sizeof(mmCP_RB0_RPTR_ADDR[0]), 0, 0 },
	{ "mmCP_RB0_RPTR_ADDR_HI", REG_MMIO, 0x3044, &mmCP_RB0_RPTR_ADDR_HI[0], sizeof(mmCP_RB0_RPTR_ADDR_HI)/sizeof(mmCP_RB0_RPTR_ADDR_HI[0]), 0, 0 },
	{ "mmCP_RB0_WPTR", REG_MMIO, 0x3045, &mmCP_RB0_WPTR[0], sizeof(mmCP_RB0_WPTR)/sizeof(mmCP_RB0_WPTR[0]), 0, 0 },
	{ "mmCP_RB_WPTR_POLL_ADDR_LO", REG_MMIO, 0x3046, &mmCP_RB_WPTR_POLL_ADDR_LO[0], sizeof(mmCP_RB_WPTR_POLL_ADDR_LO)/sizeof(mmCP_RB_WPTR_POLL_ADDR_LO[0]), 0, 0 },
	{ "mmCP_RB_WPTR_POLL_ADDR_HI", REG_MMIO, 0x3047, &mmCP_RB_WPTR_POLL_ADDR_HI[0], sizeof(mmCP_RB_WPTR_POLL_ADDR_HI)/sizeof(mmCP_RB_WPTR_POLL_ADDR_HI[0]), 0, 0 },
	{ "mmGC_PRIV_MODE", REG_MMIO, 0x3048, NULL, 0, 0, 0 },
	{ "mmCP_INT_CNTL", REG_MMIO, 0x3049, &mmCP_INT_CNTL[0], sizeof(mmCP_INT_CNTL)/sizeof(mmCP_INT_CNTL[0]), 0, 0 },
	{ "mmCP_INT_STATUS", REG_MMIO, 0x304A, &mmCP_INT_STATUS[0], sizeof(mmCP_INT_STATUS)/sizeof(mmCP_INT_STATUS[0]), 0, 0 },
	{ "mmCP_RING_PRIORITY_CNTS", REG_MMIO, 0x304C, &mmCP_RING_PRIORITY_CNTS[0], sizeof(mmCP_RING_PRIORITY_CNTS)/sizeof(mmCP_RING_PRIORITY_CNTS[0]), 0, 0 },
	{ "mmCP_RING0_PRIORITY", REG_MMIO, 0x304D, &mmCP_RING0_PRIORITY[0], sizeof(mmCP_RING0_PRIORITY)/sizeof(mmCP_RING0_PRIORITY[0]), 0, 0 },
	{ "mmCP_RING1_PRIORITY", REG_MMIO, 0x304E, &mmCP_RING1_PRIORITY[0], sizeof(mmCP_RING1_PRIORITY)/sizeof(mmCP_RING1_PRIORITY[0]), 0, 0 },
	{ "mmCP_RING2_PRIORITY", REG_MMIO, 0x304F, &mmCP_RING2_PRIORITY[0], sizeof(mmCP_RING2_PRIORITY)/sizeof(mmCP_RING2_PRIORITY[0]), 0, 0 },
	{ "mmCP_RB_VMID", REG_MMIO, 0x3051, &mmCP_RB_VMID[0], sizeof(mmCP_RB_VMID)/sizeof(mmCP_RB_VMID[0]), 0, 0 },
	{ "mmCP_PFP_UCODE_ADDR", REG_MMIO, 0x3054, &mmCP_PFP_UCODE_ADDR[0], sizeof(mmCP_PFP_UCODE_ADDR)/sizeof(mmCP_PFP_UCODE_ADDR[0]), 0, 0 },
	{ "mmCP_PFP_UCODE_DATA", REG_MMIO, 0x3055, &mmCP_PFP_UCODE_DATA[0], sizeof(mmCP_PFP_UCODE_DATA)/sizeof(mmCP_PFP_UCODE_DATA[0]), 0, 0 },
	{ "mmCP_ME_RAM_RADDR", REG_MMIO, 0x3056, &mmCP_ME_RAM_RADDR[0], sizeof(mmCP_ME_RAM_RADDR)/sizeof(mmCP_ME_RAM_RADDR[0]), 0, 0 },
	{ "mmCP_ME_RAM_WADDR", REG_MMIO, 0x3057, &mmCP_ME_RAM_WADDR[0], sizeof(mmCP_ME_RAM_WADDR)/sizeof(mmCP_ME_RAM_WADDR[0]), 0, 0 },
	{ "mmCP_ME_RAM_DATA", REG_MMIO, 0x3058, &mmCP_ME_RAM_DATA[0], sizeof(mmCP_ME_RAM_DATA)/sizeof(mmCP_ME_RAM_DATA[0]), 0, 0 },
	{ "mmCGTT_CP_CLK_CTRL", REG_MMIO, 0x3059, &mmCGTT_CP_CLK_CTRL[0], sizeof(mmCGTT_CP_CLK_CTRL)/sizeof(mmCGTT_CP_CLK_CTRL[0]), 0, 0 },
	{ "mmCP_CE_UCODE_ADDR", REG_MMIO, 0x305A, &mmCP_CE_UCODE_ADDR[0], sizeof(mmCP_CE_UCODE_ADDR)/sizeof(mmCP_CE_UCODE_ADDR[0]), 0, 0 },
	{ "mmCP_CE_UCODE_DATA", REG_MMIO, 0x305B, &mmCP_CE_UCODE_DATA[0], sizeof(mmCP_CE_UCODE_DATA)/sizeof(mmCP_CE_UCODE_DATA[0]), 0, 0 },
	{ "mmCP_RB1_BASE", REG_MMIO, 0x3060, &mmCP_RB1_BASE[0], sizeof(mmCP_RB1_BASE)/sizeof(mmCP_RB1_BASE[0]), 0, 0 },
	{ "mmCP_RB1_CNTL", REG_MMIO, 0x3061, &mmCP_RB1_CNTL[0], sizeof(mmCP_RB1_CNTL)/sizeof(mmCP_RB1_CNTL[0]), 0, 0 },
	{ "mmCP_RB1_RPTR_ADDR", REG_MMIO, 0x3062, &mmCP_RB1_RPTR_ADDR[0], sizeof(mmCP_RB1_RPTR_ADDR)/sizeof(mmCP_RB1_RPTR_ADDR[0]), 0, 0 },
	{ "mmCP_RB1_RPTR_ADDR_HI", REG_MMIO, 0x3063, &mmCP_RB1_RPTR_ADDR_HI[0], sizeof(mmCP_RB1_RPTR_ADDR_HI)/sizeof(mmCP_RB1_RPTR_ADDR_HI[0]), 0, 0 },
	{ "mmCP_RB1_WPTR", REG_MMIO, 0x3064, &mmCP_RB1_WPTR[0], sizeof(mmCP_RB1_WPTR)/sizeof(mmCP_RB1_WPTR[0]), 0, 0 },
	{ "mmCP_RB2_BASE", REG_MMIO, 0x3065, &mmCP_RB2_BASE[0], sizeof(mmCP_RB2_BASE)/sizeof(mmCP_RB2_BASE[0]), 0, 0 },
	{ "mmCP_RB2_CNTL", REG_MMIO, 0x3066, &mmCP_RB2_CNTL[0], sizeof(mmCP_RB2_CNTL)/sizeof(mmCP_RB2_CNTL[0]), 0, 0 },
	{ "mmCP_RB2_RPTR_ADDR", REG_MMIO, 0x3067, &mmCP_RB2_RPTR_ADDR[0], sizeof(mmCP_RB2_RPTR_ADDR)/sizeof(mmCP_RB2_RPTR_ADDR[0]), 0, 0 },
	{ "mmCP_RB2_RPTR_ADDR_HI", REG_MMIO, 0x3068, &mmCP_RB2_RPTR_ADDR_HI[0], sizeof(mmCP_RB2_RPTR_ADDR_HI)/sizeof(mmCP_RB2_RPTR_ADDR_HI[0]), 0, 0 },
	{ "mmCP_RB2_WPTR", REG_MMIO, 0x3069, &mmCP_RB2_WPTR[0], sizeof(mmCP_RB2_WPTR)/sizeof(mmCP_RB2_WPTR[0]), 0, 0 },
	{ "mmCP_INT_CNTL_RING0", REG_MMIO, 0x306A, &mmCP_INT_CNTL_RING0[0], sizeof(mmCP_INT_CNTL_RING0)/sizeof(mmCP_INT_CNTL_RING0[0]), 0, 0 },
	{ "mmCP_INT_CNTL_RING1", REG_MMIO, 0x306B, &mmCP_INT_CNTL_RING1[0], sizeof(mmCP_INT_CNTL_RING1)/sizeof(mmCP_INT_CNTL_RING1[0]), 0, 0 },
	{ "mmCP_INT_CNTL_RING2", REG_MMIO, 0x306C, &mmCP_INT_CNTL_RING2[0], sizeof(mmCP_INT_CNTL_RING2)/sizeof(mmCP_INT_CNTL_RING2[0]), 0, 0 },
	{ "mmCP_INT_STATUS_RING0", REG_MMIO, 0x306D, &mmCP_INT_STATUS_RING0[0], sizeof(mmCP_INT_STATUS_RING0)/sizeof(mmCP_INT_STATUS_RING0[0]), 0, 0 },
	{ "mmCP_INT_STATUS_RING1", REG_MMIO, 0x306E, &mmCP_INT_STATUS_RING1[0], sizeof(mmCP_INT_STATUS_RING1)/sizeof(mmCP_INT_STATUS_RING1[0]), 0, 0 },
	{ "mmCP_INT_STATUS_RING2", REG_MMIO, 0x306F, &mmCP_INT_STATUS_RING2[0], sizeof(mmCP_INT_STATUS_RING2)/sizeof(mmCP_INT_STATUS_RING2[0]), 0, 0 },
	{ "mmCP_PWR_CNTL", REG_MMIO, 0x3078, &mmCP_PWR_CNTL[0], sizeof(mmCP_PWR_CNTL)/sizeof(mmCP_PWR_CNTL[0]), 0, 0 },
	{ "mmCP_MEM_SLP_CNTL", REG_MMIO, 0x3079, &mmCP_MEM_SLP_CNTL[0], sizeof(mmCP_MEM_SLP_CNTL)/sizeof(mmCP_MEM_SLP_CNTL[0]), 0, 0 },
	{ "mmCP_ECC_FIRSTOCCURRENCE", REG_MMIO, 0x307A, &mmCP_ECC_FIRSTOCCURRENCE[0], sizeof(mmCP_ECC_FIRSTOCCURRENCE)/sizeof(mmCP_ECC_FIRSTOCCURRENCE[0]), 0, 0 },
	{ "mmCP_ECC_FIRSTOCCURRENCE_RING0", REG_MMIO, 0x307B, &mmCP_ECC_FIRSTOCCURRENCE_RING0[0], sizeof(mmCP_ECC_FIRSTOCCURRENCE_RING0)/sizeof(mmCP_ECC_FIRSTOCCURRENCE_RING0[0]), 0, 0 },
	{ "mmCP_ECC_FIRSTOCCURRENCE_RING1", REG_MMIO, 0x307C, &mmCP_ECC_FIRSTOCCURRENCE_RING1[0], sizeof(mmCP_ECC_FIRSTOCCURRENCE_RING1)/sizeof(mmCP_ECC_FIRSTOCCURRENCE_RING1[0]), 0, 0 },
	{ "mmCP_ECC_FIRSTOCCURRENCE_RING2", REG_MMIO, 0x307D, &mmCP_ECC_FIRSTOCCURRENCE_RING2[0], sizeof(mmCP_ECC_FIRSTOCCURRENCE_RING2)/sizeof(mmCP_ECC_FIRSTOCCURRENCE_RING2[0]), 0, 0 },
	{ "mmGB_EDC_MODE", REG_MMIO, 0x307E, &mmGB_EDC_MODE[0], sizeof(mmGB_EDC_MODE)/sizeof(mmGB_EDC_MODE[0]), 0, 0 },
	{ "mmCP_DEBUG", REG_MMIO, 0x307F, NULL, 0, 0, 0 },
	{ "mmRLC_CNTL", REG_MMIO, 0x30C0, &mmRLC_CNTL[0], sizeof(mmRLC_CNTL)/sizeof(mmRLC_CNTL[0]), 0, 0 },
	{ "mmRLC_RL_BASE", REG_MMIO, 0x30C1, NULL, 0, 0, 0 },
	{ "mmRLC_RL_SIZE", REG_MMIO, 0x30C2, NULL, 0, 0, 0 },
	{ "mmRLC_LB_CNTL", REG_MMIO, 0x30C3, &mmRLC_LB_CNTL[0], sizeof(mmRLC_LB_CNTL)/sizeof(mmRLC_LB_CNTL[0]), 0, 0 },
	{ "mmRLC_SAVE_AND_RESTORE_BASE", REG_MMIO, 0x30C4, &mmRLC_SAVE_AND_RESTORE_BASE[0], sizeof(mmRLC_SAVE_AND_RESTORE_BASE)/sizeof(mmRLC_SAVE_AND_RESTORE_BASE[0]), 0, 0 },
	{ "mmRLC_LB_CNTR_MAX", REG_MMIO, 0x30C5, &mmRLC_LB_CNTR_MAX[0], sizeof(mmRLC_LB_CNTR_MAX)/sizeof(mmRLC_LB_CNTR_MAX[0]), 0, 0 },
	{ "mmRLC_LB_CNTR_INIT", REG_MMIO, 0x30C6, &mmRLC_LB_CNTR_INIT[0], sizeof(mmRLC_LB_CNTR_INIT)/sizeof(mmRLC_LB_CNTR_INIT[0]), 0, 0 },
	{ "mmRLC_DRIVER_CPDMA_STATUS", REG_MMIO, 0x30C7, &mmRLC_DRIVER_CPDMA_STATUS[0], sizeof(mmRLC_DRIVER_CPDMA_STATUS)/sizeof(mmRLC_DRIVER_CPDMA_STATUS[0]), 0, 0 },
	{ "mmRLC_CLEAR_STATE_RESTORE_BASE", REG_MMIO, 0x30C8, NULL, 0, 0, 0 },
	{ "mmRLC_DEBUG_SELECT", REG_MMIO, 0x30C9, &mmRLC_DEBUG_SELECT[0], sizeof(mmRLC_DEBUG_SELECT)/sizeof(mmRLC_DEBUG_SELECT[0]), 0, 0 },
	{ "mmRLC_DEBUG", REG_MMIO, 0x30CA, &mmRLC_DEBUG[0], sizeof(mmRLC_DEBUG)/sizeof(mmRLC_DEBUG[0]), 0, 0 },
	{ "mmRLC_UCODE_ADDR", REG_MMIO, 0x30CB, NULL, 0, 0, 0 },
	{ "mmRLC_UCODE_DATA", REG_MMIO, 0x30CC, NULL, 0, 0, 0 },
	{ "mmRLC_GPU_CLOCK_COUNT_LSB", REG_MMIO, 0x30CE, &mmRLC_GPU_CLOCK_COUNT_LSB[0], sizeof(mmRLC_GPU_CLOCK_COUNT_LSB)/sizeof(mmRLC_GPU_CLOCK_COUNT_LSB[0]), 0, 0 },
	{ "mmRLC_GPU_CLOCK_COUNT_MSB", REG_MMIO, 0x30CF, &mmRLC_GPU_CLOCK_COUNT_MSB[0], sizeof(mmRLC_GPU_CLOCK_COUNT_MSB)/sizeof(mmRLC_GPU_CLOCK_COUNT_MSB[0]), 0, 0 },
	{ "mmRLC_CAPTURE_GPU_CLOCK_COUNT", REG_MMIO, 0x30D0, &mmRLC_CAPTURE_GPU_CLOCK_COUNT[0], sizeof(mmRLC_CAPTURE_GPU_CLOCK_COUNT)/sizeof(mmRLC_CAPTURE_GPU_CLOCK_COUNT[0]), 0, 0 },
	{ "mmRLC_MC_CNTL", REG_MMIO, 0x30D1, &mmRLC_MC_CNTL[0], sizeof(mmRLC_MC_CNTL)/sizeof(mmRLC_MC_CNTL[0]), 0, 0 },
	{ "mmRLC_UCODE_CNTL", REG_MMIO, 0x30D2, &mmRLC_UCODE_CNTL[0], sizeof(mmRLC_UCODE_CNTL)/sizeof(mmRLC_UCODE_CNTL[0]), 0, 0 },
	{ "mmRLC_STAT", REG_MMIO, 0x30D3, &mmRLC_STAT[0], sizeof(mmRLC_STAT)/sizeof(mmRLC_STAT[0]), 0, 0 },
	{ "mmRLC_GPU_CLOCK_32_RES_SEL", REG_MMIO, 0x30D4, &mmRLC_GPU_CLOCK_32_RES_SEL[0], sizeof(mmRLC_GPU_CLOCK_32_RES_SEL)/sizeof(mmRLC_GPU_CLOCK_32_RES_SEL[0]), 0, 0 },
	{ "mmRLC_GPU_CLOCK_32", REG_MMIO, 0x30D5, &mmRLC_GPU_CLOCK_32[0], sizeof(mmRLC_GPU_CLOCK_32)/sizeof(mmRLC_GPU_CLOCK_32[0]), 0, 0 },
	{ "mmRLC_SOFT_RESET_GPU", REG_MMIO, 0x30D6, &mmRLC_SOFT_RESET_GPU[0], sizeof(mmRLC_SOFT_RESET_GPU)/sizeof(mmRLC_SOFT_RESET_GPU[0]), 0, 0 },
	{ "mmRLC_PG_CNTL", REG_MMIO, 0x30D7, &mmRLC_PG_CNTL[0], sizeof(mmRLC_PG_CNTL)/sizeof(mmRLC_PG_CNTL[0]), 0, 0 },
	{ "mmRLC_MEM_SLP_CNTL", REG_MMIO, 0x30D8, &mmRLC_MEM_SLP_CNTL[0], sizeof(mmRLC_MEM_SLP_CNTL)/sizeof(mmRLC_MEM_SLP_CNTL[0]), 0, 0 },
	{ "mmRLC_PERFMON_CNTL", REG_MMIO, 0x30D9, &mmRLC_PERFMON_CNTL[0], sizeof(mmRLC_PERFMON_CNTL)/sizeof(mmRLC_PERFMON_CNTL[0]), 0, 0 },
	{ "mmRLC_PERFCOUNTER0_SELECT", REG_MMIO, 0x30DA, &mmRLC_PERFCOUNTER0_SELECT[0], sizeof(mmRLC_PERFCOUNTER0_SELECT)/sizeof(mmRLC_PERFCOUNTER0_SELECT[0]), 0, 0 },
	{ "mmRLC_PERFCOUNTER0_LO", REG_MMIO, 0x30DB, &mmRLC_PERFCOUNTER0_LO[0], sizeof(mmRLC_PERFCOUNTER0_LO)/sizeof(mmRLC_PERFCOUNTER0_LO[0]), 0, 0 },
	{ "mmRLC_PERFCOUNTER0_HI", REG_MMIO, 0x30DC, &mmRLC_PERFCOUNTER0_HI[0], sizeof(mmRLC_PERFCOUNTER0_HI)/sizeof(mmRLC_PERFCOUNTER0_HI[0]), 0, 0 },
	{ "mmRLC_PERFCOUNTER1_SELECT", REG_MMIO, 0x30DD, &mmRLC_PERFCOUNTER1_SELECT[0], sizeof(mmRLC_PERFCOUNTER1_SELECT)/sizeof(mmRLC_PERFCOUNTER1_SELECT[0]), 0, 0 },
	{ "mmRLC_PERFCOUNTER1_LO", REG_MMIO, 0x30DE, &mmRLC_PERFCOUNTER1_LO[0], sizeof(mmRLC_PERFCOUNTER1_LO)/sizeof(mmRLC_PERFCOUNTER1_LO[0]), 0, 0 },
	{ "mmRLC_PERFCOUNTER1_HI", REG_MMIO, 0x30DF, &mmRLC_PERFCOUNTER1_HI[0], sizeof(mmRLC_PERFCOUNTER1_HI)/sizeof(mmRLC_PERFCOUNTER1_HI[0]), 0, 0 },
	{ "mmCGTT_RLC_CLK_CTRL", REG_MMIO, 0x30E0, &mmCGTT_RLC_CLK_CTRL[0], sizeof(mmCGTT_RLC_CLK_CTRL)/sizeof(mmCGTT_RLC_CLK_CTRL[0]), 0, 0 },
	{ "mmRLC_LOAD_BALANCE_CNTR", REG_MMIO, 0x30F6, &mmRLC_LOAD_BALANCE_CNTR[0], sizeof(mmRLC_LOAD_BALANCE_CNTR)/sizeof(mmRLC_LOAD_BALANCE_CNTR[0]), 0, 0 },
	{ "mmRLC_CGTT_MGCG_OVERRIDE", REG_MMIO, 0x3100, &mmRLC_CGTT_MGCG_OVERRIDE[0], sizeof(mmRLC_CGTT_MGCG_OVERRIDE)/sizeof(mmRLC_CGTT_MGCG_OVERRIDE[0]), 0, 0 },
	{ "mmRLC_CGCG_CGLS_CTRL", REG_MMIO, 0x3101, &mmRLC_CGCG_CGLS_CTRL[0], sizeof(mmRLC_CGCG_CGLS_CTRL)/sizeof(mmRLC_CGCG_CGLS_CTRL[0]), 0, 0 },
	{ "mmRLC_CGCG_RAMP_CTRL", REG_MMIO, 0x3102, &mmRLC_CGCG_RAMP_CTRL[0], sizeof(mmRLC_CGCG_RAMP_CTRL)/sizeof(mmRLC_CGCG_RAMP_CTRL[0]), 0, 0 },
	{ "mmRLC_DYN_PG_STATUS", REG_MMIO, 0x3103, &mmRLC_DYN_PG_STATUS[0], sizeof(mmRLC_DYN_PG_STATUS)/sizeof(mmRLC_DYN_PG_STATUS[0]), 0, 0 },
	{ "mmRLC_DYN_PG_REQUEST", REG_MMIO, 0x3104, &mmRLC_DYN_PG_REQUEST[0], sizeof(mmRLC_DYN_PG_REQUEST)/sizeof(mmRLC_DYN_PG_REQUEST[0]), 0, 0 },
	{ "mmRLC_TTOP_D", REG_MMIO, 0x3105, NULL, 0, 0, 0 },
	{ "mmRLC_CU_STATUS", REG_MMIO, 0x3106, &mmRLC_CU_STATUS[0], sizeof(mmRLC_CU_STATUS)/sizeof(mmRLC_CU_STATUS[0]), 0, 0 },
	{ "mmRLC_LB_INIT_CU_MASK", REG_MMIO, 0x3107, &mmRLC_LB_INIT_CU_MASK[0], sizeof(mmRLC_LB_INIT_CU_MASK)/sizeof(mmRLC_LB_INIT_CU_MASK[0]), 0, 0 },
	{ "mmRLC_LB_ALWAYS_ACTIVE_CU_MASK", REG_MMIO, 0x3108, &mmRLC_LB_ALWAYS_ACTIVE_CU_MASK[0], sizeof(mmRLC_LB_ALWAYS_ACTIVE_CU_MASK)/sizeof(mmRLC_LB_ALWAYS_ACTIVE_CU_MASK[0]), 0, 0 },
	{ "mmRLC_LB_PARAMS", REG_MMIO, 0x3109, &mmRLC_LB_PARAMS[0], sizeof(mmRLC_LB_PARAMS)/sizeof(mmRLC_LB_PARAMS[0]), 0, 0 },
	{ "mmRLC_THREAD1_DELAY", REG_MMIO, 0x310A, &mmRLC_THREAD1_DELAY[0], sizeof(mmRLC_THREAD1_DELAY)/sizeof(mmRLC_THREAD1_DELAY[0]), 0, 0 },
	{ "mmRLC_PG_AO_CU_MASK", REG_MMIO, 0x310B, NULL, 0, 0, 0 },
	{ "mmRLC_PG_ALWAYS_ON_CU_MASK", REG_MMIO, 0x310B, &mmRLC_PG_ALWAYS_ON_CU_MASK[0], sizeof(mmRLC_PG_ALWAYS_ON_CU_MASK)/sizeof(mmRLC_PG_ALWAYS_ON_CU_MASK[0]), 0, 0 },
	{ "mmRLC_MAX_PG_CU", REG_MMIO, 0x310C, &mmRLC_MAX_PG_CU[0], sizeof(mmRLC_MAX_PG_CU)/sizeof(mmRLC_MAX_PG_CU[0]), 0, 0 },
	{ "mmRLC_AUTO_PG_CTRL", REG_MMIO, 0x310D, &mmRLC_AUTO_PG_CTRL[0], sizeof(mmRLC_AUTO_PG_CTRL)/sizeof(mmRLC_AUTO_PG_CTRL[0]), 0, 0 },
	{ "mmRLC_SMU_GRBM_REG_SAVE_CTRL", REG_MMIO, 0x310E, &mmRLC_SMU_GRBM_REG_SAVE_CTRL[0], sizeof(mmRLC_SMU_GRBM_REG_SAVE_CTRL)/sizeof(mmRLC_SMU_GRBM_REG_SAVE_CTRL[0]), 0, 0 },
	{ "mmRLC_SMU_PG_CTRL", REG_MMIO, 0x310F, &mmRLC_SMU_PG_CTRL[0], sizeof(mmRLC_SMU_PG_CTRL)/sizeof(mmRLC_SMU_PG_CTRL[0]), 0, 0 },
	{ "mmRLC_SMU_PG_WAKE_UP_CTRL", REG_MMIO, 0x3110, &mmRLC_SMU_PG_WAKE_UP_CTRL[0], sizeof(mmRLC_SMU_PG_WAKE_UP_CTRL)/sizeof(mmRLC_SMU_PG_WAKE_UP_CTRL[0]), 0, 0 },
	{ "mmRLC_SERDES_RD_MASTER_INDEX", REG_MMIO, 0x3111, &mmRLC_SERDES_RD_MASTER_INDEX[0], sizeof(mmRLC_SERDES_RD_MASTER_INDEX)/sizeof(mmRLC_SERDES_RD_MASTER_INDEX[0]), 0, 0 },
	{ "mmRLC_SERDES_RD_DATA_0", REG_MMIO, 0x3112, &mmRLC_SERDES_RD_DATA_0[0], sizeof(mmRLC_SERDES_RD_DATA_0)/sizeof(mmRLC_SERDES_RD_DATA_0[0]), 0, 0 },
	{ "mmRLC_SERDES_RD_DATA_1", REG_MMIO, 0x3113, &mmRLC_SERDES_RD_DATA_1[0], sizeof(mmRLC_SERDES_RD_DATA_1)/sizeof(mmRLC_SERDES_RD_DATA_1[0]), 0, 0 },
	{ "mmRLC_SERDES_RD_DATA_2", REG_MMIO, 0x3114, &mmRLC_SERDES_RD_DATA_2[0], sizeof(mmRLC_SERDES_RD_DATA_2)/sizeof(mmRLC_SERDES_RD_DATA_2[0]), 0, 0 },
	{ "mmRLC_SERDES_WR_MASTER_MASK_0", REG_MMIO, 0x3115, NULL, 0, 0, 0 },
	{ "mmRLC_SERDES_WR_MASTER_MASK_1", REG_MMIO, 0x3116, NULL, 0, 0, 0 },
	{ "mmRLC_SERDES_WR_CTRL", REG_MMIO, 0x3117, &mmRLC_SERDES_WR_CTRL[0], sizeof(mmRLC_SERDES_WR_CTRL)/sizeof(mmRLC_SERDES_WR_CTRL[0]), 0, 0 },
	{ "mmRLC_SERDES_WR_DATA", REG_MMIO, 0x3118, &mmRLC_SERDES_WR_DATA[0], sizeof(mmRLC_SERDES_WR_DATA)/sizeof(mmRLC_SERDES_WR_DATA[0]), 0, 0 },
	{ "mmRLC_SERDES_MASTER_BUSY_0", REG_MMIO, 0x3119, NULL, 0, 0, 0 },
	{ "mmRLC_SERDES_MASTER_BUSY_1", REG_MMIO, 0x311A, NULL, 0, 0, 0 },
	{ "mmRLC_GCPM_GENERAL_3", REG_MMIO, 0x311E, NULL, 0, 0, 0 },
	{ "mmRAS_SIGNATURE_CONTROL", REG_MMIO, 0x3380, &mmRAS_SIGNATURE_CONTROL[0], sizeof(mmRAS_SIGNATURE_CONTROL)/sizeof(mmRAS_SIGNATURE_CONTROL[0]), 0, 0 },
	{ "mmRAS_SIGNATURE_MASK", REG_MMIO, 0x3381, &mmRAS_SIGNATURE_MASK[0], sizeof(mmRAS_SIGNATURE_MASK)/sizeof(mmRAS_SIGNATURE_MASK[0]), 0, 0 },
	{ "mmRAS_SX_SIGNATURE0", REG_MMIO, 0x3382, &mmRAS_SX_SIGNATURE0[0], sizeof(mmRAS_SX_SIGNATURE0)/sizeof(mmRAS_SX_SIGNATURE0[0]), 0, 0 },
	{ "mmRAS_SX_SIGNATURE1", REG_MMIO, 0x3383, &mmRAS_SX_SIGNATURE1[0], sizeof(mmRAS_SX_SIGNATURE1)/sizeof(mmRAS_SX_SIGNATURE1[0]), 0, 0 },
	{ "mmRAS_SX_SIGNATURE2", REG_MMIO, 0x3384, &mmRAS_SX_SIGNATURE2[0], sizeof(mmRAS_SX_SIGNATURE2)/sizeof(mmRAS_SX_SIGNATURE2[0]), 0, 0 },
	{ "mmRAS_SX_SIGNATURE3", REG_MMIO, 0x3385, &mmRAS_SX_SIGNATURE3[0], sizeof(mmRAS_SX_SIGNATURE3)/sizeof(mmRAS_SX_SIGNATURE3[0]), 0, 0 },
	{ "mmRAS_DB_SIGNATURE0", REG_MMIO, 0x338B, &mmRAS_DB_SIGNATURE0[0], sizeof(mmRAS_DB_SIGNATURE0)/sizeof(mmRAS_DB_SIGNATURE0[0]), 0, 0 },
	{ "mmRAS_PA_SIGNATURE0", REG_MMIO, 0x338C, &mmRAS_PA_SIGNATURE0[0], sizeof(mmRAS_PA_SIGNATURE0)/sizeof(mmRAS_PA_SIGNATURE0[0]), 0, 0 },
	{ "mmRAS_VGT_SIGNATURE0", REG_MMIO, 0x338D, &mmRAS_VGT_SIGNATURE0[0], sizeof(mmRAS_VGT_SIGNATURE0)/sizeof(mmRAS_VGT_SIGNATURE0[0]), 0, 0 },
	{ "mmRAS_SQ_SIGNATURE0", REG_MMIO, 0x338E, &mmRAS_SQ_SIGNATURE0[0], sizeof(mmRAS_SQ_SIGNATURE0)/sizeof(mmRAS_SQ_SIGNATURE0[0]), 0, 0 },
	{ "mmRAS_SC_SIGNATURE0", REG_MMIO, 0x338F, &mmRAS_SC_SIGNATURE0[0], sizeof(mmRAS_SC_SIGNATURE0)/sizeof(mmRAS_SC_SIGNATURE0[0]), 0, 0 },
	{ "mmRAS_SC_SIGNATURE1", REG_MMIO, 0x3390, &mmRAS_SC_SIGNATURE1[0], sizeof(mmRAS_SC_SIGNATURE1)/sizeof(mmRAS_SC_SIGNATURE1[0]), 0, 0 },
	{ "mmRAS_SC_SIGNATURE2", REG_MMIO, 0x3391, &mmRAS_SC_SIGNATURE2[0], sizeof(mmRAS_SC_SIGNATURE2)/sizeof(mmRAS_SC_SIGNATURE2[0]), 0, 0 },
	{ "mmRAS_SC_SIGNATURE3", REG_MMIO, 0x3392, &mmRAS_SC_SIGNATURE3[0], sizeof(mmRAS_SC_SIGNATURE3)/sizeof(mmRAS_SC_SIGNATURE3[0]), 0, 0 },
	{ "mmRAS_SC_SIGNATURE4", REG_MMIO, 0x3393, &mmRAS_SC_SIGNATURE4[0], sizeof(mmRAS_SC_SIGNATURE4)/sizeof(mmRAS_SC_SIGNATURE4[0]), 0, 0 },
	{ "mmRAS_SC_SIGNATURE5", REG_MMIO, 0x3394, &mmRAS_SC_SIGNATURE5[0], sizeof(mmRAS_SC_SIGNATURE5)/sizeof(mmRAS_SC_SIGNATURE5[0]), 0, 0 },
	{ "mmRAS_SC_SIGNATURE6", REG_MMIO, 0x3395, &mmRAS_SC_SIGNATURE6[0], sizeof(mmRAS_SC_SIGNATURE6)/sizeof(mmRAS_SC_SIGNATURE6[0]), 0, 0 },
	{ "mmRAS_SC_SIGNATURE7", REG_MMIO, 0x3396, &mmRAS_SC_SIGNATURE7[0], sizeof(mmRAS_SC_SIGNATURE7)/sizeof(mmRAS_SC_SIGNATURE7[0]), 0, 0 },
	{ "mmRAS_IA_SIGNATURE0", REG_MMIO, 0x3397, &mmRAS_IA_SIGNATURE0[0], sizeof(mmRAS_IA_SIGNATURE0)/sizeof(mmRAS_IA_SIGNATURE0[0]), 0, 0 },
	{ "mmRAS_IA_SIGNATURE1", REG_MMIO, 0x3398, &mmRAS_IA_SIGNATURE1[0], sizeof(mmRAS_IA_SIGNATURE1)/sizeof(mmRAS_IA_SIGNATURE1[0]), 0, 0 },
	{ "mmRAS_SPI_SIGNATURE0", REG_MMIO, 0x3399, &mmRAS_SPI_SIGNATURE0[0], sizeof(mmRAS_SPI_SIGNATURE0)/sizeof(mmRAS_SPI_SIGNATURE0[0]), 0, 0 },
	{ "mmRAS_SPI_SIGNATURE1", REG_MMIO, 0x339A, &mmRAS_SPI_SIGNATURE1[0], sizeof(mmRAS_SPI_SIGNATURE1)/sizeof(mmRAS_SPI_SIGNATURE1[0]), 0, 0 },
	{ "mmRAS_TA_SIGNATURE0", REG_MMIO, 0x339B, &mmRAS_TA_SIGNATURE0[0], sizeof(mmRAS_TA_SIGNATURE0)/sizeof(mmRAS_TA_SIGNATURE0[0]), 0, 0 },
	{ "mmRAS_TD_SIGNATURE0", REG_MMIO, 0x339C, &mmRAS_TD_SIGNATURE0[0], sizeof(mmRAS_TD_SIGNATURE0)/sizeof(mmRAS_TD_SIGNATURE0[0]), 0, 0 },
	{ "mmRAS_CB_SIGNATURE0", REG_MMIO, 0x339D, &mmRAS_CB_SIGNATURE0[0], sizeof(mmRAS_CB_SIGNATURE0)/sizeof(mmRAS_CB_SIGNATURE0[0]), 0, 0 },
	{ "mmRAS_BCI_SIGNATURE0", REG_MMIO, 0x339E, &mmRAS_BCI_SIGNATURE0[0], sizeof(mmRAS_BCI_SIGNATURE0)/sizeof(mmRAS_BCI_SIGNATURE0[0]), 0, 0 },
	{ "mmRAS_BCI_SIGNATURE1", REG_MMIO, 0x339F, &mmRAS_BCI_SIGNATURE1[0], sizeof(mmRAS_BCI_SIGNATURE1)/sizeof(mmRAS_BCI_SIGNATURE1[0]), 0, 0 },
	{ "mmDB_RENDER_CONTROL", REG_MMIO, 0xA000, &mmDB_RENDER_CONTROL[0], sizeof(mmDB_RENDER_CONTROL)/sizeof(mmDB_RENDER_CONTROL[0]), 0, 0 },
	{ "mmDB_COUNT_CONTROL", REG_MMIO, 0xA001, &mmDB_COUNT_CONTROL[0], sizeof(mmDB_COUNT_CONTROL)/sizeof(mmDB_COUNT_CONTROL[0]), 0, 0 },
	{ "mmDB_DEPTH_VIEW", REG_MMIO, 0xA002, &mmDB_DEPTH_VIEW[0], sizeof(mmDB_DEPTH_VIEW)/sizeof(mmDB_DEPTH_VIEW[0]), 0, 0 },
	{ "mmDB_RENDER_OVERRIDE", REG_MMIO, 0xA003, &mmDB_RENDER_OVERRIDE[0], sizeof(mmDB_RENDER_OVERRIDE)/sizeof(mmDB_RENDER_OVERRIDE[0]), 0, 0 },
	{ "mmDB_RENDER_OVERRIDE2", REG_MMIO, 0xA004, &mmDB_RENDER_OVERRIDE2[0], sizeof(mmDB_RENDER_OVERRIDE2)/sizeof(mmDB_RENDER_OVERRIDE2[0]), 0, 0 },
	{ "mmDB_HTILE_DATA_BASE", REG_MMIO, 0xA005, &mmDB_HTILE_DATA_BASE[0], sizeof(mmDB_HTILE_DATA_BASE)/sizeof(mmDB_HTILE_DATA_BASE[0]), 0, 0 },
	{ "mmDB_DEPTH_BOUNDS_MIN", REG_MMIO, 0xA008, &mmDB_DEPTH_BOUNDS_MIN[0], sizeof(mmDB_DEPTH_BOUNDS_MIN)/sizeof(mmDB_DEPTH_BOUNDS_MIN[0]), 0, 0 },
	{ "mmDB_DEPTH_BOUNDS_MAX", REG_MMIO, 0xA009, &mmDB_DEPTH_BOUNDS_MAX[0], sizeof(mmDB_DEPTH_BOUNDS_MAX)/sizeof(mmDB_DEPTH_BOUNDS_MAX[0]), 0, 0 },
	{ "mmDB_STENCIL_CLEAR", REG_MMIO, 0xA00A, &mmDB_STENCIL_CLEAR[0], sizeof(mmDB_STENCIL_CLEAR)/sizeof(mmDB_STENCIL_CLEAR[0]), 0, 0 },
	{ "mmDB_DEPTH_CLEAR", REG_MMIO, 0xA00B, &mmDB_DEPTH_CLEAR[0], sizeof(mmDB_DEPTH_CLEAR)/sizeof(mmDB_DEPTH_CLEAR[0]), 0, 0 },
	{ "mmPA_SC_SCREEN_SCISSOR_TL", REG_MMIO, 0xA00C, &mmPA_SC_SCREEN_SCISSOR_TL[0], sizeof(mmPA_SC_SCREEN_SCISSOR_TL)/sizeof(mmPA_SC_SCREEN_SCISSOR_TL[0]), 0, 0 },
	{ "mmPA_SC_SCREEN_SCISSOR_BR", REG_MMIO, 0xA00D, &mmPA_SC_SCREEN_SCISSOR_BR[0], sizeof(mmPA_SC_SCREEN_SCISSOR_BR)/sizeof(mmPA_SC_SCREEN_SCISSOR_BR[0]), 0, 0 },
	{ "mmDB_DEPTH_INFO", REG_MMIO, 0xA00F, &mmDB_DEPTH_INFO[0], sizeof(mmDB_DEPTH_INFO)/sizeof(mmDB_DEPTH_INFO[0]), 0, 0 },
	{ "mmDB_Z_INFO", REG_MMIO, 0xA010, &mmDB_Z_INFO[0], sizeof(mmDB_Z_INFO)/sizeof(mmDB_Z_INFO[0]), 0, 0 },
	{ "mmDB_STENCIL_INFO", REG_MMIO, 0xA011, &mmDB_STENCIL_INFO[0], sizeof(mmDB_STENCIL_INFO)/sizeof(mmDB_STENCIL_INFO[0]), 0, 0 },
	{ "mmDB_Z_READ_BASE", REG_MMIO, 0xA012, &mmDB_Z_READ_BASE[0], sizeof(mmDB_Z_READ_BASE)/sizeof(mmDB_Z_READ_BASE[0]), 0, 0 },
	{ "mmDB_STENCIL_READ_BASE", REG_MMIO, 0xA013, &mmDB_STENCIL_READ_BASE[0], sizeof(mmDB_STENCIL_READ_BASE)/sizeof(mmDB_STENCIL_READ_BASE[0]), 0, 0 },
	{ "mmDB_Z_WRITE_BASE", REG_MMIO, 0xA014, &mmDB_Z_WRITE_BASE[0], sizeof(mmDB_Z_WRITE_BASE)/sizeof(mmDB_Z_WRITE_BASE[0]), 0, 0 },
	{ "mmDB_STENCIL_WRITE_BASE", REG_MMIO, 0xA015, &mmDB_STENCIL_WRITE_BASE[0], sizeof(mmDB_STENCIL_WRITE_BASE)/sizeof(mmDB_STENCIL_WRITE_BASE[0]), 0, 0 },
	{ "mmDB_DEPTH_SIZE", REG_MMIO, 0xA016, &mmDB_DEPTH_SIZE[0], sizeof(mmDB_DEPTH_SIZE)/sizeof(mmDB_DEPTH_SIZE[0]), 0, 0 },
	{ "mmDB_DEPTH_SLICE", REG_MMIO, 0xA017, &mmDB_DEPTH_SLICE[0], sizeof(mmDB_DEPTH_SLICE)/sizeof(mmDB_DEPTH_SLICE[0]), 0, 0 },
	{ "mmTA_BC_BASE_ADDR", REG_MMIO, 0xA020, &mmTA_BC_BASE_ADDR[0], sizeof(mmTA_BC_BASE_ADDR)/sizeof(mmTA_BC_BASE_ADDR[0]), 0, 0 },
	{ "mmCOHER_DEST_BASE_2", REG_MMIO, 0xA07E, &mmCOHER_DEST_BASE_2[0], sizeof(mmCOHER_DEST_BASE_2)/sizeof(mmCOHER_DEST_BASE_2[0]), 0, 0 },
	{ "mmCOHER_DEST_BASE_3", REG_MMIO, 0xA07F, &mmCOHER_DEST_BASE_3[0], sizeof(mmCOHER_DEST_BASE_3)/sizeof(mmCOHER_DEST_BASE_3[0]), 0, 0 },
	{ "mmPA_SC_WINDOW_OFFSET", REG_MMIO, 0xA080, &mmPA_SC_WINDOW_OFFSET[0], sizeof(mmPA_SC_WINDOW_OFFSET)/sizeof(mmPA_SC_WINDOW_OFFSET[0]), 0, 0 },
	{ "mmPA_SC_WINDOW_SCISSOR_TL", REG_MMIO, 0xA081, &mmPA_SC_WINDOW_SCISSOR_TL[0], sizeof(mmPA_SC_WINDOW_SCISSOR_TL)/sizeof(mmPA_SC_WINDOW_SCISSOR_TL[0]), 0, 0 },
	{ "mmPA_SC_WINDOW_SCISSOR_BR", REG_MMIO, 0xA082, &mmPA_SC_WINDOW_SCISSOR_BR[0], sizeof(mmPA_SC_WINDOW_SCISSOR_BR)/sizeof(mmPA_SC_WINDOW_SCISSOR_BR[0]), 0, 0 },
	{ "mmPA_SC_CLIPRECT_RULE", REG_MMIO, 0xA083, &mmPA_SC_CLIPRECT_RULE[0], sizeof(mmPA_SC_CLIPRECT_RULE)/sizeof(mmPA_SC_CLIPRECT_RULE[0]), 0, 0 },
	{ "mmPA_SC_CLIPRECT_0_TL", REG_MMIO, 0xA084, &mmPA_SC_CLIPRECT_0_TL[0], sizeof(mmPA_SC_CLIPRECT_0_TL)/sizeof(mmPA_SC_CLIPRECT_0_TL[0]), 0, 0 },
	{ "mmPA_SC_CLIPRECT_0_BR", REG_MMIO, 0xA085, &mmPA_SC_CLIPRECT_0_BR[0], sizeof(mmPA_SC_CLIPRECT_0_BR)/sizeof(mmPA_SC_CLIPRECT_0_BR[0]), 0, 0 },
	{ "mmPA_SC_CLIPRECT_1_TL", REG_MMIO, 0xA086, &mmPA_SC_CLIPRECT_1_TL[0], sizeof(mmPA_SC_CLIPRECT_1_TL)/sizeof(mmPA_SC_CLIPRECT_1_TL[0]), 0, 0 },
	{ "mmPA_SC_CLIPRECT_1_BR", REG_MMIO, 0xA087, &mmPA_SC_CLIPRECT_1_BR[0], sizeof(mmPA_SC_CLIPRECT_1_BR)/sizeof(mmPA_SC_CLIPRECT_1_BR[0]), 0, 0 },
	{ "mmPA_SC_CLIPRECT_2_TL", REG_MMIO, 0xA088, &mmPA_SC_CLIPRECT_2_TL[0], sizeof(mmPA_SC_CLIPRECT_2_TL)/sizeof(mmPA_SC_CLIPRECT_2_TL[0]), 0, 0 },
	{ "mmPA_SC_CLIPRECT_2_BR", REG_MMIO, 0xA089, &mmPA_SC_CLIPRECT_2_BR[0], sizeof(mmPA_SC_CLIPRECT_2_BR)/sizeof(mmPA_SC_CLIPRECT_2_BR[0]), 0, 0 },
	{ "mmPA_SC_CLIPRECT_3_TL", REG_MMIO, 0xA08A, &mmPA_SC_CLIPRECT_3_TL[0], sizeof(mmPA_SC_CLIPRECT_3_TL)/sizeof(mmPA_SC_CLIPRECT_3_TL[0]), 0, 0 },
	{ "mmPA_SC_CLIPRECT_3_BR", REG_MMIO, 0xA08B, &mmPA_SC_CLIPRECT_3_BR[0], sizeof(mmPA_SC_CLIPRECT_3_BR)/sizeof(mmPA_SC_CLIPRECT_3_BR[0]), 0, 0 },
	{ "mmPA_SC_EDGERULE", REG_MMIO, 0xA08C, &mmPA_SC_EDGERULE[0], sizeof(mmPA_SC_EDGERULE)/sizeof(mmPA_SC_EDGERULE[0]), 0, 0 },
	{ "mmPA_SU_HARDWARE_SCREEN_OFFSET", REG_MMIO, 0xA08D, &mmPA_SU_HARDWARE_SCREEN_OFFSET[0], sizeof(mmPA_SU_HARDWARE_SCREEN_OFFSET)/sizeof(mmPA_SU_HARDWARE_SCREEN_OFFSET[0]), 0, 0 },
	{ "mmCB_TARGET_MASK", REG_MMIO, 0xA08E, &mmCB_TARGET_MASK[0], sizeof(mmCB_TARGET_MASK)/sizeof(mmCB_TARGET_MASK[0]), 0, 0 },
	{ "mmCB_SHADER_MASK", REG_MMIO, 0xA08F, &mmCB_SHADER_MASK[0], sizeof(mmCB_SHADER_MASK)/sizeof(mmCB_SHADER_MASK[0]), 0, 0 },
	{ "mmPA_SC_GENERIC_SCISSOR_TL", REG_MMIO, 0xA090, &mmPA_SC_GENERIC_SCISSOR_TL[0], sizeof(mmPA_SC_GENERIC_SCISSOR_TL)/sizeof(mmPA_SC_GENERIC_SCISSOR_TL[0]), 0, 0 },
	{ "mmPA_SC_GENERIC_SCISSOR_BR", REG_MMIO, 0xA091, &mmPA_SC_GENERIC_SCISSOR_BR[0], sizeof(mmPA_SC_GENERIC_SCISSOR_BR)/sizeof(mmPA_SC_GENERIC_SCISSOR_BR[0]), 0, 0 },
	{ "mmCOHER_DEST_BASE_0", REG_MMIO, 0xA092, &mmCOHER_DEST_BASE_0[0], sizeof(mmCOHER_DEST_BASE_0)/sizeof(mmCOHER_DEST_BASE_0[0]), 0, 0 },
	{ "mmCOHER_DEST_BASE_1", REG_MMIO, 0xA093, &mmCOHER_DEST_BASE_1[0], sizeof(mmCOHER_DEST_BASE_1)/sizeof(mmCOHER_DEST_BASE_1[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_0_TL", REG_MMIO, 0xA094, &mmPA_SC_VPORT_SCISSOR_0_TL[0], sizeof(mmPA_SC_VPORT_SCISSOR_0_TL)/sizeof(mmPA_SC_VPORT_SCISSOR_0_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_0_BR", REG_MMIO, 0xA095, &mmPA_SC_VPORT_SCISSOR_0_BR[0], sizeof(mmPA_SC_VPORT_SCISSOR_0_BR)/sizeof(mmPA_SC_VPORT_SCISSOR_0_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_1_TL", REG_MMIO, 0xA096, &mmPA_SC_VPORT_SCISSOR_1_TL[0], sizeof(mmPA_SC_VPORT_SCISSOR_1_TL)/sizeof(mmPA_SC_VPORT_SCISSOR_1_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_1_BR", REG_MMIO, 0xA097, &mmPA_SC_VPORT_SCISSOR_1_BR[0], sizeof(mmPA_SC_VPORT_SCISSOR_1_BR)/sizeof(mmPA_SC_VPORT_SCISSOR_1_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_2_TL", REG_MMIO, 0xA098, &mmPA_SC_VPORT_SCISSOR_2_TL[0], sizeof(mmPA_SC_VPORT_SCISSOR_2_TL)/sizeof(mmPA_SC_VPORT_SCISSOR_2_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_2_BR", REG_MMIO, 0xA099, &mmPA_SC_VPORT_SCISSOR_2_BR[0], sizeof(mmPA_SC_VPORT_SCISSOR_2_BR)/sizeof(mmPA_SC_VPORT_SCISSOR_2_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_3_TL", REG_MMIO, 0xA09A, &mmPA_SC_VPORT_SCISSOR_3_TL[0], sizeof(mmPA_SC_VPORT_SCISSOR_3_TL)/sizeof(mmPA_SC_VPORT_SCISSOR_3_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_3_BR", REG_MMIO, 0xA09B, &mmPA_SC_VPORT_SCISSOR_3_BR[0], sizeof(mmPA_SC_VPORT_SCISSOR_3_BR)/sizeof(mmPA_SC_VPORT_SCISSOR_3_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_4_TL", REG_MMIO, 0xA09C, &mmPA_SC_VPORT_SCISSOR_4_TL[0], sizeof(mmPA_SC_VPORT_SCISSOR_4_TL)/sizeof(mmPA_SC_VPORT_SCISSOR_4_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_4_BR", REG_MMIO, 0xA09D, &mmPA_SC_VPORT_SCISSOR_4_BR[0], sizeof(mmPA_SC_VPORT_SCISSOR_4_BR)/sizeof(mmPA_SC_VPORT_SCISSOR_4_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_5_TL", REG_MMIO, 0xA09E, &mmPA_SC_VPORT_SCISSOR_5_TL[0], sizeof(mmPA_SC_VPORT_SCISSOR_5_TL)/sizeof(mmPA_SC_VPORT_SCISSOR_5_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_5_BR", REG_MMIO, 0xA09F, &mmPA_SC_VPORT_SCISSOR_5_BR[0], sizeof(mmPA_SC_VPORT_SCISSOR_5_BR)/sizeof(mmPA_SC_VPORT_SCISSOR_5_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_6_TL", REG_MMIO, 0xA0A0, &mmPA_SC_VPORT_SCISSOR_6_TL[0], sizeof(mmPA_SC_VPORT_SCISSOR_6_TL)/sizeof(mmPA_SC_VPORT_SCISSOR_6_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_6_BR", REG_MMIO, 0xA0A1, &mmPA_SC_VPORT_SCISSOR_6_BR[0], sizeof(mmPA_SC_VPORT_SCISSOR_6_BR)/sizeof(mmPA_SC_VPORT_SCISSOR_6_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_7_TL", REG_MMIO, 0xA0A2, &mmPA_SC_VPORT_SCISSOR_7_TL[0], sizeof(mmPA_SC_VPORT_SCISSOR_7_TL)/sizeof(mmPA_SC_VPORT_SCISSOR_7_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_7_BR", REG_MMIO, 0xA0A3, &mmPA_SC_VPORT_SCISSOR_7_BR[0], sizeof(mmPA_SC_VPORT_SCISSOR_7_BR)/sizeof(mmPA_SC_VPORT_SCISSOR_7_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_8_TL", REG_MMIO, 0xA0A4, &mmPA_SC_VPORT_SCISSOR_8_TL[0], sizeof(mmPA_SC_VPORT_SCISSOR_8_TL)/sizeof(mmPA_SC_VPORT_SCISSOR_8_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_8_BR", REG_MMIO, 0xA0A5, &mmPA_SC_VPORT_SCISSOR_8_BR[0], sizeof(mmPA_SC_VPORT_SCISSOR_8_BR)/sizeof(mmPA_SC_VPORT_SCISSOR_8_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_9_TL", REG_MMIO, 0xA0A6, &mmPA_SC_VPORT_SCISSOR_9_TL[0], sizeof(mmPA_SC_VPORT_SCISSOR_9_TL)/sizeof(mmPA_SC_VPORT_SCISSOR_9_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_9_BR", REG_MMIO, 0xA0A7, &mmPA_SC_VPORT_SCISSOR_9_BR[0], sizeof(mmPA_SC_VPORT_SCISSOR_9_BR)/sizeof(mmPA_SC_VPORT_SCISSOR_9_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_10_TL", REG_MMIO, 0xA0A8, &mmPA_SC_VPORT_SCISSOR_10_TL[0], sizeof(mmPA_SC_VPORT_SCISSOR_10_TL)/sizeof(mmPA_SC_VPORT_SCISSOR_10_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_10_BR", REG_MMIO, 0xA0A9, &mmPA_SC_VPORT_SCISSOR_10_BR[0], sizeof(mmPA_SC_VPORT_SCISSOR_10_BR)/sizeof(mmPA_SC_VPORT_SCISSOR_10_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_11_TL", REG_MMIO, 0xA0AA, &mmPA_SC_VPORT_SCISSOR_11_TL[0], sizeof(mmPA_SC_VPORT_SCISSOR_11_TL)/sizeof(mmPA_SC_VPORT_SCISSOR_11_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_11_BR", REG_MMIO, 0xA0AB, &mmPA_SC_VPORT_SCISSOR_11_BR[0], sizeof(mmPA_SC_VPORT_SCISSOR_11_BR)/sizeof(mmPA_SC_VPORT_SCISSOR_11_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_12_TL", REG_MMIO, 0xA0AC, &mmPA_SC_VPORT_SCISSOR_12_TL[0], sizeof(mmPA_SC_VPORT_SCISSOR_12_TL)/sizeof(mmPA_SC_VPORT_SCISSOR_12_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_12_BR", REG_MMIO, 0xA0AD, &mmPA_SC_VPORT_SCISSOR_12_BR[0], sizeof(mmPA_SC_VPORT_SCISSOR_12_BR)/sizeof(mmPA_SC_VPORT_SCISSOR_12_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_13_TL", REG_MMIO, 0xA0AE, &mmPA_SC_VPORT_SCISSOR_13_TL[0], sizeof(mmPA_SC_VPORT_SCISSOR_13_TL)/sizeof(mmPA_SC_VPORT_SCISSOR_13_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_13_BR", REG_MMIO, 0xA0AF, &mmPA_SC_VPORT_SCISSOR_13_BR[0], sizeof(mmPA_SC_VPORT_SCISSOR_13_BR)/sizeof(mmPA_SC_VPORT_SCISSOR_13_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_14_TL", REG_MMIO, 0xA0B0, &mmPA_SC_VPORT_SCISSOR_14_TL[0], sizeof(mmPA_SC_VPORT_SCISSOR_14_TL)/sizeof(mmPA_SC_VPORT_SCISSOR_14_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_14_BR", REG_MMIO, 0xA0B1, &mmPA_SC_VPORT_SCISSOR_14_BR[0], sizeof(mmPA_SC_VPORT_SCISSOR_14_BR)/sizeof(mmPA_SC_VPORT_SCISSOR_14_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_15_TL", REG_MMIO, 0xA0B2, &mmPA_SC_VPORT_SCISSOR_15_TL[0], sizeof(mmPA_SC_VPORT_SCISSOR_15_TL)/sizeof(mmPA_SC_VPORT_SCISSOR_15_TL[0]), 0, 0 },
	{ "mmPA_SC_VPORT_SCISSOR_15_BR", REG_MMIO, 0xA0B3, &mmPA_SC_VPORT_SCISSOR_15_BR[0], sizeof(mmPA_SC_VPORT_SCISSOR_15_BR)/sizeof(mmPA_SC_VPORT_SCISSOR_15_BR[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_0", REG_MMIO, 0xA0B4, &mmPA_SC_VPORT_ZMIN_0[0], sizeof(mmPA_SC_VPORT_ZMIN_0)/sizeof(mmPA_SC_VPORT_ZMIN_0[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_0", REG_MMIO, 0xA0B5, &mmPA_SC_VPORT_ZMAX_0[0], sizeof(mmPA_SC_VPORT_ZMAX_0)/sizeof(mmPA_SC_VPORT_ZMAX_0[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_1", REG_MMIO, 0xA0B6, &mmPA_SC_VPORT_ZMIN_1[0], sizeof(mmPA_SC_VPORT_ZMIN_1)/sizeof(mmPA_SC_VPORT_ZMIN_1[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_1", REG_MMIO, 0xA0B7, &mmPA_SC_VPORT_ZMAX_1[0], sizeof(mmPA_SC_VPORT_ZMAX_1)/sizeof(mmPA_SC_VPORT_ZMAX_1[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_2", REG_MMIO, 0xA0B8, &mmPA_SC_VPORT_ZMIN_2[0], sizeof(mmPA_SC_VPORT_ZMIN_2)/sizeof(mmPA_SC_VPORT_ZMIN_2[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_2", REG_MMIO, 0xA0B9, &mmPA_SC_VPORT_ZMAX_2[0], sizeof(mmPA_SC_VPORT_ZMAX_2)/sizeof(mmPA_SC_VPORT_ZMAX_2[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_3", REG_MMIO, 0xA0BA, &mmPA_SC_VPORT_ZMIN_3[0], sizeof(mmPA_SC_VPORT_ZMIN_3)/sizeof(mmPA_SC_VPORT_ZMIN_3[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_3", REG_MMIO, 0xA0BB, &mmPA_SC_VPORT_ZMAX_3[0], sizeof(mmPA_SC_VPORT_ZMAX_3)/sizeof(mmPA_SC_VPORT_ZMAX_3[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_4", REG_MMIO, 0xA0BC, &mmPA_SC_VPORT_ZMIN_4[0], sizeof(mmPA_SC_VPORT_ZMIN_4)/sizeof(mmPA_SC_VPORT_ZMIN_4[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_4", REG_MMIO, 0xA0BD, &mmPA_SC_VPORT_ZMAX_4[0], sizeof(mmPA_SC_VPORT_ZMAX_4)/sizeof(mmPA_SC_VPORT_ZMAX_4[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_5", REG_MMIO, 0xA0BE, &mmPA_SC_VPORT_ZMIN_5[0], sizeof(mmPA_SC_VPORT_ZMIN_5)/sizeof(mmPA_SC_VPORT_ZMIN_5[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_5", REG_MMIO, 0xA0BF, &mmPA_SC_VPORT_ZMAX_5[0], sizeof(mmPA_SC_VPORT_ZMAX_5)/sizeof(mmPA_SC_VPORT_ZMAX_5[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_6", REG_MMIO, 0xA0C0, &mmPA_SC_VPORT_ZMIN_6[0], sizeof(mmPA_SC_VPORT_ZMIN_6)/sizeof(mmPA_SC_VPORT_ZMIN_6[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_6", REG_MMIO, 0xA0C1, &mmPA_SC_VPORT_ZMAX_6[0], sizeof(mmPA_SC_VPORT_ZMAX_6)/sizeof(mmPA_SC_VPORT_ZMAX_6[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_7", REG_MMIO, 0xA0C2, &mmPA_SC_VPORT_ZMIN_7[0], sizeof(mmPA_SC_VPORT_ZMIN_7)/sizeof(mmPA_SC_VPORT_ZMIN_7[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_7", REG_MMIO, 0xA0C3, &mmPA_SC_VPORT_ZMAX_7[0], sizeof(mmPA_SC_VPORT_ZMAX_7)/sizeof(mmPA_SC_VPORT_ZMAX_7[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_8", REG_MMIO, 0xA0C4, &mmPA_SC_VPORT_ZMIN_8[0], sizeof(mmPA_SC_VPORT_ZMIN_8)/sizeof(mmPA_SC_VPORT_ZMIN_8[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_8", REG_MMIO, 0xA0C5, &mmPA_SC_VPORT_ZMAX_8[0], sizeof(mmPA_SC_VPORT_ZMAX_8)/sizeof(mmPA_SC_VPORT_ZMAX_8[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_9", REG_MMIO, 0xA0C6, &mmPA_SC_VPORT_ZMIN_9[0], sizeof(mmPA_SC_VPORT_ZMIN_9)/sizeof(mmPA_SC_VPORT_ZMIN_9[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_9", REG_MMIO, 0xA0C7, &mmPA_SC_VPORT_ZMAX_9[0], sizeof(mmPA_SC_VPORT_ZMAX_9)/sizeof(mmPA_SC_VPORT_ZMAX_9[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_10", REG_MMIO, 0xA0C8, &mmPA_SC_VPORT_ZMIN_10[0], sizeof(mmPA_SC_VPORT_ZMIN_10)/sizeof(mmPA_SC_VPORT_ZMIN_10[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_10", REG_MMIO, 0xA0C9, &mmPA_SC_VPORT_ZMAX_10[0], sizeof(mmPA_SC_VPORT_ZMAX_10)/sizeof(mmPA_SC_VPORT_ZMAX_10[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_11", REG_MMIO, 0xA0CA, &mmPA_SC_VPORT_ZMIN_11[0], sizeof(mmPA_SC_VPORT_ZMIN_11)/sizeof(mmPA_SC_VPORT_ZMIN_11[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_11", REG_MMIO, 0xA0CB, &mmPA_SC_VPORT_ZMAX_11[0], sizeof(mmPA_SC_VPORT_ZMAX_11)/sizeof(mmPA_SC_VPORT_ZMAX_11[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_12", REG_MMIO, 0xA0CC, &mmPA_SC_VPORT_ZMIN_12[0], sizeof(mmPA_SC_VPORT_ZMIN_12)/sizeof(mmPA_SC_VPORT_ZMIN_12[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_12", REG_MMIO, 0xA0CD, &mmPA_SC_VPORT_ZMAX_12[0], sizeof(mmPA_SC_VPORT_ZMAX_12)/sizeof(mmPA_SC_VPORT_ZMAX_12[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_13", REG_MMIO, 0xA0CE, &mmPA_SC_VPORT_ZMIN_13[0], sizeof(mmPA_SC_VPORT_ZMIN_13)/sizeof(mmPA_SC_VPORT_ZMIN_13[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_13", REG_MMIO, 0xA0CF, &mmPA_SC_VPORT_ZMAX_13[0], sizeof(mmPA_SC_VPORT_ZMAX_13)/sizeof(mmPA_SC_VPORT_ZMAX_13[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_14", REG_MMIO, 0xA0D0, &mmPA_SC_VPORT_ZMIN_14[0], sizeof(mmPA_SC_VPORT_ZMIN_14)/sizeof(mmPA_SC_VPORT_ZMIN_14[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_14", REG_MMIO, 0xA0D1, &mmPA_SC_VPORT_ZMAX_14[0], sizeof(mmPA_SC_VPORT_ZMAX_14)/sizeof(mmPA_SC_VPORT_ZMAX_14[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMIN_15", REG_MMIO, 0xA0D2, &mmPA_SC_VPORT_ZMIN_15[0], sizeof(mmPA_SC_VPORT_ZMIN_15)/sizeof(mmPA_SC_VPORT_ZMIN_15[0]), 0, 0 },
	{ "mmPA_SC_VPORT_ZMAX_15", REG_MMIO, 0xA0D3, &mmPA_SC_VPORT_ZMAX_15[0], sizeof(mmPA_SC_VPORT_ZMAX_15)/sizeof(mmPA_SC_VPORT_ZMAX_15[0]), 0, 0 },
	{ "mmPA_SC_RASTER_CONFIG", REG_MMIO, 0xA0D4, &mmPA_SC_RASTER_CONFIG[0], sizeof(mmPA_SC_RASTER_CONFIG)/sizeof(mmPA_SC_RASTER_CONFIG[0]), 0, 0 },
	{ "mmCP_PERFMON_CNTX_CNTL", REG_MMIO, 0xA0D8, &mmCP_PERFMON_CNTX_CNTL[0], sizeof(mmCP_PERFMON_CNTX_CNTL)/sizeof(mmCP_PERFMON_CNTX_CNTL[0]), 0, 0 },
	{ "mmCP_RINGID", REG_MMIO, 0xA0D9, &mmCP_RINGID[0], sizeof(mmCP_RINGID)/sizeof(mmCP_RINGID[0]), 0, 0 },
	{ "mmCP_VMID", REG_MMIO, 0xA0DA, &mmCP_VMID[0], sizeof(mmCP_VMID)/sizeof(mmCP_VMID[0]), 0, 0 },
	{ "mmVGT_MAX_VTX_INDX", REG_MMIO, 0xA100, &mmVGT_MAX_VTX_INDX[0], sizeof(mmVGT_MAX_VTX_INDX)/sizeof(mmVGT_MAX_VTX_INDX[0]), 0, 0 },
	{ "mmVGT_MIN_VTX_INDX", REG_MMIO, 0xA101, &mmVGT_MIN_VTX_INDX[0], sizeof(mmVGT_MIN_VTX_INDX)/sizeof(mmVGT_MIN_VTX_INDX[0]), 0, 0 },
	{ "mmVGT_INDX_OFFSET", REG_MMIO, 0xA102, &mmVGT_INDX_OFFSET[0], sizeof(mmVGT_INDX_OFFSET)/sizeof(mmVGT_INDX_OFFSET[0]), 0, 0 },
	{ "mmVGT_MULTI_PRIM_IB_RESET_INDX", REG_MMIO, 0xA103, &mmVGT_MULTI_PRIM_IB_RESET_INDX[0], sizeof(mmVGT_MULTI_PRIM_IB_RESET_INDX)/sizeof(mmVGT_MULTI_PRIM_IB_RESET_INDX[0]), 0, 0 },
	{ "mmCB_BLEND_RED", REG_MMIO, 0xA105, &mmCB_BLEND_RED[0], sizeof(mmCB_BLEND_RED)/sizeof(mmCB_BLEND_RED[0]), 0, 0 },
	{ "mmCB_BLEND_GREEN", REG_MMIO, 0xA106, &mmCB_BLEND_GREEN[0], sizeof(mmCB_BLEND_GREEN)/sizeof(mmCB_BLEND_GREEN[0]), 0, 0 },
	{ "mmCB_BLEND_BLUE", REG_MMIO, 0xA107, &mmCB_BLEND_BLUE[0], sizeof(mmCB_BLEND_BLUE)/sizeof(mmCB_BLEND_BLUE[0]), 0, 0 },
	{ "mmCB_BLEND_ALPHA", REG_MMIO, 0xA108, &mmCB_BLEND_ALPHA[0], sizeof(mmCB_BLEND_ALPHA)/sizeof(mmCB_BLEND_ALPHA[0]), 0, 0 },
	{ "mmDB_STENCIL_CONTROL", REG_MMIO, 0xA10B, &mmDB_STENCIL_CONTROL[0], sizeof(mmDB_STENCIL_CONTROL)/sizeof(mmDB_STENCIL_CONTROL[0]), 0, 0 },
	{ "mmDB_STENCILREFMASK", REG_MMIO, 0xA10C, &mmDB_STENCILREFMASK[0], sizeof(mmDB_STENCILREFMASK)/sizeof(mmDB_STENCILREFMASK[0]), 0, 0 },
	{ "mmDB_STENCILREFMASK_BF", REG_MMIO, 0xA10D, &mmDB_STENCILREFMASK_BF[0], sizeof(mmDB_STENCILREFMASK_BF)/sizeof(mmDB_STENCILREFMASK_BF[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE", REG_MMIO, 0xA10F, &mmPA_CL_VPORT_XSCALE[0], sizeof(mmPA_CL_VPORT_XSCALE)/sizeof(mmPA_CL_VPORT_XSCALE[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET", REG_MMIO, 0xA110, &mmPA_CL_VPORT_XOFFSET[0], sizeof(mmPA_CL_VPORT_XOFFSET)/sizeof(mmPA_CL_VPORT_XOFFSET[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE", REG_MMIO, 0xA111, &mmPA_CL_VPORT_YSCALE[0], sizeof(mmPA_CL_VPORT_YSCALE)/sizeof(mmPA_CL_VPORT_YSCALE[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET", REG_MMIO, 0xA112, &mmPA_CL_VPORT_YOFFSET[0], sizeof(mmPA_CL_VPORT_YOFFSET)/sizeof(mmPA_CL_VPORT_YOFFSET[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE", REG_MMIO, 0xA113, &mmPA_CL_VPORT_ZSCALE[0], sizeof(mmPA_CL_VPORT_ZSCALE)/sizeof(mmPA_CL_VPORT_ZSCALE[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET", REG_MMIO, 0xA114, &mmPA_CL_VPORT_ZOFFSET[0], sizeof(mmPA_CL_VPORT_ZOFFSET)/sizeof(mmPA_CL_VPORT_ZOFFSET[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_1", REG_MMIO, 0xA115, &mmPA_CL_VPORT_XSCALE_1[0], sizeof(mmPA_CL_VPORT_XSCALE_1)/sizeof(mmPA_CL_VPORT_XSCALE_1[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_1", REG_MMIO, 0xA116, &mmPA_CL_VPORT_XOFFSET_1[0], sizeof(mmPA_CL_VPORT_XOFFSET_1)/sizeof(mmPA_CL_VPORT_XOFFSET_1[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_1", REG_MMIO, 0xA117, &mmPA_CL_VPORT_YSCALE_1[0], sizeof(mmPA_CL_VPORT_YSCALE_1)/sizeof(mmPA_CL_VPORT_YSCALE_1[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_1", REG_MMIO, 0xA118, &mmPA_CL_VPORT_YOFFSET_1[0], sizeof(mmPA_CL_VPORT_YOFFSET_1)/sizeof(mmPA_CL_VPORT_YOFFSET_1[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_1", REG_MMIO, 0xA119, &mmPA_CL_VPORT_ZSCALE_1[0], sizeof(mmPA_CL_VPORT_ZSCALE_1)/sizeof(mmPA_CL_VPORT_ZSCALE_1[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_1", REG_MMIO, 0xA11A, &mmPA_CL_VPORT_ZOFFSET_1[0], sizeof(mmPA_CL_VPORT_ZOFFSET_1)/sizeof(mmPA_CL_VPORT_ZOFFSET_1[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_2", REG_MMIO, 0xA11B, &mmPA_CL_VPORT_XSCALE_2[0], sizeof(mmPA_CL_VPORT_XSCALE_2)/sizeof(mmPA_CL_VPORT_XSCALE_2[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_2", REG_MMIO, 0xA11C, &mmPA_CL_VPORT_XOFFSET_2[0], sizeof(mmPA_CL_VPORT_XOFFSET_2)/sizeof(mmPA_CL_VPORT_XOFFSET_2[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_2", REG_MMIO, 0xA11D, &mmPA_CL_VPORT_YSCALE_2[0], sizeof(mmPA_CL_VPORT_YSCALE_2)/sizeof(mmPA_CL_VPORT_YSCALE_2[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_2", REG_MMIO, 0xA11E, &mmPA_CL_VPORT_YOFFSET_2[0], sizeof(mmPA_CL_VPORT_YOFFSET_2)/sizeof(mmPA_CL_VPORT_YOFFSET_2[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_2", REG_MMIO, 0xA11F, &mmPA_CL_VPORT_ZSCALE_2[0], sizeof(mmPA_CL_VPORT_ZSCALE_2)/sizeof(mmPA_CL_VPORT_ZSCALE_2[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_2", REG_MMIO, 0xA120, &mmPA_CL_VPORT_ZOFFSET_2[0], sizeof(mmPA_CL_VPORT_ZOFFSET_2)/sizeof(mmPA_CL_VPORT_ZOFFSET_2[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_3", REG_MMIO, 0xA121, &mmPA_CL_VPORT_XSCALE_3[0], sizeof(mmPA_CL_VPORT_XSCALE_3)/sizeof(mmPA_CL_VPORT_XSCALE_3[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_3", REG_MMIO, 0xA122, &mmPA_CL_VPORT_XOFFSET_3[0], sizeof(mmPA_CL_VPORT_XOFFSET_3)/sizeof(mmPA_CL_VPORT_XOFFSET_3[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_3", REG_MMIO, 0xA123, &mmPA_CL_VPORT_YSCALE_3[0], sizeof(mmPA_CL_VPORT_YSCALE_3)/sizeof(mmPA_CL_VPORT_YSCALE_3[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_3", REG_MMIO, 0xA124, &mmPA_CL_VPORT_YOFFSET_3[0], sizeof(mmPA_CL_VPORT_YOFFSET_3)/sizeof(mmPA_CL_VPORT_YOFFSET_3[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_3", REG_MMIO, 0xA125, &mmPA_CL_VPORT_ZSCALE_3[0], sizeof(mmPA_CL_VPORT_ZSCALE_3)/sizeof(mmPA_CL_VPORT_ZSCALE_3[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_3", REG_MMIO, 0xA126, &mmPA_CL_VPORT_ZOFFSET_3[0], sizeof(mmPA_CL_VPORT_ZOFFSET_3)/sizeof(mmPA_CL_VPORT_ZOFFSET_3[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_4", REG_MMIO, 0xA127, &mmPA_CL_VPORT_XSCALE_4[0], sizeof(mmPA_CL_VPORT_XSCALE_4)/sizeof(mmPA_CL_VPORT_XSCALE_4[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_4", REG_MMIO, 0xA128, &mmPA_CL_VPORT_XOFFSET_4[0], sizeof(mmPA_CL_VPORT_XOFFSET_4)/sizeof(mmPA_CL_VPORT_XOFFSET_4[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_4", REG_MMIO, 0xA129, &mmPA_CL_VPORT_YSCALE_4[0], sizeof(mmPA_CL_VPORT_YSCALE_4)/sizeof(mmPA_CL_VPORT_YSCALE_4[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_4", REG_MMIO, 0xA12A, &mmPA_CL_VPORT_YOFFSET_4[0], sizeof(mmPA_CL_VPORT_YOFFSET_4)/sizeof(mmPA_CL_VPORT_YOFFSET_4[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_4", REG_MMIO, 0xA12B, &mmPA_CL_VPORT_ZSCALE_4[0], sizeof(mmPA_CL_VPORT_ZSCALE_4)/sizeof(mmPA_CL_VPORT_ZSCALE_4[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_4", REG_MMIO, 0xA12C, &mmPA_CL_VPORT_ZOFFSET_4[0], sizeof(mmPA_CL_VPORT_ZOFFSET_4)/sizeof(mmPA_CL_VPORT_ZOFFSET_4[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_5", REG_MMIO, 0xA12D, &mmPA_CL_VPORT_XSCALE_5[0], sizeof(mmPA_CL_VPORT_XSCALE_5)/sizeof(mmPA_CL_VPORT_XSCALE_5[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_5", REG_MMIO, 0xA12E, &mmPA_CL_VPORT_XOFFSET_5[0], sizeof(mmPA_CL_VPORT_XOFFSET_5)/sizeof(mmPA_CL_VPORT_XOFFSET_5[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_5", REG_MMIO, 0xA12F, &mmPA_CL_VPORT_YSCALE_5[0], sizeof(mmPA_CL_VPORT_YSCALE_5)/sizeof(mmPA_CL_VPORT_YSCALE_5[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_5", REG_MMIO, 0xA130, &mmPA_CL_VPORT_YOFFSET_5[0], sizeof(mmPA_CL_VPORT_YOFFSET_5)/sizeof(mmPA_CL_VPORT_YOFFSET_5[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_5", REG_MMIO, 0xA131, &mmPA_CL_VPORT_ZSCALE_5[0], sizeof(mmPA_CL_VPORT_ZSCALE_5)/sizeof(mmPA_CL_VPORT_ZSCALE_5[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_5", REG_MMIO, 0xA132, &mmPA_CL_VPORT_ZOFFSET_5[0], sizeof(mmPA_CL_VPORT_ZOFFSET_5)/sizeof(mmPA_CL_VPORT_ZOFFSET_5[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_6", REG_MMIO, 0xA133, &mmPA_CL_VPORT_XSCALE_6[0], sizeof(mmPA_CL_VPORT_XSCALE_6)/sizeof(mmPA_CL_VPORT_XSCALE_6[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_6", REG_MMIO, 0xA134, &mmPA_CL_VPORT_XOFFSET_6[0], sizeof(mmPA_CL_VPORT_XOFFSET_6)/sizeof(mmPA_CL_VPORT_XOFFSET_6[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_6", REG_MMIO, 0xA135, &mmPA_CL_VPORT_YSCALE_6[0], sizeof(mmPA_CL_VPORT_YSCALE_6)/sizeof(mmPA_CL_VPORT_YSCALE_6[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_6", REG_MMIO, 0xA136, &mmPA_CL_VPORT_YOFFSET_6[0], sizeof(mmPA_CL_VPORT_YOFFSET_6)/sizeof(mmPA_CL_VPORT_YOFFSET_6[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_6", REG_MMIO, 0xA137, &mmPA_CL_VPORT_ZSCALE_6[0], sizeof(mmPA_CL_VPORT_ZSCALE_6)/sizeof(mmPA_CL_VPORT_ZSCALE_6[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_6", REG_MMIO, 0xA138, &mmPA_CL_VPORT_ZOFFSET_6[0], sizeof(mmPA_CL_VPORT_ZOFFSET_6)/sizeof(mmPA_CL_VPORT_ZOFFSET_6[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_7", REG_MMIO, 0xA139, &mmPA_CL_VPORT_XSCALE_7[0], sizeof(mmPA_CL_VPORT_XSCALE_7)/sizeof(mmPA_CL_VPORT_XSCALE_7[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_7", REG_MMIO, 0xA13A, &mmPA_CL_VPORT_XOFFSET_7[0], sizeof(mmPA_CL_VPORT_XOFFSET_7)/sizeof(mmPA_CL_VPORT_XOFFSET_7[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_7", REG_MMIO, 0xA13B, &mmPA_CL_VPORT_YSCALE_7[0], sizeof(mmPA_CL_VPORT_YSCALE_7)/sizeof(mmPA_CL_VPORT_YSCALE_7[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_7", REG_MMIO, 0xA13C, &mmPA_CL_VPORT_YOFFSET_7[0], sizeof(mmPA_CL_VPORT_YOFFSET_7)/sizeof(mmPA_CL_VPORT_YOFFSET_7[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_7", REG_MMIO, 0xA13D, &mmPA_CL_VPORT_ZSCALE_7[0], sizeof(mmPA_CL_VPORT_ZSCALE_7)/sizeof(mmPA_CL_VPORT_ZSCALE_7[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_7", REG_MMIO, 0xA13E, &mmPA_CL_VPORT_ZOFFSET_7[0], sizeof(mmPA_CL_VPORT_ZOFFSET_7)/sizeof(mmPA_CL_VPORT_ZOFFSET_7[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_8", REG_MMIO, 0xA13F, &mmPA_CL_VPORT_XSCALE_8[0], sizeof(mmPA_CL_VPORT_XSCALE_8)/sizeof(mmPA_CL_VPORT_XSCALE_8[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_8", REG_MMIO, 0xA140, &mmPA_CL_VPORT_XOFFSET_8[0], sizeof(mmPA_CL_VPORT_XOFFSET_8)/sizeof(mmPA_CL_VPORT_XOFFSET_8[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_8", REG_MMIO, 0xA141, &mmPA_CL_VPORT_YSCALE_8[0], sizeof(mmPA_CL_VPORT_YSCALE_8)/sizeof(mmPA_CL_VPORT_YSCALE_8[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_8", REG_MMIO, 0xA142, &mmPA_CL_VPORT_YOFFSET_8[0], sizeof(mmPA_CL_VPORT_YOFFSET_8)/sizeof(mmPA_CL_VPORT_YOFFSET_8[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_8", REG_MMIO, 0xA143, &mmPA_CL_VPORT_ZSCALE_8[0], sizeof(mmPA_CL_VPORT_ZSCALE_8)/sizeof(mmPA_CL_VPORT_ZSCALE_8[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_8", REG_MMIO, 0xA144, &mmPA_CL_VPORT_ZOFFSET_8[0], sizeof(mmPA_CL_VPORT_ZOFFSET_8)/sizeof(mmPA_CL_VPORT_ZOFFSET_8[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_9", REG_MMIO, 0xA145, &mmPA_CL_VPORT_XSCALE_9[0], sizeof(mmPA_CL_VPORT_XSCALE_9)/sizeof(mmPA_CL_VPORT_XSCALE_9[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_9", REG_MMIO, 0xA146, &mmPA_CL_VPORT_XOFFSET_9[0], sizeof(mmPA_CL_VPORT_XOFFSET_9)/sizeof(mmPA_CL_VPORT_XOFFSET_9[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_9", REG_MMIO, 0xA147, &mmPA_CL_VPORT_YSCALE_9[0], sizeof(mmPA_CL_VPORT_YSCALE_9)/sizeof(mmPA_CL_VPORT_YSCALE_9[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_9", REG_MMIO, 0xA148, &mmPA_CL_VPORT_YOFFSET_9[0], sizeof(mmPA_CL_VPORT_YOFFSET_9)/sizeof(mmPA_CL_VPORT_YOFFSET_9[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_9", REG_MMIO, 0xA149, &mmPA_CL_VPORT_ZSCALE_9[0], sizeof(mmPA_CL_VPORT_ZSCALE_9)/sizeof(mmPA_CL_VPORT_ZSCALE_9[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_9", REG_MMIO, 0xA14A, &mmPA_CL_VPORT_ZOFFSET_9[0], sizeof(mmPA_CL_VPORT_ZOFFSET_9)/sizeof(mmPA_CL_VPORT_ZOFFSET_9[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_10", REG_MMIO, 0xA14B, &mmPA_CL_VPORT_XSCALE_10[0], sizeof(mmPA_CL_VPORT_XSCALE_10)/sizeof(mmPA_CL_VPORT_XSCALE_10[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_10", REG_MMIO, 0xA14C, &mmPA_CL_VPORT_XOFFSET_10[0], sizeof(mmPA_CL_VPORT_XOFFSET_10)/sizeof(mmPA_CL_VPORT_XOFFSET_10[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_10", REG_MMIO, 0xA14D, &mmPA_CL_VPORT_YSCALE_10[0], sizeof(mmPA_CL_VPORT_YSCALE_10)/sizeof(mmPA_CL_VPORT_YSCALE_10[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_10", REG_MMIO, 0xA14E, &mmPA_CL_VPORT_YOFFSET_10[0], sizeof(mmPA_CL_VPORT_YOFFSET_10)/sizeof(mmPA_CL_VPORT_YOFFSET_10[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_10", REG_MMIO, 0xA14F, &mmPA_CL_VPORT_ZSCALE_10[0], sizeof(mmPA_CL_VPORT_ZSCALE_10)/sizeof(mmPA_CL_VPORT_ZSCALE_10[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_10", REG_MMIO, 0xA150, &mmPA_CL_VPORT_ZOFFSET_10[0], sizeof(mmPA_CL_VPORT_ZOFFSET_10)/sizeof(mmPA_CL_VPORT_ZOFFSET_10[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_11", REG_MMIO, 0xA151, &mmPA_CL_VPORT_XSCALE_11[0], sizeof(mmPA_CL_VPORT_XSCALE_11)/sizeof(mmPA_CL_VPORT_XSCALE_11[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_11", REG_MMIO, 0xA152, &mmPA_CL_VPORT_XOFFSET_11[0], sizeof(mmPA_CL_VPORT_XOFFSET_11)/sizeof(mmPA_CL_VPORT_XOFFSET_11[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_11", REG_MMIO, 0xA153, &mmPA_CL_VPORT_YSCALE_11[0], sizeof(mmPA_CL_VPORT_YSCALE_11)/sizeof(mmPA_CL_VPORT_YSCALE_11[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_11", REG_MMIO, 0xA154, &mmPA_CL_VPORT_YOFFSET_11[0], sizeof(mmPA_CL_VPORT_YOFFSET_11)/sizeof(mmPA_CL_VPORT_YOFFSET_11[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_11", REG_MMIO, 0xA155, &mmPA_CL_VPORT_ZSCALE_11[0], sizeof(mmPA_CL_VPORT_ZSCALE_11)/sizeof(mmPA_CL_VPORT_ZSCALE_11[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_11", REG_MMIO, 0xA156, &mmPA_CL_VPORT_ZOFFSET_11[0], sizeof(mmPA_CL_VPORT_ZOFFSET_11)/sizeof(mmPA_CL_VPORT_ZOFFSET_11[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_12", REG_MMIO, 0xA157, &mmPA_CL_VPORT_XSCALE_12[0], sizeof(mmPA_CL_VPORT_XSCALE_12)/sizeof(mmPA_CL_VPORT_XSCALE_12[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_12", REG_MMIO, 0xA158, &mmPA_CL_VPORT_XOFFSET_12[0], sizeof(mmPA_CL_VPORT_XOFFSET_12)/sizeof(mmPA_CL_VPORT_XOFFSET_12[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_12", REG_MMIO, 0xA159, &mmPA_CL_VPORT_YSCALE_12[0], sizeof(mmPA_CL_VPORT_YSCALE_12)/sizeof(mmPA_CL_VPORT_YSCALE_12[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_12", REG_MMIO, 0xA15A, &mmPA_CL_VPORT_YOFFSET_12[0], sizeof(mmPA_CL_VPORT_YOFFSET_12)/sizeof(mmPA_CL_VPORT_YOFFSET_12[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_12", REG_MMIO, 0xA15B, &mmPA_CL_VPORT_ZSCALE_12[0], sizeof(mmPA_CL_VPORT_ZSCALE_12)/sizeof(mmPA_CL_VPORT_ZSCALE_12[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_12", REG_MMIO, 0xA15C, &mmPA_CL_VPORT_ZOFFSET_12[0], sizeof(mmPA_CL_VPORT_ZOFFSET_12)/sizeof(mmPA_CL_VPORT_ZOFFSET_12[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_13", REG_MMIO, 0xA15D, &mmPA_CL_VPORT_XSCALE_13[0], sizeof(mmPA_CL_VPORT_XSCALE_13)/sizeof(mmPA_CL_VPORT_XSCALE_13[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_13", REG_MMIO, 0xA15E, &mmPA_CL_VPORT_XOFFSET_13[0], sizeof(mmPA_CL_VPORT_XOFFSET_13)/sizeof(mmPA_CL_VPORT_XOFFSET_13[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_13", REG_MMIO, 0xA15F, &mmPA_CL_VPORT_YSCALE_13[0], sizeof(mmPA_CL_VPORT_YSCALE_13)/sizeof(mmPA_CL_VPORT_YSCALE_13[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_13", REG_MMIO, 0xA160, &mmPA_CL_VPORT_YOFFSET_13[0], sizeof(mmPA_CL_VPORT_YOFFSET_13)/sizeof(mmPA_CL_VPORT_YOFFSET_13[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_13", REG_MMIO, 0xA161, &mmPA_CL_VPORT_ZSCALE_13[0], sizeof(mmPA_CL_VPORT_ZSCALE_13)/sizeof(mmPA_CL_VPORT_ZSCALE_13[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_13", REG_MMIO, 0xA162, &mmPA_CL_VPORT_ZOFFSET_13[0], sizeof(mmPA_CL_VPORT_ZOFFSET_13)/sizeof(mmPA_CL_VPORT_ZOFFSET_13[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_14", REG_MMIO, 0xA163, &mmPA_CL_VPORT_XSCALE_14[0], sizeof(mmPA_CL_VPORT_XSCALE_14)/sizeof(mmPA_CL_VPORT_XSCALE_14[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_14", REG_MMIO, 0xA164, &mmPA_CL_VPORT_XOFFSET_14[0], sizeof(mmPA_CL_VPORT_XOFFSET_14)/sizeof(mmPA_CL_VPORT_XOFFSET_14[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_14", REG_MMIO, 0xA165, &mmPA_CL_VPORT_YSCALE_14[0], sizeof(mmPA_CL_VPORT_YSCALE_14)/sizeof(mmPA_CL_VPORT_YSCALE_14[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_14", REG_MMIO, 0xA166, &mmPA_CL_VPORT_YOFFSET_14[0], sizeof(mmPA_CL_VPORT_YOFFSET_14)/sizeof(mmPA_CL_VPORT_YOFFSET_14[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_14", REG_MMIO, 0xA167, &mmPA_CL_VPORT_ZSCALE_14[0], sizeof(mmPA_CL_VPORT_ZSCALE_14)/sizeof(mmPA_CL_VPORT_ZSCALE_14[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_14", REG_MMIO, 0xA168, &mmPA_CL_VPORT_ZOFFSET_14[0], sizeof(mmPA_CL_VPORT_ZOFFSET_14)/sizeof(mmPA_CL_VPORT_ZOFFSET_14[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XSCALE_15", REG_MMIO, 0xA169, &mmPA_CL_VPORT_XSCALE_15[0], sizeof(mmPA_CL_VPORT_XSCALE_15)/sizeof(mmPA_CL_VPORT_XSCALE_15[0]), 0, 0 },
	{ "mmPA_CL_VPORT_XOFFSET_15", REG_MMIO, 0xA16A, &mmPA_CL_VPORT_XOFFSET_15[0], sizeof(mmPA_CL_VPORT_XOFFSET_15)/sizeof(mmPA_CL_VPORT_XOFFSET_15[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YSCALE_15", REG_MMIO, 0xA16B, &mmPA_CL_VPORT_YSCALE_15[0], sizeof(mmPA_CL_VPORT_YSCALE_15)/sizeof(mmPA_CL_VPORT_YSCALE_15[0]), 0, 0 },
	{ "mmPA_CL_VPORT_YOFFSET_15", REG_MMIO, 0xA16C, &mmPA_CL_VPORT_YOFFSET_15[0], sizeof(mmPA_CL_VPORT_YOFFSET_15)/sizeof(mmPA_CL_VPORT_YOFFSET_15[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZSCALE_15", REG_MMIO, 0xA16D, &mmPA_CL_VPORT_ZSCALE_15[0], sizeof(mmPA_CL_VPORT_ZSCALE_15)/sizeof(mmPA_CL_VPORT_ZSCALE_15[0]), 0, 0 },
	{ "mmPA_CL_VPORT_ZOFFSET_15", REG_MMIO, 0xA16E, &mmPA_CL_VPORT_ZOFFSET_15[0], sizeof(mmPA_CL_VPORT_ZOFFSET_15)/sizeof(mmPA_CL_VPORT_ZOFFSET_15[0]), 0, 0 },
	{ "mmPA_CL_UCP_0_X", REG_MMIO, 0xA16F, &mmPA_CL_UCP_0_X[0], sizeof(mmPA_CL_UCP_0_X)/sizeof(mmPA_CL_UCP_0_X[0]), 0, 0 },
	{ "mmPA_CL_UCP_0_Y", REG_MMIO, 0xA170, &mmPA_CL_UCP_0_Y[0], sizeof(mmPA_CL_UCP_0_Y)/sizeof(mmPA_CL_UCP_0_Y[0]), 0, 0 },
	{ "mmPA_CL_UCP_0_Z", REG_MMIO, 0xA171, &mmPA_CL_UCP_0_Z[0], sizeof(mmPA_CL_UCP_0_Z)/sizeof(mmPA_CL_UCP_0_Z[0]), 0, 0 },
	{ "mmPA_CL_UCP_0_W", REG_MMIO, 0xA172, &mmPA_CL_UCP_0_W[0], sizeof(mmPA_CL_UCP_0_W)/sizeof(mmPA_CL_UCP_0_W[0]), 0, 0 },
	{ "mmPA_CL_UCP_1_X", REG_MMIO, 0xA173, &mmPA_CL_UCP_1_X[0], sizeof(mmPA_CL_UCP_1_X)/sizeof(mmPA_CL_UCP_1_X[0]), 0, 0 },
	{ "mmPA_CL_UCP_1_Y", REG_MMIO, 0xA174, &mmPA_CL_UCP_1_Y[0], sizeof(mmPA_CL_UCP_1_Y)/sizeof(mmPA_CL_UCP_1_Y[0]), 0, 0 },
	{ "mmPA_CL_UCP_1_Z", REG_MMIO, 0xA175, &mmPA_CL_UCP_1_Z[0], sizeof(mmPA_CL_UCP_1_Z)/sizeof(mmPA_CL_UCP_1_Z[0]), 0, 0 },
	{ "mmPA_CL_UCP_1_W", REG_MMIO, 0xA176, &mmPA_CL_UCP_1_W[0], sizeof(mmPA_CL_UCP_1_W)/sizeof(mmPA_CL_UCP_1_W[0]), 0, 0 },
	{ "mmPA_CL_UCP_2_X", REG_MMIO, 0xA177, &mmPA_CL_UCP_2_X[0], sizeof(mmPA_CL_UCP_2_X)/sizeof(mmPA_CL_UCP_2_X[0]), 0, 0 },
	{ "mmPA_CL_UCP_2_Y", REG_MMIO, 0xA178, &mmPA_CL_UCP_2_Y[0], sizeof(mmPA_CL_UCP_2_Y)/sizeof(mmPA_CL_UCP_2_Y[0]), 0, 0 },
	{ "mmPA_CL_UCP_2_Z", REG_MMIO, 0xA179, &mmPA_CL_UCP_2_Z[0], sizeof(mmPA_CL_UCP_2_Z)/sizeof(mmPA_CL_UCP_2_Z[0]), 0, 0 },
	{ "mmPA_CL_UCP_2_W", REG_MMIO, 0xA17A, &mmPA_CL_UCP_2_W[0], sizeof(mmPA_CL_UCP_2_W)/sizeof(mmPA_CL_UCP_2_W[0]), 0, 0 },
	{ "mmPA_CL_UCP_3_X", REG_MMIO, 0xA17B, &mmPA_CL_UCP_3_X[0], sizeof(mmPA_CL_UCP_3_X)/sizeof(mmPA_CL_UCP_3_X[0]), 0, 0 },
	{ "mmPA_CL_UCP_3_Y", REG_MMIO, 0xA17C, &mmPA_CL_UCP_3_Y[0], sizeof(mmPA_CL_UCP_3_Y)/sizeof(mmPA_CL_UCP_3_Y[0]), 0, 0 },
	{ "mmPA_CL_UCP_3_Z", REG_MMIO, 0xA17D, &mmPA_CL_UCP_3_Z[0], sizeof(mmPA_CL_UCP_3_Z)/sizeof(mmPA_CL_UCP_3_Z[0]), 0, 0 },
	{ "mmPA_CL_UCP_3_W", REG_MMIO, 0xA17E, &mmPA_CL_UCP_3_W[0], sizeof(mmPA_CL_UCP_3_W)/sizeof(mmPA_CL_UCP_3_W[0]), 0, 0 },
	{ "mmPA_CL_UCP_4_X", REG_MMIO, 0xA17F, &mmPA_CL_UCP_4_X[0], sizeof(mmPA_CL_UCP_4_X)/sizeof(mmPA_CL_UCP_4_X[0]), 0, 0 },
	{ "mmPA_CL_UCP_4_Y", REG_MMIO, 0xA180, &mmPA_CL_UCP_4_Y[0], sizeof(mmPA_CL_UCP_4_Y)/sizeof(mmPA_CL_UCP_4_Y[0]), 0, 0 },
	{ "mmPA_CL_UCP_4_Z", REG_MMIO, 0xA181, &mmPA_CL_UCP_4_Z[0], sizeof(mmPA_CL_UCP_4_Z)/sizeof(mmPA_CL_UCP_4_Z[0]), 0, 0 },
	{ "mmPA_CL_UCP_4_W", REG_MMIO, 0xA182, &mmPA_CL_UCP_4_W[0], sizeof(mmPA_CL_UCP_4_W)/sizeof(mmPA_CL_UCP_4_W[0]), 0, 0 },
	{ "mmPA_CL_UCP_5_X", REG_MMIO, 0xA183, &mmPA_CL_UCP_5_X[0], sizeof(mmPA_CL_UCP_5_X)/sizeof(mmPA_CL_UCP_5_X[0]), 0, 0 },
	{ "mmPA_CL_UCP_5_Y", REG_MMIO, 0xA184, &mmPA_CL_UCP_5_Y[0], sizeof(mmPA_CL_UCP_5_Y)/sizeof(mmPA_CL_UCP_5_Y[0]), 0, 0 },
	{ "mmPA_CL_UCP_5_Z", REG_MMIO, 0xA185, &mmPA_CL_UCP_5_Z[0], sizeof(mmPA_CL_UCP_5_Z)/sizeof(mmPA_CL_UCP_5_Z[0]), 0, 0 },
	{ "mmPA_CL_UCP_5_W", REG_MMIO, 0xA186, &mmPA_CL_UCP_5_W[0], sizeof(mmPA_CL_UCP_5_W)/sizeof(mmPA_CL_UCP_5_W[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_0", REG_MMIO, 0xA191, &mmSPI_PS_INPUT_CNTL_0[0], sizeof(mmSPI_PS_INPUT_CNTL_0)/sizeof(mmSPI_PS_INPUT_CNTL_0[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_1", REG_MMIO, 0xA192, &mmSPI_PS_INPUT_CNTL_1[0], sizeof(mmSPI_PS_INPUT_CNTL_1)/sizeof(mmSPI_PS_INPUT_CNTL_1[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_2", REG_MMIO, 0xA193, &mmSPI_PS_INPUT_CNTL_2[0], sizeof(mmSPI_PS_INPUT_CNTL_2)/sizeof(mmSPI_PS_INPUT_CNTL_2[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_3", REG_MMIO, 0xA194, &mmSPI_PS_INPUT_CNTL_3[0], sizeof(mmSPI_PS_INPUT_CNTL_3)/sizeof(mmSPI_PS_INPUT_CNTL_3[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_4", REG_MMIO, 0xA195, &mmSPI_PS_INPUT_CNTL_4[0], sizeof(mmSPI_PS_INPUT_CNTL_4)/sizeof(mmSPI_PS_INPUT_CNTL_4[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_5", REG_MMIO, 0xA196, &mmSPI_PS_INPUT_CNTL_5[0], sizeof(mmSPI_PS_INPUT_CNTL_5)/sizeof(mmSPI_PS_INPUT_CNTL_5[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_6", REG_MMIO, 0xA197, &mmSPI_PS_INPUT_CNTL_6[0], sizeof(mmSPI_PS_INPUT_CNTL_6)/sizeof(mmSPI_PS_INPUT_CNTL_6[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_7", REG_MMIO, 0xA198, &mmSPI_PS_INPUT_CNTL_7[0], sizeof(mmSPI_PS_INPUT_CNTL_7)/sizeof(mmSPI_PS_INPUT_CNTL_7[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_8", REG_MMIO, 0xA199, &mmSPI_PS_INPUT_CNTL_8[0], sizeof(mmSPI_PS_INPUT_CNTL_8)/sizeof(mmSPI_PS_INPUT_CNTL_8[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_9", REG_MMIO, 0xA19A, &mmSPI_PS_INPUT_CNTL_9[0], sizeof(mmSPI_PS_INPUT_CNTL_9)/sizeof(mmSPI_PS_INPUT_CNTL_9[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_10", REG_MMIO, 0xA19B, &mmSPI_PS_INPUT_CNTL_10[0], sizeof(mmSPI_PS_INPUT_CNTL_10)/sizeof(mmSPI_PS_INPUT_CNTL_10[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_11", REG_MMIO, 0xA19C, &mmSPI_PS_INPUT_CNTL_11[0], sizeof(mmSPI_PS_INPUT_CNTL_11)/sizeof(mmSPI_PS_INPUT_CNTL_11[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_12", REG_MMIO, 0xA19D, &mmSPI_PS_INPUT_CNTL_12[0], sizeof(mmSPI_PS_INPUT_CNTL_12)/sizeof(mmSPI_PS_INPUT_CNTL_12[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_13", REG_MMIO, 0xA19E, &mmSPI_PS_INPUT_CNTL_13[0], sizeof(mmSPI_PS_INPUT_CNTL_13)/sizeof(mmSPI_PS_INPUT_CNTL_13[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_14", REG_MMIO, 0xA19F, &mmSPI_PS_INPUT_CNTL_14[0], sizeof(mmSPI_PS_INPUT_CNTL_14)/sizeof(mmSPI_PS_INPUT_CNTL_14[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_15", REG_MMIO, 0xA1A0, &mmSPI_PS_INPUT_CNTL_15[0], sizeof(mmSPI_PS_INPUT_CNTL_15)/sizeof(mmSPI_PS_INPUT_CNTL_15[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_16", REG_MMIO, 0xA1A1, &mmSPI_PS_INPUT_CNTL_16[0], sizeof(mmSPI_PS_INPUT_CNTL_16)/sizeof(mmSPI_PS_INPUT_CNTL_16[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_17", REG_MMIO, 0xA1A2, &mmSPI_PS_INPUT_CNTL_17[0], sizeof(mmSPI_PS_INPUT_CNTL_17)/sizeof(mmSPI_PS_INPUT_CNTL_17[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_18", REG_MMIO, 0xA1A3, &mmSPI_PS_INPUT_CNTL_18[0], sizeof(mmSPI_PS_INPUT_CNTL_18)/sizeof(mmSPI_PS_INPUT_CNTL_18[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_19", REG_MMIO, 0xA1A4, &mmSPI_PS_INPUT_CNTL_19[0], sizeof(mmSPI_PS_INPUT_CNTL_19)/sizeof(mmSPI_PS_INPUT_CNTL_19[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_20", REG_MMIO, 0xA1A5, &mmSPI_PS_INPUT_CNTL_20[0], sizeof(mmSPI_PS_INPUT_CNTL_20)/sizeof(mmSPI_PS_INPUT_CNTL_20[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_21", REG_MMIO, 0xA1A6, &mmSPI_PS_INPUT_CNTL_21[0], sizeof(mmSPI_PS_INPUT_CNTL_21)/sizeof(mmSPI_PS_INPUT_CNTL_21[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_22", REG_MMIO, 0xA1A7, &mmSPI_PS_INPUT_CNTL_22[0], sizeof(mmSPI_PS_INPUT_CNTL_22)/sizeof(mmSPI_PS_INPUT_CNTL_22[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_23", REG_MMIO, 0xA1A8, &mmSPI_PS_INPUT_CNTL_23[0], sizeof(mmSPI_PS_INPUT_CNTL_23)/sizeof(mmSPI_PS_INPUT_CNTL_23[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_24", REG_MMIO, 0xA1A9, &mmSPI_PS_INPUT_CNTL_24[0], sizeof(mmSPI_PS_INPUT_CNTL_24)/sizeof(mmSPI_PS_INPUT_CNTL_24[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_25", REG_MMIO, 0xA1AA, &mmSPI_PS_INPUT_CNTL_25[0], sizeof(mmSPI_PS_INPUT_CNTL_25)/sizeof(mmSPI_PS_INPUT_CNTL_25[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_26", REG_MMIO, 0xA1AB, &mmSPI_PS_INPUT_CNTL_26[0], sizeof(mmSPI_PS_INPUT_CNTL_26)/sizeof(mmSPI_PS_INPUT_CNTL_26[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_27", REG_MMIO, 0xA1AC, &mmSPI_PS_INPUT_CNTL_27[0], sizeof(mmSPI_PS_INPUT_CNTL_27)/sizeof(mmSPI_PS_INPUT_CNTL_27[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_28", REG_MMIO, 0xA1AD, &mmSPI_PS_INPUT_CNTL_28[0], sizeof(mmSPI_PS_INPUT_CNTL_28)/sizeof(mmSPI_PS_INPUT_CNTL_28[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_29", REG_MMIO, 0xA1AE, &mmSPI_PS_INPUT_CNTL_29[0], sizeof(mmSPI_PS_INPUT_CNTL_29)/sizeof(mmSPI_PS_INPUT_CNTL_29[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_30", REG_MMIO, 0xA1AF, &mmSPI_PS_INPUT_CNTL_30[0], sizeof(mmSPI_PS_INPUT_CNTL_30)/sizeof(mmSPI_PS_INPUT_CNTL_30[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_CNTL_31", REG_MMIO, 0xA1B0, &mmSPI_PS_INPUT_CNTL_31[0], sizeof(mmSPI_PS_INPUT_CNTL_31)/sizeof(mmSPI_PS_INPUT_CNTL_31[0]), 0, 0 },
	{ "mmSPI_VS_OUT_CONFIG", REG_MMIO, 0xA1B1, &mmSPI_VS_OUT_CONFIG[0], sizeof(mmSPI_VS_OUT_CONFIG)/sizeof(mmSPI_VS_OUT_CONFIG[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_ENA", REG_MMIO, 0xA1B3, &mmSPI_PS_INPUT_ENA[0], sizeof(mmSPI_PS_INPUT_ENA)/sizeof(mmSPI_PS_INPUT_ENA[0]), 0, 0 },
	{ "mmSPI_PS_INPUT_ADDR", REG_MMIO, 0xA1B4, &mmSPI_PS_INPUT_ADDR[0], sizeof(mmSPI_PS_INPUT_ADDR)/sizeof(mmSPI_PS_INPUT_ADDR[0]), 0, 0 },
	{ "mmSPI_INTERP_CONTROL_0", REG_MMIO, 0xA1B5, &mmSPI_INTERP_CONTROL_0[0], sizeof(mmSPI_INTERP_CONTROL_0)/sizeof(mmSPI_INTERP_CONTROL_0[0]), 0, 0 },
	{ "mmSPI_PS_IN_CONTROL", REG_MMIO, 0xA1B6, &mmSPI_PS_IN_CONTROL[0], sizeof(mmSPI_PS_IN_CONTROL)/sizeof(mmSPI_PS_IN_CONTROL[0]), 0, 0 },
	{ "mmSPI_BARYC_CNTL", REG_MMIO, 0xA1B8, &mmSPI_BARYC_CNTL[0], sizeof(mmSPI_BARYC_CNTL)/sizeof(mmSPI_BARYC_CNTL[0]), 0, 0 },
	{ "mmSPI_TMPRING_SIZE", REG_MMIO, 0xA1BA, &mmSPI_TMPRING_SIZE[0], sizeof(mmSPI_TMPRING_SIZE)/sizeof(mmSPI_TMPRING_SIZE[0]), 0, 0 },
	{ "mmSPI_SHADER_POS_FORMAT", REG_MMIO, 0xA1C3, &mmSPI_SHADER_POS_FORMAT[0], sizeof(mmSPI_SHADER_POS_FORMAT)/sizeof(mmSPI_SHADER_POS_FORMAT[0]), 0, 0 },
	{ "mmSPI_SHADER_Z_FORMAT", REG_MMIO, 0xA1C4, &mmSPI_SHADER_Z_FORMAT[0], sizeof(mmSPI_SHADER_Z_FORMAT)/sizeof(mmSPI_SHADER_Z_FORMAT[0]), 0, 0 },
	{ "mmSPI_SHADER_COL_FORMAT", REG_MMIO, 0xA1C5, &mmSPI_SHADER_COL_FORMAT[0], sizeof(mmSPI_SHADER_COL_FORMAT)/sizeof(mmSPI_SHADER_COL_FORMAT[0]), 0, 0 },
	{ "mmCB_BLEND0_CONTROL", REG_MMIO, 0xA1E0, &mmCB_BLEND0_CONTROL[0], sizeof(mmCB_BLEND0_CONTROL)/sizeof(mmCB_BLEND0_CONTROL[0]), 0, 0 },
	{ "mmCB_BLEND1_CONTROL", REG_MMIO, 0xA1E1, &mmCB_BLEND1_CONTROL[0], sizeof(mmCB_BLEND1_CONTROL)/sizeof(mmCB_BLEND1_CONTROL[0]), 0, 0 },
	{ "mmCB_BLEND2_CONTROL", REG_MMIO, 0xA1E2, &mmCB_BLEND2_CONTROL[0], sizeof(mmCB_BLEND2_CONTROL)/sizeof(mmCB_BLEND2_CONTROL[0]), 0, 0 },
	{ "mmCB_BLEND3_CONTROL", REG_MMIO, 0xA1E3, &mmCB_BLEND3_CONTROL[0], sizeof(mmCB_BLEND3_CONTROL)/sizeof(mmCB_BLEND3_CONTROL[0]), 0, 0 },
	{ "mmCB_BLEND4_CONTROL", REG_MMIO, 0xA1E4, &mmCB_BLEND4_CONTROL[0], sizeof(mmCB_BLEND4_CONTROL)/sizeof(mmCB_BLEND4_CONTROL[0]), 0, 0 },
	{ "mmCB_BLEND5_CONTROL", REG_MMIO, 0xA1E5, &mmCB_BLEND5_CONTROL[0], sizeof(mmCB_BLEND5_CONTROL)/sizeof(mmCB_BLEND5_CONTROL[0]), 0, 0 },
	{ "mmCB_BLEND6_CONTROL", REG_MMIO, 0xA1E6, &mmCB_BLEND6_CONTROL[0], sizeof(mmCB_BLEND6_CONTROL)/sizeof(mmCB_BLEND6_CONTROL[0]), 0, 0 },
	{ "mmCB_BLEND7_CONTROL", REG_MMIO, 0xA1E7, &mmCB_BLEND7_CONTROL[0], sizeof(mmCB_BLEND7_CONTROL)/sizeof(mmCB_BLEND7_CONTROL[0]), 0, 0 },
	{ "mmCS_COPY_STATE", REG_MMIO, 0xA1F3, &mmCS_COPY_STATE[0], sizeof(mmCS_COPY_STATE)/sizeof(mmCS_COPY_STATE[0]), 0, 0 },
	{ "mmGFX_COPY_STATE", REG_MMIO, 0xA1F4, &mmGFX_COPY_STATE[0], sizeof(mmGFX_COPY_STATE)/sizeof(mmGFX_COPY_STATE[0]), 0, 0 },
	{ "mmPA_CL_POINT_X_RAD", REG_MMIO, 0xA1F5, &mmPA_CL_POINT_X_RAD[0], sizeof(mmPA_CL_POINT_X_RAD)/sizeof(mmPA_CL_POINT_X_RAD[0]), 0, 0 },
	{ "mmPA_CL_POINT_Y_RAD", REG_MMIO, 0xA1F6, &mmPA_CL_POINT_Y_RAD[0], sizeof(mmPA_CL_POINT_Y_RAD)/sizeof(mmPA_CL_POINT_Y_RAD[0]), 0, 0 },
	{ "mmPA_CL_POINT_SIZE", REG_MMIO, 0xA1F7, &mmPA_CL_POINT_SIZE[0], sizeof(mmPA_CL_POINT_SIZE)/sizeof(mmPA_CL_POINT_SIZE[0]), 0, 0 },
	{ "mmPA_CL_POINT_CULL_RAD", REG_MMIO, 0xA1F8, &mmPA_CL_POINT_CULL_RAD[0], sizeof(mmPA_CL_POINT_CULL_RAD)/sizeof(mmPA_CL_POINT_CULL_RAD[0]), 0, 0 },
	{ "mmVGT_DMA_BASE_HI", REG_MMIO, 0xA1F9, &mmVGT_DMA_BASE_HI[0], sizeof(mmVGT_DMA_BASE_HI)/sizeof(mmVGT_DMA_BASE_HI[0]), 0, 0 },
	{ "mmVGT_DMA_BASE", REG_MMIO, 0xA1FA, &mmVGT_DMA_BASE[0], sizeof(mmVGT_DMA_BASE)/sizeof(mmVGT_DMA_BASE[0]), 0, 0 },
	{ "mmVGT_DRAW_INITIATOR", REG_MMIO, 0xA1FC, &mmVGT_DRAW_INITIATOR[0], sizeof(mmVGT_DRAW_INITIATOR)/sizeof(mmVGT_DRAW_INITIATOR[0]), 0, 0 },
	{ "mmVGT_IMMED_DATA", REG_MMIO, 0xA1FD, &mmVGT_IMMED_DATA[0], sizeof(mmVGT_IMMED_DATA)/sizeof(mmVGT_IMMED_DATA[0]), 0, 0 },
	{ "mmVGT_EVENT_ADDRESS_REG", REG_MMIO, 0xA1FE, &mmVGT_EVENT_ADDRESS_REG[0], sizeof(mmVGT_EVENT_ADDRESS_REG)/sizeof(mmVGT_EVENT_ADDRESS_REG[0]), 0, 0 },
	{ "mmDB_DEPTH_CONTROL", REG_MMIO, 0xA200, &mmDB_DEPTH_CONTROL[0], sizeof(mmDB_DEPTH_CONTROL)/sizeof(mmDB_DEPTH_CONTROL[0]), 0, 0 },
	{ "mmDB_EQAA", REG_MMIO, 0xA201, &mmDB_EQAA[0], sizeof(mmDB_EQAA)/sizeof(mmDB_EQAA[0]), 0, 0 },
	{ "mmCB_COLOR_CONTROL", REG_MMIO, 0xA202, &mmCB_COLOR_CONTROL[0], sizeof(mmCB_COLOR_CONTROL)/sizeof(mmCB_COLOR_CONTROL[0]), 0, 0 },
	{ "mmDB_SHADER_CONTROL", REG_MMIO, 0xA203, &mmDB_SHADER_CONTROL[0], sizeof(mmDB_SHADER_CONTROL)/sizeof(mmDB_SHADER_CONTROL[0]), 0, 0 },
	{ "mmPA_CL_CLIP_CNTL", REG_MMIO, 0xA204, &mmPA_CL_CLIP_CNTL[0], sizeof(mmPA_CL_CLIP_CNTL)/sizeof(mmPA_CL_CLIP_CNTL[0]), 0, 0 },
	{ "mmPA_SU_SC_MODE_CNTL", REG_MMIO, 0xA205, &mmPA_SU_SC_MODE_CNTL[0], sizeof(mmPA_SU_SC_MODE_CNTL)/sizeof(mmPA_SU_SC_MODE_CNTL[0]), 0, 0 },
	{ "mmPA_CL_VTE_CNTL", REG_MMIO, 0xA206, &mmPA_CL_VTE_CNTL[0], sizeof(mmPA_CL_VTE_CNTL)/sizeof(mmPA_CL_VTE_CNTL[0]), 0, 0 },
	{ "mmPA_CL_VS_OUT_CNTL", REG_MMIO, 0xA207, &mmPA_CL_VS_OUT_CNTL[0], sizeof(mmPA_CL_VS_OUT_CNTL)/sizeof(mmPA_CL_VS_OUT_CNTL[0]), 0, 0 },
	{ "mmPA_CL_NANINF_CNTL", REG_MMIO, 0xA208, &mmPA_CL_NANINF_CNTL[0], sizeof(mmPA_CL_NANINF_CNTL)/sizeof(mmPA_CL_NANINF_CNTL[0]), 0, 0 },
	{ "mmPA_SU_LINE_STIPPLE_CNTL", REG_MMIO, 0xA209, &mmPA_SU_LINE_STIPPLE_CNTL[0], sizeof(mmPA_SU_LINE_STIPPLE_CNTL)/sizeof(mmPA_SU_LINE_STIPPLE_CNTL[0]), 0, 0 },
	{ "mmPA_SU_LINE_STIPPLE_SCALE", REG_MMIO, 0xA20A, &mmPA_SU_LINE_STIPPLE_SCALE[0], sizeof(mmPA_SU_LINE_STIPPLE_SCALE)/sizeof(mmPA_SU_LINE_STIPPLE_SCALE[0]), 0, 0 },
	{ "mmPA_SU_PRIM_FILTER_CNTL", REG_MMIO, 0xA20B, &mmPA_SU_PRIM_FILTER_CNTL[0], sizeof(mmPA_SU_PRIM_FILTER_CNTL)/sizeof(mmPA_SU_PRIM_FILTER_CNTL[0]), 0, 0 },
	{ "mmPA_SU_POINT_SIZE", REG_MMIO, 0xA280, &mmPA_SU_POINT_SIZE[0], sizeof(mmPA_SU_POINT_SIZE)/sizeof(mmPA_SU_POINT_SIZE[0]), 0, 0 },
	{ "mmPA_SU_POINT_MINMAX", REG_MMIO, 0xA281, &mmPA_SU_POINT_MINMAX[0], sizeof(mmPA_SU_POINT_MINMAX)/sizeof(mmPA_SU_POINT_MINMAX[0]), 0, 0 },
	{ "mmPA_SU_LINE_CNTL", REG_MMIO, 0xA282, &mmPA_SU_LINE_CNTL[0], sizeof(mmPA_SU_LINE_CNTL)/sizeof(mmPA_SU_LINE_CNTL[0]), 0, 0 },
	{ "mmPA_SC_LINE_STIPPLE", REG_MMIO, 0xA283, &mmPA_SC_LINE_STIPPLE[0], sizeof(mmPA_SC_LINE_STIPPLE)/sizeof(mmPA_SC_LINE_STIPPLE[0]), 0, 0 },
	{ "mmVGT_OUTPUT_PATH_CNTL", REG_MMIO, 0xA284, &mmVGT_OUTPUT_PATH_CNTL[0], sizeof(mmVGT_OUTPUT_PATH_CNTL)/sizeof(mmVGT_OUTPUT_PATH_CNTL[0]), 0, 0 },
	{ "mmVGT_HOS_CNTL", REG_MMIO, 0xA285, &mmVGT_HOS_CNTL[0], sizeof(mmVGT_HOS_CNTL)/sizeof(mmVGT_HOS_CNTL[0]), 0, 0 },
	{ "mmVGT_HOS_MAX_TESS_LEVEL", REG_MMIO, 0xA286, &mmVGT_HOS_MAX_TESS_LEVEL[0], sizeof(mmVGT_HOS_MAX_TESS_LEVEL)/sizeof(mmVGT_HOS_MAX_TESS_LEVEL[0]), 0, 0 },
	{ "mmVGT_HOS_MIN_TESS_LEVEL", REG_MMIO, 0xA287, &mmVGT_HOS_MIN_TESS_LEVEL[0], sizeof(mmVGT_HOS_MIN_TESS_LEVEL)/sizeof(mmVGT_HOS_MIN_TESS_LEVEL[0]), 0, 0 },
	{ "mmVGT_HOS_REUSE_DEPTH", REG_MMIO, 0xA288, &mmVGT_HOS_REUSE_DEPTH[0], sizeof(mmVGT_HOS_REUSE_DEPTH)/sizeof(mmVGT_HOS_REUSE_DEPTH[0]), 0, 0 },
	{ "mmVGT_GROUP_PRIM_TYPE", REG_MMIO, 0xA289, &mmVGT_GROUP_PRIM_TYPE[0], sizeof(mmVGT_GROUP_PRIM_TYPE)/sizeof(mmVGT_GROUP_PRIM_TYPE[0]), 0, 0 },
	{ "mmVGT_GROUP_FIRST_DECR", REG_MMIO, 0xA28A, &mmVGT_GROUP_FIRST_DECR[0], sizeof(mmVGT_GROUP_FIRST_DECR)/sizeof(mmVGT_GROUP_FIRST_DECR[0]), 0, 0 },
	{ "mmVGT_GROUP_DECR", REG_MMIO, 0xA28B, &mmVGT_GROUP_DECR[0], sizeof(mmVGT_GROUP_DECR)/sizeof(mmVGT_GROUP_DECR[0]), 0, 0 },
	{ "mmVGT_GROUP_VECT_0_CNTL", REG_MMIO, 0xA28C, &mmVGT_GROUP_VECT_0_CNTL[0], sizeof(mmVGT_GROUP_VECT_0_CNTL)/sizeof(mmVGT_GROUP_VECT_0_CNTL[0]), 0, 0 },
	{ "mmVGT_GROUP_VECT_1_CNTL", REG_MMIO, 0xA28D, &mmVGT_GROUP_VECT_1_CNTL[0], sizeof(mmVGT_GROUP_VECT_1_CNTL)/sizeof(mmVGT_GROUP_VECT_1_CNTL[0]), 0, 0 },
	{ "mmVGT_GROUP_VECT_0_FMT_CNTL", REG_MMIO, 0xA28E, &mmVGT_GROUP_VECT_0_FMT_CNTL[0], sizeof(mmVGT_GROUP_VECT_0_FMT_CNTL)/sizeof(mmVGT_GROUP_VECT_0_FMT_CNTL[0]), 0, 0 },
	{ "mmVGT_GROUP_VECT_1_FMT_CNTL", REG_MMIO, 0xA28F, &mmVGT_GROUP_VECT_1_FMT_CNTL[0], sizeof(mmVGT_GROUP_VECT_1_FMT_CNTL)/sizeof(mmVGT_GROUP_VECT_1_FMT_CNTL[0]), 0, 0 },
	{ "mmVGT_GS_MODE", REG_MMIO, 0xA290, &mmVGT_GS_MODE[0], sizeof(mmVGT_GS_MODE)/sizeof(mmVGT_GS_MODE[0]), 0, 0 },
	{ "mmPA_SC_MODE_CNTL_0", REG_MMIO, 0xA292, &mmPA_SC_MODE_CNTL_0[0], sizeof(mmPA_SC_MODE_CNTL_0)/sizeof(mmPA_SC_MODE_CNTL_0[0]), 0, 0 },
	{ "mmPA_SC_MODE_CNTL_1", REG_MMIO, 0xA293, &mmPA_SC_MODE_CNTL_1[0], sizeof(mmPA_SC_MODE_CNTL_1)/sizeof(mmPA_SC_MODE_CNTL_1[0]), 0, 0 },
	{ "mmVGT_ENHANCE", REG_MMIO, 0xA294, &mmVGT_ENHANCE[0], sizeof(mmVGT_ENHANCE)/sizeof(mmVGT_ENHANCE[0]), 0, 0 },
	{ "mmVGT_GS_PER_ES", REG_MMIO, 0xA295, &mmVGT_GS_PER_ES[0], sizeof(mmVGT_GS_PER_ES)/sizeof(mmVGT_GS_PER_ES[0]), 0, 0 },
	{ "mmVGT_ES_PER_GS", REG_MMIO, 0xA296, &mmVGT_ES_PER_GS[0], sizeof(mmVGT_ES_PER_GS)/sizeof(mmVGT_ES_PER_GS[0]), 0, 0 },
	{ "mmVGT_GS_PER_VS", REG_MMIO, 0xA297, &mmVGT_GS_PER_VS[0], sizeof(mmVGT_GS_PER_VS)/sizeof(mmVGT_GS_PER_VS[0]), 0, 0 },
	{ "mmVGT_GSVS_RING_OFFSET_1", REG_MMIO, 0xA298, &mmVGT_GSVS_RING_OFFSET_1[0], sizeof(mmVGT_GSVS_RING_OFFSET_1)/sizeof(mmVGT_GSVS_RING_OFFSET_1[0]), 0, 0 },
	{ "mmVGT_GSVS_RING_OFFSET_2", REG_MMIO, 0xA299, &mmVGT_GSVS_RING_OFFSET_2[0], sizeof(mmVGT_GSVS_RING_OFFSET_2)/sizeof(mmVGT_GSVS_RING_OFFSET_2[0]), 0, 0 },
	{ "mmVGT_GSVS_RING_OFFSET_3", REG_MMIO, 0xA29A, &mmVGT_GSVS_RING_OFFSET_3[0], sizeof(mmVGT_GSVS_RING_OFFSET_3)/sizeof(mmVGT_GSVS_RING_OFFSET_3[0]), 0, 0 },
	{ "mmVGT_GS_OUT_PRIM_TYPE", REG_MMIO, 0xA29B, &mmVGT_GS_OUT_PRIM_TYPE[0], sizeof(mmVGT_GS_OUT_PRIM_TYPE)/sizeof(mmVGT_GS_OUT_PRIM_TYPE[0]), 0, 0 },
	{ "mmIA_ENHANCE", REG_MMIO, 0xA29C, &mmIA_ENHANCE[0], sizeof(mmIA_ENHANCE)/sizeof(mmIA_ENHANCE[0]), 0, 0 },
	{ "mmVGT_DMA_SIZE", REG_MMIO, 0xA29D, &mmVGT_DMA_SIZE[0], sizeof(mmVGT_DMA_SIZE)/sizeof(mmVGT_DMA_SIZE[0]), 0, 0 },
	{ "mmVGT_DMA_MAX_SIZE", REG_MMIO, 0xA29E, &mmVGT_DMA_MAX_SIZE[0], sizeof(mmVGT_DMA_MAX_SIZE)/sizeof(mmVGT_DMA_MAX_SIZE[0]), 0, 0 },
	{ "mmVGT_DMA_INDEX_TYPE", REG_MMIO, 0xA29F, &mmVGT_DMA_INDEX_TYPE[0], sizeof(mmVGT_DMA_INDEX_TYPE)/sizeof(mmVGT_DMA_INDEX_TYPE[0]), 0, 0 },
	{ "mmVGT_PRIMITIVEID_EN", REG_MMIO, 0xA2A1, &mmVGT_PRIMITIVEID_EN[0], sizeof(mmVGT_PRIMITIVEID_EN)/sizeof(mmVGT_PRIMITIVEID_EN[0]), 0, 0 },
	{ "mmVGT_DMA_NUM_INSTANCES", REG_MMIO, 0xA2A2, &mmVGT_DMA_NUM_INSTANCES[0], sizeof(mmVGT_DMA_NUM_INSTANCES)/sizeof(mmVGT_DMA_NUM_INSTANCES[0]), 0, 0 },
	{ "mmVGT_PRIMITIVEID_RESET", REG_MMIO, 0xA2A3, &mmVGT_PRIMITIVEID_RESET[0], sizeof(mmVGT_PRIMITIVEID_RESET)/sizeof(mmVGT_PRIMITIVEID_RESET[0]), 0, 0 },
	{ "mmVGT_EVENT_INITIATOR", REG_MMIO, 0xA2A4, &mmVGT_EVENT_INITIATOR[0], sizeof(mmVGT_EVENT_INITIATOR)/sizeof(mmVGT_EVENT_INITIATOR[0]), 0, 0 },
	{ "mmVGT_MULTI_PRIM_IB_RESET_EN", REG_MMIO, 0xA2A5, &mmVGT_MULTI_PRIM_IB_RESET_EN[0], sizeof(mmVGT_MULTI_PRIM_IB_RESET_EN)/sizeof(mmVGT_MULTI_PRIM_IB_RESET_EN[0]), 0, 0 },
	{ "mmVGT_INSTANCE_STEP_RATE_0", REG_MMIO, 0xA2A8, &mmVGT_INSTANCE_STEP_RATE_0[0], sizeof(mmVGT_INSTANCE_STEP_RATE_0)/sizeof(mmVGT_INSTANCE_STEP_RATE_0[0]), 0, 0 },
	{ "mmVGT_INSTANCE_STEP_RATE_1", REG_MMIO, 0xA2A9, &mmVGT_INSTANCE_STEP_RATE_1[0], sizeof(mmVGT_INSTANCE_STEP_RATE_1)/sizeof(mmVGT_INSTANCE_STEP_RATE_1[0]), 0, 0 },
	{ "mmIA_MULTI_VGT_PARAM", REG_MMIO, 0xA2AA, &mmIA_MULTI_VGT_PARAM[0], sizeof(mmIA_MULTI_VGT_PARAM)/sizeof(mmIA_MULTI_VGT_PARAM[0]), 0, 0 },
	{ "mmVGT_ESGS_RING_ITEMSIZE", REG_MMIO, 0xA2AB, &mmVGT_ESGS_RING_ITEMSIZE[0], sizeof(mmVGT_ESGS_RING_ITEMSIZE)/sizeof(mmVGT_ESGS_RING_ITEMSIZE[0]), 0, 0 },
	{ "mmVGT_GSVS_RING_ITEMSIZE", REG_MMIO, 0xA2AC, &mmVGT_GSVS_RING_ITEMSIZE[0], sizeof(mmVGT_GSVS_RING_ITEMSIZE)/sizeof(mmVGT_GSVS_RING_ITEMSIZE[0]), 0, 0 },
	{ "mmVGT_REUSE_OFF", REG_MMIO, 0xA2AD, &mmVGT_REUSE_OFF[0], sizeof(mmVGT_REUSE_OFF)/sizeof(mmVGT_REUSE_OFF[0]), 0, 0 },
	{ "mmVGT_VTX_CNT_EN", REG_MMIO, 0xA2AE, &mmVGT_VTX_CNT_EN[0], sizeof(mmVGT_VTX_CNT_EN)/sizeof(mmVGT_VTX_CNT_EN[0]), 0, 0 },
	{ "mmDB_HTILE_SURFACE", REG_MMIO, 0xA2AF, &mmDB_HTILE_SURFACE[0], sizeof(mmDB_HTILE_SURFACE)/sizeof(mmDB_HTILE_SURFACE[0]), 0, 0 },
	{ "mmDB_SRESULTS_COMPARE_STATE0", REG_MMIO, 0xA2B0, &mmDB_SRESULTS_COMPARE_STATE0[0], sizeof(mmDB_SRESULTS_COMPARE_STATE0)/sizeof(mmDB_SRESULTS_COMPARE_STATE0[0]), 0, 0 },
	{ "mmDB_SRESULTS_COMPARE_STATE1", REG_MMIO, 0xA2B1, &mmDB_SRESULTS_COMPARE_STATE1[0], sizeof(mmDB_SRESULTS_COMPARE_STATE1)/sizeof(mmDB_SRESULTS_COMPARE_STATE1[0]), 0, 0 },
	{ "mmDB_PRELOAD_CONTROL", REG_MMIO, 0xA2B2, &mmDB_PRELOAD_CONTROL[0], sizeof(mmDB_PRELOAD_CONTROL)/sizeof(mmDB_PRELOAD_CONTROL[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_SIZE_0", REG_MMIO, 0xA2B4, &mmVGT_STRMOUT_BUFFER_SIZE_0[0], sizeof(mmVGT_STRMOUT_BUFFER_SIZE_0)/sizeof(mmVGT_STRMOUT_BUFFER_SIZE_0[0]), 0, 0 },
	{ "mmVGT_STRMOUT_VTX_STRIDE_0", REG_MMIO, 0xA2B5, &mmVGT_STRMOUT_VTX_STRIDE_0[0], sizeof(mmVGT_STRMOUT_VTX_STRIDE_0)/sizeof(mmVGT_STRMOUT_VTX_STRIDE_0[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_OFFSET_0", REG_MMIO, 0xA2B7, &mmVGT_STRMOUT_BUFFER_OFFSET_0[0], sizeof(mmVGT_STRMOUT_BUFFER_OFFSET_0)/sizeof(mmVGT_STRMOUT_BUFFER_OFFSET_0[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_SIZE_1", REG_MMIO, 0xA2B8, &mmVGT_STRMOUT_BUFFER_SIZE_1[0], sizeof(mmVGT_STRMOUT_BUFFER_SIZE_1)/sizeof(mmVGT_STRMOUT_BUFFER_SIZE_1[0]), 0, 0 },
	{ "mmVGT_STRMOUT_VTX_STRIDE_1", REG_MMIO, 0xA2B9, &mmVGT_STRMOUT_VTX_STRIDE_1[0], sizeof(mmVGT_STRMOUT_VTX_STRIDE_1)/sizeof(mmVGT_STRMOUT_VTX_STRIDE_1[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_OFFSET_1", REG_MMIO, 0xA2BB, &mmVGT_STRMOUT_BUFFER_OFFSET_1[0], sizeof(mmVGT_STRMOUT_BUFFER_OFFSET_1)/sizeof(mmVGT_STRMOUT_BUFFER_OFFSET_1[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_SIZE_2", REG_MMIO, 0xA2BC, &mmVGT_STRMOUT_BUFFER_SIZE_2[0], sizeof(mmVGT_STRMOUT_BUFFER_SIZE_2)/sizeof(mmVGT_STRMOUT_BUFFER_SIZE_2[0]), 0, 0 },
	{ "mmVGT_STRMOUT_VTX_STRIDE_2", REG_MMIO, 0xA2BD, &mmVGT_STRMOUT_VTX_STRIDE_2[0], sizeof(mmVGT_STRMOUT_VTX_STRIDE_2)/sizeof(mmVGT_STRMOUT_VTX_STRIDE_2[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_OFFSET_2", REG_MMIO, 0xA2BF, &mmVGT_STRMOUT_BUFFER_OFFSET_2[0], sizeof(mmVGT_STRMOUT_BUFFER_OFFSET_2)/sizeof(mmVGT_STRMOUT_BUFFER_OFFSET_2[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_SIZE_3", REG_MMIO, 0xA2C0, &mmVGT_STRMOUT_BUFFER_SIZE_3[0], sizeof(mmVGT_STRMOUT_BUFFER_SIZE_3)/sizeof(mmVGT_STRMOUT_BUFFER_SIZE_3[0]), 0, 0 },
	{ "mmVGT_STRMOUT_VTX_STRIDE_3", REG_MMIO, 0xA2C1, &mmVGT_STRMOUT_VTX_STRIDE_3[0], sizeof(mmVGT_STRMOUT_VTX_STRIDE_3)/sizeof(mmVGT_STRMOUT_VTX_STRIDE_3[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_OFFSET_3", REG_MMIO, 0xA2C3, &mmVGT_STRMOUT_BUFFER_OFFSET_3[0], sizeof(mmVGT_STRMOUT_BUFFER_OFFSET_3)/sizeof(mmVGT_STRMOUT_BUFFER_OFFSET_3[0]), 0, 0 },
	{ "mmVGT_STRMOUT_DRAW_OPAQUE_OFFSET", REG_MMIO, 0xA2CA, &mmVGT_STRMOUT_DRAW_OPAQUE_OFFSET[0], sizeof(mmVGT_STRMOUT_DRAW_OPAQUE_OFFSET)/sizeof(mmVGT_STRMOUT_DRAW_OPAQUE_OFFSET[0]), 0, 0 },
	{ "mmVGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE", REG_MMIO, 0xA2CB, &mmVGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE[0], sizeof(mmVGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE)/sizeof(mmVGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE[0]), 0, 0 },
	{ "mmVGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE", REG_MMIO, 0xA2CC, &mmVGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE[0], sizeof(mmVGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE)/sizeof(mmVGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE[0]), 0, 0 },
	{ "mmVGT_GS_MAX_VERT_OUT", REG_MMIO, 0xA2CE, &mmVGT_GS_MAX_VERT_OUT[0], sizeof(mmVGT_GS_MAX_VERT_OUT)/sizeof(mmVGT_GS_MAX_VERT_OUT[0]), 0, 0 },
	{ "mmVGT_SHADER_STAGES_EN", REG_MMIO, 0xA2D5, &mmVGT_SHADER_STAGES_EN[0], sizeof(mmVGT_SHADER_STAGES_EN)/sizeof(mmVGT_SHADER_STAGES_EN[0]), 0, 0 },
	{ "mmVGT_LS_HS_CONFIG", REG_MMIO, 0xA2D6, &mmVGT_LS_HS_CONFIG[0], sizeof(mmVGT_LS_HS_CONFIG)/sizeof(mmVGT_LS_HS_CONFIG[0]), 0, 0 },
	{ "mmVGT_GS_VERT_ITEMSIZE", REG_MMIO, 0xA2D7, &mmVGT_GS_VERT_ITEMSIZE[0], sizeof(mmVGT_GS_VERT_ITEMSIZE)/sizeof(mmVGT_GS_VERT_ITEMSIZE[0]), 0, 0 },
	{ "mmVGT_GS_VERT_ITEMSIZE_1", REG_MMIO, 0xA2D8, &mmVGT_GS_VERT_ITEMSIZE_1[0], sizeof(mmVGT_GS_VERT_ITEMSIZE_1)/sizeof(mmVGT_GS_VERT_ITEMSIZE_1[0]), 0, 0 },
	{ "mmVGT_GS_VERT_ITEMSIZE_2", REG_MMIO, 0xA2D9, &mmVGT_GS_VERT_ITEMSIZE_2[0], sizeof(mmVGT_GS_VERT_ITEMSIZE_2)/sizeof(mmVGT_GS_VERT_ITEMSIZE_2[0]), 0, 0 },
	{ "mmVGT_GS_VERT_ITEMSIZE_3", REG_MMIO, 0xA2DA, &mmVGT_GS_VERT_ITEMSIZE_3[0], sizeof(mmVGT_GS_VERT_ITEMSIZE_3)/sizeof(mmVGT_GS_VERT_ITEMSIZE_3[0]), 0, 0 },
	{ "mmVGT_TF_PARAM", REG_MMIO, 0xA2DB, &mmVGT_TF_PARAM[0], sizeof(mmVGT_TF_PARAM)/sizeof(mmVGT_TF_PARAM[0]), 0, 0 },
	{ "mmDB_ALPHA_TO_MASK", REG_MMIO, 0xA2DC, &mmDB_ALPHA_TO_MASK[0], sizeof(mmDB_ALPHA_TO_MASK)/sizeof(mmDB_ALPHA_TO_MASK[0]), 0, 0 },
	{ "mmPA_SU_POLY_OFFSET_DB_FMT_CNTL", REG_MMIO, 0xA2DE, &mmPA_SU_POLY_OFFSET_DB_FMT_CNTL[0], sizeof(mmPA_SU_POLY_OFFSET_DB_FMT_CNTL)/sizeof(mmPA_SU_POLY_OFFSET_DB_FMT_CNTL[0]), 0, 0 },
	{ "mmPA_SU_POLY_OFFSET_CLAMP", REG_MMIO, 0xA2DF, &mmPA_SU_POLY_OFFSET_CLAMP[0], sizeof(mmPA_SU_POLY_OFFSET_CLAMP)/sizeof(mmPA_SU_POLY_OFFSET_CLAMP[0]), 0, 0 },
	{ "mmPA_SU_POLY_OFFSET_FRONT_SCALE", REG_MMIO, 0xA2E0, &mmPA_SU_POLY_OFFSET_FRONT_SCALE[0], sizeof(mmPA_SU_POLY_OFFSET_FRONT_SCALE)/sizeof(mmPA_SU_POLY_OFFSET_FRONT_SCALE[0]), 0, 0 },
	{ "mmPA_SU_POLY_OFFSET_FRONT_OFFSET", REG_MMIO, 0xA2E1, &mmPA_SU_POLY_OFFSET_FRONT_OFFSET[0], sizeof(mmPA_SU_POLY_OFFSET_FRONT_OFFSET)/sizeof(mmPA_SU_POLY_OFFSET_FRONT_OFFSET[0]), 0, 0 },
	{ "mmPA_SU_POLY_OFFSET_BACK_SCALE", REG_MMIO, 0xA2E2, &mmPA_SU_POLY_OFFSET_BACK_SCALE[0], sizeof(mmPA_SU_POLY_OFFSET_BACK_SCALE)/sizeof(mmPA_SU_POLY_OFFSET_BACK_SCALE[0]), 0, 0 },
	{ "mmPA_SU_POLY_OFFSET_BACK_OFFSET", REG_MMIO, 0xA2E3, &mmPA_SU_POLY_OFFSET_BACK_OFFSET[0], sizeof(mmPA_SU_POLY_OFFSET_BACK_OFFSET)/sizeof(mmPA_SU_POLY_OFFSET_BACK_OFFSET[0]), 0, 0 },
	{ "mmVGT_GS_INSTANCE_CNT", REG_MMIO, 0xA2E4, &mmVGT_GS_INSTANCE_CNT[0], sizeof(mmVGT_GS_INSTANCE_CNT)/sizeof(mmVGT_GS_INSTANCE_CNT[0]), 0, 0 },
	{ "mmVGT_STRMOUT_CONFIG", REG_MMIO, 0xA2E5, &mmVGT_STRMOUT_CONFIG[0], sizeof(mmVGT_STRMOUT_CONFIG)/sizeof(mmVGT_STRMOUT_CONFIG[0]), 0, 0 },
	{ "mmVGT_STRMOUT_BUFFER_CONFIG", REG_MMIO, 0xA2E6, &mmVGT_STRMOUT_BUFFER_CONFIG[0], sizeof(mmVGT_STRMOUT_BUFFER_CONFIG)/sizeof(mmVGT_STRMOUT_BUFFER_CONFIG[0]), 0, 0 },
	{ "mmPA_SC_CENTROID_PRIORITY_0", REG_MMIO, 0xA2F5, &mmPA_SC_CENTROID_PRIORITY_0[0], sizeof(mmPA_SC_CENTROID_PRIORITY_0)/sizeof(mmPA_SC_CENTROID_PRIORITY_0[0]), 0, 0 },
	{ "mmPA_SC_CENTROID_PRIORITY_1", REG_MMIO, 0xA2F6, &mmPA_SC_CENTROID_PRIORITY_1[0], sizeof(mmPA_SC_CENTROID_PRIORITY_1)/sizeof(mmPA_SC_CENTROID_PRIORITY_1[0]), 0, 0 },
	{ "mmPA_SC_LINE_CNTL", REG_MMIO, 0xA2F7, &mmPA_SC_LINE_CNTL[0], sizeof(mmPA_SC_LINE_CNTL)/sizeof(mmPA_SC_LINE_CNTL[0]), 0, 0 },
	{ "mmPA_SC_AA_CONFIG", REG_MMIO, 0xA2F8, &mmPA_SC_AA_CONFIG[0], sizeof(mmPA_SC_AA_CONFIG)/sizeof(mmPA_SC_AA_CONFIG[0]), 0, 0 },
	{ "mmPA_SU_VTX_CNTL", REG_MMIO, 0xA2F9, &mmPA_SU_VTX_CNTL[0], sizeof(mmPA_SU_VTX_CNTL)/sizeof(mmPA_SU_VTX_CNTL[0]), 0, 0 },
	{ "mmPA_CL_GB_VERT_CLIP_ADJ", REG_MMIO, 0xA2FA, &mmPA_CL_GB_VERT_CLIP_ADJ[0], sizeof(mmPA_CL_GB_VERT_CLIP_ADJ)/sizeof(mmPA_CL_GB_VERT_CLIP_ADJ[0]), 0, 0 },
	{ "mmPA_CL_GB_VERT_DISC_ADJ", REG_MMIO, 0xA2FB, &mmPA_CL_GB_VERT_DISC_ADJ[0], sizeof(mmPA_CL_GB_VERT_DISC_ADJ)/sizeof(mmPA_CL_GB_VERT_DISC_ADJ[0]), 0, 0 },
	{ "mmPA_CL_GB_HORZ_CLIP_ADJ", REG_MMIO, 0xA2FC, &mmPA_CL_GB_HORZ_CLIP_ADJ[0], sizeof(mmPA_CL_GB_HORZ_CLIP_ADJ)/sizeof(mmPA_CL_GB_HORZ_CLIP_ADJ[0]), 0, 0 },
	{ "mmPA_CL_GB_HORZ_DISC_ADJ", REG_MMIO, 0xA2FD, &mmPA_CL_GB_HORZ_DISC_ADJ[0], sizeof(mmPA_CL_GB_HORZ_DISC_ADJ)/sizeof(mmPA_CL_GB_HORZ_DISC_ADJ[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0", REG_MMIO, 0xA2FE, &mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0[0], sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0)/sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1", REG_MMIO, 0xA2FF, &mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1[0], sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1)/sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2", REG_MMIO, 0xA300, &mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2[0], sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2)/sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3", REG_MMIO, 0xA301, &mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3[0], sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3)/sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0", REG_MMIO, 0xA302, &mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0[0], sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0)/sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1", REG_MMIO, 0xA303, &mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1[0], sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1)/sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2", REG_MMIO, 0xA304, &mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2[0], sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2)/sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3", REG_MMIO, 0xA305, &mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3[0], sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3)/sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0", REG_MMIO, 0xA306, &mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0[0], sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0)/sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1", REG_MMIO, 0xA307, &mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1[0], sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1)/sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2", REG_MMIO, 0xA308, &mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2[0], sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2)/sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3", REG_MMIO, 0xA309, &mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3[0], sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3)/sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0", REG_MMIO, 0xA30A, &mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0[0], sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0)/sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1", REG_MMIO, 0xA30B, &mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1[0], sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1)/sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2", REG_MMIO, 0xA30C, &mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2[0], sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2)/sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2[0]), 0, 0 },
	{ "mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3", REG_MMIO, 0xA30D, &mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3[0], sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3)/sizeof(mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3[0]), 0, 0 },
	{ "mmPA_SC_AA_MASK_X0Y0_X1Y0", REG_MMIO, 0xA30E, &mmPA_SC_AA_MASK_X0Y0_X1Y0[0], sizeof(mmPA_SC_AA_MASK_X0Y0_X1Y0)/sizeof(mmPA_SC_AA_MASK_X0Y0_X1Y0[0]), 0, 0 },
	{ "mmPA_SC_AA_MASK_X0Y1_X1Y1", REG_MMIO, 0xA30F, &mmPA_SC_AA_MASK_X0Y1_X1Y1[0], sizeof(mmPA_SC_AA_MASK_X0Y1_X1Y1)/sizeof(mmPA_SC_AA_MASK_X0Y1_X1Y1[0]), 0, 0 },
	{ "mmVGT_VERTEX_REUSE_BLOCK_CNTL", REG_MMIO, 0xA316, &mmVGT_VERTEX_REUSE_BLOCK_CNTL[0], sizeof(mmVGT_VERTEX_REUSE_BLOCK_CNTL)/sizeof(mmVGT_VERTEX_REUSE_BLOCK_CNTL[0]), 0, 0 },
	{ "mmVGT_OUT_DEALLOC_CNTL", REG_MMIO, 0xA317, &mmVGT_OUT_DEALLOC_CNTL[0], sizeof(mmVGT_OUT_DEALLOC_CNTL)/sizeof(mmVGT_OUT_DEALLOC_CNTL[0]), 0, 0 },
	{ "mmCB_COLOR0_BASE", REG_MMIO, 0xA318, &mmCB_COLOR0_BASE[0], sizeof(mmCB_COLOR0_BASE)/sizeof(mmCB_COLOR0_BASE[0]), 0, 0 },
	{ "mmCB_COLOR0_PITCH", REG_MMIO, 0xA319, &mmCB_COLOR0_PITCH[0], sizeof(mmCB_COLOR0_PITCH)/sizeof(mmCB_COLOR0_PITCH[0]), 0, 0 },
	{ "mmCB_COLOR0_SLICE", REG_MMIO, 0xA31A, &mmCB_COLOR0_SLICE[0], sizeof(mmCB_COLOR0_SLICE)/sizeof(mmCB_COLOR0_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR0_VIEW", REG_MMIO, 0xA31B, &mmCB_COLOR0_VIEW[0], sizeof(mmCB_COLOR0_VIEW)/sizeof(mmCB_COLOR0_VIEW[0]), 0, 0 },
	{ "mmCB_COLOR0_INFO", REG_MMIO, 0xA31C, &mmCB_COLOR0_INFO[0], sizeof(mmCB_COLOR0_INFO)/sizeof(mmCB_COLOR0_INFO[0]), 0, 0 },
	{ "mmCB_COLOR0_ATTRIB", REG_MMIO, 0xA31D, &mmCB_COLOR0_ATTRIB[0], sizeof(mmCB_COLOR0_ATTRIB)/sizeof(mmCB_COLOR0_ATTRIB[0]), 0, 0 },
	{ "mmCB_COLOR0_CMASK", REG_MMIO, 0xA31F, &mmCB_COLOR0_CMASK[0], sizeof(mmCB_COLOR0_CMASK)/sizeof(mmCB_COLOR0_CMASK[0]), 0, 0 },
	{ "mmCB_COLOR0_CMASK_SLICE", REG_MMIO, 0xA320, &mmCB_COLOR0_CMASK_SLICE[0], sizeof(mmCB_COLOR0_CMASK_SLICE)/sizeof(mmCB_COLOR0_CMASK_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR0_FMASK", REG_MMIO, 0xA321, &mmCB_COLOR0_FMASK[0], sizeof(mmCB_COLOR0_FMASK)/sizeof(mmCB_COLOR0_FMASK[0]), 0, 0 },
	{ "mmCB_COLOR0_FMASK_SLICE", REG_MMIO, 0xA322, &mmCB_COLOR0_FMASK_SLICE[0], sizeof(mmCB_COLOR0_FMASK_SLICE)/sizeof(mmCB_COLOR0_FMASK_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR0_CLEAR_WORD0", REG_MMIO, 0xA323, &mmCB_COLOR0_CLEAR_WORD0[0], sizeof(mmCB_COLOR0_CLEAR_WORD0)/sizeof(mmCB_COLOR0_CLEAR_WORD0[0]), 0, 0 },
	{ "mmCB_COLOR0_CLEAR_WORD1", REG_MMIO, 0xA324, &mmCB_COLOR0_CLEAR_WORD1[0], sizeof(mmCB_COLOR0_CLEAR_WORD1)/sizeof(mmCB_COLOR0_CLEAR_WORD1[0]), 0, 0 },
	{ "mmCB_COLOR1_BASE", REG_MMIO, 0xA327, &mmCB_COLOR1_BASE[0], sizeof(mmCB_COLOR1_BASE)/sizeof(mmCB_COLOR1_BASE[0]), 0, 0 },
	{ "mmCB_COLOR1_PITCH", REG_MMIO, 0xA328, &mmCB_COLOR1_PITCH[0], sizeof(mmCB_COLOR1_PITCH)/sizeof(mmCB_COLOR1_PITCH[0]), 0, 0 },
	{ "mmCB_COLOR1_SLICE", REG_MMIO, 0xA329, &mmCB_COLOR1_SLICE[0], sizeof(mmCB_COLOR1_SLICE)/sizeof(mmCB_COLOR1_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR1_VIEW", REG_MMIO, 0xA32A, &mmCB_COLOR1_VIEW[0], sizeof(mmCB_COLOR1_VIEW)/sizeof(mmCB_COLOR1_VIEW[0]), 0, 0 },
	{ "mmCB_COLOR1_INFO", REG_MMIO, 0xA32B, &mmCB_COLOR1_INFO[0], sizeof(mmCB_COLOR1_INFO)/sizeof(mmCB_COLOR1_INFO[0]), 0, 0 },
	{ "mmCB_COLOR1_ATTRIB", REG_MMIO, 0xA32C, &mmCB_COLOR1_ATTRIB[0], sizeof(mmCB_COLOR1_ATTRIB)/sizeof(mmCB_COLOR1_ATTRIB[0]), 0, 0 },
	{ "mmCB_COLOR1_CMASK", REG_MMIO, 0xA32E, &mmCB_COLOR1_CMASK[0], sizeof(mmCB_COLOR1_CMASK)/sizeof(mmCB_COLOR1_CMASK[0]), 0, 0 },
	{ "mmCB_COLOR1_CMASK_SLICE", REG_MMIO, 0xA32F, &mmCB_COLOR1_CMASK_SLICE[0], sizeof(mmCB_COLOR1_CMASK_SLICE)/sizeof(mmCB_COLOR1_CMASK_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR1_FMASK", REG_MMIO, 0xA330, &mmCB_COLOR1_FMASK[0], sizeof(mmCB_COLOR1_FMASK)/sizeof(mmCB_COLOR1_FMASK[0]), 0, 0 },
	{ "mmCB_COLOR1_FMASK_SLICE", REG_MMIO, 0xA331, &mmCB_COLOR1_FMASK_SLICE[0], sizeof(mmCB_COLOR1_FMASK_SLICE)/sizeof(mmCB_COLOR1_FMASK_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR1_CLEAR_WORD0", REG_MMIO, 0xA332, &mmCB_COLOR1_CLEAR_WORD0[0], sizeof(mmCB_COLOR1_CLEAR_WORD0)/sizeof(mmCB_COLOR1_CLEAR_WORD0[0]), 0, 0 },
	{ "mmCB_COLOR1_CLEAR_WORD1", REG_MMIO, 0xA333, &mmCB_COLOR1_CLEAR_WORD1[0], sizeof(mmCB_COLOR1_CLEAR_WORD1)/sizeof(mmCB_COLOR1_CLEAR_WORD1[0]), 0, 0 },
	{ "mmCB_COLOR2_BASE", REG_MMIO, 0xA336, &mmCB_COLOR2_BASE[0], sizeof(mmCB_COLOR2_BASE)/sizeof(mmCB_COLOR2_BASE[0]), 0, 0 },
	{ "mmCB_COLOR2_PITCH", REG_MMIO, 0xA337, &mmCB_COLOR2_PITCH[0], sizeof(mmCB_COLOR2_PITCH)/sizeof(mmCB_COLOR2_PITCH[0]), 0, 0 },
	{ "mmCB_COLOR2_SLICE", REG_MMIO, 0xA338, &mmCB_COLOR2_SLICE[0], sizeof(mmCB_COLOR2_SLICE)/sizeof(mmCB_COLOR2_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR2_VIEW", REG_MMIO, 0xA339, &mmCB_COLOR2_VIEW[0], sizeof(mmCB_COLOR2_VIEW)/sizeof(mmCB_COLOR2_VIEW[0]), 0, 0 },
	{ "mmCB_COLOR2_INFO", REG_MMIO, 0xA33A, &mmCB_COLOR2_INFO[0], sizeof(mmCB_COLOR2_INFO)/sizeof(mmCB_COLOR2_INFO[0]), 0, 0 },
	{ "mmCB_COLOR2_ATTRIB", REG_MMIO, 0xA33B, &mmCB_COLOR2_ATTRIB[0], sizeof(mmCB_COLOR2_ATTRIB)/sizeof(mmCB_COLOR2_ATTRIB[0]), 0, 0 },
	{ "mmCB_COLOR2_CMASK", REG_MMIO, 0xA33D, &mmCB_COLOR2_CMASK[0], sizeof(mmCB_COLOR2_CMASK)/sizeof(mmCB_COLOR2_CMASK[0]), 0, 0 },
	{ "mmCB_COLOR2_CMASK_SLICE", REG_MMIO, 0xA33E, &mmCB_COLOR2_CMASK_SLICE[0], sizeof(mmCB_COLOR2_CMASK_SLICE)/sizeof(mmCB_COLOR2_CMASK_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR2_FMASK", REG_MMIO, 0xA33F, &mmCB_COLOR2_FMASK[0], sizeof(mmCB_COLOR2_FMASK)/sizeof(mmCB_COLOR2_FMASK[0]), 0, 0 },
	{ "mmCB_COLOR2_FMASK_SLICE", REG_MMIO, 0xA340, &mmCB_COLOR2_FMASK_SLICE[0], sizeof(mmCB_COLOR2_FMASK_SLICE)/sizeof(mmCB_COLOR2_FMASK_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR2_CLEAR_WORD0", REG_MMIO, 0xA341, &mmCB_COLOR2_CLEAR_WORD0[0], sizeof(mmCB_COLOR2_CLEAR_WORD0)/sizeof(mmCB_COLOR2_CLEAR_WORD0[0]), 0, 0 },
	{ "mmCB_COLOR2_CLEAR_WORD1", REG_MMIO, 0xA342, &mmCB_COLOR2_CLEAR_WORD1[0], sizeof(mmCB_COLOR2_CLEAR_WORD1)/sizeof(mmCB_COLOR2_CLEAR_WORD1[0]), 0, 0 },
	{ "mmCB_COLOR3_BASE", REG_MMIO, 0xA345, &mmCB_COLOR3_BASE[0], sizeof(mmCB_COLOR3_BASE)/sizeof(mmCB_COLOR3_BASE[0]), 0, 0 },
	{ "mmCB_COLOR3_PITCH", REG_MMIO, 0xA346, &mmCB_COLOR3_PITCH[0], sizeof(mmCB_COLOR3_PITCH)/sizeof(mmCB_COLOR3_PITCH[0]), 0, 0 },
	{ "mmCB_COLOR3_SLICE", REG_MMIO, 0xA347, &mmCB_COLOR3_SLICE[0], sizeof(mmCB_COLOR3_SLICE)/sizeof(mmCB_COLOR3_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR3_VIEW", REG_MMIO, 0xA348, &mmCB_COLOR3_VIEW[0], sizeof(mmCB_COLOR3_VIEW)/sizeof(mmCB_COLOR3_VIEW[0]), 0, 0 },
	{ "mmCB_COLOR3_INFO", REG_MMIO, 0xA349, &mmCB_COLOR3_INFO[0], sizeof(mmCB_COLOR3_INFO)/sizeof(mmCB_COLOR3_INFO[0]), 0, 0 },
	{ "mmCB_COLOR3_ATTRIB", REG_MMIO, 0xA34A, &mmCB_COLOR3_ATTRIB[0], sizeof(mmCB_COLOR3_ATTRIB)/sizeof(mmCB_COLOR3_ATTRIB[0]), 0, 0 },
	{ "mmCB_COLOR3_CMASK", REG_MMIO, 0xA34C, &mmCB_COLOR3_CMASK[0], sizeof(mmCB_COLOR3_CMASK)/sizeof(mmCB_COLOR3_CMASK[0]), 0, 0 },
	{ "mmCB_COLOR3_CMASK_SLICE", REG_MMIO, 0xA34D, &mmCB_COLOR3_CMASK_SLICE[0], sizeof(mmCB_COLOR3_CMASK_SLICE)/sizeof(mmCB_COLOR3_CMASK_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR3_FMASK", REG_MMIO, 0xA34E, &mmCB_COLOR3_FMASK[0], sizeof(mmCB_COLOR3_FMASK)/sizeof(mmCB_COLOR3_FMASK[0]), 0, 0 },
	{ "mmCB_COLOR3_FMASK_SLICE", REG_MMIO, 0xA34F, &mmCB_COLOR3_FMASK_SLICE[0], sizeof(mmCB_COLOR3_FMASK_SLICE)/sizeof(mmCB_COLOR3_FMASK_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR3_CLEAR_WORD0", REG_MMIO, 0xA350, &mmCB_COLOR3_CLEAR_WORD0[0], sizeof(mmCB_COLOR3_CLEAR_WORD0)/sizeof(mmCB_COLOR3_CLEAR_WORD0[0]), 0, 0 },
	{ "mmCB_COLOR3_CLEAR_WORD1", REG_MMIO, 0xA351, &mmCB_COLOR3_CLEAR_WORD1[0], sizeof(mmCB_COLOR3_CLEAR_WORD1)/sizeof(mmCB_COLOR3_CLEAR_WORD1[0]), 0, 0 },
	{ "mmCB_COLOR4_BASE", REG_MMIO, 0xA354, &mmCB_COLOR4_BASE[0], sizeof(mmCB_COLOR4_BASE)/sizeof(mmCB_COLOR4_BASE[0]), 0, 0 },
	{ "mmCB_COLOR4_PITCH", REG_MMIO, 0xA355, &mmCB_COLOR4_PITCH[0], sizeof(mmCB_COLOR4_PITCH)/sizeof(mmCB_COLOR4_PITCH[0]), 0, 0 },
	{ "mmCB_COLOR4_SLICE", REG_MMIO, 0xA356, &mmCB_COLOR4_SLICE[0], sizeof(mmCB_COLOR4_SLICE)/sizeof(mmCB_COLOR4_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR4_VIEW", REG_MMIO, 0xA357, &mmCB_COLOR4_VIEW[0], sizeof(mmCB_COLOR4_VIEW)/sizeof(mmCB_COLOR4_VIEW[0]), 0, 0 },
	{ "mmCB_COLOR4_INFO", REG_MMIO, 0xA358, &mmCB_COLOR4_INFO[0], sizeof(mmCB_COLOR4_INFO)/sizeof(mmCB_COLOR4_INFO[0]), 0, 0 },
	{ "mmCB_COLOR4_ATTRIB", REG_MMIO, 0xA359, &mmCB_COLOR4_ATTRIB[0], sizeof(mmCB_COLOR4_ATTRIB)/sizeof(mmCB_COLOR4_ATTRIB[0]), 0, 0 },
	{ "mmCB_COLOR4_CMASK", REG_MMIO, 0xA35B, &mmCB_COLOR4_CMASK[0], sizeof(mmCB_COLOR4_CMASK)/sizeof(mmCB_COLOR4_CMASK[0]), 0, 0 },
	{ "mmCB_COLOR4_CMASK_SLICE", REG_MMIO, 0xA35C, &mmCB_COLOR4_CMASK_SLICE[0], sizeof(mmCB_COLOR4_CMASK_SLICE)/sizeof(mmCB_COLOR4_CMASK_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR4_FMASK", REG_MMIO, 0xA35D, &mmCB_COLOR4_FMASK[0], sizeof(mmCB_COLOR4_FMASK)/sizeof(mmCB_COLOR4_FMASK[0]), 0, 0 },
	{ "mmCB_COLOR4_FMASK_SLICE", REG_MMIO, 0xA35E, &mmCB_COLOR4_FMASK_SLICE[0], sizeof(mmCB_COLOR4_FMASK_SLICE)/sizeof(mmCB_COLOR4_FMASK_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR4_CLEAR_WORD0", REG_MMIO, 0xA35F, &mmCB_COLOR4_CLEAR_WORD0[0], sizeof(mmCB_COLOR4_CLEAR_WORD0)/sizeof(mmCB_COLOR4_CLEAR_WORD0[0]), 0, 0 },
	{ "mmCB_COLOR4_CLEAR_WORD1", REG_MMIO, 0xA360, &mmCB_COLOR4_CLEAR_WORD1[0], sizeof(mmCB_COLOR4_CLEAR_WORD1)/sizeof(mmCB_COLOR4_CLEAR_WORD1[0]), 0, 0 },
	{ "mmCB_COLOR5_BASE", REG_MMIO, 0xA363, &mmCB_COLOR5_BASE[0], sizeof(mmCB_COLOR5_BASE)/sizeof(mmCB_COLOR5_BASE[0]), 0, 0 },
	{ "mmCB_COLOR5_PITCH", REG_MMIO, 0xA364, &mmCB_COLOR5_PITCH[0], sizeof(mmCB_COLOR5_PITCH)/sizeof(mmCB_COLOR5_PITCH[0]), 0, 0 },
	{ "mmCB_COLOR5_SLICE", REG_MMIO, 0xA365, &mmCB_COLOR5_SLICE[0], sizeof(mmCB_COLOR5_SLICE)/sizeof(mmCB_COLOR5_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR5_VIEW", REG_MMIO, 0xA366, &mmCB_COLOR5_VIEW[0], sizeof(mmCB_COLOR5_VIEW)/sizeof(mmCB_COLOR5_VIEW[0]), 0, 0 },
	{ "mmCB_COLOR5_INFO", REG_MMIO, 0xA367, &mmCB_COLOR5_INFO[0], sizeof(mmCB_COLOR5_INFO)/sizeof(mmCB_COLOR5_INFO[0]), 0, 0 },
	{ "mmCB_COLOR5_ATTRIB", REG_MMIO, 0xA368, &mmCB_COLOR5_ATTRIB[0], sizeof(mmCB_COLOR5_ATTRIB)/sizeof(mmCB_COLOR5_ATTRIB[0]), 0, 0 },
	{ "mmCB_COLOR5_CMASK", REG_MMIO, 0xA36A, &mmCB_COLOR5_CMASK[0], sizeof(mmCB_COLOR5_CMASK)/sizeof(mmCB_COLOR5_CMASK[0]), 0, 0 },
	{ "mmCB_COLOR5_CMASK_SLICE", REG_MMIO, 0xA36B, &mmCB_COLOR5_CMASK_SLICE[0], sizeof(mmCB_COLOR5_CMASK_SLICE)/sizeof(mmCB_COLOR5_CMASK_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR5_FMASK", REG_MMIO, 0xA36C, &mmCB_COLOR5_FMASK[0], sizeof(mmCB_COLOR5_FMASK)/sizeof(mmCB_COLOR5_FMASK[0]), 0, 0 },
	{ "mmCB_COLOR5_FMASK_SLICE", REG_MMIO, 0xA36D, &mmCB_COLOR5_FMASK_SLICE[0], sizeof(mmCB_COLOR5_FMASK_SLICE)/sizeof(mmCB_COLOR5_FMASK_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR5_CLEAR_WORD0", REG_MMIO, 0xA36E, &mmCB_COLOR5_CLEAR_WORD0[0], sizeof(mmCB_COLOR5_CLEAR_WORD0)/sizeof(mmCB_COLOR5_CLEAR_WORD0[0]), 0, 0 },
	{ "mmCB_COLOR5_CLEAR_WORD1", REG_MMIO, 0xA36F, &mmCB_COLOR5_CLEAR_WORD1[0], sizeof(mmCB_COLOR5_CLEAR_WORD1)/sizeof(mmCB_COLOR5_CLEAR_WORD1[0]), 0, 0 },
	{ "mmCB_COLOR6_BASE", REG_MMIO, 0xA372, &mmCB_COLOR6_BASE[0], sizeof(mmCB_COLOR6_BASE)/sizeof(mmCB_COLOR6_BASE[0]), 0, 0 },
	{ "mmCB_COLOR6_PITCH", REG_MMIO, 0xA373, &mmCB_COLOR6_PITCH[0], sizeof(mmCB_COLOR6_PITCH)/sizeof(mmCB_COLOR6_PITCH[0]), 0, 0 },
	{ "mmCB_COLOR6_SLICE", REG_MMIO, 0xA374, &mmCB_COLOR6_SLICE[0], sizeof(mmCB_COLOR6_SLICE)/sizeof(mmCB_COLOR6_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR6_VIEW", REG_MMIO, 0xA375, &mmCB_COLOR6_VIEW[0], sizeof(mmCB_COLOR6_VIEW)/sizeof(mmCB_COLOR6_VIEW[0]), 0, 0 },
	{ "mmCB_COLOR6_INFO", REG_MMIO, 0xA376, &mmCB_COLOR6_INFO[0], sizeof(mmCB_COLOR6_INFO)/sizeof(mmCB_COLOR6_INFO[0]), 0, 0 },
	{ "mmCB_COLOR6_ATTRIB", REG_MMIO, 0xA377, &mmCB_COLOR6_ATTRIB[0], sizeof(mmCB_COLOR6_ATTRIB)/sizeof(mmCB_COLOR6_ATTRIB[0]), 0, 0 },
	{ "mmCB_COLOR6_CMASK", REG_MMIO, 0xA379, &mmCB_COLOR6_CMASK[0], sizeof(mmCB_COLOR6_CMASK)/sizeof(mmCB_COLOR6_CMASK[0]), 0, 0 },
	{ "mmCB_COLOR6_CMASK_SLICE", REG_MMIO, 0xA37A, &mmCB_COLOR6_CMASK_SLICE[0], sizeof(mmCB_COLOR6_CMASK_SLICE)/sizeof(mmCB_COLOR6_CMASK_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR6_FMASK", REG_MMIO, 0xA37B, &mmCB_COLOR6_FMASK[0], sizeof(mmCB_COLOR6_FMASK)/sizeof(mmCB_COLOR6_FMASK[0]), 0, 0 },
	{ "mmCB_COLOR6_FMASK_SLICE", REG_MMIO, 0xA37C, &mmCB_COLOR6_FMASK_SLICE[0], sizeof(mmCB_COLOR6_FMASK_SLICE)/sizeof(mmCB_COLOR6_FMASK_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR6_CLEAR_WORD0", REG_MMIO, 0xA37D, &mmCB_COLOR6_CLEAR_WORD0[0], sizeof(mmCB_COLOR6_CLEAR_WORD0)/sizeof(mmCB_COLOR6_CLEAR_WORD0[0]), 0, 0 },
	{ "mmCB_COLOR6_CLEAR_WORD1", REG_MMIO, 0xA37E, &mmCB_COLOR6_CLEAR_WORD1[0], sizeof(mmCB_COLOR6_CLEAR_WORD1)/sizeof(mmCB_COLOR6_CLEAR_WORD1[0]), 0, 0 },
	{ "mmCB_COLOR7_BASE", REG_MMIO, 0xA381, &mmCB_COLOR7_BASE[0], sizeof(mmCB_COLOR7_BASE)/sizeof(mmCB_COLOR7_BASE[0]), 0, 0 },
	{ "mmCB_COLOR7_PITCH", REG_MMIO, 0xA382, &mmCB_COLOR7_PITCH[0], sizeof(mmCB_COLOR7_PITCH)/sizeof(mmCB_COLOR7_PITCH[0]), 0, 0 },
	{ "mmCB_COLOR7_SLICE", REG_MMIO, 0xA383, &mmCB_COLOR7_SLICE[0], sizeof(mmCB_COLOR7_SLICE)/sizeof(mmCB_COLOR7_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR7_VIEW", REG_MMIO, 0xA384, &mmCB_COLOR7_VIEW[0], sizeof(mmCB_COLOR7_VIEW)/sizeof(mmCB_COLOR7_VIEW[0]), 0, 0 },
	{ "mmCB_COLOR7_INFO", REG_MMIO, 0xA385, &mmCB_COLOR7_INFO[0], sizeof(mmCB_COLOR7_INFO)/sizeof(mmCB_COLOR7_INFO[0]), 0, 0 },
	{ "mmCB_COLOR7_ATTRIB", REG_MMIO, 0xA386, &mmCB_COLOR7_ATTRIB[0], sizeof(mmCB_COLOR7_ATTRIB)/sizeof(mmCB_COLOR7_ATTRIB[0]), 0, 0 },
	{ "mmCB_COLOR7_CMASK", REG_MMIO, 0xA388, &mmCB_COLOR7_CMASK[0], sizeof(mmCB_COLOR7_CMASK)/sizeof(mmCB_COLOR7_CMASK[0]), 0, 0 },
	{ "mmCB_COLOR7_CMASK_SLICE", REG_MMIO, 0xA389, &mmCB_COLOR7_CMASK_SLICE[0], sizeof(mmCB_COLOR7_CMASK_SLICE)/sizeof(mmCB_COLOR7_CMASK_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR7_FMASK", REG_MMIO, 0xA38A, &mmCB_COLOR7_FMASK[0], sizeof(mmCB_COLOR7_FMASK)/sizeof(mmCB_COLOR7_FMASK[0]), 0, 0 },
	{ "mmCB_COLOR7_FMASK_SLICE", REG_MMIO, 0xA38B, &mmCB_COLOR7_FMASK_SLICE[0], sizeof(mmCB_COLOR7_FMASK_SLICE)/sizeof(mmCB_COLOR7_FMASK_SLICE[0]), 0, 0 },
	{ "mmCB_COLOR7_CLEAR_WORD0", REG_MMIO, 0xA38C, &mmCB_COLOR7_CLEAR_WORD0[0], sizeof(mmCB_COLOR7_CLEAR_WORD0)/sizeof(mmCB_COLOR7_CLEAR_WORD0[0]), 0, 0 },
	{ "mmCB_COLOR7_CLEAR_WORD1", REG_MMIO, 0xA38D, &mmCB_COLOR7_CLEAR_WORD1[0], sizeof(mmCB_COLOR7_CLEAR_WORD1)/sizeof(mmCB_COLOR7_CLEAR_WORD1[0]), 0, 0 },
