# RV32-IMAF-MicroGT_01-
A low power, 5 stage in order pipeline, 2 privilege level (M and U), clock cicle of 100MHz, 32 bit RISC-V softcore for FPGA. Written in SystemVerilog.
