logo_rom.v,verilog,xil_defaultlib,../../../../lab6_vga.srcs/sources_1/ip/logo_rom/sim/logo_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
