/*******************************************************************************
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated by c-struct-gen from PTRM data files.
 *
 * Tool: $SDK/INTERNAL/fltg/bin/c-struct-gen
 *
 * Edits to this file will be lost when it is regenerated.
 *
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 */

static const bcmdrd_sid_t th4_b0_fp_em_entry_action_a_sid;
static const bcmdrd_sid_t th4_b0_fp_em_entry_action_b_sid;
static const bcmdrd_sid_t th4_b0_fp_em_entry_key_attr_sid;
static const bcmdrd_sid_t th4_b0_fp_em_entry_mode128_2x_sid;
static const bcmdrd_sid_t th4_b0_fp_em_entry_mode160_2x_sid;
static const bcmdrd_sid_t th4_b0_fp_em_entry_mode320_4x_sid;
static const bcmdrd_sid_t th4_b0_fp_em_entry_remap_a_sid;
static const bcmdrd_sid_t th4_b0_fp_em_entry_remap_b_sid;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_action_a_sid;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_action_b_sid;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_cc_action_a_sid;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_cc_action_b_sid;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_cc_key_attr_sid;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_cc_remap_a_sid;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_cc_remap_b_sid;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_cc_sid;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_cc_uft_action_a_sid;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_cc_uft_action_b_sid;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_cc_uft_key_attr_sid;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_cc_uft_remap_a_sid;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_cc_uft_remap_b_sid;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_cc_uft_sid;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_hit_da_sid;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_hit_sa_sid;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_key_attr_sid;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_remap_a_sid;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_remap_b_sid;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_sid;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_uft_action_a_sid;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_uft_action_b_sid;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_uft_hit_da_sid;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_uft_hit_sa_sid;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_uft_key_attr_sid;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_uft_remap_a_sid;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_uft_remap_b_sid;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_uft_sid;
static const bcmdrd_sid_t th4_b0_port_svp_es_filtering_action_a_sid;
static const bcmdrd_sid_t th4_b0_port_svp_es_filtering_action_b_sid;
static const bcmdrd_sid_t th4_b0_port_svp_es_filtering_key_attr_sid;
static const bcmdrd_sid_t th4_b0_port_svp_es_filtering_remap_a_sid;
static const bcmdrd_sid_t th4_b0_port_svp_es_filtering_remap_b_sid;
static const bcmdrd_sid_t th4_b0_port_svp_es_filtering_sid;
static const bcmdrd_sid_t th4_b0_tnl_ipv4_decap_em_1x_sid;
static const bcmdrd_sid_t th4_b0_tnl_ipv4_decap_em_2x_sid;
static const bcmdrd_sid_t th4_b0_tnl_ipv4_decap_em_4x_sid;
static const bcmdrd_sid_t th4_b0_tnl_ipv4_decap_em_action_a_sid;
static const bcmdrd_sid_t th4_b0_tnl_ipv4_decap_em_action_b_sid;
static const bcmdrd_sid_t th4_b0_tnl_ipv4_decap_em_key_attr_sid;
static const bcmdrd_sid_t th4_b0_tnl_ipv4_decap_em_remap_a_sid;
static const bcmdrd_sid_t th4_b0_tnl_ipv4_decap_em_remap_b_sid;
static const bcmdrd_sid_t th4_b0_tnl_ipv6_decap_em_1x_sid;
static const bcmdrd_sid_t th4_b0_tnl_ipv6_decap_em_2x_sid;
static const bcmdrd_sid_t th4_b0_tnl_ipv6_decap_em_4x_sid;
static const bcmdrd_sid_t th4_b0_tnl_ipv6_decap_em_action_a_sid;
static const bcmdrd_sid_t th4_b0_tnl_ipv6_decap_em_action_b_sid;
static const bcmdrd_sid_t th4_b0_tnl_ipv6_decap_em_key_attr_sid;
static const bcmdrd_sid_t th4_b0_tnl_ipv6_decap_em_remap_a_sid;
static const bcmdrd_sid_t th4_b0_tnl_ipv6_decap_em_remap_b_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_adapt_vfi_action_a_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_adapt_vfi_action_b_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_action_a_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_action_b_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_key_attr_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_remap_a_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_remap_b_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_adapt_vfi_key_attr_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_adapt_vfi_remap_a_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_adapt_vfi_remap_b_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_adapt_vfi_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_1x_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_2x_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_4x_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_action_a_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_action_b_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_key_attr_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_remap_a_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_remap_b_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_1x_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_2x_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_4x_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_action_a_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_action_b_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_key_attr_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_remap_a_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_remap_b_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_1x_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_2x_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_4x_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_action_a_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_action_b_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_key_attr_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_remap_a_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_remap_b_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_1x_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_2x_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_4x_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_action_a_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_action_b_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_key_attr_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_remap_a_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_remap_b_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_action_a_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_action_b_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_key_attr_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_remap_a_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_remap_b_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_action_a_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_action_b_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_key_attr_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_remap_a_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_remap_b_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_action_a_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_action_b_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_key_attr_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_remap_a_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_remap_b_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_action_a_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_action_b_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_key_attr_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_remap_a_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_remap_b_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_action_a_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_action_b_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_key_attr_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_remap_a_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_remap_b_sid;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_sid;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_l3_tunnel_action_a_sid;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_l3_tunnel_action_b_sid;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_l3_tunnel_key_attr_sid;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_l3_tunnel_remap_a_sid;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_l3_tunnel_remap_b_sid;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_l3_tunnel_single_sid;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_mpls_action_a_sid;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_mpls_action_b_sid;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_mpls_entry_sid;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_mpls_key_attr_sid;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_mpls_remap_a_sid;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_mpls_remap_b_sid;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_trunk_l3_tunnel_action_a_sid;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_trunk_l3_tunnel_action_b_sid;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_trunk_l3_tunnel_key_attr_sid;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_trunk_l3_tunnel_remap_a_sid;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_trunk_l3_tunnel_remap_b_sid;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_trunk_l3_tunnel_single_sid;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_trunk_mpls_action_a_sid;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_trunk_mpls_action_b_sid;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_trunk_mpls_entry_sid;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_trunk_mpls_key_attr_sid;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_trunk_mpls_remap_a_sid;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_trunk_mpls_remap_b_sid;
static const bcmdrd_sid_t th4_b0_vfi_egr_adapt_port_grp_action_a_sid;
static const bcmdrd_sid_t th4_b0_vfi_egr_adapt_port_grp_action_b_sid;
static const bcmdrd_sid_t th4_b0_vfi_egr_adapt_port_grp_key_attr_sid;
static const bcmdrd_sid_t th4_b0_vfi_egr_adapt_port_grp_remap_a_sid;
static const bcmdrd_sid_t th4_b0_vfi_egr_adapt_port_grp_remap_b_sid;
static const bcmdrd_sid_t th4_b0_vfi_egr_adapt_port_grp_sid;
static const bcmdrd_sid_t th4_b0_vfi_ing_adapt_ovid_port_grp_action_a_sid;
static const bcmdrd_sid_t th4_b0_vfi_ing_adapt_ovid_port_grp_action_b_sid;
static const bcmdrd_sid_t th4_b0_vfi_ing_adapt_ovid_port_grp_key_attr_sid;
static const bcmdrd_sid_t th4_b0_vfi_ing_adapt_ovid_port_grp_remap_a_sid;
static const bcmdrd_sid_t th4_b0_vfi_ing_adapt_ovid_port_grp_remap_b_sid;
static const bcmdrd_sid_t th4_b0_vfi_ing_adapt_ovid_port_grp_sid;
static const bcmlrd_hw_field_list_t th4_b0_fp_em_entry_mode128_key_fields;
static const bcmlrd_hw_field_list_t th4_b0_fp_em_entry_mode160_key_fields;
static const bcmlrd_hw_field_list_t th4_b0_fp_em_entry_mode320_key_fields;
static const bcmlrd_hw_field_list_t th4_b0_l2_vfi_fdb_cc_key_fields;
static const bcmlrd_hw_field_list_t th4_b0_l2_vfi_fdb_cc_uft_key_fields;
static const bcmlrd_hw_field_list_t th4_b0_l2_vfi_fdb_key_fields;
static const bcmlrd_hw_field_list_t th4_b0_l2_vfi_fdb_uft_key_fields;
static const bcmlrd_hw_field_list_t th4_b0_port_svp_es_filtering_key_fields;
static const bcmlrd_hw_field_list_t th4_b0_tnl_ipv4_decap_em_key_fields;
static const bcmlrd_hw_field_list_t th4_b0_tnl_ipv6_decap_em_key_fields;
static const bcmlrd_hw_field_list_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_key_fields;
static const bcmlrd_hw_field_list_t th4_b0_tnl_l2_vxlan_adapt_vfi_key_fields;
static const bcmlrd_hw_field_list_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_key_fields;
static const bcmlrd_hw_field_list_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_key_fields;
static const bcmlrd_hw_field_list_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_key_fields;
static const bcmlrd_hw_field_list_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_key_fields;
static const bcmlrd_hw_field_list_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_key_fields;
static const bcmlrd_hw_field_list_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_key_fields;
static const bcmlrd_hw_field_list_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_key_fields;
static const bcmlrd_hw_field_list_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_key_fields;
static const bcmlrd_hw_field_list_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_key_fields;
static const bcmlrd_hw_field_list_t th4_b0_tnl_mpls_decap_l3_tunnel_single_key_fields;
static const bcmlrd_hw_field_list_t th4_b0_tnl_mpls_decap_mpls_entry_key_fields;
static const bcmlrd_hw_field_list_t th4_b0_tnl_mpls_decap_trunk_l3_tunnel_single_key_fields;
static const bcmlrd_hw_field_list_t th4_b0_tnl_mpls_decap_trunk_mpls_entry_key_fields;
static const bcmlrd_hw_field_list_t th4_b0_vfi_egr_adapt_port_grp_key_fields;
static const bcmlrd_hw_field_list_t th4_b0_vfi_ing_adapt_ovid_port_grp_key_fields;
static const bcmlrd_hw_rfield_info_t th4_b0_fp_em_entry_mode128_2x_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_fp_em_entry_mode160_2x_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_fp_em_entry_mode320_4x_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_l2_vfi_fdb_cc_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_l2_vfi_fdb_cc_uft_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_l2_vfi_fdb_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_l2_vfi_fdb_uft_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_port_svp_es_filtering_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_ipv4_decap_em_1x_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_ipv4_decap_em_2x_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_ipv4_decap_em_4x_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_ipv6_decap_em_1x_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_ipv6_decap_em_2x_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_ipv6_decap_em_4x_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_adapt_vfi_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_1x_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_2x_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_4x_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_1x_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_2x_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_4x_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_1x_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_2x_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_4x_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_1x_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_2x_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_4x_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_mpls_decap_l3_tunnel_single_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_mpls_decap_mpls_entry_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_mpls_decap_trunk_l3_tunnel_single_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_mpls_decap_trunk_mpls_entry_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_vfi_egr_adapt_port_grp_ktype_field_info;
static const bcmlrd_hw_rfield_info_t th4_b0_vfi_ing_adapt_ovid_port_grp_ktype_field_info;
static const bcmptm_rm_hash_enh_more_info_t th4_b0_fp_em_entry_hash_enh_more_info[1];
static const bcmptm_rm_hash_enh_more_info_t th4_b0_l2_vfi_fdb_cc_hash_enh_more_info[1];
static const bcmptm_rm_hash_enh_more_info_t th4_b0_l2_vfi_fdb_hash_enh_more_info[1];
static const bcmptm_rm_hash_enh_more_info_t th4_b0_port_svp_es_filtering_hash_enh_more_info[1];
static const bcmptm_rm_hash_enh_more_info_t th4_b0_tnl_ipv4_decap_em_hash_enh_more_info[1];
static const bcmptm_rm_hash_enh_more_info_t th4_b0_tnl_ipv6_decap_em_hash_enh_more_info[1];
static const bcmptm_rm_hash_enh_more_info_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_hash_enh_more_info[1];
static const bcmptm_rm_hash_enh_more_info_t th4_b0_tnl_l2_vxlan_adapt_vfi_hash_enh_more_info[1];
static const bcmptm_rm_hash_enh_more_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_hash_enh_more_info[1];
static const bcmptm_rm_hash_enh_more_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_hash_enh_more_info[1];
static const bcmptm_rm_hash_enh_more_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_hash_enh_more_info[1];
static const bcmptm_rm_hash_enh_more_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_hash_enh_more_info[1];
static const bcmptm_rm_hash_enh_more_info_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_hash_enh_more_info[1];
static const bcmptm_rm_hash_enh_more_info_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_hash_enh_more_info[1];
static const bcmptm_rm_hash_enh_more_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_hash_enh_more_info[1];
static const bcmptm_rm_hash_enh_more_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_hash_enh_more_info[1];
static const bcmptm_rm_hash_enh_more_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_hash_enh_more_info[1];
static const bcmptm_rm_hash_enh_more_info_t th4_b0_tnl_mpls_decap_hash_enh_more_info[1];
static const bcmptm_rm_hash_enh_more_info_t th4_b0_tnl_mpls_decap_trunk_hash_enh_more_info[1];
static const bcmptm_rm_hash_enh_more_info_t th4_b0_vfi_egr_adapt_port_grp_hash_enh_more_info[1];
static const bcmptm_rm_hash_enh_more_info_t th4_b0_vfi_ing_adapt_ovid_port_grp_hash_enh_more_info[1];
static const bcmptm_rm_hash_grp_key_info_t th4_b0_fp_em_entry_grp_key_info[1];
static const bcmptm_rm_hash_grp_key_info_t th4_b0_l2_vfi_fdb_cc_grp_key_info[2];
static const bcmptm_rm_hash_grp_key_info_t th4_b0_l2_vfi_fdb_grp_key_info[2];
static const bcmptm_rm_hash_grp_key_info_t th4_b0_port_svp_es_filtering_grp_key_info[1];
static const bcmptm_rm_hash_grp_key_info_t th4_b0_tnl_ipv4_decap_em_grp_key_info[1];
static const bcmptm_rm_hash_grp_key_info_t th4_b0_tnl_ipv6_decap_em_grp_key_info[1];
static const bcmptm_rm_hash_grp_key_info_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_grp_key_info[1];
static const bcmptm_rm_hash_grp_key_info_t th4_b0_tnl_l2_vxlan_adapt_vfi_grp_key_info[1];
static const bcmptm_rm_hash_grp_key_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_grp_key_info[1];
static const bcmptm_rm_hash_grp_key_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_grp_key_info[1];
static const bcmptm_rm_hash_grp_key_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_grp_key_info[1];
static const bcmptm_rm_hash_grp_key_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_grp_key_info[1];
static const bcmptm_rm_hash_grp_key_info_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_grp_key_info[1];
static const bcmptm_rm_hash_grp_key_info_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_grp_key_info[1];
static const bcmptm_rm_hash_grp_key_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_grp_key_info[1];
static const bcmptm_rm_hash_grp_key_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_grp_key_info[1];
static const bcmptm_rm_hash_grp_key_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_grp_key_info[1];
static const bcmptm_rm_hash_grp_key_info_t th4_b0_tnl_mpls_decap_grp_key_info[1];
static const bcmptm_rm_hash_grp_key_info_t th4_b0_tnl_mpls_decap_trunk_grp_key_info[1];
static const bcmptm_rm_hash_grp_key_info_t th4_b0_vfi_egr_adapt_port_grp_grp_key_info[1];
static const bcmptm_rm_hash_grp_key_info_t th4_b0_vfi_ing_adapt_ovid_port_grp_grp_key_info[1];
static const bcmptm_rm_hash_grp_view_info_t th4_b0_fp_em_entry_grp_view_info[1];
static const bcmptm_rm_hash_grp_view_info_t th4_b0_l2_vfi_fdb_cc_grp_view_info[2];
static const bcmptm_rm_hash_grp_view_info_t th4_b0_l2_vfi_fdb_grp_view_info[2];
static const bcmptm_rm_hash_grp_view_info_t th4_b0_port_svp_es_filtering_grp_view_info[1];
static const bcmptm_rm_hash_grp_view_info_t th4_b0_tnl_ipv4_decap_em_grp_view_info[1];
static const bcmptm_rm_hash_grp_view_info_t th4_b0_tnl_ipv6_decap_em_grp_view_info[1];
static const bcmptm_rm_hash_grp_view_info_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_grp_view_info[1];
static const bcmptm_rm_hash_grp_view_info_t th4_b0_tnl_l2_vxlan_adapt_vfi_grp_view_info[1];
static const bcmptm_rm_hash_grp_view_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_grp_view_info[1];
static const bcmptm_rm_hash_grp_view_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_grp_view_info[1];
static const bcmptm_rm_hash_grp_view_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_grp_view_info[1];
static const bcmptm_rm_hash_grp_view_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_grp_view_info[1];
static const bcmptm_rm_hash_grp_view_info_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_grp_view_info[1];
static const bcmptm_rm_hash_grp_view_info_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_grp_view_info[1];
static const bcmptm_rm_hash_grp_view_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_grp_view_info[1];
static const bcmptm_rm_hash_grp_view_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_grp_view_info[1];
static const bcmptm_rm_hash_grp_view_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_grp_view_info[1];
static const bcmptm_rm_hash_grp_view_info_t th4_b0_tnl_mpls_decap_grp_view_info[1];
static const bcmptm_rm_hash_grp_view_info_t th4_b0_tnl_mpls_decap_trunk_grp_view_info[1];
static const bcmptm_rm_hash_grp_view_info_t th4_b0_vfi_egr_adapt_port_grp_grp_view_info[1];
static const bcmptm_rm_hash_grp_view_info_t th4_b0_vfi_ing_adapt_ovid_port_grp_grp_view_info[1];
static const bcmptm_rm_hash_hit_info_t th4_b0_l2_vfi_fdb_hit_info;
static const bcmptm_rm_hash_hit_info_t th4_b0_l2_vfi_fdb_uft_hit_info;
static const bcmptm_rm_hash_hit_map_t th4_b0_l2_vfi_fdb_hit_map[2];
static const bcmptm_rm_hash_hit_map_t th4_b0_l2_vfi_fdb_uft_hit_map[2];
static const bcmptm_rm_hash_key_format_t th4_b0_fp_em_entry_hash_key_format[3];
static const bcmptm_rm_hash_key_format_t th4_b0_l2_vfi_fdb_cc_hash_key_format[1];
static const bcmptm_rm_hash_key_format_t th4_b0_l2_vfi_fdb_cc_uft_hash_key_format[1];
static const bcmptm_rm_hash_key_format_t th4_b0_l2_vfi_fdb_hash_key_format[1];
static const bcmptm_rm_hash_key_format_t th4_b0_l2_vfi_fdb_uft_hash_key_format[1];
static const bcmptm_rm_hash_key_format_t th4_b0_port_svp_es_filtering_hash_key_format[1];
static const bcmptm_rm_hash_key_format_t th4_b0_tnl_ipv4_decap_em_hash_key_format[1];
static const bcmptm_rm_hash_key_format_t th4_b0_tnl_ipv6_decap_em_hash_key_format[1];
static const bcmptm_rm_hash_key_format_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_hash_key_format[1];
static const bcmptm_rm_hash_key_format_t th4_b0_tnl_l2_vxlan_adapt_vfi_hash_key_format[1];
static const bcmptm_rm_hash_key_format_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_hash_key_format[1];
static const bcmptm_rm_hash_key_format_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_hash_key_format[1];
static const bcmptm_rm_hash_key_format_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_hash_key_format[1];
static const bcmptm_rm_hash_key_format_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_hash_key_format[1];
static const bcmptm_rm_hash_key_format_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_hash_key_format[1];
static const bcmptm_rm_hash_key_format_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_hash_key_format[1];
static const bcmptm_rm_hash_key_format_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_hash_key_format[1];
static const bcmptm_rm_hash_key_format_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_hash_key_format[1];
static const bcmptm_rm_hash_key_format_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_hash_key_format[1];
static const bcmptm_rm_hash_key_format_t th4_b0_tnl_mpls_decap_mpls_hash_key_format[2];
static const bcmptm_rm_hash_key_format_t th4_b0_tnl_mpls_decap_trunk_mpls_hash_key_format[2];
static const bcmptm_rm_hash_key_format_t th4_b0_vfi_egr_adapt_port_grp_hash_key_format[1];
static const bcmptm_rm_hash_key_format_t th4_b0_vfi_ing_adapt_ovid_port_grp_hash_key_format[1];
static const bcmptm_rm_hash_lt_key_info_t th4_b0_fp_em_entry_hash_lt_key_info;
static const bcmptm_rm_hash_lt_key_info_t th4_b0_l2_vfi_fdb_cc_hash_lt_key_info;
static const bcmptm_rm_hash_lt_key_info_t th4_b0_l2_vfi_fdb_hash_lt_key_info;
static const bcmptm_rm_hash_lt_key_info_t th4_b0_port_svp_es_filtering_hash_lt_key_info;
static const bcmptm_rm_hash_lt_key_info_t th4_b0_tnl_ipv4_decap_em_hash_lt_key_info;
static const bcmptm_rm_hash_lt_key_info_t th4_b0_tnl_ipv6_decap_em_hash_lt_key_info;
static const bcmptm_rm_hash_lt_key_info_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_hash_lt_key_info;
static const bcmptm_rm_hash_lt_key_info_t th4_b0_tnl_l2_vxlan_adapt_vfi_hash_lt_key_info;
static const bcmptm_rm_hash_lt_key_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_hash_lt_key_info;
static const bcmptm_rm_hash_lt_key_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_hash_lt_key_info;
static const bcmptm_rm_hash_lt_key_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_hash_lt_key_info;
static const bcmptm_rm_hash_lt_key_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_hash_lt_key_info;
static const bcmptm_rm_hash_lt_key_info_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_hash_lt_key_info;
static const bcmptm_rm_hash_lt_key_info_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_hash_lt_key_info;
static const bcmptm_rm_hash_lt_key_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_hash_lt_key_info;
static const bcmptm_rm_hash_lt_key_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_hash_lt_key_info;
static const bcmptm_rm_hash_lt_key_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_hash_lt_key_info;
static const bcmptm_rm_hash_lt_key_info_t th4_b0_tnl_mpls_decap_hash_lt_key_info;
static const bcmptm_rm_hash_lt_key_info_t th4_b0_tnl_mpls_decap_trunk_hash_lt_key_info;
static const bcmptm_rm_hash_lt_key_info_t th4_b0_vfi_egr_adapt_port_grp_hash_lt_key_info;
static const bcmptm_rm_hash_lt_key_info_t th4_b0_vfi_ing_adapt_ovid_port_grp_hash_lt_key_info;
static const bcmptm_rm_hash_lt_view_info_t th4_b0_fp_em_entry_lt_view_info;
static const bcmptm_rm_hash_lt_view_info_t th4_b0_l2_vfi_fdb_cc_lt_view_info;
static const bcmptm_rm_hash_lt_view_info_t th4_b0_l2_vfi_fdb_lt_view_info;
static const bcmptm_rm_hash_lt_view_info_t th4_b0_port_svp_es_filtering_lt_view_info;
static const bcmptm_rm_hash_lt_view_info_t th4_b0_tnl_ipv4_decap_em_lt_view_info;
static const bcmptm_rm_hash_lt_view_info_t th4_b0_tnl_ipv6_decap_em_lt_view_info;
static const bcmptm_rm_hash_lt_view_info_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_lt_view_info;
static const bcmptm_rm_hash_lt_view_info_t th4_b0_tnl_l2_vxlan_adapt_vfi_lt_view_info;
static const bcmptm_rm_hash_lt_view_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_lt_view_info;
static const bcmptm_rm_hash_lt_view_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_lt_view_info;
static const bcmptm_rm_hash_lt_view_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_lt_view_info;
static const bcmptm_rm_hash_lt_view_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_lt_view_info;
static const bcmptm_rm_hash_lt_view_info_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_lt_view_info;
static const bcmptm_rm_hash_lt_view_info_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_lt_view_info;
static const bcmptm_rm_hash_lt_view_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_lt_view_info;
static const bcmptm_rm_hash_lt_view_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_lt_view_info;
static const bcmptm_rm_hash_lt_view_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_lt_view_info;
static const bcmptm_rm_hash_lt_view_info_t th4_b0_tnl_mpls_decap_lt_view_info;
static const bcmptm_rm_hash_lt_view_info_t th4_b0_tnl_mpls_decap_trunk_lt_view_info;
static const bcmptm_rm_hash_lt_view_info_t th4_b0_vfi_egr_adapt_port_grp_lt_view_info;
static const bcmptm_rm_hash_lt_view_info_t th4_b0_vfi_ing_adapt_ovid_port_grp_lt_view_info;
static const bcmptm_rm_hash_valid_view_info_t th4_b0_fp_em_entry_mode128_view_info;
static const bcmptm_rm_hash_valid_view_info_t th4_b0_fp_em_entry_mode160_view_info;
static const bcmptm_rm_hash_valid_view_info_t th4_b0_fp_em_entry_mode320_view_info;
static const bcmptm_rm_hash_valid_view_info_t th4_b0_l2_vfi_fdb_cc_uft_valid_view_info;
static const bcmptm_rm_hash_valid_view_info_t th4_b0_l2_vfi_fdb_cc_valid_view_info;
static const bcmptm_rm_hash_valid_view_info_t th4_b0_l2_vfi_fdb_uft_valid_view_info;
static const bcmptm_rm_hash_valid_view_info_t th4_b0_l2_vfi_fdb_valid_view_info;
static const bcmptm_rm_hash_valid_view_info_t th4_b0_port_svp_es_filtering_valid_view_info;
static const bcmptm_rm_hash_valid_view_info_t th4_b0_tnl_ipv4_decap_em_valid_view_info;
static const bcmptm_rm_hash_valid_view_info_t th4_b0_tnl_ipv6_decap_em_valid_view_info;
static const bcmptm_rm_hash_valid_view_info_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_valid_view_info;
static const bcmptm_rm_hash_valid_view_info_t th4_b0_tnl_l2_vxlan_adapt_vfi_valid_view_info;
static const bcmptm_rm_hash_valid_view_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_valid_view_info;
static const bcmptm_rm_hash_valid_view_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_valid_view_info;
static const bcmptm_rm_hash_valid_view_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_valid_view_info;
static const bcmptm_rm_hash_valid_view_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_valid_view_info;
static const bcmptm_rm_hash_valid_view_info_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_valid_view_info;
static const bcmptm_rm_hash_valid_view_info_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_valid_view_info;
static const bcmptm_rm_hash_valid_view_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_valid_view_info;
static const bcmptm_rm_hash_valid_view_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_valid_view_info;
static const bcmptm_rm_hash_valid_view_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_valid_view_info;
static const bcmptm_rm_hash_valid_view_info_t th4_b0_tnl_mpls_decap_l3_tnl_valid_view_info;
static const bcmptm_rm_hash_valid_view_info_t th4_b0_tnl_mpls_decap_mpls_valid_view_info;
static const bcmptm_rm_hash_valid_view_info_t th4_b0_tnl_mpls_decap_trunk_l3_tnl_valid_view_info;
static const bcmptm_rm_hash_valid_view_info_t th4_b0_tnl_mpls_decap_trunk_mpls_valid_view_info;
static const bcmptm_rm_hash_valid_view_info_t th4_b0_vfi_egr_adapt_port_grp_valid_view_info;
static const bcmptm_rm_hash_valid_view_info_t th4_b0_vfi_ing_adapt_ovid_port_grp_valid_view_info;
static const bcmptm_rm_hash_vec_attr_t th4_b0_fp_em_entry_mode128_hash_vec_attr;
static const bcmptm_rm_hash_vec_attr_t th4_b0_fp_em_entry_mode160_hash_vec_attr;
static const bcmptm_rm_hash_vec_attr_t th4_b0_fp_em_entry_mode320_hash_vec_attr;
static const bcmptm_rm_hash_vec_attr_t th4_b0_l2_vfi_fdb_cc_hash_vec_attr;
static const bcmptm_rm_hash_vec_attr_t th4_b0_l2_vfi_fdb_cc_uft_hash_vec_attr;
static const bcmptm_rm_hash_vec_attr_t th4_b0_l2_vfi_fdb_hash_vec_attr;
static const bcmptm_rm_hash_vec_attr_t th4_b0_l2_vfi_fdb_uft_hash_vec_attr;
static const bcmptm_rm_hash_vec_attr_t th4_b0_port_svp_es_filtering_hash_vec_attr;
static const bcmptm_rm_hash_vec_attr_t th4_b0_tnl_ipv4_decap_em_hash_vec_attr;
static const bcmptm_rm_hash_vec_attr_t th4_b0_tnl_ipv6_decap_em_hash_vec_attr;
static const bcmptm_rm_hash_vec_attr_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_hash_vec_attr;
static const bcmptm_rm_hash_vec_attr_t th4_b0_tnl_l2_vxlan_adapt_vfi_hash_vec_attr;
static const bcmptm_rm_hash_vec_attr_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_hash_vec_attr;
static const bcmptm_rm_hash_vec_attr_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_hash_vec_attr;
static const bcmptm_rm_hash_vec_attr_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_hash_vec_attr;
static const bcmptm_rm_hash_vec_attr_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_hash_vec_attr;
static const bcmptm_rm_hash_vec_attr_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_hash_vec_attr;
static const bcmptm_rm_hash_vec_attr_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_hash_vec_attr;
static const bcmptm_rm_hash_vec_attr_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_hash_vec_attr;
static const bcmptm_rm_hash_vec_attr_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_hash_vec_attr;
static const bcmptm_rm_hash_vec_attr_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_hash_vec_attr;
static const bcmptm_rm_hash_vec_attr_t th4_b0_tnl_mpls_decap_l3_tnl_hash_vec_attr;
static const bcmptm_rm_hash_vec_attr_t th4_b0_tnl_mpls_decap_mpls_hash_vec_attr;
static const bcmptm_rm_hash_vec_attr_t th4_b0_tnl_mpls_decap_trunk_l3_tnl_hash_vec_attr;
static const bcmptm_rm_hash_vec_attr_t th4_b0_tnl_mpls_decap_trunk_mpls_hash_vec_attr;
static const bcmptm_rm_hash_vec_attr_t th4_b0_vfi_egr_adapt_port_grp_hash_vec_attr;
static const bcmptm_rm_hash_vec_attr_t th4_b0_vfi_ing_adapt_ovid_port_grp_hash_vec_attr;
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_fp_em_entry_mode128_hash_vec_bank_attr[4];
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_fp_em_entry_mode160_hash_vec_bank_attr[4];
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_fp_em_entry_mode320_hash_vec_bank_attr[4];
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_l2_vfi_fdb_cc_hash_vec_bank_attr[2];
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_l2_vfi_fdb_cc_uft_hash_vec_bank_attr[4];
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_l2_vfi_fdb_hash_vec_bank_attr[2];
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_l2_vfi_fdb_uft_hash_vec_bank_attr[4];
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_port_svp_es_filtering_hash_vec_bank_attr[2];
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_tnl_ipv4_decap_em_hash_vec_bank_attr[4];
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_tnl_ipv6_decap_em_hash_vec_bank_attr[4];
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_hash_vec_bank_attr[2];
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_tnl_l2_vxlan_adapt_vfi_hash_vec_bank_attr[2];
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_hash_vec_bank_attr[4];
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_hash_vec_bank_attr[4];
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_hash_vec_bank_attr[4];
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_hash_vec_bank_attr[4];
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_hash_vec_bank_attr[4];
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_hash_vec_bank_attr[4];
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_hash_vec_bank_attr[4];
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_hash_vec_bank_attr[4];
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_hash_vec_bank_attr[4];
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_tnl_mpls_decap_l3_tnl_hash_vec_bank_attr[4];
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_tnl_mpls_decap_mpls_hash_vec_bank_attr[4];
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_tnl_mpls_decap_trunk_l3_tnl_hash_vec_bank_attr[4];
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_tnl_mpls_decap_trunk_mpls_hash_vec_bank_attr[4];
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_vfi_egr_adapt_port_grp_hash_vec_bank_attr[2];
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_vfi_ing_adapt_ovid_port_grp_hash_vec_bank_attr[4];
static const bcmptm_rm_hash_view_info_t th4_b0_fp_em_entry_view_info[2];
static const bcmptm_rm_hash_view_info_t th4_b0_l2_vfi_fdb_cc_uft_view_info[1];
static const bcmptm_rm_hash_view_info_t th4_b0_l2_vfi_fdb_cc_view_info[1];
static const bcmptm_rm_hash_view_info_t th4_b0_l2_vfi_fdb_uft_view_info[1];
static const bcmptm_rm_hash_view_info_t th4_b0_l2_vfi_fdb_view_info[1];
static const bcmptm_rm_hash_view_info_t th4_b0_port_svp_es_filtering_view_info[1];
static const bcmptm_rm_hash_view_info_t th4_b0_tnl_ipv4_decap_em_view_info[1];
static const bcmptm_rm_hash_view_info_t th4_b0_tnl_ipv6_decap_em_view_info[1];
static const bcmptm_rm_hash_view_info_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_view_info[1];
static const bcmptm_rm_hash_view_info_t th4_b0_tnl_l2_vxlan_adapt_vfi_view_info[1];
static const bcmptm_rm_hash_view_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_view_info[1];
static const bcmptm_rm_hash_view_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_view_info[1];
static const bcmptm_rm_hash_view_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_view_info[1];
static const bcmptm_rm_hash_view_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_view_info[1];
static const bcmptm_rm_hash_view_info_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_view_info[1];
static const bcmptm_rm_hash_view_info_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_view_info[1];
static const bcmptm_rm_hash_view_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_view_info[1];
static const bcmptm_rm_hash_view_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_view_info[1];
static const bcmptm_rm_hash_view_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_view_info[1];
static const bcmptm_rm_hash_view_info_t th4_b0_tnl_mpls_decap_trunk_view_info[2];
static const bcmptm_rm_hash_view_info_t th4_b0_tnl_mpls_decap_view_info[2];
static const bcmptm_rm_hash_view_info_t th4_b0_vfi_egr_adapt_port_grp_view_info[1];
static const bcmptm_rm_hash_view_info_t th4_b0_vfi_ing_adapt_ovid_port_grp_view_info[1];
static const lt_hash_dfield_format_t th4_b0_fp_em_entry_dfield_format[1];
static const lt_hash_dfield_format_t th4_b0_l2_vfi_fdb_cc_dfield_format[1];
static const lt_hash_dfield_format_t th4_b0_l2_vfi_fdb_dfield_format[1];
static const lt_hash_dfield_format_t th4_b0_port_svp_es_filtering_dfield_format[1];
static const lt_hash_dfield_format_t th4_b0_tnl_ipv4_decap_em_dfield_format[1];
static const lt_hash_dfield_format_t th4_b0_tnl_ipv6_decap_em_dfield_format[1];
static const lt_hash_dfield_format_t th4_b0_tnl_l2_vxlan_adapt_vfi_dfield_format[1];
static const lt_hash_dfield_format_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_dfield_format[1];
static const lt_hash_dfield_format_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_dfield_format[1];
static const lt_hash_dfield_format_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_dfield_format[1];
static const lt_hash_dfield_format_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_dfield_format[1];
static const lt_hash_dfield_format_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_dfield_format[1];
static const lt_hash_dfield_format_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_dfield_format[1];
static const lt_hash_dfield_format_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_dfield_format[1];
static const lt_hash_dfield_format_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_dfield_format[1];
static const lt_hash_dfield_format_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_dfield_format[1];
static const lt_hash_dfield_format_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_dfield_format[1];
static const lt_hash_dfield_format_t th4_b0_tnl_mpls_decap_dfield_format[1];
static const lt_hash_dfield_format_t th4_b0_tnl_mpls_decap_trunk_dfield_format[1];
static const lt_hash_dfield_format_t th4_b0_vfi_egr_adapt_port_grp_dfield_format[1];
static const lt_hash_dfield_format_t th4_b0_vfi_ing_adapt_ovid_port_grp_dfield_format[1];
static const lt_mreq_info_t th4_b0_fp_em_entry_lt_mreq_info;
static const lt_mreq_info_t th4_b0_l2_vfi_fdb_cc_lt_mreq_info;
static const lt_mreq_info_t th4_b0_l2_vfi_fdb_lt_mreq_info;
static const lt_mreq_info_t th4_b0_port_svp_es_filtering_lt_mreq_info;
static const lt_mreq_info_t th4_b0_tnl_ipv4_decap_em_lt_mreq_info;
static const lt_mreq_info_t th4_b0_tnl_ipv6_decap_em_lt_mreq_info;
static const lt_mreq_info_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_lt_mreq_info;
static const lt_mreq_info_t th4_b0_tnl_l2_vxlan_adapt_vfi_lt_mreq_info;
static const lt_mreq_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_lt_mreq_info;
static const lt_mreq_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_lt_mreq_info;
static const lt_mreq_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_lt_mreq_info;
static const lt_mreq_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_lt_mreq_info;
static const lt_mreq_info_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_lt_mreq_info;
static const lt_mreq_info_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_lt_mreq_info;
static const lt_mreq_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_lt_mreq_info;
static const lt_mreq_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_lt_mreq_info;
static const lt_mreq_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_lt_mreq_info;
static const lt_mreq_info_t th4_b0_tnl_mpls_decap_lt_mreq_info;
static const lt_mreq_info_t th4_b0_tnl_mpls_decap_trunk_lt_mreq_info;
static const lt_mreq_info_t th4_b0_vfi_egr_adapt_port_grp_lt_mreq_info;
static const lt_mreq_info_t th4_b0_vfi_ing_adapt_ovid_port_grp_lt_mreq_info;
static const uint16_t th4_b0_fp_em_entry_mode128_2x_ktypefield_start_bit[1];
static const uint16_t th4_b0_fp_em_entry_mode128_key_type_val;
static const uint16_t th4_b0_fp_em_entry_mode128_key_width[2];
static const uint16_t th4_b0_fp_em_entry_mode128_start_bit[2];
static const uint16_t th4_b0_fp_em_entry_mode160_2x_ktypefield_start_bit[1];
static const uint16_t th4_b0_fp_em_entry_mode160_key_type_val;
static const uint16_t th4_b0_fp_em_entry_mode160_key_width[2];
static const uint16_t th4_b0_fp_em_entry_mode160_start_bit[2];
static const uint16_t th4_b0_fp_em_entry_mode320_4x_ktypefield_start_bit[1];
static const uint16_t th4_b0_fp_em_entry_mode320_key_type_val;
static const uint16_t th4_b0_fp_em_entry_mode320_key_width[3];
static const uint16_t th4_b0_fp_em_entry_mode320_start_bit[3];
static const uint16_t th4_b0_l2_vfi_fdb_cc_key_type_val;
static const uint16_t th4_b0_l2_vfi_fdb_cc_key_width[1];
static const uint16_t th4_b0_l2_vfi_fdb_cc_kfield_start_bit[1];
static const uint16_t th4_b0_l2_vfi_fdb_cc_start_bit[1];
static const uint16_t th4_b0_l2_vfi_fdb_cc_uft_key_type_val;
static const uint16_t th4_b0_l2_vfi_fdb_cc_uft_key_width[1];
static const uint16_t th4_b0_l2_vfi_fdb_cc_uft_kfield_start_bit[1];
static const uint16_t th4_b0_l2_vfi_fdb_cc_uft_start_bit[1];
static const uint16_t th4_b0_l2_vfi_fdb_key_type_val;
static const uint16_t th4_b0_l2_vfi_fdb_key_width[1];
static const uint16_t th4_b0_l2_vfi_fdb_kfield_start_bit[1];
static const uint16_t th4_b0_l2_vfi_fdb_start_bit[1];
static const uint16_t th4_b0_l2_vfi_fdb_uft_key_type_val;
static const uint16_t th4_b0_l2_vfi_fdb_uft_key_width[1];
static const uint16_t th4_b0_l2_vfi_fdb_uft_kfield_start_bit[1];
static const uint16_t th4_b0_l2_vfi_fdb_uft_start_bit[1];
static const uint16_t th4_b0_port_svp_es_filtering_key_type_val;
static const uint16_t th4_b0_port_svp_es_filtering_key_width[1];
static const uint16_t th4_b0_port_svp_es_filtering_kfield_start_bit[1];
static const uint16_t th4_b0_port_svp_es_filtering_start_bit[1];
static const uint16_t th4_b0_tnl_ipv4_decap_em_1x_kfield_start_bit[1];
static const uint16_t th4_b0_tnl_ipv4_decap_em_2x_kfield_start_bit[1];
static const uint16_t th4_b0_tnl_ipv4_decap_em_4x_kfield_start_bit[1];
static const uint16_t th4_b0_tnl_ipv4_decap_em_key_type_val;
static const uint16_t th4_b0_tnl_ipv4_decap_em_key_width[1];
static const uint16_t th4_b0_tnl_ipv4_decap_em_start_bit[1];
static const uint16_t th4_b0_tnl_ipv6_decap_em_1x_kfield_start_bit[1];
static const uint16_t th4_b0_tnl_ipv6_decap_em_2x_kfield_start_bit[1];
static const uint16_t th4_b0_tnl_ipv6_decap_em_4x_kfield_start_bit[1];
static const uint16_t th4_b0_tnl_ipv6_decap_em_key_type_val;
static const uint16_t th4_b0_tnl_ipv6_decap_em_key_width[3];
static const uint16_t th4_b0_tnl_ipv6_decap_em_start_bit[3];
static const uint16_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_key_type_val;
static const uint16_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_key_width[1];
static const uint16_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_kfield_start_bit[1];
static const uint16_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_start_bit[1];
static const uint16_t th4_b0_tnl_l2_vxlan_adapt_vfi_key_type_val;
static const uint16_t th4_b0_tnl_l2_vxlan_adapt_vfi_key_width[1];
static const uint16_t th4_b0_tnl_l2_vxlan_adapt_vfi_kfield_start_bit[1];
static const uint16_t th4_b0_tnl_l2_vxlan_adapt_vfi_start_bit[1];
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_1x_kfield_start_bit[1];
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_2x_kfield_start_bit[1];
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_4x_kfield_start_bit[1];
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_key_type_val;
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_key_width[1];
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_start_bit[1];
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_1x_kfield_start_bit[1];
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_2x_kfield_start_bit[1];
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_4x_kfield_start_bit[1];
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_key_type_val;
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_key_width[2];
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_start_bit[2];
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_1x_kfield_start_bit[1];
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_2x_kfield_start_bit[1];
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_4x_kfield_start_bit[1];
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_key_type_val;
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_key_width[1];
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_start_bit[1];
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_1x_kfield_start_bit[1];
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_2x_kfield_start_bit[1];
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_4x_kfield_start_bit[1];
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_key_type_val;
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_key_width[3];
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_start_bit[3];
static const uint16_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_key_start_bit[1];
static const uint16_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_key_type_val;
static const uint16_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_key_width[1];
static const uint16_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_ktype_field_start_bit[1];
static const uint16_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_key_start_bit[2];
static const uint16_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_key_type_val;
static const uint16_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_key_width[2];
static const uint16_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_ktype_field_start_bit[1];
static const uint16_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_key_start_bit[1];
static const uint16_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_key_type_val;
static const uint16_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_key_width[1];
static const uint16_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_ktype_field_start_bit[1];
static const uint16_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_key_start_bit[1];
static const uint16_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_key_type_val;
static const uint16_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_key_width[1];
static const uint16_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_ktype_field_start_bit[1];
static const uint16_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_key_start_bit[2];
static const uint16_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_key_type_val;
static const uint16_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_key_width[2];
static const uint16_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_ktype_field_start_bit[1];
static const uint16_t th4_b0_tnl_mpls_decap_l3_tunnel_single_entry_key_type_val;
static const uint16_t th4_b0_tnl_mpls_decap_l3_tunnel_single_key_start_bit[1];
static const uint16_t th4_b0_tnl_mpls_decap_l3_tunnel_single_key_width[1];
static const uint16_t th4_b0_tnl_mpls_decap_l3_tunnel_single_ktype_field_start_bit[1];
static const uint16_t th4_b0_tnl_mpls_decap_mpls_entry_key_start_bit[1];
static const uint16_t th4_b0_tnl_mpls_decap_mpls_entry_key_type_val;
static const uint16_t th4_b0_tnl_mpls_decap_mpls_entry_key_width[1];
static const uint16_t th4_b0_tnl_mpls_decap_mpls_entry_ktype_field_start_bit[1];
static const uint16_t th4_b0_tnl_mpls_decap_trunk_l3_tunnel_single_entry_key_type_val;
static const uint16_t th4_b0_tnl_mpls_decap_trunk_l3_tunnel_single_key_start_bit[1];
static const uint16_t th4_b0_tnl_mpls_decap_trunk_l3_tunnel_single_key_width[1];
static const uint16_t th4_b0_tnl_mpls_decap_trunk_l3_tunnel_single_ktype_field_start_bit[1];
static const uint16_t th4_b0_tnl_mpls_decap_trunk_mpls_entry_key_start_bit[1];
static const uint16_t th4_b0_tnl_mpls_decap_trunk_mpls_entry_key_type_val;
static const uint16_t th4_b0_tnl_mpls_decap_trunk_mpls_entry_key_width[1];
static const uint16_t th4_b0_tnl_mpls_decap_trunk_mpls_entry_ktype_field_start_bit[1];
static const uint16_t th4_b0_vfi_egr_adapt_port_grp_key_type_val;
static const uint16_t th4_b0_vfi_egr_adapt_port_grp_key_width[1];
static const uint16_t th4_b0_vfi_egr_adapt_port_grp_kfield_start_bit[1];
static const uint16_t th4_b0_vfi_egr_adapt_port_grp_start_bit[1];
static const uint16_t th4_b0_vfi_ing_adapt_ovid_port_grp_key_type_val;
static const uint16_t th4_b0_vfi_ing_adapt_ovid_port_grp_key_width[1];
static const uint16_t th4_b0_vfi_ing_adapt_ovid_port_grp_kfield_start_bit[1];
static const uint16_t th4_b0_vfi_ing_adapt_ovid_port_grp_start_bit[1];
static const uint8_t th4_b0_fp_em_entry_mode128_valid_view_index[1];
static const uint8_t th4_b0_fp_em_entry_mode160_valid_view_index[1];
static const uint8_t th4_b0_fp_em_entry_mode320_valid_view_index[1];
static const uint8_t th4_b0_l2_vfi_fdb_cc_uft_valid_view_index[1];
static const uint8_t th4_b0_l2_vfi_fdb_cc_valid_view_index[1];
static const uint8_t th4_b0_l2_vfi_fdb_uft_valid_view_index[1];
static const uint8_t th4_b0_l2_vfi_fdb_valid_view_index[1];
static const uint8_t th4_b0_port_svp_es_filtering_valid_view_index[1];
static const uint8_t th4_b0_tnl_ipv4_decap_em_valid_view_index[1];
static const uint8_t th4_b0_tnl_ipv6_decap_em_valid_view_index[1];
static const uint8_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_valid_view_index[1];
static const uint8_t th4_b0_tnl_l2_vxlan_adapt_vfi_valid_view_index[1];
static const uint8_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_valid_view_index[1];
static const uint8_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_valid_view_index[1];
static const uint8_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_valid_view_index[1];
static const uint8_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_valid_view_index[1];
static const uint8_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_valid_view_index[1];
static const uint8_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_valid_view_index[1];
static const uint8_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_valid_view_index[1];
static const uint8_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_valid_view_index[1];
static const uint8_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_valid_view_index[1];
static const uint8_t th4_b0_tnl_mpls_decap_l3_tnl_valid_view_index[1];
static const uint8_t th4_b0_tnl_mpls_decap_mpls_valid_view_index[1];
static const uint8_t th4_b0_tnl_mpls_decap_trunk_l3_tnl_valid_view_index[1];
static const uint8_t th4_b0_tnl_mpls_decap_trunk_mpls_valid_view_index[1];
static const uint8_t th4_b0_vfi_egr_adapt_port_grp_valid_view_index[1];
static const uint8_t th4_b0_vfi_ing_adapt_ovid_port_grp_valid_view_index[1];

static const bcmdrd_sid_t th4_b0_fp_em_entry_action_a_sid = EXACT_MATCH_ACTION_TABLE_Am;
static const bcmdrd_sid_t th4_b0_fp_em_entry_action_b_sid = EXACT_MATCH_ACTION_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_fp_em_entry_key_attr_sid = EXACT_MATCH_KEY_ATTRIBUTESm;
static const bcmdrd_sid_t th4_b0_fp_em_entry_mode128_2x_sid = EXACT_MATCH_2m;
static const bcmdrd_sid_t th4_b0_fp_em_entry_mode160_2x_sid = EXACT_MATCH_2m;
static const bcmdrd_sid_t th4_b0_fp_em_entry_mode320_4x_sid = EXACT_MATCH_4m;
static const bcmdrd_sid_t th4_b0_fp_em_entry_remap_a_sid = EXACT_MATCH_REMAP_TABLE_Am;
static const bcmdrd_sid_t th4_b0_fp_em_entry_remap_b_sid = EXACT_MATCH_REMAP_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_action_a_sid = L2_ENTRY_ACTION_TABLE_Am;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_action_b_sid = L2_ENTRY_ACTION_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_cc_action_a_sid = L2_ENTRY_ACTION_TABLE_Am;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_cc_action_b_sid = L2_ENTRY_ACTION_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_cc_key_attr_sid = L2_ENTRY_KEY_ATTRIBUTESm;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_cc_remap_a_sid = L2_ENTRY_REMAP_TABLE_Am;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_cc_remap_b_sid = L2_ENTRY_REMAP_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_cc_sid = L2_ENTRY_SINGLEm;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_cc_uft_action_a_sid = L2_ENTRY_ACTION_TABLE_Am;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_cc_uft_action_b_sid = L2_ENTRY_ACTION_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_cc_uft_key_attr_sid = L2_ENTRY_KEY_ATTRIBUTESm;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_cc_uft_remap_a_sid = L2_ENTRY_REMAP_TABLE_Am;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_cc_uft_remap_b_sid = L2_ENTRY_REMAP_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_cc_uft_sid = L2_ENTRY_UFT_SINGLEm;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_hit_da_sid = L2_HITDA_ONLYm;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_hit_sa_sid = L2_HITSA_ONLYm;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_key_attr_sid = L2_ENTRY_KEY_ATTRIBUTESm;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_remap_a_sid = L2_ENTRY_REMAP_TABLE_Am;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_remap_b_sid = L2_ENTRY_REMAP_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_sid = L2_ENTRY_SINGLEm;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_uft_action_a_sid = L2_ENTRY_ACTION_TABLE_Am;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_uft_action_b_sid = L2_ENTRY_ACTION_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_uft_hit_da_sid = L2_HITDA_UFTm;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_uft_hit_sa_sid = L2_HITSA_UFTm;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_uft_key_attr_sid = L2_ENTRY_KEY_ATTRIBUTESm;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_uft_remap_a_sid = L2_ENTRY_REMAP_TABLE_Am;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_uft_remap_b_sid = L2_ENTRY_REMAP_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_l2_vfi_fdb_uft_sid = L2_ENTRY_UFT_SINGLEm;
static const bcmdrd_sid_t th4_b0_port_svp_es_filtering_action_a_sid = EGR_ADAPT_ACTION_TABLE_Am;
static const bcmdrd_sid_t th4_b0_port_svp_es_filtering_action_b_sid = EGR_ADAPT_ACTION_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_port_svp_es_filtering_key_attr_sid = EGR_ADAPT_KEY_ATTRIBUTESm;
static const bcmdrd_sid_t th4_b0_port_svp_es_filtering_remap_a_sid = EGR_ADAPT_REMAP_TABLE_Am;
static const bcmdrd_sid_t th4_b0_port_svp_es_filtering_remap_b_sid = EGR_ADAPT_REMAP_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_port_svp_es_filtering_sid = EGR_ADAPT_SINGLEm;
static const bcmdrd_sid_t th4_b0_tnl_ipv4_decap_em_1x_sid = L3_TUNNEL_SINGLEm;
static const bcmdrd_sid_t th4_b0_tnl_ipv4_decap_em_2x_sid = L3_TUNNEL_DOUBLEm;
static const bcmdrd_sid_t th4_b0_tnl_ipv4_decap_em_4x_sid = L3_TUNNEL_QUADm;
static const bcmdrd_sid_t th4_b0_tnl_ipv4_decap_em_action_a_sid = L3_TUNNEL_ACTION_TABLE_Am;
static const bcmdrd_sid_t th4_b0_tnl_ipv4_decap_em_action_b_sid = L3_TUNNEL_ACTION_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_tnl_ipv4_decap_em_key_attr_sid = L3_TUNNEL_KEY_ATTRIBUTESm;
static const bcmdrd_sid_t th4_b0_tnl_ipv4_decap_em_remap_a_sid = L3_TUNNEL_REMAP_TABLE_Am;
static const bcmdrd_sid_t th4_b0_tnl_ipv4_decap_em_remap_b_sid = L3_TUNNEL_REMAP_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_tnl_ipv6_decap_em_1x_sid = L3_TUNNEL_SINGLEm;
static const bcmdrd_sid_t th4_b0_tnl_ipv6_decap_em_2x_sid = L3_TUNNEL_DOUBLEm;
static const bcmdrd_sid_t th4_b0_tnl_ipv6_decap_em_4x_sid = L3_TUNNEL_QUADm;
static const bcmdrd_sid_t th4_b0_tnl_ipv6_decap_em_action_a_sid = L3_TUNNEL_ACTION_TABLE_Am;
static const bcmdrd_sid_t th4_b0_tnl_ipv6_decap_em_action_b_sid = L3_TUNNEL_ACTION_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_tnl_ipv6_decap_em_key_attr_sid = L3_TUNNEL_KEY_ATTRIBUTESm;
static const bcmdrd_sid_t th4_b0_tnl_ipv6_decap_em_remap_a_sid = L3_TUNNEL_REMAP_TABLE_Am;
static const bcmdrd_sid_t th4_b0_tnl_ipv6_decap_em_remap_b_sid = L3_TUNNEL_REMAP_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_adapt_vfi_action_a_sid = EGR_ADAPT_ACTION_TABLE_Am;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_adapt_vfi_action_b_sid = EGR_ADAPT_ACTION_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_action_a_sid = EGR_ADAPT_ACTION_TABLE_Am;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_action_b_sid = EGR_ADAPT_ACTION_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_key_attr_sid = EGR_ADAPT_KEY_ATTRIBUTESm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_remap_a_sid = EGR_ADAPT_REMAP_TABLE_Am;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_remap_b_sid = EGR_ADAPT_REMAP_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_sid = EGR_ADAPT_SINGLEm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_adapt_vfi_key_attr_sid = EGR_ADAPT_KEY_ATTRIBUTESm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_adapt_vfi_remap_a_sid = EGR_ADAPT_REMAP_TABLE_Am;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_adapt_vfi_remap_b_sid = EGR_ADAPT_REMAP_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_adapt_vfi_sid = EGR_ADAPT_SINGLEm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_1x_sid = L3_TUNNEL_SINGLEm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_2x_sid = L3_TUNNEL_DOUBLEm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_4x_sid = L3_TUNNEL_QUADm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_action_a_sid = L3_TUNNEL_ACTION_TABLE_Am;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_action_b_sid = L3_TUNNEL_ACTION_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_key_attr_sid = L3_TUNNEL_KEY_ATTRIBUTESm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_remap_a_sid = L3_TUNNEL_REMAP_TABLE_Am;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_remap_b_sid = L3_TUNNEL_REMAP_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_1x_sid = L3_TUNNEL_SINGLEm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_2x_sid = L3_TUNNEL_DOUBLEm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_4x_sid = L3_TUNNEL_QUADm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_action_a_sid = L3_TUNNEL_ACTION_TABLE_Am;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_action_b_sid = L3_TUNNEL_ACTION_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_key_attr_sid = L3_TUNNEL_KEY_ATTRIBUTESm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_remap_a_sid = L3_TUNNEL_REMAP_TABLE_Am;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_remap_b_sid = L3_TUNNEL_REMAP_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_1x_sid = L3_TUNNEL_SINGLEm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_2x_sid = L3_TUNNEL_DOUBLEm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_4x_sid = L3_TUNNEL_QUADm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_action_a_sid = L3_TUNNEL_ACTION_TABLE_Am;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_action_b_sid = L3_TUNNEL_ACTION_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_key_attr_sid = L3_TUNNEL_KEY_ATTRIBUTESm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_remap_a_sid = L3_TUNNEL_REMAP_TABLE_Am;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_remap_b_sid = L3_TUNNEL_REMAP_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_1x_sid = L3_TUNNEL_SINGLEm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_2x_sid = L3_TUNNEL_DOUBLEm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_4x_sid = L3_TUNNEL_QUADm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_action_a_sid = L3_TUNNEL_ACTION_TABLE_Am;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_action_b_sid = L3_TUNNEL_ACTION_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_key_attr_sid = L3_TUNNEL_KEY_ATTRIBUTESm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_remap_a_sid = L3_TUNNEL_REMAP_TABLE_Am;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_remap_b_sid = L3_TUNNEL_REMAP_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_action_a_sid = MPLS_ENTRY_ACTION_TABLE_Am;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_action_b_sid = MPLS_ENTRY_ACTION_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_key_attr_sid = MPLS_ENTRY_KEY_ATTRIBUTESm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_remap_a_sid = MPLS_ENTRY_REMAP_TABLE_Am;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_remap_b_sid = MPLS_ENTRY_REMAP_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_sid = MPLS_ENTRY_SINGLEm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_action_a_sid = MPLS_ENTRY_ACTION_TABLE_Am;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_action_b_sid = MPLS_ENTRY_ACTION_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_key_attr_sid = MPLS_ENTRY_KEY_ATTRIBUTESm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_remap_a_sid = MPLS_ENTRY_REMAP_TABLE_Am;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_remap_b_sid = MPLS_ENTRY_REMAP_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_sid = MPLS_ENTRY_DOUBLEm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_action_a_sid = MPLS_ENTRY_ACTION_TABLE_Am;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_action_b_sid = MPLS_ENTRY_ACTION_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_key_attr_sid = MPLS_ENTRY_KEY_ATTRIBUTESm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_remap_a_sid = MPLS_ENTRY_REMAP_TABLE_Am;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_remap_b_sid = MPLS_ENTRY_REMAP_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_sid = MPLS_ENTRY_SINGLEm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_action_a_sid = MPLS_ENTRY_ACTION_TABLE_Am;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_action_b_sid = MPLS_ENTRY_ACTION_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_key_attr_sid = MPLS_ENTRY_KEY_ATTRIBUTESm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_remap_a_sid = MPLS_ENTRY_REMAP_TABLE_Am;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_remap_b_sid = MPLS_ENTRY_REMAP_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_sid = MPLS_ENTRY_SINGLEm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_action_a_sid = MPLS_ENTRY_ACTION_TABLE_Am;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_action_b_sid = MPLS_ENTRY_ACTION_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_key_attr_sid = MPLS_ENTRY_KEY_ATTRIBUTESm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_remap_a_sid = MPLS_ENTRY_REMAP_TABLE_Am;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_remap_b_sid = MPLS_ENTRY_REMAP_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_sid = MPLS_ENTRY_DOUBLEm;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_l3_tunnel_action_a_sid = L3_TUNNEL_ACTION_TABLE_Am;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_l3_tunnel_action_b_sid = L3_TUNNEL_ACTION_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_l3_tunnel_key_attr_sid = L3_TUNNEL_KEY_ATTRIBUTESm;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_l3_tunnel_remap_a_sid = L3_TUNNEL_REMAP_TABLE_Am;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_l3_tunnel_remap_b_sid = L3_TUNNEL_REMAP_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_l3_tunnel_single_sid = L3_TUNNEL_SINGLEm;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_mpls_action_a_sid = MPLS_ENTRY_ACTION_TABLE_Am;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_mpls_action_b_sid = MPLS_ENTRY_ACTION_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_mpls_entry_sid = MPLS_ENTRY_SINGLEm;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_mpls_key_attr_sid = MPLS_ENTRY_KEY_ATTRIBUTESm;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_mpls_remap_a_sid = MPLS_ENTRY_REMAP_TABLE_Am;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_mpls_remap_b_sid = MPLS_ENTRY_REMAP_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_trunk_l3_tunnel_action_a_sid = L3_TUNNEL_ACTION_TABLE_Am;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_trunk_l3_tunnel_action_b_sid = L3_TUNNEL_ACTION_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_trunk_l3_tunnel_key_attr_sid = L3_TUNNEL_KEY_ATTRIBUTESm;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_trunk_l3_tunnel_remap_a_sid = L3_TUNNEL_REMAP_TABLE_Am;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_trunk_l3_tunnel_remap_b_sid = L3_TUNNEL_REMAP_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_trunk_l3_tunnel_single_sid = L3_TUNNEL_SINGLEm;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_trunk_mpls_action_a_sid = MPLS_ENTRY_ACTION_TABLE_Am;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_trunk_mpls_action_b_sid = MPLS_ENTRY_ACTION_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_trunk_mpls_entry_sid = MPLS_ENTRY_SINGLEm;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_trunk_mpls_key_attr_sid = MPLS_ENTRY_KEY_ATTRIBUTESm;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_trunk_mpls_remap_a_sid = MPLS_ENTRY_REMAP_TABLE_Am;
static const bcmdrd_sid_t th4_b0_tnl_mpls_decap_trunk_mpls_remap_b_sid = MPLS_ENTRY_REMAP_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_vfi_egr_adapt_port_grp_action_a_sid = EGR_ADAPT_ACTION_TABLE_Am;
static const bcmdrd_sid_t th4_b0_vfi_egr_adapt_port_grp_action_b_sid = EGR_ADAPT_ACTION_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_vfi_egr_adapt_port_grp_key_attr_sid = EGR_ADAPT_KEY_ATTRIBUTESm;
static const bcmdrd_sid_t th4_b0_vfi_egr_adapt_port_grp_remap_a_sid = EGR_ADAPT_REMAP_TABLE_Am;
static const bcmdrd_sid_t th4_b0_vfi_egr_adapt_port_grp_remap_b_sid = EGR_ADAPT_REMAP_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_vfi_egr_adapt_port_grp_sid = EGR_ADAPT_SINGLEm;
static const bcmdrd_sid_t th4_b0_vfi_ing_adapt_ovid_port_grp_action_a_sid = MPLS_ENTRY_ACTION_TABLE_Am;
static const bcmdrd_sid_t th4_b0_vfi_ing_adapt_ovid_port_grp_action_b_sid = MPLS_ENTRY_ACTION_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_vfi_ing_adapt_ovid_port_grp_key_attr_sid = MPLS_ENTRY_KEY_ATTRIBUTESm;
static const bcmdrd_sid_t th4_b0_vfi_ing_adapt_ovid_port_grp_remap_a_sid = MPLS_ENTRY_REMAP_TABLE_Am;
static const bcmdrd_sid_t th4_b0_vfi_ing_adapt_ovid_port_grp_remap_b_sid = MPLS_ENTRY_REMAP_TABLE_Bm;
static const bcmdrd_sid_t th4_b0_vfi_ing_adapt_ovid_port_grp_sid = MPLS_ENTRY_SINGLEm;
static const bcmlrd_hw_field_list_t th4_b0_fp_em_entry_mode128_key_fields = {
    .field_start_bit =     th4_b0_fp_em_entry_mode128_start_bit,
    /* implicit length assignment suppressed */
    .field_width =     th4_b0_fp_em_entry_mode128_key_width,
    /* implicit length assignment suppressed */
    .num_fields = 2,
};
static const bcmlrd_hw_field_list_t th4_b0_fp_em_entry_mode160_key_fields = {
    .field_start_bit =     th4_b0_fp_em_entry_mode160_start_bit,
    /* implicit length assignment suppressed */
    .field_width =     th4_b0_fp_em_entry_mode160_key_width,
    /* implicit length assignment suppressed */
    .num_fields = 2,
};
static const bcmlrd_hw_field_list_t th4_b0_fp_em_entry_mode320_key_fields = {
    .field_start_bit =     th4_b0_fp_em_entry_mode320_start_bit,
    /* implicit length assignment suppressed */
    .field_width =     th4_b0_fp_em_entry_mode320_key_width,
    /* implicit length assignment suppressed */
    .num_fields = 3,
};
static const bcmlrd_hw_field_list_t th4_b0_l2_vfi_fdb_cc_key_fields = {
    .field_start_bit =     th4_b0_l2_vfi_fdb_cc_start_bit,
    /* implicit length assignment suppressed */
    .field_width =     th4_b0_l2_vfi_fdb_cc_key_width,
    /* implicit length assignment suppressed */
    .num_fields = 1,
};
static const bcmlrd_hw_field_list_t th4_b0_l2_vfi_fdb_cc_uft_key_fields = {
    .field_start_bit =     th4_b0_l2_vfi_fdb_cc_uft_start_bit,
    /* implicit length assignment suppressed */
    .field_width =     th4_b0_l2_vfi_fdb_cc_uft_key_width,
    /* implicit length assignment suppressed */
    .num_fields = 1,
};
static const bcmlrd_hw_field_list_t th4_b0_l2_vfi_fdb_key_fields = {
    .field_start_bit =     th4_b0_l2_vfi_fdb_start_bit,
    /* implicit length assignment suppressed */
    .field_width =     th4_b0_l2_vfi_fdb_key_width,
    /* implicit length assignment suppressed */
    .num_fields = 1,
};
static const bcmlrd_hw_field_list_t th4_b0_l2_vfi_fdb_uft_key_fields = {
    .field_start_bit =     th4_b0_l2_vfi_fdb_uft_start_bit,
    /* implicit length assignment suppressed */
    .field_width =     th4_b0_l2_vfi_fdb_uft_key_width,
    /* implicit length assignment suppressed */
    .num_fields = 1,
};
static const bcmlrd_hw_field_list_t th4_b0_port_svp_es_filtering_key_fields = {
    .field_start_bit =     th4_b0_port_svp_es_filtering_start_bit,
    /* implicit length assignment suppressed */
    .field_width =     th4_b0_port_svp_es_filtering_key_width,
    /* implicit length assignment suppressed */
    .num_fields = 1,
};
static const bcmlrd_hw_field_list_t th4_b0_tnl_ipv4_decap_em_key_fields = {
    .field_start_bit =     th4_b0_tnl_ipv4_decap_em_start_bit,
    /* implicit length assignment suppressed */
    .field_width =     th4_b0_tnl_ipv4_decap_em_key_width,
    /* implicit length assignment suppressed */
    .num_fields = 1,
};
static const bcmlrd_hw_field_list_t th4_b0_tnl_ipv6_decap_em_key_fields = {
    .field_start_bit =     th4_b0_tnl_ipv6_decap_em_start_bit,
    /* implicit length assignment suppressed */
    .field_width =     th4_b0_tnl_ipv6_decap_em_key_width,
    /* implicit length assignment suppressed */
    .num_fields = 3,
};
static const bcmlrd_hw_field_list_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_key_fields = {
    .field_start_bit =     th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_start_bit,
    /* implicit length assignment suppressed */
    .field_width =     th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_key_width,
    /* implicit length assignment suppressed */
    .num_fields = 1,
};
static const bcmlrd_hw_field_list_t th4_b0_tnl_l2_vxlan_adapt_vfi_key_fields = {
    .field_start_bit =     th4_b0_tnl_l2_vxlan_adapt_vfi_start_bit,
    /* implicit length assignment suppressed */
    .field_width =     th4_b0_tnl_l2_vxlan_adapt_vfi_key_width,
    /* implicit length assignment suppressed */
    .num_fields = 1,
};
static const bcmlrd_hw_field_list_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_key_fields = {
    .field_start_bit =     th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_start_bit,
    /* implicit length assignment suppressed */
    .field_width =     th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_key_width,
    /* implicit length assignment suppressed */
    .num_fields = 1,
};
static const bcmlrd_hw_field_list_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_key_fields = {
    .field_start_bit =     th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_start_bit,
    /* implicit length assignment suppressed */
    .field_width =     th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_key_width,
    /* implicit length assignment suppressed */
    .num_fields = 2,
};
static const bcmlrd_hw_field_list_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_key_fields = {
    .field_start_bit =     th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_start_bit,
    /* implicit length assignment suppressed */
    .field_width =     th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_key_width,
    /* implicit length assignment suppressed */
    .num_fields = 1,
};
static const bcmlrd_hw_field_list_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_key_fields = {
    .field_start_bit =     th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_start_bit,
    /* implicit length assignment suppressed */
    .field_width =     th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_key_width,
    /* implicit length assignment suppressed */
    .num_fields = 3,
};
static const bcmlrd_hw_field_list_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_key_fields = {
    .field_start_bit =     th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_key_start_bit,
    /* implicit length assignment suppressed */
    .field_width =     th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_key_width,
    /* implicit length assignment suppressed */
    .num_fields = 1,
};
static const bcmlrd_hw_field_list_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_key_fields = {
    .field_start_bit =     th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_key_start_bit,
    /* implicit length assignment suppressed */
    .field_width =     th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_key_width,
    /* implicit length assignment suppressed */
    .num_fields = 2,
};
static const bcmlrd_hw_field_list_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_key_fields = {
    .field_start_bit =     th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_key_start_bit,
    /* implicit length assignment suppressed */
    .field_width =     th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_key_width,
    /* implicit length assignment suppressed */
    .num_fields = 1,
};
static const bcmlrd_hw_field_list_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_key_fields = {
    .field_start_bit =     th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_key_start_bit,
    /* implicit length assignment suppressed */
    .field_width =     th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_key_width,
    /* implicit length assignment suppressed */
    .num_fields = 1,
};
static const bcmlrd_hw_field_list_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_key_fields = {
    .field_start_bit =     th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_key_start_bit,
    /* implicit length assignment suppressed */
    .field_width =     th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_key_width,
    /* implicit length assignment suppressed */
    .num_fields = 2,
};
static const bcmlrd_hw_field_list_t th4_b0_tnl_mpls_decap_l3_tunnel_single_key_fields = {
    .field_start_bit =     th4_b0_tnl_mpls_decap_l3_tunnel_single_key_start_bit,
    /* implicit length assignment suppressed */
    .field_width =     th4_b0_tnl_mpls_decap_l3_tunnel_single_key_width,
    /* implicit length assignment suppressed */
    .num_fields = 1,
};
static const bcmlrd_hw_field_list_t th4_b0_tnl_mpls_decap_mpls_entry_key_fields = {
    .field_start_bit =     th4_b0_tnl_mpls_decap_mpls_entry_key_start_bit,
    /* implicit length assignment suppressed */
    .field_width =     th4_b0_tnl_mpls_decap_mpls_entry_key_width,
    /* implicit length assignment suppressed */
    .num_fields = 1,
};
static const bcmlrd_hw_field_list_t th4_b0_tnl_mpls_decap_trunk_l3_tunnel_single_key_fields = {
    .field_start_bit =     th4_b0_tnl_mpls_decap_trunk_l3_tunnel_single_key_start_bit,
    /* implicit length assignment suppressed */
    .field_width =     th4_b0_tnl_mpls_decap_trunk_l3_tunnel_single_key_width,
    /* implicit length assignment suppressed */
    .num_fields = 1,
};
static const bcmlrd_hw_field_list_t th4_b0_tnl_mpls_decap_trunk_mpls_entry_key_fields = {
    .field_start_bit =     th4_b0_tnl_mpls_decap_trunk_mpls_entry_key_start_bit,
    /* implicit length assignment suppressed */
    .field_width =     th4_b0_tnl_mpls_decap_trunk_mpls_entry_key_width,
    /* implicit length assignment suppressed */
    .num_fields = 1,
};
static const bcmlrd_hw_field_list_t th4_b0_vfi_egr_adapt_port_grp_key_fields = {
    .field_start_bit =     th4_b0_vfi_egr_adapt_port_grp_start_bit,
    /* implicit length assignment suppressed */
    .field_width =     th4_b0_vfi_egr_adapt_port_grp_key_width,
    /* implicit length assignment suppressed */
    .num_fields = 1,
};
static const bcmlrd_hw_field_list_t th4_b0_vfi_ing_adapt_ovid_port_grp_key_fields = {
    .field_start_bit =     th4_b0_vfi_ing_adapt_ovid_port_grp_start_bit,
    /* implicit length assignment suppressed */
    .field_width =     th4_b0_vfi_ing_adapt_ovid_port_grp_key_width,
    /* implicit length assignment suppressed */
    .num_fields = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_fp_em_entry_mode128_2x_ktype_field_info = {
    .field_start_bit =     th4_b0_fp_em_entry_mode128_2x_ktypefield_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 2,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_fp_em_entry_mode160_2x_ktype_field_info = {
    .field_start_bit =     th4_b0_fp_em_entry_mode160_2x_ktypefield_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 2,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_fp_em_entry_mode320_4x_ktype_field_info = {
    .field_start_bit =     th4_b0_fp_em_entry_mode320_4x_ktypefield_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 2,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_l2_vfi_fdb_cc_ktype_field_info = {
    .field_start_bit =     th4_b0_l2_vfi_fdb_cc_kfield_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 1,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_l2_vfi_fdb_cc_uft_ktype_field_info = {
    .field_start_bit =     th4_b0_l2_vfi_fdb_cc_uft_kfield_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 1,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_l2_vfi_fdb_ktype_field_info = {
    .field_start_bit =     th4_b0_l2_vfi_fdb_kfield_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 1,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_l2_vfi_fdb_uft_ktype_field_info = {
    .field_start_bit =     th4_b0_l2_vfi_fdb_uft_kfield_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 1,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_port_svp_es_filtering_ktype_field_info = {
    .field_start_bit =     th4_b0_port_svp_es_filtering_kfield_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 3,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_ipv4_decap_em_1x_ktype_field_info = {
    .field_start_bit =     th4_b0_tnl_ipv4_decap_em_1x_kfield_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 3,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_ipv4_decap_em_2x_ktype_field_info = {
    .field_start_bit =     th4_b0_tnl_ipv4_decap_em_2x_kfield_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 3,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_ipv4_decap_em_4x_ktype_field_info = {
    .field_start_bit =     th4_b0_tnl_ipv4_decap_em_4x_kfield_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 3,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_ipv6_decap_em_1x_ktype_field_info = {
    .field_start_bit =     th4_b0_tnl_ipv6_decap_em_1x_kfield_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 3,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_ipv6_decap_em_2x_ktype_field_info = {
    .field_start_bit =     th4_b0_tnl_ipv6_decap_em_2x_kfield_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 3,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_ipv6_decap_em_4x_ktype_field_info = {
    .field_start_bit =     th4_b0_tnl_ipv6_decap_em_4x_kfield_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 3,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_ktype_field_info = {
    .field_start_bit =     th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_kfield_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 3,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_adapt_vfi_ktype_field_info = {
    .field_start_bit =     th4_b0_tnl_l2_vxlan_adapt_vfi_kfield_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 3,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_1x_ktype_field_info = {
    .field_start_bit =     th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_1x_kfield_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 3,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_2x_ktype_field_info = {
    .field_start_bit =     th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_2x_kfield_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 3,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_4x_ktype_field_info = {
    .field_start_bit =     th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_4x_kfield_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 3,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_1x_ktype_field_info = {
    .field_start_bit =     th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_1x_kfield_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 3,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_2x_ktype_field_info = {
    .field_start_bit =     th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_2x_kfield_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 3,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_4x_ktype_field_info = {
    .field_start_bit =     th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_4x_kfield_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 3,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_1x_ktype_field_info = {
    .field_start_bit =     th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_1x_kfield_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 3,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_2x_ktype_field_info = {
    .field_start_bit =     th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_2x_kfield_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 3,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_4x_ktype_field_info = {
    .field_start_bit =     th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_4x_kfield_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 3,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_1x_ktype_field_info = {
    .field_start_bit =     th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_1x_kfield_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 3,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_2x_ktype_field_info = {
    .field_start_bit =     th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_2x_kfield_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 3,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_4x_ktype_field_info = {
    .field_start_bit =     th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_4x_kfield_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 3,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_ktype_field_info = {
    .field_start_bit =     th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_ktype_field_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 4,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_ktype_field_info = {
    .field_start_bit =     th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_ktype_field_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 4,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_ktype_field_info = {
    .field_start_bit =     th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_ktype_field_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 4,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_ktype_field_info = {
    .field_start_bit =     th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_ktype_field_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 4,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_ktype_field_info = {
    .field_start_bit =     th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_ktype_field_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 4,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_mpls_decap_l3_tunnel_single_ktype_field_info = {
    .field_start_bit =     th4_b0_tnl_mpls_decap_l3_tunnel_single_ktype_field_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 3,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_mpls_decap_mpls_entry_ktype_field_info = {
    .field_start_bit =     th4_b0_tnl_mpls_decap_mpls_entry_ktype_field_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 4,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_mpls_decap_trunk_l3_tunnel_single_ktype_field_info = {
    .field_start_bit =     th4_b0_tnl_mpls_decap_trunk_l3_tunnel_single_ktype_field_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 3,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_tnl_mpls_decap_trunk_mpls_entry_ktype_field_info = {
    .field_start_bit =     th4_b0_tnl_mpls_decap_trunk_mpls_entry_ktype_field_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 4,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_vfi_egr_adapt_port_grp_ktype_field_info = {
    .field_start_bit =     th4_b0_vfi_egr_adapt_port_grp_kfield_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 3,
    .num_reps = 1,
};
static const bcmlrd_hw_rfield_info_t th4_b0_vfi_ing_adapt_ovid_port_grp_ktype_field_info = {
    .field_start_bit =     th4_b0_vfi_ing_adapt_ovid_port_grp_kfield_start_bit,
    /* implicit length assignment suppressed */
    .field_width = 4,
    .num_reps = 1,
};
static const bcmptm_rm_hash_enh_more_info_t th4_b0_fp_em_entry_hash_enh_more_info[1] = {
    {
        .lt_data_info = NULL,
        .lt_key_info = &th4_b0_fp_em_entry_hash_lt_key_info,
        .lt_view_info = &th4_b0_fp_em_entry_lt_view_info,
    },
};
static const bcmptm_rm_hash_enh_more_info_t th4_b0_l2_vfi_fdb_cc_hash_enh_more_info[1] = {
    {
        .lt_data_info = NULL,
        .lt_key_info = &th4_b0_l2_vfi_fdb_cc_hash_lt_key_info,
        .lt_view_info = &th4_b0_l2_vfi_fdb_cc_lt_view_info,
    },
};
static const bcmptm_rm_hash_enh_more_info_t th4_b0_l2_vfi_fdb_hash_enh_more_info[1] = {
    {
        .lt_data_info = NULL,
        .lt_key_info = &th4_b0_l2_vfi_fdb_hash_lt_key_info,
        .lt_view_info = &th4_b0_l2_vfi_fdb_lt_view_info,
    },
};
static const bcmptm_rm_hash_enh_more_info_t th4_b0_port_svp_es_filtering_hash_enh_more_info[1] = {
    {
        .lt_data_info = NULL,
        .lt_key_info = &th4_b0_port_svp_es_filtering_hash_lt_key_info,
        .lt_view_info = &th4_b0_port_svp_es_filtering_lt_view_info,
    },
};
static const bcmptm_rm_hash_enh_more_info_t th4_b0_tnl_ipv4_decap_em_hash_enh_more_info[1] = {
    {
        .lt_data_info = NULL,
        .lt_key_info = &th4_b0_tnl_ipv4_decap_em_hash_lt_key_info,
        .lt_view_info = &th4_b0_tnl_ipv4_decap_em_lt_view_info,
    },
};
static const bcmptm_rm_hash_enh_more_info_t th4_b0_tnl_ipv6_decap_em_hash_enh_more_info[1] = {
    {
        .lt_data_info = NULL,
        .lt_key_info = &th4_b0_tnl_ipv6_decap_em_hash_lt_key_info,
        .lt_view_info = &th4_b0_tnl_ipv6_decap_em_lt_view_info,
    },
};
static const bcmptm_rm_hash_enh_more_info_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_hash_enh_more_info[1] = {
    {
        .lt_data_info = NULL,
        .lt_key_info = &th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_hash_lt_key_info,
        .lt_view_info = &th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_lt_view_info,
    },
};
static const bcmptm_rm_hash_enh_more_info_t th4_b0_tnl_l2_vxlan_adapt_vfi_hash_enh_more_info[1] = {
    {
        .lt_data_info = NULL,
        .lt_key_info = &th4_b0_tnl_l2_vxlan_adapt_vfi_hash_lt_key_info,
        .lt_view_info = &th4_b0_tnl_l2_vxlan_adapt_vfi_lt_view_info,
    },
};
static const bcmptm_rm_hash_enh_more_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_hash_enh_more_info[1] = {
    {
        .lt_data_info = NULL,
        .lt_key_info = &th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_hash_lt_key_info,
        .lt_view_info = &th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_lt_view_info,
    },
};
static const bcmptm_rm_hash_enh_more_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_hash_enh_more_info[1] = {
    {
        .lt_data_info = NULL,
        .lt_key_info = &th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_hash_lt_key_info,
        .lt_view_info = &th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_lt_view_info,
    },
};
static const bcmptm_rm_hash_enh_more_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_hash_enh_more_info[1] = {
    {
        .lt_data_info = NULL,
        .lt_key_info = &th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_hash_lt_key_info,
        .lt_view_info = &th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_lt_view_info,
    },
};
static const bcmptm_rm_hash_enh_more_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_hash_enh_more_info[1] = {
    {
        .lt_data_info = NULL,
        .lt_key_info = &th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_hash_lt_key_info,
        .lt_view_info = &th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_lt_view_info,
    },
};
static const bcmptm_rm_hash_enh_more_info_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_hash_enh_more_info[1] = {
    {
        .lt_data_info = NULL,
        .lt_key_info = &th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_hash_lt_key_info,
        .lt_view_info = &th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_lt_view_info,
    },
};
static const bcmptm_rm_hash_enh_more_info_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_hash_enh_more_info[1] = {
    {
        .lt_data_info = NULL,
        .lt_key_info = &th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_hash_lt_key_info,
        .lt_view_info = &th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_lt_view_info,
    },
};
static const bcmptm_rm_hash_enh_more_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_hash_enh_more_info[1] = {
    {
        .lt_data_info = NULL,
        .lt_key_info = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_hash_lt_key_info,
        .lt_view_info = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_lt_view_info,
    },
};
static const bcmptm_rm_hash_enh_more_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_hash_enh_more_info[1] = {
    {
        .lt_data_info = NULL,
        .lt_key_info = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_hash_lt_key_info,
        .lt_view_info = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_lt_view_info,
    },
};
static const bcmptm_rm_hash_enh_more_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_hash_enh_more_info[1] = {
    {
        .lt_data_info = NULL,
        .lt_key_info = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_hash_lt_key_info,
        .lt_view_info = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_lt_view_info,
    },
};
static const bcmptm_rm_hash_enh_more_info_t th4_b0_tnl_mpls_decap_hash_enh_more_info[1] = {
    {
        .lt_data_info = NULL,
        .lt_key_info = &th4_b0_tnl_mpls_decap_hash_lt_key_info,
        .lt_view_info = &th4_b0_tnl_mpls_decap_lt_view_info,
    },
};
static const bcmptm_rm_hash_enh_more_info_t th4_b0_tnl_mpls_decap_trunk_hash_enh_more_info[1] = {
    {
        .lt_data_info = NULL,
        .lt_key_info = &th4_b0_tnl_mpls_decap_trunk_hash_lt_key_info,
        .lt_view_info = &th4_b0_tnl_mpls_decap_trunk_lt_view_info,
    },
};
static const bcmptm_rm_hash_enh_more_info_t th4_b0_vfi_egr_adapt_port_grp_hash_enh_more_info[1] = {
    {
        .lt_data_info = NULL,
        .lt_key_info = &th4_b0_vfi_egr_adapt_port_grp_hash_lt_key_info,
        .lt_view_info = &th4_b0_vfi_egr_adapt_port_grp_lt_view_info,
    },
};
static const bcmptm_rm_hash_enh_more_info_t th4_b0_vfi_ing_adapt_ovid_port_grp_hash_enh_more_info[1] = {
    {
        .lt_data_info = NULL,
        .lt_key_info = &th4_b0_vfi_ing_adapt_ovid_port_grp_hash_lt_key_info,
        .lt_view_info = &th4_b0_vfi_ing_adapt_ovid_port_grp_lt_view_info,
    },
};
static const bcmptm_rm_hash_grp_key_info_t th4_b0_fp_em_entry_grp_key_info[1] = {
    {
        .key_format =     th4_b0_fp_em_entry_hash_key_format,
        .key_format_count = 3,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_key_info_t th4_b0_l2_vfi_fdb_cc_grp_key_info[2] = {
    {
        .key_format =     th4_b0_l2_vfi_fdb_cc_hash_key_format,
        .key_format_count = 1,/* implicit length assignment */
    },
    {
        .key_format =     th4_b0_l2_vfi_fdb_cc_uft_hash_key_format,
        .key_format_count = 1,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_key_info_t th4_b0_l2_vfi_fdb_grp_key_info[2] = {
    {
        .key_format =     th4_b0_l2_vfi_fdb_hash_key_format,
        .key_format_count = 1,/* implicit length assignment */
    },
    {
        .key_format =     th4_b0_l2_vfi_fdb_uft_hash_key_format,
        .key_format_count = 1,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_key_info_t th4_b0_port_svp_es_filtering_grp_key_info[1] = {
    {
        .key_format =     th4_b0_port_svp_es_filtering_hash_key_format,
        .key_format_count = 1,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_key_info_t th4_b0_tnl_ipv4_decap_em_grp_key_info[1] = {
    {
        .key_format =     th4_b0_tnl_ipv4_decap_em_hash_key_format,
        .key_format_count = 1,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_key_info_t th4_b0_tnl_ipv6_decap_em_grp_key_info[1] = {
    {
        .key_format =     th4_b0_tnl_ipv6_decap_em_hash_key_format,
        .key_format_count = 1,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_key_info_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_grp_key_info[1] = {
    {
        .key_format =     th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_hash_key_format,
        .key_format_count = 1,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_key_info_t th4_b0_tnl_l2_vxlan_adapt_vfi_grp_key_info[1] = {
    {
        .key_format =     th4_b0_tnl_l2_vxlan_adapt_vfi_hash_key_format,
        .key_format_count = 1,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_key_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_grp_key_info[1] = {
    {
        .key_format =     th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_hash_key_format,
        .key_format_count = 1,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_key_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_grp_key_info[1] = {
    {
        .key_format =     th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_hash_key_format,
        .key_format_count = 1,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_key_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_grp_key_info[1] = {
    {
        .key_format =     th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_hash_key_format,
        .key_format_count = 1,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_key_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_grp_key_info[1] = {
    {
        .key_format =     th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_hash_key_format,
        .key_format_count = 1,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_key_info_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_grp_key_info[1] = {
    {
        .key_format =     th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_hash_key_format,
        .key_format_count = 1,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_key_info_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_grp_key_info[1] = {
    {
        .key_format =     th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_hash_key_format,
        .key_format_count = 1,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_key_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_grp_key_info[1] = {
    {
        .key_format =     th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_hash_key_format,
        .key_format_count = 1,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_key_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_grp_key_info[1] = {
    {
        .key_format =     th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_hash_key_format,
        .key_format_count = 1,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_key_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_grp_key_info[1] = {
    {
        .key_format =     th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_hash_key_format,
        .key_format_count = 1,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_key_info_t th4_b0_tnl_mpls_decap_grp_key_info[1] = {
    {
        .key_format =     th4_b0_tnl_mpls_decap_mpls_hash_key_format,
        .key_format_count = 2,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_key_info_t th4_b0_tnl_mpls_decap_trunk_grp_key_info[1] = {
    {
        .key_format =     th4_b0_tnl_mpls_decap_trunk_mpls_hash_key_format,
        .key_format_count = 2,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_key_info_t th4_b0_vfi_egr_adapt_port_grp_grp_key_info[1] = {
    {
        .key_format =     th4_b0_vfi_egr_adapt_port_grp_hash_key_format,
        .key_format_count = 1,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_key_info_t th4_b0_vfi_ing_adapt_ovid_port_grp_grp_key_info[1] = {
    {
        .key_format =     th4_b0_vfi_ing_adapt_ovid_port_grp_hash_key_format,
        .key_format_count = 1,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_view_info_t th4_b0_fp_em_entry_grp_view_info[1] = {
    {
        .view_info =     th4_b0_fp_em_entry_view_info,
        .view_info_count = 2,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_view_info_t th4_b0_l2_vfi_fdb_cc_grp_view_info[2] = {
    {
        .view_info =     th4_b0_l2_vfi_fdb_cc_view_info,
        .view_info_count = 1,/* implicit length assignment */
    },
    {
        .view_info =     th4_b0_l2_vfi_fdb_cc_uft_view_info,
        .view_info_count = 1,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_view_info_t th4_b0_l2_vfi_fdb_grp_view_info[2] = {
    {
        .view_info =     th4_b0_l2_vfi_fdb_view_info,
        .view_info_count = 1,/* implicit length assignment */
    },
    {
        .view_info =     th4_b0_l2_vfi_fdb_uft_view_info,
        .view_info_count = 1,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_view_info_t th4_b0_port_svp_es_filtering_grp_view_info[1] = {
    {
        .view_info =     th4_b0_port_svp_es_filtering_view_info,
        .view_info_count = 1,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_view_info_t th4_b0_tnl_ipv4_decap_em_grp_view_info[1] = {
    {
        .view_info =     th4_b0_tnl_ipv4_decap_em_view_info,
        .view_info_count = 1,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_view_info_t th4_b0_tnl_ipv6_decap_em_grp_view_info[1] = {
    {
        .view_info =     th4_b0_tnl_ipv6_decap_em_view_info,
        .view_info_count = 1,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_view_info_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_grp_view_info[1] = {
    {
        .view_info =     th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_view_info,
        .view_info_count = 1,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_view_info_t th4_b0_tnl_l2_vxlan_adapt_vfi_grp_view_info[1] = {
    {
        .view_info =     th4_b0_tnl_l2_vxlan_adapt_vfi_view_info,
        .view_info_count = 1,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_view_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_grp_view_info[1] = {
    {
        .view_info =     th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_view_info,
        .view_info_count = 1,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_view_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_grp_view_info[1] = {
    {
        .view_info =     th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_view_info,
        .view_info_count = 1,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_view_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_grp_view_info[1] = {
    {
        .view_info =     th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_view_info,
        .view_info_count = 1,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_view_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_grp_view_info[1] = {
    {
        .view_info =     th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_view_info,
        .view_info_count = 1,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_view_info_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_grp_view_info[1] = {
    {
        .view_info =     th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_view_info,
        .view_info_count = 1,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_view_info_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_grp_view_info[1] = {
    {
        .view_info =     th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_view_info,
        .view_info_count = 1,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_view_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_grp_view_info[1] = {
    {
        .view_info =     th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_view_info,
        .view_info_count = 1,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_view_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_grp_view_info[1] = {
    {
        .view_info =     th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_view_info,
        .view_info_count = 1,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_view_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_grp_view_info[1] = {
    {
        .view_info =     th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_view_info,
        .view_info_count = 1,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_view_info_t th4_b0_tnl_mpls_decap_grp_view_info[1] = {
    {
        .view_info =     th4_b0_tnl_mpls_decap_view_info,
        .view_info_count = 2,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_view_info_t th4_b0_tnl_mpls_decap_trunk_grp_view_info[1] = {
    {
        .view_info =     th4_b0_tnl_mpls_decap_trunk_view_info,
        .view_info_count = 2,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_view_info_t th4_b0_vfi_egr_adapt_port_grp_grp_view_info[1] = {
    {
        .view_info =     th4_b0_vfi_egr_adapt_port_grp_view_info,
        .view_info_count = 1,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_grp_view_info_t th4_b0_vfi_ing_adapt_ovid_port_grp_grp_view_info[1] = {
    {
        .view_info =     th4_b0_vfi_ing_adapt_ovid_port_grp_view_info,
        .view_info_count = 1,/* implicit length assignment */
    },
};
static const bcmptm_rm_hash_hit_info_t th4_b0_l2_vfi_fdb_hit_info = {
    .hit_map =     th4_b0_l2_vfi_fdb_hit_map,
    .hit_map_count = 2,/* implicit length assignment */
};
static const bcmptm_rm_hash_hit_info_t th4_b0_l2_vfi_fdb_uft_hit_info = {
    .hit_map =     th4_b0_l2_vfi_fdb_uft_hit_map,
    .hit_map_count = 2,/* implicit length assignment */
};
static const bcmptm_rm_hash_hit_map_t th4_b0_l2_vfi_fdb_hit_map[2] = {
    {
        .bit = 67,
        .sid = &th4_b0_l2_vfi_fdb_hit_sa_sid,
    },
    {
        .bit = 68,
        .sid = &th4_b0_l2_vfi_fdb_hit_da_sid,
    },
};
static const bcmptm_rm_hash_hit_map_t th4_b0_l2_vfi_fdb_uft_hit_map[2] = {
    {
        .bit = 67,
        .sid = &th4_b0_l2_vfi_fdb_uft_hit_sa_sid,
    },
    {
        .bit = 68,
        .sid = &th4_b0_l2_vfi_fdb_uft_hit_da_sid,
    },
};
static const bcmptm_rm_hash_key_format_t th4_b0_fp_em_entry_hash_key_format[3] = {
    {
        .alignment = TRUE,
        .bank_separate_sid = FALSE,
        .base_entry_size = 120,
        .bucket_size = 4,
        .entry_mode = BCMPTM_RM_HASH_ENTRY_MODE_EM_128,
        .hash_type = BCMPTM_RM_HASH_TYPE_SHARED,
        .hash_vector_attr = &th4_b0_fp_em_entry_mode128_hash_vec_attr,
        .hw_key_fields = &th4_b0_fp_em_entry_mode128_key_fields,
        .key_attr_sid = &th4_b0_fp_em_entry_key_attr_sid,
        .key_type_val = &th4_b0_fp_em_entry_mode128_key_type_val,
        .num_banks = 4,
        .rh_act_a_sid = &th4_b0_fp_em_entry_action_a_sid,
        .rh_act_b_sid = &th4_b0_fp_em_entry_action_b_sid,
        .rh_remap_a_sid = &th4_b0_fp_em_entry_remap_a_sid,
        .rh_remap_b_sid = &th4_b0_fp_em_entry_remap_b_sid,
        .single_view_sid = NULL,
        .valid_bank_bitmap = 0x00,
        .valid_view_info = &th4_b0_fp_em_entry_mode128_view_info,
    },
    {
        .alignment = TRUE,
        .bank_separate_sid = FALSE,
        .base_entry_size = 120,
        .bucket_size = 4,
        .entry_mode = BCMPTM_RM_HASH_ENTRY_MODE_EM_160,
        .hash_type = BCMPTM_RM_HASH_TYPE_SHARED,
        .hash_vector_attr = &th4_b0_fp_em_entry_mode160_hash_vec_attr,
        .hw_key_fields = &th4_b0_fp_em_entry_mode160_key_fields,
        .key_attr_sid = &th4_b0_fp_em_entry_key_attr_sid,
        .key_type_val = &th4_b0_fp_em_entry_mode160_key_type_val,
        .num_banks = 4,
        .rh_act_a_sid = &th4_b0_fp_em_entry_action_a_sid,
        .rh_act_b_sid = &th4_b0_fp_em_entry_action_b_sid,
        .rh_remap_a_sid = &th4_b0_fp_em_entry_remap_a_sid,
        .rh_remap_b_sid = &th4_b0_fp_em_entry_remap_b_sid,
        .single_view_sid = NULL,
        .valid_bank_bitmap = 0x00,
        .valid_view_info = &th4_b0_fp_em_entry_mode160_view_info,
    },
    {
        .alignment = TRUE,
        .bank_separate_sid = FALSE,
        .base_entry_size = 120,
        .bucket_size = 4,
        .entry_mode = BCMPTM_RM_HASH_ENTRY_MODE_EM_320,
        .hash_type = BCMPTM_RM_HASH_TYPE_SHARED,
        .hash_vector_attr = &th4_b0_fp_em_entry_mode320_hash_vec_attr,
        .hw_key_fields = &th4_b0_fp_em_entry_mode320_key_fields,
        .key_attr_sid = &th4_b0_fp_em_entry_key_attr_sid,
        .key_type_val = &th4_b0_fp_em_entry_mode320_key_type_val,
        .num_banks = 4,
        .rh_act_a_sid = &th4_b0_fp_em_entry_action_a_sid,
        .rh_act_b_sid = &th4_b0_fp_em_entry_action_b_sid,
        .rh_remap_a_sid = &th4_b0_fp_em_entry_remap_a_sid,
        .rh_remap_b_sid = &th4_b0_fp_em_entry_remap_b_sid,
        .single_view_sid = NULL,
        .valid_bank_bitmap = 0x00,
        .valid_view_info = &th4_b0_fp_em_entry_mode320_view_info,
    },
};
static const bcmptm_rm_hash_key_format_t th4_b0_l2_vfi_fdb_cc_hash_key_format[1] = {
    {
        .alignment = TRUE,
        .bank_separate_sid = FALSE,
        .base_entry_size = 120,
        .bucket_size = 4,
        .hash_type = BCMPTM_RM_HASH_TYPE_SHARED,
        .hash_vector_attr = &th4_b0_l2_vfi_fdb_cc_hash_vec_attr,
        .hw_key_fields = &th4_b0_l2_vfi_fdb_cc_key_fields,
        .key_attr_sid = &th4_b0_l2_vfi_fdb_cc_key_attr_sid,
        .key_type_val = &th4_b0_l2_vfi_fdb_cc_key_type_val,
        .num_banks = 2,
        .rh_act_a_sid = &th4_b0_l2_vfi_fdb_cc_action_a_sid,
        .rh_act_b_sid = &th4_b0_l2_vfi_fdb_cc_action_b_sid,
        .rh_remap_a_sid = &th4_b0_l2_vfi_fdb_cc_remap_a_sid,
        .rh_remap_b_sid = &th4_b0_l2_vfi_fdb_cc_remap_b_sid,
        .single_view_sid = NULL,
        .valid_bank_bitmap = 0x03,
        .valid_view_info = &th4_b0_l2_vfi_fdb_cc_valid_view_info,
    },
};
static const bcmptm_rm_hash_key_format_t th4_b0_l2_vfi_fdb_cc_uft_hash_key_format[1] = {
    {
        .alignment = TRUE,
        .bank_separate_sid = FALSE,
        .base_entry_size = 120,
        .bucket_size = 4,
        .hash_type = BCMPTM_RM_HASH_TYPE_SHARED,
        .hash_vector_attr = &th4_b0_l2_vfi_fdb_cc_uft_hash_vec_attr,
        .hw_key_fields = &th4_b0_l2_vfi_fdb_cc_uft_key_fields,
        .key_attr_sid = &th4_b0_l2_vfi_fdb_cc_uft_key_attr_sid,
        .key_type_val = &th4_b0_l2_vfi_fdb_cc_uft_key_type_val,
        .num_banks = 4,
        .rh_act_a_sid = &th4_b0_l2_vfi_fdb_cc_uft_action_a_sid,
        .rh_act_b_sid = &th4_b0_l2_vfi_fdb_cc_uft_action_b_sid,
        .rh_remap_a_sid = &th4_b0_l2_vfi_fdb_cc_uft_remap_a_sid,
        .rh_remap_b_sid = &th4_b0_l2_vfi_fdb_cc_uft_remap_b_sid,
        .single_view_sid = NULL,
        .valid_bank_bitmap = 0x0F,
        .valid_view_info = &th4_b0_l2_vfi_fdb_cc_uft_valid_view_info,
    },
};
static const bcmptm_rm_hash_key_format_t th4_b0_l2_vfi_fdb_hash_key_format[1] = {
    {
        .alignment = TRUE,
        .bank_separate_sid = FALSE,
        .base_entry_size = 120,
        .bucket_size = 4,
        .hash_type = BCMPTM_RM_HASH_TYPE_SHARED,
        .hash_vector_attr = &th4_b0_l2_vfi_fdb_hash_vec_attr,
        .hw_key_fields = &th4_b0_l2_vfi_fdb_key_fields,
        .key_attr_sid = &th4_b0_l2_vfi_fdb_key_attr_sid,
        .key_type_val = &th4_b0_l2_vfi_fdb_key_type_val,
        .num_banks = 2,
        .rh_act_a_sid = &th4_b0_l2_vfi_fdb_action_a_sid,
        .rh_act_b_sid = &th4_b0_l2_vfi_fdb_action_b_sid,
        .rh_remap_a_sid = &th4_b0_l2_vfi_fdb_remap_a_sid,
        .rh_remap_b_sid = &th4_b0_l2_vfi_fdb_remap_b_sid,
        .single_view_sid = NULL,
        .valid_bank_bitmap = 0x03,
        .valid_view_info = &th4_b0_l2_vfi_fdb_valid_view_info,
    },
};
static const bcmptm_rm_hash_key_format_t th4_b0_l2_vfi_fdb_uft_hash_key_format[1] = {
    {
        .alignment = TRUE,
        .bank_separate_sid = FALSE,
        .base_entry_size = 120,
        .bucket_size = 4,
        .hash_type = BCMPTM_RM_HASH_TYPE_SHARED,
        .hash_vector_attr = &th4_b0_l2_vfi_fdb_uft_hash_vec_attr,
        .hw_key_fields = &th4_b0_l2_vfi_fdb_uft_key_fields,
        .key_attr_sid = &th4_b0_l2_vfi_fdb_uft_key_attr_sid,
        .key_type_val = &th4_b0_l2_vfi_fdb_uft_key_type_val,
        .num_banks = 4,
        .rh_act_a_sid = &th4_b0_l2_vfi_fdb_uft_action_a_sid,
        .rh_act_b_sid = &th4_b0_l2_vfi_fdb_uft_action_b_sid,
        .rh_remap_a_sid = &th4_b0_l2_vfi_fdb_uft_remap_a_sid,
        .rh_remap_b_sid = &th4_b0_l2_vfi_fdb_uft_remap_b_sid,
        .single_view_sid = NULL,
        .valid_bank_bitmap = 0x0F,
        .valid_view_info = &th4_b0_l2_vfi_fdb_uft_valid_view_info,
    },
};
static const bcmptm_rm_hash_key_format_t th4_b0_port_svp_es_filtering_hash_key_format[1] = {
    {
        .alignment = TRUE,
        .bank_separate_sid = FALSE,
        .base_entry_size = 120,
        .bucket_size = 4,
        .hash_type = BCMPTM_RM_HASH_TYPE_SHARED,
        .hash_vector_attr = &th4_b0_port_svp_es_filtering_hash_vec_attr,
        .hw_key_fields = &th4_b0_port_svp_es_filtering_key_fields,
        .key_attr_sid = &th4_b0_port_svp_es_filtering_key_attr_sid,
        .key_type_val = &th4_b0_port_svp_es_filtering_key_type_val,
        .num_banks = 2,
        .rh_act_a_sid = &th4_b0_port_svp_es_filtering_action_a_sid,
        .rh_act_b_sid = &th4_b0_port_svp_es_filtering_action_b_sid,
        .rh_remap_a_sid = &th4_b0_port_svp_es_filtering_remap_a_sid,
        .rh_remap_b_sid = &th4_b0_port_svp_es_filtering_remap_b_sid,
        .single_view_sid = NULL,
        .valid_bank_bitmap = 0x03,
        .valid_view_info = &th4_b0_port_svp_es_filtering_valid_view_info,
    },
};
static const bcmptm_rm_hash_key_format_t th4_b0_tnl_ipv4_decap_em_hash_key_format[1] = {
    {
        .alignment = TRUE,
        .bank_separate_sid = FALSE,
        .base_entry_size = 120,
        .bucket_size = 4,
        .hash_type = BCMPTM_RM_HASH_TYPE_SHARED,
        .hash_vector_attr = &th4_b0_tnl_ipv4_decap_em_hash_vec_attr,
        .hw_key_fields = &th4_b0_tnl_ipv4_decap_em_key_fields,
        .key_attr_sid = &th4_b0_tnl_ipv4_decap_em_key_attr_sid,
        .key_type_val = &th4_b0_tnl_ipv4_decap_em_key_type_val,
        .num_banks = 4,
        .rh_act_a_sid = &th4_b0_tnl_ipv4_decap_em_action_a_sid,
        .rh_act_b_sid = &th4_b0_tnl_ipv4_decap_em_action_b_sid,
        .rh_remap_a_sid = &th4_b0_tnl_ipv4_decap_em_remap_a_sid,
        .rh_remap_b_sid = &th4_b0_tnl_ipv4_decap_em_remap_b_sid,
        .single_view_sid = NULL,
        .valid_bank_bitmap = 0x0F,
        .valid_view_info = &th4_b0_tnl_ipv4_decap_em_valid_view_info,
    },
};
static const bcmptm_rm_hash_key_format_t th4_b0_tnl_ipv6_decap_em_hash_key_format[1] = {
    {
        .alignment = TRUE,
        .bank_separate_sid = FALSE,
        .base_entry_size = 120,
        .bucket_size = 4,
        .hash_type = BCMPTM_RM_HASH_TYPE_SHARED,
        .hash_vector_attr = &th4_b0_tnl_ipv6_decap_em_hash_vec_attr,
        .hw_key_fields = &th4_b0_tnl_ipv6_decap_em_key_fields,
        .key_attr_sid = &th4_b0_tnl_ipv6_decap_em_key_attr_sid,
        .key_type_val = &th4_b0_tnl_ipv6_decap_em_key_type_val,
        .num_banks = 4,
        .rh_act_a_sid = &th4_b0_tnl_ipv6_decap_em_action_a_sid,
        .rh_act_b_sid = &th4_b0_tnl_ipv6_decap_em_action_b_sid,
        .rh_remap_a_sid = &th4_b0_tnl_ipv6_decap_em_remap_a_sid,
        .rh_remap_b_sid = &th4_b0_tnl_ipv6_decap_em_remap_b_sid,
        .single_view_sid = NULL,
        .valid_bank_bitmap = 0x0F,
        .valid_view_info = &th4_b0_tnl_ipv6_decap_em_valid_view_info,
    },
};
static const bcmptm_rm_hash_key_format_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_hash_key_format[1] = {
    {
        .alignment = TRUE,
        .bank_separate_sid = FALSE,
        .base_entry_size = 120,
        .bucket_size = 4,
        .hash_type = BCMPTM_RM_HASH_TYPE_SHARED,
        .hash_vector_attr = &th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_hash_vec_attr,
        .hw_key_fields = &th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_key_fields,
        .key_attr_sid = &th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_key_attr_sid,
        .key_type_val = &th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_key_type_val,
        .num_banks = 2,
        .rh_act_a_sid = &th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_action_a_sid,
        .rh_act_b_sid = &th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_action_b_sid,
        .rh_remap_a_sid = &th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_remap_a_sid,
        .rh_remap_b_sid = &th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_remap_b_sid,
        .single_view_sid = NULL,
        .valid_bank_bitmap = 0x03,
        .valid_view_info = &th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_valid_view_info,
    },
};
static const bcmptm_rm_hash_key_format_t th4_b0_tnl_l2_vxlan_adapt_vfi_hash_key_format[1] = {
    {
        .alignment = TRUE,
        .bank_separate_sid = FALSE,
        .base_entry_size = 120,
        .bucket_size = 4,
        .hash_type = BCMPTM_RM_HASH_TYPE_SHARED,
        .hash_vector_attr = &th4_b0_tnl_l2_vxlan_adapt_vfi_hash_vec_attr,
        .hw_key_fields = &th4_b0_tnl_l2_vxlan_adapt_vfi_key_fields,
        .key_attr_sid = &th4_b0_tnl_l2_vxlan_adapt_vfi_key_attr_sid,
        .key_type_val = &th4_b0_tnl_l2_vxlan_adapt_vfi_key_type_val,
        .num_banks = 2,
        .rh_act_a_sid = &th4_b0_tnl_l2_vxlan_adapt_vfi_action_a_sid,
        .rh_act_b_sid = &th4_b0_tnl_l2_vxlan_adapt_vfi_action_b_sid,
        .rh_remap_a_sid = &th4_b0_tnl_l2_vxlan_adapt_vfi_remap_a_sid,
        .rh_remap_b_sid = &th4_b0_tnl_l2_vxlan_adapt_vfi_remap_b_sid,
        .single_view_sid = NULL,
        .valid_bank_bitmap = 0x03,
        .valid_view_info = &th4_b0_tnl_l2_vxlan_adapt_vfi_valid_view_info,
    },
};
static const bcmptm_rm_hash_key_format_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_hash_key_format[1] = {
    {
        .alignment = TRUE,
        .bank_separate_sid = FALSE,
        .base_entry_size = 120,
        .bucket_size = 4,
        .hash_type = BCMPTM_RM_HASH_TYPE_SHARED,
        .hash_vector_attr = &th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_hash_vec_attr,
        .hw_key_fields = &th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_key_fields,
        .key_attr_sid = &th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_key_attr_sid,
        .key_type_val = &th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_key_type_val,
        .num_banks = 4,
        .rh_act_a_sid = &th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_action_a_sid,
        .rh_act_b_sid = &th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_action_b_sid,
        .rh_remap_a_sid = &th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_remap_a_sid,
        .rh_remap_b_sid = &th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_remap_b_sid,
        .single_view_sid = NULL,
        .valid_bank_bitmap = 0x0F,
        .valid_view_info = &th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_valid_view_info,
    },
};
static const bcmptm_rm_hash_key_format_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_hash_key_format[1] = {
    {
        .alignment = TRUE,
        .bank_separate_sid = FALSE,
        .base_entry_size = 120,
        .bucket_size = 4,
        .hash_type = BCMPTM_RM_HASH_TYPE_SHARED,
        .hash_vector_attr = &th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_hash_vec_attr,
        .hw_key_fields = &th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_key_fields,
        .key_attr_sid = &th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_key_attr_sid,
        .key_type_val = &th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_key_type_val,
        .num_banks = 4,
        .rh_act_a_sid = &th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_action_a_sid,
        .rh_act_b_sid = &th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_action_b_sid,
        .rh_remap_a_sid = &th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_remap_a_sid,
        .rh_remap_b_sid = &th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_remap_b_sid,
        .single_view_sid = NULL,
        .valid_bank_bitmap = 0x0F,
        .valid_view_info = &th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_valid_view_info,
    },
};
static const bcmptm_rm_hash_key_format_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_hash_key_format[1] = {
    {
        .alignment = TRUE,
        .bank_separate_sid = FALSE,
        .base_entry_size = 120,
        .bucket_size = 4,
        .hash_type = BCMPTM_RM_HASH_TYPE_SHARED,
        .hash_vector_attr = &th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_hash_vec_attr,
        .hw_key_fields = &th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_key_fields,
        .key_attr_sid = &th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_key_attr_sid,
        .key_type_val = &th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_key_type_val,
        .num_banks = 4,
        .rh_act_a_sid = &th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_action_a_sid,
        .rh_act_b_sid = &th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_action_b_sid,
        .rh_remap_a_sid = &th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_remap_a_sid,
        .rh_remap_b_sid = &th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_remap_b_sid,
        .single_view_sid = NULL,
        .valid_bank_bitmap = 0x0F,
        .valid_view_info = &th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_valid_view_info,
    },
};
static const bcmptm_rm_hash_key_format_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_hash_key_format[1] = {
    {
        .alignment = TRUE,
        .bank_separate_sid = FALSE,
        .base_entry_size = 120,
        .bucket_size = 4,
        .hash_type = BCMPTM_RM_HASH_TYPE_SHARED,
        .hash_vector_attr = &th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_hash_vec_attr,
        .hw_key_fields = &th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_key_fields,
        .key_attr_sid = &th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_key_attr_sid,
        .key_type_val = &th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_key_type_val,
        .num_banks = 4,
        .rh_act_a_sid = &th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_action_a_sid,
        .rh_act_b_sid = &th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_action_b_sid,
        .rh_remap_a_sid = &th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_remap_a_sid,
        .rh_remap_b_sid = &th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_remap_b_sid,
        .single_view_sid = NULL,
        .valid_bank_bitmap = 0x0F,
        .valid_view_info = &th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_valid_view_info,
    },
};
static const bcmptm_rm_hash_key_format_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_hash_key_format[1] = {
    {
        .alignment = TRUE,
        .bank_separate_sid = FALSE,
        .base_entry_size = 120,
        .bucket_size = 4,
        .entry_mode = BCMPTM_RM_HASH_ENTRY_MODE_TNL_DECAP_MPLS,
        .hash_type = BCMPTM_RM_HASH_TYPE_SHARED,
        .hash_vector_attr = &th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_hash_vec_attr,
        .hw_key_fields = &th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_key_fields,
        .key_attr_sid = &th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_key_attr_sid,
        .key_type_val = &th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_key_type_val,
        .num_banks = 4,
        .rh_act_a_sid = &th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_action_a_sid,
        .rh_act_b_sid = &th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_action_b_sid,
        .rh_remap_a_sid = &th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_remap_a_sid,
        .rh_remap_b_sid = &th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_remap_b_sid,
        .single_view_sid = NULL,
        .valid_bank_bitmap = 0x0F,
        .valid_view_info = &th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_valid_view_info,
    },
};
static const bcmptm_rm_hash_key_format_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_hash_key_format[1] = {
    {
        .alignment = TRUE,
        .bank_separate_sid = FALSE,
        .base_entry_size = 120,
        .bucket_size = 4,
        .entry_mode = BCMPTM_RM_HASH_ENTRY_MODE_TNL_DECAP_MPLS,
        .hash_type = BCMPTM_RM_HASH_TYPE_SHARED,
        .hash_vector_attr = &th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_hash_vec_attr,
        .hw_key_fields = &th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_key_fields,
        .key_attr_sid = &th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_key_attr_sid,
        .key_type_val = &th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_key_type_val,
        .num_banks = 4,
        .rh_act_a_sid = &th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_action_a_sid,
        .rh_act_b_sid = &th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_action_b_sid,
        .rh_remap_a_sid = &th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_remap_a_sid,
        .rh_remap_b_sid = &th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_remap_b_sid,
        .single_view_sid = NULL,
        .valid_bank_bitmap = 0x0F,
        .valid_view_info = &th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_valid_view_info,
    },
};
static const bcmptm_rm_hash_key_format_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_hash_key_format[1] = {
    {
        .alignment = TRUE,
        .bank_separate_sid = FALSE,
        .base_entry_size = 120,
        .bucket_size = 4,
        .entry_mode = BCMPTM_RM_HASH_ENTRY_MODE_TNL_DECAP_MPLS,
        .hash_type = BCMPTM_RM_HASH_TYPE_SHARED,
        .hash_vector_attr = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_hash_vec_attr,
        .hw_key_fields = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_key_fields,
        .key_attr_sid = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_key_attr_sid,
        .key_type_val = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_key_type_val,
        .num_banks = 4,
        .rh_act_a_sid = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_action_a_sid,
        .rh_act_b_sid = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_action_b_sid,
        .rh_remap_a_sid = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_remap_a_sid,
        .rh_remap_b_sid = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_remap_b_sid,
        .single_view_sid = NULL,
        .valid_bank_bitmap = 0x0F,
        .valid_view_info = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_valid_view_info,
    },
};
static const bcmptm_rm_hash_key_format_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_hash_key_format[1] = {
    {
        .alignment = TRUE,
        .bank_separate_sid = FALSE,
        .base_entry_size = 120,
        .bucket_size = 4,
        .entry_mode = BCMPTM_RM_HASH_ENTRY_MODE_TNL_DECAP_MPLS,
        .hash_type = BCMPTM_RM_HASH_TYPE_SHARED,
        .hash_vector_attr = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_hash_vec_attr,
        .hw_key_fields = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_key_fields,
        .key_attr_sid = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_key_attr_sid,
        .key_type_val = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_key_type_val,
        .num_banks = 4,
        .rh_act_a_sid = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_action_a_sid,
        .rh_act_b_sid = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_action_b_sid,
        .rh_remap_a_sid = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_remap_a_sid,
        .rh_remap_b_sid = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_remap_b_sid,
        .single_view_sid = NULL,
        .valid_bank_bitmap = 0x0F,
        .valid_view_info = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_valid_view_info,
    },
};
static const bcmptm_rm_hash_key_format_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_hash_key_format[1] = {
    {
        .alignment = TRUE,
        .bank_separate_sid = FALSE,
        .base_entry_size = 120,
        .bucket_size = 4,
        .entry_mode = BCMPTM_RM_HASH_ENTRY_MODE_TNL_DECAP_MPLS,
        .hash_type = BCMPTM_RM_HASH_TYPE_SHARED,
        .hash_vector_attr = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_hash_vec_attr,
        .hw_key_fields = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_key_fields,
        .key_attr_sid = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_key_attr_sid,
        .key_type_val = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_key_type_val,
        .num_banks = 4,
        .rh_act_a_sid = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_action_a_sid,
        .rh_act_b_sid = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_action_b_sid,
        .rh_remap_a_sid = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_remap_a_sid,
        .rh_remap_b_sid = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_remap_b_sid,
        .single_view_sid = NULL,
        .valid_bank_bitmap = 0x0F,
        .valid_view_info = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_valid_view_info,
    },
};
static const bcmptm_rm_hash_key_format_t th4_b0_tnl_mpls_decap_mpls_hash_key_format[2] = {
    {
        .alignment = TRUE,
        .bank_separate_sid = FALSE,
        .base_entry_size = 120,
        .bucket_size = 4,
        .entry_mode = BCMPTM_RM_HASH_ENTRY_MODE_TNL_DECAP_MPLS,
        .hash_type = BCMPTM_RM_HASH_TYPE_SHARED,
        .hash_vector_attr = &th4_b0_tnl_mpls_decap_mpls_hash_vec_attr,
        .hw_key_fields = &th4_b0_tnl_mpls_decap_mpls_entry_key_fields,
        .key_attr_sid = &th4_b0_tnl_mpls_decap_mpls_key_attr_sid,
        .key_type_val = &th4_b0_tnl_mpls_decap_mpls_entry_key_type_val,
        .num_banks = 4,
        .rh_act_a_sid = &th4_b0_tnl_mpls_decap_mpls_action_a_sid,
        .rh_act_b_sid = &th4_b0_tnl_mpls_decap_mpls_action_b_sid,
        .rh_remap_a_sid = &th4_b0_tnl_mpls_decap_mpls_remap_a_sid,
        .rh_remap_b_sid = &th4_b0_tnl_mpls_decap_mpls_remap_b_sid,
        .single_view_sid = NULL,
        .valid_bank_bitmap = 0x0F,
        .valid_view_info = &th4_b0_tnl_mpls_decap_mpls_valid_view_info,
    },
    {
        .alignment = TRUE,
        .bank_separate_sid = FALSE,
        .base_entry_size = 120,
        .bucket_size = 4,
        .entry_mode = BCMPTM_RM_HASH_ENTRY_MODE_TNL_DECAP_L3_TNL,
        .hash_type = BCMPTM_RM_HASH_TYPE_SHARED,
        .hash_vector_attr = &th4_b0_tnl_mpls_decap_l3_tnl_hash_vec_attr,
        .hw_key_fields = &th4_b0_tnl_mpls_decap_l3_tunnel_single_key_fields,
        .key_attr_sid = &th4_b0_tnl_mpls_decap_l3_tunnel_key_attr_sid,
        .key_type_val = &th4_b0_tnl_mpls_decap_l3_tunnel_single_entry_key_type_val,
        .num_banks = 4,
        .rh_act_a_sid = &th4_b0_tnl_mpls_decap_l3_tunnel_action_a_sid,
        .rh_act_b_sid = &th4_b0_tnl_mpls_decap_l3_tunnel_action_b_sid,
        .rh_remap_a_sid = &th4_b0_tnl_mpls_decap_l3_tunnel_remap_a_sid,
        .rh_remap_b_sid = &th4_b0_tnl_mpls_decap_l3_tunnel_remap_b_sid,
        .single_view_sid = NULL,
        .valid_bank_bitmap = 0x0F,
        .valid_view_info = &th4_b0_tnl_mpls_decap_l3_tnl_valid_view_info,
    },
};
static const bcmptm_rm_hash_key_format_t th4_b0_tnl_mpls_decap_trunk_mpls_hash_key_format[2] = {
    {
        .alignment = TRUE,
        .bank_separate_sid = FALSE,
        .base_entry_size = 120,
        .bucket_size = 4,
        .entry_mode = BCMPTM_RM_HASH_ENTRY_MODE_TNL_DECAP_MPLS,
        .hash_type = BCMPTM_RM_HASH_TYPE_SHARED,
        .hash_vector_attr = &th4_b0_tnl_mpls_decap_trunk_mpls_hash_vec_attr,
        .hw_key_fields = &th4_b0_tnl_mpls_decap_trunk_mpls_entry_key_fields,
        .key_attr_sid = &th4_b0_tnl_mpls_decap_trunk_mpls_key_attr_sid,
        .key_type_val = &th4_b0_tnl_mpls_decap_trunk_mpls_entry_key_type_val,
        .num_banks = 4,
        .rh_act_a_sid = &th4_b0_tnl_mpls_decap_trunk_mpls_action_a_sid,
        .rh_act_b_sid = &th4_b0_tnl_mpls_decap_trunk_mpls_action_b_sid,
        .rh_remap_a_sid = &th4_b0_tnl_mpls_decap_trunk_mpls_remap_a_sid,
        .rh_remap_b_sid = &th4_b0_tnl_mpls_decap_trunk_mpls_remap_b_sid,
        .single_view_sid = NULL,
        .valid_bank_bitmap = 0x0F,
        .valid_view_info = &th4_b0_tnl_mpls_decap_trunk_mpls_valid_view_info,
    },
    {
        .alignment = TRUE,
        .bank_separate_sid = FALSE,
        .base_entry_size = 120,
        .bucket_size = 4,
        .entry_mode = BCMPTM_RM_HASH_ENTRY_MODE_TNL_DECAP_L3_TNL,
        .hash_type = BCMPTM_RM_HASH_TYPE_SHARED,
        .hash_vector_attr = &th4_b0_tnl_mpls_decap_trunk_l3_tnl_hash_vec_attr,
        .hw_key_fields = &th4_b0_tnl_mpls_decap_trunk_l3_tunnel_single_key_fields,
        .key_attr_sid = &th4_b0_tnl_mpls_decap_trunk_l3_tunnel_key_attr_sid,
        .key_type_val = &th4_b0_tnl_mpls_decap_trunk_l3_tunnel_single_entry_key_type_val,
        .num_banks = 4,
        .rh_act_a_sid = &th4_b0_tnl_mpls_decap_trunk_l3_tunnel_action_a_sid,
        .rh_act_b_sid = &th4_b0_tnl_mpls_decap_trunk_l3_tunnel_action_b_sid,
        .rh_remap_a_sid = &th4_b0_tnl_mpls_decap_trunk_l3_tunnel_remap_a_sid,
        .rh_remap_b_sid = &th4_b0_tnl_mpls_decap_trunk_l3_tunnel_remap_b_sid,
        .single_view_sid = NULL,
        .valid_bank_bitmap = 0x0F,
        .valid_view_info = &th4_b0_tnl_mpls_decap_trunk_l3_tnl_valid_view_info,
    },
};
static const bcmptm_rm_hash_key_format_t th4_b0_vfi_egr_adapt_port_grp_hash_key_format[1] = {
    {
        .alignment = TRUE,
        .bank_separate_sid = FALSE,
        .base_entry_size = 120,
        .bucket_size = 4,
        .hash_type = BCMPTM_RM_HASH_TYPE_SHARED,
        .hash_vector_attr = &th4_b0_vfi_egr_adapt_port_grp_hash_vec_attr,
        .hw_key_fields = &th4_b0_vfi_egr_adapt_port_grp_key_fields,
        .key_attr_sid = &th4_b0_vfi_egr_adapt_port_grp_key_attr_sid,
        .key_type_val = &th4_b0_vfi_egr_adapt_port_grp_key_type_val,
        .num_banks = 2,
        .rh_act_a_sid = &th4_b0_vfi_egr_adapt_port_grp_action_a_sid,
        .rh_act_b_sid = &th4_b0_vfi_egr_adapt_port_grp_action_b_sid,
        .rh_remap_a_sid = &th4_b0_vfi_egr_adapt_port_grp_remap_a_sid,
        .rh_remap_b_sid = &th4_b0_vfi_egr_adapt_port_grp_remap_b_sid,
        .single_view_sid = NULL,
        .valid_bank_bitmap = 0x03,
        .valid_view_info = &th4_b0_vfi_egr_adapt_port_grp_valid_view_info,
    },
};
static const bcmptm_rm_hash_key_format_t th4_b0_vfi_ing_adapt_ovid_port_grp_hash_key_format[1] = {
    {
        .alignment = TRUE,
        .bank_separate_sid = FALSE,
        .base_entry_size = 120,
        .bucket_size = 4,
        .hash_type = BCMPTM_RM_HASH_TYPE_SHARED,
        .hash_vector_attr = &th4_b0_vfi_ing_adapt_ovid_port_grp_hash_vec_attr,
        .hw_key_fields = &th4_b0_vfi_ing_adapt_ovid_port_grp_key_fields,
        .key_attr_sid = &th4_b0_vfi_ing_adapt_ovid_port_grp_key_attr_sid,
        .key_type_val = &th4_b0_vfi_ing_adapt_ovid_port_grp_key_type_val,
        .num_banks = 4,
        .rh_act_a_sid = &th4_b0_vfi_ing_adapt_ovid_port_grp_action_a_sid,
        .rh_act_b_sid = &th4_b0_vfi_ing_adapt_ovid_port_grp_action_b_sid,
        .rh_remap_a_sid = &th4_b0_vfi_ing_adapt_ovid_port_grp_remap_a_sid,
        .rh_remap_b_sid = &th4_b0_vfi_ing_adapt_ovid_port_grp_remap_b_sid,
        .single_view_sid = NULL,
        .valid_bank_bitmap = 0x0F,
        .valid_view_info = &th4_b0_vfi_ing_adapt_ovid_port_grp_valid_view_info,
    },
};
static const bcmptm_rm_hash_lt_key_info_t th4_b0_fp_em_entry_hash_lt_key_info = {
    .grp_key_info =     th4_b0_fp_em_entry_grp_key_info,
    .grp_key_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_key_info_t th4_b0_l2_vfi_fdb_cc_hash_lt_key_info = {
    .grp_key_info =     th4_b0_l2_vfi_fdb_cc_grp_key_info,
    .grp_key_info_count = 2,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_key_info_t th4_b0_l2_vfi_fdb_hash_lt_key_info = {
    .grp_key_info =     th4_b0_l2_vfi_fdb_grp_key_info,
    .grp_key_info_count = 2,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_key_info_t th4_b0_port_svp_es_filtering_hash_lt_key_info = {
    .grp_key_info =     th4_b0_port_svp_es_filtering_grp_key_info,
    .grp_key_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_key_info_t th4_b0_tnl_ipv4_decap_em_hash_lt_key_info = {
    .grp_key_info =     th4_b0_tnl_ipv4_decap_em_grp_key_info,
    .grp_key_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_key_info_t th4_b0_tnl_ipv6_decap_em_hash_lt_key_info = {
    .grp_key_info =     th4_b0_tnl_ipv6_decap_em_grp_key_info,
    .grp_key_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_key_info_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_hash_lt_key_info = {
    .grp_key_info =     th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_grp_key_info,
    .grp_key_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_key_info_t th4_b0_tnl_l2_vxlan_adapt_vfi_hash_lt_key_info = {
    .grp_key_info =     th4_b0_tnl_l2_vxlan_adapt_vfi_grp_key_info,
    .grp_key_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_key_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_hash_lt_key_info = {
    .grp_key_info =     th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_grp_key_info,
    .grp_key_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_key_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_hash_lt_key_info = {
    .grp_key_info =     th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_grp_key_info,
    .grp_key_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_key_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_hash_lt_key_info = {
    .grp_key_info =     th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_grp_key_info,
    .grp_key_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_key_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_hash_lt_key_info = {
    .grp_key_info =     th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_grp_key_info,
    .grp_key_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_key_info_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_hash_lt_key_info = {
    .grp_key_info =     th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_grp_key_info,
    .grp_key_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_key_info_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_hash_lt_key_info = {
    .grp_key_info =     th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_grp_key_info,
    .grp_key_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_key_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_hash_lt_key_info = {
    .grp_key_info =     th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_grp_key_info,
    .grp_key_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_key_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_hash_lt_key_info = {
    .grp_key_info =     th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_grp_key_info,
    .grp_key_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_key_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_hash_lt_key_info = {
    .grp_key_info =     th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_grp_key_info,
    .grp_key_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_key_info_t th4_b0_tnl_mpls_decap_hash_lt_key_info = {
    .grp_key_info =     th4_b0_tnl_mpls_decap_grp_key_info,
    .grp_key_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_key_info_t th4_b0_tnl_mpls_decap_trunk_hash_lt_key_info = {
    .grp_key_info =     th4_b0_tnl_mpls_decap_trunk_grp_key_info,
    .grp_key_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_key_info_t th4_b0_vfi_egr_adapt_port_grp_hash_lt_key_info = {
    .grp_key_info =     th4_b0_vfi_egr_adapt_port_grp_grp_key_info,
    .grp_key_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_key_info_t th4_b0_vfi_ing_adapt_ovid_port_grp_hash_lt_key_info = {
    .grp_key_info =     th4_b0_vfi_ing_adapt_ovid_port_grp_grp_key_info,
    .grp_key_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_view_info_t th4_b0_fp_em_entry_lt_view_info = {
    .grp_view_info =     th4_b0_fp_em_entry_grp_view_info,
    .grp_view_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_view_info_t th4_b0_l2_vfi_fdb_cc_lt_view_info = {
    .grp_view_info =     th4_b0_l2_vfi_fdb_cc_grp_view_info,
    .grp_view_info_count = 2,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_view_info_t th4_b0_l2_vfi_fdb_lt_view_info = {
    .grp_view_info =     th4_b0_l2_vfi_fdb_grp_view_info,
    .grp_view_info_count = 2,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_view_info_t th4_b0_port_svp_es_filtering_lt_view_info = {
    .grp_view_info =     th4_b0_port_svp_es_filtering_grp_view_info,
    .grp_view_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_view_info_t th4_b0_tnl_ipv4_decap_em_lt_view_info = {
    .grp_view_info =     th4_b0_tnl_ipv4_decap_em_grp_view_info,
    .grp_view_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_view_info_t th4_b0_tnl_ipv6_decap_em_lt_view_info = {
    .grp_view_info =     th4_b0_tnl_ipv6_decap_em_grp_view_info,
    .grp_view_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_view_info_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_lt_view_info = {
    .grp_view_info =     th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_grp_view_info,
    .grp_view_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_view_info_t th4_b0_tnl_l2_vxlan_adapt_vfi_lt_view_info = {
    .grp_view_info =     th4_b0_tnl_l2_vxlan_adapt_vfi_grp_view_info,
    .grp_view_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_view_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_lt_view_info = {
    .grp_view_info =     th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_grp_view_info,
    .grp_view_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_view_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_lt_view_info = {
    .grp_view_info =     th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_grp_view_info,
    .grp_view_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_view_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_lt_view_info = {
    .grp_view_info =     th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_grp_view_info,
    .grp_view_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_view_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_lt_view_info = {
    .grp_view_info =     th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_grp_view_info,
    .grp_view_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_view_info_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_lt_view_info = {
    .grp_view_info =     th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_grp_view_info,
    .grp_view_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_view_info_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_lt_view_info = {
    .grp_view_info =     th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_grp_view_info,
    .grp_view_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_view_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_lt_view_info = {
    .grp_view_info =     th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_grp_view_info,
    .grp_view_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_view_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_lt_view_info = {
    .grp_view_info =     th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_grp_view_info,
    .grp_view_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_view_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_lt_view_info = {
    .grp_view_info =     th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_grp_view_info,
    .grp_view_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_view_info_t th4_b0_tnl_mpls_decap_lt_view_info = {
    .grp_view_info =     th4_b0_tnl_mpls_decap_grp_view_info,
    .grp_view_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_view_info_t th4_b0_tnl_mpls_decap_trunk_lt_view_info = {
    .grp_view_info =     th4_b0_tnl_mpls_decap_trunk_grp_view_info,
    .grp_view_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_view_info_t th4_b0_vfi_egr_adapt_port_grp_lt_view_info = {
    .grp_view_info =     th4_b0_vfi_egr_adapt_port_grp_grp_view_info,
    .grp_view_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_lt_view_info_t th4_b0_vfi_ing_adapt_ovid_port_grp_lt_view_info = {
    .grp_view_info =     th4_b0_vfi_ing_adapt_ovid_port_grp_grp_view_info,
    .grp_view_info_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_valid_view_info_t th4_b0_fp_em_entry_mode128_view_info = {
    .view_index =     th4_b0_fp_em_entry_mode128_valid_view_index,
    .view_index_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_valid_view_info_t th4_b0_fp_em_entry_mode160_view_info = {
    .view_index =     th4_b0_fp_em_entry_mode160_valid_view_index,
    .view_index_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_valid_view_info_t th4_b0_fp_em_entry_mode320_view_info = {
    .view_index =     th4_b0_fp_em_entry_mode320_valid_view_index,
    .view_index_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_valid_view_info_t th4_b0_l2_vfi_fdb_cc_uft_valid_view_info = {
    .view_index =     th4_b0_l2_vfi_fdb_cc_uft_valid_view_index,
    .view_index_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_valid_view_info_t th4_b0_l2_vfi_fdb_cc_valid_view_info = {
    .view_index =     th4_b0_l2_vfi_fdb_cc_valid_view_index,
    .view_index_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_valid_view_info_t th4_b0_l2_vfi_fdb_uft_valid_view_info = {
    .view_index =     th4_b0_l2_vfi_fdb_uft_valid_view_index,
    .view_index_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_valid_view_info_t th4_b0_l2_vfi_fdb_valid_view_info = {
    .view_index =     th4_b0_l2_vfi_fdb_valid_view_index,
    .view_index_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_valid_view_info_t th4_b0_port_svp_es_filtering_valid_view_info = {
    .view_index =     th4_b0_port_svp_es_filtering_valid_view_index,
    .view_index_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_valid_view_info_t th4_b0_tnl_ipv4_decap_em_valid_view_info = {
    .view_index =     th4_b0_tnl_ipv4_decap_em_valid_view_index,
    .view_index_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_valid_view_info_t th4_b0_tnl_ipv6_decap_em_valid_view_info = {
    .view_index =     th4_b0_tnl_ipv6_decap_em_valid_view_index,
    .view_index_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_valid_view_info_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_valid_view_info = {
    .view_index =     th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_valid_view_index,
    .view_index_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_valid_view_info_t th4_b0_tnl_l2_vxlan_adapt_vfi_valid_view_info = {
    .view_index =     th4_b0_tnl_l2_vxlan_adapt_vfi_valid_view_index,
    .view_index_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_valid_view_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_valid_view_info = {
    .view_index =     th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_valid_view_index,
    .view_index_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_valid_view_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_valid_view_info = {
    .view_index =     th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_valid_view_index,
    .view_index_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_valid_view_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_valid_view_info = {
    .view_index =     th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_valid_view_index,
    .view_index_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_valid_view_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_valid_view_info = {
    .view_index =     th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_valid_view_index,
    .view_index_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_valid_view_info_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_valid_view_info = {
    .view_index =     th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_valid_view_index,
    .view_index_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_valid_view_info_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_valid_view_info = {
    .view_index =     th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_valid_view_index,
    .view_index_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_valid_view_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_valid_view_info = {
    .view_index =     th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_valid_view_index,
    .view_index_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_valid_view_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_valid_view_info = {
    .view_index =     th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_valid_view_index,
    .view_index_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_valid_view_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_valid_view_info = {
    .view_index =     th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_valid_view_index,
    .view_index_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_valid_view_info_t th4_b0_tnl_mpls_decap_l3_tnl_valid_view_info = {
    .view_index =     th4_b0_tnl_mpls_decap_l3_tnl_valid_view_index,
    .view_index_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_valid_view_info_t th4_b0_tnl_mpls_decap_mpls_valid_view_info = {
    .view_index =     th4_b0_tnl_mpls_decap_mpls_valid_view_index,
    .view_index_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_valid_view_info_t th4_b0_tnl_mpls_decap_trunk_l3_tnl_valid_view_info = {
    .view_index =     th4_b0_tnl_mpls_decap_trunk_l3_tnl_valid_view_index,
    .view_index_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_valid_view_info_t th4_b0_tnl_mpls_decap_trunk_mpls_valid_view_info = {
    .view_index =     th4_b0_tnl_mpls_decap_trunk_mpls_valid_view_index,
    .view_index_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_valid_view_info_t th4_b0_vfi_egr_adapt_port_grp_valid_view_info = {
    .view_index =     th4_b0_vfi_egr_adapt_port_grp_valid_view_index,
    .view_index_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_valid_view_info_t th4_b0_vfi_ing_adapt_ovid_port_grp_valid_view_info = {
    .view_index =     th4_b0_vfi_ing_adapt_ovid_port_grp_valid_view_index,
    .view_index_count = 1,/* implicit length assignment */
};
static const bcmptm_rm_hash_vec_attr_t th4_b0_fp_em_entry_mode128_hash_vec_attr = {
    .bank_attr =     th4_b0_fp_em_entry_mode128_hash_vec_bank_attr,
    .bank_attr_count = 4,/* implicit length assignment */
    .hw_lsb_field_start_bit = 4,
    .hw_lsb_field_width = 16,
    .key_length = 322,
    .type = BCMPTM_RM_HASH_VEC_CRC32A_CRC32B,
};
static const bcmptm_rm_hash_vec_attr_t th4_b0_fp_em_entry_mode160_hash_vec_attr = {
    .bank_attr =     th4_b0_fp_em_entry_mode160_hash_vec_bank_attr,
    .bank_attr_count = 4,/* implicit length assignment */
    .hw_lsb_field_start_bit = 4,
    .hw_lsb_field_width = 16,
    .key_length = 322,
    .type = BCMPTM_RM_HASH_VEC_CRC32A_CRC32B,
};
static const bcmptm_rm_hash_vec_attr_t th4_b0_fp_em_entry_mode320_hash_vec_attr = {
    .bank_attr =     th4_b0_fp_em_entry_mode320_hash_vec_bank_attr,
    .bank_attr_count = 4,/* implicit length assignment */
    .hw_lsb_field_start_bit = 4,
    .hw_lsb_field_width = 16,
    .key_length = 322,
    .type = BCMPTM_RM_HASH_VEC_CRC32A_CRC32B,
};
static const bcmptm_rm_hash_vec_attr_t th4_b0_l2_vfi_fdb_cc_hash_vec_attr = {
    .bank_attr =     th4_b0_l2_vfi_fdb_cc_hash_vec_bank_attr,
    .bank_attr_count = 2,/* implicit length assignment */
    .hw_lsb_field_start_bit = 16,
    .hw_lsb_field_width = 16,
    .key_length = 64,
    .type = BCMPTM_RM_HASH_VEC_CRC32A_CRC32B,
};
static const bcmptm_rm_hash_vec_attr_t th4_b0_l2_vfi_fdb_cc_uft_hash_vec_attr = {
    .bank_attr =     th4_b0_l2_vfi_fdb_cc_uft_hash_vec_bank_attr,
    .bank_attr_count = 4,/* implicit length assignment */
    .hw_lsb_field_start_bit = 16,
    .hw_lsb_field_width = 16,
    .key_length = 64,
    .type = BCMPTM_RM_HASH_VEC_CRC32A_CRC32B,
};
static const bcmptm_rm_hash_vec_attr_t th4_b0_l2_vfi_fdb_hash_vec_attr = {
    .bank_attr =     th4_b0_l2_vfi_fdb_hash_vec_bank_attr,
    .bank_attr_count = 2,/* implicit length assignment */
    .hw_lsb_field_start_bit = 16,
    .hw_lsb_field_width = 16,
    .key_length = 64,
    .type = BCMPTM_RM_HASH_VEC_CRC32A_CRC32B,
};
static const bcmptm_rm_hash_vec_attr_t th4_b0_l2_vfi_fdb_uft_hash_vec_attr = {
    .bank_attr =     th4_b0_l2_vfi_fdb_uft_hash_vec_bank_attr,
    .bank_attr_count = 4,/* implicit length assignment */
    .hw_lsb_field_start_bit = 16,
    .hw_lsb_field_width = 16,
    .key_length = 64,
    .type = BCMPTM_RM_HASH_VEC_CRC32A_CRC32B,
};
static const bcmptm_rm_hash_vec_attr_t th4_b0_port_svp_es_filtering_hash_vec_attr = {
    .bank_attr =     th4_b0_port_svp_es_filtering_hash_vec_bank_attr,
    .bank_attr_count = 2,/* implicit length assignment */
    .hw_lsb_field_start_bit = 16,
    .hw_lsb_field_width = 16,
    .key_length = 32,
    .type = BCMPTM_RM_HASH_VEC_CRC32A_CRC32B,
};
static const bcmptm_rm_hash_vec_attr_t th4_b0_tnl_ipv4_decap_em_hash_vec_attr = {
    .bank_attr =     th4_b0_tnl_ipv4_decap_em_hash_vec_bank_attr,
    .bank_attr_count = 4,/* implicit length assignment */
    .hw_lsb_field_start_bit = 0,
    .hw_lsb_field_width = 16,
    .key_length = 318,
    .type = BCMPTM_RM_HASH_VEC_CRC32A_CRC32B,
};
static const bcmptm_rm_hash_vec_attr_t th4_b0_tnl_ipv6_decap_em_hash_vec_attr = {
    .bank_attr =     th4_b0_tnl_ipv6_decap_em_hash_vec_bank_attr,
    .bank_attr_count = 4,/* implicit length assignment */
    .hw_lsb_field_start_bit = 0,
    .hw_lsb_field_width = 16,
    .key_length = 318,
    .type = BCMPTM_RM_HASH_VEC_CRC32A_CRC32B,
};
static const bcmptm_rm_hash_vec_attr_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_hash_vec_attr = {
    .bank_attr =     th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_hash_vec_bank_attr,
    .bank_attr_count = 2,/* implicit length assignment */
    .hw_lsb_field_start_bit = 16,
    .hw_lsb_field_width = 16,
    .key_length = 32,
    .type = BCMPTM_RM_HASH_VEC_CRC32A_CRC32B,
};
static const bcmptm_rm_hash_vec_attr_t th4_b0_tnl_l2_vxlan_adapt_vfi_hash_vec_attr = {
    .bank_attr =     th4_b0_tnl_l2_vxlan_adapt_vfi_hash_vec_bank_attr,
    .bank_attr_count = 2,/* implicit length assignment */
    .hw_lsb_field_start_bit = 16,
    .hw_lsb_field_width = 16,
    .key_length = 32,
    .type = BCMPTM_RM_HASH_VEC_CRC32A_CRC32B,
};
static const bcmptm_rm_hash_vec_attr_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_hash_vec_attr = {
    .bank_attr =     th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_hash_vec_bank_attr,
    .bank_attr_count = 4,/* implicit length assignment */
    .hw_lsb_field_start_bit = 0,
    .hw_lsb_field_width = 16,
    .key_length = 318,
    .type = BCMPTM_RM_HASH_VEC_CRC32A_CRC32B,
};
static const bcmptm_rm_hash_vec_attr_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_hash_vec_attr = {
    .bank_attr =     th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_hash_vec_bank_attr,
    .bank_attr_count = 4,/* implicit length assignment */
    .hw_lsb_field_start_bit = 0,
    .hw_lsb_field_width = 16,
    .key_length = 318,
    .type = BCMPTM_RM_HASH_VEC_CRC32A_CRC32B,
};
static const bcmptm_rm_hash_vec_attr_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_hash_vec_attr = {
    .bank_attr =     th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_hash_vec_bank_attr,
    .bank_attr_count = 4,/* implicit length assignment */
    .hw_lsb_field_start_bit = 0,
    .hw_lsb_field_width = 16,
    .key_length = 318,
    .type = BCMPTM_RM_HASH_VEC_CRC32A_CRC32B,
};
static const bcmptm_rm_hash_vec_attr_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_hash_vec_attr = {
    .bank_attr =     th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_hash_vec_bank_attr,
    .bank_attr_count = 4,/* implicit length assignment */
    .hw_lsb_field_start_bit = 0,
    .hw_lsb_field_width = 16,
    .key_length = 318,
    .type = BCMPTM_RM_HASH_VEC_CRC32A_CRC32B,
};
static const bcmptm_rm_hash_vec_attr_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_hash_vec_attr = {
    .bank_attr =     th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_hash_vec_bank_attr,
    .bank_attr_count = 4,/* implicit length assignment */
    .hw_lsb_field_start_bit = 16,
    .hw_lsb_field_width = 16,
    .key_length = 173,
    .type = BCMPTM_RM_HASH_VEC_CRC32A_CRC32B,
};
static const bcmptm_rm_hash_vec_attr_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_hash_vec_attr = {
    .bank_attr =     th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_hash_vec_bank_attr,
    .bank_attr_count = 4,/* implicit length assignment */
    .hw_lsb_field_start_bit = 16,
    .hw_lsb_field_width = 16,
    .key_length = 173,
    .type = BCMPTM_RM_HASH_VEC_CRC32A_CRC32B,
};
static const bcmptm_rm_hash_vec_attr_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_hash_vec_attr = {
    .bank_attr =     th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_hash_vec_bank_attr,
    .bank_attr_count = 4,/* implicit length assignment */
    .hw_lsb_field_start_bit = 16,
    .hw_lsb_field_width = 16,
    .key_length = 173,
    .type = BCMPTM_RM_HASH_VEC_CRC32A_CRC32B,
};
static const bcmptm_rm_hash_vec_attr_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_hash_vec_attr = {
    .bank_attr =     th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_hash_vec_bank_attr,
    .bank_attr_count = 4,/* implicit length assignment */
    .hw_lsb_field_start_bit = 16,
    .hw_lsb_field_width = 16,
    .key_length = 173,
    .type = BCMPTM_RM_HASH_VEC_CRC32A_CRC32B,
};
static const bcmptm_rm_hash_vec_attr_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_hash_vec_attr = {
    .bank_attr =     th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_hash_vec_bank_attr,
    .bank_attr_count = 4,/* implicit length assignment */
    .hw_lsb_field_start_bit = 16,
    .hw_lsb_field_width = 16,
    .key_length = 173,
    .type = BCMPTM_RM_HASH_VEC_CRC32A_CRC32B,
};
static const bcmptm_rm_hash_vec_attr_t th4_b0_tnl_mpls_decap_l3_tnl_hash_vec_attr = {
    .bank_attr =     th4_b0_tnl_mpls_decap_l3_tnl_hash_vec_bank_attr,
    .bank_attr_count = 4,/* implicit length assignment */
    .hw_lsb_field_start_bit = 22,
    .hw_lsb_field_width = 11,
    .key_length = 318,
    .type = BCMPTM_RM_HASH_VEC_CRC32A_CRC32B,
};
static const bcmptm_rm_hash_vec_attr_t th4_b0_tnl_mpls_decap_mpls_hash_vec_attr = {
    .bank_attr =     th4_b0_tnl_mpls_decap_mpls_hash_vec_bank_attr,
    .bank_attr_count = 4,/* implicit length assignment */
    .hw_lsb_field_start_bit = 22,
    .hw_lsb_field_width = 11,
    .key_length = 173,
    .type = BCMPTM_RM_HASH_VEC_CRC32A_CRC32B,
};
static const bcmptm_rm_hash_vec_attr_t th4_b0_tnl_mpls_decap_trunk_l3_tnl_hash_vec_attr = {
    .bank_attr =     th4_b0_tnl_mpls_decap_trunk_l3_tnl_hash_vec_bank_attr,
    .bank_attr_count = 4,/* implicit length assignment */
    .hw_lsb_field_start_bit = 22,
    .hw_lsb_field_width = 11,
    .key_length = 318,
    .type = BCMPTM_RM_HASH_VEC_CRC32A_CRC32B,
};
static const bcmptm_rm_hash_vec_attr_t th4_b0_tnl_mpls_decap_trunk_mpls_hash_vec_attr = {
    .bank_attr =     th4_b0_tnl_mpls_decap_trunk_mpls_hash_vec_bank_attr,
    .bank_attr_count = 4,/* implicit length assignment */
    .hw_lsb_field_start_bit = 22,
    .hw_lsb_field_width = 11,
    .key_length = 173,
    .type = BCMPTM_RM_HASH_VEC_CRC32A_CRC32B,
};
static const bcmptm_rm_hash_vec_attr_t th4_b0_vfi_egr_adapt_port_grp_hash_vec_attr = {
    .bank_attr =     th4_b0_vfi_egr_adapt_port_grp_hash_vec_bank_attr,
    .bank_attr_count = 2,/* implicit length assignment */
    .hw_lsb_field_start_bit = 16,
    .hw_lsb_field_width = 16,
    .key_length = 32,
    .type = BCMPTM_RM_HASH_VEC_CRC32A_CRC32B,
};
static const bcmptm_rm_hash_vec_attr_t th4_b0_vfi_ing_adapt_ovid_port_grp_hash_vec_attr = {
    .bank_attr =     th4_b0_vfi_ing_adapt_ovid_port_grp_hash_vec_bank_attr,
    .bank_attr_count = 4,/* implicit length assignment */
    .hw_lsb_field_start_bit = 16,
    .hw_lsb_field_width = 16,
    .key_length = 173,
    .type = BCMPTM_RM_HASH_VEC_CRC32A_CRC32B,
};
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_fp_em_entry_mode128_hash_vec_bank_attr[4] = {
    {
        .mask = 8191,
    },
    {
        .mask = 8191,
    },
    {
        .mask = 8191,
    },
    {
        .mask = 8191,
    },
};
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_fp_em_entry_mode160_hash_vec_bank_attr[4] = {
    {
        .mask = 8191,
    },
    {
        .mask = 8191,
    },
    {
        .mask = 8191,
    },
    {
        .mask = 8191,
    },
};
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_fp_em_entry_mode320_hash_vec_bank_attr[4] = {
    {
        .mask = 8191,
    },
    {
        .mask = 8191,
    },
    {
        .mask = 8191,
    },
    {
        .mask = 8191,
    },
};
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_l2_vfi_fdb_cc_hash_vec_bank_attr[2] = {
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
};
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_l2_vfi_fdb_cc_uft_hash_vec_bank_attr[4] = {
    {
        .mask = 8191,
    },
    {
        .mask = 8191,
    },
    {
        .mask = 8191,
    },
    {
        .mask = 8191,
    },
};
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_l2_vfi_fdb_hash_vec_bank_attr[2] = {
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
};
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_l2_vfi_fdb_uft_hash_vec_bank_attr[4] = {
    {
        .mask = 8191,
    },
    {
        .mask = 8191,
    },
    {
        .mask = 8191,
    },
    {
        .mask = 8191,
    },
};
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_port_svp_es_filtering_hash_vec_bank_attr[2] = {
    {
        .mask = 2047,
    },
    {
        .mask = 2047,
    },
};
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_tnl_ipv4_decap_em_hash_vec_bank_attr[4] = {
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
};
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_tnl_ipv6_decap_em_hash_vec_bank_attr[4] = {
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
};
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_hash_vec_bank_attr[2] = {
    {
        .mask = 2047,
    },
    {
        .mask = 2047,
    },
};
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_tnl_l2_vxlan_adapt_vfi_hash_vec_bank_attr[2] = {
    {
        .mask = 2047,
    },
    {
        .mask = 2047,
    },
};
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_hash_vec_bank_attr[4] = {
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
};
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_hash_vec_bank_attr[4] = {
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
};
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_hash_vec_bank_attr[4] = {
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
};
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_hash_vec_bank_attr[4] = {
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
};
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_hash_vec_bank_attr[4] = {
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
};
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_hash_vec_bank_attr[4] = {
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
};
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_hash_vec_bank_attr[4] = {
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
};
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_hash_vec_bank_attr[4] = {
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
};
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_hash_vec_bank_attr[4] = {
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
};
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_tnl_mpls_decap_l3_tnl_hash_vec_bank_attr[4] = {
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
};
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_tnl_mpls_decap_mpls_hash_vec_bank_attr[4] = {
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
};
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_tnl_mpls_decap_trunk_l3_tnl_hash_vec_bank_attr[4] = {
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
};
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_tnl_mpls_decap_trunk_mpls_hash_vec_bank_attr[4] = {
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
};
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_vfi_egr_adapt_port_grp_hash_vec_bank_attr[2] = {
    {
        .mask = 2047,
    },
    {
        .mask = 2047,
    },
};
static const bcmptm_rm_hash_vec_bank_attr_t th4_b0_vfi_ing_adapt_ovid_port_grp_hash_vec_bank_attr[4] = {
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
    {
        .mask = 1023,
    },
};
static const bcmptm_rm_hash_view_info_t th4_b0_fp_em_entry_view_info[2] = {
    {
        .hit_info = NULL,
        .hw_dtype_field_info = NULL,
        .hw_ktype_field_info = &th4_b0_fp_em_entry_mode128_2x_ktype_field_info,
        .lp_sid = NULL,
        .num_base_entries = 2,
        .sid = &th4_b0_fp_em_entry_mode128_2x_sid,
    },
    {
        .hit_info = NULL,
        .hw_dtype_field_info = NULL,
        .hw_ktype_field_info = &th4_b0_fp_em_entry_mode320_4x_ktype_field_info,
        .lp_sid = NULL,
        .num_base_entries = 4,
        .sid = &th4_b0_fp_em_entry_mode320_4x_sid,
    },
};
static const bcmptm_rm_hash_view_info_t th4_b0_l2_vfi_fdb_cc_uft_view_info[1] = {
    {
        .hw_dtype_field_info = NULL,
        .hw_ktype_field_info = &th4_b0_l2_vfi_fdb_cc_uft_ktype_field_info,
        .lp_sid = NULL,
        .num_base_entries = 1,
        .sid = &th4_b0_l2_vfi_fdb_cc_uft_sid,
    },
};
static const bcmptm_rm_hash_view_info_t th4_b0_l2_vfi_fdb_cc_view_info[1] = {
    {
        .hw_dtype_field_info = NULL,
        .hw_ktype_field_info = &th4_b0_l2_vfi_fdb_cc_ktype_field_info,
        .lp_sid = NULL,
        .num_base_entries = 1,
        .sid = &th4_b0_l2_vfi_fdb_cc_sid,
    },
};
static const bcmptm_rm_hash_view_info_t th4_b0_l2_vfi_fdb_uft_view_info[1] = {
    {
        .hit_info = &th4_b0_l2_vfi_fdb_uft_hit_info,
        .hw_dtype_field_info = NULL,
        .hw_ktype_field_info = &th4_b0_l2_vfi_fdb_uft_ktype_field_info,
        .lp_sid = NULL,
        .num_base_entries = 1,
        .sid = &th4_b0_l2_vfi_fdb_uft_sid,
    },
};
static const bcmptm_rm_hash_view_info_t th4_b0_l2_vfi_fdb_view_info[1] = {
    {
        .hit_info = &th4_b0_l2_vfi_fdb_hit_info,
        .hw_dtype_field_info = NULL,
        .hw_ktype_field_info = &th4_b0_l2_vfi_fdb_ktype_field_info,
        .lp_sid = NULL,
        .num_base_entries = 1,
        .sid = &th4_b0_l2_vfi_fdb_sid,
    },
};
static const bcmptm_rm_hash_view_info_t th4_b0_port_svp_es_filtering_view_info[1] = {
    {
        .hit_info = NULL,
        .hw_dtype_field_info = NULL,
        .hw_ktype_field_info = &th4_b0_port_svp_es_filtering_ktype_field_info,
        .lp_sid = NULL,
        .num_base_entries = 1,
        .sid = &th4_b0_port_svp_es_filtering_sid,
    },
};
static const bcmptm_rm_hash_view_info_t th4_b0_tnl_ipv4_decap_em_view_info[1] = {
    {
        .hit_info = NULL,
        .hw_dtype_field_info = NULL,
        .hw_ktype_field_info = &th4_b0_tnl_ipv4_decap_em_2x_ktype_field_info,
        .lp_sid = NULL,
        .num_base_entries = 2,
        .sid = &th4_b0_tnl_ipv4_decap_em_2x_sid,
    },
};
static const bcmptm_rm_hash_view_info_t th4_b0_tnl_ipv6_decap_em_view_info[1] = {
    {
        .hit_info = NULL,
        .hw_dtype_field_info = NULL,
        .hw_ktype_field_info = &th4_b0_tnl_ipv6_decap_em_4x_ktype_field_info,
        .lp_sid = NULL,
        .num_base_entries = 4,
        .sid = &th4_b0_tnl_ipv6_decap_em_4x_sid,
    },
};
static const bcmptm_rm_hash_view_info_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_view_info[1] = {
    {
        .hit_info = NULL,
        .hw_dtype_field_info = NULL,
        .hw_ktype_field_info = &th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_ktype_field_info,
        .lp_sid = NULL,
        .num_base_entries = 1,
        .sid = &th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_sid,
    },
};
static const bcmptm_rm_hash_view_info_t th4_b0_tnl_l2_vxlan_adapt_vfi_view_info[1] = {
    {
        .hit_info = NULL,
        .hw_dtype_field_info = NULL,
        .hw_ktype_field_info = &th4_b0_tnl_l2_vxlan_adapt_vfi_ktype_field_info,
        .lp_sid = NULL,
        .num_base_entries = 1,
        .sid = &th4_b0_tnl_l2_vxlan_adapt_vfi_sid,
    },
};
static const bcmptm_rm_hash_view_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_view_info[1] = {
    {
        .hit_info = NULL,
        .hw_dtype_field_info = NULL,
        .hw_ktype_field_info = &th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_1x_ktype_field_info,
        .lp_sid = NULL,
        .num_base_entries = 1,
        .sid = &th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_1x_sid,
    },
};
static const bcmptm_rm_hash_view_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_view_info[1] = {
    {
        .hit_info = NULL,
        .hw_dtype_field_info = NULL,
        .hw_ktype_field_info = &th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_2x_ktype_field_info,
        .lp_sid = NULL,
        .num_base_entries = 2,
        .sid = &th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_2x_sid,
    },
};
static const bcmptm_rm_hash_view_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_view_info[1] = {
    {
        .hit_info = NULL,
        .hw_dtype_field_info = NULL,
        .hw_ktype_field_info = &th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_2x_ktype_field_info,
        .lp_sid = NULL,
        .num_base_entries = 2,
        .sid = &th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_2x_sid,
    },
};
static const bcmptm_rm_hash_view_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_view_info[1] = {
    {
        .hit_info = NULL,
        .hw_dtype_field_info = NULL,
        .hw_ktype_field_info = &th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_4x_ktype_field_info,
        .lp_sid = NULL,
        .num_base_entries = 4,
        .sid = &th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_4x_sid,
    },
};
static const bcmptm_rm_hash_view_info_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_view_info[1] = {
    {
        .hit_info = NULL,
        .hw_dtype_field_info = NULL,
        .hw_ktype_field_info = &th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_ktype_field_info,
        .lp_sid = NULL,
        .num_base_entries = 1,
        .sid = &th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_sid,
    },
};
static const bcmptm_rm_hash_view_info_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_view_info[1] = {
    {
        .hit_info = NULL,
        .hw_dtype_field_info = NULL,
        .hw_ktype_field_info = &th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_ktype_field_info,
        .lp_sid = NULL,
        .num_base_entries = 2,
        .sid = &th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_sid,
    },
};
static const bcmptm_rm_hash_view_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_view_info[1] = {
    {
        .hit_info = NULL,
        .hw_dtype_field_info = NULL,
        .hw_ktype_field_info = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_ktype_field_info,
        .lp_sid = NULL,
        .num_base_entries = 1,
        .sid = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_sid,
    },
};
static const bcmptm_rm_hash_view_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_view_info[1] = {
    {
        .hit_info = NULL,
        .hw_dtype_field_info = NULL,
        .hw_ktype_field_info = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_ktype_field_info,
        .lp_sid = NULL,
        .num_base_entries = 2,
        .sid = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_sid,
    },
};
static const bcmptm_rm_hash_view_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_view_info[1] = {
    {
        .hit_info = NULL,
        .hw_dtype_field_info = NULL,
        .hw_ktype_field_info = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_ktype_field_info,
        .lp_sid = NULL,
        .num_base_entries = 1,
        .sid = &th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_sid,
    },
};
static const bcmptm_rm_hash_view_info_t th4_b0_tnl_mpls_decap_trunk_view_info[2] = {
    {
        .hit_info = NULL,
        .hw_dtype_field_info = NULL,
        .hw_ktype_field_info = &th4_b0_tnl_mpls_decap_trunk_mpls_entry_ktype_field_info,
        .lp_sid = NULL,
        .num_base_entries = 1,
        .sid = &th4_b0_tnl_mpls_decap_trunk_mpls_entry_sid,
    },
    {
        .hit_info = NULL,
        .hw_dtype_field_info = NULL,
        .hw_ktype_field_info = &th4_b0_tnl_mpls_decap_trunk_l3_tunnel_single_ktype_field_info,
        .lp_sid = NULL,
        .num_base_entries = 1,
        .sid = &th4_b0_tnl_mpls_decap_trunk_l3_tunnel_single_sid,
    },
};
static const bcmptm_rm_hash_view_info_t th4_b0_tnl_mpls_decap_view_info[2] = {
    {
        .hit_info = NULL,
        .hw_dtype_field_info = NULL,
        .hw_ktype_field_info = &th4_b0_tnl_mpls_decap_mpls_entry_ktype_field_info,
        .lp_sid = NULL,
        .num_base_entries = 1,
        .sid = &th4_b0_tnl_mpls_decap_mpls_entry_sid,
    },
    {
        .hit_info = NULL,
        .hw_dtype_field_info = NULL,
        .hw_ktype_field_info = &th4_b0_tnl_mpls_decap_l3_tunnel_single_ktype_field_info,
        .lp_sid = NULL,
        .num_base_entries = 1,
        .sid = &th4_b0_tnl_mpls_decap_l3_tunnel_single_sid,
    },
};
static const bcmptm_rm_hash_view_info_t th4_b0_vfi_egr_adapt_port_grp_view_info[1] = {
    {
        .hit_info = NULL,
        .hw_dtype_field_info = NULL,
        .hw_ktype_field_info = &th4_b0_vfi_egr_adapt_port_grp_ktype_field_info,
        .lp_sid = NULL,
        .num_base_entries = 1,
        .sid = &th4_b0_vfi_egr_adapt_port_grp_sid,
    },
};
static const bcmptm_rm_hash_view_info_t th4_b0_vfi_ing_adapt_ovid_port_grp_view_info[1] = {
    {
        .hit_info = NULL,
        .hw_dtype_field_info = NULL,
        .hw_ktype_field_info = &th4_b0_vfi_ing_adapt_ovid_port_grp_ktype_field_info,
        .lp_sid = NULL,
        .num_base_entries = 1,
        .sid = &th4_b0_vfi_ing_adapt_ovid_port_grp_sid,
    },
};
static const lt_hash_dfield_format_t th4_b0_fp_em_entry_dfield_format[1] = {
    {
        .index_hw_entry_info = 0,
    },
};
static const lt_hash_dfield_format_t th4_b0_l2_vfi_fdb_cc_dfield_format[1] = {
    {
        .index_hw_entry_info = 0,
    },
};
static const lt_hash_dfield_format_t th4_b0_l2_vfi_fdb_dfield_format[1] = {
    {
        .index_hw_entry_info = 0,
    },
};
static const lt_hash_dfield_format_t th4_b0_port_svp_es_filtering_dfield_format[1] = {
    {
        .index_hw_entry_info = 0,
    },
};
static const lt_hash_dfield_format_t th4_b0_tnl_ipv4_decap_em_dfield_format[1] = {
    {
        .index_hw_entry_info = 1,
    },
};
static const lt_hash_dfield_format_t th4_b0_tnl_ipv6_decap_em_dfield_format[1] = {
    {
        .index_hw_entry_info = 2,
    },
};
static const lt_hash_dfield_format_t th4_b0_tnl_l2_vxlan_adapt_vfi_dfield_format[1] = {
    {
        .index_hw_entry_info = 0,
    },
};
static const lt_hash_dfield_format_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_dfield_format[1] = {
    {
        .index_hw_entry_info = 0,
    },
};
static const lt_hash_dfield_format_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_dfield_format[1] = {
    {
        .index_hw_entry_info = 1,
    },
};
static const lt_hash_dfield_format_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_dfield_format[1] = {
    {
        .index_hw_entry_info = 1,
    },
};
static const lt_hash_dfield_format_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_dfield_format[1] = {
    {
        .index_hw_entry_info = 1,
    },
};
static const lt_hash_dfield_format_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_dfield_format[1] = {
    {
        .index_hw_entry_info = 2,
    },
};
static const lt_hash_dfield_format_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_dfield_format[1] = {
    {
        .index_hw_entry_info = 0,
    },
};
static const lt_hash_dfield_format_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_dfield_format[1] = {
    {
        .index_hw_entry_info = 0,
    },
};
static const lt_hash_dfield_format_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_dfield_format[1] = {
    {
        .index_hw_entry_info = 0,
    },
};
static const lt_hash_dfield_format_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_dfield_format[1] = {
    {
        .index_hw_entry_info = 0,
    },
};
static const lt_hash_dfield_format_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_dfield_format[1] = {
    {
        .index_hw_entry_info = 0,
    },
};
static const lt_hash_dfield_format_t th4_b0_tnl_mpls_decap_dfield_format[1] = {
    {
        .index_hw_entry_info = 0,
    },
};
static const lt_hash_dfield_format_t th4_b0_tnl_mpls_decap_trunk_dfield_format[1] = {
    {
        .index_hw_entry_info = 0,
    },
};
static const lt_hash_dfield_format_t th4_b0_vfi_egr_adapt_port_grp_dfield_format[1] = {
    {
        .index_hw_entry_info = 0,
    },
};
static const lt_hash_dfield_format_t th4_b0_vfi_ing_adapt_ovid_port_grp_dfield_format[1] = {
    {
        .index_hw_entry_info = 0,
    },
};
static const lt_mreq_info_t th4_b0_fp_em_entry_lt_mreq_info = {
    .aggr_ekw_edw = 15,
    .dfield_format =     th4_b0_fp_em_entry_dfield_format,
    .dfield_format_count = 1,/* implicit length assignment */
    .hw_entry_info = NULL,
    .num_edw = 1,
    .num_ekw = 1,
    .pt_type = LT_PT_TYPE_FP_EM,
    .rm_more_info =     th4_b0_fp_em_entry_hash_enh_more_info,
    .rm_more_info_count = 1,/* implicit length assignment */
};
static const lt_mreq_info_t th4_b0_l2_vfi_fdb_cc_lt_mreq_info = {
    .aggr_ekw_edw = 4,
    .dfield_format =     th4_b0_l2_vfi_fdb_cc_dfield_format,
    .dfield_format_count = 1,/* implicit length assignment */
    .hw_entry_info = NULL,
    .num_edw = 1,
    .num_ekw = 1,
    .pt_type = LT_PT_TYPE_HASH,
    .rm_more_info =     th4_b0_l2_vfi_fdb_cc_hash_enh_more_info,
    .rm_more_info_count = 1,/* implicit length assignment */
};
static const lt_mreq_info_t th4_b0_l2_vfi_fdb_lt_mreq_info = {
    .aggr_ekw_edw = 4,
    .dfield_format =     th4_b0_l2_vfi_fdb_dfield_format,
    .dfield_format_count = 1,/* implicit length assignment */
    .hw_entry_info = NULL,
    .num_edw = 1,
    .num_ekw = 1,
    .pt_type = LT_PT_TYPE_HASH,
    .rm_more_info =     th4_b0_l2_vfi_fdb_hash_enh_more_info,
    .rm_more_info_count = 1,/* implicit length assignment */
};
static const lt_mreq_info_t th4_b0_port_svp_es_filtering_lt_mreq_info = {
    .aggr_ekw_edw = 4,
    .dfield_format =     th4_b0_port_svp_es_filtering_dfield_format,
    .dfield_format_count = 1,/* implicit length assignment */
    .hw_entry_info = NULL,
    .num_edw = 1,
    .num_ekw = 1,
    .pt_type = LT_PT_TYPE_HASH,
    .rm_more_info =     th4_b0_port_svp_es_filtering_hash_enh_more_info,
    .rm_more_info_count = 1,/* implicit length assignment */
};
static const lt_mreq_info_t th4_b0_tnl_ipv4_decap_em_lt_mreq_info = {
    .aggr_ekw_edw = 8,
    .dfield_format =     th4_b0_tnl_ipv4_decap_em_dfield_format,
    .dfield_format_count = 1,/* implicit length assignment */
    .hw_entry_info = NULL,
    .num_edw = 1,
    .num_ekw = 1,
    .pt_type = LT_PT_TYPE_HASH,
    .rm_more_info =     th4_b0_tnl_ipv4_decap_em_hash_enh_more_info,
    .rm_more_info_count = 1,/* implicit length assignment */
};
static const lt_mreq_info_t th4_b0_tnl_ipv6_decap_em_lt_mreq_info = {
    .aggr_ekw_edw = 15,
    .dfield_format =     th4_b0_tnl_ipv6_decap_em_dfield_format,
    .dfield_format_count = 1,/* implicit length assignment */
    .hw_entry_info = NULL,
    .num_edw = 1,
    .num_ekw = 1,
    .pt_type = LT_PT_TYPE_HASH,
    .rm_more_info =     th4_b0_tnl_ipv6_decap_em_hash_enh_more_info,
    .rm_more_info_count = 1,/* implicit length assignment */
};
static const lt_mreq_info_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_lt_mreq_info = {
    .aggr_ekw_edw = 4,
    .dfield_format =     th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_dfield_format,
    .dfield_format_count = 1,/* implicit length assignment */
    .hw_entry_info = NULL,
    .num_edw = 1,
    .num_ekw = 1,
    .pt_type = LT_PT_TYPE_HASH,
    .rm_more_info =     th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_hash_enh_more_info,
    .rm_more_info_count = 1,/* implicit length assignment */
};
static const lt_mreq_info_t th4_b0_tnl_l2_vxlan_adapt_vfi_lt_mreq_info = {
    .aggr_ekw_edw = 4,
    .dfield_format =     th4_b0_tnl_l2_vxlan_adapt_vfi_dfield_format,
    .dfield_format_count = 1,/* implicit length assignment */
    .hw_entry_info = NULL,
    .num_edw = 1,
    .num_ekw = 1,
    .pt_type = LT_PT_TYPE_HASH,
    .rm_more_info =     th4_b0_tnl_l2_vxlan_adapt_vfi_hash_enh_more_info,
    .rm_more_info_count = 1,/* implicit length assignment */
};
static const lt_mreq_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_lt_mreq_info = {
    .aggr_ekw_edw = 4,
    .dfield_format =     th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_dfield_format,
    .dfield_format_count = 1,/* implicit length assignment */
    .hw_entry_info = NULL,
    .num_edw = 1,
    .num_ekw = 1,
    .pt_type = LT_PT_TYPE_HASH,
    .rm_more_info =     th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_hash_enh_more_info,
    .rm_more_info_count = 1,/* implicit length assignment */
};
static const lt_mreq_info_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_lt_mreq_info = {
    .aggr_ekw_edw = 8,
    .dfield_format =     th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_dfield_format,
    .dfield_format_count = 1,/* implicit length assignment */
    .hw_entry_info = NULL,
    .num_edw = 1,
    .num_ekw = 1,
    .pt_type = LT_PT_TYPE_HASH,
    .rm_more_info =     th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_hash_enh_more_info,
    .rm_more_info_count = 1,/* implicit length assignment */
};
static const lt_mreq_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_lt_mreq_info = {
    .aggr_ekw_edw = 8,
    .dfield_format =     th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_dfield_format,
    .dfield_format_count = 1,/* implicit length assignment */
    .hw_entry_info = NULL,
    .num_edw = 1,
    .num_ekw = 1,
    .pt_type = LT_PT_TYPE_HASH,
    .rm_more_info =     th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_hash_enh_more_info,
    .rm_more_info_count = 1,/* implicit length assignment */
};
static const lt_mreq_info_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_lt_mreq_info = {
    .aggr_ekw_edw = 15,
    .dfield_format =     th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_dfield_format,
    .dfield_format_count = 1,/* implicit length assignment */
    .hw_entry_info = NULL,
    .num_edw = 1,
    .num_ekw = 1,
    .pt_type = LT_PT_TYPE_HASH,
    .rm_more_info =     th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_hash_enh_more_info,
    .rm_more_info_count = 1,/* implicit length assignment */
};
static const lt_mreq_info_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_lt_mreq_info = {
    .aggr_ekw_edw = 4,
    .dfield_format =     th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_dfield_format,
    .dfield_format_count = 1,/* implicit length assignment */
    .hw_entry_info = NULL,
    .num_edw = 1,
    .num_ekw = 1,
    .pt_type = LT_PT_TYPE_HASH,
    .rm_more_info =     th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_hash_enh_more_info,
    .rm_more_info_count = 1,/* implicit length assignment */
};
static const lt_mreq_info_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_lt_mreq_info = {
    .aggr_ekw_edw = 8,
    .dfield_format =     th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_dfield_format,
    .dfield_format_count = 1,/* implicit length assignment */
    .hw_entry_info = NULL,
    .num_edw = 1,
    .num_ekw = 1,
    .pt_type = LT_PT_TYPE_HASH,
    .rm_more_info =     th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_hash_enh_more_info,
    .rm_more_info_count = 1,/* implicit length assignment */
};
static const lt_mreq_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_lt_mreq_info = {
    .aggr_ekw_edw = 4,
    .dfield_format =     th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_dfield_format,
    .dfield_format_count = 1,/* implicit length assignment */
    .hw_entry_info = NULL,
    .num_edw = 1,
    .num_ekw = 1,
    .pt_type = LT_PT_TYPE_HASH,
    .rm_more_info =     th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_hash_enh_more_info,
    .rm_more_info_count = 1,/* implicit length assignment */
};
static const lt_mreq_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_lt_mreq_info = {
    .aggr_ekw_edw = 4,
    .dfield_format =     th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_dfield_format,
    .dfield_format_count = 1,/* implicit length assignment */
    .hw_entry_info = NULL,
    .num_edw = 1,
    .num_ekw = 1,
    .pt_type = LT_PT_TYPE_HASH,
    .rm_more_info =     th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_hash_enh_more_info,
    .rm_more_info_count = 1,/* implicit length assignment */
};
static const lt_mreq_info_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_lt_mreq_info = {
    .aggr_ekw_edw = 8,
    .dfield_format =     th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_dfield_format,
    .dfield_format_count = 1,/* implicit length assignment */
    .hw_entry_info = NULL,
    .num_edw = 1,
    .num_ekw = 1,
    .pt_type = LT_PT_TYPE_HASH,
    .rm_more_info =     th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_hash_enh_more_info,
    .rm_more_info_count = 1,/* implicit length assignment */
};
static const lt_mreq_info_t th4_b0_tnl_mpls_decap_lt_mreq_info = {
    .aggr_ekw_edw = 4,
    .dfield_format =     th4_b0_tnl_mpls_decap_dfield_format,
    .dfield_format_count = 1,/* implicit length assignment */
    .hw_entry_info = NULL,
    .num_edw = 1,
    .num_ekw = 1,
    .pt_type = LT_PT_TYPE_HASH_MPLS_DECAP,
    .rm_more_info =     th4_b0_tnl_mpls_decap_hash_enh_more_info,
    .rm_more_info_count = 1,/* implicit length assignment */
};
static const lt_mreq_info_t th4_b0_tnl_mpls_decap_trunk_lt_mreq_info = {
    .aggr_ekw_edw = 4,
    .dfield_format =     th4_b0_tnl_mpls_decap_trunk_dfield_format,
    .dfield_format_count = 1,/* implicit length assignment */
    .hw_entry_info = NULL,
    .num_edw = 1,
    .num_ekw = 1,
    .pt_type = LT_PT_TYPE_HASH_MPLS_DECAP,
    .rm_more_info =     th4_b0_tnl_mpls_decap_trunk_hash_enh_more_info,
    .rm_more_info_count = 1,/* implicit length assignment */
};
static const lt_mreq_info_t th4_b0_vfi_egr_adapt_port_grp_lt_mreq_info = {
    .aggr_ekw_edw = 4,
    .dfield_format =     th4_b0_vfi_egr_adapt_port_grp_dfield_format,
    .dfield_format_count = 1,/* implicit length assignment */
    .hw_entry_info = NULL,
    .num_edw = 1,
    .num_ekw = 1,
    .pt_type = LT_PT_TYPE_HASH,
    .rm_more_info =     th4_b0_vfi_egr_adapt_port_grp_hash_enh_more_info,
    .rm_more_info_count = 1,/* implicit length assignment */
};
static const lt_mreq_info_t th4_b0_vfi_ing_adapt_ovid_port_grp_lt_mreq_info = {
    .aggr_ekw_edw = 4,
    .dfield_format =     th4_b0_vfi_ing_adapt_ovid_port_grp_dfield_format,
    .dfield_format_count = 1,/* implicit length assignment */
    .hw_entry_info = NULL,
    .num_edw = 1,
    .num_ekw = 1,
    .pt_type = LT_PT_TYPE_HASH,
    .rm_more_info =     th4_b0_vfi_ing_adapt_ovid_port_grp_hash_enh_more_info,
    .rm_more_info_count = 1,/* implicit length assignment */
};
static const uint16_t th4_b0_fp_em_entry_mode128_2x_ktypefield_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_fp_em_entry_mode128_key_type_val = 0;
static const uint16_t th4_b0_fp_em_entry_mode128_key_width[2] = {
    117,
    13,
};
static const uint16_t th4_b0_fp_em_entry_mode128_start_bit[2] = {
    3,
    123,
};
static const uint16_t th4_b0_fp_em_entry_mode160_2x_ktypefield_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_fp_em_entry_mode160_key_type_val = 1;
static const uint16_t th4_b0_fp_em_entry_mode160_key_width[2] = {
    117,
    45,
};
static const uint16_t th4_b0_fp_em_entry_mode160_start_bit[2] = {
    3,
    123,
};
static const uint16_t th4_b0_fp_em_entry_mode320_4x_ktypefield_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_fp_em_entry_mode320_key_type_val = 2;
static const uint16_t th4_b0_fp_em_entry_mode320_key_width[3] = {
    117,
    117,
    88,
};
static const uint16_t th4_b0_fp_em_entry_mode320_start_bit[3] = {
    3,
    123,
    243,
};
static const uint16_t th4_b0_l2_vfi_fdb_cc_key_type_val = 1;
static const uint16_t th4_b0_l2_vfi_fdb_cc_key_width[1] = {
    28,
};
static const uint16_t th4_b0_l2_vfi_fdb_cc_kfield_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_l2_vfi_fdb_cc_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_l2_vfi_fdb_cc_uft_key_type_val = 1;
static const uint16_t th4_b0_l2_vfi_fdb_cc_uft_key_width[1] = {
    28,
};
static const uint16_t th4_b0_l2_vfi_fdb_cc_uft_kfield_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_l2_vfi_fdb_cc_uft_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_l2_vfi_fdb_key_type_val = 0;
static const uint16_t th4_b0_l2_vfi_fdb_key_width[1] = {
    64,
};
static const uint16_t th4_b0_l2_vfi_fdb_kfield_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_l2_vfi_fdb_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_l2_vfi_fdb_uft_key_type_val = 0;
static const uint16_t th4_b0_l2_vfi_fdb_uft_key_width[1] = {
    64,
};
static const uint16_t th4_b0_l2_vfi_fdb_uft_kfield_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_l2_vfi_fdb_uft_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_port_svp_es_filtering_key_type_val = 5;
static const uint16_t th4_b0_port_svp_es_filtering_key_width[1] = {
    16,
};
static const uint16_t th4_b0_port_svp_es_filtering_kfield_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_port_svp_es_filtering_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_ipv4_decap_em_1x_kfield_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_ipv4_decap_em_2x_kfield_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_ipv4_decap_em_4x_kfield_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_ipv4_decap_em_key_type_val = 1;
static const uint16_t th4_b0_tnl_ipv4_decap_em_key_width[1] = {
    76,
};
static const uint16_t th4_b0_tnl_ipv4_decap_em_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_ipv6_decap_em_1x_kfield_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_ipv6_decap_em_2x_kfield_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_ipv6_decap_em_4x_kfield_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_ipv6_decap_em_key_type_val = 2;
static const uint16_t th4_b0_tnl_ipv6_decap_em_key_width[3] = {
    117,
    117,
    84,
};
static const uint16_t th4_b0_tnl_ipv6_decap_em_start_bit[3] = {
    3,
    123,
    243,
};
static const uint16_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_key_type_val = 3;
static const uint16_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_key_width[1] = {
    32,
};
static const uint16_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_kfield_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_l2_vxlan_adapt_vfi_key_type_val = 2;
static const uint16_t th4_b0_tnl_l2_vxlan_adapt_vfi_key_width[1] = {
    16,
};
static const uint16_t th4_b0_tnl_l2_vxlan_adapt_vfi_kfield_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_l2_vxlan_adapt_vfi_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_1x_kfield_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_2x_kfield_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_4x_kfield_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_key_type_val = 3;
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_key_width[1] = {
    48,
};
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_1x_kfield_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_2x_kfield_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_4x_kfield_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_key_type_val = 5;
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_key_width[2] = {
    117,
    40,
};
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_start_bit[2] = {
    3,
    123,
};
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_1x_kfield_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_2x_kfield_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_4x_kfield_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_key_type_val = 4;
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_key_width[1] = {
    80,
};
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_1x_kfield_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_2x_kfield_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_4x_kfield_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_key_type_val = 6;
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_key_width[3] = {
    117,
    117,
    76,
};
static const uint16_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_start_bit[3] = {
    3,
    123,
    243,
};
static const uint16_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_key_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_key_type_val = 6;
static const uint16_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_key_width[1] = {
    48,
};
static const uint16_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_ktype_field_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_key_start_bit[2] = {
    3,
    123,
};
static const uint16_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_key_type_val = 7;
static const uint16_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_key_width[2] = {
    114,
    28,
};
static const uint16_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_ktype_field_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_key_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_key_type_val = 3;
static const uint16_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_key_width[1] = {
    40,
};
static const uint16_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_ktype_field_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_key_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_key_type_val = 4;
static const uint16_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_key_width[1] = {
    72,
};
static const uint16_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_ktype_field_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_key_start_bit[2] = {
    3,
    123,
};
static const uint16_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_key_type_val = 5;
static const uint16_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_key_width[2] = {
    117,
    56,
};
static const uint16_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_ktype_field_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_mpls_decap_l3_tunnel_single_entry_key_type_val = 0;
static const uint16_t th4_b0_tnl_mpls_decap_l3_tunnel_single_key_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_mpls_decap_l3_tunnel_single_key_width[1] = {
    36,
};
static const uint16_t th4_b0_tnl_mpls_decap_l3_tunnel_single_ktype_field_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_mpls_decap_mpls_entry_key_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_mpls_decap_mpls_entry_key_type_val = 0;
static const uint16_t th4_b0_tnl_mpls_decap_mpls_entry_key_width[1] = {
    36,
};
static const uint16_t th4_b0_tnl_mpls_decap_mpls_entry_ktype_field_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_mpls_decap_trunk_l3_tunnel_single_entry_key_type_val = 0;
static const uint16_t th4_b0_tnl_mpls_decap_trunk_l3_tunnel_single_key_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_mpls_decap_trunk_l3_tunnel_single_key_width[1] = {
    36,
};
static const uint16_t th4_b0_tnl_mpls_decap_trunk_l3_tunnel_single_ktype_field_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_mpls_decap_trunk_mpls_entry_key_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_tnl_mpls_decap_trunk_mpls_entry_key_type_val = 0;
static const uint16_t th4_b0_tnl_mpls_decap_trunk_mpls_entry_key_width[1] = {
    36,
};
static const uint16_t th4_b0_tnl_mpls_decap_trunk_mpls_entry_ktype_field_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_vfi_egr_adapt_port_grp_key_type_val = 4;
static const uint16_t th4_b0_vfi_egr_adapt_port_grp_key_width[1] = {
    28,
};
static const uint16_t th4_b0_vfi_egr_adapt_port_grp_kfield_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_vfi_egr_adapt_port_grp_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_vfi_ing_adapt_ovid_port_grp_key_type_val = 8;
static const uint16_t th4_b0_vfi_ing_adapt_ovid_port_grp_key_width[1] = {
    28,
};
static const uint16_t th4_b0_vfi_ing_adapt_ovid_port_grp_kfield_start_bit[1] = {
    3,
};
static const uint16_t th4_b0_vfi_ing_adapt_ovid_port_grp_start_bit[1] = {
    3,
};
static const uint8_t th4_b0_fp_em_entry_mode128_valid_view_index[1] = {
    0,
};
static const uint8_t th4_b0_fp_em_entry_mode160_valid_view_index[1] = {
    0,
};
static const uint8_t th4_b0_fp_em_entry_mode320_valid_view_index[1] = {
    1,
};
static const uint8_t th4_b0_l2_vfi_fdb_cc_uft_valid_view_index[1] = {
    0,
};
static const uint8_t th4_b0_l2_vfi_fdb_cc_valid_view_index[1] = {
    0,
};
static const uint8_t th4_b0_l2_vfi_fdb_uft_valid_view_index[1] = {
    0,
};
static const uint8_t th4_b0_l2_vfi_fdb_valid_view_index[1] = {
    0,
};
static const uint8_t th4_b0_port_svp_es_filtering_valid_view_index[1] = {
    0,
};
static const uint8_t th4_b0_tnl_ipv4_decap_em_valid_view_index[1] = {
    0,
};
static const uint8_t th4_b0_tnl_ipv6_decap_em_valid_view_index[1] = {
    0,
};
static const uint8_t th4_b0_tnl_l2_vxlan_adapt_vfi_dvp_grp_valid_view_index[1] = {
    0,
};
static const uint8_t th4_b0_tnl_l2_vxlan_adapt_vfi_valid_view_index[1] = {
    0,
};
static const uint8_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv4_em_valid_view_index[1] = {
    0,
};
static const uint8_t th4_b0_tnl_l2_vxlan_decap_ovid_dst_ipv6_em_valid_view_index[1] = {
    0,
};
static const uint8_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv4_em_valid_view_index[1] = {
    0,
};
static const uint8_t th4_b0_tnl_l2_vxlan_decap_ovid_ipv6_em_valid_view_index[1] = {
    0,
};
static const uint8_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv4_valid_view_index[1] = {
    0,
};
static const uint8_t th4_b0_tnl_l2_vxlan_decap_svp_assignment_ovid_src_ipv6_valid_view_index[1] = {
    0,
};
static const uint8_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv4_valid_view_index[1] = {
    0,
};
static const uint8_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_src_ipv6_valid_view_index[1] = {
    0,
};
static const uint8_t th4_b0_tnl_l2_vxlan_decap_vfi_assignment_ovid_vnid_valid_view_index[1] = {
    0,
};
static const uint8_t th4_b0_tnl_mpls_decap_l3_tnl_valid_view_index[1] = {
    1,
};
static const uint8_t th4_b0_tnl_mpls_decap_mpls_valid_view_index[1] = {
    0,
};
static const uint8_t th4_b0_tnl_mpls_decap_trunk_l3_tnl_valid_view_index[1] = {
    1,
};
static const uint8_t th4_b0_tnl_mpls_decap_trunk_mpls_valid_view_index[1] = {
    0,
};
static const uint8_t th4_b0_vfi_egr_adapt_port_grp_valid_view_index[1] = {
    0,
};
static const uint8_t th4_b0_vfi_ing_adapt_ovid_port_grp_valid_view_index[1] = {
    0,
};

