INFO: [VRFC 10-163] Analyzing VHDL file "Z:/ee26/lab2/lab2/lab2.srcs/sim_1/new/parallel_16bit_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity parallel_16bit_test
