{
  "module_name": "i2o-dev.h",
  "hash_id": "82d3f5e99dbee1f449d392efbb2f50978a40bcc8c96fda6f99c1e55f89dfeb69",
  "original_prompt": "Ingested from linux-6.6.14/include/uapi/linux/i2o-dev.h",
  "human_readable_source": " \n \n\n#ifndef _I2O_DEV_H\n#define _I2O_DEV_H\n\n \n#define MAX_I2O_CONTROLLERS\t32\n\n#include <linux/ioctl.h>\n#include <linux/types.h>\n\n \n#define I2O_MAGIC_NUMBER\t'i'\n#define I2OGETIOPS\t\t_IOR(I2O_MAGIC_NUMBER,0,__u8[MAX_I2O_CONTROLLERS])\n#define I2OHRTGET\t\t_IOWR(I2O_MAGIC_NUMBER,1,struct i2o_cmd_hrtlct)\n#define I2OLCTGET\t\t_IOWR(I2O_MAGIC_NUMBER,2,struct i2o_cmd_hrtlct)\n#define I2OPARMSET\t\t_IOWR(I2O_MAGIC_NUMBER,3,struct i2o_cmd_psetget)\n#define I2OPARMGET\t\t_IOWR(I2O_MAGIC_NUMBER,4,struct i2o_cmd_psetget)\n#define I2OSWDL \t\t_IOWR(I2O_MAGIC_NUMBER,5,struct i2o_sw_xfer)\n#define I2OSWUL \t\t_IOWR(I2O_MAGIC_NUMBER,6,struct i2o_sw_xfer)\n#define I2OSWDEL\t\t_IOWR(I2O_MAGIC_NUMBER,7,struct i2o_sw_xfer)\n#define I2OVALIDATE\t\t_IOR(I2O_MAGIC_NUMBER,8,__u32)\n#define I2OHTML \t\t_IOWR(I2O_MAGIC_NUMBER,9,struct i2o_html)\n#define I2OEVTREG\t\t_IOW(I2O_MAGIC_NUMBER,10,struct i2o_evt_id)\n#define I2OEVTGET\t\t_IOR(I2O_MAGIC_NUMBER,11,struct i2o_evt_info)\n#define I2OPASSTHRU\t\t_IOR(I2O_MAGIC_NUMBER,12,struct i2o_cmd_passthru)\n#define I2OPASSTHRU32\t\t_IOR(I2O_MAGIC_NUMBER,12,struct i2o_cmd_passthru32)\n\nstruct i2o_cmd_passthru32 {\n\tunsigned int iop;\t \n\t__u32 msg;\t\t \n};\n\nstruct i2o_cmd_passthru {\n\tunsigned int iop;\t \n\tvoid __user *msg;\t \n};\n\nstruct i2o_cmd_hrtlct {\n\tunsigned int iop;\t \n\tvoid __user *resbuf;\t \n\tunsigned int __user *reslen;\t \n};\n\nstruct i2o_cmd_psetget {\n\tunsigned int iop;\t \n\tunsigned int tid;\t \n\tvoid __user *opbuf;\t \n\tunsigned int oplen;\t \n\tvoid __user *resbuf;\t \n\tunsigned int __user *reslen;\t \n};\n\nstruct i2o_sw_xfer {\n\tunsigned int iop;\t \n\tunsigned char flags;\t \n\tunsigned char sw_type;\t \n\tunsigned int sw_id;\t \n\tvoid __user *buf;\t \n\tunsigned int __user *swlen;\t \n\tunsigned int __user *maxfrag;\t \n\tunsigned int __user *curfrag;\t \n};\n\nstruct i2o_html {\n\tunsigned int iop;\t \n\tunsigned int tid;\t \n\tunsigned int page;\t \n\tvoid __user *resbuf;\t \n\tunsigned int __user *reslen;\t \n\tvoid __user *qbuf;\t \n\tunsigned int qlen;\t \n};\n\n#define I2O_EVT_Q_LEN 32\n\nstruct i2o_evt_id {\n\tunsigned int iop;\n\tunsigned int tid;\n\tunsigned int evt_mask;\n};\n\n \n#define I2O_EVT_DATA_SIZE 88\n\nstruct i2o_evt_info {\n\tstruct i2o_evt_id id;\n\tunsigned char evt_data[I2O_EVT_DATA_SIZE];\n\tunsigned int data_size;\n};\n\nstruct i2o_evt_get {\n\tstruct i2o_evt_info info;\n\tint pending;\n\tint lost;\n};\n\ntypedef struct i2o_sg_io_hdr {\n\tunsigned int flags;\t \n} i2o_sg_io_hdr_t;\n\n \n#define I2O_BUS_LOCAL\t0\n#define I2O_BUS_ISA\t1\n#define I2O_BUS_EISA\t2\n \n#define I2O_BUS_PCI\t4\n#define I2O_BUS_PCMCIA\t5\n#define I2O_BUS_NUBUS\t6\n#define I2O_BUS_CARDBUS 7\n#define I2O_BUS_UNKNOWN 0x80\n\ntypedef struct _i2o_pci_bus {\n\t__u8 PciFunctionNumber;\n\t__u8 PciDeviceNumber;\n\t__u8 PciBusNumber;\n\t__u8 reserved;\n\t__u16 PciVendorID;\n\t__u16 PciDeviceID;\n} i2o_pci_bus;\n\ntypedef struct _i2o_local_bus {\n\t__u16 LbBaseIOPort;\n\t__u16 reserved;\n\t__u32 LbBaseMemoryAddress;\n} i2o_local_bus;\n\ntypedef struct _i2o_isa_bus {\n\t__u16 IsaBaseIOPort;\n\t__u8 CSN;\n\t__u8 reserved;\n\t__u32 IsaBaseMemoryAddress;\n} i2o_isa_bus;\n\ntypedef struct _i2o_eisa_bus_info {\n\t__u16 EisaBaseIOPort;\n\t__u8 reserved;\n\t__u8 EisaSlotNumber;\n\t__u32 EisaBaseMemoryAddress;\n} i2o_eisa_bus;\n\ntypedef struct _i2o_mca_bus {\n\t__u16 McaBaseIOPort;\n\t__u8 reserved;\n\t__u8 McaSlotNumber;\n\t__u32 McaBaseMemoryAddress;\n} i2o_mca_bus;\n\ntypedef struct _i2o_other_bus {\n\t__u16 BaseIOPort;\n\t__u16 reserved;\n\t__u32 BaseMemoryAddress;\n} i2o_other_bus;\n\ntypedef struct _i2o_hrt_entry {\n\t__u32 adapter_id;\n\t__u32 parent_tid:12;\n\t__u32 state:4;\n\t__u32 bus_num:8;\n\t__u32 bus_type:8;\n\tunion {\n\t\ti2o_pci_bus pci_bus;\n\t\ti2o_local_bus local_bus;\n\t\ti2o_isa_bus isa_bus;\n\t\ti2o_eisa_bus eisa_bus;\n\t\ti2o_mca_bus mca_bus;\n\t\ti2o_other_bus other_bus;\n\t} bus;\n} i2o_hrt_entry;\n\ntypedef struct _i2o_hrt {\n\t__u16 num_entries;\n\t__u8 entry_len;\n\t__u8 hrt_version;\n\t__u32 change_ind;\n\ti2o_hrt_entry hrt_entry[1];\n} i2o_hrt;\n\ntypedef struct _i2o_lct_entry {\n\t__u32 entry_size:16;\n\t__u32 tid:12;\n\t__u32 reserved:4;\n\t__u32 change_ind;\n\t__u32 device_flags;\n\t__u32 class_id:12;\n\t__u32 version:4;\n\t__u32 vendor_id:16;\n\t__u32 sub_class;\n\t__u32 user_tid:12;\n\t__u32 parent_tid:12;\n\t__u32 bios_info:8;\n\t__u8 identity_tag[8];\n\t__u32 event_capabilities;\n} i2o_lct_entry;\n\ntypedef struct _i2o_lct {\n\t__u32 table_size:16;\n\t__u32 boot_tid:12;\n\t__u32 lct_ver:4;\n\t__u32 iop_flags;\n\t__u32 change_ind;\n\ti2o_lct_entry lct_entry[1];\n} i2o_lct;\n\ntypedef struct _i2o_status_block {\n\t__u16 org_id;\n\t__u16 reserved;\n\t__u16 iop_id:12;\n\t__u16 reserved1:4;\n\t__u16 host_unit_id;\n\t__u16 segment_number:12;\n\t__u16 i2o_version:4;\n\t__u8 iop_state;\n\t__u8 msg_type;\n\t__u16 inbound_frame_size;\n\t__u8 init_code;\n\t__u8 reserved2;\n\t__u32 max_inbound_frames;\n\t__u32 cur_inbound_frames;\n\t__u32 max_outbound_frames;\n\tchar product_id[24];\n\t__u32 expected_lct_size;\n\t__u32 iop_capabilities;\n\t__u32 desired_mem_size;\n\t__u32 current_mem_size;\n\t__u32 current_mem_base;\n\t__u32 desired_io_size;\n\t__u32 current_io_size;\n\t__u32 current_io_base;\n\t__u32 reserved3:24;\n\t__u32 cmd_status:8;\n} i2o_status_block;\n\n \n#define I2O_EVT_IND_STATE_CHANGE\t\t0x80000000\n#define I2O_EVT_IND_GENERAL_WARNING\t\t0x40000000\n#define I2O_EVT_IND_CONFIGURATION_FLAG\t\t0x20000000\n#define I2O_EVT_IND_LOCK_RELEASE\t\t0x10000000\n#define I2O_EVT_IND_CAPABILITY_CHANGE\t\t0x08000000\n#define I2O_EVT_IND_DEVICE_RESET\t\t0x04000000\n#define I2O_EVT_IND_EVT_MASK_MODIFIED\t\t0x02000000\n#define I2O_EVT_IND_FIELD_MODIFIED\t\t0x01000000\n#define I2O_EVT_IND_VENDOR_EVT\t\t\t0x00800000\n#define I2O_EVT_IND_DEVICE_STATE\t\t0x00400000\n\n \n#define I2O_EVT_IND_EXEC_RESOURCE_LIMITS\t0x00000001\n#define I2O_EVT_IND_EXEC_CONNECTION_FAIL\t0x00000002\n#define I2O_EVT_IND_EXEC_ADAPTER_FAULT\t\t0x00000004\n#define I2O_EVT_IND_EXEC_POWER_FAIL\t\t0x00000008\n#define I2O_EVT_IND_EXEC_RESET_PENDING\t\t0x00000010\n#define I2O_EVT_IND_EXEC_RESET_IMMINENT \t0x00000020\n#define I2O_EVT_IND_EXEC_HW_FAIL\t\t0x00000040\n#define I2O_EVT_IND_EXEC_XCT_CHANGE\t\t0x00000080\n#define I2O_EVT_IND_EXEC_NEW_LCT_ENTRY\t\t0x00000100\n#define I2O_EVT_IND_EXEC_MODIFIED_LCT\t\t0x00000200\n#define I2O_EVT_IND_EXEC_DDM_AVAILABILITY\t0x00000400\n\n \n#define I2O_EVT_IND_BSA_VOLUME_LOAD\t\t0x00000001\n#define I2O_EVT_IND_BSA_VOLUME_UNLOAD\t\t0x00000002\n#define I2O_EVT_IND_BSA_VOLUME_UNLOAD_REQ\t0x00000004\n#define I2O_EVT_IND_BSA_CAPACITY_CHANGE \t0x00000008\n#define I2O_EVT_IND_BSA_SCSI_SMART\t\t0x00000010\n\n \n#define I2O_EVT_STATE_CHANGE_NORMAL\t\t0x00\n#define I2O_EVT_STATE_CHANGE_SUSPENDED\t\t0x01\n#define I2O_EVT_STATE_CHANGE_RESTART\t\t0x02\n#define I2O_EVT_STATE_CHANGE_NA_RECOVER \t0x03\n#define I2O_EVT_STATE_CHANGE_NA_NO_RECOVER\t0x04\n#define I2O_EVT_STATE_CHANGE_QUIESCE_REQUEST\t0x05\n#define I2O_EVT_STATE_CHANGE_FAILED\t\t0x10\n#define I2O_EVT_STATE_CHANGE_FAULTED\t\t0x11\n\n#define I2O_EVT_GEN_WARNING_NORMAL\t\t0x00\n#define I2O_EVT_GEN_WARNING_ERROR_THRESHOLD\t0x01\n#define I2O_EVT_GEN_WARNING_MEDIA_FAULT \t0x02\n\n#define I2O_EVT_CAPABILITY_OTHER\t\t0x01\n#define I2O_EVT_CAPABILITY_CHANGED\t\t0x02\n\n#define I2O_EVT_SENSOR_STATE_CHANGED\t\t0x01\n\n \n\n \n#define I2O_CLASS_VERSION_10\t\t\t0x00\n#define I2O_CLASS_VERSION_11\t\t\t0x01\n\n \n\n#define I2O_CLASS_EXECUTIVE\t\t\t0x000\n#define I2O_CLASS_DDM\t\t\t\t0x001\n#define I2O_CLASS_RANDOM_BLOCK_STORAGE\t\t0x010\n#define I2O_CLASS_SEQUENTIAL_STORAGE\t\t0x011\n#define I2O_CLASS_LAN\t\t\t\t0x020\n#define I2O_CLASS_WAN\t\t\t\t0x030\n#define I2O_CLASS_FIBRE_CHANNEL_PORT\t\t0x040\n#define I2O_CLASS_FIBRE_CHANNEL_PERIPHERAL\t0x041\n#define I2O_CLASS_SCSI_PERIPHERAL\t\t0x051\n#define I2O_CLASS_ATE_PORT\t\t\t0x060\n#define I2O_CLASS_ATE_PERIPHERAL\t\t0x061\n#define I2O_CLASS_FLOPPY_CONTROLLER\t\t0x070\n#define I2O_CLASS_FLOPPY_DEVICE \t\t0x071\n#define I2O_CLASS_BUS_ADAPTER\t\t\t0x080\n#define I2O_CLASS_PEER_TRANSPORT_AGENT\t\t0x090\n#define I2O_CLASS_PEER_TRANSPORT\t\t0x091\n#define\tI2O_CLASS_END\t\t\t\t0xfff\n\n \n\n#define I2O_CLASS_MATCH_ANYCLASS\t\t0xffffffff\n\n \n\n#define I2O_SUBCLASS_i960\t\t\t0x001\n#define I2O_SUBCLASS_HDM\t\t\t0x020\n#define I2O_SUBCLASS_ISM\t\t\t0x021\n\n \n\n#define I2O_PARAMS_FIELD_GET\t\t\t0x0001\n#define I2O_PARAMS_LIST_GET\t\t\t0x0002\n#define I2O_PARAMS_MORE_GET\t\t\t0x0003\n#define I2O_PARAMS_SIZE_GET\t\t\t0x0004\n#define I2O_PARAMS_TABLE_GET\t\t\t0x0005\n#define I2O_PARAMS_FIELD_SET\t\t\t0x0006\n#define I2O_PARAMS_LIST_SET\t\t\t0x0007\n#define I2O_PARAMS_ROW_ADD\t\t\t0x0008\n#define I2O_PARAMS_ROW_DELETE\t\t\t0x0009\n#define I2O_PARAMS_TABLE_CLEAR\t\t\t0x000A\n\n \n\n#define I2O_SNFORMAT_UNKNOWN\t\t\t0\n#define I2O_SNFORMAT_BINARY\t\t\t1\n#define I2O_SNFORMAT_ASCII\t\t\t2\n#define I2O_SNFORMAT_UNICODE\t\t\t3\n#define I2O_SNFORMAT_LAN48_MAC\t\t\t4\n#define I2O_SNFORMAT_WAN\t\t\t5\n\n \n\n#define I2O_SNFORMAT_LAN64_MAC\t\t\t6\n#define I2O_SNFORMAT_DDM\t\t\t7\n#define I2O_SNFORMAT_IEEE_REG64 \t\t8\n#define I2O_SNFORMAT_IEEE_REG128\t\t9\n#define I2O_SNFORMAT_UNKNOWN2\t\t\t0xff\n\n \n\n#define ADAPTER_STATE_INITIALIZING\t\t0x01\n#define ADAPTER_STATE_RESET\t\t\t0x02\n#define ADAPTER_STATE_HOLD\t\t\t0x04\n#define ADAPTER_STATE_READY\t\t\t0x05\n#define ADAPTER_STATE_OPERATIONAL\t\t0x08\n#define ADAPTER_STATE_FAILED\t\t\t0x10\n#define ADAPTER_STATE_FAULTED\t\t\t0x11\n\n \n#define I2O_SOFTWARE_MODULE_IRTOS\t\t0x11\n#define I2O_SOFTWARE_MODULE_IOP_PRIVATE\t\t0x22\n#define I2O_SOFTWARE_MODULE_IOP_CONFIG\t\t0x23\n\n \n#define I2O_VENDOR_DPT\t\t\t\t0x001b\n\n \n#define I2O_DPT_SG_FLAG_INTERPRET\t\t0x00010000\n#define I2O_DPT_SG_FLAG_PHYSICAL\t\t0x00020000\n\n#define I2O_DPT_FLASH_FRAG_SIZE\t\t\t0x10000\n#define I2O_DPT_FLASH_READ\t\t\t0x0101\n#define I2O_DPT_FLASH_WRITE\t\t\t0x0102\n\n#endif\t\t\t\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}