\hypertarget{struct_s_d_i_o___init_type_def}{}\section{S\+D\+I\+O\+\_\+\+Init\+Type\+Def Struct Reference}
\label{struct_s_d_i_o___init_type_def}\index{S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}}


{\ttfamily \#include $<$stm32f10x\+\_\+sdio.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_s_d_i_o___init_type_def_a3252c846b68988b8ae70ca0d40030a52}{S\+D\+I\+O\+\_\+\+Clock\+Edge}
\item 
uint32\+\_\+t \hyperlink{struct_s_d_i_o___init_type_def_a6a06a65a5630b21da261f46125cb20b1}{S\+D\+I\+O\+\_\+\+Clock\+Bypass}
\item 
uint32\+\_\+t \hyperlink{struct_s_d_i_o___init_type_def_ac236cc5a376a65b9de64a31dab816364}{S\+D\+I\+O\+\_\+\+Clock\+Power\+Save}
\item 
uint32\+\_\+t \hyperlink{struct_s_d_i_o___init_type_def_a0540529f615c2b29933b442bc326f0a7}{S\+D\+I\+O\+\_\+\+Bus\+Wide}
\item 
uint32\+\_\+t \hyperlink{struct_s_d_i_o___init_type_def_a5f57f8aca913de9aed47ef708c05f34f}{S\+D\+I\+O\+\_\+\+Hardware\+Flow\+Control}
\item 
uint8\+\_\+t \hyperlink{struct_s_d_i_o___init_type_def_a4166ee534e6cf8ac2c6a6a03bec45b06}{S\+D\+I\+O\+\_\+\+Clock\+Div}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


Definition at line 52 of file stm32f10x\+\_\+sdio.\+h.



\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_s_d_i_o___init_type_def_a0540529f615c2b29933b442bc326f0a7}\label{struct_s_d_i_o___init_type_def_a0540529f615c2b29933b442bc326f0a7}} 
\index{S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}!S\+D\+I\+O\+\_\+\+Bus\+Wide@{S\+D\+I\+O\+\_\+\+Bus\+Wide}}
\index{S\+D\+I\+O\+\_\+\+Bus\+Wide@{S\+D\+I\+O\+\_\+\+Bus\+Wide}!S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{S\+D\+I\+O\+\_\+\+Bus\+Wide}{SDIO\_BusWide}}
{\footnotesize\ttfamily uint32\+\_\+t S\+D\+I\+O\+\_\+\+Init\+Type\+Def\+::\+S\+D\+I\+O\+\_\+\+Bus\+Wide}

Specifies the S\+D\+IO bus width. This parameter can be a value of \hyperlink{group___s_d_i_o___bus___wide}{S\+D\+I\+O\+\_\+\+Bus\+\_\+\+Wide} 

Definition at line 65 of file stm32f10x\+\_\+sdio.\+h.

\mbox{\Hypertarget{struct_s_d_i_o___init_type_def_a6a06a65a5630b21da261f46125cb20b1}\label{struct_s_d_i_o___init_type_def_a6a06a65a5630b21da261f46125cb20b1}} 
\index{S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}!S\+D\+I\+O\+\_\+\+Clock\+Bypass@{S\+D\+I\+O\+\_\+\+Clock\+Bypass}}
\index{S\+D\+I\+O\+\_\+\+Clock\+Bypass@{S\+D\+I\+O\+\_\+\+Clock\+Bypass}!S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{S\+D\+I\+O\+\_\+\+Clock\+Bypass}{SDIO\_ClockBypass}}
{\footnotesize\ttfamily uint32\+\_\+t S\+D\+I\+O\+\_\+\+Init\+Type\+Def\+::\+S\+D\+I\+O\+\_\+\+Clock\+Bypass}

Specifies whether the S\+D\+IO Clock divider bypass is enabled or disabled. This parameter can be a value of \hyperlink{group___s_d_i_o___clock___bypass}{S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Bypass} 

Definition at line 57 of file stm32f10x\+\_\+sdio.\+h.

\mbox{\Hypertarget{struct_s_d_i_o___init_type_def_a4166ee534e6cf8ac2c6a6a03bec45b06}\label{struct_s_d_i_o___init_type_def_a4166ee534e6cf8ac2c6a6a03bec45b06}} 
\index{S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}!S\+D\+I\+O\+\_\+\+Clock\+Div@{S\+D\+I\+O\+\_\+\+Clock\+Div}}
\index{S\+D\+I\+O\+\_\+\+Clock\+Div@{S\+D\+I\+O\+\_\+\+Clock\+Div}!S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{S\+D\+I\+O\+\_\+\+Clock\+Div}{SDIO\_ClockDiv}}
{\footnotesize\ttfamily uint8\+\_\+t S\+D\+I\+O\+\_\+\+Init\+Type\+Def\+::\+S\+D\+I\+O\+\_\+\+Clock\+Div}

Specifies the clock frequency of the S\+D\+IO controller. This parameter can be a value between 0x00 and 0x\+FF. 

Definition at line 71 of file stm32f10x\+\_\+sdio.\+h.

\mbox{\Hypertarget{struct_s_d_i_o___init_type_def_a3252c846b68988b8ae70ca0d40030a52}\label{struct_s_d_i_o___init_type_def_a3252c846b68988b8ae70ca0d40030a52}} 
\index{S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}!S\+D\+I\+O\+\_\+\+Clock\+Edge@{S\+D\+I\+O\+\_\+\+Clock\+Edge}}
\index{S\+D\+I\+O\+\_\+\+Clock\+Edge@{S\+D\+I\+O\+\_\+\+Clock\+Edge}!S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{S\+D\+I\+O\+\_\+\+Clock\+Edge}{SDIO\_ClockEdge}}
{\footnotesize\ttfamily uint32\+\_\+t S\+D\+I\+O\+\_\+\+Init\+Type\+Def\+::\+S\+D\+I\+O\+\_\+\+Clock\+Edge}

Specifies the clock transition on which the bit capture is made. This parameter can be a value of \hyperlink{group___s_d_i_o___clock___edge}{S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Edge} 

Definition at line 54 of file stm32f10x\+\_\+sdio.\+h.

\mbox{\Hypertarget{struct_s_d_i_o___init_type_def_ac236cc5a376a65b9de64a31dab816364}\label{struct_s_d_i_o___init_type_def_ac236cc5a376a65b9de64a31dab816364}} 
\index{S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}!S\+D\+I\+O\+\_\+\+Clock\+Power\+Save@{S\+D\+I\+O\+\_\+\+Clock\+Power\+Save}}
\index{S\+D\+I\+O\+\_\+\+Clock\+Power\+Save@{S\+D\+I\+O\+\_\+\+Clock\+Power\+Save}!S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{S\+D\+I\+O\+\_\+\+Clock\+Power\+Save}{SDIO\_ClockPowerSave}}
{\footnotesize\ttfamily uint32\+\_\+t S\+D\+I\+O\+\_\+\+Init\+Type\+Def\+::\+S\+D\+I\+O\+\_\+\+Clock\+Power\+Save}

Specifies whether S\+D\+IO Clock output is enabled or disabled when the bus is idle. This parameter can be a value of \hyperlink{group___s_d_i_o___clock___power___save}{S\+D\+I\+O\+\_\+\+Clock\+\_\+\+Power\+\_\+\+Save} 

Definition at line 61 of file stm32f10x\+\_\+sdio.\+h.

\mbox{\Hypertarget{struct_s_d_i_o___init_type_def_a5f57f8aca913de9aed47ef708c05f34f}\label{struct_s_d_i_o___init_type_def_a5f57f8aca913de9aed47ef708c05f34f}} 
\index{S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}!S\+D\+I\+O\+\_\+\+Hardware\+Flow\+Control@{S\+D\+I\+O\+\_\+\+Hardware\+Flow\+Control}}
\index{S\+D\+I\+O\+\_\+\+Hardware\+Flow\+Control@{S\+D\+I\+O\+\_\+\+Hardware\+Flow\+Control}!S\+D\+I\+O\+\_\+\+Init\+Type\+Def@{S\+D\+I\+O\+\_\+\+Init\+Type\+Def}}
\subsubsection{\texorpdfstring{S\+D\+I\+O\+\_\+\+Hardware\+Flow\+Control}{SDIO\_HardwareFlowControl}}
{\footnotesize\ttfamily uint32\+\_\+t S\+D\+I\+O\+\_\+\+Init\+Type\+Def\+::\+S\+D\+I\+O\+\_\+\+Hardware\+Flow\+Control}

Specifies whether the S\+D\+IO hardware flow control is enabled or disabled. This parameter can be a value of \hyperlink{group___s_d_i_o___hardware___flow___control}{S\+D\+I\+O\+\_\+\+Hardware\+\_\+\+Flow\+\_\+\+Control} 

Definition at line 68 of file stm32f10x\+\_\+sdio.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/anilj/\+Desktop/cmsis/sorc/system/include/stm32f1-\/stdperiph/\hyperlink{stm32f10x__sdio_8h}{stm32f10x\+\_\+sdio.\+h}\end{DoxyCompactItemize}
