Array size: 14 x 14 logic blocks.

Routing:

Net 0 (dummy2)

SOURCE (9,1)  Class: 1  
  OPIN (9,1)  Pin: 16  
 CHANY (8,1)  Track: 16  
 CHANX (9,0)  Track: 16  
 CHANX (10,0)  Track: 16  
  IPIN (10,0)  Pad: 3  
  SINK (10,0)  Pad: 3  


Net 1 (dummy1)

SOURCE (10,0)  Pad: 1  
  OPIN (10,0)  Pad: 1  
 CHANX (10,0)  Track: 15  
 CHANY (9,1)  Track: 15  
  IPIN (9,1)  Pin: 14  
  SINK (9,1)  Class: 0  


Net 2 (net2_1)

SOURCE (9,0)  Pad: 4  
  OPIN (9,0)  Pad: 4  
 CHANX (9,0)  Track: 14  
 CHANX (8,0)  Track: 14  
 CHANY (7,1)  Track: 14  
  IPIN (7,1)  Pin: 6  
  SINK (7,1)  Class: 6  


Net 3 (net1_1)

SOURCE (7,1)  Class: 18  
  OPIN (7,1)  Pin: 18  
 CHANY (7,1)  Track: 15  
 CHANX (8,0)  Track: 15  
 CHANX (9,0)  Track: 15  
  IPIN (9,0)  Pad: 0  
  SINK (9,0)  Pad: 0  


Net 4 (vdd): global net connecting:

Block vdd (#5) at (12, 0), Pin class 10.
Block net1_1 (#3) at (7, 1), Pin class 25.
