processSpaceFifo

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000320                       # Number of seconds simulated
sim_ticks                                   319848000                       # Number of ticks simulated
final_tick                                  319848000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 229599                       # Simulator instruction rate (inst/s)
host_op_rate                                   229560                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             6140767193                       # Simulator tick rate (ticks/s)
host_mem_usage                                6707348                       # Number of bytes of host memory used
host_seconds                                     0.05                       # Real time elapsed on the host
sim_insts                                       11955                       # Number of instructions simulated
sim_ops                                         11955                       # Number of ops (including micro ops) simulated



system.cache.pwrStateResidencyTicks::UNDEFINED    319848000                       # Cumulative time (in ticks) in various power states
system.cache.hits                                6276                       # Number of hits
system.cache.misses                             10427                       # Number of misses
system.cache.missLatency::samples               10427                       # Ticks for misses to the cache
system.cache.missLatency::mean           29073.079505                       # Ticks for misses to the cache
system.cache.missLatency::gmean          26677.791373                       # Ticks for misses to the cache
system.cache.missLatency::stdev          18798.808366                       # Ticks for misses to the cache
system.cache.missLatency::0-65535               10087     96.74%     96.74% # Ticks for misses to the cache
system.cache.missLatency::65536-131071            290      2.78%     99.52% # Ticks for misses to the cache
system.cache.missLatency::131072-196607            30      0.29%     99.81% # Ticks for misses to the cache
system.cache.missLatency::196608-262143             9      0.09%     99.89% # Ticks for misses to the cache
system.cache.missLatency::262144-327679             9      0.09%     99.98% # Ticks for misses to the cache
system.cache.missLatency::327680-393215             1      0.01%     99.99% # Ticks for misses to the cache
system.cache.missLatency::393216-458751             0      0.00%     99.99% # Ticks for misses to the cache
system.cache.missLatency::458752-524287             0      0.00%     99.99% # Ticks for misses to the cache
system.cache.missLatency::524288-589823             0      0.00%     99.99% # Ticks for misses to the cache
system.cache.missLatency::589824-655359             1      0.01%    100.00% # Ticks for misses to the cache
system.cache.missLatency::655360-720895             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::720896-786431             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::786432-851967             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::851968-917503             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::917504-983039             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::983040-1.04858e+06            0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total                 10427                       # Ticks for misses to the cache
system.cache.hitRatio                        0.375741                       # The ratio of hits to the total accesses to the cache
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port        31265                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port      1333632                       # Cumulative packet size per connected master and slave (bytes)
