<profile>

<section name = "Vitis HLS Report for 'FC_1u_800u_500u_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2'" level="0">
<item name = "Date">Sun Nov  3 13:42:51 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">LeNet_wrapper</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.162 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">400004, 400004, 4.000 ms, 4.000 ms, 400004, 400004, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_76_1_VITIS_LOOP_77_2">400002, 400002, 4, 1, 1, 400000, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 201, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 86, -</column>
<column name="Register">-, -, 131, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_9ns_10ns_10ns_19_4_1_U354">mac_muladd_9ns_10ns_10ns_19_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln76_1_fu_150_p2">+, 0, 0, 26, 19, 1</column>
<column name="add_ln76_fu_162_p2">+, 0, 0, 14, 9, 1</column>
<column name="add_ln77_fu_230_p2">+, 0, 0, 13, 10, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln76_fu_144_p2">icmp, 0, 0, 26, 19, 18</column>
<column name="icmp_ln77_fu_168_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="icmp_ln79_fu_213_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="ult_fu_198_p2">icmp, 0, 0, 39, 32, 32</column>
<column name="ap_block_state5_pp0_stage0_iter4">or, 0, 0, 2, 1, 1</column>
<column name="or_ln79_fu_224_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln76_1_fu_182_p3">select, 0, 0, 9, 1, 9</column>
<column name="select_ln76_fu_174_p3">select, 0, 0, 10, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="rev_fu_203_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln79_fu_218_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="B_d1">14, 3, 8, 24</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="connect_6_blk_n">9, 2, 1, 2</column>
<column name="connect_7_blk_n">9, 2, 1, 2</column>
<column name="i_14_fu_74">9, 2, 9, 18</column>
<column name="indvar_flatten_fu_78">9, 2, 19, 38</column>
<column name="j_fu_70">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="i_14_fu_74">9, 0, 9, 0</column>
<column name="indvar_flatten_fu_78">19, 0, 19, 0</column>
<column name="j_fu_70">10, 0, 10, 0</column>
<column name="or_ln79_reg_317">1, 0, 1, 0</column>
<column name="select_ln76_reg_307">10, 0, 10, 0</column>
<column name="select_ln76_reg_307_pp0_iter2_reg">10, 0, 10, 0</column>
<column name="or_ln79_reg_317">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, FC&lt;1u, 800u, 500u&gt;_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, FC&lt;1u, 800u, 500u&gt;_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, FC&lt;1u, 800u, 500u&gt;_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, FC&lt;1u, 800u, 500u&gt;_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, FC&lt;1u, 800u, 500u&gt;_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, FC&lt;1u, 800u, 500u&gt;_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2, return value</column>
<column name="connect_6_dout">in, 32, ap_fifo, connect_6, pointer</column>
<column name="connect_6_num_data_valid">in, 7, ap_fifo, connect_6, pointer</column>
<column name="connect_6_fifo_cap">in, 7, ap_fifo, connect_6, pointer</column>
<column name="connect_6_empty_n">in, 1, ap_fifo, connect_6, pointer</column>
<column name="connect_6_read">out, 1, ap_fifo, connect_6, pointer</column>
<column name="connect_7_din">out, 32, ap_fifo, connect_7, pointer</column>
<column name="connect_7_num_data_valid">in, 7, ap_fifo, connect_7, pointer</column>
<column name="connect_7_fifo_cap">in, 7, ap_fifo, connect_7, pointer</column>
<column name="connect_7_full_n">in, 1, ap_fifo, connect_7, pointer</column>
<column name="connect_7_write">out, 1, ap_fifo, connect_7, pointer</column>
<column name="valIn_a_41">in, 32, ap_none, valIn_a_41, scalar</column>
<column name="mul_ln73_1">in, 32, ap_none, mul_ln73_1, scalar</column>
<column name="B_address1">out, 19, ap_memory, B, array</column>
<column name="B_ce1">out, 1, ap_memory, B, array</column>
<column name="B_we1">out, 1, ap_memory, B, array</column>
<column name="B_d1">out, 8, ap_memory, B, array</column>
</table>
</item>
</section>
</profile>
