type  : clk_wiz

config:
    AXI_DRP : false
    CLKIN1_JITTER_PS : 100.000
    CLKIN1_UI_JITTER : 100.000
    CLKIN2_JITTER_PS : 100.000
    CLKIN2_UI_JITTER : 100.000
    CLKOUT1_DRIVES : BUFG
    CLKOUT1_JITTER : 137.681
    CLKOUT1_PHASE_ERROR : 105.461
    CLKOUT1_REQUESTED_PHASE : 0
    CLKOUT1_USED : true
    CLKOUT2_DRIVES : BUFG
    CLKOUT2_JITTER : 137.681
    CLKOUT2_PHASE_ERROR : 105.461
    CLKOUT2_REQUESTED_PHASE : 120
    CLKOUT2_USED : true

    CLKOUT3_USED : false
    CLKOUT4_USED : false
    CLKOUT5_USED : false
    CLKOUT6_DRIVES : BUFG
    CLKOUT7_DRIVES : BUFG

    ENABLE_CLOCK_MONITOR : false
    ENABLE_USER_CLOCK0 : false
    FEEDBACK_SOURCE : FDBK_AUTO
    JITTER_OPTIONS : PS
    JITTER_SEL : No_Jitter
    MMCM_BANDWIDTH : OPTIMIZED
    MMCM_CLKFBOUT_MULT_F : 9
    MMCM_CLKOUT0_DIVIDE_F : 9
    MMCM_CLKOUT0_PHASE : 0.000
    MMCM_CLKOUT1_DIVIDE : 9
    MMCM_CLKOUT1_PHASE : 160.000
    MMCM_CLKOUT2_DIVIDE : 1
    MMCM_CLKOUT2_PHASE : 10.000
    MMCM_CLKOUT3_DIVIDE : 1
    MMCM_CLKOUT4_DIVIDE : 1
    MMCM_COMPENSATION : ZHOLD
    MMCM_REF_JITTER2 : 0.010
    NUM_OUT_CLKS : 2
    PHASE_DUTY_CONFIG : false
    PRIMITIVE : PLL
    PRIM_SOURCE : Global_buffer
    RESET_PORT : resetn
    RESET_TYPE : ACTIVE_LOW
    SECONDARY_SOURCE : Single_ended_clock_capable_pin
    USE_DYN_RECONFIG : false
    USE_FREQ_SYNTH : false
    USE_LOCKED : true
    USE_PHASE_ALIGNMENT : true
    USE_SAFE_CLOCK_STARTUP : false