//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19659101
// Driver 352.21
// Based on LLVM 3.4svn
//

.version 4.1
.target sm_30, texmode_independent
.address_size 64

	// .globl	RayTracing
.const .align 4 .b8 __cudart_i2opi_f[24] = {65, 144, 67, 60, 153, 149, 98, 219, 192, 221, 52, 245, 209, 87, 39, 252, 41, 21, 68, 78, 110, 131, 249, 162};

.entry RayTracing(
	.param .u64 .ptr .global .align 4 RayTracing_param_0,
	.param .u64 .ptr .global .align 4 RayTracing_param_1,
	.param .u64 .ptr .const .align 4 RayTracing_param_2,
	.param .u64 .ptr .const .align 4 RayTracing_param_3,
	.param .u32 RayTracing_param_4,
	.param .u32 RayTracing_param_5,
	.param .u32 RayTracing_param_6,
	.param .u32 RayTracing_param_7,
	.param .u64 .ptr .global .align 4 RayTracing_param_8
)
{
	.local .align 4 .b8 	__local_depot0[28];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<166>;
	.reg .f32 	%f<953>;
	.reg .b32 	%r<555>;
	.reg .b64 	%rd<102>;


	mov.u64 	%rd101, __local_depot0;
	cvta.local.u64 	%SP, %rd101;
	ld.param.u64 	%rd31, [RayTracing_param_1];
	ld.param.u64 	%rd32, [RayTracing_param_2];
	ld.param.u64 	%rd33, [RayTracing_param_3];
	ld.param.u32 	%r186, [RayTracing_param_4];
	ld.param.u32 	%r187, [RayTracing_param_5];
	ld.param.u32 	%r188, [RayTracing_param_6];
	add.u64 	%rd35, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd35;
	mov.u32 	%r190, %ctaid.x;
	mov.u32 	%r191, %ntid.x;
	mov.b32	%r192, %envreg3;
	mad.lo.s32 	%r193, %r190, %r191, %r192;
	mov.u32 	%r194, %tid.x;
	add.s32 	%r1, %r193, %r194;
	rem.s32 	%r2, %r1, %r187;
	div.s32 	%r3, %r1, %r187;
	setp.ge.s32	%p1, %r3, %r188;
	@%p1 bra 	BB0_177;

	shl.b32 	%r197, %r1, 1;
	mul.wide.s32 	%rd36, %r197, 4;
	add.s64 	%rd2, %rd31, %rd36;
	cvt.rn.f32.s32	%f279, %r187;
	rcp.approx.f32 	%f280, %f279;
	cvt.rn.f32.s32	%f281, %r188;
	rcp.approx.f32 	%f282, %f281;
	ld.global.u32 	%r198, [%rd2];
	and.b32  	%r199, %r198, 65535;
	shr.u32 	%r200, %r198, 16;
	mad.lo.s32 	%r201, %r199, 36969, %r200;
	ld.global.u32 	%r202, [%rd2+4];
	and.b32  	%r203, %r202, 65535;
	shr.u32 	%r204, %r202, 16;
	mad.lo.s32 	%r205, %r203, 18000, %r204;
	shl.b32 	%r206, %r201, 16;
	add.s32 	%r207, %r206, %r205;
	and.b32  	%r208, %r207, 8388607;
	or.b32  	%r209, %r208, 1073741824;
	mov.b32 	 %f283, %r209;
	add.f32 	%f284, %f283, 0fC0000000;
	fma.rn.f32 	%f285, %f284, 0f3F000000, 0fBF000000;
	and.b32  	%r210, %r201, 65535;
	shr.u32 	%r211, %r201, 16;
	mad.lo.s32 	%r553, %r210, 36969, %r211;
	and.b32  	%r212, %r205, 65535;
	shr.u32 	%r213, %r205, 16;
	mad.lo.s32 	%r554, %r212, 18000, %r213;
	shl.b32 	%r214, %r553, 16;
	add.s32 	%r215, %r214, %r554;
	and.b32  	%r216, %r215, 8388607;
	or.b32  	%r217, %r216, 1073741824;
	mov.b32 	 %f286, %r217;
	add.f32 	%f287, %f286, 0fC0000000;
	fma.rn.f32 	%f288, %f287, 0f3F000000, 0fBF000000;
	cvt.rn.f32.s32	%f289, %r2;
	add.f32 	%f290, %f289, %f285;
	fma.rn.f32 	%f291, %f290, %f280, 0fBF000000;
	cvt.rn.f32.s32	%f292, %r3;
	add.f32 	%f293, %f292, %f288;
	fma.rn.f32 	%f294, %f293, %f282, 0fBF000000;
	ld.const.f32 	%f295, [%rd33+8];
	ld.const.f32 	%f296, [%rd33+4];
	ld.const.f32 	%f297, [%rd33];
	ld.const.f32 	%f298, [%rd33+32];
	ld.const.f32 	%f299, [%rd33+44];
	ld.const.f32 	%f300, [%rd33+56];
	ld.const.f32 	%f301, [%rd33+28];
	ld.const.f32 	%f302, [%rd33+40];
	ld.const.f32 	%f303, [%rd33+52];
	ld.const.f32 	%f304, [%rd33+24];
	ld.const.f32 	%f305, [%rd33+36];
	ld.const.f32 	%f306, [%rd33+48];
	mul.f32 	%f307, %f294, %f306;
	fma.rn.f32 	%f308, %f305, %f291, %f307;
	add.f32 	%f309, %f308, %f304;
	mul.f32 	%f310, %f294, %f303;
	fma.rn.f32 	%f311, %f302, %f291, %f310;
	add.f32 	%f312, %f301, %f311;
	mul.f32 	%f313, %f294, %f300;
	fma.rn.f32 	%f314, %f299, %f291, %f313;
	add.f32 	%f315, %f298, %f314;
	fma.rn.f32 	%f882, %f309, 0f3DCCCCCD, %f297;
	fma.rn.f32 	%f881, %f312, 0f3DCCCCCD, %f296;
	fma.rn.f32 	%f880, %f315, 0f3DCCCCCD, %f295;
	mul.f32 	%f316, %f312, %f312;
	fma.rn.f32 	%f317, %f309, %f309, %f316;
	fma.rn.f32 	%f318, %f315, %f315, %f317;
	rsqrt.approx.f32 	%f319, %f318;
	mul.f32 	%f878, %f309, %f319;
	mul.f32 	%f873, %f312, %f319;
	mul.f32 	%f868, %f315, %f319;
	mov.f32 	%f885, 0f3F800000;
	mov.f32 	%f884, %f885;
	mov.f32 	%f883, %f885;
	mov.f32 	%f944, 0f00000000;
	mov.f32 	%f943, %f944;
	mov.f32 	%f942, %f944;
	mov.u32 	%r508, 0;
	mov.u32 	%r507, 1;
	bra.uni 	BB0_2;

BB0_9:
	mul.lo.s64 	%rd40, %rd92, 44;
	add.s64 	%rd41, %rd32, %rd40;
	ld.const.u32 	%r14, [%rd41+40];
	ld.const.f32 	%f37, [%rd41+36];
	ld.const.f32 	%f36, [%rd41+32];
	ld.const.f32 	%f35, [%rd41+28];
	ld.const.f32 	%f31, [%rd41+12];
	ld.const.f32 	%f30, [%rd41+8];
	ld.const.f32 	%f29, [%rd41+4];
	fma.rn.f32 	%f882, %f878, %f888, %f882;
	fma.rn.f32 	%f881, %f873, %f888, %f881;
	fma.rn.f32 	%f880, %f868, %f888, %f880;
	sub.f32 	%f339, %f882, %f29;
	sub.f32 	%f340, %f881, %f30;
	sub.f32 	%f341, %f880, %f31;
	mul.f32 	%f342, %f340, %f340;
	fma.rn.f32 	%f343, %f339, %f339, %f342;
	fma.rn.f32 	%f344, %f341, %f341, %f343;
	rsqrt.approx.f32 	%f345, %f344;
	mul.f32 	%f41, %f339, %f345;
	mul.f32 	%f42, %f340, %f345;
	mul.f32 	%f43, %f341, %f345;
	mul.f32 	%f346, %f873, %f42;
	fma.rn.f32 	%f347, %f41, %f878, %f346;
	fma.rn.f32 	%f44, %f43, %f868, %f347;
	setp.gt.f32	%p11, %f44, 0f00000000;
	mov.f32 	%f890, 0fBF800000;
	@%p11 bra 	BB0_13;

	setp.lt.f32	%p12, %f44, 0f00000000;
	mov.f32 	%f890, 0f3F800000;
	@%p12 bra 	BB0_13;

	setp.eq.f32	%p13, %f44, 0f00000000;
	mov.f32 	%f890, 0f80000000;
	@%p13 bra 	BB0_13;

	setp.eq.f32	%p14, %f44, 0f80000000;
	selp.f32	%f890, 0f00000000, 0f80000000, %p14;

BB0_13:
	mul.lo.s64 	%rd89, %rd92, 44;
	add.s64 	%rd88, %rd32, %rd89;
	ld.const.f32 	%f863, [%rd88+24];
	mul.lo.s64 	%rd74, %rd92, 44;
	add.s64 	%rd73, %rd32, %rd74;
	ld.const.f32 	%f841, [%rd73+16];
	mul.f32 	%f49, %f41, %f890;
	mul.f32 	%f50, %f42, %f890;
	mul.f32 	%f51, %f43, %f890;
	setp.eq.f32	%p15, %f863, 0f00000000;
	setp.eq.f32	%p16, %f841, 0f00000000;
	and.pred  	%p17, %p16, %p15;
	@%p17 bra 	BB0_16;
	bra.uni 	BB0_14;

BB0_16:
	setp.eq.s32	%p19, %r14, 0;
	@%p19 bra 	BB0_26;
	bra.uni 	BB0_17;

BB0_26:
	mul.f32 	%f885, %f885, %f35;
	mul.f32 	%f884, %f884, %f36;
	mul.f32 	%f883, %f883, %f37;
	mov.f32 	%f929, 0f00000000;
	mov.f32 	%f920, %f929;
	mov.f32 	%f911, %f929;
	mov.u32 	%r511, 0;
	mov.f32 	%f928, %f929;
	mov.f32 	%f919, %f929;
	mov.f32 	%f910, %f929;
	@%p2 bra 	BB0_82;

BB0_27:
	mov.f32 	%f922, %f929;
	mov.f32 	%f90, %f922;
	mov.f32 	%f913, %f920;
	mov.f32 	%f89, %f913;
	mov.f32 	%f904, %f911;
	mov.f32 	%f88, %f904;
	mul.wide.u32 	%rd42, %r511, 44;
	add.s64 	%rd43, %rd32, %rd42;
	ld.const.f32 	%f91, [%rd43];
	ld.const.f32 	%f97, [%rd43+24];
	ld.const.f32 	%f95, [%rd43+16];
	setp.eq.f32	%p26, %f95, 0f00000000;
	setp.eq.f32	%p27, %f97, 0f00000000;
	and.pred  	%p28, %p26, %p27;
	mov.f32 	%f912, %f88;
	mov.f32 	%f921, %f89;
	mov.f32 	%f930, %f90;
	@%p28 bra 	BB0_81;

	and.b32  	%r233, %r553, 65535;
	shr.u32 	%r234, %r553, 16;
	mad.lo.s32 	%r235, %r233, 36969, %r234;
	and.b32  	%r236, %r554, 65535;
	shr.u32 	%r237, %r554, 16;
	mad.lo.s32 	%r238, %r236, 18000, %r237;
	shl.b32 	%r239, %r235, 16;
	add.s32 	%r240, %r239, %r238;
	and.b32  	%r241, %r240, 8388607;
	or.b32  	%r242, %r241, 1073741824;
	mov.b32 	 %f410, %r242;
	add.f32 	%f411, %f410, 0fC0000000;
	mul.f32 	%f412, %f411, 0f3F000000;
	and.b32  	%r243, %r235, 65535;
	shr.u32 	%r244, %r235, 16;
	mad.lo.s32 	%r553, %r243, 36969, %r244;
	and.b32  	%r245, %r238, 65535;
	shr.u32 	%r246, %r238, 16;
	mad.lo.s32 	%r554, %r245, 18000, %r246;
	shl.b32 	%r247, %r553, 16;
	add.s32 	%r248, %r247, %r554;
	and.b32  	%r249, %r248, 8388607;
	or.b32  	%r250, %r249, 1073741824;
	mov.b32 	 %f413, %r250;
	add.f32 	%f414, %f413, 0fC0000000;
	mul.f32 	%f415, %f414, 0f3F000000;
	fma.rn.f32 	%f101, %f412, 0fC0000000, 0f3F800000;
	neg.f32 	%f416, %f101;
	fma.rn.f32 	%f417, %f416, %f101, 0f3F800000;
	mov.f32 	%f418, 0f00000000;
	max.f32 	%f419, %f418, %f417;
	sqrt.approx.f32 	%f102, %f419;
	mul.f32 	%f103, %f415, 0f40C90FDB;
	abs.f32 	%f104, %f103;
	setp.neu.f32	%p29, %f104, 0f7F800000;
	mov.f32 	%f898, %f103;
	@%p29 bra 	BB0_30;

	mov.f32 	%f420, 0f00000000;
	mul.rn.f32 	%f105, %f103, %f420;
	mov.f32 	%f898, %f105;

BB0_30:
	mov.f32 	%f106, %f898;
	mul.f32 	%f421, %f106, 0f3F22F983;
	cvt.rni.s32.f32	%r521, %f421;
	cvt.rn.f32.s32	%f422, %r521;
	neg.f32 	%f423, %f422;
	mov.f32 	%f424, 0f3FC90FDA;
	fma.rn.f32 	%f425, %f423, %f424, %f106;
	mov.f32 	%f426, 0f33A22168;
	fma.rn.f32 	%f427, %f423, %f426, %f425;
	mov.f32 	%f428, 0f27C234C5;
	fma.rn.f32 	%f892, %f423, %f428, %f427;
	abs.f32 	%f429, %f106;
	setp.leu.f32	%p30, %f429, 0f47CE4780;
	@%p30 bra 	BB0_40;

	mov.u64 	%rd93, %rd1;
	mov.b32 	 %r25, %f106;
	shr.u32 	%r26, %r25, 23;
	bfe.u32 	%r253, %r25, 23, 8;
	add.s32 	%r254, %r253, -128;
	shl.b32 	%r255, %r25, 8;
	or.b32  	%r27, %r255, -2147483648;
	shr.u32 	%r28, %r254, 5;
	mov.u32 	%r513, 0;
	mov.u32 	%r512, %r513;
	mov.u64 	%rd94, 0;

BB0_32:
	.pragma "nounroll";
	shl.b64 	%rd45, %rd94, 2;
	mov.u64 	%rd46, __cudart_i2opi_f;
	add.s64 	%rd47, %rd46, %rd45;
	ld.const.u32 	%r258, [%rd47];
	// inline asm
	{
	mad.lo.cc.u32   %r256, %r258, %r27, %r513;
	madc.hi.u32     %r513, %r258, %r27,  0;
	}
	// inline asm
	st.local.u32 	[%rd93], %r256;
	add.s32 	%r512, %r512, 1;
	cvt.s64.s32	%rd94, %r512;
	mul.wide.s32 	%rd48, %r512, 4;
	add.s64 	%rd93, %rd1, %rd48;
	setp.ne.s32	%p31, %r512, 6;
	@%p31 bra 	BB0_32;

	and.b32  	%r33, %r25, -2147483648;
	st.local.u32 	[%rd1+24], %r513;
	mov.u32 	%r261, 6;
	sub.s32 	%r262, %r261, %r28;
	mul.wide.s32 	%rd49, %r262, 4;
	add.s64 	%rd10, %rd1, %rd49;
	ld.local.u32 	%r514, [%rd10];
	ld.local.u32 	%r515, [%rd10+-4];
	and.b32  	%r36, %r26, 31;
	setp.eq.s32	%p32, %r36, 0;
	@%p32 bra 	BB0_35;

	mov.u32 	%r263, 32;
	sub.s32 	%r264, %r263, %r36;
	shr.u32 	%r265, %r515, %r264;
	shl.b32 	%r266, %r514, %r36;
	add.s32 	%r514, %r265, %r266;
	ld.local.u32 	%r267, [%rd10+-8];
	shr.u32 	%r268, %r267, %r264;
	shl.b32 	%r269, %r515, %r36;
	add.s32 	%r515, %r268, %r269;

BB0_35:
	shr.u32 	%r270, %r515, 30;
	shl.b32 	%r271, %r514, 2;
	add.s32 	%r516, %r270, %r271;
	shl.b32 	%r42, %r515, 2;
	shr.u32 	%r272, %r516, 31;
	shr.u32 	%r273, %r514, 30;
	add.s32 	%r43, %r272, %r273;
	setp.eq.s32	%p33, %r272, 0;
	mov.u32 	%r517, %r33;
	mov.u32 	%r518, %r42;
	@%p33 bra 	BB0_37;

	not.b32 	%r274, %r516;
	neg.s32 	%r44, %r42;
	setp.eq.s32	%p34, %r42, 0;
	selp.u32	%r275, 1, 0, %p34;
	add.s32 	%r516, %r275, %r274;
	xor.b32  	%r46, %r33, -2147483648;
	mov.u32 	%r517, %r46;
	mov.u32 	%r518, %r44;

BB0_37:
	mov.u32 	%r48, %r517;
	neg.s32 	%r276, %r43;
	setp.eq.s32	%p35, %r33, 0;
	selp.b32	%r521, %r43, %r276, %p35;
	clz.b32 	%r520, %r516;
	setp.eq.s32	%p36, %r520, 0;
	shl.b32 	%r277, %r516, %r520;
	mov.u32 	%r278, 32;
	sub.s32 	%r279, %r278, %r520;
	shr.u32 	%r280, %r518, %r279;
	add.s32 	%r281, %r280, %r277;
	selp.b32	%r52, %r516, %r281, %p36;
	mov.u32 	%r282, -921707870;
	mul.hi.u32 	%r519, %r52, %r282;
	setp.lt.s32	%p37, %r519, 1;
	@%p37 bra 	BB0_39;

	mul.lo.s32 	%r283, %r52, -921707870;
	shr.u32 	%r284, %r283, 31;
	shl.b32 	%r285, %r519, 1;
	add.s32 	%r519, %r284, %r285;
	add.s32 	%r520, %r520, 1;

BB0_39:
	mov.u32 	%r286, 126;
	sub.s32 	%r287, %r286, %r520;
	shl.b32 	%r288, %r287, 23;
	add.s32 	%r289, %r519, 1;
	shr.u32 	%r290, %r289, 7;
	add.s32 	%r291, %r290, 1;
	shr.u32 	%r292, %r291, 1;
	add.s32 	%r293, %r292, %r288;
	or.b32  	%r294, %r293, %r48;
	mov.b32 	 %f892, %r294;

BB0_40:
	mul.rn.f32 	%f110, %f892, %f892;
	add.s32 	%r59, %r521, 1;
	and.b32  	%r60, %r59, 1;
	setp.eq.s32	%p38, %r60, 0;
	@%p38 bra 	BB0_42;
	bra.uni 	BB0_41;

BB0_42:
	mov.f32 	%f432, 0f3C08839E;
	mov.f32 	%f433, 0fB94CA1F9;
	fma.rn.f32 	%f893, %f433, %f110, %f432;
	bra.uni 	BB0_43;

BB0_41:
	mov.f32 	%f430, 0fBAB6061A;
	mov.f32 	%f431, 0f37CCF5CE;
	fma.rn.f32 	%f893, %f431, %f110, %f430;

BB0_43:
	@%p38 bra 	BB0_45;
	bra.uni 	BB0_44;

BB0_45:
	mov.f32 	%f437, 0fBE2AAAA3;
	fma.rn.f32 	%f438, %f893, %f110, %f437;
	mov.f32 	%f439, 0f00000000;
	fma.rn.f32 	%f894, %f438, %f110, %f439;
	bra.uni 	BB0_46;

BB0_44:
	mov.f32 	%f434, 0f3D2AAAA5;
	fma.rn.f32 	%f435, %f893, %f110, %f434;
	mov.f32 	%f436, 0fBF000000;
	fma.rn.f32 	%f894, %f435, %f110, %f436;

BB0_46:
	fma.rn.f32 	%f895, %f894, %f892, %f892;
	@%p38 bra 	BB0_48;

	mov.f32 	%f440, 0f3F800000;
	fma.rn.f32 	%f895, %f894, %f110, %f440;

BB0_48:
	and.b32  	%r295, %r59, 2;
	setp.eq.s32	%p41, %r295, 0;
	@%p41 bra 	BB0_50;

	mov.f32 	%f851, 0f00000000;
	mov.f32 	%f442, 0fBF800000;
	fma.rn.f32 	%f895, %f895, %f442, %f851;

BB0_50:
	mov.f32 	%f897, %f103;
	@%p29 bra 	BB0_52;

	mov.f32 	%f443, 0f00000000;
	mul.rn.f32 	%f897, %f103, %f443;

BB0_52:
	mov.f32 	%f857, 0f27C234C5;
	mov.f32 	%f856, 0f33A22168;
	mov.f32 	%f855, 0f3FC90FDA;
	mul.f32 	%f444, %f897, 0f3F22F983;
	cvt.rni.s32.f32	%r531, %f444;
	cvt.rn.f32.s32	%f445, %r531;
	neg.f32 	%f446, %f445;
	fma.rn.f32 	%f448, %f446, %f855, %f897;
	fma.rn.f32 	%f450, %f446, %f856, %f448;
	fma.rn.f32 	%f899, %f446, %f857, %f450;
	abs.f32 	%f452, %f897;
	setp.leu.f32	%p43, %f452, 0f47CE4780;
	@%p43 bra 	BB0_62;

	mov.u64 	%rd95, %rd1;
	mov.b32 	 %r62, %f897;
	shr.u32 	%r63, %r62, 23;
	bfe.u32 	%r298, %r62, 23, 8;
	add.s32 	%r299, %r298, -128;
	shl.b32 	%r300, %r62, 8;
	or.b32  	%r64, %r300, -2147483648;
	shr.u32 	%r65, %r299, 5;
	mov.u32 	%r523, 0;
	mov.u32 	%r522, %r523;
	mov.u64 	%rd96, 0;

BB0_54:
	.pragma "nounroll";
	shl.b64 	%rd51, %rd96, 2;
	mov.u64 	%rd52, __cudart_i2opi_f;
	add.s64 	%rd53, %rd52, %rd51;
	ld.const.u32 	%r303, [%rd53];
	// inline asm
	{
	mad.lo.cc.u32   %r301, %r303, %r64, %r523;
	madc.hi.u32     %r523, %r303, %r64,  0;
	}
	// inline asm
	st.local.u32 	[%rd95], %r301;
	add.s32 	%r522, %r522, 1;
	cvt.s64.s32	%rd96, %r522;
	mul.wide.s32 	%rd54, %r522, 4;
	add.s64 	%rd95, %rd1, %rd54;
	setp.ne.s32	%p44, %r522, 6;
	@%p44 bra 	BB0_54;

	and.b32  	%r70, %r62, -2147483648;
	st.local.u32 	[%rd1+24], %r523;
	mov.u32 	%r306, 6;
	sub.s32 	%r307, %r306, %r65;
	mul.wide.s32 	%rd55, %r307, 4;
	add.s64 	%rd16, %rd1, %rd55;
	ld.local.u32 	%r524, [%rd16];
	ld.local.u32 	%r525, [%rd16+-4];
	and.b32  	%r73, %r63, 31;
	setp.eq.s32	%p45, %r73, 0;
	@%p45 bra 	BB0_57;

	mov.u32 	%r308, 32;
	sub.s32 	%r309, %r308, %r73;
	shr.u32 	%r310, %r525, %r309;
	shl.b32 	%r311, %r524, %r73;
	add.s32 	%r524, %r310, %r311;
	ld.local.u32 	%r312, [%rd16+-8];
	shr.u32 	%r313, %r312, %r309;
	shl.b32 	%r314, %r525, %r73;
	add.s32 	%r525, %r313, %r314;

BB0_57:
	shr.u32 	%r315, %r525, 30;
	shl.b32 	%r316, %r524, 2;
	add.s32 	%r526, %r315, %r316;
	shl.b32 	%r79, %r525, 2;
	shr.u32 	%r317, %r526, 31;
	shr.u32 	%r318, %r524, 30;
	add.s32 	%r80, %r317, %r318;
	setp.eq.s32	%p46, %r317, 0;
	mov.u32 	%r527, %r70;
	mov.u32 	%r528, %r79;
	@%p46 bra 	BB0_59;

	not.b32 	%r319, %r526;
	neg.s32 	%r81, %r79;
	setp.eq.s32	%p47, %r79, 0;
	selp.u32	%r320, 1, 0, %p47;
	add.s32 	%r526, %r320, %r319;
	xor.b32  	%r83, %r70, -2147483648;
	mov.u32 	%r527, %r83;
	mov.u32 	%r528, %r81;

BB0_59:
	mov.u32 	%r85, %r527;
	neg.s32 	%r321, %r80;
	setp.eq.s32	%p48, %r70, 0;
	selp.b32	%r531, %r80, %r321, %p48;
	clz.b32 	%r530, %r526;
	setp.eq.s32	%p49, %r530, 0;
	shl.b32 	%r322, %r526, %r530;
	mov.u32 	%r323, 32;
	sub.s32 	%r324, %r323, %r530;
	shr.u32 	%r325, %r528, %r324;
	add.s32 	%r326, %r325, %r322;
	selp.b32	%r89, %r526, %r326, %p49;
	mov.u32 	%r327, -921707870;
	mul.hi.u32 	%r529, %r89, %r327;
	setp.lt.s32	%p50, %r529, 1;
	@%p50 bra 	BB0_61;

	mul.lo.s32 	%r328, %r89, -921707870;
	shr.u32 	%r329, %r328, 31;
	shl.b32 	%r330, %r529, 1;
	add.s32 	%r529, %r329, %r330;
	add.s32 	%r530, %r530, 1;

BB0_61:
	mov.u32 	%r331, 126;
	sub.s32 	%r332, %r331, %r530;
	shl.b32 	%r333, %r332, 23;
	add.s32 	%r334, %r529, 1;
	shr.u32 	%r335, %r334, 7;
	add.s32 	%r336, %r335, 1;
	shr.u32 	%r337, %r336, 1;
	add.s32 	%r338, %r337, %r333;
	or.b32  	%r339, %r338, %r85;
	mov.b32 	 %f899, %r339;

BB0_62:
	mul.rn.f32 	%f127, %f899, %f899;
	and.b32  	%r96, %r531, 1;
	setp.eq.s32	%p51, %r96, 0;
	@%p51 bra 	BB0_64;
	bra.uni 	BB0_63;

BB0_64:
	mov.f32 	%f455, 0f3C08839E;
	mov.f32 	%f456, 0fB94CA1F9;
	fma.rn.f32 	%f900, %f456, %f127, %f455;
	bra.uni 	BB0_65;

BB0_63:
	mov.f32 	%f453, 0fBAB6061A;
	mov.f32 	%f454, 0f37CCF5CE;
	fma.rn.f32 	%f900, %f454, %f127, %f453;

BB0_65:
	@%p51 bra 	BB0_67;
	bra.uni 	BB0_66;

BB0_67:
	mov.f32 	%f460, 0fBE2AAAA3;
	fma.rn.f32 	%f461, %f900, %f127, %f460;
	mov.f32 	%f462, 0f00000000;
	fma.rn.f32 	%f901, %f461, %f127, %f462;
	bra.uni 	BB0_68;

BB0_66:
	mov.f32 	%f457, 0f3D2AAAA5;
	fma.rn.f32 	%f458, %f900, %f127, %f457;
	mov.f32 	%f459, 0fBF000000;
	fma.rn.f32 	%f901, %f458, %f127, %f459;

BB0_68:
	fma.rn.f32 	%f902, %f901, %f899, %f899;
	@%p51 bra 	BB0_70;

	mov.f32 	%f463, 0f3F800000;
	fma.rn.f32 	%f902, %f901, %f127, %f463;

BB0_70:
	and.b32  	%r340, %r531, 2;
	setp.eq.s32	%p54, %r340, 0;
	@%p54 bra 	BB0_72;

	mov.f32 	%f852, 0f00000000;
	mov.f32 	%f465, 0fBF800000;
	fma.rn.f32 	%f902, %f902, %f465, %f852;

BB0_72:
	mul.wide.u32 	%rd87, %r511, 44;
	add.s64 	%rd86, %rd32, %rd87;
	ld.const.f32 	%f858, [%rd86+12];
	mul.wide.u32 	%rd85, %r511, 44;
	add.s64 	%rd84, %rd32, %rd85;
	ld.const.f32 	%f854, [%rd84+8];
	ld.const.f32 	%f853, [%rd84+4];
	mul.f32 	%f466, %f102, %f895;
	mul.f32 	%f467, %f102, %f902;
	fma.rn.f32 	%f468, %f91, %f466, %f853;
	fma.rn.f32 	%f469, %f91, %f467, %f854;
	fma.rn.f32 	%f470, %f91, %f101, %f858;
	sub.f32 	%f471, %f468, %f882;
	sub.f32 	%f472, %f469, %f881;
	sub.f32 	%f473, %f470, %f880;
	mul.f32 	%f474, %f472, %f472;
	fma.rn.f32 	%f475, %f471, %f471, %f474;
	fma.rn.f32 	%f476, %f473, %f473, %f475;
	rsqrt.approx.f32 	%f477, %f476;
	mul.f32 	%f140, %f471, %f477;
	mul.f32 	%f141, %f472, %f477;
	mul.f32 	%f142, %f473, %f477;
	mul.f32 	%f478, %f467, %f141;
	fma.rn.f32 	%f479, %f140, %f466, %f478;
	fma.rn.f32 	%f143, %f142, %f101, %f479;
	setp.gt.f32	%p55, %f143, 0f00000000;
	mov.f32 	%f905, %f88;
	mov.f32 	%f912, %f905;
	mov.f32 	%f914, %f89;
	mov.f32 	%f921, %f914;
	mov.f32 	%f923, %f90;
	mov.f32 	%f930, %f923;
	@%p55 bra 	BB0_81;

	mul.f32 	%f480, %f50, %f141;
	fma.rn.f32 	%f481, %f140, %f49, %f480;
	fma.rn.f32 	%f144, %f142, %f51, %f481;
	setp.leu.f32	%p56, %f144, 0f00000000;
	mov.f32 	%f906, %f88;
	mov.f32 	%f912, %f906;
	mov.f32 	%f915, %f89;
	mov.f32 	%f921, %f915;
	mov.f32 	%f924, %f90;
	mov.f32 	%f930, %f924;
	@%p56 bra 	BB0_81;

	mov.u32 	%r532, 0;

BB0_75:
	mov.f32 	%f903, 0f00000000;
	mul.wide.u32 	%rd56, %r532, 44;
	add.s64 	%rd57, %rd32, %rd56;
	ld.const.f32 	%f483, [%rd57];
	ld.const.f32 	%f484, [%rd57+12];
	ld.const.f32 	%f485, [%rd57+8];
	ld.const.f32 	%f486, [%rd57+4];
	sub.f32 	%f487, %f486, %f882;
	sub.f32 	%f488, %f485, %f881;
	sub.f32 	%f489, %f484, %f880;
	mul.f32 	%f490, %f141, %f488;
	fma.rn.f32 	%f491, %f487, %f140, %f490;
	fma.rn.f32 	%f146, %f489, %f142, %f491;
	mul.f32 	%f492, %f488, %f488;
	fma.rn.f32 	%f493, %f487, %f487, %f492;
	fma.rn.f32 	%f494, %f489, %f489, %f493;
	neg.f32 	%f495, %f494;
	fma.rn.f32 	%f496, %f146, %f146, %f495;
	fma.rn.f32 	%f147, %f483, %f483, %f496;
	setp.lt.f32	%p57, %f147, 0f00000000;
	@%p57 bra 	BB0_78;

	sqrt.approx.f32 	%f148, %f147;
	sub.f32 	%f903, %f146, %f148;
	setp.gt.f32	%p58, %f903, 0f3C23D70A;
	@%p58 bra 	BB0_78;

	add.f32 	%f497, %f146, %f148;
	setp.gt.f32	%p59, %f497, 0f3C23D70A;
	selp.f32	%f903, %f497, 0f00000000, %p59;

BB0_78:
	sqrt.approx.f32 	%f845, %f476;
	add.f32 	%f844, %f845, 0fBC23D70A;
	setp.lt.f32	%p60, %f903, %f844;
	setp.neu.f32	%p61, %f903, 0f00000000;
	and.pred  	%p62, %p61, %p60;
	add.s32 	%r532, %r532, 1;
	mov.f32 	%f907, %f88;
	mov.f32 	%f912, %f907;
	mov.f32 	%f916, %f89;
	mov.f32 	%f921, %f916;
	mov.f32 	%f925, %f90;
	mov.f32 	%f930, %f925;
	@%p62 bra 	BB0_81;

	setp.lt.u32	%p63, %r532, %r186;
	@%p63 bra 	BB0_75;

	mul.wide.u32 	%rd83, %r511, 44;
	add.s64 	%rd82, %rd32, %rd83;
	sqrt.approx.f32 	%f849, %f476;
	ld.const.f32 	%f848, [%rd82+24];
	ld.const.f32 	%f847, [%rd82+20];
	ld.const.f32 	%f846, [%rd82+16];
	mul.f32 	%f498, %f91, 0fC1490FDB;
	mul.f32 	%f499, %f91, %f498;
	mul.f32 	%f500, %f499, %f144;
	mul.f32 	%f501, %f143, %f500;
	mul.f32 	%f502, %f849, %f849;
	div.full.f32 	%f503, %f501, %f502;
	fma.rn.f32 	%f930, %f846, %f503, %f90;
	fma.rn.f32 	%f921, %f847, %f503, %f89;
	fma.rn.f32 	%f912, %f848, %f503, %f88;

BB0_81:
	mov.f32 	%f929, %f930;
	mov.f32 	%f920, %f921;
	mov.f32 	%f911, %f912;
	add.s32 	%r511, %r511, 1;
	setp.lt.u32	%p64, %r511, %r186;
	mov.f32 	%f910, %f911;
	mov.f32 	%f919, %f920;
	mov.f32 	%f928, %f929;
	@%p64 bra 	BB0_27;

BB0_82:
	fma.rn.f32 	%f944, %f885, %f928, %f944;
	fma.rn.f32 	%f943, %f884, %f919, %f943;
	fma.rn.f32 	%f942, %f883, %f910, %f942;
	and.b32  	%r342, %r553, 65535;
	shr.u32 	%r343, %r553, 16;
	mad.lo.s32 	%r344, %r342, 36969, %r343;
	and.b32  	%r345, %r554, 65535;
	shr.u32 	%r346, %r554, 16;
	mad.lo.s32 	%r347, %r345, 18000, %r346;
	shl.b32 	%r348, %r344, 16;
	add.s32 	%r349, %r348, %r347;
	and.b32  	%r350, %r349, 8388607;
	or.b32  	%r351, %r350, 1073741824;
	mov.b32 	 %f504, %r351;
	add.f32 	%f505, %f504, 0fC0000000;
	mul.f32 	%f506, %f505, 0f3F000000;
	mul.f32 	%f164, %f506, 0f40C90FDB;
	and.b32  	%r352, %r344, 65535;
	shr.u32 	%r353, %r344, 16;
	mad.lo.s32 	%r553, %r352, 36969, %r353;
	and.b32  	%r354, %r347, 65535;
	shr.u32 	%r355, %r347, 16;
	mad.lo.s32 	%r554, %r354, 18000, %r355;
	shl.b32 	%r356, %r553, 16;
	add.s32 	%r357, %r356, %r554;
	and.b32  	%r358, %r357, 8388607;
	or.b32  	%r359, %r358, 1073741824;
	mov.b32 	 %f507, %r359;
	add.f32 	%f508, %f507, 0fC0000000;
	mul.f32 	%f165, %f508, 0f3F000000;
	sqrt.approx.f32 	%f166, %f165;
	abs.f32 	%f509, %f49;
	setp.gt.f32	%p65, %f509, 0f3DCCCCCD;
	selp.f32	%f510, 0f00000000, 0f3F800000, %p65;
	selp.f32	%f511, 0f3F800000, 0f00000000, %p65;
	mul.f32 	%f512, %f50, 0f80000000;
	fma.rn.f32 	%f513, %f511, %f51, %f512;
	mul.f32 	%f514, %f51, %f510;
	neg.f32 	%f515, %f514;
	fma.rn.f32 	%f516, %f49, 0f00000000, %f515;
	mul.f32 	%f517, %f49, %f511;
	neg.f32 	%f518, %f517;
	fma.rn.f32 	%f519, %f510, %f50, %f518;
	mul.f32 	%f520, %f516, %f516;
	fma.rn.f32 	%f521, %f513, %f513, %f520;
	fma.rn.f32 	%f522, %f519, %f519, %f521;
	rsqrt.approx.f32 	%f523, %f522;
	mul.f32 	%f167, %f513, %f523;
	mul.f32 	%f168, %f516, %f523;
	mul.f32 	%f169, %f519, %f523;
	mul.f32 	%f524, %f51, %f168;
	neg.f32 	%f525, %f524;
	fma.rn.f32 	%f170, %f50, %f169, %f525;
	mul.f32 	%f526, %f49, %f169;
	neg.f32 	%f527, %f526;
	fma.rn.f32 	%f171, %f51, %f167, %f527;
	mul.f32 	%f528, %f50, %f167;
	neg.f32 	%f529, %f528;
	fma.rn.f32 	%f172, %f49, %f168, %f529;
	abs.f32 	%f173, %f164;
	setp.neu.f32	%p66, %f173, 0f7F800000;
	mov.f32 	%f937, %f164;
	@%p66 bra 	BB0_84;

	mov.f32 	%f530, 0f00000000;
	mul.rn.f32 	%f174, %f164, %f530;
	mov.f32 	%f937, %f174;

BB0_84:
	mov.f32 	%f175, %f937;
	mul.f32 	%f531, %f175, 0f3F22F983;
	cvt.rni.s32.f32	%r542, %f531;
	cvt.rn.f32.s32	%f532, %r542;
	neg.f32 	%f533, %f532;
	mov.f32 	%f534, 0f3FC90FDA;
	fma.rn.f32 	%f535, %f533, %f534, %f175;
	mov.f32 	%f536, 0f33A22168;
	fma.rn.f32 	%f537, %f533, %f536, %f535;
	mov.f32 	%f538, 0f27C234C5;
	fma.rn.f32 	%f931, %f533, %f538, %f537;
	abs.f32 	%f539, %f175;
	setp.leu.f32	%p67, %f539, 0f47CE4780;
	@%p67 bra 	BB0_94;

	mov.u64 	%rd97, %rd1;
	mov.b32 	 %r107, %f175;
	shr.u32 	%r108, %r107, 23;
	bfe.u32 	%r362, %r107, 23, 8;
	add.s32 	%r363, %r362, -128;
	shl.b32 	%r364, %r107, 8;
	or.b32  	%r109, %r364, -2147483648;
	shr.u32 	%r110, %r363, 5;
	mov.u32 	%r534, 0;
	mov.u32 	%r533, %r534;
	mov.u64 	%rd98, 0;

BB0_86:
	.pragma "nounroll";
	shl.b64 	%rd59, %rd98, 2;
	mov.u64 	%rd60, __cudart_i2opi_f;
	add.s64 	%rd61, %rd60, %rd59;
	ld.const.u32 	%r367, [%rd61];
	// inline asm
	{
	mad.lo.cc.u32   %r365, %r367, %r109, %r534;
	madc.hi.u32     %r534, %r367, %r109,  0;
	}
	// inline asm
	st.local.u32 	[%rd97], %r365;
	add.s32 	%r533, %r533, 1;
	cvt.s64.s32	%rd98, %r533;
	mul.wide.s32 	%rd62, %r533, 4;
	add.s64 	%rd97, %rd1, %rd62;
	setp.ne.s32	%p68, %r533, 6;
	@%p68 bra 	BB0_86;

	and.b32  	%r115, %r107, -2147483648;
	st.local.u32 	[%rd1+24], %r534;
	mov.u32 	%r370, 6;
	sub.s32 	%r371, %r370, %r110;
	mul.wide.s32 	%rd63, %r371, 4;
	add.s64 	%rd22, %rd1, %rd63;
	ld.local.u32 	%r535, [%rd22];
	ld.local.u32 	%r536, [%rd22+-4];
	and.b32  	%r118, %r108, 31;
	setp.eq.s32	%p69, %r118, 0;
	@%p69 bra 	BB0_89;

	mov.u32 	%r372, 32;
	sub.s32 	%r373, %r372, %r118;
	shr.u32 	%r374, %r536, %r373;
	shl.b32 	%r375, %r535, %r118;
	add.s32 	%r535, %r374, %r375;
	ld.local.u32 	%r376, [%rd22+-8];
	shr.u32 	%r377, %r376, %r373;
	shl.b32 	%r378, %r536, %r118;
	add.s32 	%r536, %r377, %r378;

BB0_89:
	shr.u32 	%r379, %r536, 30;
	shl.b32 	%r380, %r535, 2;
	add.s32 	%r537, %r379, %r380;
	shl.b32 	%r124, %r536, 2;
	shr.u32 	%r381, %r537, 31;
	shr.u32 	%r382, %r535, 30;
	add.s32 	%r125, %r381, %r382;
	setp.eq.s32	%p70, %r381, 0;
	mov.u32 	%r538, %r115;
	mov.u32 	%r539, %r124;
	@%p70 bra 	BB0_91;

	not.b32 	%r383, %r537;
	neg.s32 	%r126, %r124;
	setp.eq.s32	%p71, %r124, 0;
	selp.u32	%r384, 1, 0, %p71;
	add.s32 	%r537, %r384, %r383;
	xor.b32  	%r128, %r115, -2147483648;
	mov.u32 	%r538, %r128;
	mov.u32 	%r539, %r126;

BB0_91:
	mov.u32 	%r130, %r538;
	neg.s32 	%r385, %r125;
	setp.eq.s32	%p72, %r115, 0;
	selp.b32	%r542, %r125, %r385, %p72;
	clz.b32 	%r541, %r537;
	setp.eq.s32	%p73, %r541, 0;
	shl.b32 	%r386, %r537, %r541;
	mov.u32 	%r387, 32;
	sub.s32 	%r388, %r387, %r541;
	shr.u32 	%r389, %r539, %r388;
	add.s32 	%r390, %r389, %r386;
	selp.b32	%r134, %r537, %r390, %p73;
	mov.u32 	%r391, -921707870;
	mul.hi.u32 	%r540, %r134, %r391;
	setp.lt.s32	%p74, %r540, 1;
	@%p74 bra 	BB0_93;

	mul.lo.s32 	%r392, %r134, -921707870;
	shr.u32 	%r393, %r392, 31;
	shl.b32 	%r394, %r540, 1;
	add.s32 	%r540, %r393, %r394;
	add.s32 	%r541, %r541, 1;

BB0_93:
	mov.u32 	%r395, 126;
	sub.s32 	%r396, %r395, %r541;
	shl.b32 	%r397, %r396, 23;
	add.s32 	%r398, %r540, 1;
	shr.u32 	%r399, %r398, 7;
	add.s32 	%r400, %r399, 1;
	shr.u32 	%r401, %r400, 1;
	add.s32 	%r402, %r401, %r397;
	or.b32  	%r403, %r402, %r130;
	mov.b32 	 %f931, %r403;

BB0_94:
	mul.rn.f32 	%f179, %f931, %f931;
	add.s32 	%r141, %r542, 1;
	and.b32  	%r142, %r141, 1;
	setp.eq.s32	%p75, %r142, 0;
	@%p75 bra 	BB0_96;
	bra.uni 	BB0_95;

BB0_96:
	mov.f32 	%f542, 0f3C08839E;
	mov.f32 	%f543, 0fB94CA1F9;
	fma.rn.f32 	%f932, %f543, %f179, %f542;
	bra.uni 	BB0_97;

BB0_17:
	setp.eq.s32	%p20, %r14, 1;
	add.f32 	%f354, %f44, %f44;
	mul.f32 	%f355, %f41, %f354;
	mul.f32 	%f356, %f42, %f354;
	mul.f32 	%f357, %f43, %f354;
	sub.f32 	%f58, %f878, %f355;
	sub.f32 	%f59, %f873, %f356;
	sub.f32 	%f60, %f868, %f357;
	@%p20 bra 	BB0_24;

	mul.f32 	%f358, %f42, %f50;
	fma.rn.f32 	%f359, %f41, %f49, %f358;
	fma.rn.f32 	%f61, %f43, %f51, %f359;
	setp.gt.f32	%p21, %f61, 0f00000000;
	selp.f32	%f62, 0f3F286BCA, 0f3FC28F5C, %p21;
	mul.f32 	%f360, %f873, %f50;
	fma.rn.f32 	%f361, %f878, %f49, %f360;
	fma.rn.f32 	%f63, %f868, %f51, %f361;
	mul.f32 	%f362, %f62, %f62;
	neg.f32 	%f891, %f63;
	fma.rn.f32 	%f363, %f891, %f63, 0f3F800000;
	neg.f32 	%f364, %f362;
	fma.rn.f32 	%f65, %f364, %f363, 0f3F800000;
	setp.lt.f32	%p22, %f65, 0f00000000;
	@%p22 bra 	BB0_24;
	bra.uni 	BB0_19;

BB0_24:
	mul.f32 	%f885, %f885, %f35;
	mul.f32 	%f884, %f884, %f36;
	mul.f32 	%f883, %f883, %f37;

BB0_25:
	mov.u32 	%r507, 1;
	mov.f32 	%f869, %f60;
	mov.f32 	%f874, %f59;
	mov.f32 	%f879, %f58;
	bra.uni 	BB0_127;

BB0_95:
	mov.f32 	%f540, 0fBAB6061A;
	mov.f32 	%f541, 0f37CCF5CE;
	fma.rn.f32 	%f932, %f541, %f179, %f540;

BB0_97:
	@%p75 bra 	BB0_99;
	bra.uni 	BB0_98;

BB0_99:
	mov.f32 	%f547, 0fBE2AAAA3;
	fma.rn.f32 	%f548, %f932, %f179, %f547;
	mov.f32 	%f549, 0f00000000;
	fma.rn.f32 	%f933, %f548, %f179, %f549;
	bra.uni 	BB0_100;

BB0_98:
	mov.f32 	%f544, 0f3D2AAAA5;
	fma.rn.f32 	%f545, %f932, %f179, %f544;
	mov.f32 	%f546, 0fBF000000;
	fma.rn.f32 	%f933, %f545, %f179, %f546;

BB0_100:
	fma.rn.f32 	%f934, %f933, %f931, %f931;
	@%p75 bra 	BB0_102;

	mov.f32 	%f550, 0f3F800000;
	fma.rn.f32 	%f934, %f933, %f179, %f550;

BB0_102:
	and.b32  	%r404, %r141, 2;
	setp.eq.s32	%p78, %r404, 0;
	@%p78 bra 	BB0_104;

	mov.f32 	%f551, 0f00000000;
	mov.f32 	%f552, 0fBF800000;
	fma.rn.f32 	%f934, %f934, %f552, %f551;

BB0_104:
	mul.f32 	%f553, %f166, %f934;
	mul.f32 	%f191, %f167, %f553;
	mul.f32 	%f192, %f168, %f553;
	mul.f32 	%f193, %f169, %f553;
	mov.f32 	%f936, %f164;
	@%p66 bra 	BB0_106;

	mov.f32 	%f554, 0f00000000;
	mul.rn.f32 	%f936, %f164, %f554;

BB0_106:
	mov.f32 	%f862, 0f27C234C5;
	mov.f32 	%f861, 0f33A22168;
	mov.f32 	%f860, 0f3FC90FDA;
	mul.f32 	%f555, %f936, 0f3F22F983;
	cvt.rni.s32.f32	%r552, %f555;
	cvt.rn.f32.s32	%f556, %r552;
	neg.f32 	%f557, %f556;
	fma.rn.f32 	%f559, %f557, %f860, %f936;
	fma.rn.f32 	%f561, %f557, %f861, %f559;
	fma.rn.f32 	%f938, %f557, %f862, %f561;
	abs.f32 	%f563, %f936;
	setp.leu.f32	%p80, %f563, 0f47CE4780;
	@%p80 bra 	BB0_116;

	mov.u64 	%rd99, %rd1;
	mov.b32 	 %r144, %f936;
	shr.u32 	%r145, %r144, 23;
	bfe.u32 	%r407, %r144, 23, 8;
	add.s32 	%r408, %r407, -128;
	shl.b32 	%r409, %r144, 8;
	or.b32  	%r146, %r409, -2147483648;
	shr.u32 	%r147, %r408, 5;
	mov.u32 	%r544, 0;
	mov.u32 	%r543, %r544;
	mov.u64 	%rd100, 0;

BB0_108:
	.pragma "nounroll";
	shl.b64 	%rd65, %rd100, 2;
	mov.u64 	%rd66, __cudart_i2opi_f;
	add.s64 	%rd67, %rd66, %rd65;
	ld.const.u32 	%r412, [%rd67];
	// inline asm
	{
	mad.lo.cc.u32   %r410, %r412, %r146, %r544;
	madc.hi.u32     %r544, %r412, %r146,  0;
	}
	// inline asm
	st.local.u32 	[%rd99], %r410;
	add.s32 	%r543, %r543, 1;
	cvt.s64.s32	%rd100, %r543;
	mul.wide.s32 	%rd68, %r543, 4;
	add.s64 	%rd99, %rd1, %rd68;
	setp.ne.s32	%p81, %r543, 6;
	@%p81 bra 	BB0_108;

	and.b32  	%r152, %r144, -2147483648;
	st.local.u32 	[%rd1+24], %r544;
	mov.u32 	%r415, 6;
	sub.s32 	%r416, %r415, %r147;
	mul.wide.s32 	%rd69, %r416, 4;
	add.s64 	%rd28, %rd1, %rd69;
	ld.local.u32 	%r545, [%rd28];
	ld.local.u32 	%r546, [%rd28+-4];
	and.b32  	%r155, %r145, 31;
	setp.eq.s32	%p82, %r155, 0;
	@%p82 bra 	BB0_111;

	mov.u32 	%r417, 32;
	sub.s32 	%r418, %r417, %r155;
	shr.u32 	%r419, %r546, %r418;
	shl.b32 	%r420, %r545, %r155;
	add.s32 	%r545, %r419, %r420;
	ld.local.u32 	%r421, [%rd28+-8];
	shr.u32 	%r422, %r421, %r418;
	shl.b32 	%r423, %r546, %r155;
	add.s32 	%r546, %r422, %r423;

BB0_111:
	shr.u32 	%r424, %r546, 30;
	shl.b32 	%r425, %r545, 2;
	add.s32 	%r547, %r424, %r425;
	shl.b32 	%r161, %r546, 2;
	shr.u32 	%r426, %r547, 31;
	shr.u32 	%r427, %r545, 30;
	add.s32 	%r162, %r426, %r427;
	setp.eq.s32	%p83, %r426, 0;
	mov.u32 	%r548, %r152;
	mov.u32 	%r549, %r161;
	@%p83 bra 	BB0_113;

	not.b32 	%r428, %r547;
	neg.s32 	%r163, %r161;
	setp.eq.s32	%p84, %r161, 0;
	selp.u32	%r429, 1, 0, %p84;
	add.s32 	%r547, %r429, %r428;
	xor.b32  	%r165, %r152, -2147483648;
	mov.u32 	%r548, %r165;
	mov.u32 	%r549, %r163;

BB0_113:
	mov.u32 	%r167, %r548;
	neg.s32 	%r430, %r162;
	setp.eq.s32	%p85, %r152, 0;
	selp.b32	%r552, %r162, %r430, %p85;
	clz.b32 	%r551, %r547;
	setp.eq.s32	%p86, %r551, 0;
	shl.b32 	%r431, %r547, %r551;
	mov.u32 	%r432, 32;
	sub.s32 	%r433, %r432, %r551;
	shr.u32 	%r434, %r549, %r433;
	add.s32 	%r435, %r434, %r431;
	selp.b32	%r171, %r547, %r435, %p86;
	mov.u32 	%r436, -921707870;
	mul.hi.u32 	%r550, %r171, %r436;
	setp.lt.s32	%p87, %r550, 1;
	@%p87 bra 	BB0_115;

	mul.lo.s32 	%r437, %r171, -921707870;
	shr.u32 	%r438, %r437, 31;
	shl.b32 	%r439, %r550, 1;
	add.s32 	%r550, %r438, %r439;
	add.s32 	%r551, %r551, 1;

BB0_115:
	mov.u32 	%r440, 126;
	sub.s32 	%r441, %r440, %r551;
	shl.b32 	%r442, %r441, 23;
	add.s32 	%r443, %r550, 1;
	shr.u32 	%r444, %r443, 7;
	add.s32 	%r445, %r444, 1;
	shr.u32 	%r446, %r445, 1;
	add.s32 	%r447, %r446, %r442;
	or.b32  	%r448, %r447, %r167;
	mov.b32 	 %f938, %r448;

BB0_116:
	mul.rn.f32 	%f199, %f938, %f938;
	and.b32  	%r178, %r552, 1;
	setp.eq.s32	%p88, %r178, 0;
	@%p88 bra 	BB0_118;
	bra.uni 	BB0_117;

BB0_118:
	mov.f32 	%f566, 0f3C08839E;
	mov.f32 	%f567, 0fB94CA1F9;
	fma.rn.f32 	%f939, %f567, %f199, %f566;
	bra.uni 	BB0_119;

BB0_117:
	mov.f32 	%f564, 0fBAB6061A;
	mov.f32 	%f565, 0f37CCF5CE;
	fma.rn.f32 	%f939, %f565, %f199, %f564;

BB0_119:
	@%p88 bra 	BB0_121;
	bra.uni 	BB0_120;

BB0_121:
	mov.f32 	%f571, 0fBE2AAAA3;
	fma.rn.f32 	%f572, %f939, %f199, %f571;
	mov.f32 	%f573, 0f00000000;
	fma.rn.f32 	%f940, %f572, %f199, %f573;
	bra.uni 	BB0_122;

BB0_120:
	mov.f32 	%f568, 0f3D2AAAA5;
	fma.rn.f32 	%f569, %f939, %f199, %f568;
	mov.f32 	%f570, 0fBF000000;
	fma.rn.f32 	%f940, %f569, %f199, %f570;

BB0_122:
	fma.rn.f32 	%f941, %f940, %f938, %f938;
	@%p88 bra 	BB0_124;

	mov.f32 	%f574, 0f3F800000;
	fma.rn.f32 	%f941, %f940, %f199, %f574;

BB0_124:
	and.b32  	%r449, %r552, 2;
	setp.eq.s32	%p91, %r449, 0;
	@%p91 bra 	BB0_126;

	mov.f32 	%f575, 0f00000000;
	mov.f32 	%f576, 0fBF800000;
	fma.rn.f32 	%f941, %f941, %f576, %f575;

BB0_126:
	mul.f32 	%f577, %f166, %f941;
	fma.rn.f32 	%f578, %f170, %f577, %f191;
	fma.rn.f32 	%f579, %f171, %f577, %f192;
	fma.rn.f32 	%f580, %f172, %f577, %f193;
	mov.f32 	%f581, 0f3F800000;
	sub.f32 	%f582, %f581, %f165;
	sqrt.approx.f32 	%f583, %f582;
	fma.rn.f32 	%f879, %f49, %f583, %f578;
	fma.rn.f32 	%f874, %f50, %f583, %f579;
	fma.rn.f32 	%f869, %f51, %f583, %f580;
	mov.u32 	%r507, 0;

BB0_127:
	mov.f32 	%f878, %f879;
	mov.f32 	%f873, %f874;
	mov.f32 	%f868, %f869;
	add.s32 	%r508, %r508, 1;
	setp.lt.u32	%p92, %r508, 8;
	@%p92 bra 	BB0_2;
	bra.uni 	BB0_128;

BB0_19:
	selp.f32	%f365, 0f3F800000, 0fBF800000, %p21;
	sqrt.approx.f32 	%f366, %f65;
	fma.rn.f32 	%f367, %f63, %f62, %f366;
	mul.f32 	%f368, %f365, %f367;
	mul.f32 	%f369, %f41, %f368;
	mul.f32 	%f370, %f42, %f368;
	mul.f32 	%f371, %f43, %f368;
	mul.f32 	%f372, %f878, %f62;
	sub.f32 	%f373, %f372, %f369;
	mul.f32 	%f374, %f873, %f62;
	sub.f32 	%f375, %f374, %f370;
	mul.f32 	%f376, %f868, %f62;
	sub.f32 	%f377, %f376, %f371;
	mul.f32 	%f378, %f375, %f375;
	fma.rn.f32 	%f379, %f373, %f373, %f378;
	fma.rn.f32 	%f380, %f377, %f377, %f379;
	rsqrt.approx.f32 	%f381, %f380;
	mul.f32 	%f66, %f373, %f381;
	mul.f32 	%f67, %f375, %f381;
	mul.f32 	%f68, %f377, %f381;
	@%p21 bra 	BB0_21;

	mul.f32 	%f382, %f42, %f67;
	fma.rn.f32 	%f383, %f66, %f41, %f382;
	fma.rn.f32 	%f891, %f68, %f43, %f383;

BB0_21:
	mov.f32 	%f384, 0f3F800000;
	sub.f32 	%f385, %f384, %f891;
	mul.f32 	%f386, %f385, 0f3F75197A;
	mul.f32 	%f387, %f385, %f386;
	mul.f32 	%f388, %f385, %f387;
	mul.f32 	%f389, %f385, %f388;
	fma.rn.f32 	%f71, %f389, %f385, 0f3D2E685C;
	fma.rn.f32 	%f72, %f71, 0f3F000000, 0f3E800000;
	and.b32  	%r220, %r553, 65535;
	shr.u32 	%r221, %r553, 16;
	mad.lo.s32 	%r553, %r220, 36969, %r221;
	and.b32  	%r222, %r554, 65535;
	shr.u32 	%r223, %r554, 16;
	mad.lo.s32 	%r554, %r222, 18000, %r223;
	shl.b32 	%r224, %r553, 16;
	add.s32 	%r225, %r224, %r554;
	and.b32  	%r226, %r225, 8388607;
	or.b32  	%r227, %r226, 1073741824;
	mov.b32 	 %f390, %r227;
	add.f32 	%f391, %f390, 0fC0000000;
	mul.f32 	%f392, %f391, 0f3F000000;
	setp.lt.f32	%p24, %f392, %f72;
	@%p24 bra 	BB0_23;
	bra.uni 	BB0_22;

BB0_23:
	div.full.f32 	%f400, %f71, %f72;
	mul.f32 	%f401, %f885, %f400;
	mul.f32 	%f885, %f35, %f401;
	mul.f32 	%f402, %f884, %f400;
	mul.f32 	%f884, %f36, %f402;
	mul.f32 	%f403, %f883, %f400;
	mul.f32 	%f883, %f37, %f403;
	bra.uni 	BB0_25;

BB0_22:
	sub.f32 	%f394, %f384, %f71;
	sub.f32 	%f395, %f384, %f72;
	div.full.f32 	%f396, %f394, %f395;
	mul.f32 	%f397, %f885, %f396;
	mul.f32 	%f885, %f35, %f397;
	mul.f32 	%f398, %f884, %f396;
	mul.f32 	%f884, %f36, %f398;
	mul.f32 	%f399, %f883, %f396;
	mul.f32 	%f883, %f37, %f399;
	mov.u32 	%r507, 1;
	mov.f32 	%f869, %f68;
	mov.f32 	%f874, %f67;
	mov.f32 	%f879, %f66;
	bra.uni 	BB0_127;

BB0_2:
	mov.u32 	%r510, 0;
	setp.eq.s32	%p2, %r186, 0;
	mov.f32 	%f889, 0f60AD78EC;
	mov.u32 	%r509, %r510;
	mov.u64 	%rd92, 0;
	mov.f32 	%f888, %f889;
	@%p2 bra 	BB0_8;

BB0_3:
	mul.wide.u32 	%rd38, %r509, 44;
	add.s64 	%rd39, %rd32, %rd38;
	ld.const.f32 	%f323, [%rd39];
	ld.const.f32 	%f324, [%rd39+12];
	ld.const.f32 	%f325, [%rd39+8];
	ld.const.f32 	%f326, [%rd39+4];
	sub.f32 	%f327, %f326, %f882;
	sub.f32 	%f328, %f325, %f881;
	sub.f32 	%f329, %f324, %f880;
	mul.f32 	%f330, %f873, %f328;
	fma.rn.f32 	%f331, %f327, %f878, %f330;
	fma.rn.f32 	%f20, %f329, %f868, %f331;
	mul.f32 	%f332, %f328, %f328;
	fma.rn.f32 	%f333, %f327, %f327, %f332;
	fma.rn.f32 	%f334, %f329, %f329, %f333;
	neg.f32 	%f335, %f334;
	fma.rn.f32 	%f336, %f20, %f20, %f335;
	fma.rn.f32 	%f21, %f323, %f323, %f336;
	setp.lt.f32	%p3, %f21, 0f00000000;
	mov.f32 	%f886, 0f00000000;
	@%p3 bra 	BB0_6;

	sqrt.approx.f32 	%f22, %f21;
	sub.f32 	%f886, %f20, %f22;
	setp.gt.f32	%p4, %f886, 0f3C23D70A;
	@%p4 bra 	BB0_6;

	add.f32 	%f337, %f20, %f22;
	setp.gt.f32	%p5, %f337, 0f3C23D70A;
	selp.f32	%f886, %f337, 0f00000000, %p5;

BB0_6:
	setp.lt.f32	%p6, %f886, %f889;
	setp.neu.f32	%p7, %f886, 0f00000000;
	and.pred  	%p8, %p7, %p6;
	selp.b32	%r510, %r509, %r510, %p8;
	selp.f32	%f889, %f886, %f889, %p8;
	add.s32 	%r509, %r509, 1;
	setp.lt.u32	%p9, %r509, %r186;
	@%p9 bra 	BB0_3;

	cvt.u64.u32	%rd92, %r510;
	mov.f32 	%f888, %f889;

BB0_8:
	setp.geu.f32	%p10, %f888, 0f60AD78EC;
	@%p10 bra 	BB0_128;
	bra.uni 	BB0_9;

BB0_14:
	setp.eq.s32	%p18, %r507, 0;
	@%p18 bra 	BB0_128;

	mul.lo.s64 	%rd91, %rd92, 44;
	add.s64 	%rd90, %rd32, %rd91;
	ld.const.f32 	%f864, [%rd90+24];
	mul.lo.s64 	%rd76, %rd92, 44;
	add.s64 	%rd75, %rd32, %rd76;
	ld.const.f32 	%f843, [%rd75+20];
	ld.const.f32 	%f842, [%rd75+16];
	abs.f32 	%f350, %f44;
	mul.f32 	%f351, %f842, %f350;
	mul.f32 	%f352, %f843, %f350;
	mul.f32 	%f353, %f864, %f350;
	fma.rn.f32 	%f944, %f885, %f351, %f944;
	fma.rn.f32 	%f943, %f884, %f352, %f943;
	fma.rn.f32 	%f942, %f883, %f353, %f942;

BB0_128:
	ld.param.u32 	%r496, [RayTracing_param_7];
	ld.param.u64 	%rd77, [RayTracing_param_0];
	ld.param.u32 	%r495, [RayTracing_param_6];
	ld.param.u32 	%r494, [RayTracing_param_5];
	add.s32 	%r451, %r495, -1;
	sub.s32 	%r452, %r451, %r3;
	mad.lo.s32 	%r453, %r452, %r494, %r2;
	mul.wide.s32 	%rd70, %r453, 12;
	add.s64 	%rd29, %rd77, %rd70;
	setp.eq.s32	%p93, %r496, 0;
	@%p93 bra 	BB0_130;

	ld.param.u32 	%r497, [RayTracing_param_7];
	cvt.rn.f32.s32	%f584, %r497;
	add.f32 	%f585, %f584, 0f3F800000;
	rcp.approx.f32 	%f586, %f585;
	ld.global.f32 	%f587, [%rd29];
	fma.rn.f32 	%f588, %f587, %f584, %f944;
	mul.f32 	%f944, %f586, %f588;
	ld.global.f32 	%f589, [%rd29+4];
	ld.global.f32 	%f590, [%rd29+8];
	st.global.f32 	[%rd29], %f944;
	fma.rn.f32 	%f591, %f589, %f584, %f943;
	mul.f32 	%f943, %f586, %f591;
	st.global.f32 	[%rd29+4], %f943;
	fma.rn.f32 	%f592, %f590, %f584, %f942;
	mul.f32 	%f942, %f586, %f592;
	bra.uni 	BB0_131;

BB0_130:
	st.global.f32 	[%rd29], %f944;
	st.global.f32 	[%rd29+4], %f943;

BB0_131:
	st.global.f32 	[%rd29+8], %f942;
	cvt.sat.f32.f32	%f232, %f944;
	mov.f32 	%f594, 0f3E68BA2E;
	cvt.rzi.f32.f32	%f595, %f594;
	fma.rn.f32 	%f596, %f595, 0fC0000000, 0f3EE8BA2E;
	abs.f32 	%f233, %f596;
	setp.eq.f32	%p94, %f232, 0f3F800000;
	mov.f32 	%f593, 0f3F800000;
	mov.f32 	%f952, %f593;
	@%p94 bra 	BB0_146;

	abs.f32 	%f234, %f232;
	setp.gtu.f32	%p95, %f234, 0f7F800000;
	@%p95 bra 	BB0_145;

	mov.f32 	%f597, 0f3EE8BA2E;
	abs.f32 	%f235, %f597;
	setp.gtu.f32	%p96, %f235, 0f7F800000;
	@%p96 bra 	BB0_145;
	bra.uni 	BB0_134;

BB0_145:
	add.f32 	%f244, %f232, 0f3EE8BA2E;
	mov.f32 	%f952, %f244;
	bra.uni 	BB0_146;

BB0_134:
	setp.eq.f32	%p97, %f235, 0f7F800000;
	@%p97 bra 	BB0_144;
	bra.uni 	BB0_135;

BB0_144:
	setp.gt.f32	%p116, %f234, 0f3F800000;
	selp.b32	%r464, 2139095040, 0, %p116;
	mov.b32 	 %f676, %r464;
	setp.eq.f32	%p117, %f232, 0fBF800000;
	selp.f32	%f243, 0f3F800000, %f676, %p117;
	mov.f32 	%f952, %f243;
	bra.uni 	BB0_146;

BB0_135:
	setp.eq.f32	%p98, %f234, 0f7F800000;
	@%p98 bra 	BB0_143;
	bra.uni 	BB0_136;

BB0_143:
	setp.eq.f32	%p113, %f233, 0f3F800000;
	setp.lt.f32	%p114, %f232, 0f00000000;
	and.pred  	%p115, %p114, %p113;
	selp.f32	%f242, 0fFF800000, 0f7F800000, %p115;
	mov.f32 	%f952, %f242;
	bra.uni 	BB0_146;

BB0_136:
	setp.eq.f32	%p99, %f232, 0f00000000;
	@%p99 bra 	BB0_142;
	bra.uni 	BB0_137;

BB0_142:
	setp.eq.f32	%p112, %f233, 0f3F800000;
	add.f32 	%f675, %f232, %f232;
	mov.b32 	 %r462, %f675;
	selp.b32	%r463, %r462, 0, %p112;
	mov.b32 	 %f241, %r463;
	mov.f32 	%f952, %f241;
	bra.uni 	BB0_146;

BB0_137:
	setp.geu.f32	%p100, %f232, 0f00000000;
	@%p100 bra 	BB0_139;

	cvt.rzi.f32.f32	%f600, %f597;
	setp.neu.f32	%p101, %f600, 0f3EE8BA2E;
	mov.f32 	%f598, 0f7FFFFFFF;
	mov.f32 	%f952, %f598;
	@%p101 bra 	BB0_146;

BB0_139:
	setp.lt.f32	%p102, %f234, 0f00800000;
	selp.f32	%f605, 0fC3170000, 0fC2FE0000, %p102;
	mul.f32 	%f606, %f234, 0f4B800000;
	selp.f32	%f607, %f606, %f234, %p102;
	mov.b32 	 %r454, %f607;
	and.b32  	%r455, %r454, 8388607;
	or.b32  	%r456, %r455, 1065353216;
	mov.b32 	 %f608, %r456;
	shr.u32 	%r457, %r454, 23;
	cvt.rn.f32.u32	%f609, %r457;
	add.f32 	%f610, %f605, %f609;
	setp.gt.f32	%p103, %f608, 0f3FB504F3;
	mul.f32 	%f611, %f608, 0f3F000000;
	add.f32 	%f612, %f610, 0f3F800000;
	selp.f32	%f613, %f611, %f608, %p103;
	selp.f32	%f614, %f612, %f610, %p103;
	add.f32 	%f615, %f613, 0fBF800000;
	add.f32 	%f602, %f613, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f601,%f602;
	// inline asm
	add.f32 	%f616, %f615, %f615;
	mul.f32 	%f617, %f616, %f601;
	mul.f32 	%f618, %f617, %f617;
	mov.f32 	%f619, 0f3C4CAF63;
	mov.f32 	%f620, 0f3B18F0FE;
	fma.rn.f32 	%f621, %f620, %f618, %f619;
	mov.f32 	%f622, 0f3DAAAABD;
	fma.rn.f32 	%f623, %f621, %f618, %f622;
	mul.rn.f32 	%f624, %f623, %f618;
	mul.rn.f32 	%f625, %f624, %f617;
	sub.f32 	%f626, %f615, %f617;
	neg.f32 	%f627, %f617;
	add.f32 	%f628, %f626, %f626;
	fma.rn.f32 	%f629, %f627, %f615, %f628;
	mul.rn.f32 	%f630, %f601, %f629;
	add.f32 	%f631, %f617, %f625;
	sub.f32 	%f632, %f617, %f631;
	add.f32 	%f633, %f625, %f632;
	add.f32 	%f634, %f630, %f633;
	add.f32 	%f635, %f631, %f634;
	sub.f32 	%f636, %f631, %f635;
	add.f32 	%f637, %f634, %f636;
	mov.f32 	%f638, 0f3F317200;
	mul.rn.f32 	%f639, %f614, %f638;
	mov.f32 	%f640, 0f35BFBE8E;
	mul.rn.f32 	%f641, %f614, %f640;
	add.f32 	%f642, %f639, %f635;
	sub.f32 	%f643, %f639, %f642;
	add.f32 	%f644, %f635, %f643;
	add.f32 	%f645, %f637, %f644;
	add.f32 	%f646, %f641, %f645;
	add.f32 	%f647, %f642, %f646;
	sub.f32 	%f648, %f642, %f647;
	add.f32 	%f649, %f646, %f648;
	setp.gt.f32	%p104, %f235, 0f77F684DF;
	selp.f32	%f650, 0f3868BA2E, 0f3EE8BA2E, %p104;
	mul.rn.f32 	%f651, %f650, %f647;
	neg.f32 	%f652, %f651;
	fma.rn.f32 	%f653, %f650, %f647, %f652;
	fma.rn.f32 	%f654, %f650, %f649, %f653;
	mov.f32 	%f655, 0f00000000;
	fma.rn.f32 	%f656, %f655, %f647, %f654;
	add.rn.f32 	%f657, %f651, %f656;
	neg.f32 	%f658, %f657;
	add.rn.f32 	%f659, %f651, %f658;
	add.rn.f32 	%f660, %f659, %f656;
	mov.b32 	 %r458, %f657;
	setp.eq.s32	%p105, %r458, 1118925336;
	add.s32 	%r459, %r458, -1;
	mov.b32 	 %f661, %r459;
	add.f32 	%f662, %f660, 0f37000000;
	selp.f32	%f663, %f661, %f657, %p105;
	selp.f32	%f236, %f662, %f660, %p105;
	mul.f32 	%f664, %f663, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f665, %f664;
	mov.f32 	%f666, 0fBF317200;
	fma.rn.f32 	%f667, %f665, %f666, %f663;
	mov.f32 	%f668, 0fB5BFBE8E;
	fma.rn.f32 	%f669, %f665, %f668, %f667;
	mul.f32 	%f604, %f669, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f603,%f604;
	// inline asm
	add.f32 	%f670, %f665, 0f00000000;
	ex2.approx.f32 	%f671, %f670;
	mul.f32 	%f672, %f603, %f671;
	setp.lt.f32	%p106, %f663, 0fC2D20000;
	selp.f32	%f673, 0f00000000, %f672, %p106;
	setp.gt.f32	%p107, %f663, 0f42D20000;
	selp.f32	%f945, 0f7F800000, %f673, %p107;
	setp.eq.f32	%p108, %f945, 0f7F800000;
	@%p108 bra 	BB0_141;

	fma.rn.f32 	%f945, %f945, %f236, %f945;

BB0_141:
	setp.eq.f32	%p109, %f233, 0f3F800000;
	setp.lt.f32	%p110, %f232, 0f00000000;
	and.pred  	%p111, %p110, %p109;
	mov.b32 	 %r460, %f945;
	xor.b32  	%r461, %r460, -2147483648;
	mov.b32 	 %f674, %r461;
	selp.f32	%f240, %f674, %f945, %p111;
	mov.f32 	%f952, %f240;

BB0_146:
	mov.f32 	%f245, %f952;
	fma.rn.f32 	%f246, %f245, 0f437F0000, 0f3F000000;
	cvt.sat.f32.f32	%f247, %f943;
	setp.eq.f32	%p118, %f247, 0f3F800000;
	mov.f32 	%f951, %f593;
	@%p118 bra 	BB0_161;

	abs.f32 	%f248, %f247;
	setp.gtu.f32	%p119, %f248, 0f7F800000;
	@%p119 bra 	BB0_160;

	mov.f32 	%f678, 0f3EE8BA2E;
	abs.f32 	%f249, %f678;
	setp.gtu.f32	%p120, %f249, 0f7F800000;
	@%p120 bra 	BB0_160;
	bra.uni 	BB0_149;

BB0_160:
	add.f32 	%f951, %f247, 0f3EE8BA2E;
	bra.uni 	BB0_161;

BB0_149:
	setp.eq.f32	%p121, %f249, 0f7F800000;
	@%p121 bra 	BB0_159;
	bra.uni 	BB0_150;

BB0_159:
	setp.gt.f32	%p140, %f248, 0f3F800000;
	selp.b32	%r475, 2139095040, 0, %p140;
	mov.b32 	 %f757, %r475;
	setp.eq.f32	%p141, %f247, 0fBF800000;
	selp.f32	%f951, 0f3F800000, %f757, %p141;
	bra.uni 	BB0_161;

BB0_150:
	setp.eq.f32	%p122, %f248, 0f7F800000;
	@%p122 bra 	BB0_158;
	bra.uni 	BB0_151;

BB0_158:
	setp.eq.f32	%p137, %f233, 0f3F800000;
	setp.lt.f32	%p138, %f247, 0f00000000;
	and.pred  	%p139, %p138, %p137;
	selp.f32	%f951, 0fFF800000, 0f7F800000, %p139;
	bra.uni 	BB0_161;

BB0_151:
	setp.eq.f32	%p123, %f247, 0f00000000;
	@%p123 bra 	BB0_157;
	bra.uni 	BB0_152;

BB0_157:
	setp.eq.f32	%p136, %f233, 0f3F800000;
	add.f32 	%f756, %f247, %f247;
	mov.b32 	 %r473, %f756;
	selp.b32	%r474, %r473, 0, %p136;
	mov.b32 	 %f951, %r474;
	bra.uni 	BB0_161;

BB0_152:
	setp.geu.f32	%p124, %f247, 0f00000000;
	@%p124 bra 	BB0_154;

	cvt.rzi.f32.f32	%f681, %f678;
	setp.neu.f32	%p125, %f681, 0f3EE8BA2E;
	mov.f32 	%f951, 0f7FFFFFFF;
	@%p125 bra 	BB0_161;

BB0_154:
	setp.lt.f32	%p126, %f248, 0f00800000;
	selp.f32	%f686, 0fC3170000, 0fC2FE0000, %p126;
	mul.f32 	%f687, %f248, 0f4B800000;
	selp.f32	%f688, %f687, %f248, %p126;
	mov.b32 	 %r465, %f688;
	and.b32  	%r466, %r465, 8388607;
	or.b32  	%r467, %r466, 1065353216;
	mov.b32 	 %f689, %r467;
	shr.u32 	%r468, %r465, 23;
	cvt.rn.f32.u32	%f690, %r468;
	add.f32 	%f691, %f686, %f690;
	setp.gt.f32	%p127, %f689, 0f3FB504F3;
	mul.f32 	%f692, %f689, 0f3F000000;
	add.f32 	%f693, %f691, 0f3F800000;
	selp.f32	%f694, %f692, %f689, %p127;
	selp.f32	%f695, %f693, %f691, %p127;
	add.f32 	%f696, %f694, 0fBF800000;
	add.f32 	%f683, %f694, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f682,%f683;
	// inline asm
	add.f32 	%f697, %f696, %f696;
	mul.f32 	%f698, %f697, %f682;
	mul.f32 	%f699, %f698, %f698;
	mov.f32 	%f700, 0f3C4CAF63;
	mov.f32 	%f701, 0f3B18F0FE;
	fma.rn.f32 	%f702, %f701, %f699, %f700;
	mov.f32 	%f703, 0f3DAAAABD;
	fma.rn.f32 	%f704, %f702, %f699, %f703;
	mul.rn.f32 	%f705, %f704, %f699;
	mul.rn.f32 	%f706, %f705, %f698;
	sub.f32 	%f707, %f696, %f698;
	neg.f32 	%f708, %f698;
	add.f32 	%f709, %f707, %f707;
	fma.rn.f32 	%f710, %f708, %f696, %f709;
	mul.rn.f32 	%f711, %f682, %f710;
	add.f32 	%f712, %f698, %f706;
	sub.f32 	%f713, %f698, %f712;
	add.f32 	%f714, %f706, %f713;
	add.f32 	%f715, %f711, %f714;
	add.f32 	%f716, %f712, %f715;
	sub.f32 	%f717, %f712, %f716;
	add.f32 	%f718, %f715, %f717;
	mov.f32 	%f719, 0f3F317200;
	mul.rn.f32 	%f720, %f695, %f719;
	mov.f32 	%f721, 0f35BFBE8E;
	mul.rn.f32 	%f722, %f695, %f721;
	add.f32 	%f723, %f720, %f716;
	sub.f32 	%f724, %f720, %f723;
	add.f32 	%f725, %f716, %f724;
	add.f32 	%f726, %f718, %f725;
	add.f32 	%f727, %f722, %f726;
	add.f32 	%f728, %f723, %f727;
	sub.f32 	%f729, %f723, %f728;
	add.f32 	%f730, %f727, %f729;
	setp.gt.f32	%p128, %f249, 0f77F684DF;
	selp.f32	%f731, 0f3868BA2E, 0f3EE8BA2E, %p128;
	mul.rn.f32 	%f732, %f731, %f728;
	neg.f32 	%f733, %f732;
	fma.rn.f32 	%f734, %f731, %f728, %f733;
	fma.rn.f32 	%f735, %f731, %f730, %f734;
	mov.f32 	%f736, 0f00000000;
	fma.rn.f32 	%f737, %f736, %f728, %f735;
	add.rn.f32 	%f738, %f732, %f737;
	neg.f32 	%f739, %f738;
	add.rn.f32 	%f740, %f732, %f739;
	add.rn.f32 	%f741, %f740, %f737;
	mov.b32 	 %r469, %f738;
	setp.eq.s32	%p129, %r469, 1118925336;
	add.s32 	%r470, %r469, -1;
	mov.b32 	 %f742, %r470;
	add.f32 	%f743, %f741, 0f37000000;
	selp.f32	%f744, %f742, %f738, %p129;
	selp.f32	%f250, %f743, %f741, %p129;
	mul.f32 	%f745, %f744, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f746, %f745;
	mov.f32 	%f747, 0fBF317200;
	fma.rn.f32 	%f748, %f746, %f747, %f744;
	mov.f32 	%f749, 0fB5BFBE8E;
	fma.rn.f32 	%f750, %f746, %f749, %f748;
	mul.f32 	%f685, %f750, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f684,%f685;
	// inline asm
	add.f32 	%f751, %f746, 0f00000000;
	ex2.approx.f32 	%f752, %f751;
	mul.f32 	%f753, %f684, %f752;
	setp.lt.f32	%p130, %f744, 0fC2D20000;
	selp.f32	%f754, 0f00000000, %f753, %p130;
	setp.gt.f32	%p131, %f744, 0f42D20000;
	selp.f32	%f946, 0f7F800000, %f754, %p131;
	setp.eq.f32	%p132, %f946, 0f7F800000;
	@%p132 bra 	BB0_156;

	fma.rn.f32 	%f946, %f946, %f250, %f946;

BB0_156:
	setp.eq.f32	%p133, %f233, 0f3F800000;
	setp.lt.f32	%p134, %f247, 0f00000000;
	and.pred  	%p135, %p134, %p133;
	mov.b32 	 %r471, %f946;
	xor.b32  	%r472, %r471, -2147483648;
	mov.b32 	 %f755, %r472;
	selp.f32	%f951, %f755, %f946, %p135;

BB0_161:
	cvt.rzi.s32.f32	%r476, %f246;
	fma.rn.f32 	%f759, %f951, 0f437F0000, 0f3F000000;
	cvt.rzi.s32.f32	%r477, %f759;
	shl.b32 	%r478, %r477, 8;
	or.b32  	%r185, %r478, %r476;
	cvt.sat.f32.f32	%f260, %f942;
	setp.eq.f32	%p142, %f260, 0f3F800000;
	mov.f32 	%f950, %f593;
	@%p142 bra 	BB0_176;

	abs.f32 	%f261, %f260;
	setp.gtu.f32	%p143, %f261, 0f7F800000;
	@%p143 bra 	BB0_175;

	mov.f32 	%f760, 0f3EE8BA2E;
	abs.f32 	%f262, %f760;
	setp.gtu.f32	%p144, %f262, 0f7F800000;
	@%p144 bra 	BB0_175;
	bra.uni 	BB0_164;

BB0_175:
	add.f32 	%f950, %f260, 0f3EE8BA2E;
	bra.uni 	BB0_176;

BB0_164:
	setp.eq.f32	%p145, %f262, 0f7F800000;
	@%p145 bra 	BB0_174;
	bra.uni 	BB0_165;

BB0_174:
	setp.gt.f32	%p164, %f261, 0f3F800000;
	selp.b32	%r489, 2139095040, 0, %p164;
	mov.b32 	 %f839, %r489;
	setp.eq.f32	%p165, %f260, 0fBF800000;
	selp.f32	%f950, 0f3F800000, %f839, %p165;
	bra.uni 	BB0_176;

BB0_165:
	setp.eq.f32	%p146, %f261, 0f7F800000;
	@%p146 bra 	BB0_173;
	bra.uni 	BB0_166;

BB0_173:
	setp.eq.f32	%p161, %f233, 0f3F800000;
	setp.lt.f32	%p162, %f260, 0f00000000;
	and.pred  	%p163, %p162, %p161;
	selp.f32	%f950, 0fFF800000, 0f7F800000, %p163;
	bra.uni 	BB0_176;

BB0_166:
	setp.eq.f32	%p147, %f260, 0f00000000;
	@%p147 bra 	BB0_172;
	bra.uni 	BB0_167;

BB0_172:
	setp.eq.f32	%p160, %f233, 0f3F800000;
	add.f32 	%f838, %f260, %f260;
	mov.b32 	 %r487, %f838;
	selp.b32	%r488, %r487, 0, %p160;
	mov.b32 	 %f950, %r488;
	bra.uni 	BB0_176;

BB0_167:
	setp.geu.f32	%p148, %f260, 0f00000000;
	@%p148 bra 	BB0_169;

	cvt.rzi.f32.f32	%f763, %f760;
	setp.neu.f32	%p149, %f763, 0f3EE8BA2E;
	mov.f32 	%f950, 0f7FFFFFFF;
	@%p149 bra 	BB0_176;

BB0_169:
	setp.lt.f32	%p150, %f261, 0f00800000;
	selp.f32	%f768, 0fC3170000, 0fC2FE0000, %p150;
	mul.f32 	%f769, %f261, 0f4B800000;
	selp.f32	%f770, %f769, %f261, %p150;
	mov.b32 	 %r479, %f770;
	and.b32  	%r480, %r479, 8388607;
	or.b32  	%r481, %r480, 1065353216;
	mov.b32 	 %f771, %r481;
	shr.u32 	%r482, %r479, 23;
	cvt.rn.f32.u32	%f772, %r482;
	add.f32 	%f773, %f768, %f772;
	setp.gt.f32	%p151, %f771, 0f3FB504F3;
	mul.f32 	%f774, %f771, 0f3F000000;
	add.f32 	%f775, %f773, 0f3F800000;
	selp.f32	%f776, %f774, %f771, %p151;
	selp.f32	%f777, %f775, %f773, %p151;
	add.f32 	%f778, %f776, 0fBF800000;
	add.f32 	%f765, %f776, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f764,%f765;
	// inline asm
	add.f32 	%f779, %f778, %f778;
	mul.f32 	%f780, %f779, %f764;
	mul.f32 	%f781, %f780, %f780;
	mov.f32 	%f782, 0f3C4CAF63;
	mov.f32 	%f783, 0f3B18F0FE;
	fma.rn.f32 	%f784, %f783, %f781, %f782;
	mov.f32 	%f785, 0f3DAAAABD;
	fma.rn.f32 	%f786, %f784, %f781, %f785;
	mul.rn.f32 	%f787, %f786, %f781;
	mul.rn.f32 	%f788, %f787, %f780;
	sub.f32 	%f789, %f778, %f780;
	neg.f32 	%f790, %f780;
	add.f32 	%f791, %f789, %f789;
	fma.rn.f32 	%f792, %f790, %f778, %f791;
	mul.rn.f32 	%f793, %f764, %f792;
	add.f32 	%f794, %f780, %f788;
	sub.f32 	%f795, %f780, %f794;
	add.f32 	%f796, %f788, %f795;
	add.f32 	%f797, %f793, %f796;
	add.f32 	%f798, %f794, %f797;
	sub.f32 	%f799, %f794, %f798;
	add.f32 	%f800, %f797, %f799;
	mov.f32 	%f801, 0f3F317200;
	mul.rn.f32 	%f802, %f777, %f801;
	mov.f32 	%f803, 0f35BFBE8E;
	mul.rn.f32 	%f804, %f777, %f803;
	add.f32 	%f805, %f802, %f798;
	sub.f32 	%f806, %f802, %f805;
	add.f32 	%f807, %f798, %f806;
	add.f32 	%f808, %f800, %f807;
	add.f32 	%f809, %f804, %f808;
	add.f32 	%f810, %f805, %f809;
	sub.f32 	%f811, %f805, %f810;
	add.f32 	%f812, %f809, %f811;
	setp.gt.f32	%p152, %f262, 0f77F684DF;
	selp.f32	%f813, 0f3868BA2E, 0f3EE8BA2E, %p152;
	mul.rn.f32 	%f814, %f813, %f810;
	neg.f32 	%f815, %f814;
	fma.rn.f32 	%f816, %f813, %f810, %f815;
	fma.rn.f32 	%f817, %f813, %f812, %f816;
	mov.f32 	%f818, 0f00000000;
	fma.rn.f32 	%f819, %f818, %f810, %f817;
	add.rn.f32 	%f820, %f814, %f819;
	neg.f32 	%f821, %f820;
	add.rn.f32 	%f822, %f814, %f821;
	add.rn.f32 	%f823, %f822, %f819;
	mov.b32 	 %r483, %f820;
	setp.eq.s32	%p153, %r483, 1118925336;
	add.s32 	%r484, %r483, -1;
	mov.b32 	 %f824, %r484;
	add.f32 	%f825, %f823, 0f37000000;
	selp.f32	%f826, %f824, %f820, %p153;
	selp.f32	%f263, %f825, %f823, %p153;
	mul.f32 	%f827, %f826, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f828, %f827;
	mov.f32 	%f829, 0fBF317200;
	fma.rn.f32 	%f830, %f828, %f829, %f826;
	mov.f32 	%f831, 0fB5BFBE8E;
	fma.rn.f32 	%f832, %f828, %f831, %f830;
	mul.f32 	%f767, %f832, 0f3FB8AA3B;
	// inline asm
	ex2.approx.ftz.f32 %f766,%f767;
	// inline asm
	add.f32 	%f833, %f828, 0f00000000;
	ex2.approx.f32 	%f834, %f833;
	mul.f32 	%f835, %f766, %f834;
	setp.lt.f32	%p154, %f826, 0fC2D20000;
	selp.f32	%f836, 0f00000000, %f835, %p154;
	setp.gt.f32	%p155, %f826, 0f42D20000;
	selp.f32	%f947, 0f7F800000, %f836, %p155;
	setp.eq.f32	%p156, %f947, 0f7F800000;
	@%p156 bra 	BB0_171;

	fma.rn.f32 	%f947, %f947, %f263, %f947;

BB0_171:
	setp.eq.f32	%p157, %f233, 0f3F800000;
	setp.lt.f32	%p158, %f260, 0f00000000;
	and.pred  	%p159, %p158, %p157;
	mov.b32 	 %r485, %f947;
	xor.b32  	%r486, %r485, -2147483648;
	mov.b32 	 %f837, %r486;
	selp.f32	%f950, %f837, %f947, %p159;

BB0_176:
	mov.b32	%r505, %envreg3;
	mov.u32 	%r504, %ntid.x;
	mov.u32 	%r503, %ctaid.x;
	mov.u32 	%r502, %tid.x;
	mad.lo.s32 	%r501, %r503, %r504, %r505;
	add.s32 	%r500, %r501, %r502;
	shl.b32 	%r499, %r500, 1;
	mul.wide.s32 	%rd81, %r499, 4;
	ld.param.u64 	%rd80, [RayTracing_param_1];
	add.s64 	%rd79, %rd80, %rd81;
	ld.param.u64 	%rd78, [RayTracing_param_8];
	ld.param.u32 	%r498, [RayTracing_param_5];
	fma.rn.f32 	%f840, %f950, 0f437F0000, 0f3F000000;
	cvt.rzi.s32.f32	%r490, %f840;
	shl.b32 	%r491, %r490, 16;
	or.b32  	%r492, %r185, %r491;
	mad.lo.s32 	%r493, %r3, %r498, %r2;
	mul.wide.s32 	%rd71, %r493, 4;
	add.s64 	%rd72, %rd78, %rd71;
	st.global.u32 	[%rd72], %r492;
	st.global.u32 	[%rd79], %r553;
	st.global.u32 	[%rd79+4], %r554;

BB0_177:
	ret;
}


