// Seed: 1640117012
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  assign id_2 = id_1;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1
    , id_13,
    input uwire id_2,
    output wand id_3,
    output tri0 id_4,
    input uwire id_5,
    input supply1 id_6,
    output tri id_7,
    output tri0 id_8,
    input wand id_9,
    output uwire id_10
    , id_14,
    input supply1 id_11
);
  module_0(
      id_13, id_13
  );
  wire id_15, id_16;
endmodule
