// Seed: 4238288715
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  assign module_1.id_2 = 0;
  output wire id_1;
  logic id_3;
  logic [1 : -1] id_4;
endmodule
module module_1 (
    id_1,
    id_2
);
  output supply1 id_2;
  module_0 modCall_1 (
      id_2,
      id_1
  );
  output wire id_1;
  assign id_2 = -1;
endmodule
module module_2 (
    input tri1 id_0,
    input supply1 id_1,
    input wor id_2,
    input tri1 id_3,
    input wand id_4,
    input wand id_5,
    input tri0 id_6,
    input wand id_7,
    input wand id_8,
    input uwire id_9
    , id_22,
    input wire id_10,
    input tri id_11,
    output wire id_12,
    input supply0 id_13,
    output wand id_14,
    input wire id_15,
    input wand id_16,
    input supply0 id_17,
    input tri1 id_18,
    input tri1 id_19,
    output tri1 id_20
);
  logic id_23;
  module_0 modCall_1 (
      id_22,
      id_23
  );
endmodule
