# Day 14: SystemVerilog for Verification

**Week 4 Â· Lab Session**

See `docs/day14_*.md` for detailed session guide.
