<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>VESONT: VGA_Driver/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f410cx.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">VESONT<span id="projectnumber">&#160;1.0</span>
   </div>
   <div id="projectbrief">desining and building an API</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_9b768d0e950171b13bc0719abe82d43d.html">VGA_Driver</a></li><li class="navelem"><a class="el" href="dir_fe45b668cd14c40102b28325e3244a12.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_1f946478cc5f2cff846ad20703da6991.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_788b3f99fca2fe2f569219862425c4ae.html">Device</a></li><li class="navelem"><a class="el" href="dir_6dddf4c8cd5f40a741662054cab378af.html">ST</a></li><li class="navelem"><a class="el" href="dir_9c20438444767db02bb53da1d2142b37.html">STM32F4xx</a></li><li class="navelem"><a class="el" href="dir_1900b7fd78ddbace63a723e2844d5343.html">Include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">stm32f410cx.h</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32f410cx_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#ifndef __STM32F410Cx_H</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#define __STM32F410Cx_H</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga45a97e4bb8b6ce7c334acc5f45ace3ba">   47</a></span><span class="preprocessor">#define __CM4_REV                 0x0001U  </span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">   48</a></span><span class="preprocessor">#define __MPU_PRESENT             1U       </span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">   49</a></span><span class="preprocessor">#define __NVIC_PRIO_BITS          4U       </span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">   50</a></span><span class="preprocessor">#define __Vendor_SysTickConfig    0U       </span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gac1ba8a48ca926bddc88be9bfd7d42641">   51</a></span><span class="preprocessor">#define __FPU_PRESENT             1U       </span></div>
<div class="foldopen" id="foldopen00065" data-start="{" data-end="};">
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">   65</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>{</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">  /******  Cortex-M4 Processor Exceptions Numbers ****************************************************************/</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">   68</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>         = -14,    </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">   69</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>       = -12,    </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">   70</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>               = -11,    </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">   71</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>             = -10,    </div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">   72</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                 = -5,     </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">   73</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>           = -4,     </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">   74</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                 = -2,     </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">   75</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                = -1,     </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">  /******  STM32 specific Interrupt Numbers **********************************************************************/</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">   77</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a>                   = 0,      </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">   78</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a>                    = 1,      </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">   79</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a>             = 2,      </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">   80</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a>               = 3,      </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">   81</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a>                  = 4,      </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">   82</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a>                    = 5,      </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">   83</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a>                  = 6,      </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">   84</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a>                  = 7,      </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">   85</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a>                  = 8,      </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">   86</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a>                  = 9,      </div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">   87</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a>                  = 10,     </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c">   88</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a>           = 11,     </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285">   89</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a>           = 12,     </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8">   90</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a>           = 13,     </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2">   91</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a>           = 14,     </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a">   92</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a>           = 15,     </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e">   93</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a>           = 16,     </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486">   94</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a>           = 17,     </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">   95</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a>                    = 18,     </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">   96</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a>                = 23,     </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">   97</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a>          = 24,     </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9">   98</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9">TIM1_UP_IRQn</a>                = 25,     </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">   99</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a>     = 26,     </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">  100</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a>                = 27,     </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">  101</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a>                = 31,     </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">  102</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a>                = 32,     </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">  103</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a>                = 33,     </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">  104</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a>                = 34,     </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">  105</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>                   = 35,     </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">  106</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>                   = 36,     </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">  107</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a>                 = 37,     </div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">  108</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a>                 = 38,     </div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">  109</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a>              = 40,     </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">  110</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a>              = 41,     </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8">  111</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a>           = 47,     </div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">  112</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a>                   = 50,     </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">  113</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a>               = 54,     </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb">  114</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a>           = 56,     </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb">  115</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a>           = 57,     </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36">  116</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a>           = 58,     </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4">  117</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a>           = 59,     </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0">  118</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a>           = 60,     </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03">  119</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a>           = 68,     </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800">  120</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a>           = 69,     </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">  121</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a>           = 70,     </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c">  122</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a>                 = 71,     </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5">  123</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5">RNG_IRQn</a>                    = 80,     </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">  124</a></span>  <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a>                    = 81,     </div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8de7284a27e86fea60363a80fcd74d77">  125</a></span>                                                              <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8de7284a27e86fea60363a80fcd74d77">SPI5_IRQn</a>                   = 85,     </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae9ea903d536521f9b94e5d0d538ca501">  126</a></span>                                                                              <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae9ea903d536521f9b94e5d0d538ca501">FMPI2C1_EV_IRQn</a>             = 95,     </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7864e18739e921e82f8b0e18cdafe2c0">  127</a></span>                                                                              <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7864e18739e921e82f8b0e18cdafe2c0">FMPI2C1_ER_IRQn</a>             = 96,     </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>                                                                              <a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6">LPTIM1_IRQn</a>                 = 97      </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6">  129</a></span>} <a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a>;</div>
</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">#include &quot;core_cm4.h&quot;</span>             <span class="comment">/* Cortex-M4 processor and core peripherals */</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">#include &quot;<a class="code" href="system__stm32f4xx_8h.html">system_stm32f4xx.h</a>&quot;</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>{</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;     </div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;    </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;    </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMPR1;  </div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMPR2;  </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR1;  </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR2;  </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR3;  </div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JOFR4;  </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HTR;    </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LTR;    </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR1;   </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR2;   </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SQR3;   </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JSQR;   </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR1;   </div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR2;   </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR3;   </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t JDR4;   </div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;     </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>} <a class="code hl_struct" href="struct_a_d_c___type_def.html">ADC_TypeDef</a>;</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span> </div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>{</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;    </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;    </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CDR;    </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>} <a class="code hl_struct" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a>;</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span> </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>{</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;         </div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  IDR;        </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>  uint8_t       RESERVED0;  </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>  uint16_t      RESERVED1;  </div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;         </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>} <a class="code hl_struct" href="struct_c_r_c___type_def.html">CRC_TypeDef</a>;</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>{</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;       </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWTRIGR;  </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12R1;  </div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12L1;  </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8R1;   </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12R2;  </div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12L2;  </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8R2;   </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12RD;  </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR12LD;  </div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DHR8RD;   </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DOR1;     </div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DOR2;     </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;       </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>} <a class="code hl_struct" href="struct_d_a_c___type_def.html">DAC_TypeDef</a>;</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span> </div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>{</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDCODE;  </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;      </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1FZ;  </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2FZ;  </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>} <a class="code hl_struct" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a>;</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span> </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>{</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;     </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t NDTR;   </div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PAR;    </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t M0AR;   </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t M1AR;   </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FCR;    </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>} <a class="code hl_struct" href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a>;</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span> </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>{</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LISR;   </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HISR;   </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LIFCR;  </div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HIFCR;  </div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>} <a class="code hl_struct" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>;</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span> </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>{</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IMR;    </div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EMR;    </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RTSR;   </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FTSR;   </div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SWIER;  </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PR;     </div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>} <a class="code hl_struct" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a>;</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span> </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>{</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACR;      </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t KEYR;     </div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPTKEYR;  </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;       </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;       </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPTCR;    </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OPTCR1;   </div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>} <a class="code hl_struct" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a>;</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span> </div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>{</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MODER;    </div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OTYPER;   </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OSPEEDR;  </div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PUPDR;    </div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IDR;      </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ODR;      </div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BSRR;     </div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LCKR;     </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AFR[2];   </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>} <a class="code hl_struct" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>;</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span> </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>{</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MEMRMP;       </div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PMC;          </div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTICR[4];    </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>  uint32_t      RESERVED;     </div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">  305</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_y_s_c_f_g___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">CFGR2</a>;        </div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CMPCR;        </div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="struct_s_y_s_c_f_g___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">  307</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_s_y_s_c_f_g___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>;         </div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>} <a class="code hl_struct" href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a>;</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span> </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>{</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;        </div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;        </div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OAR1;       </div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OAR2;       </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;         </div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR1;        </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR2;        </div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;        </div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TRISE;      </div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FLTR;       </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>} <a class="code hl_struct" href="struct_i2_c___type_def.html">I2C_TypeDef</a>;</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span> </div>
<div class="foldopen" id="foldopen00332" data-start="{" data-end="};">
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="struct_f_m_p_i2_c___type_def.html">  332</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>{</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="struct_f_m_p_i2_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">  334</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_m_p_i2_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;         </div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="struct_f_m_p_i2_c___type_def.html#afdfa307571967afb1d97943e982b6586">  335</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_m_p_i2_c___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;         </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="struct_f_m_p_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6">  336</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_m_p_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6">OAR1</a>;        </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="struct_f_m_p_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6">  337</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_m_p_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6">OAR2</a>;        </div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="struct_f_m_p_i2_c___type_def.html#a5576a30ffbe0a0800ce7788610327677">  338</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_m_p_i2_c___type_def.html#a5576a30ffbe0a0800ce7788610327677">TIMINGR</a>;     </div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="struct_f_m_p_i2_c___type_def.html#a95187d83f061ebbddd8668d0db3fbaa5">  339</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_m_p_i2_c___type_def.html#a95187d83f061ebbddd8668d0db3fbaa5">TIMEOUTR</a>;    </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="struct_f_m_p_i2_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">  340</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_m_p_i2_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;         </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="struct_f_m_p_i2_c___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">  341</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_m_p_i2_c___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a>;         </div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="struct_f_m_p_i2_c___type_def.html#af427631ab4515bb1f16bf5869682c18b">  342</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_m_p_i2_c___type_def.html#af427631ab4515bb1f16bf5869682c18b">PECR</a>;        </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="struct_f_m_p_i2_c___type_def.html#a9bf29a9104cb5569823ab892174f9c8c">  343</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_m_p_i2_c___type_def.html#a9bf29a9104cb5569823ab892174f9c8c">RXDR</a>;        </div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="struct_f_m_p_i2_c___type_def.html#ad7e8d785fff2acfeb8814e43bda8dd72">  344</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_f_m_p_i2_c___type_def.html#ad7e8d785fff2acfeb8814e43bda8dd72">TXDR</a>;        </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span>} <a class="code hl_struct" href="struct_f_m_p_i2_c___type_def.html">FMPI2C_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span> </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>{</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t KR;   </div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PR;   </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RLR;  </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;   </div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>} <a class="code hl_struct" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a>;</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span> </div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span> </div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>{</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;   </div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;  </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>} <a class="code hl_struct" href="struct_p_w_r___type_def.html">PWR_TypeDef</a>;</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span> </div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>{</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;            </div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PLLCFGR;       </div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR;          </div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CIR;           </div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB1RSTR;      </div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>  uint32_t      RESERVED0[3];  </div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1RSTR;      </div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2RSTR;      </div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>  uint32_t      RESERVED1[2];  </div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB1ENR;       </div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>  uint32_t      RESERVED2[3];  </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1ENR;       </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2ENR;       </div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>  uint32_t      RESERVED3[2];  </div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHB1LPENR;     </div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>  uint32_t      RESERVED4[3];  </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB1LPENR;     </div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t APB2LPENR;     </div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>  uint32_t      RESERVED5[2];  </div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BDCR;          </div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSR;           </div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>  uint32_t      RESERVED6[2];  </div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SSCGR;         </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>  uint32_t      RESERVED7[2];   </div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCKCFGR;       </div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a968181c52f663e22dd22d2622deb2455">  401</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#a968181c52f663e22dd22d2622deb2455">CKGATENR</a>;      </div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#af5c08405ec6124981a61e07985ef3bc9">  402</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_r_c_c___type_def.html#af5c08405ec6124981a61e07985ef3bc9">DCKCFGR2</a>;      </div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>} <a class="code hl_struct" href="struct_r_c_c___type_def.html">RCC_TypeDef</a>;</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span> </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>{</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TR;      </div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;      </div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;      </div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISR;     </div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PRER;    </div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WUTR;    </div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CALIBR;  </div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMAR;  </div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMBR;  </div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t WPR;     </div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SSR;     </div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHIFTR;  </div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSTR;    </div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSDR;    </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TSSSR;   </div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CALR;    </div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TAFCR;   </div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMASSR;</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ALRMBSSR;</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>  uint32_t RESERVED7;    </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP0R;   </div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP1R;   </div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP2R;   </div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP3R;   </div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP4R;   </div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP5R;   </div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP6R;   </div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP7R;   </div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP8R;   </div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP9R;   </div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP10R;  </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP11R;  </div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP12R;  </div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP13R;  </div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP14R;  </div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP15R;  </div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP16R;  </div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP17R;  </div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP18R;  </div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BKP19R;  </div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>} <a class="code hl_struct" href="struct_r_t_c___type_def.html">RTC_TypeDef</a>;</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span> </div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>{</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;        </div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;        </div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;         </div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;         </div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CRCPR;      </div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RXCRCR;     </div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TXCRCR;     </div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SCFGR;    </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t I2SPR;      </div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>} <a class="code hl_struct" href="struct_s_p_i___type_def.html">SPI_TypeDef</a>;</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span> </div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span> </div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>{</div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;         </div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;         </div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SMCR;        </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DIER;        </div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;          </div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EGR;         </div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCMR1;       </div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCMR2;       </div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCER;        </div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CNT;         </div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PSC;         </div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ARR;         </div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RCR;         </div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR1;        </div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR2;        </div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR3;        </div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR4;        </div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BDTR;        </div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DCR;         </div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMAR;        </div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OR;          </div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>} <a class="code hl_struct" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>;</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span> </div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>{</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;         </div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;         </div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BRR;        </div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR1;        </div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;        </div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR3;        </div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t GTPR;       </div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>} <a class="code hl_struct" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a>;</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span> </div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>{</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;   </div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFR;  </div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;   </div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>} <a class="code hl_struct" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a>;</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span> </div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>{</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR;  </div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;  </div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DR;  </div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>} <a class="code hl_struct" href="struct_r_n_g___type_def.html">RNG_TypeDef</a>;</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span> </div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span> </div>
<div class="foldopen" id="foldopen00541" data-start="{" data-end="};">
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="struct_l_p_t_i_m___type_def.html">  541</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>{</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="struct_l_p_t_i_m___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">  543</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_l_p_t_i_m___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;         </div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="struct_l_p_t_i_m___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">  544</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_l_p_t_i_m___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a>;         </div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="struct_l_p_t_i_m___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">  545</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_l_p_t_i_m___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;         </div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="struct_l_p_t_i_m___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">  546</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_l_p_t_i_m___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>;        </div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="struct_l_p_t_i_m___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  547</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_l_p_t_i_m___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;          </div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="struct_l_p_t_i_m___type_def.html#a12521d40371a2f123a6834c74f2b2041">  548</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_l_p_t_i_m___type_def.html#a12521d40371a2f123a6834c74f2b2041">CMP</a>;         </div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="struct_l_p_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8">  549</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_l_p_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8">ARR</a>;         </div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="struct_l_p_t_i_m___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">  550</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_l_p_t_i_m___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">CNT</a>;         </div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="struct_l_p_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b">  551</a></span>  <a class="code hl_define" href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code hl_variable" href="struct_l_p_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b">OR</a>;          </div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>} <a class="code hl_struct" href="struct_l_p_t_i_m___type_def.html">LPTIM_TypeDef</a>;</div>
</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span> </div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">  561</a></span><span class="preprocessor">#define FLASH_BASE            0x08000000UL </span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga7d0fbfb8894012dbbb96754b95e562cd">  562</a></span><span class="preprocessor">#define SRAM1_BASE            0x20000000UL </span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">  563</a></span><span class="preprocessor">#define PERIPH_BASE           0x40000000UL </span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac4c4f61082e4b168f29d9cf97dc3ca5c">  564</a></span><span class="preprocessor">#define SRAM1_BB_BASE         0x22000000UL </span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">  565</a></span><span class="preprocessor">#define PERIPH_BB_BASE        0x42000000UL </span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8be554f354e5aa65370f6db63d4f3ee4">  566</a></span><span class="preprocessor">#define FLASH_END             0x0801FFFFUL </span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga91d296a67aec0da8f31c368cbc0eea94">  567</a></span><span class="preprocessor">#define FLASH_OTP_BASE        0x1FFF7800UL </span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga5bec9c5a91e312fca36f256f508ceee1">  568</a></span><span class="preprocessor">#define FLASH_OTP_END         0x1FFF7A0FUL </span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="preprocessor">#define SRAM_BASE             SRAM1_BASE</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad3548b6e2f017f39d399358f3ac98454">  572</a></span><span class="preprocessor">#define SRAM_BB_BASE          SRAM1_BB_BASE</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span> </div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="preprocessor">#define APB1PERIPH_BASE       PERIPH_BASE</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="preprocessor">#define APB2PERIPH_BASE       (PERIPH_BASE + 0x00010000UL)</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga811a9a4ca17f0a50354a9169541d56c4">  577</a></span><span class="preprocessor">#define AHB1PERIPH_BASE       (PERIPH_BASE + 0x00020000UL)</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span> </div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="preprocessor">#define TIM5_BASE             (APB1PERIPH_BASE + 0x0C00UL)</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="preprocessor">#define TIM6_BASE             (APB1PERIPH_BASE + 0x1000UL)</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="preprocessor">#define LPTIM1_BASE           (APB1PERIPH_BASE + 0x2400UL)</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="preprocessor">#define RTC_BASE              (APB1PERIPH_BASE + 0x2800UL)</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="preprocessor">#define WWDG_BASE             (APB1PERIPH_BASE + 0x2C00UL)</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="preprocessor">#define IWDG_BASE             (APB1PERIPH_BASE + 0x3000UL)</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="preprocessor">#define I2S2ext_BASE          (APB1PERIPH_BASE + 0x3400UL)</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="preprocessor">#define SPI2_BASE             (APB1PERIPH_BASE + 0x3800UL)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="preprocessor">#define USART2_BASE           (APB1PERIPH_BASE + 0x4400UL)</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="preprocessor">#define I2C1_BASE             (APB1PERIPH_BASE + 0x5400UL)</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="preprocessor">#define I2C2_BASE             (APB1PERIPH_BASE + 0x5800UL)</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="preprocessor">#define FMPI2C1_BASE          (APB1PERIPH_BASE + 0x6000UL)</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a">  592</a></span><span class="preprocessor">#define PWR_BASE              (APB1PERIPH_BASE + 0x7000UL)</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38">  593</a></span><span class="preprocessor">#define DAC_BASE              (APB1PERIPH_BASE + 0x7400UL)</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span> </div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="preprocessor">#define TIM1_BASE             (APB2PERIPH_BASE + 0x0000UL)</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="preprocessor">#define USART1_BASE           (APB2PERIPH_BASE + 0x1000UL)</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="preprocessor">#define USART6_BASE           (APB2PERIPH_BASE + 0x1400UL)</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="preprocessor">#define ADC1_BASE             (APB2PERIPH_BASE + 0x2000UL)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="preprocessor">#define ADC1_COMMON_BASE      (APB2PERIPH_BASE + 0x2300UL)</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment">/* Legacy define */</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="preprocessor">#define ADC_BASE               ADC1_COMMON_BASE</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="preprocessor">#define SPI1_BASE             (APB2PERIPH_BASE + 0x3000UL)</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="preprocessor">#define SYSCFG_BASE           (APB2PERIPH_BASE + 0x3800UL)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="preprocessor">#define EXTI_BASE             (APB2PERIPH_BASE + 0x3C00UL)</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="preprocessor">#define TIM9_BASE             (APB2PERIPH_BASE + 0x4000UL)</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga3a4a06bb84c703084f0509e105ffaf1d">  607</a></span><span class="preprocessor">#define TIM11_BASE            (APB2PERIPH_BASE + 0x4800UL)</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac1c58d33414e167d478ecd0e31331dfa">  608</a></span><span class="preprocessor">#define SPI5_BASE             (APB2PERIPH_BASE + 0x5000UL)</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span> </div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="preprocessor">#define GPIOA_BASE            (AHB1PERIPH_BASE + 0x0000UL)</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="preprocessor">#define GPIOB_BASE            (AHB1PERIPH_BASE + 0x0400UL)</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="preprocessor">#define GPIOC_BASE            (AHB1PERIPH_BASE + 0x0800UL)</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="preprocessor">#define GPIOH_BASE            (AHB1PERIPH_BASE + 0x1C00UL)</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="preprocessor">#define CRC_BASE              (AHB1PERIPH_BASE + 0x3000UL)</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="preprocessor">#define RCC_BASE              (AHB1PERIPH_BASE + 0x3800UL)</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="preprocessor">#define FLASH_R_BASE          (AHB1PERIPH_BASE + 0x3C00UL)</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="preprocessor">#define DMA1_BASE             (AHB1PERIPH_BASE + 0x6000UL)</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="preprocessor">#define DMA1_Stream0_BASE     (DMA1_BASE + 0x010UL)</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="preprocessor">#define DMA1_Stream1_BASE     (DMA1_BASE + 0x028UL)</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="preprocessor">#define DMA1_Stream2_BASE     (DMA1_BASE + 0x040UL)</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="preprocessor">#define DMA1_Stream3_BASE     (DMA1_BASE + 0x058UL)</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="preprocessor">#define DMA1_Stream4_BASE     (DMA1_BASE + 0x070UL)</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="preprocessor">#define DMA1_Stream5_BASE     (DMA1_BASE + 0x088UL)</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="preprocessor">#define DMA1_Stream6_BASE     (DMA1_BASE + 0x0A0UL)</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="preprocessor">#define DMA1_Stream7_BASE     (DMA1_BASE + 0x0B8UL)</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="preprocessor">#define DMA2_BASE             (AHB1PERIPH_BASE + 0x6400UL)</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="preprocessor">#define DMA2_Stream0_BASE     (DMA2_BASE + 0x010UL)</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="preprocessor">#define DMA2_Stream1_BASE     (DMA2_BASE + 0x028UL)</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="preprocessor">#define DMA2_Stream2_BASE     (DMA2_BASE + 0x040UL)</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="preprocessor">#define DMA2_Stream3_BASE     (DMA2_BASE + 0x058UL)</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="preprocessor">#define DMA2_Stream4_BASE     (DMA2_BASE + 0x070UL)</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="preprocessor">#define DMA2_Stream5_BASE     (DMA2_BASE + 0x088UL)</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="preprocessor">#define DMA2_Stream6_BASE     (DMA2_BASE + 0x0A0UL)</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaa9faa708ad2440d24eb1064cba9bb06d">  635</a></span><span class="preprocessor">#define DMA2_Stream7_BASE     (DMA2_BASE + 0x0B8UL)</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span> </div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab92662976cfe62457141e5b4f83d541c">  637</a></span><span class="preprocessor">#define RNG_BASE              (PERIPH_BASE + 0x80000UL)</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span> </div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">  640</a></span><span class="preprocessor">#define DBGMCU_BASE           0xE0042000UL</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span> </div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga664eda42b83c919b153b07b23348be67">  642</a></span><span class="preprocessor">#define UID_BASE                     0x1FFF7A10UL           </span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga776d985f2d4d40b588ef6ca9d573af78">  643</a></span><span class="preprocessor">#define FLASHSIZE_BASE               0x1FFF7A22UL           </span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga88fc8a2912bd1ac72c6eddb456f0b096">  644</a></span><span class="preprocessor">#define PACKAGE_BASE                 0x1FFF7BF0UL           </span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="preprocessor">#define TIM5                ((TIM_TypeDef *) TIM5_BASE)</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="preprocessor">#define TIM6                ((TIM_TypeDef *) TIM6_BASE)</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="preprocessor">#define RTC                 ((RTC_TypeDef *) RTC_BASE)</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="preprocessor">#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="preprocessor">#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="preprocessor">#define SPI2                ((SPI_TypeDef *) SPI2_BASE)</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="preprocessor">#define USART2              ((USART_TypeDef *) USART2_BASE)</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="preprocessor">#define I2C1                ((I2C_TypeDef *) I2C1_BASE)</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="preprocessor">#define I2C2                ((I2C_TypeDef *) I2C2_BASE)</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="preprocessor">#define FMPI2C1             ((FMPI2C_TypeDef *) FMPI2C1_BASE)</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="preprocessor">#define LPTIM1              ((LPTIM_TypeDef *) LPTIM1_BASE)</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="preprocessor">#define PWR                 ((PWR_TypeDef *) PWR_BASE)</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="preprocessor">#define DAC1                ((DAC_TypeDef *) DAC_BASE)</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="preprocessor">#define DAC                 ((DAC_TypeDef *) DAC_BASE) </span><span class="comment">/* Kept for legacy purpose */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="preprocessor">#define TIM1                ((TIM_TypeDef *) TIM1_BASE)</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="preprocessor">#define USART1              ((USART_TypeDef *) USART1_BASE)</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="preprocessor">#define USART6              ((USART_TypeDef *) USART6_BASE)</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="preprocessor">#define ADC1                ((ADC_TypeDef *) ADC1_BASE)</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="preprocessor">#define ADC1_COMMON         ((ADC_Common_TypeDef *) ADC1_COMMON_BASE)</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment">/* Legacy define */</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="preprocessor">#define ADC                  ADC1_COMMON</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="preprocessor">#define SPI1                ((SPI_TypeDef *) SPI1_BASE)</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="preprocessor">#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="preprocessor">#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="preprocessor">#define TIM9                ((TIM_TypeDef *) TIM9_BASE)</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="preprocessor">#define TIM11               ((TIM_TypeDef *) TIM11_BASE)</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="preprocessor">#define SPI5                ((SPI_TypeDef *) SPI5_BASE)</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="preprocessor">#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="preprocessor">#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="preprocessor">#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="preprocessor">#define GPIOH               ((GPIO_TypeDef *) GPIOH_BASE)</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="preprocessor">#define CRC                 ((CRC_TypeDef *) CRC_BASE)</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="preprocessor">#define RCC                 ((RCC_TypeDef *) RCC_BASE)</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="preprocessor">#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="preprocessor">#define DMA1                ((DMA_TypeDef *) DMA1_BASE)</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="preprocessor">#define DMA1_Stream0        ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE)</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="preprocessor">#define DMA1_Stream1        ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="preprocessor">#define DMA1_Stream2        ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE)</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="preprocessor">#define DMA1_Stream3        ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="preprocessor">#define DMA1_Stream4        ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE)</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="preprocessor">#define DMA1_Stream5        ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE)</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="preprocessor">#define DMA1_Stream6        ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE)</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="preprocessor">#define DMA1_Stream7        ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE)</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="preprocessor">#define DMA2                ((DMA_TypeDef *) DMA2_BASE)</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="preprocessor">#define DMA2_Stream0        ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE)</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="preprocessor">#define DMA2_Stream1        ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE)</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="preprocessor">#define DMA2_Stream2        ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE)</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="preprocessor">#define DMA2_Stream3        ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE)</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="preprocessor">#define DMA2_Stream4        ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="preprocessor">#define DMA2_Stream5        ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE)</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="preprocessor">#define DMA2_Stream6        ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE)</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="preprocessor">#define DMA2_Stream7        ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE)</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="preprocessor">#define RNG                 ((RNG_TypeDef *) RNG_BASE)</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="preprocessor">#define DBGMCU              ((DBGMCU_TypeDef *) DBGMCU_BASE)</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span> </div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="group___hardware___constant___definition.html#gab9ea77371b070034ca2a56381a7e9de7">  718</a></span><span class="preprocessor">#define LSI_STARTUP_TIME                40U </span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment">/*                         Peripheral Registers_Bits_Definition               */</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span> </div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="comment">/*                        Analog to Digital Converter                         */</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span> </div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment">/********************  Bit definition for ADC_SR register  ********************/</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="preprocessor">#define ADC_SR_AWD_Pos            (0U)</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1f5cef448ce47b4bf2e3d71ed7debf3">  739</a></span><span class="preprocessor">#define ADC_SR_AWD_Msk            (0x1UL &lt;&lt; ADC_SR_AWD_Pos)                     </span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b7f27694281e4cad956da567e5583b2">  740</a></span><span class="preprocessor">#define ADC_SR_AWD                ADC_SR_AWD_Msk                               </span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="preprocessor">#define ADC_SR_EOC_Pos            (1U)</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga370d791b736d2b691df00221dbd3041a">  742</a></span><span class="preprocessor">#define ADC_SR_EOC_Msk            (0x1UL &lt;&lt; ADC_SR_EOC_Pos)                     </span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dc295c5253743aeb2cda582953b7b53">  743</a></span><span class="preprocessor">#define ADC_SR_EOC                ADC_SR_EOC_Msk                               </span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span><span class="preprocessor">#define ADC_SR_JEOC_Pos           (2U)</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e5d245721d37e76b53660c9d2094000">  745</a></span><span class="preprocessor">#define ADC_SR_JEOC_Msk           (0x1UL &lt;&lt; ADC_SR_JEOC_Pos)                    </span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc9f07589bb1a4e398781df372389b56">  746</a></span><span class="preprocessor">#define ADC_SR_JEOC               ADC_SR_JEOC_Msk                              </span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="preprocessor">#define ADC_SR_JSTRT_Pos          (3U)</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72dec61b0a9eaf8380b4ba19e8bd3750">  748</a></span><span class="preprocessor">#define ADC_SR_JSTRT_Msk          (0x1UL &lt;&lt; ADC_SR_JSTRT_Pos)                   </span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7340a01ffec051c06e80a037eee58a14">  749</a></span><span class="preprocessor">#define ADC_SR_JSTRT              ADC_SR_JSTRT_Msk                             </span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="preprocessor">#define ADC_SR_STRT_Pos           (4U)</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabffe4cd9e85d28f2e29d16acf305c48">  751</a></span><span class="preprocessor">#define ADC_SR_STRT_Msk           (0x1UL &lt;&lt; ADC_SR_STRT_Pos)                    </span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45eb11ad986d8220cde9fa47a91ed222">  752</a></span><span class="preprocessor">#define ADC_SR_STRT               ADC_SR_STRT_Msk                              </span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="preprocessor">#define ADC_SR_OVR_Pos            (5U)</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f963f57c46a01cd982b88b3a71574eb">  754</a></span><span class="preprocessor">#define ADC_SR_OVR_Msk            (0x1UL &lt;&lt; ADC_SR_OVR_Pos)                     </span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e5211d5e3e53cdedf4d9d6fe4ce2a45">  755</a></span><span class="preprocessor">#define ADC_SR_OVR                ADC_SR_OVR_Msk                               </span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment">/*******************  Bit definition for ADC_CR1 register  ********************/</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="preprocessor">#define ADC_CR1_AWDCH_Pos         (0U)</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cc3a347eb0150e7f476f67df64e2276">  759</a></span><span class="preprocessor">#define ADC_CR1_AWDCH_Msk         (0x1FUL &lt;&lt; ADC_CR1_AWDCH_Pos)                 </span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8bb755c7059bb2d4f5e2e999d2a2677">  760</a></span><span class="preprocessor">#define ADC_CR1_AWDCH             ADC_CR1_AWDCH_Msk                            </span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18725d77c35c173cdb5bdab658d9dace">  761</a></span><span class="preprocessor">#define ADC_CR1_AWDCH_0           (0x01UL &lt;&lt; ADC_CR1_AWDCH_Pos)                 </span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcd37244d74db7c9a34a4f08b94301ae">  762</a></span><span class="preprocessor">#define ADC_CR1_AWDCH_1           (0x02UL &lt;&lt; ADC_CR1_AWDCH_Pos)                 </span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625eebdc95937325cad90a151853f5a0">  763</a></span><span class="preprocessor">#define ADC_CR1_AWDCH_2           (0x04UL &lt;&lt; ADC_CR1_AWDCH_Pos)                 </span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb768d4aafbabc114d4650cf962392ec">  764</a></span><span class="preprocessor">#define ADC_CR1_AWDCH_3           (0x08UL &lt;&lt; ADC_CR1_AWDCH_Pos)                 </span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf37f3c0d7c72192803d0772e076cf8ee">  765</a></span><span class="preprocessor">#define ADC_CR1_AWDCH_4           (0x10UL &lt;&lt; ADC_CR1_AWDCH_Pos)                 </span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="preprocessor">#define ADC_CR1_EOCIE_Pos         (5U)</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cb8db4061b4ebb927dbf6bef84e9ae0">  767</a></span><span class="preprocessor">#define ADC_CR1_EOCIE_Msk         (0x1UL &lt;&lt; ADC_CR1_EOCIE_Pos)                  </span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa39fee2e812a7ca45998cccf32e90aea">  768</a></span><span class="preprocessor">#define ADC_CR1_EOCIE             ADC_CR1_EOCIE_Msk                            </span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="preprocessor">#define ADC_CR1_AWDIE_Pos         (6U)</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34c5eb25f1b9dc807fabc06c90fe9df6">  770</a></span><span class="preprocessor">#define ADC_CR1_AWDIE_Msk         (0x1UL &lt;&lt; ADC_CR1_AWDIE_Pos)                  </span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd44f86b189696d5a3780342516de722">  771</a></span><span class="preprocessor">#define ADC_CR1_AWDIE             ADC_CR1_AWDIE_Msk                            </span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="preprocessor">#define ADC_CR1_JEOCIE_Pos        (7U)</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c41e259f643939c71619ce4f743554a">  773</a></span><span class="preprocessor">#define ADC_CR1_JEOCIE_Msk        (0x1UL &lt;&lt; ADC_CR1_JEOCIE_Pos)                 </span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c46fc1dc6c63acf88821f46a8f6d5e7">  774</a></span><span class="preprocessor">#define ADC_CR1_JEOCIE            ADC_CR1_JEOCIE_Msk                           </span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="preprocessor">#define ADC_CR1_SCAN_Pos          (8U)</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae87fc99e54856233fe19c05947821d">  776</a></span><span class="preprocessor">#define ADC_CR1_SCAN_Msk          (0x1UL &lt;&lt; ADC_CR1_SCAN_Pos)                   </span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeab75ece0c73dd97e8f21911ed22d06">  777</a></span><span class="preprocessor">#define ADC_CR1_SCAN              ADC_CR1_SCAN_Msk                             </span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="preprocessor">#define ADC_CR1_AWDSGL_Pos        (9U)</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a58382bba04769e4baef8f36390f648">  779</a></span><span class="preprocessor">#define ADC_CR1_AWDSGL_Msk        (0x1UL &lt;&lt; ADC_CR1_AWDSGL_Pos)                 </span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">  780</a></span><span class="preprocessor">#define ADC_CR1_AWDSGL            ADC_CR1_AWDSGL_Msk                           </span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="preprocessor">#define ADC_CR1_JAUTO_Pos         (10U)</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cfa0d38cd6dfd5ed09673558ccadacf">  782</a></span><span class="preprocessor">#define ADC_CR1_JAUTO_Msk         (0x1UL &lt;&lt; ADC_CR1_JAUTO_Pos)                  </span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6353cb0d564410358b3a086dd0241f8c">  783</a></span><span class="preprocessor">#define ADC_CR1_JAUTO             ADC_CR1_JAUTO_Msk                            </span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="preprocessor">#define ADC_CR1_DISCEN_Pos        (11U)</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad69e1c5ba0421fe9b33109a3789be1a5">  785</a></span><span class="preprocessor">#define ADC_CR1_DISCEN_Msk        (0x1UL &lt;&lt; ADC_CR1_DISCEN_Pos)                 </span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">  786</a></span><span class="preprocessor">#define ADC_CR1_DISCEN            ADC_CR1_DISCEN_Msk                           </span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="preprocessor">#define ADC_CR1_JDISCEN_Pos       (12U)</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae5059f8684f70119fff571d8c79bbaf">  788</a></span><span class="preprocessor">#define ADC_CR1_JDISCEN_Msk       (0x1UL &lt;&lt; ADC_CR1_JDISCEN_Pos)                </span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd06a2840346bf45ff335707db0b6e30">  789</a></span><span class="preprocessor">#define ADC_CR1_JDISCEN           ADC_CR1_JDISCEN_Msk                          </span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="preprocessor">#define ADC_CR1_DISCNUM_Pos       (13U)</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafee42b4ef0f4cb5b0ab45fc78f3e27f9">  791</a></span><span class="preprocessor">#define ADC_CR1_DISCNUM_Msk       (0x7UL &lt;&lt; ADC_CR1_DISCNUM_Pos)                </span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaa416a291023449ae82e7ef39844075">  792</a></span><span class="preprocessor">#define ADC_CR1_DISCNUM           ADC_CR1_DISCNUM_Msk                          </span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce">  793</a></span><span class="preprocessor">#define ADC_CR1_DISCNUM_0         (0x1UL &lt;&lt; ADC_CR1_DISCNUM_Pos)                </span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf">  794</a></span><span class="preprocessor">#define ADC_CR1_DISCNUM_1         (0x2UL &lt;&lt; ADC_CR1_DISCNUM_Pos)                </span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e">  795</a></span><span class="preprocessor">#define ADC_CR1_DISCNUM_2         (0x4UL &lt;&lt; ADC_CR1_DISCNUM_Pos)                </span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="preprocessor">#define ADC_CR1_JAWDEN_Pos        (22U)</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29a30d56ef1ba75b52db631e367b13bb">  797</a></span><span class="preprocessor">#define ADC_CR1_JAWDEN_Msk        (0x1UL &lt;&lt; ADC_CR1_JAWDEN_Pos)                 </span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">  798</a></span><span class="preprocessor">#define ADC_CR1_JAWDEN            ADC_CR1_JAWDEN_Msk                           </span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="preprocessor">#define ADC_CR1_AWDEN_Pos         (23U)</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga815cfd0e3ad3eed4424caf312550da16">  800</a></span><span class="preprocessor">#define ADC_CR1_AWDEN_Msk         (0x1UL &lt;&lt; ADC_CR1_AWDEN_Pos)                  </span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">  801</a></span><span class="preprocessor">#define ADC_CR1_AWDEN             ADC_CR1_AWDEN_Msk                            </span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="preprocessor">#define ADC_CR1_RES_Pos           (24U)</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5645a309568931b9f783dbca969ff487">  803</a></span><span class="preprocessor">#define ADC_CR1_RES_Msk           (0x3UL &lt;&lt; ADC_CR1_RES_Pos)                    </span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71e4a4c233895a2e7b6dd3ca6ca849e5">  804</a></span><span class="preprocessor">#define ADC_CR1_RES               ADC_CR1_RES_Msk                              </span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfc432ddbd2140a92d877f6d9dc52417">  805</a></span><span class="preprocessor">#define ADC_CR1_RES_0             (0x1UL &lt;&lt; ADC_CR1_RES_Pos)                    </span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga674904864f540043692a5b5ead9fae10">  806</a></span><span class="preprocessor">#define ADC_CR1_RES_1             (0x2UL &lt;&lt; ADC_CR1_RES_Pos)                    </span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="preprocessor">#define ADC_CR1_OVRIE_Pos         (26U)</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada4ec8e732a43f37a4568049593aa146">  808</a></span><span class="preprocessor">#define ADC_CR1_OVRIE_Msk         (0x1UL &lt;&lt; ADC_CR1_OVRIE_Pos)                  </span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa892fda7c204bf18a33a059f28be0fba">  809</a></span><span class="preprocessor">#define ADC_CR1_OVRIE             ADC_CR1_OVRIE_Msk                            </span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="comment">/*******************  Bit definition for ADC_CR2 register  ********************/</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="preprocessor">#define ADC_CR2_ADON_Pos          (0U)</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga523c9c51b9eefe42cc33dec9dbcd7091">  813</a></span><span class="preprocessor">#define ADC_CR2_ADON_Msk          (0x1UL &lt;&lt; ADC_CR2_ADON_Pos)                   </span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e">  814</a></span><span class="preprocessor">#define ADC_CR2_ADON              ADC_CR2_ADON_Msk                             </span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="preprocessor">#define ADC_CR2_CONT_Pos          (1U)</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69a1c4bf40a36bd05804f1083f745914">  816</a></span><span class="preprocessor">#define ADC_CR2_CONT_Msk          (0x1UL &lt;&lt; ADC_CR2_CONT_Pos)                   </span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49bb71a868c9d88a0f7bbe48918b2140">  817</a></span><span class="preprocessor">#define ADC_CR2_CONT              ADC_CR2_CONT_Msk                             </span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="preprocessor">#define ADC_CR2_DMA_Pos           (8U)</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9bfa1dd15f4531ef79131a4a2810342">  819</a></span><span class="preprocessor">#define ADC_CR2_DMA_Msk           (0x1UL &lt;&lt; ADC_CR2_DMA_Pos)                    </span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga017309ac4b532bc8c607388f4e2cbbec">  820</a></span><span class="preprocessor">#define ADC_CR2_DMA               ADC_CR2_DMA_Msk                              </span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="preprocessor">#define ADC_CR2_DDS_Pos           (9U)</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96fbc51781aa1e2cb18d72ac67e748fe">  822</a></span><span class="preprocessor">#define ADC_CR2_DDS_Msk           (0x1UL &lt;&lt; ADC_CR2_DDS_Pos)                    </span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8">  823</a></span><span class="preprocessor">#define ADC_CR2_DDS               ADC_CR2_DDS_Msk                              </span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="preprocessor">#define ADC_CR2_EOCS_Pos          (10U)</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacee54d4669ca3fd1c2e760cbe1a0dcbd">  825</a></span><span class="preprocessor">#define ADC_CR2_EOCS_Msk          (0x1UL &lt;&lt; ADC_CR2_EOCS_Pos)                   </span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9dac2004ab20295e04012060ab24aeb">  826</a></span><span class="preprocessor">#define ADC_CR2_EOCS              ADC_CR2_EOCS_Msk                             </span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="preprocessor">#define ADC_CR2_ALIGN_Pos         (11U)</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0bca3543546c0f5c893a4a99a4ddcc">  828</a></span><span class="preprocessor">#define ADC_CR2_ALIGN_Msk         (0x1UL &lt;&lt; ADC_CR2_ALIGN_Pos)                  </span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5950b5a7438a447584f6dd86c343362">  829</a></span><span class="preprocessor">#define ADC_CR2_ALIGN             ADC_CR2_ALIGN_Msk                            </span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="preprocessor">#define ADC_CR2_JEXTSEL_Pos       (16U)</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57147ca3b182775bc6708bd7edad0a8d">  831</a></span><span class="preprocessor">#define ADC_CR2_JEXTSEL_Msk       (0xFUL &lt;&lt; ADC_CR2_JEXTSEL_Pos)                </span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">  832</a></span><span class="preprocessor">#define ADC_CR2_JEXTSEL           ADC_CR2_JEXTSEL_Msk                          </span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">  833</a></span><span class="preprocessor">#define ADC_CR2_JEXTSEL_0         (0x1UL &lt;&lt; ADC_CR2_JEXTSEL_Pos)                </span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">  834</a></span><span class="preprocessor">#define ADC_CR2_JEXTSEL_1         (0x2UL &lt;&lt; ADC_CR2_JEXTSEL_Pos)                </span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">  835</a></span><span class="preprocessor">#define ADC_CR2_JEXTSEL_2         (0x4UL &lt;&lt; ADC_CR2_JEXTSEL_Pos)                </span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae34f5dda7a153ffd927c9cd38999f822">  836</a></span><span class="preprocessor">#define ADC_CR2_JEXTSEL_3         (0x8UL &lt;&lt; ADC_CR2_JEXTSEL_Pos)                </span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="preprocessor">#define ADC_CR2_JEXTEN_Pos        (20U)</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac444a034ccfbea8f0a0a1b3a40abb600">  838</a></span><span class="preprocessor">#define ADC_CR2_JEXTEN_Msk        (0x3UL &lt;&lt; ADC_CR2_JEXTEN_Pos)                 </span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07330f702208792faca3a563dc4fd9c6">  839</a></span><span class="preprocessor">#define ADC_CR2_JEXTEN            ADC_CR2_JEXTEN_Msk                           </span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b3c99510de210ff3137ff8de328889b">  840</a></span><span class="preprocessor">#define ADC_CR2_JEXTEN_0          (0x1UL &lt;&lt; ADC_CR2_JEXTEN_Pos)                 </span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga949c70fdf36a32a6afcbf44fec123832">  841</a></span><span class="preprocessor">#define ADC_CR2_JEXTEN_1          (0x2UL &lt;&lt; ADC_CR2_JEXTEN_Pos)                 </span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span><span class="preprocessor">#define ADC_CR2_JSWSTART_Pos      (22U)</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1555cd00a88accf874a2bda2c0ac8d4">  843</a></span><span class="preprocessor">#define ADC_CR2_JSWSTART_Msk      (0x1UL &lt;&lt; ADC_CR2_JSWSTART_Pos)               </span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac12fe8a6cc24eef2ed2e1f1525855678">  844</a></span><span class="preprocessor">#define ADC_CR2_JSWSTART          ADC_CR2_JSWSTART_Msk                         </span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="preprocessor">#define ADC_CR2_EXTSEL_Pos        (24U)</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef4979d74537d34ce18573d072e33408">  846</a></span><span class="preprocessor">#define ADC_CR2_EXTSEL_Msk        (0xFUL &lt;&lt; ADC_CR2_EXTSEL_Pos)                 </span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8">  847</a></span><span class="preprocessor">#define ADC_CR2_EXTSEL            ADC_CR2_EXTSEL_Msk                           </span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">  848</a></span><span class="preprocessor">#define ADC_CR2_EXTSEL_0          (0x1UL &lt;&lt; ADC_CR2_EXTSEL_Pos)                 </span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">  849</a></span><span class="preprocessor">#define ADC_CR2_EXTSEL_1          (0x2UL &lt;&lt; ADC_CR2_EXTSEL_Pos)                 </span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">  850</a></span><span class="preprocessor">#define ADC_CR2_EXTSEL_2          (0x4UL &lt;&lt; ADC_CR2_EXTSEL_Pos)                 </span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387de6160834197888efa43e164c2db9">  851</a></span><span class="preprocessor">#define ADC_CR2_EXTSEL_3          (0x8UL &lt;&lt; ADC_CR2_EXTSEL_Pos)                 </span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="preprocessor">#define ADC_CR2_EXTEN_Pos         (28U)</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac97138f7c2e3ecbb31756679589c9b62">  853</a></span><span class="preprocessor">#define ADC_CR2_EXTEN_Msk         (0x3UL &lt;&lt; ADC_CR2_EXTEN_Pos)                  </span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574b4d8e90655d0432882d620e629234">  854</a></span><span class="preprocessor">#define ADC_CR2_EXTEN             ADC_CR2_EXTEN_Msk                            </span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3519da0cc6fbd31444a16244c70232e6">  855</a></span><span class="preprocessor">#define ADC_CR2_EXTEN_0           (0x1UL &lt;&lt; ADC_CR2_EXTEN_Pos)                  </span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17e37edddbb6ad791bffb350cca23d4d">  856</a></span><span class="preprocessor">#define ADC_CR2_EXTEN_1           (0x2UL &lt;&lt; ADC_CR2_EXTEN_Pos)                  </span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="preprocessor">#define ADC_CR2_SWSTART_Pos       (30U)</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c16a177295208be4bed45f350c315e">  858</a></span><span class="preprocessor">#define ADC_CR2_SWSTART_Msk       (0x1UL &lt;&lt; ADC_CR2_SWSTART_Pos)                </span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eae65bad1a6c975e1911eb5ba117468">  859</a></span><span class="preprocessor">#define ADC_CR2_SWSTART           ADC_CR2_SWSTART_Msk                          </span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="comment">/******************  Bit definition for ADC_SMPR1 register  *******************/</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="preprocessor">#define ADC_SMPR1_SMP10_Pos       (0U)</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa436e3f99d6260a7c0d93c2c7b9e06e0">  863</a></span><span class="preprocessor">#define ADC_SMPR1_SMP10_Msk       (0x7UL &lt;&lt; ADC_SMPR1_SMP10_Pos)                </span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32242a2c2156a012a7343bcb43d490d0">  864</a></span><span class="preprocessor">#define ADC_SMPR1_SMP10           ADC_SMPR1_SMP10_Msk                          </span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a8996c53042759f01e966fb00351ebf">  865</a></span><span class="preprocessor">#define ADC_SMPR1_SMP10_0         (0x1UL &lt;&lt; ADC_SMPR1_SMP10_Pos)                </span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42b96f058436c8bdcfabe1e08c7edd61">  866</a></span><span class="preprocessor">#define ADC_SMPR1_SMP10_1         (0x2UL &lt;&lt; ADC_SMPR1_SMP10_Pos)                </span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga289d89b4d92d7f685a8e44aeb9ddcded">  867</a></span><span class="preprocessor">#define ADC_SMPR1_SMP10_2         (0x4UL &lt;&lt; ADC_SMPR1_SMP10_Pos)                </span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="preprocessor">#define ADC_SMPR1_SMP11_Pos       (3U)</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bed6ca83db1864feb7eb926d8228c85">  869</a></span><span class="preprocessor">#define ADC_SMPR1_SMP11_Msk       (0x7UL &lt;&lt; ADC_SMPR1_SMP11_Pos)                </span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c74d559f2a70a2e8c807b7bcaccd800">  870</a></span><span class="preprocessor">#define ADC_SMPR1_SMP11           ADC_SMPR1_SMP11_Msk                          </span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60780d613953f48a2dfc8debce72fb28">  871</a></span><span class="preprocessor">#define ADC_SMPR1_SMP11_0         (0x1UL &lt;&lt; ADC_SMPR1_SMP11_Pos)                </span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa61e1dbafcae3e1c8eae4320a6e5ec5d">  872</a></span><span class="preprocessor">#define ADC_SMPR1_SMP11_1         (0x2UL &lt;&lt; ADC_SMPR1_SMP11_Pos)                </span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93a876a9a6d90cd30456433b7e38c3f2">  873</a></span><span class="preprocessor">#define ADC_SMPR1_SMP11_2         (0x4UL &lt;&lt; ADC_SMPR1_SMP11_Pos)                </span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="preprocessor">#define ADC_SMPR1_SMP12_Pos       (6U)</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae18d279a21d7ce940d6969500a25a13b">  875</a></span><span class="preprocessor">#define ADC_SMPR1_SMP12_Msk       (0x7UL &lt;&lt; ADC_SMPR1_SMP12_Pos)                </span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga433b5a7d944666fb7abed3b107c352fc">  876</a></span><span class="preprocessor">#define ADC_SMPR1_SMP12           ADC_SMPR1_SMP12_Msk                          </span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaac6ae97c00276d7472bc92a9edd6e2">  877</a></span><span class="preprocessor">#define ADC_SMPR1_SMP12_0         (0x1UL &lt;&lt; ADC_SMPR1_SMP12_Pos)                </span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6020f9d742e15650ad919aaccaf2ff6c">  878</a></span><span class="preprocessor">#define ADC_SMPR1_SMP12_1         (0x2UL &lt;&lt; ADC_SMPR1_SMP12_Pos)                </span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb59adb544d416e91ea0c12d4f39ccc9">  879</a></span><span class="preprocessor">#define ADC_SMPR1_SMP12_2         (0x4UL &lt;&lt; ADC_SMPR1_SMP12_Pos)                </span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="preprocessor">#define ADC_SMPR1_SMP13_Pos       (9U)</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b2a1ff66bccc991c783ceca1d69cfd">  881</a></span><span class="preprocessor">#define ADC_SMPR1_SMP13_Msk       (0x7UL &lt;&lt; ADC_SMPR1_SMP13_Pos)                </span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2df120cd93a177ea17946a656259129e">  882</a></span><span class="preprocessor">#define ADC_SMPR1_SMP13           ADC_SMPR1_SMP13_Msk                          </span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49e7444d6cf630eccfd52fb4155bd553">  883</a></span><span class="preprocessor">#define ADC_SMPR1_SMP13_0         (0x1UL &lt;&lt; ADC_SMPR1_SMP13_Pos)                </span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d5ad9d8d08feaee18d1f2d8d6787a1">  884</a></span><span class="preprocessor">#define ADC_SMPR1_SMP13_1         (0x2UL &lt;&lt; ADC_SMPR1_SMP13_Pos)                </span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4cd285d46485136deb6223377d0b17c">  885</a></span><span class="preprocessor">#define ADC_SMPR1_SMP13_2         (0x4UL &lt;&lt; ADC_SMPR1_SMP13_Pos)                </span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="preprocessor">#define ADC_SMPR1_SMP14_Pos       (12U)</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410946d711bfd8069e7eb95d6d83e832">  887</a></span><span class="preprocessor">#define ADC_SMPR1_SMP14_Msk       (0x7UL &lt;&lt; ADC_SMPR1_SMP14_Pos)                </span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1574fc02a40f22fc751073e02ebb781">  888</a></span><span class="preprocessor">#define ADC_SMPR1_SMP14           ADC_SMPR1_SMP14_Msk                          </span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9243898272b1d27018c971eecfa57f78">  889</a></span><span class="preprocessor">#define ADC_SMPR1_SMP14_0         (0x1UL &lt;&lt; ADC_SMPR1_SMP14_Pos)                </span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1016b8ca359247491a2a0a5d77aa1c22">  890</a></span><span class="preprocessor">#define ADC_SMPR1_SMP14_1         (0x2UL &lt;&lt; ADC_SMPR1_SMP14_Pos)                </span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e658a8b72bac244bf919a874690e49e">  891</a></span><span class="preprocessor">#define ADC_SMPR1_SMP14_2         (0x4UL &lt;&lt; ADC_SMPR1_SMP14_Pos)                </span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="preprocessor">#define ADC_SMPR1_SMP15_Pos       (15U)</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bd307278f68d42fad28c9a549cee495">  893</a></span><span class="preprocessor">#define ADC_SMPR1_SMP15_Msk       (0x7UL &lt;&lt; ADC_SMPR1_SMP15_Pos)                </span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ae0043ad863f7710834217bc82c8ecf">  894</a></span><span class="preprocessor">#define ADC_SMPR1_SMP15           ADC_SMPR1_SMP15_Msk                          </span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5f8e555f5ece2ee632dd9d6c60d9584">  895</a></span><span class="preprocessor">#define ADC_SMPR1_SMP15_0         (0x1UL &lt;&lt; ADC_SMPR1_SMP15_Pos)                </span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab978e10b7dcfe6c1b88dd4fef50498ac">  896</a></span><span class="preprocessor">#define ADC_SMPR1_SMP15_1         (0x2UL &lt;&lt; ADC_SMPR1_SMP15_Pos)                </span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga045285e1c5ab9ae570e37fe627b0e117">  897</a></span><span class="preprocessor">#define ADC_SMPR1_SMP15_2         (0x4UL &lt;&lt; ADC_SMPR1_SMP15_Pos)                </span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="preprocessor">#define ADC_SMPR1_SMP16_Pos       (18U)</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbf22b25f0b78dab59b1f8d2e1bbceeb">  899</a></span><span class="preprocessor">#define ADC_SMPR1_SMP16_Msk       (0x7UL &lt;&lt; ADC_SMPR1_SMP16_Pos)                </span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2925d05347e46e9c6a970214fa76bbec">  900</a></span><span class="preprocessor">#define ADC_SMPR1_SMP16           ADC_SMPR1_SMP16_Msk                          </span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1a7d0ef695bd2017bcda3949f0134be">  901</a></span><span class="preprocessor">#define ADC_SMPR1_SMP16_0         (0x1UL &lt;&lt; ADC_SMPR1_SMP16_Pos)                </span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga793ff2f46f51e1d485a9bd728687bf15">  902</a></span><span class="preprocessor">#define ADC_SMPR1_SMP16_1         (0x2UL &lt;&lt; ADC_SMPR1_SMP16_Pos)                </span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade321fdbf74f830e54951ccfca285686">  903</a></span><span class="preprocessor">#define ADC_SMPR1_SMP16_2         (0x4UL &lt;&lt; ADC_SMPR1_SMP16_Pos)                </span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span><span class="preprocessor">#define ADC_SMPR1_SMP17_Pos       (21U)</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9ca754667b1437b01fb0da560d36e10">  905</a></span><span class="preprocessor">#define ADC_SMPR1_SMP17_Msk       (0x7UL &lt;&lt; ADC_SMPR1_SMP17_Pos)                </span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9867370ecef7b99c32b8ecb44ad9e581">  906</a></span><span class="preprocessor">#define ADC_SMPR1_SMP17           ADC_SMPR1_SMP17_Msk                          </span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42b004d74f288cb191bfc6a327f94480">  907</a></span><span class="preprocessor">#define ADC_SMPR1_SMP17_0         (0x1UL &lt;&lt; ADC_SMPR1_SMP17_Pos)                </span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ac4c21586d6a353c208a5175906ecc1">  908</a></span><span class="preprocessor">#define ADC_SMPR1_SMP17_1         (0x2UL &lt;&lt; ADC_SMPR1_SMP17_Pos)                </span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac81ceec799a7da2def4f33339bd5e273">  909</a></span><span class="preprocessor">#define ADC_SMPR1_SMP17_2         (0x4UL &lt;&lt; ADC_SMPR1_SMP17_Pos)                </span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="preprocessor">#define ADC_SMPR1_SMP18_Pos       (24U)</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c670627d1f5c73fae79914ba1f04475">  911</a></span><span class="preprocessor">#define ADC_SMPR1_SMP18_Msk       (0x7UL &lt;&lt; ADC_SMPR1_SMP18_Pos)                </span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3c7d84a92899d950de236fe9d14df2c">  912</a></span><span class="preprocessor">#define ADC_SMPR1_SMP18           ADC_SMPR1_SMP18_Msk                          </span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6862168bb7688638764defc72120716b">  913</a></span><span class="preprocessor">#define ADC_SMPR1_SMP18_0         (0x1UL &lt;&lt; ADC_SMPR1_SMP18_Pos)                </span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72a01c59a0a785b18235641b36735090">  914</a></span><span class="preprocessor">#define ADC_SMPR1_SMP18_1         (0x2UL &lt;&lt; ADC_SMPR1_SMP18_Pos)                </span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec1addc9c417b4b7693768817b058059">  915</a></span><span class="preprocessor">#define ADC_SMPR1_SMP18_2         (0x4UL &lt;&lt; ADC_SMPR1_SMP18_Pos)                </span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="comment">/******************  Bit definition for ADC_SMPR2 register  *******************/</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="preprocessor">#define ADC_SMPR2_SMP0_Pos        (0U)</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa46fc7c440c9969355b4fd542b9a6447">  919</a></span><span class="preprocessor">#define ADC_SMPR2_SMP0_Msk        (0x7UL &lt;&lt; ADC_SMPR2_SMP0_Pos)                 </span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a13b3c652e5759e2d8bc7e38889bc5e">  920</a></span><span class="preprocessor">#define ADC_SMPR2_SMP0            ADC_SMPR2_SMP0_Msk                           </span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bde59fce56980a59a3dfdb0da7ebe0c">  921</a></span><span class="preprocessor">#define ADC_SMPR2_SMP0_0          (0x1UL &lt;&lt; ADC_SMPR2_SMP0_Pos)                 </span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d5b6e025d8e70767914c144793b93e6">  922</a></span><span class="preprocessor">#define ADC_SMPR2_SMP0_1          (0x2UL &lt;&lt; ADC_SMPR2_SMP0_Pos)                 </span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga361de56c56c45834fc837df349f155dc">  923</a></span><span class="preprocessor">#define ADC_SMPR2_SMP0_2          (0x4UL &lt;&lt; ADC_SMPR2_SMP0_Pos)                 </span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="preprocessor">#define ADC_SMPR2_SMP1_Pos        (3U)</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39b8904a2aa672a622471712507c39c7">  925</a></span><span class="preprocessor">#define ADC_SMPR2_SMP1_Msk        (0x7UL &lt;&lt; ADC_SMPR2_SMP1_Pos)                 </span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b85dd0b1708cdf1bf403b07ad51da36">  926</a></span><span class="preprocessor">#define ADC_SMPR2_SMP1            ADC_SMPR2_SMP1_Msk                           </span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa99de1a2d2bbe8921353114d03cb7f6">  927</a></span><span class="preprocessor">#define ADC_SMPR2_SMP1_0          (0x1UL &lt;&lt; ADC_SMPR2_SMP1_Pos)                 </span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ceb41e5e3cb6ae7da28070bc0b07d2">  928</a></span><span class="preprocessor">#define ADC_SMPR2_SMP1_1          (0x2UL &lt;&lt; ADC_SMPR2_SMP1_Pos)                 </span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b9efc8f9488d389301c4a6f9ef4427a">  929</a></span><span class="preprocessor">#define ADC_SMPR2_SMP1_2          (0x4UL &lt;&lt; ADC_SMPR2_SMP1_Pos)                 </span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="preprocessor">#define ADC_SMPR2_SMP2_Pos        (6U)</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf47f3ef6dad5ad4ab6a70f7256cce7bf">  931</a></span><span class="preprocessor">#define ADC_SMPR2_SMP2_Msk        (0x7UL &lt;&lt; ADC_SMPR2_SMP2_Pos)                 </span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea6e1e298372596bcdcdf93e763b3683">  932</a></span><span class="preprocessor">#define ADC_SMPR2_SMP2            ADC_SMPR2_SMP2_Msk                           </span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97e2ac0d4d8afb3aa0b4c09c8fa1d018">  933</a></span><span class="preprocessor">#define ADC_SMPR2_SMP2_0          (0x1UL &lt;&lt; ADC_SMPR2_SMP2_Pos)                 </span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83fe79e3e10b689a209dc5a724f89199">  934</a></span><span class="preprocessor">#define ADC_SMPR2_SMP2_1          (0x2UL &lt;&lt; ADC_SMPR2_SMP2_Pos)                 </span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad580d376e0a0bcb34183a6d6735b3122">  935</a></span><span class="preprocessor">#define ADC_SMPR2_SMP2_2          (0x4UL &lt;&lt; ADC_SMPR2_SMP2_Pos)                 </span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="preprocessor">#define ADC_SMPR2_SMP3_Pos        (9U)</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga305cad42f0aae469c0f63a79de6bbf2a">  937</a></span><span class="preprocessor">#define ADC_SMPR2_SMP3_Msk        (0x7UL &lt;&lt; ADC_SMPR2_SMP3_Pos)                 </span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga081c3d61e5311a11cb046d56630e1fd0">  938</a></span><span class="preprocessor">#define ADC_SMPR2_SMP3            ADC_SMPR2_SMP3_Msk                           </span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1679a42f67ca4b9b9496dd6000fec01">  939</a></span><span class="preprocessor">#define ADC_SMPR2_SMP3_0          (0x1UL &lt;&lt; ADC_SMPR2_SMP3_Pos)                 </span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bf92b0a67dcec9b3c325d58e7e517b0">  940</a></span><span class="preprocessor">#define ADC_SMPR2_SMP3_1          (0x2UL &lt;&lt; ADC_SMPR2_SMP3_Pos)                 </span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40682268fa8534bd369eb64a329bdf46">  941</a></span><span class="preprocessor">#define ADC_SMPR2_SMP3_2          (0x4UL &lt;&lt; ADC_SMPR2_SMP3_Pos)                 </span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="preprocessor">#define ADC_SMPR2_SMP4_Pos        (12U)</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41d006fba68f1e84ff3bd0ec21f61233">  943</a></span><span class="preprocessor">#define ADC_SMPR2_SMP4_Msk        (0x7UL &lt;&lt; ADC_SMPR2_SMP4_Pos)                 </span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeab838fcf0aace87b2163b96d208bb64">  944</a></span><span class="preprocessor">#define ADC_SMPR2_SMP4            ADC_SMPR2_SMP4_Msk                           </span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4123bce64dc4f1831f992b09d6db4f2">  945</a></span><span class="preprocessor">#define ADC_SMPR2_SMP4_0          (0x1UL &lt;&lt; ADC_SMPR2_SMP4_Pos)                 </span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3edf57b459804d17d5a588dd446c763">  946</a></span><span class="preprocessor">#define ADC_SMPR2_SMP4_1          (0x2UL &lt;&lt; ADC_SMPR2_SMP4_Pos)                 </span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2a2fd74311c4ffcaed4a8d1a3be2245">  947</a></span><span class="preprocessor">#define ADC_SMPR2_SMP4_2          (0x4UL &lt;&lt; ADC_SMPR2_SMP4_Pos)                 </span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="preprocessor">#define ADC_SMPR2_SMP5_Pos        (15U)</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b8b4a18f347d72459aa84fd6a2629a8">  949</a></span><span class="preprocessor">#define ADC_SMPR2_SMP5_Msk        (0x7UL &lt;&lt; ADC_SMPR2_SMP5_Pos)                 </span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9500281fa740994b9cfa6a7df8227849">  950</a></span><span class="preprocessor">#define ADC_SMPR2_SMP5            ADC_SMPR2_SMP5_Msk                           </span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22dd2b1695a4e7a4b1d4ec2b8e244ffc">  951</a></span><span class="preprocessor">#define ADC_SMPR2_SMP5_0          (0x1UL &lt;&lt; ADC_SMPR2_SMP5_Pos)                 </span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4de4f6c62646be62d0710dc46eb5e88">  952</a></span><span class="preprocessor">#define ADC_SMPR2_SMP5_1          (0x2UL &lt;&lt; ADC_SMPR2_SMP5_Pos)                 </span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c19081d82f2c6478c6aefc207778e1e">  953</a></span><span class="preprocessor">#define ADC_SMPR2_SMP5_2          (0x4UL &lt;&lt; ADC_SMPR2_SMP5_Pos)                 </span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span><span class="preprocessor">#define ADC_SMPR2_SMP6_Pos        (18U)</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63b337299939afb7336f2579bd3a727c">  955</a></span><span class="preprocessor">#define ADC_SMPR2_SMP6_Msk        (0x7UL &lt;&lt; ADC_SMPR2_SMP6_Pos)                 </span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64cd99c27d07298913541dbdc31aa8ae">  956</a></span><span class="preprocessor">#define ADC_SMPR2_SMP6            ADC_SMPR2_SMP6_Msk                           </span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbebc0a7f368e5846408d768603d9b44">  957</a></span><span class="preprocessor">#define ADC_SMPR2_SMP6_0          (0x1UL &lt;&lt; ADC_SMPR2_SMP6_Pos)                 </span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27f59166864f7cd0a5e8e6b4450e72d3">  958</a></span><span class="preprocessor">#define ADC_SMPR2_SMP6_1          (0x2UL &lt;&lt; ADC_SMPR2_SMP6_Pos)                 </span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4139fac7e8ba3e604e35ba906880f909">  959</a></span><span class="preprocessor">#define ADC_SMPR2_SMP6_2          (0x4UL &lt;&lt; ADC_SMPR2_SMP6_Pos)                 </span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="preprocessor">#define ADC_SMPR2_SMP7_Pos        (21U)</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f8b7b73b7ac647dd48d114f683afc55">  961</a></span><span class="preprocessor">#define ADC_SMPR2_SMP7_Msk        (0x7UL &lt;&lt; ADC_SMPR2_SMP7_Pos)                 </span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ec6ee971fc8b2d1890858df94a5c500">  962</a></span><span class="preprocessor">#define ADC_SMPR2_SMP7            ADC_SMPR2_SMP7_Msk                           </span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f30003c59ab6c232d73aa446c77651a">  963</a></span><span class="preprocessor">#define ADC_SMPR2_SMP7_0          (0x1UL &lt;&lt; ADC_SMPR2_SMP7_Pos)                 </span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c8708fc97082257b43fa4534c721068">  964</a></span><span class="preprocessor">#define ADC_SMPR2_SMP7_1          (0x2UL &lt;&lt; ADC_SMPR2_SMP7_Pos)                 </span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e42897bdc25951a73bac060a7a065ca">  965</a></span><span class="preprocessor">#define ADC_SMPR2_SMP7_2          (0x4UL &lt;&lt; ADC_SMPR2_SMP7_Pos)                 </span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span><span class="preprocessor">#define ADC_SMPR2_SMP8_Pos        (24U)</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0390786a9cb491305c18fe615acfd13f">  967</a></span><span class="preprocessor">#define ADC_SMPR2_SMP8_Msk        (0x7UL &lt;&lt; ADC_SMPR2_SMP8_Pos)                 </span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0695c289e658b772070a7f29797e9cc3">  968</a></span><span class="preprocessor">#define ADC_SMPR2_SMP8            ADC_SMPR2_SMP8_Msk                           </span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5f1d2290107eda2dfee33810779b0f6">  969</a></span><span class="preprocessor">#define ADC_SMPR2_SMP8_0          (0x1UL &lt;&lt; ADC_SMPR2_SMP8_Pos)                 </span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb9ce9d71f989bad0ed686caf4dd5250">  970</a></span><span class="preprocessor">#define ADC_SMPR2_SMP8_1          (0x2UL &lt;&lt; ADC_SMPR2_SMP8_Pos)                 </span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3756c6141f55c60da0bcd4d599e7d60d">  971</a></span><span class="preprocessor">#define ADC_SMPR2_SMP8_2          (0x4UL &lt;&lt; ADC_SMPR2_SMP8_Pos)                 </span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="preprocessor">#define ADC_SMPR2_SMP9_Pos        (27U)</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b124d3d088448db3cd97db242b125cf">  973</a></span><span class="preprocessor">#define ADC_SMPR2_SMP9_Msk        (0x7UL &lt;&lt; ADC_SMPR2_SMP9_Pos)                 </span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5348f83daaa38060702d7b9cfe2e4005">  974</a></span><span class="preprocessor">#define ADC_SMPR2_SMP9            ADC_SMPR2_SMP9_Msk                           </span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga892f18c89fbaafc74b7d67db74b41423">  975</a></span><span class="preprocessor">#define ADC_SMPR2_SMP9_0          (0x1UL &lt;&lt; ADC_SMPR2_SMP9_Pos)                 </span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a6949e61c5845a7ff2331b64cb579bc">  976</a></span><span class="preprocessor">#define ADC_SMPR2_SMP9_1          (0x2UL &lt;&lt; ADC_SMPR2_SMP9_Pos)                 </span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga070135017850599b1e19766c6aa31cd1">  977</a></span><span class="preprocessor">#define ADC_SMPR2_SMP9_2          (0x4UL &lt;&lt; ADC_SMPR2_SMP9_Pos)                 </span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="comment">/******************  Bit definition for ADC_JOFR1 register  *******************/</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="preprocessor">#define ADC_JOFR1_JOFFSET1_Pos    (0U)</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aeb01e5e14a55e3de62770ff3b3d0fd">  981</a></span><span class="preprocessor">#define ADC_JOFR1_JOFFSET1_Msk    (0xFFFUL &lt;&lt; ADC_JOFR1_JOFFSET1_Pos)           </span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad76f97130b391455094605a6c803026c">  982</a></span><span class="preprocessor">#define ADC_JOFR1_JOFFSET1        ADC_JOFR1_JOFFSET1_Msk                       </span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="comment">/******************  Bit definition for ADC_JOFR2 register  *******************/</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="preprocessor">#define ADC_JOFR2_JOFFSET2_Pos    (0U)</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21ef3d2ed0de640e567ecefb4c902df4">  986</a></span><span class="preprocessor">#define ADC_JOFR2_JOFFSET2_Msk    (0xFFFUL &lt;&lt; ADC_JOFR2_JOFFSET2_Pos)           </span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b15a9e9ce10303e233059c1de6d956c">  987</a></span><span class="preprocessor">#define ADC_JOFR2_JOFFSET2        ADC_JOFR2_JOFFSET2_Msk                       </span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="comment">/******************  Bit definition for ADC_JOFR3 register  *******************/</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="preprocessor">#define ADC_JOFR3_JOFFSET3_Pos    (0U)</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e742777e82d2e3a58f789f7785fa530">  991</a></span><span class="preprocessor">#define ADC_JOFR3_JOFFSET3_Msk    (0xFFFUL &lt;&lt; ADC_JOFR3_JOFFSET3_Pos)           </span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga743e4c3a7cefc1a193146e77791c3985">  992</a></span><span class="preprocessor">#define ADC_JOFR3_JOFFSET3        ADC_JOFR3_JOFFSET3_Msk                       </span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="comment">/******************  Bit definition for ADC_JOFR4 register  *******************/</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><span class="preprocessor">#define ADC_JOFR4_JOFFSET4_Pos    (0U)</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga983eba37929e630bc6bec3c1ab411db5">  996</a></span><span class="preprocessor">#define ADC_JOFR4_JOFFSET4_Msk    (0xFFFUL &lt;&lt; ADC_JOFR4_JOFFSET4_Pos)           </span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0937f2f6a64bd6b7531ad553471b8d">  997</a></span><span class="preprocessor">#define ADC_JOFR4_JOFFSET4        ADC_JOFR4_JOFFSET4_Msk                       </span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="comment">/*******************  Bit definition for ADC_HTR register  ********************/</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="preprocessor">#define ADC_HTR_HT_Pos            (0U)</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9097907041c9d3893ab46b359ade4b00"> 1001</a></span><span class="preprocessor">#define ADC_HTR_HT_Msk            (0xFFFUL &lt;&lt; ADC_HTR_HT_Pos)                   </span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad685f031174465e636ef75a5bd7b637d"> 1002</a></span><span class="preprocessor">#define ADC_HTR_HT                ADC_HTR_HT_Msk                               </span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="comment">/*******************  Bit definition for ADC_LTR register  ********************/</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="preprocessor">#define ADC_LTR_LT_Pos            (0U)</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1c59cf6098c3ba86d00ff2eabbee680"> 1006</a></span><span class="preprocessor">#define ADC_LTR_LT_Msk            (0xFFFUL &lt;&lt; ADC_LTR_LT_Pos)                   </span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7ac18b970378acf726f04ae68232c24"> 1007</a></span><span class="preprocessor">#define ADC_LTR_LT                ADC_LTR_LT_Msk                               </span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="comment">/*******************  Bit definition for ADC_SQR1 register  *******************/</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="preprocessor">#define ADC_SQR1_SQ13_Pos         (0U)</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08e9c7dc59718bbfbf1a3db4eba22f86"> 1011</a></span><span class="preprocessor">#define ADC_SQR1_SQ13_Msk         (0x1FUL &lt;&lt; ADC_SQR1_SQ13_Pos)                 </span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ae1998c0dd11275958e7347a92852fc"> 1012</a></span><span class="preprocessor">#define ADC_SQR1_SQ13             ADC_SQR1_SQ13_Msk                            </span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40d24ddd458198e7731d5abf9d15fc08"> 1013</a></span><span class="preprocessor">#define ADC_SQR1_SQ13_0           (0x01UL &lt;&lt; ADC_SQR1_SQ13_Pos)                 </span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccdca8b0f3cab9f62ae2ffbb9c30546f"> 1014</a></span><span class="preprocessor">#define ADC_SQR1_SQ13_1           (0x02UL &lt;&lt; ADC_SQR1_SQ13_Pos)                 </span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37e8723bfdc43da0b86e40a49b78c9ad"> 1015</a></span><span class="preprocessor">#define ADC_SQR1_SQ13_2           (0x04UL &lt;&lt; ADC_SQR1_SQ13_Pos)                 </span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412374f7ce1f62ee187c819391898778"> 1016</a></span><span class="preprocessor">#define ADC_SQR1_SQ13_3           (0x08UL &lt;&lt; ADC_SQR1_SQ13_Pos)                 </span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05ca5e303f844f512c9a9cb5df9a1028"> 1017</a></span><span class="preprocessor">#define ADC_SQR1_SQ13_4           (0x10UL &lt;&lt; ADC_SQR1_SQ13_Pos)                 </span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="preprocessor">#define ADC_SQR1_SQ14_Pos         (5U)</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac16eaf610307245433e59aee05bfe254"> 1019</a></span><span class="preprocessor">#define ADC_SQR1_SQ14_Msk         (0x1FUL &lt;&lt; ADC_SQR1_SQ14_Pos)                 </span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0251199146cb3d0d2c1c0608fbca585"> 1020</a></span><span class="preprocessor">#define ADC_SQR1_SQ14             ADC_SQR1_SQ14_Msk                            </span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacde3a6d9e94aa1c2399e335911fd6212"> 1021</a></span><span class="preprocessor">#define ADC_SQR1_SQ14_0           (0x01UL &lt;&lt; ADC_SQR1_SQ14_Pos)                 </span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc61e4d3ea200e1fc3e9d621ebbd2b4"> 1022</a></span><span class="preprocessor">#define ADC_SQR1_SQ14_1           (0x02UL &lt;&lt; ADC_SQR1_SQ14_Pos)                 </span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeea616e444521cd58c5d8d574c47ccf0"> 1023</a></span><span class="preprocessor">#define ADC_SQR1_SQ14_2           (0x04UL &lt;&lt; ADC_SQR1_SQ14_Pos)                 </span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e0c9439633fb5c67c8f2138c9d2efae"> 1024</a></span><span class="preprocessor">#define ADC_SQR1_SQ14_3           (0x08UL &lt;&lt; ADC_SQR1_SQ14_Pos)                 </span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea22b4dd0fbb26d2a0babbc483778b0e"> 1025</a></span><span class="preprocessor">#define ADC_SQR1_SQ14_4           (0x10UL &lt;&lt; ADC_SQR1_SQ14_Pos)                 </span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="preprocessor">#define ADC_SQR1_SQ15_Pos         (10U)</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dcdc56b5476a5cbed60e74735574831"> 1027</a></span><span class="preprocessor">#define ADC_SQR1_SQ15_Msk         (0x1FUL &lt;&lt; ADC_SQR1_SQ15_Pos)                 </span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23222c591c6d926f7a741bc9346f1d8f"> 1028</a></span><span class="preprocessor">#define ADC_SQR1_SQ15             ADC_SQR1_SQ15_Msk                            </span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbfbc70f67ce1d8f227e17a7f19c123b"> 1029</a></span><span class="preprocessor">#define ADC_SQR1_SQ15_0           (0x01UL &lt;&lt; ADC_SQR1_SQ15_Pos)                 </span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac00e343ff0dd8f1f29e897148e3e070a"> 1030</a></span><span class="preprocessor">#define ADC_SQR1_SQ15_1           (0x02UL &lt;&lt; ADC_SQR1_SQ15_Pos)                 </span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab63443b0c5a2eca60a8c9714f6f31c03"> 1031</a></span><span class="preprocessor">#define ADC_SQR1_SQ15_2           (0x04UL &lt;&lt; ADC_SQR1_SQ15_Pos)                 </span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf676d45ba227a2dc641b2afadfa7852"> 1032</a></span><span class="preprocessor">#define ADC_SQR1_SQ15_3           (0x08UL &lt;&lt; ADC_SQR1_SQ15_Pos)                 </span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dbc07d0904f60abcc15827ccab1a8c2"> 1033</a></span><span class="preprocessor">#define ADC_SQR1_SQ15_4           (0x10UL &lt;&lt; ADC_SQR1_SQ15_Pos)                 </span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="preprocessor">#define ADC_SQR1_SQ16_Pos         (15U)</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabddb795f3c7a42aba72d3961e19cc7fc"> 1035</a></span><span class="preprocessor">#define ADC_SQR1_SQ16_Msk         (0x1FUL &lt;&lt; ADC_SQR1_SQ16_Pos)                 </span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafecb33099669a080cede6ce0236389e7"> 1036</a></span><span class="preprocessor">#define ADC_SQR1_SQ16             ADC_SQR1_SQ16_Msk                            </span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3404d0bf04b8561bf93455d968b77ea9"> 1037</a></span><span class="preprocessor">#define ADC_SQR1_SQ16_0           (0x01UL &lt;&lt; ADC_SQR1_SQ16_Pos)                 </span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ea6af777051f14be5cf166dd4ae69d1"> 1038</a></span><span class="preprocessor">#define ADC_SQR1_SQ16_1           (0x02UL &lt;&lt; ADC_SQR1_SQ16_Pos)                 </span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf59e4a113346ac3daf6829c3321444f5"> 1039</a></span><span class="preprocessor">#define ADC_SQR1_SQ16_2           (0x04UL &lt;&lt; ADC_SQR1_SQ16_Pos)                 </span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6052517e5fcab3f58c42b59fb3ffee55"> 1040</a></span><span class="preprocessor">#define ADC_SQR1_SQ16_3           (0x08UL &lt;&lt; ADC_SQR1_SQ16_Pos)                 </span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7af851b5898b4421958e7a100602c8cd"> 1041</a></span><span class="preprocessor">#define ADC_SQR1_SQ16_4           (0x10UL &lt;&lt; ADC_SQR1_SQ16_Pos)                 </span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="preprocessor">#define ADC_SQR1_L_Pos            (20U)</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac11490606e7ecc26985deed271f7ff57"> 1043</a></span><span class="preprocessor">#define ADC_SQR1_L_Msk            (0xFUL &lt;&lt; ADC_SQR1_L_Pos)                     </span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc"> 1044</a></span><span class="preprocessor">#define ADC_SQR1_L                ADC_SQR1_L_Msk                               </span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c"> 1045</a></span><span class="preprocessor">#define ADC_SQR1_L_0              (0x1UL &lt;&lt; ADC_SQR1_L_Pos)                     </span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd"> 1046</a></span><span class="preprocessor">#define ADC_SQR1_L_1              (0x2UL &lt;&lt; ADC_SQR1_L_Pos)                     </span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558"> 1047</a></span><span class="preprocessor">#define ADC_SQR1_L_2              (0x4UL &lt;&lt; ADC_SQR1_L_Pos)                     </span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47"> 1048</a></span><span class="preprocessor">#define ADC_SQR1_L_3              (0x8UL &lt;&lt; ADC_SQR1_L_Pos)                     </span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="comment">/*******************  Bit definition for ADC_SQR2 register  *******************/</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="preprocessor">#define ADC_SQR2_SQ7_Pos          (0U)</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee89c65015de91a4fc92b922bcef81fe"> 1052</a></span><span class="preprocessor">#define ADC_SQR2_SQ7_Msk          (0x1FUL &lt;&lt; ADC_SQR2_SQ7_Pos)                  </span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f66f702fc124040956117f20ef8df4"> 1053</a></span><span class="preprocessor">#define ADC_SQR2_SQ7              ADC_SQR2_SQ7_Msk                             </span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12bbc822c10582a80f7e20a11038ce96"> 1054</a></span><span class="preprocessor">#define ADC_SQR2_SQ7_0            (0x01UL &lt;&lt; ADC_SQR2_SQ7_Pos)                  </span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d0d7daf3b6db6ff4fa382495f6127c6"> 1055</a></span><span class="preprocessor">#define ADC_SQR2_SQ7_1            (0x02UL &lt;&lt; ADC_SQR2_SQ7_Pos)                  </span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74bda24f18a95261661a944cecf45a52"> 1056</a></span><span class="preprocessor">#define ADC_SQR2_SQ7_2            (0x04UL &lt;&lt; ADC_SQR2_SQ7_Pos)                  </span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2697675d008dda4e6a4905fc0f8d22af"> 1057</a></span><span class="preprocessor">#define ADC_SQR2_SQ7_3            (0x08UL &lt;&lt; ADC_SQR2_SQ7_Pos)                  </span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c46dd0f30ef85094ca0cde2e8c00dac"> 1058</a></span><span class="preprocessor">#define ADC_SQR2_SQ7_4            (0x10UL &lt;&lt; ADC_SQR2_SQ7_Pos)                  </span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="preprocessor">#define ADC_SQR2_SQ8_Pos          (5U)</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9152be162b9262d76b7a59b4c0f25956"> 1060</a></span><span class="preprocessor">#define ADC_SQR2_SQ8_Msk          (0x1FUL &lt;&lt; ADC_SQR2_SQ8_Pos)                  </span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga308ec58a8d20dcb3a348c30c332a0a8e"> 1061</a></span><span class="preprocessor">#define ADC_SQR2_SQ8              ADC_SQR2_SQ8_Msk                             </span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858717a28d6c26612ad4ced46863ba13"> 1062</a></span><span class="preprocessor">#define ADC_SQR2_SQ8_0            (0x01UL &lt;&lt; ADC_SQR2_SQ8_Pos)                  </span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d06168a43b4845409f2fb9193ee474a"> 1063</a></span><span class="preprocessor">#define ADC_SQR2_SQ8_1            (0x02UL &lt;&lt; ADC_SQR2_SQ8_Pos)                  </span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5eaea65d6719a8199639ec30bb8a07b"> 1064</a></span><span class="preprocessor">#define ADC_SQR2_SQ8_2            (0x04UL &lt;&lt; ADC_SQR2_SQ8_Pos)                  </span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23e22da18926dd107adc69282a445412"> 1065</a></span><span class="preprocessor">#define ADC_SQR2_SQ8_3            (0x08UL &lt;&lt; ADC_SQR2_SQ8_Pos)                  </span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacadd092f31f37bb129065be175673c63"> 1066</a></span><span class="preprocessor">#define ADC_SQR2_SQ8_4            (0x10UL &lt;&lt; ADC_SQR2_SQ8_Pos)                  </span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="preprocessor">#define ADC_SQR2_SQ9_Pos          (10U)</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03bc5dff92603b8e5dfe5ac87552f40a"> 1068</a></span><span class="preprocessor">#define ADC_SQR2_SQ9_Msk          (0x1FUL &lt;&lt; ADC_SQR2_SQ9_Pos)                  </span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5d91ecfc3d40cc6b1960544e526eb91"> 1069</a></span><span class="preprocessor">#define ADC_SQR2_SQ9              ADC_SQR2_SQ9_Msk                             </span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace032949b436d9af8a20ea10a349d55b"> 1070</a></span><span class="preprocessor">#define ADC_SQR2_SQ9_0            (0x01UL &lt;&lt; ADC_SQR2_SQ9_Pos)                  </span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf43f1c5de0e73d6159fabc3681b891"> 1071</a></span><span class="preprocessor">#define ADC_SQR2_SQ9_1            (0x02UL &lt;&lt; ADC_SQR2_SQ9_Pos)                  </span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3389c07a9de242151ffa434908fee39d"> 1072</a></span><span class="preprocessor">#define ADC_SQR2_SQ9_2            (0x04UL &lt;&lt; ADC_SQR2_SQ9_Pos)                  </span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13f30540b9f2d33640ea7d9652dc3c71"> 1073</a></span><span class="preprocessor">#define ADC_SQR2_SQ9_3            (0x08UL &lt;&lt; ADC_SQR2_SQ9_Pos)                  </span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga910e5bda9852d49117b76b0d9f420ef2"> 1074</a></span><span class="preprocessor">#define ADC_SQR2_SQ9_4            (0x10UL &lt;&lt; ADC_SQR2_SQ9_Pos)                  </span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><span class="preprocessor">#define ADC_SQR2_SQ10_Pos         (15U)</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a438cb8cfa6116018759eca4d2c2fbb"> 1076</a></span><span class="preprocessor">#define ADC_SQR2_SQ10_Msk         (0x1FUL &lt;&lt; ADC_SQR2_SQ10_Pos)                 </span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22e474b65f217ac21137b1d3f3cbb6bb"> 1077</a></span><span class="preprocessor">#define ADC_SQR2_SQ10             ADC_SQR2_SQ10_Msk                            </span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5a36056dbfce703d22387432ac12262"> 1078</a></span><span class="preprocessor">#define ADC_SQR2_SQ10_0           (0x01UL &lt;&lt; ADC_SQR2_SQ10_Pos)                 </span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09a1de734fe67156af26edf3b8a61044"> 1079</a></span><span class="preprocessor">#define ADC_SQR2_SQ10_1           (0x02UL &lt;&lt; ADC_SQR2_SQ10_Pos)                 </span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1d6ad0a40e7171d40a964b361d1eb9"> 1080</a></span><span class="preprocessor">#define ADC_SQR2_SQ10_2           (0x04UL &lt;&lt; ADC_SQR2_SQ10_Pos)                 </span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24d63e60eabad897aa9b19dbe56da71e"> 1081</a></span><span class="preprocessor">#define ADC_SQR2_SQ10_3           (0x08UL &lt;&lt; ADC_SQR2_SQ10_Pos)                 </span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7df899f74116e6cb3205af2767840cfb"> 1082</a></span><span class="preprocessor">#define ADC_SQR2_SQ10_4           (0x10UL &lt;&lt; ADC_SQR2_SQ10_Pos)                 </span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span><span class="preprocessor">#define ADC_SQR2_SQ11_Pos         (20U)</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f72a350259ac99fdcda7a97eb6fe2a8"> 1084</a></span><span class="preprocessor">#define ADC_SQR2_SQ11_Msk         (0x1FUL &lt;&lt; ADC_SQR2_SQ11_Pos)                 </span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bf491b9c1542fb0d0b83fc96166362e"> 1085</a></span><span class="preprocessor">#define ADC_SQR2_SQ11             ADC_SQR2_SQ11_Msk                            </span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bc91fec2ef468c5d39d19beda9ecd3e"> 1086</a></span><span class="preprocessor">#define ADC_SQR2_SQ11_0           (0x01UL &lt;&lt; ADC_SQR2_SQ11_Pos)                 </span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e142789d2bd0584480e923754544ff5"> 1087</a></span><span class="preprocessor">#define ADC_SQR2_SQ11_1           (0x02UL &lt;&lt; ADC_SQR2_SQ11_Pos)                 </span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6b844fe698c16437e91c9e05a367a4c"> 1088</a></span><span class="preprocessor">#define ADC_SQR2_SQ11_2           (0x04UL &lt;&lt; ADC_SQR2_SQ11_Pos)                 </span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8127191e3c48f4e0952bdb5e196225"> 1089</a></span><span class="preprocessor">#define ADC_SQR2_SQ11_3           (0x08UL &lt;&lt; ADC_SQR2_SQ11_Pos)                 </span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e8a39f645505ef84cb94bbc8d21b8e0"> 1090</a></span><span class="preprocessor">#define ADC_SQR2_SQ11_4           (0x10UL &lt;&lt; ADC_SQR2_SQ11_Pos)                 </span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="preprocessor">#define ADC_SQR2_SQ12_Pos         (25U)</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a8e8248a0fe8bbf43de3e6f06984a85"> 1092</a></span><span class="preprocessor">#define ADC_SQR2_SQ12_Msk         (0x1FUL &lt;&lt; ADC_SQR2_SQ12_Pos)                 </span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8731660b1710e63d5423cd31c11be184"> 1093</a></span><span class="preprocessor">#define ADC_SQR2_SQ12             ADC_SQR2_SQ12_Msk                            </span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b2da909e54f8f6f61bf2bd2cd3e93e0"> 1094</a></span><span class="preprocessor">#define ADC_SQR2_SQ12_0           (0x01UL &lt;&lt; ADC_SQR2_SQ12_Pos)                 </span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5930c4a07d594aa23bc868526b42601"> 1095</a></span><span class="preprocessor">#define ADC_SQR2_SQ12_1           (0x02UL &lt;&lt; ADC_SQR2_SQ12_Pos)                 </span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga377805a21e7da2a66a3913a77bcc1e66"> 1096</a></span><span class="preprocessor">#define ADC_SQR2_SQ12_2           (0x04UL &lt;&lt; ADC_SQR2_SQ12_Pos)                 </span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e3b45cac9aeb68d33b31a0914692857"> 1097</a></span><span class="preprocessor">#define ADC_SQR2_SQ12_3           (0x08UL &lt;&lt; ADC_SQR2_SQ12_Pos)                 </span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6043d31a6cb9bd7c1542c3d41eb296c7"> 1098</a></span><span class="preprocessor">#define ADC_SQR2_SQ12_4           (0x10UL &lt;&lt; ADC_SQR2_SQ12_Pos)                 </span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="comment">/*******************  Bit definition for ADC_SQR3 register  *******************/</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="preprocessor">#define ADC_SQR3_SQ1_Pos          (0U)</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga158e02c01bc2ee902ff9d4ca8c767184"> 1102</a></span><span class="preprocessor">#define ADC_SQR3_SQ1_Msk          (0x1FUL &lt;&lt; ADC_SQR3_SQ1_Pos)                  </span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52491114e8394648559004f3bae718d9"> 1103</a></span><span class="preprocessor">#define ADC_SQR3_SQ1              ADC_SQR3_SQ1_Msk                             </span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53d3bb1c8bb48c7bcb0f7409db69f7b4"> 1104</a></span><span class="preprocessor">#define ADC_SQR3_SQ1_0            (0x01UL &lt;&lt; ADC_SQR3_SQ1_Pos)                  </span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddb9af3a3b23a103fbc34c4f422fd2af"> 1105</a></span><span class="preprocessor">#define ADC_SQR3_SQ1_1            (0x02UL &lt;&lt; ADC_SQR3_SQ1_Pos)                  </span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf591f43a15c0c2c5afae2598b8f2afc"> 1106</a></span><span class="preprocessor">#define ADC_SQR3_SQ1_2            (0x04UL &lt;&lt; ADC_SQR3_SQ1_Pos)                  </span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05cfde0ef0e6a8dd6311f5cd7a806556"> 1107</a></span><span class="preprocessor">#define ADC_SQR3_SQ1_3            (0x08UL &lt;&lt; ADC_SQR3_SQ1_Pos)                  </span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9981512f99a6c41ce107a9428d9cfdd0"> 1108</a></span><span class="preprocessor">#define ADC_SQR3_SQ1_4            (0x10UL &lt;&lt; ADC_SQR3_SQ1_Pos)                  </span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span><span class="preprocessor">#define ADC_SQR3_SQ2_Pos          (5U)</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e5a7d30b953796355d6e134aefa7fc3"> 1110</a></span><span class="preprocessor">#define ADC_SQR3_SQ2_Msk          (0x1FUL &lt;&lt; ADC_SQR3_SQ2_Pos)                  </span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60637fb25c099f8da72a8a36211f7a8c"> 1111</a></span><span class="preprocessor">#define ADC_SQR3_SQ2              ADC_SQR3_SQ2_Msk                             </span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede0302eb64f023913c7a9e588d77937"> 1112</a></span><span class="preprocessor">#define ADC_SQR3_SQ2_0            (0x01UL &lt;&lt; ADC_SQR3_SQ2_Pos)                  </span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga158ab7429a864634a46c81fdb51d7508"> 1113</a></span><span class="preprocessor">#define ADC_SQR3_SQ2_1            (0x02UL &lt;&lt; ADC_SQR3_SQ2_Pos)                  </span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae729e21d590271c59c0d653300d5581c"> 1114</a></span><span class="preprocessor">#define ADC_SQR3_SQ2_2            (0x04UL &lt;&lt; ADC_SQR3_SQ2_Pos)                  </span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf65c33275178a8777fa8fed8a01f7389"> 1115</a></span><span class="preprocessor">#define ADC_SQR3_SQ2_3            (0x08UL &lt;&lt; ADC_SQR3_SQ2_Pos)                  </span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga990aeb689b7cc8f0bebb3dd6af7b27a6"> 1116</a></span><span class="preprocessor">#define ADC_SQR3_SQ2_4            (0x10UL &lt;&lt; ADC_SQR3_SQ2_Pos)                  </span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="preprocessor">#define ADC_SQR3_SQ3_Pos          (10U)</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea87ead7a01cad5a05b3212eb1b5ce35"> 1118</a></span><span class="preprocessor">#define ADC_SQR3_SQ3_Msk          (0x1FUL &lt;&lt; ADC_SQR3_SQ3_Pos)                  </span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga601f21b7c1e571fb8c5ff310aca021e1"> 1119</a></span><span class="preprocessor">#define ADC_SQR3_SQ3              ADC_SQR3_SQ3_Msk                             </span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fd2c154b5852cb08ce60b4adfa36313"> 1120</a></span><span class="preprocessor">#define ADC_SQR3_SQ3_0            (0x01UL &lt;&lt; ADC_SQR3_SQ3_Pos)                  </span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214580377dd3a424ad819f14f6b025d4"> 1121</a></span><span class="preprocessor">#define ADC_SQR3_SQ3_1            (0x02UL &lt;&lt; ADC_SQR3_SQ3_Pos)                  </span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabae2353b109c9cda2a176ea1f44db4fe"> 1122</a></span><span class="preprocessor">#define ADC_SQR3_SQ3_2            (0x04UL &lt;&lt; ADC_SQR3_SQ3_Pos)                  </span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d2f00d3372bd1d64bf4eb2271277ab0"> 1123</a></span><span class="preprocessor">#define ADC_SQR3_SQ3_3            (0x08UL &lt;&lt; ADC_SQR3_SQ3_Pos)                  </span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5279e505b1a59b223f30e5be139d5042"> 1124</a></span><span class="preprocessor">#define ADC_SQR3_SQ3_4            (0x10UL &lt;&lt; ADC_SQR3_SQ3_Pos)                  </span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span><span class="preprocessor">#define ADC_SQR3_SQ4_Pos          (15U)</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6ee00d27c507e9b088b1f6b825ab55"> 1126</a></span><span class="preprocessor">#define ADC_SQR3_SQ4_Msk          (0x1FUL &lt;&lt; ADC_SQR3_SQ4_Pos)                  </span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fc43f70bb3c67c639678b91d852390b"> 1127</a></span><span class="preprocessor">#define ADC_SQR3_SQ4              ADC_SQR3_SQ4_Msk                             </span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2a501b20cf758a7353efcb3f95a3a93"> 1128</a></span><span class="preprocessor">#define ADC_SQR3_SQ4_0            (0x01UL &lt;&lt; ADC_SQR3_SQ4_Pos)                  </span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffafa27fd561e4c7d419e3f665d80f2c"> 1129</a></span><span class="preprocessor">#define ADC_SQR3_SQ4_1            (0x02UL &lt;&lt; ADC_SQR3_SQ4_Pos)                  </span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0251fa70e400ee74f442d8fba2b1afb"> 1130</a></span><span class="preprocessor">#define ADC_SQR3_SQ4_2            (0x04UL &lt;&lt; ADC_SQR3_SQ4_Pos)                  </span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dc48c3c6b304517261486d8a63637ae"> 1131</a></span><span class="preprocessor">#define ADC_SQR3_SQ4_3            (0x08UL &lt;&lt; ADC_SQR3_SQ4_Pos)                  </span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe23b9e640df96ca84eab4b6b4f44083"> 1132</a></span><span class="preprocessor">#define ADC_SQR3_SQ4_4            (0x10UL &lt;&lt; ADC_SQR3_SQ4_Pos)                  </span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span><span class="preprocessor">#define ADC_SQR3_SQ5_Pos          (20U)</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaade1e4985264c9bc583a6803cc54e7cf"> 1134</a></span><span class="preprocessor">#define ADC_SQR3_SQ5_Msk          (0x1FUL &lt;&lt; ADC_SQR3_SQ5_Pos)                  </span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae841d68049442e4568b86322ed4be6f"> 1135</a></span><span class="preprocessor">#define ADC_SQR3_SQ5              ADC_SQR3_SQ5_Msk                             </span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1de9fc24755b715c700c6442f4a396b"> 1136</a></span><span class="preprocessor">#define ADC_SQR3_SQ5_0            (0x01UL &lt;&lt; ADC_SQR3_SQ5_Pos)                  </span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f704feb58eecb39bc7f199577064172"> 1137</a></span><span class="preprocessor">#define ADC_SQR3_SQ5_1            (0x02UL &lt;&lt; ADC_SQR3_SQ5_Pos)                  </span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88a7994f637a75d105cc5975b154c373"> 1138</a></span><span class="preprocessor">#define ADC_SQR3_SQ5_2            (0x04UL &lt;&lt; ADC_SQR3_SQ5_Pos)                  </span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c6fce8f01e75c68124124061f67f0e"> 1139</a></span><span class="preprocessor">#define ADC_SQR3_SQ5_3            (0x08UL &lt;&lt; ADC_SQR3_SQ5_Pos)                  </span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b0cad694c068ea8874b6504bd6ae885"> 1140</a></span><span class="preprocessor">#define ADC_SQR3_SQ5_4            (0x10UL &lt;&lt; ADC_SQR3_SQ5_Pos)                  </span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="preprocessor">#define ADC_SQR3_SQ6_Pos          (25U)</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab01b48333516c485500fcf186f861bf3"> 1142</a></span><span class="preprocessor">#define ADC_SQR3_SQ6_Msk          (0x1FUL &lt;&lt; ADC_SQR3_SQ6_Pos)                  </span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga723792274b16b342d16d6a02fce74ba6"> 1143</a></span><span class="preprocessor">#define ADC_SQR3_SQ6              ADC_SQR3_SQ6_Msk                             </span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91b8b5293abd0601c543c13a0b53b335"> 1144</a></span><span class="preprocessor">#define ADC_SQR3_SQ6_0            (0x01UL &lt;&lt; ADC_SQR3_SQ6_Pos)                  </span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab29847362a613b43eeeda6db758d781e"> 1145</a></span><span class="preprocessor">#define ADC_SQR3_SQ6_1            (0x02UL &lt;&lt; ADC_SQR3_SQ6_Pos)                  </span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa92c8ea1bfb42ed80622770ae2dc41ab"> 1146</a></span><span class="preprocessor">#define ADC_SQR3_SQ6_2            (0x04UL &lt;&lt; ADC_SQR3_SQ6_Pos)                  </span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed2d7edb11fb84b02c175acff305a922"> 1147</a></span><span class="preprocessor">#define ADC_SQR3_SQ6_3            (0x08UL &lt;&lt; ADC_SQR3_SQ6_Pos)                  </span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78f9e51811549a6797ecfe1468def4ff"> 1148</a></span><span class="preprocessor">#define ADC_SQR3_SQ6_4            (0x10UL &lt;&lt; ADC_SQR3_SQ6_Pos)                  </span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span><span class="comment">/*******************  Bit definition for ADC_JSQR register  *******************/</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="preprocessor">#define ADC_JSQR_JSQ1_Pos         (0U)</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d51f520a176b598792f5019ef4e1f7e"> 1152</a></span><span class="preprocessor">#define ADC_JSQR_JSQ1_Msk         (0x1FUL &lt;&lt; ADC_JSQR_JSQ1_Pos)                 </span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2"> 1153</a></span><span class="preprocessor">#define ADC_JSQR_JSQ1             ADC_JSQR_JSQ1_Msk                            </span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ea38b080462c4571524b5fcbfed292"> 1154</a></span><span class="preprocessor">#define ADC_JSQR_JSQ1_0           (0x01UL &lt;&lt; ADC_JSQR_JSQ1_Pos)                 </span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabae36d7655fb1dce11e60ffa8e57b509"> 1155</a></span><span class="preprocessor">#define ADC_JSQR_JSQ1_1           (0x02UL &lt;&lt; ADC_JSQR_JSQ1_Pos)                 </span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3e7a96d33f640444b40b70e9ee28671"> 1156</a></span><span class="preprocessor">#define ADC_JSQR_JSQ1_2           (0x04UL &lt;&lt; ADC_JSQR_JSQ1_Pos)                 </span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6066a6aef47f317a5df0c9bbf59121fb"> 1157</a></span><span class="preprocessor">#define ADC_JSQR_JSQ1_3           (0x08UL &lt;&lt; ADC_JSQR_JSQ1_Pos)                 </span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2c4baf98380a477cebb01be3e8f0594"> 1158</a></span><span class="preprocessor">#define ADC_JSQR_JSQ1_4           (0x10UL &lt;&lt; ADC_JSQR_JSQ1_Pos)                 </span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span><span class="preprocessor">#define ADC_JSQR_JSQ2_Pos         (5U)</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fb22b426f041225a2383fbb9a014c74"> 1160</a></span><span class="preprocessor">#define ADC_JSQR_JSQ2_Msk         (0x1FUL &lt;&lt; ADC_JSQR_JSQ2_Pos)                 </span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4"> 1161</a></span><span class="preprocessor">#define ADC_JSQR_JSQ2             ADC_JSQR_JSQ2_Msk                            </span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabf0889d056b56e4a113142b3694166d"> 1162</a></span><span class="preprocessor">#define ADC_JSQR_JSQ2_0           (0x01UL &lt;&lt; ADC_JSQR_JSQ2_Pos)                 </span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga048f97e9e332adb21eca27b647af1378"> 1163</a></span><span class="preprocessor">#define ADC_JSQR_JSQ2_1           (0x02UL &lt;&lt; ADC_JSQR_JSQ2_Pos)                 </span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18bee187ed94e73b16eeea7501394581"> 1164</a></span><span class="preprocessor">#define ADC_JSQR_JSQ2_2           (0x04UL &lt;&lt; ADC_JSQR_JSQ2_Pos)                 </span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b031d11b56e49b2c28c1a79136b48a"> 1165</a></span><span class="preprocessor">#define ADC_JSQR_JSQ2_3           (0x08UL &lt;&lt; ADC_JSQR_JSQ2_Pos)                 </span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064d6ccde30a22430c658b8efc431e59"> 1166</a></span><span class="preprocessor">#define ADC_JSQR_JSQ2_4           (0x10UL &lt;&lt; ADC_JSQR_JSQ2_Pos)                 </span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="preprocessor">#define ADC_JSQR_JSQ3_Pos         (10U)</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b87c9c110f68556c6d266cd9808165b"> 1168</a></span><span class="preprocessor">#define ADC_JSQR_JSQ3_Msk         (0x1FUL &lt;&lt; ADC_JSQR_JSQ3_Pos)                 </span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9"> 1169</a></span><span class="preprocessor">#define ADC_JSQR_JSQ3             ADC_JSQR_JSQ3_Msk                            </span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12fbc27c3543f23125f632dfa60fdc98"> 1170</a></span><span class="preprocessor">#define ADC_JSQR_JSQ3_0           (0x01UL &lt;&lt; ADC_JSQR_JSQ3_Pos)                 </span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169ec7d371e3ee897b73c3ad84b6ed32"> 1171</a></span><span class="preprocessor">#define ADC_JSQR_JSQ3_1           (0x02UL &lt;&lt; ADC_JSQR_JSQ3_Pos)                 </span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga693542d5a536304f364476589ba0bec9"> 1172</a></span><span class="preprocessor">#define ADC_JSQR_JSQ3_2           (0x04UL &lt;&lt; ADC_JSQR_JSQ3_Pos)                 </span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga139ddd01c0faf219dca844477453149e"> 1173</a></span><span class="preprocessor">#define ADC_JSQR_JSQ3_3           (0x08UL &lt;&lt; ADC_JSQR_JSQ3_Pos)                 </span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1452b8cf4acc90fb522d90751043aac"> 1174</a></span><span class="preprocessor">#define ADC_JSQR_JSQ3_4           (0x10UL &lt;&lt; ADC_JSQR_JSQ3_Pos)                 </span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="preprocessor">#define ADC_JSQR_JSQ4_Pos         (15U)</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3c43ea620dd89338b58bf89feab30fd"> 1176</a></span><span class="preprocessor">#define ADC_JSQR_JSQ4_Msk         (0x1FUL &lt;&lt; ADC_JSQR_JSQ4_Pos)                 </span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4"> 1177</a></span><span class="preprocessor">#define ADC_JSQR_JSQ4             ADC_JSQR_JSQ4_Msk                            </span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13e250d329673c02f7a0d24d25e83649"> 1178</a></span><span class="preprocessor">#define ADC_JSQR_JSQ4_0           (0x01UL &lt;&lt; ADC_JSQR_JSQ4_Pos)                 </span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30dad81d708c35136e2da4e96cfe07b7"> 1179</a></span><span class="preprocessor">#define ADC_JSQR_JSQ4_1           (0x02UL &lt;&lt; ADC_JSQR_JSQ4_Pos)                 </span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ceab97acb95b31cb7448c9da38fc11a"> 1180</a></span><span class="preprocessor">#define ADC_JSQR_JSQ4_2           (0x04UL &lt;&lt; ADC_JSQR_JSQ4_Pos)                 </span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52f6571e7efed6a0f72df19c66d3c917"> 1181</a></span><span class="preprocessor">#define ADC_JSQR_JSQ4_3           (0x08UL &lt;&lt; ADC_JSQR_JSQ4_Pos)                 </span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede3a17ef541039943d9dcd85df223ca"> 1182</a></span><span class="preprocessor">#define ADC_JSQR_JSQ4_4           (0x10UL &lt;&lt; ADC_JSQR_JSQ4_Pos)                 </span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="preprocessor">#define ADC_JSQR_JL_Pos           (20U)</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11fbbdaa929d9ecf3054aaaed0285b05"> 1184</a></span><span class="preprocessor">#define ADC_JSQR_JL_Msk           (0x3UL &lt;&lt; ADC_JSQR_JL_Pos)                    </span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232"> 1185</a></span><span class="preprocessor">#define ADC_JSQR_JL               ADC_JSQR_JL_Msk                              </span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58"> 1186</a></span><span class="preprocessor">#define ADC_JSQR_JL_0             (0x1UL &lt;&lt; ADC_JSQR_JL_Pos)                    </span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e"> 1187</a></span><span class="preprocessor">#define ADC_JSQR_JL_1             (0x2UL &lt;&lt; ADC_JSQR_JL_Pos)                    </span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span><span class="comment">/*******************  Bit definition for ADC_JDR1 register  *******************/</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="preprocessor">#define ADC_JDR1_JDATA_Pos        (0U)</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6440d03419f23870bf5bf1a38a57c79d"> 1191</a></span><span class="preprocessor">#define ADC_JDR1_JDATA_Msk        (0xFFFFUL &lt;&lt; ADC_JDR1_JDATA_Pos)              </span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558"> 1192</a></span><span class="preprocessor">#define ADC_JDR1_JDATA            ADC_JDR1_JDATA_Msk                           </span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span><span class="comment">/*******************  Bit definition for ADC_JDR2 register  *******************/</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span><span class="preprocessor">#define ADC_JDR2_JDATA_Pos        (0U)</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0ff8b95da1c11baf16aa35dd8672670"> 1196</a></span><span class="preprocessor">#define ADC_JDR2_JDATA_Msk        (0xFFFFUL &lt;&lt; ADC_JDR2_JDATA_Pos)              </span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fbd8801b9c60269ca477062985a08e8"> 1197</a></span><span class="preprocessor">#define ADC_JDR2_JDATA            ADC_JDR2_JDATA_Msk                           </span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span><span class="comment">/*******************  Bit definition for ADC_JDR3 register  *******************/</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span><span class="preprocessor">#define ADC_JDR3_JDATA_Pos        (0U)</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee0994ddf4fa21f7e6cedc0c3d599683"> 1201</a></span><span class="preprocessor">#define ADC_JDR3_JDATA_Msk        (0xFFFFUL &lt;&lt; ADC_JDR3_JDATA_Pos)              </span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae84e9e5928bb9ed1aef6c83089fb5ef"> 1202</a></span><span class="preprocessor">#define ADC_JDR3_JDATA            ADC_JDR3_JDATA_Msk                           </span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span><span class="comment">/*******************  Bit definition for ADC_JDR4 register  *******************/</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span><span class="preprocessor">#define ADC_JDR4_JDATA_Pos        (0U)</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42adbc5ae1c70cdc1926642fcc2baef"> 1206</a></span><span class="preprocessor">#define ADC_JDR4_JDATA_Msk        (0xFFFFUL &lt;&lt; ADC_JDR4_JDATA_Pos)              </span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d8fafdad1fb1bb0f761fd833e7b0c1"> 1207</a></span><span class="preprocessor">#define ADC_JDR4_JDATA            ADC_JDR4_JDATA_Msk                           </span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="comment">/********************  Bit definition for ADC_DR register  ********************/</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><span class="preprocessor">#define ADC_DR_DATA_Pos           (0U)</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85ec9cca38cafd77f3d56fdf80f84eb7"> 1211</a></span><span class="preprocessor">#define ADC_DR_DATA_Msk           (0xFFFFUL &lt;&lt; ADC_DR_DATA_Pos)                 </span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038"> 1212</a></span><span class="preprocessor">#define ADC_DR_DATA               ADC_DR_DATA_Msk                              </span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span><span class="preprocessor">#define ADC_DR_ADC2DATA_Pos       (16U)</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86da874944121326b9f268295d8ce9b9"> 1214</a></span><span class="preprocessor">#define ADC_DR_ADC2DATA_Msk       (0xFFFFUL &lt;&lt; ADC_DR_ADC2DATA_Pos)             </span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67c396288ac97bfab2d37017bd536b98"> 1215</a></span><span class="preprocessor">#define ADC_DR_ADC2DATA           ADC_DR_ADC2DATA_Msk                          </span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span><span class="comment">/*******************  Bit definition for ADC_CSR register  ********************/</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span><span class="preprocessor">#define ADC_CSR_AWD1_Pos          (0U)</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fc1dc3f69bc55d0dc278a8cfe172200"> 1219</a></span><span class="preprocessor">#define ADC_CSR_AWD1_Msk          (0x1UL &lt;&lt; ADC_CSR_AWD1_Pos)                   </span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e640f7443f14d01a37e29cff004223f"> 1220</a></span><span class="preprocessor">#define ADC_CSR_AWD1              ADC_CSR_AWD1_Msk                             </span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><span class="preprocessor">#define ADC_CSR_EOC1_Pos          (1U)</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaca4cc88bbeca3aee454610c500d2fc"> 1222</a></span><span class="preprocessor">#define ADC_CSR_EOC1_Msk          (0x1UL &lt;&lt; ADC_CSR_EOC1_Pos)                   </span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga715bcb019d713187aacd46f4482fa5f9"> 1223</a></span><span class="preprocessor">#define ADC_CSR_EOC1              ADC_CSR_EOC1_Msk                             </span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span><span class="preprocessor">#define ADC_CSR_JEOC1_Pos         (2U)</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga954441bd559cdbe9da94c7ff0172c859"> 1225</a></span><span class="preprocessor">#define ADC_CSR_JEOC1_Msk         (0x1UL &lt;&lt; ADC_CSR_JEOC1_Pos)                  </span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8a134d8b946f3549390294ef94b8d6"> 1226</a></span><span class="preprocessor">#define ADC_CSR_JEOC1             ADC_CSR_JEOC1_Msk                            </span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span><span class="preprocessor">#define ADC_CSR_JSTRT1_Pos        (3U)</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e0c41a114f966849054e2e43ee9b115"> 1228</a></span><span class="preprocessor">#define ADC_CSR_JSTRT1_Msk        (0x1UL &lt;&lt; ADC_CSR_JSTRT1_Pos)                 </span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1e6578b14d71c6d972c6d6f6d48eaa"> 1229</a></span><span class="preprocessor">#define ADC_CSR_JSTRT1            ADC_CSR_JSTRT1_Msk                           </span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="preprocessor">#define ADC_CSR_STRT1_Pos         (4U)</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d9691131e58b26068e792ad4b458bd6"> 1231</a></span><span class="preprocessor">#define ADC_CSR_STRT1_Msk         (0x1UL &lt;&lt; ADC_CSR_STRT1_Pos)                  </span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78ff468cfaa299ef62ab7b8b9910e142"> 1232</a></span><span class="preprocessor">#define ADC_CSR_STRT1             ADC_CSR_STRT1_Msk                            </span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="preprocessor">#define ADC_CSR_OVR1_Pos          (5U)</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ab0daf58c1ac552862c36465fc864cc"> 1234</a></span><span class="preprocessor">#define ADC_CSR_OVR1_Msk          (0x1UL &lt;&lt; ADC_CSR_OVR1_Pos)                   </span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52c109fe013835222183c22b26d6edec"> 1235</a></span><span class="preprocessor">#define ADC_CSR_OVR1              ADC_CSR_OVR1_Msk                             </span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span><span class="preprocessor">#define  ADC_CSR_DOVR1                        ADC_CSR_OVR1</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span> </div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span><span class="comment">/*******************  Bit definition for ADC_CCR register  ********************/</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><span class="preprocessor">#define ADC_CCR_MULTI_Pos         (0U)</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga535eaa79d3a77403b2e0981641f10f81"> 1242</a></span><span class="preprocessor">#define ADC_CCR_MULTI_Msk         (0x1FUL &lt;&lt; ADC_CCR_MULTI_Pos)                 </span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf70ab04667c7c7da0f29c0e5a6c48e68"> 1243</a></span><span class="preprocessor">#define ADC_CCR_MULTI             ADC_CCR_MULTI_Msk                            </span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4e7104ce01e3a79b8f6138d87dc3684"> 1244</a></span><span class="preprocessor">#define ADC_CCR_MULTI_0           (0x01UL &lt;&lt; ADC_CCR_MULTI_Pos)                 </span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8781dec7f076b475b85f8470aee94d06"> 1245</a></span><span class="preprocessor">#define ADC_CCR_MULTI_1           (0x02UL &lt;&lt; ADC_CCR_MULTI_Pos)                 </span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6a5be6cff1227431b8d54dffcc1ce88"> 1246</a></span><span class="preprocessor">#define ADC_CCR_MULTI_2           (0x04UL &lt;&lt; ADC_CCR_MULTI_Pos)                 </span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae55be7b911b4c0272543f98a0dba5f20"> 1247</a></span><span class="preprocessor">#define ADC_CCR_MULTI_3           (0x08UL &lt;&lt; ADC_CCR_MULTI_Pos)                 </span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5087b3cb0d4570b80b3138c277bcbf6c"> 1248</a></span><span class="preprocessor">#define ADC_CCR_MULTI_4           (0x10UL &lt;&lt; ADC_CCR_MULTI_Pos)                 </span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span><span class="preprocessor">#define ADC_CCR_DELAY_Pos         (8U)</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c1c63139684661c857ece4937a72415"> 1250</a></span><span class="preprocessor">#define ADC_CCR_DELAY_Msk         (0xFUL &lt;&lt; ADC_CCR_DELAY_Pos)                  </span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c13aa04949ed520cf92613d3a619198"> 1251</a></span><span class="preprocessor">#define ADC_CCR_DELAY             ADC_CCR_DELAY_Msk                            </span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22b71e9df8b1fca93802ad602341eb0b"> 1252</a></span><span class="preprocessor">#define ADC_CCR_DELAY_0           (0x1UL &lt;&lt; ADC_CCR_DELAY_Pos)                  </span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0d5785cb6c75e700517e88af188573"> 1253</a></span><span class="preprocessor">#define ADC_CCR_DELAY_1           (0x2UL &lt;&lt; ADC_CCR_DELAY_Pos)                  </span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17f85cbda5dcf9a392a29befb73c6ceb"> 1254</a></span><span class="preprocessor">#define ADC_CCR_DELAY_2           (0x4UL &lt;&lt; ADC_CCR_DELAY_Pos)                  </span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0216de7d6fcfa507c9aa1400972d862"> 1255</a></span><span class="preprocessor">#define ADC_CCR_DELAY_3           (0x8UL &lt;&lt; ADC_CCR_DELAY_Pos)                  </span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span><span class="preprocessor">#define ADC_CCR_DDS_Pos           (13U)</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad41720d885d32a33cb04782a2a2a74f9"> 1257</a></span><span class="preprocessor">#define ADC_CCR_DDS_Msk           (0x1UL &lt;&lt; ADC_CCR_DDS_Pos)                    </span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e745513bbc2e5e5a76ae999d5d535af"> 1258</a></span><span class="preprocessor">#define ADC_CCR_DDS               ADC_CCR_DDS_Msk                              </span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span><span class="preprocessor">#define ADC_CCR_DMA_Pos           (14U)</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7933afb88d395724816248ec8fa9b76"> 1260</a></span><span class="preprocessor">#define ADC_CCR_DMA_Msk           (0x3UL &lt;&lt; ADC_CCR_DMA_Pos)                    </span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e346b21afcaeced784e6c80b3aa1fb4"> 1261</a></span><span class="preprocessor">#define ADC_CCR_DMA               ADC_CCR_DMA_Msk                              </span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a42ee6ec5115244aef8f60d35abcc47"> 1262</a></span><span class="preprocessor">#define ADC_CCR_DMA_0             (0x1UL &lt;&lt; ADC_CCR_DMA_Pos)                    </span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdc9d29cafdd54e5c0dd752c358e1bc8"> 1263</a></span><span class="preprocessor">#define ADC_CCR_DMA_1             (0x2UL &lt;&lt; ADC_CCR_DMA_Pos)                    </span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span><span class="preprocessor">#define ADC_CCR_ADCPRE_Pos        (16U)</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2458ab94917987a44a275e1ed886e825"> 1265</a></span><span class="preprocessor">#define ADC_CCR_ADCPRE_Msk        (0x3UL &lt;&lt; ADC_CCR_ADCPRE_Pos)                 </span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a2ee019aef4c64fffc72141f7aaab2c"> 1266</a></span><span class="preprocessor">#define ADC_CCR_ADCPRE            ADC_CCR_ADCPRE_Msk                           </span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3108cc8fb81f6efd1e93fa5f82ac313"> 1267</a></span><span class="preprocessor">#define ADC_CCR_ADCPRE_0          (0x1UL &lt;&lt; ADC_CCR_ADCPRE_Pos)                 </span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa090830d2d359db04f365d46c6644d5"> 1268</a></span><span class="preprocessor">#define ADC_CCR_ADCPRE_1          (0x2UL &lt;&lt; ADC_CCR_ADCPRE_Pos)                 </span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="preprocessor">#define ADC_CCR_VBATE_Pos         (22U)</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3d86d837c7c40d14882728116a3722b"> 1270</a></span><span class="preprocessor">#define ADC_CCR_VBATE_Msk         (0x1UL &lt;&lt; ADC_CCR_VBATE_Pos)                  </span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga519645e42dcf6b19af9c05dc40300abb"> 1271</a></span><span class="preprocessor">#define ADC_CCR_VBATE             ADC_CCR_VBATE_Msk                            </span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span><span class="preprocessor">#define ADC_CCR_TSVREFE_Pos       (23U)</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e1a3df0d33a0c78197ad8c161c22a7a"> 1273</a></span><span class="preprocessor">#define ADC_CCR_TSVREFE_Msk       (0x1UL &lt;&lt; ADC_CCR_TSVREFE_Pos)                </span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc020d85a8740491ce3f218a0706f1dc"> 1274</a></span><span class="preprocessor">#define ADC_CCR_TSVREFE           ADC_CCR_TSVREFE_Msk                          </span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span><span class="comment">/*******************  Bit definition for ADC_CDR register  ********************/</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span><span class="preprocessor">#define ADC_CDR_DATA1_Pos         (0U)</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb4c80caea7b29ec5b2b863e84288cf1"> 1278</a></span><span class="preprocessor">#define ADC_CDR_DATA1_Msk         (0xFFFFUL &lt;&lt; ADC_CDR_DATA1_Pos)               </span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d7a0a18c77816c45c5682c3884e3d56"> 1279</a></span><span class="preprocessor">#define ADC_CDR_DATA1             ADC_CDR_DATA1_Msk                            </span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span><span class="preprocessor">#define ADC_CDR_DATA2_Pos         (16U)</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e8ac90ba8958b4d858c24e2896f7733"> 1281</a></span><span class="preprocessor">#define ADC_CDR_DATA2_Msk         (0xFFFFUL &lt;&lt; ADC_CDR_DATA2_Pos)               </span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55f0776b9bf2612c194c1ab478d8a371"> 1282</a></span><span class="preprocessor">#define ADC_CDR_DATA2             ADC_CDR_DATA2_Msk                            </span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span><span class="preprocessor">#define ADC_CDR_RDATA_MST         ADC_CDR_DATA1</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span><span class="preprocessor">#define ADC_CDR_RDATA_SLV         ADC_CDR_DATA2</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span> </div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="comment">/*                          CRC calculation unit                              */</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><span class="comment">/*******************  Bit definition for CRC_DR register  *********************/</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><span class="preprocessor">#define CRC_DR_DR_Pos       (0U)</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd43c14689d281daa4e9a32bf8ec89e1"> 1295</a></span><span class="preprocessor">#define CRC_DR_DR_Msk       (0xFFFFFFFFUL &lt;&lt; CRC_DR_DR_Pos)                     </span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105"> 1296</a></span><span class="preprocessor">#define CRC_DR_DR           CRC_DR_DR_Msk                                      </span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span><span class="comment">/*******************  Bit definition for CRC_IDR register  ********************/</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span><span class="preprocessor">#define CRC_IDR_IDR_Pos     (0U)</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga306789258d5416a44e545aa2ad6b2f7a"> 1301</a></span><span class="preprocessor">#define CRC_IDR_IDR_Msk     (0xFFUL &lt;&lt; CRC_IDR_IDR_Pos)                        </span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0"> 1302</a></span><span class="preprocessor">#define CRC_IDR_IDR         CRC_IDR_IDR_Msk                                    </span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span><span class="comment">/********************  Bit definition for CRC_CR register  ********************/</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span><span class="preprocessor">#define CRC_CR_RESET_Pos    (0U)</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04d46dadb6b31660c4ef0af2b00053f5"> 1307</a></span><span class="preprocessor">#define CRC_CR_RESET_Msk    (0x1UL &lt;&lt; CRC_CR_RESET_Pos)                         </span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7"> 1308</a></span><span class="preprocessor">#define CRC_CR_RESET        CRC_CR_RESET_Msk                                   </span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span><span class="comment">/*                      Digital to Analog Converter                           */</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span><span class="comment">/********************  Bit definition for DAC_CR register  ********************/</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span><span class="preprocessor">#define DAC_CR_EN1_Pos              (0U)</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4462abe77801be4a752c73aa2ff9a70"> 1317</a></span><span class="preprocessor">#define DAC_CR_EN1_Msk              (0x1UL &lt;&lt; DAC_CR_EN1_Pos)                   </span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd"> 1318</a></span><span class="preprocessor">#define DAC_CR_EN1                  DAC_CR_EN1_Msk                             </span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span><span class="preprocessor">#define DAC_CR_BOFF1_Pos            (1U)</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4cba0a69210b9ccb8566cfb83196e6f"> 1320</a></span><span class="preprocessor">#define DAC_CR_BOFF1_Msk            (0x1UL &lt;&lt; DAC_CR_BOFF1_Pos)                 </span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8"> 1321</a></span><span class="preprocessor">#define DAC_CR_BOFF1                DAC_CR_BOFF1_Msk                           </span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span><span class="preprocessor">#define DAC_CR_TEN1_Pos             (2U)</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1be7eb4a830047b463d611c2c813f437"> 1323</a></span><span class="preprocessor">#define DAC_CR_TEN1_Msk             (0x1UL &lt;&lt; DAC_CR_TEN1_Pos)                  </span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109"> 1324</a></span><span class="preprocessor">#define DAC_CR_TEN1                 DAC_CR_TEN1_Msk                            </span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><span class="preprocessor">#define DAC_CR_TSEL1_Pos            (3U)</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca56925c2b1f9c7662c850146bec7bd"> 1327</a></span><span class="preprocessor">#define DAC_CR_TSEL1_Msk            (0x7UL &lt;&lt; DAC_CR_TSEL1_Pos)                 </span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c"> 1328</a></span><span class="preprocessor">#define DAC_CR_TSEL1                DAC_CR_TSEL1_Msk                           </span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dfa13ec123c583136e24b7890add45b"> 1329</a></span><span class="preprocessor">#define DAC_CR_TSEL1_0              (0x1UL &lt;&lt; DAC_CR_TSEL1_Pos)                 </span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga265e32c4fc43310acdf3ebea01376766"> 1330</a></span><span class="preprocessor">#define DAC_CR_TSEL1_1              (0x2UL &lt;&lt; DAC_CR_TSEL1_Pos)                 </span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa625d7638422e90a616ac93edd4bf408"> 1331</a></span><span class="preprocessor">#define DAC_CR_TSEL1_2              (0x4UL &lt;&lt; DAC_CR_TSEL1_Pos)                 </span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span><span class="preprocessor">#define DAC_CR_WAVE1_Pos            (6U)</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d85e9d75f265088a37b911f573e7dd3"> 1334</a></span><span class="preprocessor">#define DAC_CR_WAVE1_Msk            (0x3UL &lt;&lt; DAC_CR_WAVE1_Pos)                 </span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e"> 1335</a></span><span class="preprocessor">#define DAC_CR_WAVE1                DAC_CR_WAVE1_Msk                           </span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0871e6466e3a7378103c431832ae525a"> 1336</a></span><span class="preprocessor">#define DAC_CR_WAVE1_0              (0x1UL &lt;&lt; DAC_CR_WAVE1_Pos)                 </span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37"> 1337</a></span><span class="preprocessor">#define DAC_CR_WAVE1_1              (0x2UL &lt;&lt; DAC_CR_WAVE1_Pos)                 </span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span><span class="preprocessor">#define DAC_CR_MAMP1_Pos            (8U)</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f4fc31ff760aaa38ad85da8c4f1918a"> 1340</a></span><span class="preprocessor">#define DAC_CR_MAMP1_Msk            (0xFUL &lt;&lt; DAC_CR_MAMP1_Pos)                 </span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085"> 1341</a></span><span class="preprocessor">#define DAC_CR_MAMP1                DAC_CR_MAMP1_Msk                           </span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec"> 1342</a></span><span class="preprocessor">#define DAC_CR_MAMP1_0              (0x1UL &lt;&lt; DAC_CR_MAMP1_Pos)                 </span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cc15817842cb7992d449c448684f68d"> 1343</a></span><span class="preprocessor">#define DAC_CR_MAMP1_1              (0x2UL &lt;&lt; DAC_CR_MAMP1_Pos)                 </span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fefef1d798a2685b03e44bd9fdac06b"> 1344</a></span><span class="preprocessor">#define DAC_CR_MAMP1_2              (0x4UL &lt;&lt; DAC_CR_MAMP1_Pos)                 </span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc83b4feb742c632ba66f55d102432b"> 1345</a></span><span class="preprocessor">#define DAC_CR_MAMP1_3              (0x8UL &lt;&lt; DAC_CR_MAMP1_Pos)                 </span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span><span class="preprocessor">#define DAC_CR_DMAEN1_Pos           (12U)</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6509ff097fb987e9f1c592d6d5869356"> 1348</a></span><span class="preprocessor">#define DAC_CR_DMAEN1_Msk           (0x1UL &lt;&lt; DAC_CR_DMAEN1_Pos)                </span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17"> 1349</a></span><span class="preprocessor">#define DAC_CR_DMAEN1               DAC_CR_DMAEN1_Msk                          </span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span><span class="preprocessor">#define DAC_CR_DMAUDRIE1_Pos        (13U)</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad8aa68545055eac63ab43cc5d3da91"> 1351</a></span><span class="preprocessor">#define DAC_CR_DMAUDRIE1_Msk        (0x1UL &lt;&lt; DAC_CR_DMAUDRIE1_Pos)             </span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbb0585e1053abf18cd129ad76a66bea"> 1352</a></span><span class="preprocessor">#define DAC_CR_DMAUDRIE1            DAC_CR_DMAUDRIE1_Msk                       </span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span><span class="preprocessor">#define DAC_CR_EN2_Pos              (16U)</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84b276403310ffa2407b8c57996456e7"> 1354</a></span><span class="preprocessor">#define DAC_CR_EN2_Msk              (0x1UL &lt;&lt; DAC_CR_EN2_Pos)                   </span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa65db2420e02fc6813842f57134d898f"> 1355</a></span><span class="preprocessor">#define DAC_CR_EN2                  DAC_CR_EN2_Msk                             </span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span><span class="preprocessor">#define DAC_CR_BOFF2_Pos            (17U)</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga088fea2fa6ece1301af6818b836469f3"> 1357</a></span><span class="preprocessor">#define DAC_CR_BOFF2_Msk            (0x1UL &lt;&lt; DAC_CR_BOFF2_Pos)                 </span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd6f660a5f15262beca06b9098a559e9"> 1358</a></span><span class="preprocessor">#define DAC_CR_BOFF2                DAC_CR_BOFF2_Msk                           </span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span><span class="preprocessor">#define DAC_CR_TEN2_Pos             (18U)</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac16d129b7793ddcfef47bd642478d1df"> 1360</a></span><span class="preprocessor">#define DAC_CR_TEN2_Msk             (0x1UL &lt;&lt; DAC_CR_TEN2_Pos)                  </span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8fc527f6ddb787123da09d2085b772f"> 1361</a></span><span class="preprocessor">#define DAC_CR_TEN2                 DAC_CR_TEN2_Msk                            </span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span><span class="preprocessor">#define DAC_CR_TSEL2_Pos            (19U)</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c9339a1dc175b09378d1168ab514333"> 1364</a></span><span class="preprocessor">#define DAC_CR_TSEL2_Msk            (0x7UL &lt;&lt; DAC_CR_TSEL2_Pos)                 </span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73b4d0ccff78f7c3862903e7b0e66302"> 1365</a></span><span class="preprocessor">#define DAC_CR_TSEL2                DAC_CR_TSEL2_Msk                           </span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9753b87f31e7106ecf77b2f01a99b237"> 1366</a></span><span class="preprocessor">#define DAC_CR_TSEL2_0              (0x1UL &lt;&lt; DAC_CR_TSEL2_Pos)                 </span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac79323a6c81bfa5c8239b23cd3db737a"> 1367</a></span><span class="preprocessor">#define DAC_CR_TSEL2_1              (0x2UL &lt;&lt; DAC_CR_TSEL2_Pos)                 </span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff"> 1368</a></span><span class="preprocessor">#define DAC_CR_TSEL2_2              (0x4UL &lt;&lt; DAC_CR_TSEL2_Pos)                 </span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span><span class="preprocessor">#define DAC_CR_WAVE2_Pos            (22U)</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0420dd10713d50b05ab6c477ab502893"> 1371</a></span><span class="preprocessor">#define DAC_CR_WAVE2_Msk            (0x3UL &lt;&lt; DAC_CR_WAVE2_Pos)                 </span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf24e48cf288db4a4643057dd09e3a7b"> 1372</a></span><span class="preprocessor">#define DAC_CR_WAVE2                DAC_CR_WAVE2_Msk                           </span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d"> 1373</a></span><span class="preprocessor">#define DAC_CR_WAVE2_0              (0x1UL &lt;&lt; DAC_CR_WAVE2_Pos)                 </span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4798bf254010b442b4ac4288c2f1b65f"> 1374</a></span><span class="preprocessor">#define DAC_CR_WAVE2_1              (0x2UL &lt;&lt; DAC_CR_WAVE2_Pos)                 </span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span><span class="preprocessor">#define DAC_CR_MAMP2_Pos            (24U)</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace1bce6cad4004ab884396a1d73a1725"> 1377</a></span><span class="preprocessor">#define DAC_CR_MAMP2_Msk            (0xFUL &lt;&lt; DAC_CR_MAMP2_Pos)                 </span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd"> 1378</a></span><span class="preprocessor">#define DAC_CR_MAMP2                DAC_CR_MAMP2_Msk                           </span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8d952192721dbdcea8d707d43096454"> 1379</a></span><span class="preprocessor">#define DAC_CR_MAMP2_0              (0x1UL &lt;&lt; DAC_CR_MAMP2_Pos)                 </span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga860032e8196838cd36a655c1749139d6"> 1380</a></span><span class="preprocessor">#define DAC_CR_MAMP2_1              (0x2UL &lt;&lt; DAC_CR_MAMP2_Pos)                 </span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2147ffa3282e9ff22475e5d6040f269e"> 1381</a></span><span class="preprocessor">#define DAC_CR_MAMP2_2              (0x4UL &lt;&lt; DAC_CR_MAMP2_Pos)                 </span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0fe77a2029873111cbe723a5cba9c57"> 1382</a></span><span class="preprocessor">#define DAC_CR_MAMP2_3              (0x8UL &lt;&lt; DAC_CR_MAMP2_Pos)                 </span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span><span class="preprocessor">#define DAC_CR_DMAEN2_Pos           (28U)</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa85027944d9eddc64c42ee2ed98611f4"> 1385</a></span><span class="preprocessor">#define DAC_CR_DMAEN2_Msk           (0x1UL &lt;&lt; DAC_CR_DMAEN2_Pos)                </span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f905c2ac89f976df6c4beffdde58b53"> 1386</a></span><span class="preprocessor">#define DAC_CR_DMAEN2               DAC_CR_DMAEN2_Msk                          </span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span><span class="preprocessor">#define DAC_CR_DMAUDRIE2_Pos        (29U)</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga239ab4f68c1a74d0e9423bbf6c98c5da"> 1388</a></span><span class="preprocessor">#define DAC_CR_DMAUDRIE2_Msk        (0x1UL &lt;&lt; DAC_CR_DMAUDRIE2_Pos)             </span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803e3bae78ced744b93aa76615303e15"> 1389</a></span><span class="preprocessor">#define DAC_CR_DMAUDRIE2            DAC_CR_DMAUDRIE2_Msk                       </span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span><span class="comment">/*****************  Bit definition for DAC_SWTRIGR register  ******************/</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1_Pos     (0U)</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga819696c72cca7dd861aa7a3d9081e425"> 1393</a></span><span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1_Msk     (0x1UL &lt;&lt; DAC_SWTRIGR_SWTRIG1_Pos)          </span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd"> 1394</a></span><span class="preprocessor">#define DAC_SWTRIGR_SWTRIG1         DAC_SWTRIGR_SWTRIG1_Msk                    </span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span><span class="preprocessor">#define DAC_SWTRIGR_SWTRIG2_Pos     (1U)</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga107859f1c6bd2dc30bf632941121bb05"> 1396</a></span><span class="preprocessor">#define DAC_SWTRIGR_SWTRIG2_Msk     (0x1UL &lt;&lt; DAC_SWTRIGR_SWTRIG2_Pos)          </span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0e53585b505d21f5c457476bd5a18f8"> 1397</a></span><span class="preprocessor">#define DAC_SWTRIGR_SWTRIG2         DAC_SWTRIGR_SWTRIG2_Msk                    </span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span><span class="comment">/*****************  Bit definition for DAC_DHR12R1 register  ******************/</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span><span class="preprocessor">#define DAC_DHR12R1_DACC1DHR_Pos    (0U)</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203fee3fe672b7468231c91ce8a55e4b"> 1401</a></span><span class="preprocessor">#define DAC_DHR12R1_DACC1DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12R1_DACC1DHR_Pos)       </span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d"> 1402</a></span><span class="preprocessor">#define DAC_DHR12R1_DACC1DHR        DAC_DHR12R1_DACC1DHR_Msk                   </span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span><span class="comment">/*****************  Bit definition for DAC_DHR12L1 register  ******************/</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span><span class="preprocessor">#define DAC_DHR12L1_DACC1DHR_Pos    (4U)</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga065dab2c8181ab7e3ff6cb43a86400c4"> 1406</a></span><span class="preprocessor">#define DAC_DHR12L1_DACC1DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12L1_DACC1DHR_Pos)       </span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5"> 1407</a></span><span class="preprocessor">#define DAC_DHR12L1_DACC1DHR        DAC_DHR12L1_DACC1DHR_Msk                   </span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span><span class="comment">/******************  Bit definition for DAC_DHR8R1 register  ******************/</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span><span class="preprocessor">#define DAC_DHR8R1_DACC1DHR_Pos     (0U)</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacde0062be02bb512e2bdc5ee84b4f17f"> 1411</a></span><span class="preprocessor">#define DAC_DHR8R1_DACC1DHR_Msk     (0xFFUL &lt;&lt; DAC_DHR8R1_DACC1DHR_Pos)         </span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb"> 1412</a></span><span class="preprocessor">#define DAC_DHR8R1_DACC1DHR         DAC_DHR8R1_DACC1DHR_Msk                    </span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="comment">/*****************  Bit definition for DAC_DHR12R2 register  ******************/</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span><span class="preprocessor">#define DAC_DHR12R2_DACC2DHR_Pos    (0U)</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3cf4f31c9248dc74d00b813c1f2b2e0"> 1416</a></span><span class="preprocessor">#define DAC_DHR12R2_DACC2DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12R2_DACC2DHR_Pos)       </span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7506e369b37d55826042b540b10e44c7"> 1417</a></span><span class="preprocessor">#define DAC_DHR12R2_DACC2DHR        DAC_DHR12R2_DACC2DHR_Msk                   </span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span><span class="comment">/*****************  Bit definition for DAC_DHR12L2 register  ******************/</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span><span class="preprocessor">#define DAC_DHR12L2_DACC2DHR_Pos    (4U)</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a67db51971c777b7ee75c4da5bc8e8"> 1421</a></span><span class="preprocessor">#define DAC_DHR12L2_DACC2DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12L2_DACC2DHR_Pos)       </span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f66bd794202221e1a55547673b7abab"> 1422</a></span><span class="preprocessor">#define DAC_DHR12L2_DACC2DHR        DAC_DHR12L2_DACC2DHR_Msk                   </span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span><span class="comment">/******************  Bit definition for DAC_DHR8R2 register  ******************/</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span><span class="preprocessor">#define DAC_DHR8R2_DACC2DHR_Pos     (0U)</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf3e9e86edc54f83e02d2a0d3f486658"> 1426</a></span><span class="preprocessor">#define DAC_DHR8R2_DACC2DHR_Msk     (0xFFUL &lt;&lt; DAC_DHR8R2_DACC2DHR_Pos)         </span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7da94dc053e6637efb9ccb57b7ae481c"> 1427</a></span><span class="preprocessor">#define DAC_DHR8R2_DACC2DHR         DAC_DHR8R2_DACC2DHR_Msk                    </span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span><span class="comment">/*****************  Bit definition for DAC_DHR12RD register  ******************/</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span><span class="preprocessor">#define DAC_DHR12RD_DACC1DHR_Pos    (0U)</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cf050c1d3f7c651b461b463c8ae659e"> 1431</a></span><span class="preprocessor">#define DAC_DHR12RD_DACC1DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12RD_DACC1DHR_Pos)       </span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8"> 1432</a></span><span class="preprocessor">#define DAC_DHR12RD_DACC1DHR        DAC_DHR12RD_DACC1DHR_Msk                   </span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span><span class="preprocessor">#define DAC_DHR12RD_DACC2DHR_Pos    (16U)</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0ae28d5d855fd8fe53de3d5fc2ee437"> 1434</a></span><span class="preprocessor">#define DAC_DHR12RD_DACC2DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12RD_DACC2DHR_Pos)       </span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540"> 1435</a></span><span class="preprocessor">#define DAC_DHR12RD_DACC2DHR        DAC_DHR12RD_DACC2DHR_Msk                   </span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><span class="comment">/*****************  Bit definition for DAC_DHR12LD register  ******************/</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span><span class="preprocessor">#define DAC_DHR12LD_DACC1DHR_Pos    (4U)</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbf9e7bb591e9c954f648ce36f5f9f90"> 1439</a></span><span class="preprocessor">#define DAC_DHR12LD_DACC1DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12LD_DACC1DHR_Pos)       </span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd"> 1440</a></span><span class="preprocessor">#define DAC_DHR12LD_DACC1DHR        DAC_DHR12LD_DACC1DHR_Msk                   </span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span><span class="preprocessor">#define DAC_DHR12LD_DACC2DHR_Pos    (20U)</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c6a0375af61a42378851c55436f0e23"> 1442</a></span><span class="preprocessor">#define DAC_DHR12LD_DACC2DHR_Msk    (0xFFFUL &lt;&lt; DAC_DHR12LD_DACC2DHR_Pos)       </span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17"> 1443</a></span><span class="preprocessor">#define DAC_DHR12LD_DACC2DHR        DAC_DHR12LD_DACC2DHR_Msk                   </span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span><span class="comment">/******************  Bit definition for DAC_DHR8RD register  ******************/</span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span><span class="preprocessor">#define DAC_DHR8RD_DACC1DHR_Pos     (0U)</span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1b85c14a79ef230c7771336ab683678"> 1447</a></span><span class="preprocessor">#define DAC_DHR8RD_DACC1DHR_Msk     (0xFFUL &lt;&lt; DAC_DHR8RD_DACC1DHR_Pos)         </span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d"> 1448</a></span><span class="preprocessor">#define DAC_DHR8RD_DACC1DHR         DAC_DHR8RD_DACC1DHR_Msk                    </span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span><span class="preprocessor">#define DAC_DHR8RD_DACC2DHR_Pos     (8U)</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3520456f0013e51d3d2c3694d86488b6"> 1450</a></span><span class="preprocessor">#define DAC_DHR8RD_DACC2DHR_Msk     (0xFFUL &lt;&lt; DAC_DHR8RD_DACC2DHR_Pos)         </span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae31631eaac76ebecb059918c351ef3c9"> 1451</a></span><span class="preprocessor">#define DAC_DHR8RD_DACC2DHR         DAC_DHR8RD_DACC2DHR_Msk                    </span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span><span class="comment">/*******************  Bit definition for DAC_DOR1 register  *******************/</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span><span class="preprocessor">#define DAC_DOR1_DACC1DOR_Pos       (0U)</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae11b4b811ab6ba4e981ee60318f7d1a4"> 1455</a></span><span class="preprocessor">#define DAC_DOR1_DACC1DOR_Msk       (0xFFFUL &lt;&lt; DAC_DOR1_DACC1DOR_Pos)          </span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a"> 1456</a></span><span class="preprocessor">#define DAC_DOR1_DACC1DOR           DAC_DOR1_DACC1DOR_Msk                      </span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span><span class="comment">/*******************  Bit definition for DAC_DOR2 register  *******************/</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span><span class="preprocessor">#define DAC_DOR2_DACC2DOR_Pos       (0U)</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a6d4d4b3b48221d195a3acb51ad6fbe"> 1460</a></span><span class="preprocessor">#define DAC_DOR2_DACC2DOR_Msk       (0xFFFUL &lt;&lt; DAC_DOR2_DACC2DOR_Pos)          </span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaaa39c1e82279918918b072fd56db04"> 1461</a></span><span class="preprocessor">#define DAC_DOR2_DACC2DOR           DAC_DOR2_DACC2DOR_Msk                      </span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span><span class="comment">/********************  Bit definition for DAC_SR register  ********************/</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span><span class="preprocessor">#define DAC_SR_DMAUDR1_Pos          (13U)</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75ded00bd7866ed6e38c52beb4854d64"> 1465</a></span><span class="preprocessor">#define DAC_SR_DMAUDR1_Msk          (0x1UL &lt;&lt; DAC_SR_DMAUDR1_Pos)               </span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0"> 1466</a></span><span class="preprocessor">#define DAC_SR_DMAUDR1              DAC_SR_DMAUDR1_Msk                         </span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span><span class="preprocessor">#define DAC_SR_DMAUDR2_Pos          (29U)</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccadc59668f44b530b866ebcce6f0c74"> 1468</a></span><span class="preprocessor">#define DAC_SR_DMAUDR2_Msk          (0x1UL &lt;&lt; DAC_SR_DMAUDR2_Pos)               </span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf16e48ab85d9261c5b599c56b14aea5d"> 1469</a></span><span class="preprocessor">#define DAC_SR_DMAUDR2              DAC_SR_DMAUDR2_Msk                         </span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span><span class="comment">/*                             DMA Controller                                 */</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span><span class="comment">/********************  Bits definition for DMA_SxCR register  *****************/</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span><span class="preprocessor">#define DMA_SxCR_CHSEL_Pos       (25U)</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27c7e607fbf7db7b5515bacbb9070346"> 1479</a></span><span class="preprocessor">#define DMA_SxCR_CHSEL_Msk       (0x7UL &lt;&lt; DMA_SxCR_CHSEL_Pos)                  </span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span><span class="preprocessor">#define DMA_SxCR_CHSEL           DMA_SxCR_CHSEL_Msk</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span><span class="preprocessor">#define DMA_SxCR_CHSEL_0         0x02000000U</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span><span class="preprocessor">#define DMA_SxCR_CHSEL_1         0x04000000U</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span><span class="preprocessor">#define DMA_SxCR_CHSEL_2         0x08000000U</span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span><span class="preprocessor">#define DMA_SxCR_MBURST_Pos      (23U)</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa451942408f8a368a57eb9c45e43e7c8"> 1485</a></span><span class="preprocessor">#define DMA_SxCR_MBURST_Msk      (0x3UL &lt;&lt; DMA_SxCR_MBURST_Pos)                 </span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span><span class="preprocessor">#define DMA_SxCR_MBURST          DMA_SxCR_MBURST_Msk</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e3931a8f14ffe008b8717e1b3232fca"> 1487</a></span><span class="preprocessor">#define DMA_SxCR_MBURST_0        (0x1UL &lt;&lt; DMA_SxCR_MBURST_Pos)                 </span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf28eac7212392083bbf1b3d475022b74"> 1488</a></span><span class="preprocessor">#define DMA_SxCR_MBURST_1        (0x2UL &lt;&lt; DMA_SxCR_MBURST_Pos)                 </span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span><span class="preprocessor">#define DMA_SxCR_PBURST_Pos      (21U)</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0522a557e1c258b7973e76da59cb7bbb"> 1490</a></span><span class="preprocessor">#define DMA_SxCR_PBURST_Msk      (0x3UL &lt;&lt; DMA_SxCR_PBURST_Pos)                 </span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span><span class="preprocessor">#define DMA_SxCR_PBURST          DMA_SxCR_PBURST_Msk</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf0eee1ad1788868a194f95107057a16"> 1492</a></span><span class="preprocessor">#define DMA_SxCR_PBURST_0        (0x1UL &lt;&lt; DMA_SxCR_PBURST_Pos)                 </span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga061207b2c654a0dd62e40187c9557eda"> 1493</a></span><span class="preprocessor">#define DMA_SxCR_PBURST_1        (0x2UL &lt;&lt; DMA_SxCR_PBURST_Pos)                 </span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span><span class="preprocessor">#define DMA_SxCR_CT_Pos          (19U)</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3ef149321f19c6fdda5eea2d622b78e"> 1495</a></span><span class="preprocessor">#define DMA_SxCR_CT_Msk          (0x1UL &lt;&lt; DMA_SxCR_CT_Pos)                     </span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span><span class="preprocessor">#define DMA_SxCR_CT              DMA_SxCR_CT_Msk</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span><span class="preprocessor">#define DMA_SxCR_DBM_Pos         (18U)</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460b7d274a9e54d2ddabddc9832425b4"> 1498</a></span><span class="preprocessor">#define DMA_SxCR_DBM_Msk         (0x1UL &lt;&lt; DMA_SxCR_DBM_Pos)                    </span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span><span class="preprocessor">#define DMA_SxCR_DBM             DMA_SxCR_DBM_Msk</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span><span class="preprocessor">#define DMA_SxCR_PL_Pos          (16U)</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dc66d05a0b6c646926e155f584c2164"> 1501</a></span><span class="preprocessor">#define DMA_SxCR_PL_Msk          (0x3UL &lt;&lt; DMA_SxCR_PL_Pos)                     </span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span><span class="preprocessor">#define DMA_SxCR_PL              DMA_SxCR_PL_Msk</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b1b2f7bd6f0af932ff0fb7df9336b6"> 1503</a></span><span class="preprocessor">#define DMA_SxCR_PL_0            (0x1UL &lt;&lt; DMA_SxCR_PL_Pos)                     </span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81817adc8c0ee54dea0f67a1a9e8eb77"> 1504</a></span><span class="preprocessor">#define DMA_SxCR_PL_1            (0x2UL &lt;&lt; DMA_SxCR_PL_Pos)                     </span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span><span class="preprocessor">#define DMA_SxCR_PINCOS_Pos      (15U)</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78df7ff746fecc4afaa5e980f11de4d6"> 1506</a></span><span class="preprocessor">#define DMA_SxCR_PINCOS_Msk      (0x1UL &lt;&lt; DMA_SxCR_PINCOS_Pos)                 </span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span><span class="preprocessor">#define DMA_SxCR_PINCOS          DMA_SxCR_PINCOS_Msk</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span><span class="preprocessor">#define DMA_SxCR_MSIZE_Pos       (13U)</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769dd95d6aa84f0bc0080891094cd5bd"> 1509</a></span><span class="preprocessor">#define DMA_SxCR_MSIZE_Msk       (0x3UL &lt;&lt; DMA_SxCR_MSIZE_Pos)                  </span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span><span class="preprocessor">#define DMA_SxCR_MSIZE           DMA_SxCR_MSIZE_Msk</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39adb60b3394b61366691b45b8c2b80f"> 1511</a></span><span class="preprocessor">#define DMA_SxCR_MSIZE_0         (0x1UL &lt;&lt; DMA_SxCR_MSIZE_Pos)                  </span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c2ef08ab52de52b4e1fd785f60e263"> 1512</a></span><span class="preprocessor">#define DMA_SxCR_MSIZE_1         (0x2UL &lt;&lt; DMA_SxCR_MSIZE_Pos)                  </span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span><span class="preprocessor">#define DMA_SxCR_PSIZE_Pos       (11U)</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ddb21769dcff3c41c4bb61e66d8459a"> 1514</a></span><span class="preprocessor">#define DMA_SxCR_PSIZE_Msk       (0x3UL &lt;&lt; DMA_SxCR_PSIZE_Pos)                  </span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span><span class="preprocessor">#define DMA_SxCR_PSIZE           DMA_SxCR_PSIZE_Msk</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab05cf3e3f7c9edae5c70d59b3b75b14f"> 1516</a></span><span class="preprocessor">#define DMA_SxCR_PSIZE_0         (0x1UL &lt;&lt; DMA_SxCR_PSIZE_Pos)                  </span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f376d0900380a3045cbeadd6a037302"> 1517</a></span><span class="preprocessor">#define DMA_SxCR_PSIZE_1         (0x2UL &lt;&lt; DMA_SxCR_PSIZE_Pos)                  </span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span><span class="preprocessor">#define DMA_SxCR_MINC_Pos        (10U)</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b9b94c796c25b6dac673c711f74eb48"> 1519</a></span><span class="preprocessor">#define DMA_SxCR_MINC_Msk        (0x1UL &lt;&lt; DMA_SxCR_MINC_Pos)                   </span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span><span class="preprocessor">#define DMA_SxCR_MINC            DMA_SxCR_MINC_Msk</span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span><span class="preprocessor">#define DMA_SxCR_PINC_Pos        (9U)</span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0829e862db027069781244f9820113ab"> 1522</a></span><span class="preprocessor">#define DMA_SxCR_PINC_Msk        (0x1UL &lt;&lt; DMA_SxCR_PINC_Pos)                   </span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span><span class="preprocessor">#define DMA_SxCR_PINC            DMA_SxCR_PINC_Msk</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span><span class="preprocessor">#define DMA_SxCR_CIRC_Pos        (8U)</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga873f1581fb2b88c20d6621143a5751ac"> 1525</a></span><span class="preprocessor">#define DMA_SxCR_CIRC_Msk        (0x1UL &lt;&lt; DMA_SxCR_CIRC_Pos)                   </span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span><span class="preprocessor">#define DMA_SxCR_CIRC            DMA_SxCR_CIRC_Msk</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span><span class="preprocessor">#define DMA_SxCR_DIR_Pos         (6U)</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6c4f77554490fc06ecbd63e0e81a696"> 1528</a></span><span class="preprocessor">#define DMA_SxCR_DIR_Msk         (0x3UL &lt;&lt; DMA_SxCR_DIR_Pos)                    </span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span><span class="preprocessor">#define DMA_SxCR_DIR             DMA_SxCR_DIR_Msk</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadca9547536f3d2f76577275964b4875e"> 1530</a></span><span class="preprocessor">#define DMA_SxCR_DIR_0           (0x1UL &lt;&lt; DMA_SxCR_DIR_Pos)                    </span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac52c8d6ecad03bfe531867fa7457f2ae"> 1531</a></span><span class="preprocessor">#define DMA_SxCR_DIR_1           (0x2UL &lt;&lt; DMA_SxCR_DIR_Pos)                    </span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span><span class="preprocessor">#define DMA_SxCR_PFCTRL_Pos      (5U)</span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab67e3396d4689bc81191afda92e1864c"> 1533</a></span><span class="preprocessor">#define DMA_SxCR_PFCTRL_Msk      (0x1UL &lt;&lt; DMA_SxCR_PFCTRL_Pos)                 </span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span><span class="preprocessor">#define DMA_SxCR_PFCTRL          DMA_SxCR_PFCTRL_Msk</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span><span class="preprocessor">#define DMA_SxCR_TCIE_Pos        (4U)</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86e6592b451e33103e1d6d119046a5e3"> 1536</a></span><span class="preprocessor">#define DMA_SxCR_TCIE_Msk        (0x1UL &lt;&lt; DMA_SxCR_TCIE_Pos)                   </span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span><span class="preprocessor">#define DMA_SxCR_TCIE            DMA_SxCR_TCIE_Msk</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span><span class="preprocessor">#define DMA_SxCR_HTIE_Pos        (3U)</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b2b5b47a0da93f112effd85edf7e27b"> 1539</a></span><span class="preprocessor">#define DMA_SxCR_HTIE_Msk        (0x1UL &lt;&lt; DMA_SxCR_HTIE_Pos)                   </span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span><span class="preprocessor">#define DMA_SxCR_HTIE            DMA_SxCR_HTIE_Msk</span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span><span class="preprocessor">#define DMA_SxCR_TEIE_Pos        (2U)</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e7331240fc8545d3dba92568b243039"> 1542</a></span><span class="preprocessor">#define DMA_SxCR_TEIE_Msk        (0x1UL &lt;&lt; DMA_SxCR_TEIE_Pos)                   </span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span><span class="preprocessor">#define DMA_SxCR_TEIE            DMA_SxCR_TEIE_Msk</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span><span class="preprocessor">#define DMA_SxCR_DMEIE_Pos       (1U)</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga640f196b45fc4e81ac468cbc3503148b"> 1545</a></span><span class="preprocessor">#define DMA_SxCR_DMEIE_Msk       (0x1UL &lt;&lt; DMA_SxCR_DMEIE_Pos)                  </span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span><span class="preprocessor">#define DMA_SxCR_DMEIE           DMA_SxCR_DMEIE_Msk</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span><span class="preprocessor">#define DMA_SxCR_EN_Pos          (0U)</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga038999913cf4b5608f4b06bde0f5b6f1"> 1548</a></span><span class="preprocessor">#define DMA_SxCR_EN_Msk          (0x1UL &lt;&lt; DMA_SxCR_EN_Pos)                     </span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span><span class="preprocessor">#define DMA_SxCR_EN              DMA_SxCR_EN_Msk</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span> </div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span><span class="preprocessor">#define DMA_SxCR_ACK_Pos         (20U)</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae03b6c12b1fc9d635ce6abac4b15006e"> 1553</a></span><span class="preprocessor">#define DMA_SxCR_ACK_Msk         (0x1UL &lt;&lt; DMA_SxCR_ACK_Pos)                    </span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span><span class="preprocessor">#define DMA_SxCR_ACK             DMA_SxCR_ACK_Msk</span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span> </div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span><span class="comment">/********************  Bits definition for DMA_SxCNDTR register  **************/</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span><span class="preprocessor">#define DMA_SxNDT_Pos            (0U)</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9525ced3fadc78d4d5bb8234d226a52"> 1558</a></span><span class="preprocessor">#define DMA_SxNDT_Msk            (0xFFFFUL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span><span class="preprocessor">#define DMA_SxNDT                DMA_SxNDT_Msk</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ae52f0e22e621d60861143ca6027852"> 1560</a></span><span class="preprocessor">#define DMA_SxNDT_0              (0x0001UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c4223f0a871ccfee403988befa42d94"> 1561</a></span><span class="preprocessor">#define DMA_SxNDT_1              (0x0002UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4766cc41262f7b530351ecc5939fc222"> 1562</a></span><span class="preprocessor">#define DMA_SxNDT_2              (0x0004UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa43d96546fce4a436e4478a99ac0394"> 1563</a></span><span class="preprocessor">#define DMA_SxNDT_3              (0x0008UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81412c27b9d192be6c8c251b3a750e3c"> 1564</a></span><span class="preprocessor">#define DMA_SxNDT_4              (0x0010UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeff6beaa117fca4b6d1bbd87de34f674"> 1565</a></span><span class="preprocessor">#define DMA_SxNDT_5              (0x0020UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7533a77655a960f82d08edfd2f4bf7ee"> 1566</a></span><span class="preprocessor">#define DMA_SxNDT_6              (0x0040UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b2791b19fcf8586ffd28204bab2f2b4"> 1567</a></span><span class="preprocessor">#define DMA_SxNDT_7              (0x0080UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6d77fc0aa9e027fc906f70f8e6a4aca"> 1568</a></span><span class="preprocessor">#define DMA_SxNDT_8              (0x0100UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b4f096ed9b7f778e5b6beec36ca9698"> 1569</a></span><span class="preprocessor">#define DMA_SxNDT_9              (0x0200UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64a0c2548db60b344bbbda72b53089ca"> 1570</a></span><span class="preprocessor">#define DMA_SxNDT_10             (0x0400UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e37fe0da3a0c2e6ac94f999c8455187"> 1571</a></span><span class="preprocessor">#define DMA_SxNDT_11             (0x0800UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa27c8ece8e904ef16ea45be9f7733103"> 1572</a></span><span class="preprocessor">#define DMA_SxNDT_12             (0x1000UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f320a375482fe097d3f1579925013bb"> 1573</a></span><span class="preprocessor">#define DMA_SxNDT_13             (0x2000UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8882d292259d683b075bf6c4e009b3ae"> 1574</a></span><span class="preprocessor">#define DMA_SxNDT_14             (0x4000UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga386a1a2048a470bed80654cd548dea65"> 1575</a></span><span class="preprocessor">#define DMA_SxNDT_15             (0x8000UL &lt;&lt; DMA_SxNDT_Pos)                    </span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span><span class="comment">/********************  Bits definition for DMA_SxFCR register  ****************/</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span><span class="preprocessor">#define DMA_SxFCR_FEIE_Pos       (7U)</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadff36ebec91293d8106a40bbf580be00"> 1579</a></span><span class="preprocessor">#define DMA_SxFCR_FEIE_Msk       (0x1UL &lt;&lt; DMA_SxFCR_FEIE_Pos)                  </span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span><span class="preprocessor">#define DMA_SxFCR_FEIE           DMA_SxFCR_FEIE_Msk</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span><span class="preprocessor">#define DMA_SxFCR_FS_Pos         (3U)</span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46ecd57c9b56be53a38263c02d25c50f"> 1582</a></span><span class="preprocessor">#define DMA_SxFCR_FS_Msk         (0x7UL &lt;&lt; DMA_SxFCR_FS_Pos)                    </span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span><span class="preprocessor">#define DMA_SxFCR_FS             DMA_SxFCR_FS_Msk</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccf0cb1a99fb8265535b15fc6a428060"> 1584</a></span><span class="preprocessor">#define DMA_SxFCR_FS_0           (0x1UL &lt;&lt; DMA_SxFCR_FS_Pos)                    </span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b5dd8e40fe393762866522caa0ab842"> 1585</a></span><span class="preprocessor">#define DMA_SxFCR_FS_1           (0x2UL &lt;&lt; DMA_SxFCR_FS_Pos)                    </span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51558a53d17a6deeed3937c15787361c"> 1586</a></span><span class="preprocessor">#define DMA_SxFCR_FS_2           (0x4UL &lt;&lt; DMA_SxFCR_FS_Pos)                    </span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span><span class="preprocessor">#define DMA_SxFCR_DMDIS_Pos      (2U)</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadedd400be2f182737e484d52be6b80c1"> 1588</a></span><span class="preprocessor">#define DMA_SxFCR_DMDIS_Msk      (0x1UL &lt;&lt; DMA_SxFCR_DMDIS_Pos)                 </span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span><span class="preprocessor">#define DMA_SxFCR_DMDIS          DMA_SxFCR_DMDIS_Msk</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span><span class="preprocessor">#define DMA_SxFCR_FTH_Pos        (0U)</span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e436952c24ada5a0c553043092285e7"> 1591</a></span><span class="preprocessor">#define DMA_SxFCR_FTH_Msk        (0x3UL &lt;&lt; DMA_SxFCR_FTH_Pos)                   </span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span><span class="preprocessor">#define DMA_SxFCR_FTH            DMA_SxFCR_FTH_Msk</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63716e11d34bca95927671055aa63fe8"> 1593</a></span><span class="preprocessor">#define DMA_SxFCR_FTH_0          (0x1UL &lt;&lt; DMA_SxFCR_FTH_Pos)                   </span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d780fc1222a183071c73e62a0524a1"> 1594</a></span><span class="preprocessor">#define DMA_SxFCR_FTH_1          (0x2UL &lt;&lt; DMA_SxFCR_FTH_Pos)                   </span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span><span class="comment">/********************  Bits definition for DMA_LISR register  *****************/</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span><span class="preprocessor">#define DMA_LISR_TCIF3_Pos       (27U)</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fcbb22f764dbcd84f9f7679ba140fd8"> 1598</a></span><span class="preprocessor">#define DMA_LISR_TCIF3_Msk       (0x1UL &lt;&lt; DMA_LISR_TCIF3_Pos)                  </span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span><span class="preprocessor">#define DMA_LISR_TCIF3           DMA_LISR_TCIF3_Msk</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span><span class="preprocessor">#define DMA_LISR_HTIF3_Pos       (26U)</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga202e6ae73e145494851e4c40f5c2eb2e"> 1601</a></span><span class="preprocessor">#define DMA_LISR_HTIF3_Msk       (0x1UL &lt;&lt; DMA_LISR_HTIF3_Pos)                  </span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span><span class="preprocessor">#define DMA_LISR_HTIF3           DMA_LISR_HTIF3_Msk</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span><span class="preprocessor">#define DMA_LISR_TEIF3_Pos       (25U)</span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga770b6645dff14ef5d2950aff2995ec72"> 1604</a></span><span class="preprocessor">#define DMA_LISR_TEIF3_Msk       (0x1UL &lt;&lt; DMA_LISR_TEIF3_Pos)                  </span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span><span class="preprocessor">#define DMA_LISR_TEIF3           DMA_LISR_TEIF3_Msk</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span><span class="preprocessor">#define DMA_LISR_DMEIF3_Pos      (24U)</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4331e1ec530a0dc0cbee400d5950b3a"> 1607</a></span><span class="preprocessor">#define DMA_LISR_DMEIF3_Msk      (0x1UL &lt;&lt; DMA_LISR_DMEIF3_Pos)                 </span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span><span class="preprocessor">#define DMA_LISR_DMEIF3          DMA_LISR_DMEIF3_Msk</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span><span class="preprocessor">#define DMA_LISR_FEIF3_Pos       (22U)</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46bd312d438cb54d4b68b189cf120fd1"> 1610</a></span><span class="preprocessor">#define DMA_LISR_FEIF3_Msk       (0x1UL &lt;&lt; DMA_LISR_FEIF3_Pos)                  </span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span><span class="preprocessor">#define DMA_LISR_FEIF3           DMA_LISR_FEIF3_Msk</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span><span class="preprocessor">#define DMA_LISR_TCIF2_Pos       (21U)</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae271580139c8f7d241532d0c833afe06"> 1613</a></span><span class="preprocessor">#define DMA_LISR_TCIF2_Msk       (0x1UL &lt;&lt; DMA_LISR_TCIF2_Pos)                  </span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span><span class="preprocessor">#define DMA_LISR_TCIF2           DMA_LISR_TCIF2_Msk</span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span><span class="preprocessor">#define DMA_LISR_HTIF2_Pos       (20U)</span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83c87fe2679a6130003dd72b363e9c53"> 1616</a></span><span class="preprocessor">#define DMA_LISR_HTIF2_Msk       (0x1UL &lt;&lt; DMA_LISR_HTIF2_Pos)                  </span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span><span class="preprocessor">#define DMA_LISR_HTIF2           DMA_LISR_HTIF2_Msk</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span><span class="preprocessor">#define DMA_LISR_TEIF2_Pos       (19U)</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64f9f609e2612044dd911f853c401ce9"> 1619</a></span><span class="preprocessor">#define DMA_LISR_TEIF2_Msk       (0x1UL &lt;&lt; DMA_LISR_TEIF2_Pos)                  </span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span><span class="preprocessor">#define DMA_LISR_TEIF2           DMA_LISR_TEIF2_Msk</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span><span class="preprocessor">#define DMA_LISR_DMEIF2_Pos      (18U)</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f7a3d352057475b51e9627d497bf8d5"> 1622</a></span><span class="preprocessor">#define DMA_LISR_DMEIF2_Msk      (0x1UL &lt;&lt; DMA_LISR_DMEIF2_Pos)                 </span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span><span class="preprocessor">#define DMA_LISR_DMEIF2          DMA_LISR_DMEIF2_Msk</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span><span class="preprocessor">#define DMA_LISR_FEIF2_Pos       (16U)</span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d4c97aa0bf50b5ff36e271bde6b2285"> 1625</a></span><span class="preprocessor">#define DMA_LISR_FEIF2_Msk       (0x1UL &lt;&lt; DMA_LISR_FEIF2_Pos)                  </span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span><span class="preprocessor">#define DMA_LISR_FEIF2           DMA_LISR_FEIF2_Msk</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span><span class="preprocessor">#define DMA_LISR_TCIF1_Pos       (11U)</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga338a63d76a175d0ef90bd5469232cc69"> 1628</a></span><span class="preprocessor">#define DMA_LISR_TCIF1_Msk       (0x1UL &lt;&lt; DMA_LISR_TCIF1_Pos)                  </span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span><span class="preprocessor">#define DMA_LISR_TCIF1           DMA_LISR_TCIF1_Msk</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span><span class="preprocessor">#define DMA_LISR_HTIF1_Pos       (10U)</span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c9343cd010bd919a13bf32f9a8d998f"> 1631</a></span><span class="preprocessor">#define DMA_LISR_HTIF1_Msk       (0x1UL &lt;&lt; DMA_LISR_HTIF1_Pos)                  </span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="preprocessor">#define DMA_LISR_HTIF1           DMA_LISR_HTIF1_Msk</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span><span class="preprocessor">#define DMA_LISR_TEIF1_Pos       (9U)</span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga014420a4087c5f7fa521536fed95a57b"> 1634</a></span><span class="preprocessor">#define DMA_LISR_TEIF1_Msk       (0x1UL &lt;&lt; DMA_LISR_TEIF1_Pos)                  </span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span><span class="preprocessor">#define DMA_LISR_TEIF1           DMA_LISR_TEIF1_Msk</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span><span class="preprocessor">#define DMA_LISR_DMEIF1_Pos      (8U)</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71ddcdc61bbf235161b59b2fa356fa3b"> 1637</a></span><span class="preprocessor">#define DMA_LISR_DMEIF1_Msk      (0x1UL &lt;&lt; DMA_LISR_DMEIF1_Pos)                 </span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span><span class="preprocessor">#define DMA_LISR_DMEIF1          DMA_LISR_DMEIF1_Msk</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span><span class="preprocessor">#define DMA_LISR_FEIF1_Pos       (6U)</span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa932a51d97ae0952a1cf37b876ac9cbc"> 1640</a></span><span class="preprocessor">#define DMA_LISR_FEIF1_Msk       (0x1UL &lt;&lt; DMA_LISR_FEIF1_Pos)                  </span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span><span class="preprocessor">#define DMA_LISR_FEIF1           DMA_LISR_FEIF1_Msk</span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span><span class="preprocessor">#define DMA_LISR_TCIF0_Pos       (5U)</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0a6dc2ab51b3f572bf7dba9ee25354b"> 1643</a></span><span class="preprocessor">#define DMA_LISR_TCIF0_Msk       (0x1UL &lt;&lt; DMA_LISR_TCIF0_Pos)                  </span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span><span class="preprocessor">#define DMA_LISR_TCIF0           DMA_LISR_TCIF0_Msk</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span><span class="preprocessor">#define DMA_LISR_HTIF0_Pos       (4U)</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c5a05c426a6fc95eee5f6b387139293"> 1646</a></span><span class="preprocessor">#define DMA_LISR_HTIF0_Msk       (0x1UL &lt;&lt; DMA_LISR_HTIF0_Pos)                  </span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span><span class="preprocessor">#define DMA_LISR_HTIF0           DMA_LISR_HTIF0_Msk</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span><span class="preprocessor">#define DMA_LISR_TEIF0_Pos       (3U)</span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8213385927a3d6b07c3e035b331fead4"> 1649</a></span><span class="preprocessor">#define DMA_LISR_TEIF0_Msk       (0x1UL &lt;&lt; DMA_LISR_TEIF0_Pos)                  </span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span><span class="preprocessor">#define DMA_LISR_TEIF0           DMA_LISR_TEIF0_Msk</span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span><span class="preprocessor">#define DMA_LISR_DMEIF0_Pos      (2U)</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66347e1824698903c1533784c2413f84"> 1652</a></span><span class="preprocessor">#define DMA_LISR_DMEIF0_Msk      (0x1UL &lt;&lt; DMA_LISR_DMEIF0_Pos)                 </span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span><span class="preprocessor">#define DMA_LISR_DMEIF0          DMA_LISR_DMEIF0_Msk</span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span><span class="preprocessor">#define DMA_LISR_FEIF0_Pos       (0U)</span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4ecaf3690c72bee4bd08746779615dd"> 1655</a></span><span class="preprocessor">#define DMA_LISR_FEIF0_Msk       (0x1UL &lt;&lt; DMA_LISR_FEIF0_Pos)                  </span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span><span class="preprocessor">#define DMA_LISR_FEIF0           DMA_LISR_FEIF0_Msk</span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span> </div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span><span class="comment">/********************  Bits definition for DMA_HISR register  *****************/</span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span><span class="preprocessor">#define DMA_HISR_TCIF7_Pos       (27U)</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cecdf83cc7589761412e00b3d71e657"> 1660</a></span><span class="preprocessor">#define DMA_HISR_TCIF7_Msk       (0x1UL &lt;&lt; DMA_HISR_TCIF7_Pos)                  </span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span><span class="preprocessor">#define DMA_HISR_TCIF7           DMA_HISR_TCIF7_Msk</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span><span class="preprocessor">#define DMA_HISR_HTIF7_Pos       (26U)</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32a223400ca195866f036f2a3cdf2029"> 1663</a></span><span class="preprocessor">#define DMA_HISR_HTIF7_Msk       (0x1UL &lt;&lt; DMA_HISR_HTIF7_Pos)                  </span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span><span class="preprocessor">#define DMA_HISR_HTIF7           DMA_HISR_HTIF7_Msk</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span><span class="preprocessor">#define DMA_HISR_TEIF7_Pos       (25U)</span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2754f465bbced1dec2e45bbb8fc9a3c4"> 1666</a></span><span class="preprocessor">#define DMA_HISR_TEIF7_Msk       (0x1UL &lt;&lt; DMA_HISR_TEIF7_Pos)                  </span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span><span class="preprocessor">#define DMA_HISR_TEIF7           DMA_HISR_TEIF7_Msk</span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span><span class="preprocessor">#define DMA_HISR_DMEIF7_Pos      (24U)</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c027560b6bf31fb7926439500c32d6c"> 1669</a></span><span class="preprocessor">#define DMA_HISR_DMEIF7_Msk      (0x1UL &lt;&lt; DMA_HISR_DMEIF7_Pos)                 </span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span><span class="preprocessor">#define DMA_HISR_DMEIF7          DMA_HISR_DMEIF7_Msk</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span><span class="preprocessor">#define DMA_HISR_FEIF7_Pos       (22U)</span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fe1e3a74167419160edbbc759ca3789"> 1672</a></span><span class="preprocessor">#define DMA_HISR_FEIF7_Msk       (0x1UL &lt;&lt; DMA_HISR_FEIF7_Pos)                  </span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span><span class="preprocessor">#define DMA_HISR_FEIF7           DMA_HISR_FEIF7_Msk</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span><span class="preprocessor">#define DMA_HISR_TCIF6_Pos       (21U)</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8504bd4d44054ecc0974a59578f6f6ce"> 1675</a></span><span class="preprocessor">#define DMA_HISR_TCIF6_Msk       (0x1UL &lt;&lt; DMA_HISR_TCIF6_Pos)                  </span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span><span class="preprocessor">#define DMA_HISR_TCIF6           DMA_HISR_TCIF6_Msk</span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span><span class="preprocessor">#define DMA_HISR_HTIF6_Pos       (20U)</span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga722b24166ff10769a7f325a6bda26272"> 1678</a></span><span class="preprocessor">#define DMA_HISR_HTIF6_Msk       (0x1UL &lt;&lt; DMA_HISR_HTIF6_Pos)                  </span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span><span class="preprocessor">#define DMA_HISR_HTIF6           DMA_HISR_HTIF6_Msk</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span><span class="preprocessor">#define DMA_HISR_TEIF6_Pos       (19U)</span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6d3a65ce374edd183b14be4f40356e2"> 1681</a></span><span class="preprocessor">#define DMA_HISR_TEIF6_Msk       (0x1UL &lt;&lt; DMA_HISR_TEIF6_Pos)                  </span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span><span class="preprocessor">#define DMA_HISR_TEIF6           DMA_HISR_TEIF6_Msk</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span><span class="preprocessor">#define DMA_HISR_DMEIF6_Pos      (18U)</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga903b58a651a1aaf08e3058d9aefb2e76"> 1684</a></span><span class="preprocessor">#define DMA_HISR_DMEIF6_Msk      (0x1UL &lt;&lt; DMA_HISR_DMEIF6_Pos)                 </span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span><span class="preprocessor">#define DMA_HISR_DMEIF6          DMA_HISR_DMEIF6_Msk</span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span><span class="preprocessor">#define DMA_HISR_FEIF6_Pos       (16U)</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1736288bfd961d56e8571bdc91bd65b"> 1687</a></span><span class="preprocessor">#define DMA_HISR_FEIF6_Msk       (0x1UL &lt;&lt; DMA_HISR_FEIF6_Pos)                  </span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span><span class="preprocessor">#define DMA_HISR_FEIF6           DMA_HISR_FEIF6_Msk</span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span><span class="preprocessor">#define DMA_HISR_TCIF5_Pos       (11U)</span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57c25c3b163cfb7c292d5ebce785a2b7"> 1690</a></span><span class="preprocessor">#define DMA_HISR_TCIF5_Msk       (0x1UL &lt;&lt; DMA_HISR_TCIF5_Pos)                  </span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span><span class="preprocessor">#define DMA_HISR_TCIF5           DMA_HISR_TCIF5_Msk</span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span><span class="preprocessor">#define DMA_HISR_HTIF5_Pos       (10U)</span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad021f5ec7b128f0493f3f0989ad154ce"> 1693</a></span><span class="preprocessor">#define DMA_HISR_HTIF5_Msk       (0x1UL &lt;&lt; DMA_HISR_HTIF5_Pos)                  </span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span><span class="preprocessor">#define DMA_HISR_HTIF5           DMA_HISR_HTIF5_Msk</span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span><span class="preprocessor">#define DMA_HISR_TEIF5_Pos       (9U)</span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga706c81ee1877cd6f10dd96fd1668d0f8"> 1696</a></span><span class="preprocessor">#define DMA_HISR_TEIF5_Msk       (0x1UL &lt;&lt; DMA_HISR_TEIF5_Pos)                  </span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span><span class="preprocessor">#define DMA_HISR_TEIF5           DMA_HISR_TEIF5_Msk</span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span><span class="preprocessor">#define DMA_HISR_DMEIF5_Pos      (8U)</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae170cce8a55fc679cc5a50b1b947969d"> 1699</a></span><span class="preprocessor">#define DMA_HISR_DMEIF5_Msk      (0x1UL &lt;&lt; DMA_HISR_DMEIF5_Pos)                 </span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span><span class="preprocessor">#define DMA_HISR_DMEIF5          DMA_HISR_DMEIF5_Msk</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span><span class="preprocessor">#define DMA_HISR_FEIF5_Pos       (6U)</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bc4fff852e4fcf19079f79234caf9ae"> 1702</a></span><span class="preprocessor">#define DMA_HISR_FEIF5_Msk       (0x1UL &lt;&lt; DMA_HISR_FEIF5_Pos)                  </span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span><span class="preprocessor">#define DMA_HISR_FEIF5           DMA_HISR_FEIF5_Msk</span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span><span class="preprocessor">#define DMA_HISR_TCIF4_Pos       (5U)</span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0436cbb07d44b1049a8c9ff1e5438c48"> 1705</a></span><span class="preprocessor">#define DMA_HISR_TCIF4_Msk       (0x1UL &lt;&lt; DMA_HISR_TCIF4_Pos)                  </span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span><span class="preprocessor">#define DMA_HISR_TCIF4           DMA_HISR_TCIF4_Msk</span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span><span class="preprocessor">#define DMA_HISR_HTIF4_Pos       (4U)</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6117628ef3e354f4e6ce4ac3656bcd70"> 1708</a></span><span class="preprocessor">#define DMA_HISR_HTIF4_Msk       (0x1UL &lt;&lt; DMA_HISR_HTIF4_Pos)                  </span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span><span class="preprocessor">#define DMA_HISR_HTIF4           DMA_HISR_HTIF4_Msk</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span><span class="preprocessor">#define DMA_HISR_TEIF4_Pos       (3U)</span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac851827ca11788591231f3d29f4ecc1c"> 1711</a></span><span class="preprocessor">#define DMA_HISR_TEIF4_Msk       (0x1UL &lt;&lt; DMA_HISR_TEIF4_Pos)                  </span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span><span class="preprocessor">#define DMA_HISR_TEIF4           DMA_HISR_TEIF4_Msk</span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span><span class="preprocessor">#define DMA_HISR_DMEIF4_Pos      (2U)</span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3bcb3c175f9e00b37de22d0d5cc041d"> 1714</a></span><span class="preprocessor">#define DMA_HISR_DMEIF4_Msk      (0x1UL &lt;&lt; DMA_HISR_DMEIF4_Pos)                 </span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span><span class="preprocessor">#define DMA_HISR_DMEIF4          DMA_HISR_DMEIF4_Msk</span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span><span class="preprocessor">#define DMA_HISR_FEIF4_Pos       (0U)</span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dd4eb12e7b05343a0bddd0dd413ba4c"> 1717</a></span><span class="preprocessor">#define DMA_HISR_FEIF4_Msk       (0x1UL &lt;&lt; DMA_HISR_FEIF4_Pos)                  </span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span><span class="preprocessor">#define DMA_HISR_FEIF4           DMA_HISR_FEIF4_Msk</span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span> </div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span><span class="comment">/********************  Bits definition for DMA_LIFCR register  ****************/</span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span><span class="preprocessor">#define DMA_LIFCR_CTCIF3_Pos     (27U)</span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ae2b6bed517a5d5f1f39e8fdd5ff18a"> 1722</a></span><span class="preprocessor">#define DMA_LIFCR_CTCIF3_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CTCIF3_Pos)                </span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span><span class="preprocessor">#define DMA_LIFCR_CTCIF3         DMA_LIFCR_CTCIF3_Msk</span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span><span class="preprocessor">#define DMA_LIFCR_CHTIF3_Pos     (26U)</span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36f893f7c820962403289cc0f05e58bd"> 1725</a></span><span class="preprocessor">#define DMA_LIFCR_CHTIF3_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CHTIF3_Pos)                </span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span><span class="preprocessor">#define DMA_LIFCR_CHTIF3         DMA_LIFCR_CHTIF3_Msk</span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span><span class="preprocessor">#define DMA_LIFCR_CTEIF3_Pos     (25U)</span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeab970135917ddac9a49e5c5d246188"> 1728</a></span><span class="preprocessor">#define DMA_LIFCR_CTEIF3_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CTEIF3_Pos)                </span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span><span class="preprocessor">#define DMA_LIFCR_CTEIF3         DMA_LIFCR_CTEIF3_Msk</span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span><span class="preprocessor">#define DMA_LIFCR_CDMEIF3_Pos    (24U)</span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87881333fb961788c6b31d08a9705cc5"> 1731</a></span><span class="preprocessor">#define DMA_LIFCR_CDMEIF3_Msk    (0x1UL &lt;&lt; DMA_LIFCR_CDMEIF3_Pos)               </span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span><span class="preprocessor">#define DMA_LIFCR_CDMEIF3        DMA_LIFCR_CDMEIF3_Msk</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span><span class="preprocessor">#define DMA_LIFCR_CFEIF3_Pos     (22U)</span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1733762b49e7da8c32a4d27044966872"> 1734</a></span><span class="preprocessor">#define DMA_LIFCR_CFEIF3_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CFEIF3_Pos)                </span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span><span class="preprocessor">#define DMA_LIFCR_CFEIF3         DMA_LIFCR_CFEIF3_Msk</span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span><span class="preprocessor">#define DMA_LIFCR_CTCIF2_Pos     (21U)</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19e090383d9196956fa52d732415263d"> 1737</a></span><span class="preprocessor">#define DMA_LIFCR_CTCIF2_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CTCIF2_Pos)                </span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span><span class="preprocessor">#define DMA_LIFCR_CTCIF2         DMA_LIFCR_CTCIF2_Msk</span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span><span class="preprocessor">#define DMA_LIFCR_CHTIF2_Pos     (20U)</span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac756f07e62c4b7f720924d67b42b9af7"> 1740</a></span><span class="preprocessor">#define DMA_LIFCR_CHTIF2_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CHTIF2_Pos)                </span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span><span class="preprocessor">#define DMA_LIFCR_CHTIF2         DMA_LIFCR_CHTIF2_Msk</span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span><span class="preprocessor">#define DMA_LIFCR_CTEIF2_Pos     (19U)</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27d209fe8a4bec205b32f36435895a3a"> 1743</a></span><span class="preprocessor">#define DMA_LIFCR_CTEIF2_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CTEIF2_Pos)                </span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span><span class="preprocessor">#define DMA_LIFCR_CTEIF2         DMA_LIFCR_CTEIF2_Msk</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span><span class="preprocessor">#define DMA_LIFCR_CDMEIF2_Pos    (18U)</span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacac8f0e26e7170255fb9d9fd31b1ccbe"> 1746</a></span><span class="preprocessor">#define DMA_LIFCR_CDMEIF2_Msk    (0x1UL &lt;&lt; DMA_LIFCR_CDMEIF2_Pos)               </span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span><span class="preprocessor">#define DMA_LIFCR_CDMEIF2        DMA_LIFCR_CDMEIF2_Msk</span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span><span class="preprocessor">#define DMA_LIFCR_CFEIF2_Pos     (16U)</span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga117212472340bb8a793f05a4dcb98f03"> 1749</a></span><span class="preprocessor">#define DMA_LIFCR_CFEIF2_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CFEIF2_Pos)                </span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span><span class="preprocessor">#define DMA_LIFCR_CFEIF2         DMA_LIFCR_CFEIF2_Msk</span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span><span class="preprocessor">#define DMA_LIFCR_CTCIF1_Pos     (11U)</span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81fc3bbc2471af2fc722698c394b5595"> 1752</a></span><span class="preprocessor">#define DMA_LIFCR_CTCIF1_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CTCIF1_Pos)                </span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span><span class="preprocessor">#define DMA_LIFCR_CTCIF1         DMA_LIFCR_CTCIF1_Msk</span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span><span class="preprocessor">#define DMA_LIFCR_CHTIF1_Pos     (10U)</span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c3edca2d07701c0b50a844454593d54"> 1755</a></span><span class="preprocessor">#define DMA_LIFCR_CHTIF1_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CHTIF1_Pos)                </span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span><span class="preprocessor">#define DMA_LIFCR_CHTIF1         DMA_LIFCR_CHTIF1_Msk</span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span><span class="preprocessor">#define DMA_LIFCR_CTEIF1_Pos     (9U)</span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf08b5acf028d011d3ccf519066f4e58e"> 1758</a></span><span class="preprocessor">#define DMA_LIFCR_CTEIF1_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CTEIF1_Pos)                </span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span><span class="preprocessor">#define DMA_LIFCR_CTEIF1         DMA_LIFCR_CTEIF1_Msk</span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span><span class="preprocessor">#define DMA_LIFCR_CDMEIF1_Pos    (8U)</span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5941929a8582fdaf1e413063b56728"> 1761</a></span><span class="preprocessor">#define DMA_LIFCR_CDMEIF1_Msk    (0x1UL &lt;&lt; DMA_LIFCR_CDMEIF1_Pos)               </span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span><span class="preprocessor">#define DMA_LIFCR_CDMEIF1        DMA_LIFCR_CDMEIF1_Msk</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span><span class="preprocessor">#define DMA_LIFCR_CFEIF1_Pos     (6U)</span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0809a566feea19caa99820c0beb7593a"> 1764</a></span><span class="preprocessor">#define DMA_LIFCR_CFEIF1_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CFEIF1_Pos)                </span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span><span class="preprocessor">#define DMA_LIFCR_CFEIF1         DMA_LIFCR_CFEIF1_Msk</span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span><span class="preprocessor">#define DMA_LIFCR_CTCIF0_Pos     (5U)</span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a99e08422f2f1ab8858824e873f0a5d"> 1767</a></span><span class="preprocessor">#define DMA_LIFCR_CTCIF0_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CTCIF0_Pos)                </span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span><span class="preprocessor">#define DMA_LIFCR_CTCIF0         DMA_LIFCR_CTCIF0_Msk</span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span><span class="preprocessor">#define DMA_LIFCR_CHTIF0_Pos     (4U)</span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca0f3b2beb4ae475024f013bfbe7813e"> 1770</a></span><span class="preprocessor">#define DMA_LIFCR_CHTIF0_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CHTIF0_Pos)                </span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span><span class="preprocessor">#define DMA_LIFCR_CHTIF0         DMA_LIFCR_CHTIF0_Msk</span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span><span class="preprocessor">#define DMA_LIFCR_CTEIF0_Pos     (3U)</span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e2bd6764a2c823750659f82e6ab82e4"> 1773</a></span><span class="preprocessor">#define DMA_LIFCR_CTEIF0_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CTEIF0_Pos)                </span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span><span class="preprocessor">#define DMA_LIFCR_CTEIF0         DMA_LIFCR_CTEIF0_Msk</span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span><span class="preprocessor">#define DMA_LIFCR_CDMEIF0_Pos    (2U)</span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad09384dd4e933d5ae8490599f09b60f"> 1776</a></span><span class="preprocessor">#define DMA_LIFCR_CDMEIF0_Msk    (0x1UL &lt;&lt; DMA_LIFCR_CDMEIF0_Pos)               </span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span><span class="preprocessor">#define DMA_LIFCR_CDMEIF0        DMA_LIFCR_CDMEIF0_Msk</span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span><span class="preprocessor">#define DMA_LIFCR_CFEIF0_Pos     (0U)</span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5e3b1026a57f00f382879e844835e95"> 1779</a></span><span class="preprocessor">#define DMA_LIFCR_CFEIF0_Msk     (0x1UL &lt;&lt; DMA_LIFCR_CFEIF0_Pos)                </span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span><span class="preprocessor">#define DMA_LIFCR_CFEIF0         DMA_LIFCR_CFEIF0_Msk</span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span> </div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span><span class="comment">/********************  Bits definition for DMA_HIFCR  register  ****************/</span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span><span class="preprocessor">#define DMA_HIFCR_CTCIF7_Pos     (27U)</span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade1f557e9a94cd3841f22f0955ab2a43"> 1784</a></span><span class="preprocessor">#define DMA_HIFCR_CTCIF7_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CTCIF7_Pos)                </span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span><span class="preprocessor">#define DMA_HIFCR_CTCIF7         DMA_HIFCR_CTCIF7_Msk</span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span><span class="preprocessor">#define DMA_HIFCR_CHTIF7_Pos     (26U)</span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga256a0e76673c186a39f9f717af2e2287"> 1787</a></span><span class="preprocessor">#define DMA_HIFCR_CHTIF7_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CHTIF7_Pos)                </span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span><span class="preprocessor">#define DMA_HIFCR_CHTIF7         DMA_HIFCR_CHTIF7_Msk</span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span><span class="preprocessor">#define DMA_HIFCR_CTEIF7_Pos     (25U)</span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08c1daec30b9644c55db577867afe491"> 1790</a></span><span class="preprocessor">#define DMA_HIFCR_CTEIF7_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CTEIF7_Pos)                </span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span><span class="preprocessor">#define DMA_HIFCR_CTEIF7         DMA_HIFCR_CTEIF7_Msk</span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span><span class="preprocessor">#define DMA_HIFCR_CDMEIF7_Pos    (24U)</span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb5c753438fac42cee45e0e9a34fab6c"> 1793</a></span><span class="preprocessor">#define DMA_HIFCR_CDMEIF7_Msk    (0x1UL &lt;&lt; DMA_HIFCR_CDMEIF7_Pos)               </span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"> 1794</span><span class="preprocessor">#define DMA_HIFCR_CDMEIF7        DMA_HIFCR_CDMEIF7_Msk</span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"> 1795</span><span class="preprocessor">#define DMA_HIFCR_CFEIF7_Pos     (22U)</span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga962da3b48acc29b53beae6ae483f5331"> 1796</a></span><span class="preprocessor">#define DMA_HIFCR_CFEIF7_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CFEIF7_Pos)                </span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span><span class="preprocessor">#define DMA_HIFCR_CFEIF7         DMA_HIFCR_CFEIF7_Msk</span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span><span class="preprocessor">#define DMA_HIFCR_CTCIF6_Pos     (21U)</span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8367ef52cfc4bb3dd4e1bbf8c01fc189"> 1799</a></span><span class="preprocessor">#define DMA_HIFCR_CTCIF6_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CTCIF6_Pos)                </span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span><span class="preprocessor">#define DMA_HIFCR_CTCIF6         DMA_HIFCR_CTCIF6_Msk</span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span><span class="preprocessor">#define DMA_HIFCR_CHTIF6_Pos     (20U)</span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6464e076a7b905e1b4a73e367fb4488e"> 1802</a></span><span class="preprocessor">#define DMA_HIFCR_CHTIF6_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CHTIF6_Pos)                </span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span><span class="preprocessor">#define DMA_HIFCR_CHTIF6         DMA_HIFCR_CHTIF6_Msk</span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span><span class="preprocessor">#define DMA_HIFCR_CTEIF6_Pos     (19U)</span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4328c04dd38fc2360b7333d6e22d8f73"> 1805</a></span><span class="preprocessor">#define DMA_HIFCR_CTEIF6_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CTEIF6_Pos)                </span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span><span class="preprocessor">#define DMA_HIFCR_CTEIF6         DMA_HIFCR_CTEIF6_Msk</span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span><span class="preprocessor">#define DMA_HIFCR_CDMEIF6_Pos    (18U)</span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga798be301c7de50d3015965037a8ec2bd"> 1808</a></span><span class="preprocessor">#define DMA_HIFCR_CDMEIF6_Msk    (0x1UL &lt;&lt; DMA_HIFCR_CDMEIF6_Pos)               </span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span><span class="preprocessor">#define DMA_HIFCR_CDMEIF6        DMA_HIFCR_CDMEIF6_Msk</span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span><span class="preprocessor">#define DMA_HIFCR_CFEIF6_Pos     (16U)</span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4bb45a54e669718435808019bd2b9fb"> 1811</a></span><span class="preprocessor">#define DMA_HIFCR_CFEIF6_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CFEIF6_Pos)                </span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"> 1812</span><span class="preprocessor">#define DMA_HIFCR_CFEIF6         DMA_HIFCR_CFEIF6_Msk</span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span><span class="preprocessor">#define DMA_HIFCR_CTCIF5_Pos     (11U)</span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bec2f8ae9244ef971aed8aa9253f7fe"> 1814</a></span><span class="preprocessor">#define DMA_HIFCR_CTCIF5_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CTCIF5_Pos)                </span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span><span class="preprocessor">#define DMA_HIFCR_CTCIF5         DMA_HIFCR_CTCIF5_Msk</span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span><span class="preprocessor">#define DMA_HIFCR_CHTIF5_Pos     (10U)</span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1ff3abfbb813d2e7c030d9b16786d00"> 1817</a></span><span class="preprocessor">#define DMA_HIFCR_CHTIF5_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CHTIF5_Pos)                </span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span><span class="preprocessor">#define DMA_HIFCR_CHTIF5         DMA_HIFCR_CHTIF5_Msk</span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span><span class="preprocessor">#define DMA_HIFCR_CTEIF5_Pos     (9U)</span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca104c26dd5e9190434023a88d0dc4ac"> 1820</a></span><span class="preprocessor">#define DMA_HIFCR_CTEIF5_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CTEIF5_Pos)                </span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span><span class="preprocessor">#define DMA_HIFCR_CTEIF5         DMA_HIFCR_CTEIF5_Msk</span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span><span class="preprocessor">#define DMA_HIFCR_CDMEIF5_Pos    (8U)</span></div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b99d7b4f3c6346ccafa79d425ee6873"> 1823</a></span><span class="preprocessor">#define DMA_HIFCR_CDMEIF5_Msk    (0x1UL &lt;&lt; DMA_HIFCR_CDMEIF5_Pos)               </span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span><span class="preprocessor">#define DMA_HIFCR_CDMEIF5        DMA_HIFCR_CDMEIF5_Msk</span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span><span class="preprocessor">#define DMA_HIFCR_CFEIF5_Pos     (6U)</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab48755800a0d03cf51f6c69848c6e1ce"> 1826</a></span><span class="preprocessor">#define DMA_HIFCR_CFEIF5_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CFEIF5_Pos)                </span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span><span class="preprocessor">#define DMA_HIFCR_CFEIF5         DMA_HIFCR_CFEIF5_Msk</span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span><span class="preprocessor">#define DMA_HIFCR_CTCIF4_Pos     (5U)</span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae02d30716d6c3e975c13073ae65f69e5"> 1829</a></span><span class="preprocessor">#define DMA_HIFCR_CTCIF4_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CTCIF4_Pos)                </span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span><span class="preprocessor">#define DMA_HIFCR_CTCIF4         DMA_HIFCR_CTCIF4_Msk</span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span><span class="preprocessor">#define DMA_HIFCR_CHTIF4_Pos     (4U)</span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa1aa9781098072d161c20890c3d1918"> 1832</a></span><span class="preprocessor">#define DMA_HIFCR_CHTIF4_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CHTIF4_Pos)                </span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span><span class="preprocessor">#define DMA_HIFCR_CHTIF4         DMA_HIFCR_CHTIF4_Msk</span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span><span class="preprocessor">#define DMA_HIFCR_CTEIF4_Pos     (3U)</span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aa004e3db2fb6845a6678bd30d9a604"> 1835</a></span><span class="preprocessor">#define DMA_HIFCR_CTEIF4_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CTEIF4_Pos)                </span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span><span class="preprocessor">#define DMA_HIFCR_CTEIF4         DMA_HIFCR_CTEIF4_Msk</span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"> 1837</span><span class="preprocessor">#define DMA_HIFCR_CDMEIF4_Pos    (2U)</span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c5757329dbf0633cbe2ff33591b7f2d"> 1838</a></span><span class="preprocessor">#define DMA_HIFCR_CDMEIF4_Msk    (0x1UL &lt;&lt; DMA_HIFCR_CDMEIF4_Pos)               </span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"> 1839</span><span class="preprocessor">#define DMA_HIFCR_CDMEIF4        DMA_HIFCR_CDMEIF4_Msk</span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span><span class="preprocessor">#define DMA_HIFCR_CFEIF4_Pos     (0U)</span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd6d4a4e8764fa0406a1c9dd1bc4535f"> 1841</a></span><span class="preprocessor">#define DMA_HIFCR_CFEIF4_Msk     (0x1UL &lt;&lt; DMA_HIFCR_CFEIF4_Pos)                </span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span><span class="preprocessor">#define DMA_HIFCR_CFEIF4         DMA_HIFCR_CFEIF4_Msk</span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span> </div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span><span class="comment">/******************  Bit definition for DMA_SxPAR register  ********************/</span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span><span class="preprocessor">#define DMA_SxPAR_PA_Pos         (0U)</span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19727ba46d26c121b0133381ceb4b521"> 1846</a></span><span class="preprocessor">#define DMA_SxPAR_PA_Msk         (0xFFFFFFFFUL &lt;&lt; DMA_SxPAR_PA_Pos)             </span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05ea0d30f566ad469a7794e088b93ecf"> 1847</a></span><span class="preprocessor">#define DMA_SxPAR_PA             DMA_SxPAR_PA_Msk                              </span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span><span class="comment">/******************  Bit definition for DMA_SxM0AR register  ********************/</span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span><span class="preprocessor">#define DMA_SxM0AR_M0A_Pos       (0U)</span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9675f5a5f6306fe441e0ee395b055d36"> 1851</a></span><span class="preprocessor">#define DMA_SxM0AR_M0A_Msk       (0xFFFFFFFFUL &lt;&lt; DMA_SxM0AR_M0A_Pos)           </span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad87688b73616d4ff9503421a820f1cf"> 1852</a></span><span class="preprocessor">#define DMA_SxM0AR_M0A           DMA_SxM0AR_M0A_Msk                            </span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span><span class="comment">/******************  Bit definition for DMA_SxM1AR register  ********************/</span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span><span class="preprocessor">#define DMA_SxM1AR_M1A_Pos       (0U)</span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73d1e5bcfadadcb890897b907225cd73"> 1856</a></span><span class="preprocessor">#define DMA_SxM1AR_M1A_Msk       (0xFFFFFFFFUL &lt;&lt; DMA_SxM1AR_M1A_Pos)           </span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae057bfb6e5d7b553b668a050fcdb152d"> 1857</a></span><span class="preprocessor">#define DMA_SxM1AR_M1A           DMA_SxM1AR_M1A_Msk                            </span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span><span class="comment">/*                    External Interrupt/Event Controller                     */</span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"> 1864</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"> 1865</span><span class="comment">/*******************  Bit definition for EXTI_IMR register  *******************/</span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span><span class="preprocessor">#define EXTI_IMR_MR0_Pos          (0U)</span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf1117a400c80d740d3dbb7fbea0f8ce"> 1867</a></span><span class="preprocessor">#define EXTI_IMR_MR0_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR0_Pos)                   </span></div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097"> 1868</a></span><span class="preprocessor">#define EXTI_IMR_MR0              EXTI_IMR_MR0_Msk                             </span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span><span class="preprocessor">#define EXTI_IMR_MR1_Pos          (1U)</span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacadc6566dd71406d2d516785c4b776bd"> 1870</a></span><span class="preprocessor">#define EXTI_IMR_MR1_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR1_Pos)                   </span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58"> 1871</a></span><span class="preprocessor">#define EXTI_IMR_MR1              EXTI_IMR_MR1_Msk                             </span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span><span class="preprocessor">#define EXTI_IMR_MR2_Pos          (2U)</span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga183b9b9663a6aeec66f0238abbbf282f"> 1873</a></span><span class="preprocessor">#define EXTI_IMR_MR2_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR2_Pos)                   </span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67"> 1874</a></span><span class="preprocessor">#define EXTI_IMR_MR2              EXTI_IMR_MR2_Msk                             </span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"> 1875</span><span class="preprocessor">#define EXTI_IMR_MR3_Pos          (3U)</span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f6badc25c27d6185c0e560454384a90"> 1876</a></span><span class="preprocessor">#define EXTI_IMR_MR3_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR3_Pos)                   </span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134"> 1877</a></span><span class="preprocessor">#define EXTI_IMR_MR3              EXTI_IMR_MR3_Msk                             </span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span><span class="preprocessor">#define EXTI_IMR_MR4_Pos          (4U)</span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64dbc3def48abe258dd1e1ecce481086"> 1879</a></span><span class="preprocessor">#define EXTI_IMR_MR4_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR4_Pos)                   </span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3"> 1880</a></span><span class="preprocessor">#define EXTI_IMR_MR4              EXTI_IMR_MR4_Msk                             </span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span><span class="preprocessor">#define EXTI_IMR_MR5_Pos          (5U)</span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18ca0d16b43ed78d36f52dd5ab0c21c2"> 1882</a></span><span class="preprocessor">#define EXTI_IMR_MR5_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR5_Pos)                   </span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"> 1883</a></span><span class="preprocessor">#define EXTI_IMR_MR5              EXTI_IMR_MR5_Msk                             </span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span><span class="preprocessor">#define EXTI_IMR_MR6_Pos          (6U)</span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dcc5b70b0a599e944d99f53ac071e1a"> 1885</a></span><span class="preprocessor">#define EXTI_IMR_MR6_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR6_Pos)                   </span></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06"> 1886</a></span><span class="preprocessor">#define EXTI_IMR_MR6              EXTI_IMR_MR6_Msk                             </span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span><span class="preprocessor">#define EXTI_IMR_MR7_Pos          (7U)</span></div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae41e117f93d5e426758ee40bd7d45755"> 1888</a></span><span class="preprocessor">#define EXTI_IMR_MR7_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR7_Pos)                   </span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e"> 1889</a></span><span class="preprocessor">#define EXTI_IMR_MR7              EXTI_IMR_MR7_Msk                             </span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"> 1890</span><span class="preprocessor">#define EXTI_IMR_MR8_Pos          (8U)</span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02a618dd052d47d30cadf578ee58e416"> 1891</a></span><span class="preprocessor">#define EXTI_IMR_MR8_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR8_Pos)                   </span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b"> 1892</a></span><span class="preprocessor">#define EXTI_IMR_MR8              EXTI_IMR_MR8_Msk                             </span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"> 1893</span><span class="preprocessor">#define EXTI_IMR_MR9_Pos          (9U)</span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7433c8c28acd006d4a71e803f6d95de3"> 1894</a></span><span class="preprocessor">#define EXTI_IMR_MR9_Msk          (0x1UL &lt;&lt; EXTI_IMR_MR9_Pos)                   </span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8"> 1895</a></span><span class="preprocessor">#define EXTI_IMR_MR9              EXTI_IMR_MR9_Msk                             </span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span><span class="preprocessor">#define EXTI_IMR_MR10_Pos         (10U)</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga530c1c2659363a1edaba4af52c7e6a7d"> 1897</a></span><span class="preprocessor">#define EXTI_IMR_MR10_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR10_Pos)                  </span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366"> 1898</a></span><span class="preprocessor">#define EXTI_IMR_MR10             EXTI_IMR_MR10_Msk                            </span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span><span class="preprocessor">#define EXTI_IMR_MR11_Pos         (11U)</span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a00372781fec24bbabb7d2aeca82bd"> 1900</a></span><span class="preprocessor">#define EXTI_IMR_MR11_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR11_Pos)                  </span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7"> 1901</a></span><span class="preprocessor">#define EXTI_IMR_MR11             EXTI_IMR_MR11_Msk                            </span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span><span class="preprocessor">#define EXTI_IMR_MR12_Pos         (12U)</span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c26fd0b40d6d66aec7cc5fff86f6720"> 1903</a></span><span class="preprocessor">#define EXTI_IMR_MR12_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR12_Pos)                  </span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e"> 1904</a></span><span class="preprocessor">#define EXTI_IMR_MR12             EXTI_IMR_MR12_Msk                            </span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span><span class="preprocessor">#define EXTI_IMR_MR13_Pos         (13U)</span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf4095ebf9c75696a62d7bead70cc5cc"> 1906</a></span><span class="preprocessor">#define EXTI_IMR_MR13_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR13_Pos)                  </span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e"> 1907</a></span><span class="preprocessor">#define EXTI_IMR_MR13             EXTI_IMR_MR13_Msk                            </span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span><span class="preprocessor">#define EXTI_IMR_MR14_Pos         (14U)</span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga052609a42da3b6c6895f006e50c12ab6"> 1909</a></span><span class="preprocessor">#define EXTI_IMR_MR14_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR14_Pos)                  </span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab"> 1910</a></span><span class="preprocessor">#define EXTI_IMR_MR14             EXTI_IMR_MR14_Msk                            </span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span><span class="preprocessor">#define EXTI_IMR_MR15_Pos         (15U)</span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27011a5c7488ed0273c821804ef6a27b"> 1912</a></span><span class="preprocessor">#define EXTI_IMR_MR15_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR15_Pos)                  </span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44"> 1913</a></span><span class="preprocessor">#define EXTI_IMR_MR15             EXTI_IMR_MR15_Msk                            </span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span><span class="preprocessor">#define EXTI_IMR_MR16_Pos         (16U)</span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga155179198c3735dd1e35baf733f1542e"> 1915</a></span><span class="preprocessor">#define EXTI_IMR_MR16_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR16_Pos)                  </span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f"> 1916</a></span><span class="preprocessor">#define EXTI_IMR_MR16             EXTI_IMR_MR16_Msk                            </span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span><span class="preprocessor">#define EXTI_IMR_MR17_Pos         (17U)</span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6eb3bf08d4a51133e62dd719f2e48b8"> 1918</a></span><span class="preprocessor">#define EXTI_IMR_MR17_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR17_Pos)                  </span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35"> 1919</a></span><span class="preprocessor">#define EXTI_IMR_MR17             EXTI_IMR_MR17_Msk                            </span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span><span class="preprocessor">#define EXTI_IMR_MR18_Pos         (18U)</span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52a2709f4f9d2ccb8d63c36958517b26"> 1921</a></span><span class="preprocessor">#define EXTI_IMR_MR18_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR18_Pos)                  </span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f"> 1922</a></span><span class="preprocessor">#define EXTI_IMR_MR18             EXTI_IMR_MR18_Msk                            </span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span><span class="preprocessor">#define EXTI_IMR_MR19_Pos         (19U)</span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab55fbb64891a3120b3d5c53984abe6ca"> 1924</a></span><span class="preprocessor">#define EXTI_IMR_MR19_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR19_Pos)                  </span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad47f7a023cbba165dfb95845d3c8c55c"> 1925</a></span><span class="preprocessor">#define EXTI_IMR_MR19             EXTI_IMR_MR19_Msk                            </span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span><span class="preprocessor">#define EXTI_IMR_MR20_Pos         (20U)</span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e9bb3e1445d27d46816b0be57cbfbbd"> 1927</a></span><span class="preprocessor">#define EXTI_IMR_MR20_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR20_Pos)                  </span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aee679baf5820e1666b60e48a64cafa"> 1928</a></span><span class="preprocessor">#define EXTI_IMR_MR20             EXTI_IMR_MR20_Msk                            </span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"> 1929</span><span class="preprocessor">#define EXTI_IMR_MR21_Pos         (21U)</span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae66e025fa607e21af5498613c7ec7ebf"> 1930</a></span><span class="preprocessor">#define EXTI_IMR_MR21_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR21_Pos)                  </span></div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cc7e64c45d273ca7396ac1e0ce38c36"> 1931</a></span><span class="preprocessor">#define EXTI_IMR_MR21             EXTI_IMR_MR21_Msk                            </span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span><span class="preprocessor">#define EXTI_IMR_MR22_Pos         (22U)</span></div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20c62ffabf9a216bc5d682fc0f1ad5f6"> 1933</a></span><span class="preprocessor">#define EXTI_IMR_MR22_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR22_Pos)                  </span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aec84941d816be18a1607b6ee25acb1"> 1934</a></span><span class="preprocessor">#define EXTI_IMR_MR22             EXTI_IMR_MR22_Msk                            </span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span><span class="preprocessor">#define EXTI_IMR_MR23_Pos         (23U)</span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga208224c30cd771d0e35d28e6584ac9a5"> 1936</a></span><span class="preprocessor">#define EXTI_IMR_MR23_Msk         (0x1UL &lt;&lt; EXTI_IMR_MR23_Pos)                  </span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad03e0ffe4e9aba719518244adfd7a96"> 1937</a></span><span class="preprocessor">#define EXTI_IMR_MR23             EXTI_IMR_MR23_Msk                            </span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span><span class="comment">/* Reference Defines */</span></div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span><span class="preprocessor">#define  EXTI_IMR_IM0                        EXTI_IMR_MR0</span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span><span class="preprocessor">#define  EXTI_IMR_IM1                        EXTI_IMR_MR1</span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span><span class="preprocessor">#define  EXTI_IMR_IM2                        EXTI_IMR_MR2</span></div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span><span class="preprocessor">#define  EXTI_IMR_IM3                        EXTI_IMR_MR3</span></div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"> 1944</span><span class="preprocessor">#define  EXTI_IMR_IM4                        EXTI_IMR_MR4</span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"> 1945</span><span class="preprocessor">#define  EXTI_IMR_IM5                        EXTI_IMR_MR5</span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"> 1946</span><span class="preprocessor">#define  EXTI_IMR_IM6                        EXTI_IMR_MR6</span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span><span class="preprocessor">#define  EXTI_IMR_IM7                        EXTI_IMR_MR7</span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span><span class="preprocessor">#define  EXTI_IMR_IM8                        EXTI_IMR_MR8</span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span><span class="preprocessor">#define  EXTI_IMR_IM9                        EXTI_IMR_MR9</span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span><span class="preprocessor">#define  EXTI_IMR_IM10                       EXTI_IMR_MR10</span></div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span><span class="preprocessor">#define  EXTI_IMR_IM11                       EXTI_IMR_MR11</span></div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span><span class="preprocessor">#define  EXTI_IMR_IM12                       EXTI_IMR_MR12</span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span><span class="preprocessor">#define  EXTI_IMR_IM13                       EXTI_IMR_MR13</span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span><span class="preprocessor">#define  EXTI_IMR_IM14                       EXTI_IMR_MR14</span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span><span class="preprocessor">#define  EXTI_IMR_IM15                       EXTI_IMR_MR15</span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span><span class="preprocessor">#define  EXTI_IMR_IM16                       EXTI_IMR_MR16</span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span><span class="preprocessor">#define  EXTI_IMR_IM17                       EXTI_IMR_MR17</span></div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"> 1958</span><span class="preprocessor">#define  EXTI_IMR_IM18                       EXTI_IMR_MR18</span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"> 1959</span><span class="preprocessor">#define  EXTI_IMR_IM19                       EXTI_IMR_MR19</span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"> 1960</span><span class="preprocessor">#define  EXTI_IMR_IM20                       EXTI_IMR_MR20</span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span><span class="preprocessor">#define  EXTI_IMR_IM21                       EXTI_IMR_MR21</span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span><span class="preprocessor">#define  EXTI_IMR_IM22                       EXTI_IMR_MR22</span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span><span class="preprocessor">#define  EXTI_IMR_IM23                       EXTI_IMR_MR23</span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span><span class="preprocessor">#define EXTI_IMR_IM_Pos           (0U)</span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06eeb49b799d40a72140618195e6a55d"> 1965</a></span><span class="preprocessor">#define EXTI_IMR_IM_Msk           (0xFFFFFFUL &lt;&lt; EXTI_IMR_IM_Pos)               </span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4f23236f2d0bb9ed886556064714c50"> 1966</a></span><span class="preprocessor">#define EXTI_IMR_IM               EXTI_IMR_IM_Msk                              </span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span><span class="comment">/*******************  Bit definition for EXTI_EMR register  *******************/</span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span><span class="preprocessor">#define EXTI_EMR_MR0_Pos          (0U)</span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga016c23b6c1164758878753e14201fdbc"> 1970</a></span><span class="preprocessor">#define EXTI_EMR_MR0_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR0_Pos)                   </span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3"> 1971</a></span><span class="preprocessor">#define EXTI_EMR_MR0              EXTI_EMR_MR0_Msk                             </span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span><span class="preprocessor">#define EXTI_EMR_MR1_Pos          (1U)</span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa419f81a443fd7eac16ac340c971dc63"> 1973</a></span><span class="preprocessor">#define EXTI_EMR_MR1_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR1_Pos)                   </span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5"> 1974</a></span><span class="preprocessor">#define EXTI_EMR_MR1              EXTI_EMR_MR1_Msk                             </span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span><span class="preprocessor">#define EXTI_EMR_MR2_Pos          (2U)</span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546cba14a3e8a8172d5652e670ac9ed3"> 1976</a></span><span class="preprocessor">#define EXTI_EMR_MR2_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR2_Pos)                   </span></div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21"> 1977</a></span><span class="preprocessor">#define EXTI_EMR_MR2              EXTI_EMR_MR2_Msk                             </span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"> 1978</span><span class="preprocessor">#define EXTI_EMR_MR3_Pos          (3U)</span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14290334e49a34a93a3ce229bd5ecf74"> 1979</a></span><span class="preprocessor">#define EXTI_EMR_MR3_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR3_Pos)                   </span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c"> 1980</a></span><span class="preprocessor">#define EXTI_EMR_MR3              EXTI_EMR_MR3_Msk                             </span></div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"> 1981</span><span class="preprocessor">#define EXTI_EMR_MR4_Pos          (4U)</span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478ee1f30cf0d4ef71d512507fcb9cb7"> 1982</a></span><span class="preprocessor">#define EXTI_EMR_MR4_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR4_Pos)                   </span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03"> 1983</a></span><span class="preprocessor">#define EXTI_EMR_MR4              EXTI_EMR_MR4_Msk                             </span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span><span class="preprocessor">#define EXTI_EMR_MR5_Pos          (5U)</span></div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e60a767b0307626c3cd4cbd01d10304"> 1985</a></span><span class="preprocessor">#define EXTI_EMR_MR5_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR5_Pos)                   </span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59"> 1986</a></span><span class="preprocessor">#define EXTI_EMR_MR5              EXTI_EMR_MR5_Msk                             </span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span><span class="preprocessor">#define EXTI_EMR_MR6_Pos          (6U)</span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ca40f93d86d921adecd19479b7ab5c6"> 1988</a></span><span class="preprocessor">#define EXTI_EMR_MR6_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR6_Pos)                   </span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12"> 1989</a></span><span class="preprocessor">#define EXTI_EMR_MR6              EXTI_EMR_MR6_Msk                             </span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span><span class="preprocessor">#define EXTI_EMR_MR7_Pos          (7U)</span></div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace6755a5d4b361648f0b2c76a0b32282"> 1991</a></span><span class="preprocessor">#define EXTI_EMR_MR7_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR7_Pos)                   </span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be"> 1992</a></span><span class="preprocessor">#define EXTI_EMR_MR7              EXTI_EMR_MR7_Msk                             </span></div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span><span class="preprocessor">#define EXTI_EMR_MR8_Pos          (8U)</span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00700896523030015c081b6caa3b72b5"> 1994</a></span><span class="preprocessor">#define EXTI_EMR_MR8_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR8_Pos)                   </span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f"> 1995</a></span><span class="preprocessor">#define EXTI_EMR_MR8              EXTI_EMR_MR8_Msk                             </span></div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"> 1996</span><span class="preprocessor">#define EXTI_EMR_MR9_Pos          (9U)</span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c54d6a078dcc8b9aec22e327785fdd"> 1997</a></span><span class="preprocessor">#define EXTI_EMR_MR9_Msk          (0x1UL &lt;&lt; EXTI_EMR_MR9_Pos)                   </span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a"> 1998</a></span><span class="preprocessor">#define EXTI_EMR_MR9              EXTI_EMR_MR9_Msk                             </span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span><span class="preprocessor">#define EXTI_EMR_MR10_Pos         (10U)</span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ef7af204b6807cb09f10a11f774889e"> 2000</a></span><span class="preprocessor">#define EXTI_EMR_MR10_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR10_Pos)                  </span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234"> 2001</a></span><span class="preprocessor">#define EXTI_EMR_MR10             EXTI_EMR_MR10_Msk                            </span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span><span class="preprocessor">#define EXTI_EMR_MR11_Pos         (11U)</span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb1a0c32eb56c845232f07d6e1498633"> 2003</a></span><span class="preprocessor">#define EXTI_EMR_MR11_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR11_Pos)                  </span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172"> 2004</a></span><span class="preprocessor">#define EXTI_EMR_MR11             EXTI_EMR_MR11_Msk                            </span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span><span class="preprocessor">#define EXTI_EMR_MR12_Pos         (12U)</span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga988ba6ff638ee9d2bc8a2dec8ef8ea32"> 2006</a></span><span class="preprocessor">#define EXTI_EMR_MR12_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR12_Pos)                  </span></div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad"> 2007</a></span><span class="preprocessor">#define EXTI_EMR_MR12             EXTI_EMR_MR12_Msk                            </span></div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span><span class="preprocessor">#define EXTI_EMR_MR13_Pos         (13U)</span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06991d09dc3fd7373da2375b7e196452"> 2009</a></span><span class="preprocessor">#define EXTI_EMR_MR13_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR13_Pos)                  </span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f"> 2010</a></span><span class="preprocessor">#define EXTI_EMR_MR13             EXTI_EMR_MR13_Msk                            </span></div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span><span class="preprocessor">#define EXTI_EMR_MR14_Pos         (14U)</span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56cd35406916f89cc00f5c4c153f7f3b"> 2012</a></span><span class="preprocessor">#define EXTI_EMR_MR14_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR14_Pos)                  </span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89"> 2013</a></span><span class="preprocessor">#define EXTI_EMR_MR14             EXTI_EMR_MR14_Msk                            </span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span><span class="preprocessor">#define EXTI_EMR_MR15_Pos         (15U)</span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1778406979e6566a10b085f1146a28"> 2015</a></span><span class="preprocessor">#define EXTI_EMR_MR15_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR15_Pos)                  </span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3"> 2016</a></span><span class="preprocessor">#define EXTI_EMR_MR15             EXTI_EMR_MR15_Msk                            </span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span><span class="preprocessor">#define EXTI_EMR_MR16_Pos         (16U)</span></div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cb43eaaa268ddc9d407c5edcfb05ff4"> 2018</a></span><span class="preprocessor">#define EXTI_EMR_MR16_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR16_Pos)                  </span></div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374"> 2019</a></span><span class="preprocessor">#define EXTI_EMR_MR16             EXTI_EMR_MR16_Msk                            </span></div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span><span class="preprocessor">#define EXTI_EMR_MR17_Pos         (17U)</span></div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga889175528233c464f6c0a5f8a901a06d"> 2021</a></span><span class="preprocessor">#define EXTI_EMR_MR17_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR17_Pos)                  </span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4"> 2022</a></span><span class="preprocessor">#define EXTI_EMR_MR17             EXTI_EMR_MR17_Msk                            </span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span><span class="preprocessor">#define EXTI_EMR_MR18_Pos         (18U)</span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e6e89686fa4e8fe58365b684331f398"> 2024</a></span><span class="preprocessor">#define EXTI_EMR_MR18_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR18_Pos)                  </span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5"> 2025</a></span><span class="preprocessor">#define EXTI_EMR_MR18             EXTI_EMR_MR18_Msk                            </span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span><span class="preprocessor">#define EXTI_EMR_MR19_Pos         (19U)</span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga514f26dc55f8e37ec8ac8bef9dfcadd4"> 2027</a></span><span class="preprocessor">#define EXTI_EMR_MR19_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR19_Pos)                  </span></div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeababa85e5ebe6aa93d011d83fd7994"> 2028</a></span><span class="preprocessor">#define EXTI_EMR_MR19             EXTI_EMR_MR19_Msk                            </span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span><span class="preprocessor">#define EXTI_EMR_MR20_Pos         (20U)</span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae190c58438ea386748cb39b06fc2d62c"> 2030</a></span><span class="preprocessor">#define EXTI_EMR_MR20_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR20_Pos)                  </span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga047743f042d00f058dd8cf199c92fbfa"> 2031</a></span><span class="preprocessor">#define EXTI_EMR_MR20             EXTI_EMR_MR20_Msk                            </span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span><span class="preprocessor">#define EXTI_EMR_MR21_Pos         (21U)</span></div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga525d06c52556b824cbf29d85a8925532"> 2033</a></span><span class="preprocessor">#define EXTI_EMR_MR21_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR21_Pos)                  </span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga935956e41524c1f96d208f63a699377a"> 2034</a></span><span class="preprocessor">#define EXTI_EMR_MR21             EXTI_EMR_MR21_Msk                            </span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span><span class="preprocessor">#define EXTI_EMR_MR22_Pos         (22U)</span></div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c121c40bb976f66094ced0a851419a"> 2036</a></span><span class="preprocessor">#define EXTI_EMR_MR22_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR22_Pos)                  </span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fbc202d80be3899d867a0b74abad813"> 2037</a></span><span class="preprocessor">#define EXTI_EMR_MR22             EXTI_EMR_MR22_Msk                            </span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span><span class="preprocessor">#define EXTI_EMR_MR23_Pos         (23U)</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcdea5a531978f3bf6b7de4472bd54e6"> 2039</a></span><span class="preprocessor">#define EXTI_EMR_MR23_Msk         (0x1UL &lt;&lt; EXTI_EMR_MR23_Pos)                  </span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab08ac6b29d8a15fc593950600753b8ee"> 2040</a></span><span class="preprocessor">#define EXTI_EMR_MR23             EXTI_EMR_MR23_Msk                            </span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span><span class="comment">/* Reference Defines */</span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"> 2043</span><span class="preprocessor">#define  EXTI_EMR_EM0                        EXTI_EMR_MR0</span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span><span class="preprocessor">#define  EXTI_EMR_EM1                        EXTI_EMR_MR1</span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span><span class="preprocessor">#define  EXTI_EMR_EM2                        EXTI_EMR_MR2</span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span><span class="preprocessor">#define  EXTI_EMR_EM3                        EXTI_EMR_MR3</span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span><span class="preprocessor">#define  EXTI_EMR_EM4                        EXTI_EMR_MR4</span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span><span class="preprocessor">#define  EXTI_EMR_EM5                        EXTI_EMR_MR5</span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span><span class="preprocessor">#define  EXTI_EMR_EM6                        EXTI_EMR_MR6</span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span><span class="preprocessor">#define  EXTI_EMR_EM7                        EXTI_EMR_MR7</span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"> 2051</span><span class="preprocessor">#define  EXTI_EMR_EM8                        EXTI_EMR_MR8</span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"> 2052</span><span class="preprocessor">#define  EXTI_EMR_EM9                        EXTI_EMR_MR9</span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"> 2053</span><span class="preprocessor">#define  EXTI_EMR_EM10                       EXTI_EMR_MR10</span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"> 2054</span><span class="preprocessor">#define  EXTI_EMR_EM11                       EXTI_EMR_MR11</span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"> 2055</span><span class="preprocessor">#define  EXTI_EMR_EM12                       EXTI_EMR_MR12</span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span><span class="preprocessor">#define  EXTI_EMR_EM13                       EXTI_EMR_MR13</span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span><span class="preprocessor">#define  EXTI_EMR_EM14                       EXTI_EMR_MR14</span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span><span class="preprocessor">#define  EXTI_EMR_EM15                       EXTI_EMR_MR15</span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span><span class="preprocessor">#define  EXTI_EMR_EM16                       EXTI_EMR_MR16</span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span><span class="preprocessor">#define  EXTI_EMR_EM17                       EXTI_EMR_MR17</span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span><span class="preprocessor">#define  EXTI_EMR_EM18                       EXTI_EMR_MR18</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span><span class="preprocessor">#define  EXTI_EMR_EM19                       EXTI_EMR_MR19</span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span><span class="preprocessor">#define  EXTI_EMR_EM20                       EXTI_EMR_MR20</span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span><span class="preprocessor">#define  EXTI_EMR_EM21                       EXTI_EMR_MR21</span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span><span class="preprocessor">#define  EXTI_EMR_EM22                       EXTI_EMR_MR22</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span><span class="preprocessor">#define  EXTI_EMR_EM23                       EXTI_EMR_MR23</span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span> </div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span><span class="comment">/******************  Bit definition for EXTI_RTSR register  *******************/</span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span><span class="preprocessor">#define EXTI_RTSR_TR0_Pos         (0U)</span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b3f74a67ed2871290e5cee5ec27e487"> 2070</a></span><span class="preprocessor">#define EXTI_RTSR_TR0_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR0_Pos)                  </span></div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6"> 2071</a></span><span class="preprocessor">#define EXTI_RTSR_TR0             EXTI_RTSR_TR0_Msk                            </span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span><span class="preprocessor">#define EXTI_RTSR_TR1_Pos         (1U)</span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57ba4871b93492e5e8c846f2833f9da1"> 2073</a></span><span class="preprocessor">#define EXTI_RTSR_TR1_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR1_Pos)                  </span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566"> 2074</a></span><span class="preprocessor">#define EXTI_RTSR_TR1             EXTI_RTSR_TR1_Msk                            </span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span><span class="preprocessor">#define EXTI_RTSR_TR2_Pos         (2U)</span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbecd9a805326155030f357bc2d70046"> 2076</a></span><span class="preprocessor">#define EXTI_RTSR_TR2_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR2_Pos)                  </span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c"> 2077</a></span><span class="preprocessor">#define EXTI_RTSR_TR2             EXTI_RTSR_TR2_Msk                            </span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"> 2078</span><span class="preprocessor">#define EXTI_RTSR_TR3_Pos         (3U)</span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga560d856b177ddb7b90e101caf3ce66be"> 2079</a></span><span class="preprocessor">#define EXTI_RTSR_TR3_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR3_Pos)                  </span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11"> 2080</a></span><span class="preprocessor">#define EXTI_RTSR_TR3             EXTI_RTSR_TR3_Msk                            </span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span><span class="preprocessor">#define EXTI_RTSR_TR4_Pos         (4U)</span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga795eff3140a1d0c0e1fcfc03b2fa5860"> 2082</a></span><span class="preprocessor">#define EXTI_RTSR_TR4_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR4_Pos)                  </span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc"> 2083</a></span><span class="preprocessor">#define EXTI_RTSR_TR4             EXTI_RTSR_TR4_Msk                            </span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span><span class="preprocessor">#define EXTI_RTSR_TR5_Pos         (5U)</span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65a7c4c35c85b3e922e1df8447dd8e6d"> 2085</a></span><span class="preprocessor">#define EXTI_RTSR_TR5_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR5_Pos)                  </span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de"> 2086</a></span><span class="preprocessor">#define EXTI_RTSR_TR5             EXTI_RTSR_TR5_Msk                            </span></div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span><span class="preprocessor">#define EXTI_RTSR_TR6_Pos         (6U)</span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85d1a629b7cde96375b82803c46cfcb4"> 2088</a></span><span class="preprocessor">#define EXTI_RTSR_TR6_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR6_Pos)                  </span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6"> 2089</a></span><span class="preprocessor">#define EXTI_RTSR_TR6             EXTI_RTSR_TR6_Msk                            </span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span><span class="preprocessor">#define EXTI_RTSR_TR7_Pos         (7U)</span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc9d6a9f75fdff045e4806edad97b47"> 2091</a></span><span class="preprocessor">#define EXTI_RTSR_TR7_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR7_Pos)                  </span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1"> 2092</a></span><span class="preprocessor">#define EXTI_RTSR_TR7             EXTI_RTSR_TR7_Msk                            </span></div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span><span class="preprocessor">#define EXTI_RTSR_TR8_Pos         (8U)</span></div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16c3b77b33079caf74151ade9fbc3b82"> 2094</a></span><span class="preprocessor">#define EXTI_RTSR_TR8_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR8_Pos)                  </span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39"> 2095</a></span><span class="preprocessor">#define EXTI_RTSR_TR8             EXTI_RTSR_TR8_Msk                            </span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span><span class="preprocessor">#define EXTI_RTSR_TR9_Pos         (9U)</span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga394b28a010f7937178112dd11c7edf7b"> 2097</a></span><span class="preprocessor">#define EXTI_RTSR_TR9_Msk         (0x1UL &lt;&lt; EXTI_RTSR_TR9_Pos)                  </span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17"> 2098</a></span><span class="preprocessor">#define EXTI_RTSR_TR9             EXTI_RTSR_TR9_Msk                            </span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span><span class="preprocessor">#define EXTI_RTSR_TR10_Pos        (10U)</span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12717df4fef207dd689f240bbb23cedf"> 2100</a></span><span class="preprocessor">#define EXTI_RTSR_TR10_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR10_Pos)                 </span></div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4"> 2101</a></span><span class="preprocessor">#define EXTI_RTSR_TR10            EXTI_RTSR_TR10_Msk                           </span></div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span><span class="preprocessor">#define EXTI_RTSR_TR11_Pos        (11U)</span></div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36a3f679be0d89926b127c4b293111e2"> 2103</a></span><span class="preprocessor">#define EXTI_RTSR_TR11_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR11_Pos)                 </span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7"> 2104</a></span><span class="preprocessor">#define EXTI_RTSR_TR11            EXTI_RTSR_TR11_Msk                           </span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span><span class="preprocessor">#define EXTI_RTSR_TR12_Pos        (12U)</span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4507125ae8a435b97fe643f73e6492e"> 2106</a></span><span class="preprocessor">#define EXTI_RTSR_TR12_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR12_Pos)                 </span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04"> 2107</a></span><span class="preprocessor">#define EXTI_RTSR_TR12            EXTI_RTSR_TR12_Msk                           </span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span><span class="preprocessor">#define EXTI_RTSR_TR13_Pos        (13U)</span></div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga799f99b4edc9604b38ab1f12e0cf9cae"> 2109</a></span><span class="preprocessor">#define EXTI_RTSR_TR13_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR13_Pos)                 </span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12"> 2110</a></span><span class="preprocessor">#define EXTI_RTSR_TR13            EXTI_RTSR_TR13_Msk                           </span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span><span class="preprocessor">#define EXTI_RTSR_TR14_Pos        (14U)</span></div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42533490cce0d8d3ff55a2d6ad8c24ee"> 2112</a></span><span class="preprocessor">#define EXTI_RTSR_TR14_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR14_Pos)                 </span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda"> 2113</a></span><span class="preprocessor">#define EXTI_RTSR_TR14            EXTI_RTSR_TR14_Msk                           </span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"> 2114</span><span class="preprocessor">#define EXTI_RTSR_TR15_Pos        (15U)</span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffbcdf64f7de2427560316706ddc8c1"> 2115</a></span><span class="preprocessor">#define EXTI_RTSR_TR15_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR15_Pos)                 </span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2"> 2116</a></span><span class="preprocessor">#define EXTI_RTSR_TR15            EXTI_RTSR_TR15_Msk                           </span></div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"> 2117</span><span class="preprocessor">#define EXTI_RTSR_TR16_Pos        (16U)</span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad883a3a53902664492c684a6dd435d33"> 2118</a></span><span class="preprocessor">#define EXTI_RTSR_TR16_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR16_Pos)                 </span></div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589"> 2119</a></span><span class="preprocessor">#define EXTI_RTSR_TR16            EXTI_RTSR_TR16_Msk                           </span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span><span class="preprocessor">#define EXTI_RTSR_TR17_Pos        (17U)</span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42283a804716a4de1910afd032b87681"> 2121</a></span><span class="preprocessor">#define EXTI_RTSR_TR17_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR17_Pos)                 </span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806"> 2122</a></span><span class="preprocessor">#define EXTI_RTSR_TR17            EXTI_RTSR_TR17_Msk                           </span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span><span class="preprocessor">#define EXTI_RTSR_TR18_Pos        (18U)</span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga708076360f04650ae4bfdd6695caa617"> 2124</a></span><span class="preprocessor">#define EXTI_RTSR_TR18_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR18_Pos)                 </span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca4223b8c4bc8726ac96ec64837f7b62"> 2125</a></span><span class="preprocessor">#define EXTI_RTSR_TR18            EXTI_RTSR_TR18_Msk                           </span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span><span class="preprocessor">#define EXTI_RTSR_TR19_Pos        (19U)</span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab40d59af38c6adbe9621b8ab68dbdbe"> 2127</a></span><span class="preprocessor">#define EXTI_RTSR_TR19_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR19_Pos)                 </span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a722b0c36e832f619b2136f1510b3e"> 2128</a></span><span class="preprocessor">#define EXTI_RTSR_TR19            EXTI_RTSR_TR19_Msk                           </span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span><span class="preprocessor">#define EXTI_RTSR_TR20_Pos        (20U)</span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3497416ddbe940f3f87bdbe94dcb423"> 2130</a></span><span class="preprocessor">#define EXTI_RTSR_TR20_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR20_Pos)                 </span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga076319b89121213ea97b4767182b17bd"> 2131</a></span><span class="preprocessor">#define EXTI_RTSR_TR20            EXTI_RTSR_TR20_Msk                           </span></div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span><span class="preprocessor">#define EXTI_RTSR_TR21_Pos        (21U)</span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0acfd045c5ef66801c4f70a7a529a210"> 2133</a></span><span class="preprocessor">#define EXTI_RTSR_TR21_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR21_Pos)                 </span></div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b1fd6472c3739cb5d21ba25bb6f745d"> 2134</a></span><span class="preprocessor">#define EXTI_RTSR_TR21            EXTI_RTSR_TR21_Msk                           </span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span><span class="preprocessor">#define EXTI_RTSR_TR22_Pos        (22U)</span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcf74a99ed3d1bc23d06f4e6d634b46f"> 2136</a></span><span class="preprocessor">#define EXTI_RTSR_TR22_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR22_Pos)                 </span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca577c5c1742e043ed5e0a2ffcc88f82"> 2137</a></span><span class="preprocessor">#define EXTI_RTSR_TR22            EXTI_RTSR_TR22_Msk                           </span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span><span class="preprocessor">#define EXTI_RTSR_TR23_Pos        (23U)</span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f2422fa93b18c0ca7473de258dffe39"> 2139</a></span><span class="preprocessor">#define EXTI_RTSR_TR23_Msk        (0x1UL &lt;&lt; EXTI_RTSR_TR23_Pos)                 </span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11744e9be9f49d12b8c315ef54efda91"> 2140</a></span><span class="preprocessor">#define EXTI_RTSR_TR23            EXTI_RTSR_TR23_Msk                           </span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span><span class="comment">/******************  Bit definition for EXTI_FTSR register  *******************/</span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span><span class="preprocessor">#define EXTI_FTSR_TR0_Pos         (0U)</span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd5afa140faff4e562142dc289387cc"> 2144</a></span><span class="preprocessor">#define EXTI_FTSR_TR0_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR0_Pos)                  </span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"> 2145</a></span><span class="preprocessor">#define EXTI_FTSR_TR0             EXTI_FTSR_TR0_Msk                            </span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span><span class="preprocessor">#define EXTI_FTSR_TR1_Pos         (1U)</span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01090491a062f3b8b4a80b0b66690ce8"> 2147</a></span><span class="preprocessor">#define EXTI_FTSR_TR1_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR1_Pos)                  </span></div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed"> 2148</a></span><span class="preprocessor">#define EXTI_FTSR_TR1             EXTI_FTSR_TR1_Msk                            </span></div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"> 2149</span><span class="preprocessor">#define EXTI_FTSR_TR2_Pos         (2U)</span></div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71bfd75475e3d65a3bee0a4ccd41e0e3"> 2150</a></span><span class="preprocessor">#define EXTI_FTSR_TR2_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR2_Pos)                  </span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041"> 2151</a></span><span class="preprocessor">#define EXTI_FTSR_TR2             EXTI_FTSR_TR2_Msk                            </span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span><span class="preprocessor">#define EXTI_FTSR_TR3_Pos         (3U)</span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71b35fe3af253035fe6c7a8702ef8e5e"> 2153</a></span><span class="preprocessor">#define EXTI_FTSR_TR3_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR3_Pos)                  </span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f"> 2154</a></span><span class="preprocessor">#define EXTI_FTSR_TR3             EXTI_FTSR_TR3_Msk                            </span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span><span class="preprocessor">#define EXTI_FTSR_TR4_Pos         (4U)</span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabecb16c1706cb6cad8ec0a8e06ac2475"> 2156</a></span><span class="preprocessor">#define EXTI_FTSR_TR4_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR4_Pos)                  </span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2"> 2157</a></span><span class="preprocessor">#define EXTI_FTSR_TR4             EXTI_FTSR_TR4_Msk                            </span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span><span class="preprocessor">#define EXTI_FTSR_TR5_Pos         (5U)</span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeffba32b6b0854a232493dc2e2634d4"> 2159</a></span><span class="preprocessor">#define EXTI_FTSR_TR5_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR5_Pos)                  </span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2"> 2160</a></span><span class="preprocessor">#define EXTI_FTSR_TR5             EXTI_FTSR_TR5_Msk                            </span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"> 2161</span><span class="preprocessor">#define EXTI_FTSR_TR6_Pos         (6U)</span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6590e0e011792337a19831a0ea2df2c"> 2162</a></span><span class="preprocessor">#define EXTI_FTSR_TR6_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR6_Pos)                  </span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca"> 2163</a></span><span class="preprocessor">#define EXTI_FTSR_TR6             EXTI_FTSR_TR6_Msk                            </span></div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span><span class="preprocessor">#define EXTI_FTSR_TR7_Pos         (7U)</span></div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d1347ed594a5d5bb5e0a69f31cbfb20"> 2165</a></span><span class="preprocessor">#define EXTI_FTSR_TR7_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR7_Pos)                  </span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567"> 2166</a></span><span class="preprocessor">#define EXTI_FTSR_TR7             EXTI_FTSR_TR7_Msk                            </span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span><span class="preprocessor">#define EXTI_FTSR_TR8_Pos         (8U)</span></div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0b6b9ab34a5724cebedd0ccbf1ad65e"> 2168</a></span><span class="preprocessor">#define EXTI_FTSR_TR8_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR8_Pos)                  </span></div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc"> 2169</a></span><span class="preprocessor">#define EXTI_FTSR_TR8             EXTI_FTSR_TR8_Msk                            </span></div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span><span class="preprocessor">#define EXTI_FTSR_TR9_Pos         (9U)</span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga898047db88343aeac8c05f39c4bc63e0"> 2171</a></span><span class="preprocessor">#define EXTI_FTSR_TR9_Msk         (0x1UL &lt;&lt; EXTI_FTSR_TR9_Pos)                  </span></div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef"> 2172</a></span><span class="preprocessor">#define EXTI_FTSR_TR9             EXTI_FTSR_TR9_Msk                            </span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span><span class="preprocessor">#define EXTI_FTSR_TR10_Pos        (10U)</span></div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e6991a6c2f7e8fd99992d7623a31093"> 2174</a></span><span class="preprocessor">#define EXTI_FTSR_TR10_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR10_Pos)                 </span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643"> 2175</a></span><span class="preprocessor">#define EXTI_FTSR_TR10            EXTI_FTSR_TR10_Msk                           </span></div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span><span class="preprocessor">#define EXTI_FTSR_TR11_Pos        (11U)</span></div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac985e7db4d6a853c4411544878fd0551"> 2177</a></span><span class="preprocessor">#define EXTI_FTSR_TR11_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR11_Pos)                 </span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef"> 2178</a></span><span class="preprocessor">#define EXTI_FTSR_TR11            EXTI_FTSR_TR11_Msk                           </span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span><span class="preprocessor">#define EXTI_FTSR_TR12_Pos        (12U)</span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1c99fa4436d7a5fad4632366db4462"> 2180</a></span><span class="preprocessor">#define EXTI_FTSR_TR12_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR12_Pos)                 </span></div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245"> 2181</a></span><span class="preprocessor">#define EXTI_FTSR_TR12            EXTI_FTSR_TR12_Msk                           </span></div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"> 2182</span><span class="preprocessor">#define EXTI_FTSR_TR13_Pos        (13U)</span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89275d329ff466aee9a8b226376eb9b7"> 2183</a></span><span class="preprocessor">#define EXTI_FTSR_TR13_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR13_Pos)                 </span></div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825"> 2184</a></span><span class="preprocessor">#define EXTI_FTSR_TR13            EXTI_FTSR_TR13_Msk                           </span></div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"> 2185</span><span class="preprocessor">#define EXTI_FTSR_TR14_Pos        (14U)</span></div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e2e56c2bfea3a94e5bc8905b5008dd0"> 2186</a></span><span class="preprocessor">#define EXTI_FTSR_TR14_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR14_Pos)                 </span></div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff"> 2187</a></span><span class="preprocessor">#define EXTI_FTSR_TR14            EXTI_FTSR_TR14_Msk                           </span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span><span class="preprocessor">#define EXTI_FTSR_TR15_Pos        (15U)</span></div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b78c01259464833376dbc4755fefc21"> 2189</a></span><span class="preprocessor">#define EXTI_FTSR_TR15_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR15_Pos)                 </span></div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7"> 2190</a></span><span class="preprocessor">#define EXTI_FTSR_TR15            EXTI_FTSR_TR15_Msk                           </span></div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"> 2191</span><span class="preprocessor">#define EXTI_FTSR_TR16_Pos        (16U)</span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad43c9167b3d4af750254db5efaf97aa4"> 2192</a></span><span class="preprocessor">#define EXTI_FTSR_TR16_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR16_Pos)                 </span></div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2"> 2193</a></span><span class="preprocessor">#define EXTI_FTSR_TR16            EXTI_FTSR_TR16_Msk                           </span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span><span class="preprocessor">#define EXTI_FTSR_TR17_Pos        (17U)</span></div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3170e25ad439045d2372d1e052cea88c"> 2195</a></span><span class="preprocessor">#define EXTI_FTSR_TR17_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR17_Pos)                 </span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7"> 2196</a></span><span class="preprocessor">#define EXTI_FTSR_TR17            EXTI_FTSR_TR17_Msk                           </span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span><span class="preprocessor">#define EXTI_FTSR_TR18_Pos        (18U)</span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac793e138d33f0b8106662bb5783b0eaf"> 2198</a></span><span class="preprocessor">#define EXTI_FTSR_TR18_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR18_Pos)                 </span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga405285cdc474ee20085b17ef1f61517e"> 2199</a></span><span class="preprocessor">#define EXTI_FTSR_TR18            EXTI_FTSR_TR18_Msk                           </span></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span><span class="preprocessor">#define EXTI_FTSR_TR19_Pos        (19U)</span></div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1a59ec9892e009f734e6c7703af85c4"> 2201</a></span><span class="preprocessor">#define EXTI_FTSR_TR19_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR19_Pos)                 </span></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1277527e2fa727fdec2dcc7a300ea1af"> 2202</a></span><span class="preprocessor">#define EXTI_FTSR_TR19            EXTI_FTSR_TR19_Msk                           </span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span><span class="preprocessor">#define EXTI_FTSR_TR20_Pos        (20U)</span></div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f627753cee5eab2cc5111bc5698fd36"> 2204</a></span><span class="preprocessor">#define EXTI_FTSR_TR20_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR20_Pos)                 </span></div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae185289c161b407cdcd5ca185aca5477"> 2205</a></span><span class="preprocessor">#define EXTI_FTSR_TR20            EXTI_FTSR_TR20_Msk                           </span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span><span class="preprocessor">#define EXTI_FTSR_TR21_Pos        (21U)</span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bb39db3d5a47c3e7baf4240b5738064"> 2207</a></span><span class="preprocessor">#define EXTI_FTSR_TR21_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR21_Pos)                 </span></div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04957f9a7aa38bc50d6ac9340697a826"> 2208</a></span><span class="preprocessor">#define EXTI_FTSR_TR21            EXTI_FTSR_TR21_Msk                           </span></div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"> 2209</span><span class="preprocessor">#define EXTI_FTSR_TR22_Pos        (22U)</span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf39fdb81f4c5e0e4a566369b17b1a88a"> 2210</a></span><span class="preprocessor">#define EXTI_FTSR_TR22_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR22_Pos)                 </span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7931f3a5864584bc80de7ab3455517e"> 2211</a></span><span class="preprocessor">#define EXTI_FTSR_TR22            EXTI_FTSR_TR22_Msk                           </span></div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"> 2212</span><span class="preprocessor">#define EXTI_FTSR_TR23_Pos        (23U)</span></div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5916c49b756e29dbfa308171376fe8ef"> 2213</a></span><span class="preprocessor">#define EXTI_FTSR_TR23_Msk        (0x1UL &lt;&lt; EXTI_FTSR_TR23_Pos)                 </span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b61d843ead0dd9d2d7f5fdce934726c"> 2214</a></span><span class="preprocessor">#define EXTI_FTSR_TR23            EXTI_FTSR_TR23_Msk                           </span></div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span><span class="comment">/******************  Bit definition for EXTI_SWIER register  ******************/</span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span><span class="preprocessor">#define EXTI_SWIER_SWIER0_Pos     (0U)</span></div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaded47468bc0aade2a8c36333d64a3fc7"> 2218</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER0_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER0_Pos)              </span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3"> 2219</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER0         EXTI_SWIER_SWIER0_Msk                        </span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"> 2220</span><span class="preprocessor">#define EXTI_SWIER_SWIER1_Pos     (1U)</span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43b28416d9efdd9464c175f594ff0490"> 2221</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER1_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER1_Pos)              </span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae"> 2222</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER1         EXTI_SWIER_SWIER1_Msk                        </span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span><span class="preprocessor">#define EXTI_SWIER_SWIER2_Pos     (2U)</span></div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga701fc135a83a7a43ca6a977fa51087e1"> 2224</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER2_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER2_Pos)              </span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c"> 2225</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER2         EXTI_SWIER_SWIER2_Msk                        </span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"> 2226</span><span class="preprocessor">#define EXTI_SWIER_SWIER3_Pos     (3U)</span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1adab50a513d2ffc1c7ec8c245bb4ce"> 2227</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER3_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER3_Pos)              </span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a"> 2228</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER3         EXTI_SWIER_SWIER3_Msk                        </span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span><span class="preprocessor">#define EXTI_SWIER_SWIER4_Pos     (4U)</span></div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb85edd29e2bbdbb0ec3021c8f80e72"> 2230</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER4_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER4_Pos)              </span></div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575"> 2231</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER4         EXTI_SWIER_SWIER4_Msk                        </span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span><span class="preprocessor">#define EXTI_SWIER_SWIER5_Pos     (5U)</span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9bb6ac1da4531f229770893e8803226"> 2233</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER5_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER5_Pos)              </span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977"> 2234</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER5         EXTI_SWIER_SWIER5_Msk                        </span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"> 2235</span><span class="preprocessor">#define EXTI_SWIER_SWIER6_Pos     (6U)</span></div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga820d4fc8485a8c681dd9deddccf85c64"> 2236</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER6_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER6_Pos)              </span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed"> 2237</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER6         EXTI_SWIER_SWIER6_Msk                        </span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span><span class="preprocessor">#define EXTI_SWIER_SWIER7_Pos     (7U)</span></div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac444748417965f0a263e4a3f99c81c22"> 2239</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER7_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER7_Pos)              </span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f"> 2240</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER7         EXTI_SWIER_SWIER7_Msk                        </span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span><span class="preprocessor">#define EXTI_SWIER_SWIER8_Pos     (8U)</span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga584d2b8877c26e45231b2194baba055a"> 2242</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER8_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER8_Pos)              </span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce"> 2243</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER8         EXTI_SWIER_SWIER8_Msk                        </span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span><span class="preprocessor">#define EXTI_SWIER_SWIER9_Pos     (9U)</span></div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b275083074cfd7a32fc9af85b56509b"> 2245</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER9_Msk     (0x1UL &lt;&lt; EXTI_SWIER_SWIER9_Pos)              </span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61"> 2246</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER9         EXTI_SWIER_SWIER9_Msk                        </span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span><span class="preprocessor">#define EXTI_SWIER_SWIER10_Pos    (10U)</span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64deb2466771c956d1e912ea09166925"> 2248</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER10_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER10_Pos)             </span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7"> 2249</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER10        EXTI_SWIER_SWIER10_Msk                       </span></div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span><span class="preprocessor">#define EXTI_SWIER_SWIER11_Pos    (11U)</span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaace4933cca50b04988d34d48c7b659c3"> 2251</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER11_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER11_Pos)             </span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7"> 2252</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER11        EXTI_SWIER_SWIER11_Msk                       </span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span><span class="preprocessor">#define EXTI_SWIER_SWIER12_Pos    (12U)</span></div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d4daf940040b81b93f70afed1ec62e1"> 2254</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER12_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER12_Pos)             </span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539"> 2255</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER12        EXTI_SWIER_SWIER12_Msk                       </span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"> 2256</span><span class="preprocessor">#define EXTI_SWIER_SWIER13_Pos    (13U)</span></div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa747f781753f3db0d1731ce24ad4ddd"> 2257</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER13_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER13_Pos)             </span></div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826"> 2258</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER13        EXTI_SWIER_SWIER13_Msk                       </span></div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span><span class="preprocessor">#define EXTI_SWIER_SWIER14_Pos    (14U)</span></div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga405d264956ba9e06788545e2ad87413e"> 2260</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER14_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER14_Pos)             </span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b"> 2261</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER14        EXTI_SWIER_SWIER14_Msk                       </span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span><span class="preprocessor">#define EXTI_SWIER_SWIER15_Pos    (15U)</span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga677582734fb712a69ae2d6fb3a3329b6"> 2263</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER15_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER15_Pos)             </span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08"> 2264</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER15        EXTI_SWIER_SWIER15_Msk                       </span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"> 2265</span><span class="preprocessor">#define EXTI_SWIER_SWIER16_Pos    (16U)</span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c201ce487fab3e1b835a718ee9f11bf"> 2266</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER16_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER16_Pos)             </span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b"> 2267</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER16        EXTI_SWIER_SWIER16_Msk                       </span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span><span class="preprocessor">#define EXTI_SWIER_SWIER17_Pos    (17U)</span></div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46bf902143efb4e89c7e20de1ed4f108"> 2269</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER17_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER17_Pos)             </span></div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455"> 2270</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER17        EXTI_SWIER_SWIER17_Msk                       </span></div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"> 2271</span><span class="preprocessor">#define EXTI_SWIER_SWIER18_Pos    (18U)</span></div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db116e94a090f461d8551591f829002"> 2272</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER18_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER18_Pos)             </span></div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab07aefbb7a8a18c9338b49d3b10ff068"> 2273</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER18        EXTI_SWIER_SWIER18_Msk                       </span></div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"> 2274</span><span class="preprocessor">#define EXTI_SWIER_SWIER19_Pos    (19U)</span></div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fddcdc43381e5daa122589d1a769c41"> 2275</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER19_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER19_Pos)             </span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab7c48ac5522385cdb1d7882985f909b"> 2276</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER19        EXTI_SWIER_SWIER19_Msk                       </span></div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"> 2277</span><span class="preprocessor">#define EXTI_SWIER_SWIER20_Pos    (20U)</span></div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed39df1c85fd5856af03e80a5f42e445"> 2278</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER20_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER20_Pos)             </span></div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac71bf967ecd31eaa57ba4064877a75b"> 2279</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER20        EXTI_SWIER_SWIER20_Msk                       </span></div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"> 2280</span><span class="preprocessor">#define EXTI_SWIER_SWIER21_Pos    (21U)</span></div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab53e7b09746e33f833ad4143bfeb4977"> 2281</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER21_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER21_Pos)             </span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23b409de4bca55f1f16cd309e58e88e6"> 2282</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER21        EXTI_SWIER_SWIER21_Msk                       </span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span><span class="preprocessor">#define EXTI_SWIER_SWIER22_Pos    (22U)</span></div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf58cca6423fc2497df3e6a9ff5942ff3"> 2284</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER22_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER22_Pos)             </span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6bd7759b8d48c722f05ea3d2e64fc02"> 2285</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER22        EXTI_SWIER_SWIER22_Msk                       </span></div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span><span class="preprocessor">#define EXTI_SWIER_SWIER23_Pos    (23U)</span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga623b271f65c26ea7d803f89cbf007057"> 2287</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER23_Msk    (0x1UL &lt;&lt; EXTI_SWIER_SWIER23_Pos)             </span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f0d9fe21d5923032c4c8f49b15e5456"> 2288</a></span><span class="preprocessor">#define EXTI_SWIER_SWIER23        EXTI_SWIER_SWIER23_Msk                       </span></div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"> 2290</span><span class="comment">/*******************  Bit definition for EXTI_PR register  ********************/</span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span><span class="preprocessor">#define EXTI_PR_PR0_Pos           (0U)</span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e52c51a9d888231a788288e42bb8596"> 2292</a></span><span class="preprocessor">#define EXTI_PR_PR0_Msk           (0x1UL &lt;&lt; EXTI_PR_PR0_Pos)                    </span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a"> 2293</a></span><span class="preprocessor">#define EXTI_PR_PR0               EXTI_PR_PR0_Msk                              </span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span><span class="preprocessor">#define EXTI_PR_PR1_Pos           (1U)</span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0ea95730ba8514076cc76945a01d850"> 2295</a></span><span class="preprocessor">#define EXTI_PR_PR1_Msk           (0x1UL &lt;&lt; EXTI_PR_PR1_Pos)                    </span></div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25"> 2296</a></span><span class="preprocessor">#define EXTI_PR_PR1               EXTI_PR_PR1_Msk                              </span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span><span class="preprocessor">#define EXTI_PR_PR2_Pos           (2U)</span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa105697635cbab9ccf5f96efc9feec0d"> 2298</a></span><span class="preprocessor">#define EXTI_PR_PR2_Msk           (0x1UL &lt;&lt; EXTI_PR_PR2_Pos)                    </span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665"> 2299</a></span><span class="preprocessor">#define EXTI_PR_PR2               EXTI_PR_PR2_Msk                              </span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span><span class="preprocessor">#define EXTI_PR_PR3_Pos           (3U)</span></div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbe8a3ee648b4cf47f51e435b8644cee"> 2301</a></span><span class="preprocessor">#define EXTI_PR_PR3_Msk           (0x1UL &lt;&lt; EXTI_PR_PR3_Pos)                    </span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0"> 2302</a></span><span class="preprocessor">#define EXTI_PR_PR3               EXTI_PR_PR3_Msk                              </span></div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"> 2303</span><span class="preprocessor">#define EXTI_PR_PR4_Pos           (4U)</span></div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9465307df267001826deb47a946dab61"> 2304</a></span><span class="preprocessor">#define EXTI_PR_PR4_Msk           (0x1UL &lt;&lt; EXTI_PR_PR4_Pos)                    </span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc"> 2305</a></span><span class="preprocessor">#define EXTI_PR_PR4               EXTI_PR_PR4_Msk                              </span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"> 2306</span><span class="preprocessor">#define EXTI_PR_PR5_Pos           (5U)</span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b096f7d09eed26b05531f8b0dbe239c"> 2307</a></span><span class="preprocessor">#define EXTI_PR_PR5_Msk           (0x1UL &lt;&lt; EXTI_PR_PR5_Pos)                    </span></div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8"> 2308</a></span><span class="preprocessor">#define EXTI_PR_PR5               EXTI_PR_PR5_Msk                              </span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span><span class="preprocessor">#define EXTI_PR_PR6_Pos           (6U)</span></div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae216f090307338513e0c48b792ff4380"> 2310</a></span><span class="preprocessor">#define EXTI_PR_PR6_Msk           (0x1UL &lt;&lt; EXTI_PR_PR6_Pos)                    </span></div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76"> 2311</a></span><span class="preprocessor">#define EXTI_PR_PR6               EXTI_PR_PR6_Msk                              </span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"> 2312</span><span class="preprocessor">#define EXTI_PR_PR7_Pos           (7U)</span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81bf1c350de28d01e9d252a2a7907a1c"> 2313</a></span><span class="preprocessor">#define EXTI_PR_PR7_Msk           (0x1UL &lt;&lt; EXTI_PR_PR7_Pos)                    </span></div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e"> 2314</a></span><span class="preprocessor">#define EXTI_PR_PR7               EXTI_PR_PR7_Msk                              </span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span><span class="preprocessor">#define EXTI_PR_PR8_Pos           (8U)</span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf15f6df00912ea82ed99154c1824543"> 2316</a></span><span class="preprocessor">#define EXTI_PR_PR8_Msk           (0x1UL &lt;&lt; EXTI_PR_PR8_Pos)                    </span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d"> 2317</a></span><span class="preprocessor">#define EXTI_PR_PR8               EXTI_PR_PR8_Msk                              </span></div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span><span class="preprocessor">#define EXTI_PR_PR9_Pos           (9U)</span></div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5c48dd0cba2bfc3f1cbae965d145019"> 2319</a></span><span class="preprocessor">#define EXTI_PR_PR9_Msk           (0x1UL &lt;&lt; EXTI_PR_PR9_Pos)                    </span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb"> 2320</a></span><span class="preprocessor">#define EXTI_PR_PR9               EXTI_PR_PR9_Msk                              </span></div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span><span class="preprocessor">#define EXTI_PR_PR10_Pos          (10U)</span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19900075592fba3fc4a6641c5a44a4b4"> 2322</a></span><span class="preprocessor">#define EXTI_PR_PR10_Msk          (0x1UL &lt;&lt; EXTI_PR_PR10_Pos)                   </span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108"> 2323</a></span><span class="preprocessor">#define EXTI_PR_PR10              EXTI_PR_PR10_Msk                             </span></div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span><span class="preprocessor">#define EXTI_PR_PR11_Pos          (11U)</span></div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80e7dba5b45bb3fa090607a33ea4b4b7"> 2325</a></span><span class="preprocessor">#define EXTI_PR_PR11_Msk          (0x1UL &lt;&lt; EXTI_PR_PR11_Pos)                   </span></div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b"> 2326</a></span><span class="preprocessor">#define EXTI_PR_PR11              EXTI_PR_PR11_Msk                             </span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"> 2327</span><span class="preprocessor">#define EXTI_PR_PR12_Pos          (12U)</span></div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a607029be3ca6159090afbf66b84d88"> 2328</a></span><span class="preprocessor">#define EXTI_PR_PR12_Msk          (0x1UL &lt;&lt; EXTI_PR_PR12_Pos)                   </span></div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c"> 2329</a></span><span class="preprocessor">#define EXTI_PR_PR12              EXTI_PR_PR12_Msk                             </span></div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"> 2330</span><span class="preprocessor">#define EXTI_PR_PR13_Pos          (13U)</span></div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46b3cd3e008be5d766a085378dbde61e"> 2331</a></span><span class="preprocessor">#define EXTI_PR_PR13_Msk          (0x1UL &lt;&lt; EXTI_PR_PR13_Pos)                   </span></div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4"> 2332</a></span><span class="preprocessor">#define EXTI_PR_PR13              EXTI_PR_PR13_Msk                             </span></div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"> 2333</span><span class="preprocessor">#define EXTI_PR_PR14_Pos          (14U)</span></div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga845983f32b8eccfafede2ece6a9371a1"> 2334</a></span><span class="preprocessor">#define EXTI_PR_PR14_Msk          (0x1UL &lt;&lt; EXTI_PR_PR14_Pos)                   </span></div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598"> 2335</a></span><span class="preprocessor">#define EXTI_PR_PR14              EXTI_PR_PR14_Msk                             </span></div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"> 2336</span><span class="preprocessor">#define EXTI_PR_PR15_Pos          (15U)</span></div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac665a7df31dbb829ee5e8c92b35d1e94"> 2337</a></span><span class="preprocessor">#define EXTI_PR_PR15_Msk          (0x1UL &lt;&lt; EXTI_PR_PR15_Pos)                   </span></div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41"> 2338</a></span><span class="preprocessor">#define EXTI_PR_PR15              EXTI_PR_PR15_Msk                             </span></div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"> 2339</span><span class="preprocessor">#define EXTI_PR_PR16_Pos          (16U)</span></div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1577079526c7f1959e2e0c6c3dd8a4e4"> 2340</a></span><span class="preprocessor">#define EXTI_PR_PR16_Msk          (0x1UL &lt;&lt; EXTI_PR_PR16_Pos)                   </span></div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba"> 2341</a></span><span class="preprocessor">#define EXTI_PR_PR16              EXTI_PR_PR16_Msk                             </span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"> 2342</span><span class="preprocessor">#define EXTI_PR_PR17_Pos          (17U)</span></div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60b0021b076cb2e50a546abdc74ff497"> 2343</a></span><span class="preprocessor">#define EXTI_PR_PR17_Msk          (0x1UL &lt;&lt; EXTI_PR_PR17_Pos)                   </span></div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f"> 2344</a></span><span class="preprocessor">#define EXTI_PR_PR17              EXTI_PR_PR17_Msk                             </span></div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"> 2345</span><span class="preprocessor">#define EXTI_PR_PR18_Pos          (18U)</span></div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09184330e3d3e7839d58dec6b07c284a"> 2346</a></span><span class="preprocessor">#define EXTI_PR_PR18_Msk          (0x1UL &lt;&lt; EXTI_PR_PR18_Pos)                   </span></div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga541810a93fbf4cdd9b39f2717f37240d"> 2347</a></span><span class="preprocessor">#define EXTI_PR_PR18              EXTI_PR_PR18_Msk                             </span></div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"> 2348</span><span class="preprocessor">#define EXTI_PR_PR19_Pos          (19U)</span></div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2b3167c29bb083e4c0e025846069a78"> 2349</a></span><span class="preprocessor">#define EXTI_PR_PR19_Msk          (0x1UL &lt;&lt; EXTI_PR_PR19_Pos)                   </span></div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41e43af631a30492e09e5fd5c50f47f5"> 2350</a></span><span class="preprocessor">#define EXTI_PR_PR19              EXTI_PR_PR19_Msk                             </span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span><span class="preprocessor">#define EXTI_PR_PR20_Pos          (20U)</span></div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac02bf4106a2d978a81fc825c808eace4"> 2352</a></span><span class="preprocessor">#define EXTI_PR_PR20_Msk          (0x1UL &lt;&lt; EXTI_PR_PR20_Pos)                   </span></div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39358e6261a245eba447dfc1a1842e32"> 2353</a></span><span class="preprocessor">#define EXTI_PR_PR20              EXTI_PR_PR20_Msk                             </span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"> 2354</span><span class="preprocessor">#define EXTI_PR_PR21_Pos          (21U)</span></div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe3b7c51abb06113eb6b53ca2c963fba"> 2355</a></span><span class="preprocessor">#define EXTI_PR_PR21_Msk          (0x1UL &lt;&lt; EXTI_PR_PR21_Pos)                   </span></div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac14b609a68b5c4cb4a20fb24e34954df"> 2356</a></span><span class="preprocessor">#define EXTI_PR_PR21              EXTI_PR_PR21_Msk                             </span></div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"> 2357</span><span class="preprocessor">#define EXTI_PR_PR22_Pos          (22U)</span></div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa13b7a89ed2d6deef9017757d311e52a"> 2358</a></span><span class="preprocessor">#define EXTI_PR_PR22_Msk          (0x1UL &lt;&lt; EXTI_PR_PR22_Pos)                   </span></div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8199f21c468deeb2685865c26770ac07"> 2359</a></span><span class="preprocessor">#define EXTI_PR_PR22              EXTI_PR_PR22_Msk                             </span></div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"> 2360</span><span class="preprocessor">#define EXTI_PR_PR23_Pos          (23U)</span></div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b2cb99d6839ee555c917dd7e34a9cb7"> 2361</a></span><span class="preprocessor">#define EXTI_PR_PR23_Msk          (0x1UL &lt;&lt; EXTI_PR_PR23_Pos)                   </span></div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b2845a72f30844d1b0e32e1ba843cc7"> 2362</a></span><span class="preprocessor">#define EXTI_PR_PR23              EXTI_PR_PR23_Msk                             </span></div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"> 2364</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"> 2365</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"> 2366</span><span class="comment">/*                                    FLASH                                   */</span></div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"> 2367</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"> 2368</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"> 2369</span><span class="comment">/*******************  Bits definition for FLASH_ACR register  *****************/</span></div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"> 2370</span><span class="preprocessor">#define FLASH_ACR_LATENCY_Pos          (0U)</span></div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdcd07c55bf5197e31d5ad9ab61747a3"> 2371</a></span><span class="preprocessor">#define FLASH_ACR_LATENCY_Msk          (0x7UL &lt;&lt; FLASH_ACR_LATENCY_Pos)         </span></div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"> 2372</span><span class="preprocessor">#define FLASH_ACR_LATENCY              FLASH_ACR_LATENCY_Msk</span></div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"> 2373</span><span class="preprocessor">#define FLASH_ACR_LATENCY_0WS          0x00000000U</span></div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"> 2374</span><span class="preprocessor">#define FLASH_ACR_LATENCY_1WS          0x00000001U</span></div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"> 2375</span><span class="preprocessor">#define FLASH_ACR_LATENCY_2WS          0x00000002U</span></div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"> 2376</span><span class="preprocessor">#define FLASH_ACR_LATENCY_3WS          0x00000003U</span></div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"> 2377</span><span class="preprocessor">#define FLASH_ACR_LATENCY_4WS          0x00000004U</span></div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span><span class="preprocessor">#define FLASH_ACR_LATENCY_5WS          0x00000005U</span></div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"> 2379</span><span class="preprocessor">#define FLASH_ACR_LATENCY_6WS          0x00000006U</span></div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"> 2380</span><span class="preprocessor">#define FLASH_ACR_LATENCY_7WS          0x00000007U</span></div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"> 2381</span> </div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"> 2382</span> </div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"> 2383</span><span class="preprocessor">#define FLASH_ACR_PRFTEN_Pos           (8U)</span></div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga727504c465ce30a499631159bc419179"> 2384</a></span><span class="preprocessor">#define FLASH_ACR_PRFTEN_Msk           (0x1UL &lt;&lt; FLASH_ACR_PRFTEN_Pos)          </span></div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"> 2385</span><span class="preprocessor">#define FLASH_ACR_PRFTEN               FLASH_ACR_PRFTEN_Msk</span></div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span><span class="preprocessor">#define FLASH_ACR_ICEN_Pos             (9U)</span></div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95b43999203bce2ccdea6eba1f9925b9"> 2387</a></span><span class="preprocessor">#define FLASH_ACR_ICEN_Msk             (0x1UL &lt;&lt; FLASH_ACR_ICEN_Pos)            </span></div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span><span class="preprocessor">#define FLASH_ACR_ICEN                 FLASH_ACR_ICEN_Msk</span></div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span><span class="preprocessor">#define FLASH_ACR_DCEN_Pos             (10U)</span></div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4d8386ca0c38a2a5546714a068e63d5"> 2390</a></span><span class="preprocessor">#define FLASH_ACR_DCEN_Msk             (0x1UL &lt;&lt; FLASH_ACR_DCEN_Pos)            </span></div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"> 2391</span><span class="preprocessor">#define FLASH_ACR_DCEN                 FLASH_ACR_DCEN_Msk</span></div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"> 2392</span><span class="preprocessor">#define FLASH_ACR_ICRST_Pos            (11U)</span></div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga009d7ec202f2ec4e6322d6051731dcea"> 2393</a></span><span class="preprocessor">#define FLASH_ACR_ICRST_Msk            (0x1UL &lt;&lt; FLASH_ACR_ICRST_Pos)           </span></div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"> 2394</span><span class="preprocessor">#define FLASH_ACR_ICRST                FLASH_ACR_ICRST_Msk</span></div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"> 2395</span><span class="preprocessor">#define FLASH_ACR_DCRST_Pos            (12U)</span></div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab292276bf617270acde9e91828cbaede"> 2396</a></span><span class="preprocessor">#define FLASH_ACR_DCRST_Msk            (0x1UL &lt;&lt; FLASH_ACR_DCRST_Pos)           </span></div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"> 2397</span><span class="preprocessor">#define FLASH_ACR_DCRST                FLASH_ACR_DCRST_Msk</span></div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"> 2398</span><span class="preprocessor">#define FLASH_ACR_BYTE0_ADDRESS_Pos    (10U)</span></div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e53f8ca7c06552c5383884a01908a58"> 2399</a></span><span class="preprocessor">#define FLASH_ACR_BYTE0_ADDRESS_Msk    (0x10008FUL &lt;&lt; FLASH_ACR_BYTE0_ADDRESS_Pos) </span></div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"> 2400</span><span class="preprocessor">#define FLASH_ACR_BYTE0_ADDRESS        FLASH_ACR_BYTE0_ADDRESS_Msk</span></div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"> 2401</span><span class="preprocessor">#define FLASH_ACR_BYTE2_ADDRESS_Pos    (0U)</span></div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bb60f05f974d5fa62cea9de4dc907d1"> 2402</a></span><span class="preprocessor">#define FLASH_ACR_BYTE2_ADDRESS_Msk    (0x40023C03UL &lt;&lt; FLASH_ACR_BYTE2_ADDRESS_Pos) </span></div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"> 2403</span><span class="preprocessor">#define FLASH_ACR_BYTE2_ADDRESS        FLASH_ACR_BYTE2_ADDRESS_Msk</span></div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span> </div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"> 2405</span><span class="comment">/*******************  Bits definition for FLASH_SR register  ******************/</span></div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"> 2406</span><span class="preprocessor">#define FLASH_SR_EOP_Pos               (0U)</span></div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga386f68b5d2c3622b29811577932360ed"> 2407</a></span><span class="preprocessor">#define FLASH_SR_EOP_Msk               (0x1UL &lt;&lt; FLASH_SR_EOP_Pos)              </span></div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"> 2408</span><span class="preprocessor">#define FLASH_SR_EOP                   FLASH_SR_EOP_Msk</span></div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"> 2409</span><span class="preprocessor">#define FLASH_SR_SOP_Pos               (1U)</span></div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd0272b01aaf5f6f7d69cd5906f3d755"> 2410</a></span><span class="preprocessor">#define FLASH_SR_SOP_Msk               (0x1UL &lt;&lt; FLASH_SR_SOP_Pos)              </span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"> 2411</span><span class="preprocessor">#define FLASH_SR_SOP                   FLASH_SR_SOP_Msk</span></div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"> 2412</span><span class="preprocessor">#define FLASH_SR_WRPERR_Pos            (4U)</span></div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65a2ec1cfe4fece014bacf2c1332e659"> 2413</a></span><span class="preprocessor">#define FLASH_SR_WRPERR_Msk            (0x1UL &lt;&lt; FLASH_SR_WRPERR_Pos)           </span></div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"> 2414</span><span class="preprocessor">#define FLASH_SR_WRPERR                FLASH_SR_WRPERR_Msk</span></div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"> 2415</span><span class="preprocessor">#define FLASH_SR_PGAERR_Pos            (5U)</span></div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga433ad5d791f6ffcb202165a0131d00de"> 2416</a></span><span class="preprocessor">#define FLASH_SR_PGAERR_Msk            (0x1UL &lt;&lt; FLASH_SR_PGAERR_Pos)           </span></div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"> 2417</span><span class="preprocessor">#define FLASH_SR_PGAERR                FLASH_SR_PGAERR_Msk</span></div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"> 2418</span><span class="preprocessor">#define FLASH_SR_PGPERR_Pos            (6U)</span></div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6caf6ab98ec1dd59205297dcf582c945"> 2419</a></span><span class="preprocessor">#define FLASH_SR_PGPERR_Msk            (0x1UL &lt;&lt; FLASH_SR_PGPERR_Pos)           </span></div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"> 2420</span><span class="preprocessor">#define FLASH_SR_PGPERR                FLASH_SR_PGPERR_Msk</span></div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"> 2421</span><span class="preprocessor">#define FLASH_SR_PGSERR_Pos            (7U)</span></div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf315476e1c4d69765908a72e0d1946be"> 2422</a></span><span class="preprocessor">#define FLASH_SR_PGSERR_Msk            (0x1UL &lt;&lt; FLASH_SR_PGSERR_Pos)           </span></div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"> 2423</span><span class="preprocessor">#define FLASH_SR_PGSERR                FLASH_SR_PGSERR_Msk</span></div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"> 2424</span><span class="preprocessor">#define FLASH_SR_RDERR_Pos            (8U)</span></div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6d0e0debbd78e7ce2553cea4f904fd8"> 2425</a></span><span class="preprocessor">#define FLASH_SR_RDERR_Msk            (0x1UL &lt;&lt; FLASH_SR_RDERR_Pos)             </span></div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"> 2426</span><span class="preprocessor">#define FLASH_SR_RDERR                FLASH_SR_RDERR_Msk</span></div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"> 2427</span><span class="preprocessor">#define FLASH_SR_BSY_Pos               (16U)</span></div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3564806c8fbd6e0b6ddde539c3e37045"> 2428</a></span><span class="preprocessor">#define FLASH_SR_BSY_Msk               (0x1UL &lt;&lt; FLASH_SR_BSY_Pos)              </span></div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"> 2429</span><span class="preprocessor">#define FLASH_SR_BSY                   FLASH_SR_BSY_Msk</span></div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"> 2430</span> </div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"> 2431</span><span class="comment">/*******************  Bits definition for FLASH_CR register  ******************/</span></div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"> 2432</span><span class="preprocessor">#define FLASH_CR_PG_Pos                (0U)</span></div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc468bdb6b58e9db0f91752dea96b1a"> 2433</a></span><span class="preprocessor">#define FLASH_CR_PG_Msk                (0x1UL &lt;&lt; FLASH_CR_PG_Pos)               </span></div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"> 2434</span><span class="preprocessor">#define FLASH_CR_PG                    FLASH_CR_PG_Msk</span></div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"> 2435</span><span class="preprocessor">#define FLASH_CR_SER_Pos               (1U)</span></div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6479f79813e55ff738208840dd3abfeb"> 2436</a></span><span class="preprocessor">#define FLASH_CR_SER_Msk               (0x1UL &lt;&lt; FLASH_CR_SER_Pos)              </span></div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"> 2437</span><span class="preprocessor">#define FLASH_CR_SER                   FLASH_CR_SER_Msk</span></div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"> 2438</span><span class="preprocessor">#define FLASH_CR_MER_Pos               (2U)</span></div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1b8b67a6173c11f950347f09e63888"> 2439</a></span><span class="preprocessor">#define FLASH_CR_MER_Msk               (0x1UL &lt;&lt; FLASH_CR_MER_Pos)              </span></div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"> 2440</span><span class="preprocessor">#define FLASH_CR_MER                   FLASH_CR_MER_Msk</span></div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span><span class="preprocessor">#define FLASH_CR_SNB_Pos               (3U)</span></div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67d162f1700e851ee1f94a541f761c7d"> 2442</a></span><span class="preprocessor">#define FLASH_CR_SNB_Msk               (0x1FUL &lt;&lt; FLASH_CR_SNB_Pos)             </span></div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"> 2443</span><span class="preprocessor">#define FLASH_CR_SNB                   FLASH_CR_SNB_Msk</span></div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9937f2386c7127f9855f68e2ec121448"> 2444</a></span><span class="preprocessor">#define FLASH_CR_SNB_0                 (0x01UL &lt;&lt; FLASH_CR_SNB_Pos)             </span></div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa70c4abfe231ffeab3f34a97c171427b"> 2445</a></span><span class="preprocessor">#define FLASH_CR_SNB_1                 (0x02UL &lt;&lt; FLASH_CR_SNB_Pos)             </span></div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23c44361d3aaf062fc6b288b1d44b988"> 2446</a></span><span class="preprocessor">#define FLASH_CR_SNB_2                 (0x04UL &lt;&lt; FLASH_CR_SNB_Pos)             </span></div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga417708b5b7aabfe219fb671f2955af31"> 2447</a></span><span class="preprocessor">#define FLASH_CR_SNB_3                 (0x08UL &lt;&lt; FLASH_CR_SNB_Pos)             </span></div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga734972442e2704a86bfb69c5707b33a1"> 2448</a></span><span class="preprocessor">#define FLASH_CR_SNB_4                 (0x10UL &lt;&lt; FLASH_CR_SNB_Pos)             </span></div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"> 2449</span><span class="preprocessor">#define FLASH_CR_PSIZE_Pos             (8U)</span></div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f6b8486e155b78a7617fe046bade831"> 2450</a></span><span class="preprocessor">#define FLASH_CR_PSIZE_Msk             (0x3UL &lt;&lt; FLASH_CR_PSIZE_Pos)            </span></div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span><span class="preprocessor">#define FLASH_CR_PSIZE                 FLASH_CR_PSIZE_Msk</span></div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadbc673f47f1ed33ca4144e9eee91ad6"> 2452</a></span><span class="preprocessor">#define FLASH_CR_PSIZE_0               (0x1UL &lt;&lt; FLASH_CR_PSIZE_Pos)            </span></div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga196dca8b265486bf05782e6bbe81d854"> 2453</a></span><span class="preprocessor">#define FLASH_CR_PSIZE_1               (0x2UL &lt;&lt; FLASH_CR_PSIZE_Pos)            </span></div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"> 2454</span><span class="preprocessor">#define FLASH_CR_STRT_Pos              (16U)</span></div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ce773f84ec7782c408a8d9cef09f496"> 2455</a></span><span class="preprocessor">#define FLASH_CR_STRT_Msk              (0x1UL &lt;&lt; FLASH_CR_STRT_Pos)             </span></div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"> 2456</span><span class="preprocessor">#define FLASH_CR_STRT                  FLASH_CR_STRT_Msk</span></div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"> 2457</span><span class="preprocessor">#define FLASH_CR_EOPIE_Pos             (24U)</span></div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0866e1ddcbf0e7a895ca9a4794db4bd"> 2458</a></span><span class="preprocessor">#define FLASH_CR_EOPIE_Msk             (0x1UL &lt;&lt; FLASH_CR_EOPIE_Pos)            </span></div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"> 2459</span><span class="preprocessor">#define FLASH_CR_EOPIE                 FLASH_CR_EOPIE_Msk</span></div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"> 2460</span><span class="preprocessor">#define FLASH_CR_ERRIE_Pos             (25U)</span></div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"> 2461</span><span class="preprocessor">#define FLASH_CR_ERRIE_Msk             (0x1UL &lt;&lt; FLASH_CR_ERRIE_Pos)</span></div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"> 2462</span><span class="preprocessor">#define FLASH_CR_ERRIE                 FLASH_CR_ERRIE_Msk</span></div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"> 2463</span><span class="preprocessor">#define FLASH_CR_LOCK_Pos              (31U)</span></div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7954a2bc4dd25495e8c164454817a966"> 2464</a></span><span class="preprocessor">#define FLASH_CR_LOCK_Msk              (0x1UL &lt;&lt; FLASH_CR_LOCK_Pos)             </span></div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"> 2465</span><span class="preprocessor">#define FLASH_CR_LOCK                  FLASH_CR_LOCK_Msk</span></div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"> 2466</span> </div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span><span class="comment">/*******************  Bits definition for FLASH_OPTCR register  ***************/</span></div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"> 2468</span><span class="preprocessor">#define FLASH_OPTCR_OPTLOCK_Pos        (0U)</span></div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4fb506626a51c8b29c864573f6c2835"> 2469</a></span><span class="preprocessor">#define FLASH_OPTCR_OPTLOCK_Msk        (0x1UL &lt;&lt; FLASH_OPTCR_OPTLOCK_Pos)       </span></div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"> 2470</span><span class="preprocessor">#define FLASH_OPTCR_OPTLOCK            FLASH_OPTCR_OPTLOCK_Msk</span></div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"> 2471</span><span class="preprocessor">#define FLASH_OPTCR_OPTSTRT_Pos        (1U)</span></div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf93699ed3b5dc9bb83833f2bf1610b11"> 2472</a></span><span class="preprocessor">#define FLASH_OPTCR_OPTSTRT_Msk        (0x1UL &lt;&lt; FLASH_OPTCR_OPTSTRT_Pos)       </span></div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"> 2473</span><span class="preprocessor">#define FLASH_OPTCR_OPTSTRT            FLASH_OPTCR_OPTSTRT_Msk</span></div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"> 2474</span> </div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"> 2475</span><span class="preprocessor">#define FLASH_OPTCR_BOR_LEV_0          0x00000004U</span></div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"> 2476</span><span class="preprocessor">#define FLASH_OPTCR_BOR_LEV_1          0x00000008U</span></div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"> 2477</span><span class="preprocessor">#define FLASH_OPTCR_BOR_LEV_Pos        (2U)</span></div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bbb4145b4e60c9aba5a41b52ca7de42"> 2478</a></span><span class="preprocessor">#define FLASH_OPTCR_BOR_LEV_Msk        (0x3UL &lt;&lt; FLASH_OPTCR_BOR_LEV_Pos)       </span></div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"> 2479</span><span class="preprocessor">#define FLASH_OPTCR_BOR_LEV            FLASH_OPTCR_BOR_LEV_Msk</span></div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"> 2480</span><span class="preprocessor">#define FLASH_OPTCR_WDG_SW_Pos         (5U)</span></div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a820fdb171a46fddcc020aa769a7b87"> 2481</a></span><span class="preprocessor">#define FLASH_OPTCR_WDG_SW_Msk         (0x1UL &lt;&lt; FLASH_OPTCR_WDG_SW_Pos)        </span></div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"> 2482</span><span class="preprocessor">#define FLASH_OPTCR_WDG_SW             FLASH_OPTCR_WDG_SW_Msk</span></div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"> 2483</span><span class="preprocessor">#define FLASH_OPTCR_nRST_STOP_Pos      (6U)</span></div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203b0fae4100b7cb942d38ab22459793"> 2484</a></span><span class="preprocessor">#define FLASH_OPTCR_nRST_STOP_Msk      (0x1UL &lt;&lt; FLASH_OPTCR_nRST_STOP_Pos)     </span></div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"> 2485</span><span class="preprocessor">#define FLASH_OPTCR_nRST_STOP          FLASH_OPTCR_nRST_STOP_Msk</span></div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"> 2486</span><span class="preprocessor">#define FLASH_OPTCR_nRST_STDBY_Pos     (7U)</span></div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02c3e4e48e88b93407109e671e8aaf0e"> 2487</a></span><span class="preprocessor">#define FLASH_OPTCR_nRST_STDBY_Msk     (0x1UL &lt;&lt; FLASH_OPTCR_nRST_STDBY_Pos)    </span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span><span class="preprocessor">#define FLASH_OPTCR_nRST_STDBY         FLASH_OPTCR_nRST_STDBY_Msk</span></div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"> 2489</span><span class="preprocessor">#define FLASH_OPTCR_RDP_Pos            (8U)</span></div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bc4c590daea652ce57f3a44a6a67d84"> 2490</a></span><span class="preprocessor">#define FLASH_OPTCR_RDP_Msk            (0xFFUL &lt;&lt; FLASH_OPTCR_RDP_Pos)          </span></div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"> 2491</span><span class="preprocessor">#define FLASH_OPTCR_RDP                FLASH_OPTCR_RDP_Msk</span></div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd79ca0fb8dd121074f40b83b2313d12"> 2492</a></span><span class="preprocessor">#define FLASH_OPTCR_RDP_0              (0x01UL &lt;&lt; FLASH_OPTCR_RDP_Pos)          </span></div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga935fe4b6ea955b3dc26110f19e894e60"> 2493</a></span><span class="preprocessor">#define FLASH_OPTCR_RDP_1              (0x02UL &lt;&lt; FLASH_OPTCR_RDP_Pos)          </span></div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02ba844244e374fe8105a7cad59ad523"> 2494</a></span><span class="preprocessor">#define FLASH_OPTCR_RDP_2              (0x04UL &lt;&lt; FLASH_OPTCR_RDP_Pos)          </span></div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga844d4d62b7de476c90dd5f971f5e9041"> 2495</a></span><span class="preprocessor">#define FLASH_OPTCR_RDP_3              (0x08UL &lt;&lt; FLASH_OPTCR_RDP_Pos)          </span></div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73bffe5ebb8d12020ebf3f2875f4a709"> 2496</a></span><span class="preprocessor">#define FLASH_OPTCR_RDP_4              (0x10UL &lt;&lt; FLASH_OPTCR_RDP_Pos)          </span></div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67fef54b7b6c44afcc50e4f20ba461fd"> 2497</a></span><span class="preprocessor">#define FLASH_OPTCR_RDP_5              (0x20UL &lt;&lt; FLASH_OPTCR_RDP_Pos)          </span></div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18946cdea0f463f1e5386f42986f7e67"> 2498</a></span><span class="preprocessor">#define FLASH_OPTCR_RDP_6              (0x40UL &lt;&lt; FLASH_OPTCR_RDP_Pos)          </span></div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad00a8584a84d18d76e147e4873740b4d"> 2499</a></span><span class="preprocessor">#define FLASH_OPTCR_RDP_7              (0x80UL &lt;&lt; FLASH_OPTCR_RDP_Pos)          </span></div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"> 2500</span><span class="preprocessor">#define FLASH_OPTCR_nWRP_Pos           (16U)</span></div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae33aa677769879cad328db0ee92829df"> 2501</a></span><span class="preprocessor">#define FLASH_OPTCR_nWRP_Msk           (0xFFFUL &lt;&lt; FLASH_OPTCR_nWRP_Pos)        </span></div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"> 2502</span><span class="preprocessor">#define FLASH_OPTCR_nWRP               FLASH_OPTCR_nWRP_Msk</span></div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"> 2503</span><span class="preprocessor">#define FLASH_OPTCR_nWRP_0             0x00010000U</span></div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"> 2504</span><span class="preprocessor">#define FLASH_OPTCR_nWRP_1             0x00020000U</span></div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"> 2505</span><span class="preprocessor">#define FLASH_OPTCR_nWRP_2             0x00040000U</span></div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"> 2506</span><span class="preprocessor">#define FLASH_OPTCR_nWRP_3             0x00080000U</span></div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"> 2507</span><span class="preprocessor">#define FLASH_OPTCR_nWRP_4             0x00100000U</span></div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"> 2508</span><span class="preprocessor">#define FLASH_OPTCR_nWRP_5             0x00200000U</span></div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"> 2509</span><span class="preprocessor">#define FLASH_OPTCR_nWRP_6             0x00400000U</span></div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"> 2510</span><span class="preprocessor">#define FLASH_OPTCR_nWRP_7             0x00800000U</span></div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span><span class="preprocessor">#define FLASH_OPTCR_nWRP_8             0x01000000U</span></div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"> 2512</span><span class="preprocessor">#define FLASH_OPTCR_nWRP_9             0x02000000U</span></div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"> 2513</span><span class="preprocessor">#define FLASH_OPTCR_nWRP_10            0x04000000U</span></div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"> 2514</span><span class="preprocessor">#define FLASH_OPTCR_nWRP_11            0x08000000U</span></div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"> 2515</span> </div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"> 2516</span><span class="comment">/******************  Bits definition for FLASH_OPTCR1 register  ***************/</span></div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"> 2517</span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_Pos          (16U)</span></div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga584b3c849783bc64b9fde5f4f15090b6"> 2518</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_Msk          (0xFFFUL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"> 2519</span><span class="preprocessor">#define FLASH_OPTCR1_nWRP              FLASH_OPTCR1_nWRP_Msk</span></div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8704f7d9b4f2ed666a36fd524200393"> 2520</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_0            (0x001UL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dbe2ea161a6b8f8f9410097b56e7f37"> 2521</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_1            (0x002UL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95055e7aee08960157182164896ab53e"> 2522</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_2            (0x004UL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga215ec5e70d6f8e9bcfc23e808720b7b5"> 2523</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_3            (0x008UL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga552186f19bc88ebbceb4b20fd17fa15c"> 2524</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_4            (0x010UL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4370733a7b56759492f1af72272d086"> 2525</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_5            (0x020UL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeecb61b8efdc36c40fce01e4cd1d5907"> 2526</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_6            (0x040UL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e3446bcd7be06c230bc6cbceadae5cf"> 2527</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_7            (0x080UL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97aac6b31d856505401e3bef486df10f"> 2528</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_8            (0x100UL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ab067bd8ab9645c93e6acf3b839dd8d"> 2529</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_9            (0x200UL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf08f9db2b0ca30861faac54b6df672e"> 2530</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_10           (0x400UL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga244656eb3ca465d38aba14e92f8c5870"> 2531</a></span><span class="preprocessor">#define FLASH_OPTCR1_nWRP_11           (0x800UL &lt;&lt; FLASH_OPTCR1_nWRP_Pos)       </span></div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"> 2533</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"> 2534</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"> 2535</span><span class="comment">/*                            General Purpose I/O                             */</span></div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"> 2536</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"> 2537</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"> 2538</span><span class="comment">/******************  Bits definition for GPIO_MODER register  *****************/</span></div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"> 2539</span><span class="preprocessor">#define GPIO_MODER_MODER0_Pos            (0U)</span></div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44c7a73f891cc60cb11c8dc122fde9bd"> 2540</a></span><span class="preprocessor">#define GPIO_MODER_MODER0_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER0_Pos)       </span></div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"> 2541</span><span class="preprocessor">#define GPIO_MODER_MODER0                GPIO_MODER_MODER0_Msk</span></div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9547fc54057db093f9ee4b846fcc4723"> 2542</a></span><span class="preprocessor">#define GPIO_MODER_MODER0_0              (0x1UL &lt;&lt; GPIO_MODER_MODER0_Pos)       </span></div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e77a3bc750fe2ea8e06da301c65d6ef"> 2543</a></span><span class="preprocessor">#define GPIO_MODER_MODER0_1              (0x2UL &lt;&lt; GPIO_MODER_MODER0_Pos)       </span></div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"> 2544</span><span class="preprocessor">#define GPIO_MODER_MODER1_Pos            (2U)</span></div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b96dc64bbedb58b5a6fdcc3c97eab1d"> 2545</a></span><span class="preprocessor">#define GPIO_MODER_MODER1_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER1_Pos)       </span></div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"> 2546</span><span class="preprocessor">#define GPIO_MODER_MODER1                GPIO_MODER_MODER1_Msk</span></div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d85123ad7c77e052b542f2df47a1371"> 2547</a></span><span class="preprocessor">#define GPIO_MODER_MODER1_0              (0x1UL &lt;&lt; GPIO_MODER_MODER1_Pos)       </span></div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9f16759689b9ac61d9c68842ac49746"> 2548</a></span><span class="preprocessor">#define GPIO_MODER_MODER1_1              (0x2UL &lt;&lt; GPIO_MODER_MODER1_Pos)       </span></div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"> 2549</span><span class="preprocessor">#define GPIO_MODER_MODER2_Pos            (4U)</span></div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6c01a65d00f6b648984e34f71ce0b83"> 2550</a></span><span class="preprocessor">#define GPIO_MODER_MODER2_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER2_Pos)       </span></div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"> 2551</span><span class="preprocessor">#define GPIO_MODER_MODER2                GPIO_MODER_MODER2_Msk</span></div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06e9f9713b7a822784cd2c0fa79dcff0"> 2552</a></span><span class="preprocessor">#define GPIO_MODER_MODER2_0              (0x1UL &lt;&lt; GPIO_MODER_MODER2_Pos)       </span></div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97f7959265384b2621288c8340990665"> 2553</a></span><span class="preprocessor">#define GPIO_MODER_MODER2_1              (0x2UL &lt;&lt; GPIO_MODER_MODER2_Pos)       </span></div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"> 2554</span><span class="preprocessor">#define GPIO_MODER_MODER3_Pos            (6U)</span></div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga053851b8f1df3d358a7b07fe8f720a25"> 2555</a></span><span class="preprocessor">#define GPIO_MODER_MODER3_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER3_Pos)       </span></div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"> 2556</span><span class="preprocessor">#define GPIO_MODER_MODER3                GPIO_MODER_MODER3_Msk</span></div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aeeac804c07e25aeff31bebf3a639f6"> 2557</a></span><span class="preprocessor">#define GPIO_MODER_MODER3_0              (0x1UL &lt;&lt; GPIO_MODER_MODER3_Pos)       </span></div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc09e4958f306ddcb6107942504b45e0"> 2558</a></span><span class="preprocessor">#define GPIO_MODER_MODER3_1              (0x2UL &lt;&lt; GPIO_MODER_MODER3_Pos)       </span></div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"> 2559</span><span class="preprocessor">#define GPIO_MODER_MODER4_Pos            (8U)</span></div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0678135cc7fb1e00fe0de880d822fde5"> 2560</a></span><span class="preprocessor">#define GPIO_MODER_MODER4_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER4_Pos)       </span></div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"> 2561</span><span class="preprocessor">#define GPIO_MODER_MODER4                GPIO_MODER_MODER4_Msk</span></div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67276f1aa615d1af388fef7232483795"> 2562</a></span><span class="preprocessor">#define GPIO_MODER_MODER4_0              (0x1UL &lt;&lt; GPIO_MODER_MODER4_Pos)       </span></div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5203150980865199911d58af22f49567"> 2563</a></span><span class="preprocessor">#define GPIO_MODER_MODER4_1              (0x2UL &lt;&lt; GPIO_MODER_MODER4_Pos)       </span></div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"> 2564</span><span class="preprocessor">#define GPIO_MODER_MODER5_Pos            (10U)</span></div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f1827fce38f560f895e4486f1aacaac"> 2565</a></span><span class="preprocessor">#define GPIO_MODER_MODER5_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER5_Pos)       </span></div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"> 2566</span><span class="preprocessor">#define GPIO_MODER_MODER5                GPIO_MODER_MODER5_Msk</span></div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62665be9bddb711eedf99c85e37bb5ad"> 2567</a></span><span class="preprocessor">#define GPIO_MODER_MODER5_0              (0x1UL &lt;&lt; GPIO_MODER_MODER5_Pos)       </span></div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5096355e22b25bd4e6324399d5764630"> 2568</a></span><span class="preprocessor">#define GPIO_MODER_MODER5_1              (0x2UL &lt;&lt; GPIO_MODER_MODER5_Pos)       </span></div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"> 2569</span><span class="preprocessor">#define GPIO_MODER_MODER6_Pos            (12U)</span></div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a6d2a5dbd3f6f8447e0082c0e8d6ab"> 2570</a></span><span class="preprocessor">#define GPIO_MODER_MODER6_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER6_Pos)       </span></div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"> 2571</span><span class="preprocessor">#define GPIO_MODER_MODER6                GPIO_MODER_MODER6_Msk</span></div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf45f41af21a000ab66da5b99b998deb3"> 2572</a></span><span class="preprocessor">#define GPIO_MODER_MODER6_0              (0x1UL &lt;&lt; GPIO_MODER_MODER6_Pos)       </span></div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41dfd1f39fe849fe3707ebf2ac0d8371"> 2573</a></span><span class="preprocessor">#define GPIO_MODER_MODER6_1              (0x2UL &lt;&lt; GPIO_MODER_MODER6_Pos)       </span></div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"> 2574</span><span class="preprocessor">#define GPIO_MODER_MODER7_Pos            (14U)</span></div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae685da5b1c5c085e69be64ecf0b65ec5"> 2575</a></span><span class="preprocessor">#define GPIO_MODER_MODER7_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER7_Pos)       </span></div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"> 2576</span><span class="preprocessor">#define GPIO_MODER_MODER7                GPIO_MODER_MODER7_Msk</span></div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga585ab6cb29e3763ab8c1e997c55f2b43"> 2577</a></span><span class="preprocessor">#define GPIO_MODER_MODER7_0              (0x1UL &lt;&lt; GPIO_MODER_MODER7_Pos)       </span></div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b5cca014fc55f64cdbbb42ea0515e05"> 2578</a></span><span class="preprocessor">#define GPIO_MODER_MODER7_1              (0x2UL &lt;&lt; GPIO_MODER_MODER7_Pos)       </span></div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"> 2579</span><span class="preprocessor">#define GPIO_MODER_MODER8_Pos            (16U)</span></div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaddfeb2d4f139bd00fdcd2ce538f2087"> 2580</a></span><span class="preprocessor">#define GPIO_MODER_MODER8_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER8_Pos)       </span></div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"> 2581</span><span class="preprocessor">#define GPIO_MODER_MODER8                GPIO_MODER_MODER8_Msk</span></div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cdb8e55aa223af568ae12d316a22f8d"> 2582</a></span><span class="preprocessor">#define GPIO_MODER_MODER8_0              (0x1UL &lt;&lt; GPIO_MODER_MODER8_Pos)       </span></div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0729411ccd74a91cdd0f23adada25782"> 2583</a></span><span class="preprocessor">#define GPIO_MODER_MODER8_1              (0x2UL &lt;&lt; GPIO_MODER_MODER8_Pos)       </span></div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"> 2584</span><span class="preprocessor">#define GPIO_MODER_MODER9_Pos            (18U)</span></div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdcb7c58d623c51ababeb5917430132b"> 2585</a></span><span class="preprocessor">#define GPIO_MODER_MODER9_Msk            (0x3UL &lt;&lt; GPIO_MODER_MODER9_Pos)       </span></div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"> 2586</span><span class="preprocessor">#define GPIO_MODER_MODER9                GPIO_MODER_MODER9_Msk</span></div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea7c7ec787b1ee1ae7e0b4da216eb418"> 2587</a></span><span class="preprocessor">#define GPIO_MODER_MODER9_0              (0x1UL &lt;&lt; GPIO_MODER_MODER9_Pos)       </span></div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5cd33689071b7af70ece64a371645df"> 2588</a></span><span class="preprocessor">#define GPIO_MODER_MODER9_1              (0x2UL &lt;&lt; GPIO_MODER_MODER9_Pos)       </span></div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"> 2589</span><span class="preprocessor">#define GPIO_MODER_MODER10_Pos           (20U)</span></div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9af602f158627d6d61a2fcf7149a6178"> 2590</a></span><span class="preprocessor">#define GPIO_MODER_MODER10_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODER10_Pos)      </span></div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span><span class="preprocessor">#define GPIO_MODER_MODER10               GPIO_MODER_MODER10_Msk</span></div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f4d2b18e57e7b2f600e4f5d9b17bd95"> 2592</a></span><span class="preprocessor">#define GPIO_MODER_MODER10_0             (0x1UL &lt;&lt; GPIO_MODER_MODER10_Pos)      </span></div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dcae08e0f7afc002658a4ef4a764dc4"> 2593</a></span><span class="preprocessor">#define GPIO_MODER_MODER10_1             (0x2UL &lt;&lt; GPIO_MODER_MODER10_Pos)      </span></div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"> 2594</span><span class="preprocessor">#define GPIO_MODER_MODER11_Pos           (22U)</span></div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82a8fa719e9f98d2a7b4fd00ad41927d"> 2595</a></span><span class="preprocessor">#define GPIO_MODER_MODER11_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODER11_Pos)      </span></div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"> 2596</span><span class="preprocessor">#define GPIO_MODER_MODER11               GPIO_MODER_MODER11_Msk</span></div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4082cd576f50cd2687e45557b70d458"> 2597</a></span><span class="preprocessor">#define GPIO_MODER_MODER11_0             (0x1UL &lt;&lt; GPIO_MODER_MODER11_Pos)      </span></div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b2f611ae75f3441bad03866550f6263"> 2598</a></span><span class="preprocessor">#define GPIO_MODER_MODER11_1             (0x2UL &lt;&lt; GPIO_MODER_MODER11_Pos)      </span></div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"> 2599</span><span class="preprocessor">#define GPIO_MODER_MODER12_Pos           (24U)</span></div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd6d6390219a23c8420cc152901ca9bd"> 2600</a></span><span class="preprocessor">#define GPIO_MODER_MODER12_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODER12_Pos)      </span></div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"> 2601</span><span class="preprocessor">#define GPIO_MODER_MODER12               GPIO_MODER_MODER12_Msk</span></div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa89cd8ed328ed0116cbf51810fcd8788"> 2602</a></span><span class="preprocessor">#define GPIO_MODER_MODER12_0             (0x1UL &lt;&lt; GPIO_MODER_MODER12_Pos)      </span></div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74f91bdd676e477e4c19d30d3ea5c4c8"> 2603</a></span><span class="preprocessor">#define GPIO_MODER_MODER12_1             (0x2UL &lt;&lt; GPIO_MODER_MODER12_Pos)      </span></div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"> 2604</span><span class="preprocessor">#define GPIO_MODER_MODER13_Pos           (26U)</span></div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ae7344fb7e360c013ae484a7b3ce06e"> 2605</a></span><span class="preprocessor">#define GPIO_MODER_MODER13_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODER13_Pos)      </span></div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"> 2606</span><span class="preprocessor">#define GPIO_MODER_MODER13               GPIO_MODER_MODER13_Msk</span></div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc01e2e6cf45e8ec27d3a66ff36c2cfa"> 2607</a></span><span class="preprocessor">#define GPIO_MODER_MODER13_0             (0x1UL &lt;&lt; GPIO_MODER_MODER13_Pos)      </span></div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71a30088f5475ae8774404ae7d41872e"> 2608</a></span><span class="preprocessor">#define GPIO_MODER_MODER13_1             (0x2UL &lt;&lt; GPIO_MODER_MODER13_Pos)      </span></div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"> 2609</span><span class="preprocessor">#define GPIO_MODER_MODER14_Pos           (28U)</span></div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fd4d1526a36e0838bc8c9bab621aba0"> 2610</a></span><span class="preprocessor">#define GPIO_MODER_MODER14_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODER14_Pos)      </span></div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"> 2611</span><span class="preprocessor">#define GPIO_MODER_MODER14               GPIO_MODER_MODER14_Msk</span></div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad295063c22bd981239bc1b26f2e7f9c0"> 2612</a></span><span class="preprocessor">#define GPIO_MODER_MODER14_0             (0x1UL &lt;&lt; GPIO_MODER_MODER14_Pos)      </span></div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ff3a914796db9625d86996b6f6f5288"> 2613</a></span><span class="preprocessor">#define GPIO_MODER_MODER14_1             (0x2UL &lt;&lt; GPIO_MODER_MODER14_Pos)      </span></div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"> 2614</span><span class="preprocessor">#define GPIO_MODER_MODER15_Pos           (30U)</span></div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97ba0885b9dda0bec8202305bf9cf0ad"> 2615</a></span><span class="preprocessor">#define GPIO_MODER_MODER15_Msk           (0x3UL &lt;&lt; GPIO_MODER_MODER15_Pos)      </span></div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"> 2616</span><span class="preprocessor">#define GPIO_MODER_MODER15               GPIO_MODER_MODER15_Msk</span></div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c4b7f270eb99d851b84b9917fe49564"> 2617</a></span><span class="preprocessor">#define GPIO_MODER_MODER15_0             (0x1UL &lt;&lt; GPIO_MODER_MODER15_Pos)      </span></div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9297c041f5f74aec73e6f4dd89ad819c"> 2618</a></span><span class="preprocessor">#define GPIO_MODER_MODER15_1             (0x2UL &lt;&lt; GPIO_MODER_MODER15_Pos)      </span></div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"> 2620</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"> 2621</span><span class="preprocessor">#define GPIO_MODER_MODE0_Pos             GPIO_MODER_MODER0_Pos</span></div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"> 2622</span><span class="preprocessor">#define GPIO_MODER_MODE0_Msk             GPIO_MODER_MODER0_Msk</span></div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"> 2623</span><span class="preprocessor">#define GPIO_MODER_MODE0                 GPIO_MODER_MODER0</span></div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"> 2624</span><span class="preprocessor">#define GPIO_MODER_MODE0_0               GPIO_MODER_MODER0_0</span></div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"> 2625</span><span class="preprocessor">#define GPIO_MODER_MODE0_1               GPIO_MODER_MODER0_1</span></div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"> 2626</span><span class="preprocessor">#define GPIO_MODER_MODE1_Pos             GPIO_MODER_MODER1_Pos</span></div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"> 2627</span><span class="preprocessor">#define GPIO_MODER_MODE1_Msk             GPIO_MODER_MODER1_Msk</span></div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"> 2628</span><span class="preprocessor">#define GPIO_MODER_MODE1                 GPIO_MODER_MODER1</span></div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"> 2629</span><span class="preprocessor">#define GPIO_MODER_MODE1_0               GPIO_MODER_MODER1_0</span></div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"> 2630</span><span class="preprocessor">#define GPIO_MODER_MODE1_1               GPIO_MODER_MODER1_1</span></div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"> 2631</span><span class="preprocessor">#define GPIO_MODER_MODE2_Pos             GPIO_MODER_MODER2_Pos</span></div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"> 2632</span><span class="preprocessor">#define GPIO_MODER_MODE2_Msk             GPIO_MODER_MODER2_Msk</span></div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"> 2633</span><span class="preprocessor">#define GPIO_MODER_MODE2                 GPIO_MODER_MODER2</span></div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"> 2634</span><span class="preprocessor">#define GPIO_MODER_MODE2_0               GPIO_MODER_MODER2_0</span></div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"> 2635</span><span class="preprocessor">#define GPIO_MODER_MODE2_1               GPIO_MODER_MODER2_1</span></div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"> 2636</span><span class="preprocessor">#define GPIO_MODER_MODE3_Pos             GPIO_MODER_MODER3_Pos</span></div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"> 2637</span><span class="preprocessor">#define GPIO_MODER_MODE3_Msk             GPIO_MODER_MODER3_Msk</span></div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"> 2638</span><span class="preprocessor">#define GPIO_MODER_MODE3                 GPIO_MODER_MODER3</span></div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"> 2639</span><span class="preprocessor">#define GPIO_MODER_MODE3_0               GPIO_MODER_MODER3_0</span></div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"> 2640</span><span class="preprocessor">#define GPIO_MODER_MODE3_1               GPIO_MODER_MODER3_1</span></div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"> 2641</span><span class="preprocessor">#define GPIO_MODER_MODE4_Pos             GPIO_MODER_MODER4_Pos</span></div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"> 2642</span><span class="preprocessor">#define GPIO_MODER_MODE4_Msk             GPIO_MODER_MODER4_Msk</span></div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"> 2643</span><span class="preprocessor">#define GPIO_MODER_MODE4                 GPIO_MODER_MODER4</span></div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"> 2644</span><span class="preprocessor">#define GPIO_MODER_MODE4_0               GPIO_MODER_MODER4_0</span></div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"> 2645</span><span class="preprocessor">#define GPIO_MODER_MODE4_1               GPIO_MODER_MODER4_1</span></div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"> 2646</span><span class="preprocessor">#define GPIO_MODER_MODE5_Pos             GPIO_MODER_MODER5_Pos</span></div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"> 2647</span><span class="preprocessor">#define GPIO_MODER_MODE5_Msk             GPIO_MODER_MODER5_Msk</span></div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"> 2648</span><span class="preprocessor">#define GPIO_MODER_MODE5                 GPIO_MODER_MODER5</span></div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"> 2649</span><span class="preprocessor">#define GPIO_MODER_MODE5_0               GPIO_MODER_MODER5_0</span></div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"> 2650</span><span class="preprocessor">#define GPIO_MODER_MODE5_1               GPIO_MODER_MODER5_1</span></div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"> 2651</span><span class="preprocessor">#define GPIO_MODER_MODE6_Pos             GPIO_MODER_MODER6_Pos</span></div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"> 2652</span><span class="preprocessor">#define GPIO_MODER_MODE6_Msk             GPIO_MODER_MODER6_Msk</span></div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"> 2653</span><span class="preprocessor">#define GPIO_MODER_MODE6                 GPIO_MODER_MODER6</span></div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"> 2654</span><span class="preprocessor">#define GPIO_MODER_MODE6_0               GPIO_MODER_MODER6_0</span></div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"> 2655</span><span class="preprocessor">#define GPIO_MODER_MODE6_1               GPIO_MODER_MODER6_1</span></div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"> 2656</span><span class="preprocessor">#define GPIO_MODER_MODE7_Pos             GPIO_MODER_MODER7_Pos</span></div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"> 2657</span><span class="preprocessor">#define GPIO_MODER_MODE7_Msk             GPIO_MODER_MODER7_Msk</span></div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"> 2658</span><span class="preprocessor">#define GPIO_MODER_MODE7                 GPIO_MODER_MODER7</span></div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"> 2659</span><span class="preprocessor">#define GPIO_MODER_MODE7_0               GPIO_MODER_MODER7_0</span></div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"> 2660</span><span class="preprocessor">#define GPIO_MODER_MODE7_1               GPIO_MODER_MODER7_1</span></div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"> 2661</span><span class="preprocessor">#define GPIO_MODER_MODE8_Pos             GPIO_MODER_MODER8_Pos</span></div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"> 2662</span><span class="preprocessor">#define GPIO_MODER_MODE8_Msk             GPIO_MODER_MODER8_Msk</span></div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"> 2663</span><span class="preprocessor">#define GPIO_MODER_MODE8                 GPIO_MODER_MODER8</span></div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"> 2664</span><span class="preprocessor">#define GPIO_MODER_MODE8_0               GPIO_MODER_MODER8_0</span></div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"> 2665</span><span class="preprocessor">#define GPIO_MODER_MODE8_1               GPIO_MODER_MODER8_1</span></div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"> 2666</span><span class="preprocessor">#define GPIO_MODER_MODE9_Pos             GPIO_MODER_MODER9_Pos</span></div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"> 2667</span><span class="preprocessor">#define GPIO_MODER_MODE9_Msk             GPIO_MODER_MODER9_Msk</span></div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"> 2668</span><span class="preprocessor">#define GPIO_MODER_MODE9                 GPIO_MODER_MODER9</span></div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"> 2669</span><span class="preprocessor">#define GPIO_MODER_MODE9_0               GPIO_MODER_MODER9_0</span></div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"> 2670</span><span class="preprocessor">#define GPIO_MODER_MODE9_1               GPIO_MODER_MODER9_1</span></div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"> 2671</span><span class="preprocessor">#define GPIO_MODER_MODE10_Pos            GPIO_MODER_MODER10_Pos</span></div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"> 2672</span><span class="preprocessor">#define GPIO_MODER_MODE10_Msk            GPIO_MODER_MODER10_Msk</span></div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"> 2673</span><span class="preprocessor">#define GPIO_MODER_MODE10                GPIO_MODER_MODER10</span></div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"> 2674</span><span class="preprocessor">#define GPIO_MODER_MODE10_0              GPIO_MODER_MODER10_0</span></div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"> 2675</span><span class="preprocessor">#define GPIO_MODER_MODE10_1              GPIO_MODER_MODER10_1</span></div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"> 2676</span><span class="preprocessor">#define GPIO_MODER_MODE11_Pos            GPIO_MODER_MODER11_Pos</span></div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"> 2677</span><span class="preprocessor">#define GPIO_MODER_MODE11_Msk            GPIO_MODER_MODER11_Msk</span></div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"> 2678</span><span class="preprocessor">#define GPIO_MODER_MODE11                GPIO_MODER_MODER11</span></div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"> 2679</span><span class="preprocessor">#define GPIO_MODER_MODE11_0              GPIO_MODER_MODER11_0</span></div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"> 2680</span><span class="preprocessor">#define GPIO_MODER_MODE11_1              GPIO_MODER_MODER11_1</span></div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"> 2681</span><span class="preprocessor">#define GPIO_MODER_MODE12_Pos            GPIO_MODER_MODER12_Pos</span></div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"> 2682</span><span class="preprocessor">#define GPIO_MODER_MODE12_Msk            GPIO_MODER_MODER12_Msk</span></div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"> 2683</span><span class="preprocessor">#define GPIO_MODER_MODE12                GPIO_MODER_MODER12</span></div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"> 2684</span><span class="preprocessor">#define GPIO_MODER_MODE12_0              GPIO_MODER_MODER12_0</span></div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"> 2685</span><span class="preprocessor">#define GPIO_MODER_MODE12_1              GPIO_MODER_MODER12_1</span></div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"> 2686</span><span class="preprocessor">#define GPIO_MODER_MODE13_Pos            GPIO_MODER_MODER13_Pos</span></div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"> 2687</span><span class="preprocessor">#define GPIO_MODER_MODE13_Msk            GPIO_MODER_MODER13_Msk</span></div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"> 2688</span><span class="preprocessor">#define GPIO_MODER_MODE13                GPIO_MODER_MODER13</span></div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"> 2689</span><span class="preprocessor">#define GPIO_MODER_MODE13_0              GPIO_MODER_MODER13_0</span></div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"> 2690</span><span class="preprocessor">#define GPIO_MODER_MODE13_1              GPIO_MODER_MODER13_1</span></div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"> 2691</span><span class="preprocessor">#define GPIO_MODER_MODE14_Pos            GPIO_MODER_MODER14_Pos</span></div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"> 2692</span><span class="preprocessor">#define GPIO_MODER_MODE14_Msk            GPIO_MODER_MODER14_Msk</span></div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"> 2693</span><span class="preprocessor">#define GPIO_MODER_MODE14                GPIO_MODER_MODER14</span></div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"> 2694</span><span class="preprocessor">#define GPIO_MODER_MODE14_0              GPIO_MODER_MODER14_0</span></div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"> 2695</span><span class="preprocessor">#define GPIO_MODER_MODE14_1              GPIO_MODER_MODER14_1</span></div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"> 2696</span><span class="preprocessor">#define GPIO_MODER_MODE15_Pos            GPIO_MODER_MODER15_Pos</span></div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"> 2697</span><span class="preprocessor">#define GPIO_MODER_MODE15_Msk            GPIO_MODER_MODER15_Msk</span></div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"> 2698</span><span class="preprocessor">#define GPIO_MODER_MODE15                GPIO_MODER_MODER15</span></div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"> 2699</span><span class="preprocessor">#define GPIO_MODER_MODE15_0              GPIO_MODER_MODER15_0</span></div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"> 2700</span><span class="preprocessor">#define GPIO_MODER_MODE15_1              GPIO_MODER_MODER15_1</span></div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"> 2701</span> </div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"> 2702</span><span class="comment">/******************  Bits definition for GPIO_OTYPER register  ****************/</span></div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"> 2703</span><span class="preprocessor">#define GPIO_OTYPER_OT0_Pos              (0U)</span></div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dbf22f662367e7f4033c6ef85f69162"> 2704</a></span><span class="preprocessor">#define GPIO_OTYPER_OT0_Msk              (0x1UL &lt;&lt; GPIO_OTYPER_OT0_Pos)         </span></div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"> 2705</span><span class="preprocessor">#define GPIO_OTYPER_OT0                  GPIO_OTYPER_OT0_Msk</span></div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"> 2706</span><span class="preprocessor">#define GPIO_OTYPER_OT1_Pos              (1U)</span></div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d6d2752a99a69a1ed6fde751477f65e"> 2707</a></span><span class="preprocessor">#define GPIO_OTYPER_OT1_Msk              (0x1UL &lt;&lt; GPIO_OTYPER_OT1_Pos)         </span></div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"> 2708</span><span class="preprocessor">#define GPIO_OTYPER_OT1                  GPIO_OTYPER_OT1_Msk</span></div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"> 2709</span><span class="preprocessor">#define GPIO_OTYPER_OT2_Pos              (2U)</span></div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90c1021a385b3e3ad84b5c3f55dcd2bd"> 2710</a></span><span class="preprocessor">#define GPIO_OTYPER_OT2_Msk              (0x1UL &lt;&lt; GPIO_OTYPER_OT2_Pos)         </span></div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"> 2711</span><span class="preprocessor">#define GPIO_OTYPER_OT2                  GPIO_OTYPER_OT2_Msk</span></div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"> 2712</span><span class="preprocessor">#define GPIO_OTYPER_OT3_Pos              (3U)</span></div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac467eaf271fc0abc674a0f1657b754b9"> 2713</a></span><span class="preprocessor">#define GPIO_OTYPER_OT3_Msk              (0x1UL &lt;&lt; GPIO_OTYPER_OT3_Pos)         </span></div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span><span class="preprocessor">#define GPIO_OTYPER_OT3                  GPIO_OTYPER_OT3_Msk</span></div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"> 2715</span><span class="preprocessor">#define GPIO_OTYPER_OT4_Pos              (4U)</span></div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab826bfea8ea3e5500900e31d24603a3f"> 2716</a></span><span class="preprocessor">#define GPIO_OTYPER_OT4_Msk              (0x1UL &lt;&lt; GPIO_OTYPER_OT4_Pos)         </span></div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"> 2717</span><span class="preprocessor">#define GPIO_OTYPER_OT4                  GPIO_OTYPER_OT4_Msk</span></div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"> 2718</span><span class="preprocessor">#define GPIO_OTYPER_OT5_Pos              (5U)</span></div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa41f6d81f21b5d4c984d318c3d5ea5fc"> 2719</a></span><span class="preprocessor">#define GPIO_OTYPER_OT5_Msk              (0x1UL &lt;&lt; GPIO_OTYPER_OT5_Pos)         </span></div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"> 2720</span><span class="preprocessor">#define GPIO_OTYPER_OT5                  GPIO_OTYPER_OT5_Msk</span></div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"> 2721</span><span class="preprocessor">#define GPIO_OTYPER_OT6_Pos              (6U)</span></div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf04845f8e00f58279129c9d7cbc40340"> 2722</a></span><span class="preprocessor">#define GPIO_OTYPER_OT6_Msk              (0x1UL &lt;&lt; GPIO_OTYPER_OT6_Pos)         </span></div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"> 2723</span><span class="preprocessor">#define GPIO_OTYPER_OT6                  GPIO_OTYPER_OT6_Msk</span></div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"> 2724</span><span class="preprocessor">#define GPIO_OTYPER_OT7_Pos              (7U)</span></div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c4371991d169bbce9043ef03eebc3e7"> 2725</a></span><span class="preprocessor">#define GPIO_OTYPER_OT7_Msk              (0x1UL &lt;&lt; GPIO_OTYPER_OT7_Pos)         </span></div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"> 2726</span><span class="preprocessor">#define GPIO_OTYPER_OT7                  GPIO_OTYPER_OT7_Msk</span></div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"> 2727</span><span class="preprocessor">#define GPIO_OTYPER_OT8_Pos              (8U)</span></div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88986ea0ef6829d98ea063355ed574bd"> 2728</a></span><span class="preprocessor">#define GPIO_OTYPER_OT8_Msk              (0x1UL &lt;&lt; GPIO_OTYPER_OT8_Pos)         </span></div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"> 2729</span><span class="preprocessor">#define GPIO_OTYPER_OT8                  GPIO_OTYPER_OT8_Msk</span></div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"> 2730</span><span class="preprocessor">#define GPIO_OTYPER_OT9_Pos              (9U)</span></div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23374263ed146dfa55de5e09a9984520"> 2731</a></span><span class="preprocessor">#define GPIO_OTYPER_OT9_Msk              (0x1UL &lt;&lt; GPIO_OTYPER_OT9_Pos)         </span></div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"> 2732</span><span class="preprocessor">#define GPIO_OTYPER_OT9                  GPIO_OTYPER_OT9_Msk</span></div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"> 2733</span><span class="preprocessor">#define GPIO_OTYPER_OT10_Pos             (10U)</span></div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga108993b457894e46ee48421cf847d6b6"> 2734</a></span><span class="preprocessor">#define GPIO_OTYPER_OT10_Msk             (0x1UL &lt;&lt; GPIO_OTYPER_OT10_Pos)        </span></div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"> 2735</span><span class="preprocessor">#define GPIO_OTYPER_OT10                 GPIO_OTYPER_OT10_Msk</span></div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"> 2736</span><span class="preprocessor">#define GPIO_OTYPER_OT11_Pos             (11U)</span></div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f833cf9e36cd48b282a838ee5d4d269"> 2737</a></span><span class="preprocessor">#define GPIO_OTYPER_OT11_Msk             (0x1UL &lt;&lt; GPIO_OTYPER_OT11_Pos)        </span></div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"> 2738</span><span class="preprocessor">#define GPIO_OTYPER_OT11                 GPIO_OTYPER_OT11_Msk</span></div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"> 2739</span><span class="preprocessor">#define GPIO_OTYPER_OT12_Pos             (12U)</span></div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac138e0a10703e6da87ff724a9e8314e6"> 2740</a></span><span class="preprocessor">#define GPIO_OTYPER_OT12_Msk             (0x1UL &lt;&lt; GPIO_OTYPER_OT12_Pos)        </span></div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"> 2741</span><span class="preprocessor">#define GPIO_OTYPER_OT12                 GPIO_OTYPER_OT12_Msk</span></div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"> 2742</span><span class="preprocessor">#define GPIO_OTYPER_OT13_Pos             (13U)</span></div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc65a535136ed14fbaba9d5557d766a9"> 2743</a></span><span class="preprocessor">#define GPIO_OTYPER_OT13_Msk             (0x1UL &lt;&lt; GPIO_OTYPER_OT13_Pos)        </span></div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"> 2744</span><span class="preprocessor">#define GPIO_OTYPER_OT13                 GPIO_OTYPER_OT13_Msk</span></div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"> 2745</span><span class="preprocessor">#define GPIO_OTYPER_OT14_Pos             (14U)</span></div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7a50883c2c1f5f71ffed16b182b4690"> 2746</a></span><span class="preprocessor">#define GPIO_OTYPER_OT14_Msk             (0x1UL &lt;&lt; GPIO_OTYPER_OT14_Pos)        </span></div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"> 2747</span><span class="preprocessor">#define GPIO_OTYPER_OT14                 GPIO_OTYPER_OT14_Msk</span></div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"> 2748</span><span class="preprocessor">#define GPIO_OTYPER_OT15_Pos             (15U)</span></div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe5d4eaffe4617f72cc460127fc20cf5"> 2749</a></span><span class="preprocessor">#define GPIO_OTYPER_OT15_Msk             (0x1UL &lt;&lt; GPIO_OTYPER_OT15_Pos)        </span></div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"> 2750</span><span class="preprocessor">#define GPIO_OTYPER_OT15                 GPIO_OTYPER_OT15_Msk</span></div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"> 2751</span> </div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"> 2752</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"> 2753</span><span class="preprocessor">#define GPIO_OTYPER_OT_0                 GPIO_OTYPER_OT0</span></div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"> 2754</span><span class="preprocessor">#define GPIO_OTYPER_OT_1                 GPIO_OTYPER_OT1</span></div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"> 2755</span><span class="preprocessor">#define GPIO_OTYPER_OT_2                 GPIO_OTYPER_OT2</span></div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"> 2756</span><span class="preprocessor">#define GPIO_OTYPER_OT_3                 GPIO_OTYPER_OT3</span></div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"> 2757</span><span class="preprocessor">#define GPIO_OTYPER_OT_4                 GPIO_OTYPER_OT4</span></div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"> 2758</span><span class="preprocessor">#define GPIO_OTYPER_OT_5                 GPIO_OTYPER_OT5</span></div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"> 2759</span><span class="preprocessor">#define GPIO_OTYPER_OT_6                 GPIO_OTYPER_OT6</span></div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"> 2760</span><span class="preprocessor">#define GPIO_OTYPER_OT_7                 GPIO_OTYPER_OT7</span></div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"> 2761</span><span class="preprocessor">#define GPIO_OTYPER_OT_8                 GPIO_OTYPER_OT8</span></div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"> 2762</span><span class="preprocessor">#define GPIO_OTYPER_OT_9                 GPIO_OTYPER_OT9</span></div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"> 2763</span><span class="preprocessor">#define GPIO_OTYPER_OT_10                GPIO_OTYPER_OT10</span></div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"> 2764</span><span class="preprocessor">#define GPIO_OTYPER_OT_11                GPIO_OTYPER_OT11</span></div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"> 2765</span><span class="preprocessor">#define GPIO_OTYPER_OT_12                GPIO_OTYPER_OT12</span></div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"> 2766</span><span class="preprocessor">#define GPIO_OTYPER_OT_13                GPIO_OTYPER_OT13</span></div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"> 2767</span><span class="preprocessor">#define GPIO_OTYPER_OT_14                GPIO_OTYPER_OT14</span></div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"> 2768</span><span class="preprocessor">#define GPIO_OTYPER_OT_15                GPIO_OTYPER_OT15</span></div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"> 2769</span> </div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"> 2770</span><span class="comment">/******************  Bits definition for GPIO_OSPEEDR register  ***************/</span></div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"> 2771</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0_Pos         (0U)</span></div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab411afa3d01185fcac7de1834855b03b"> 2772</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0_Msk         (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED0_Pos)    </span></div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"> 2773</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0             GPIO_OSPEEDR_OSPEED0_Msk</span></div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae999b23bc1e7f750599e3919db67bba7"> 2774</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0_0           (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED0_Pos)    </span></div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa211d91a2e8fa199d4d1c64e20c2283c"> 2775</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED0_1           (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED0_Pos)    </span></div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"> 2776</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1_Pos         (2U)</span></div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga788188c5bf4669f2b316aa0c6b723e9e"> 2777</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1_Msk         (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED1_Pos)    </span></div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"> 2778</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1             GPIO_OSPEEDR_OSPEED1_Msk</span></div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08097ab565c4771df00762e15e93642c"> 2779</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1_0           (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED1_Pos)    </span></div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb2eaafcac4ea42ea17c030512fd59d"> 2780</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED1_1           (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED1_Pos)    </span></div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"> 2781</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2_Pos         (4U)</span></div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a287b69df598692ea5425ac903ee934"> 2782</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2_Msk         (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED2_Pos)    </span></div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"> 2783</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2             GPIO_OSPEEDR_OSPEED2_Msk</span></div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e96818c186656af3af439dcfa16528b"> 2784</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2_0           (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED2_Pos)    </span></div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2548db9b2371c3502f92f75566344141"> 2785</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED2_1           (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED2_Pos)    </span></div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"> 2786</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3_Pos         (6U)</span></div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1932d5de59094f3b77d1c38c3363e022"> 2787</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3_Msk         (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED3_Pos)    </span></div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"> 2788</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3             GPIO_OSPEEDR_OSPEED3_Msk</span></div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2d54448afbd578a80e745bf88141f15"> 2789</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3_0           (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED3_Pos)    </span></div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7445a434c85d73f0343f07e4b1abd2e"> 2790</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED3_1           (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED3_Pos)    </span></div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"> 2791</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4_Pos         (8U)</span></div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91182962d406df7459584b8cb9646e9e"> 2792</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4_Msk         (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED4_Pos)    </span></div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"> 2793</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4             GPIO_OSPEEDR_OSPEED4_Msk</span></div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bc92d4bc48eb29f15eeda3b4f2b7729"> 2794</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4_0           (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED4_Pos)    </span></div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1074b9afc9555d005eed1283990ee2e"> 2795</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED4_1           (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED4_Pos)    </span></div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"> 2796</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5_Pos         (10U)</span></div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fe5071dcf994ca5836756cd44c7df76"> 2797</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5_Msk         (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED5_Pos)    </span></div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"> 2798</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5             GPIO_OSPEEDR_OSPEED5_Msk</span></div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51db6938ff53112b1546ea2955c6bec8"> 2799</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5_0           (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED5_Pos)    </span></div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33507bcb6d4a5f11748cd0f81483e900"> 2800</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED5_1           (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED5_Pos)    </span></div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"> 2801</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6_Pos         (12U)</span></div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f07ebb84c0aa6967ca9057d75f3d5cc"> 2802</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6_Msk         (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED6_Pos)    </span></div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"> 2803</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6             GPIO_OSPEEDR_OSPEED6_Msk</span></div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab28c483d24d4f8aefdf89578af2a66a5"> 2804</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6_0           (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED6_Pos)    </span></div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2d7d80ccb16466efc06dc08334539fe"> 2805</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED6_1           (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED6_Pos)    </span></div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"> 2806</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7_Pos         (14U)</span></div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab238b715009a8081e4299a04464f8fba"> 2807</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7_Msk         (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED7_Pos)    </span></div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"> 2808</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7             GPIO_OSPEEDR_OSPEED7_Msk</span></div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga241f032a5afcf9fbaf7a03ca6756dae3"> 2809</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7_0           (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED7_Pos)    </span></div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55510fcf6f51a1badbd0507b0174ca82"> 2810</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED7_1           (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED7_Pos)    </span></div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"> 2811</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8_Pos         (16U)</span></div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b220cadf1c6f35a7a5ee9141b353361"> 2812</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8_Msk         (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED8_Pos)    </span></div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"> 2813</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8             GPIO_OSPEEDR_OSPEED8_Msk</span></div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9cc347eada649f592544fe46a60d61f"> 2814</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8_0           (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED8_Pos)    </span></div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga001e0393d3563dce9de7822581d99f74"> 2815</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED8_1           (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED8_Pos)    </span></div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"> 2816</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9_Pos         (18U)</span></div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf713561b3fe73574b8566e54dbb7da"> 2817</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9_Msk         (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED9_Pos)    </span></div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"> 2818</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9             GPIO_OSPEEDR_OSPEED9_Msk</span></div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c3d503027ce61ba59f5362579c8c75"> 2819</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9_0           (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED9_Pos)    </span></div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cf1f4b8620e0003ea2ee281c4d1a86e"> 2820</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED9_1           (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED9_Pos)    </span></div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"> 2821</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10_Pos        (20U)</span></div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7aa2187e9c9634216889077d878c85ae"> 2822</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10_Msk        (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED10_Pos)   </span></div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"> 2823</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10            GPIO_OSPEEDR_OSPEED10_Msk</span></div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4af74162b730df90c198dd5375c93db"> 2824</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10_0          (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED10_Pos)   </span></div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac42c58e1c4f708bb1702b980d7335481"> 2825</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED10_1          (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED10_Pos)   </span></div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"> 2826</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11_Pos        (22U)</span></div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffc4df43b3ca66616ef75c75d828031f"> 2827</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11_Msk        (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED11_Pos)   </span></div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"> 2828</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11            GPIO_OSPEEDR_OSPEED11_Msk</span></div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac1765e06791c8f44a8ab2771ce6e3e0"> 2829</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11_0          (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED11_Pos)   </span></div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad48d309936025096bfc6cb30fa37464c"> 2830</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED11_1          (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED11_Pos)   </span></div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"> 2831</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12_Pos        (24U)</span></div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga941e03858f17e677f54ee229faacdeaa"> 2832</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12_Msk        (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED12_Pos)   </span></div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"> 2833</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12            GPIO_OSPEEDR_OSPEED12_Msk</span></div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga227ef84ae7d0d0ed7f2e01c26804ad0b"> 2834</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12_0          (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED12_Pos)   </span></div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42e694529900596202d4cdd7ba188427"> 2835</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED12_1          (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED12_Pos)   </span></div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"> 2836</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13_Pos        (26U)</span></div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087816fdc310c1d74fa885b608c620c9"> 2837</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13_Msk        (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED13_Pos)   </span></div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"> 2838</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13            GPIO_OSPEEDR_OSPEED13_Msk</span></div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27d214e42ae822601fe8469c5310337d"> 2839</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13_0          (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED13_Pos)   </span></div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2ce26af8af11b3592c5e70fddf24a1a"> 2840</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED13_1          (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED13_Pos)   </span></div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"> 2841</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14_Pos        (28U)</span></div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fb875fe73210c3a4e1c269e030a357b"> 2842</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14_Msk        (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED14_Pos)   </span></div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"> 2843</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14            GPIO_OSPEEDR_OSPEED14_Msk</span></div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf32f167e31bfe8d231d99369cad3a932"> 2844</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14_0          (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED14_Pos)   </span></div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e7a469a29270897c6a7f44e94fca1f2"> 2845</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED14_1          (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED14_Pos)   </span></div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"> 2846</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15_Pos        (30U)</span></div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45c126130830699c993c2d790c31f5e6"> 2847</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15_Msk        (0x3UL &lt;&lt; GPIO_OSPEEDR_OSPEED15_Pos)   </span></div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"> 2848</span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15            GPIO_OSPEEDR_OSPEED15_Msk</span></div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4114c96c51d3cee45535ff5265b47b2"> 2849</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15_0          (0x1UL &lt;&lt; GPIO_OSPEEDR_OSPEED15_Pos)   </span></div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01afd6d3720d359e6b8c76d03e6c5eb9"> 2850</a></span><span class="preprocessor">#define GPIO_OSPEEDR_OSPEED15_1          (0x2UL &lt;&lt; GPIO_OSPEEDR_OSPEED15_Pos)   </span></div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"> 2852</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"> 2853</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0           GPIO_OSPEEDR_OSPEED0</span></div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"> 2854</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_0         GPIO_OSPEEDR_OSPEED0_0</span></div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"> 2855</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR0_1         GPIO_OSPEEDR_OSPEED0_1</span></div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"> 2856</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1           GPIO_OSPEEDR_OSPEED1</span></div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"> 2857</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_0         GPIO_OSPEEDR_OSPEED1_0</span></div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"> 2858</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR1_1         GPIO_OSPEEDR_OSPEED1_1</span></div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"> 2859</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2           GPIO_OSPEEDR_OSPEED2</span></div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"> 2860</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_0         GPIO_OSPEEDR_OSPEED2_0</span></div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"> 2861</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR2_1         GPIO_OSPEEDR_OSPEED2_1</span></div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"> 2862</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3           GPIO_OSPEEDR_OSPEED3</span></div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"> 2863</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_0         GPIO_OSPEEDR_OSPEED3_0</span></div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"> 2864</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR3_1         GPIO_OSPEEDR_OSPEED3_1</span></div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"> 2865</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4           GPIO_OSPEEDR_OSPEED4</span></div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"> 2866</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_0         GPIO_OSPEEDR_OSPEED4_0</span></div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"> 2867</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR4_1         GPIO_OSPEEDR_OSPEED4_1</span></div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"> 2868</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5           GPIO_OSPEEDR_OSPEED5</span></div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"> 2869</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_0         GPIO_OSPEEDR_OSPEED5_0</span></div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"> 2870</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR5_1         GPIO_OSPEEDR_OSPEED5_1</span></div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"> 2871</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6           GPIO_OSPEEDR_OSPEED6</span></div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"> 2872</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_0         GPIO_OSPEEDR_OSPEED6_0</span></div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"> 2873</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR6_1         GPIO_OSPEEDR_OSPEED6_1</span></div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"> 2874</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7           GPIO_OSPEEDR_OSPEED7</span></div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"> 2875</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_0         GPIO_OSPEEDR_OSPEED7_0</span></div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"> 2876</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR7_1         GPIO_OSPEEDR_OSPEED7_1</span></div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"> 2877</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8           GPIO_OSPEEDR_OSPEED8</span></div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"> 2878</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_0         GPIO_OSPEEDR_OSPEED8_0</span></div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"> 2879</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR8_1         GPIO_OSPEEDR_OSPEED8_1</span></div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"> 2880</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9           GPIO_OSPEEDR_OSPEED9</span></div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"> 2881</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_0         GPIO_OSPEEDR_OSPEED9_0</span></div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"> 2882</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR9_1         GPIO_OSPEEDR_OSPEED9_1</span></div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"> 2883</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10          GPIO_OSPEEDR_OSPEED10</span></div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"> 2884</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_0        GPIO_OSPEEDR_OSPEED10_0</span></div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"> 2885</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR10_1        GPIO_OSPEEDR_OSPEED10_1</span></div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"> 2886</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11          GPIO_OSPEEDR_OSPEED11</span></div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"> 2887</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_0        GPIO_OSPEEDR_OSPEED11_0</span></div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"> 2888</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR11_1        GPIO_OSPEEDR_OSPEED11_1</span></div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"> 2889</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12          GPIO_OSPEEDR_OSPEED12</span></div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"> 2890</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_0        GPIO_OSPEEDR_OSPEED12_0</span></div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"> 2891</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR12_1        GPIO_OSPEEDR_OSPEED12_1</span></div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"> 2892</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13          GPIO_OSPEEDR_OSPEED13</span></div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"> 2893</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_0        GPIO_OSPEEDR_OSPEED13_0</span></div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"> 2894</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR13_1        GPIO_OSPEEDR_OSPEED13_1</span></div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"> 2895</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14          GPIO_OSPEEDR_OSPEED14</span></div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"> 2896</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_0        GPIO_OSPEEDR_OSPEED14_0</span></div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"> 2897</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR14_1        GPIO_OSPEEDR_OSPEED14_1</span></div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"> 2898</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15          GPIO_OSPEEDR_OSPEED15</span></div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"> 2899</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_0        GPIO_OSPEEDR_OSPEED15_0</span></div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"> 2900</span><span class="preprocessor">#define GPIO_OSPEEDER_OSPEEDR15_1        GPIO_OSPEEDR_OSPEED15_1</span></div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"> 2901</span> </div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"> 2902</span><span class="comment">/******************  Bits definition for GPIO_PUPDR register  *****************/</span></div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"> 2903</span><span class="preprocessor">#define GPIO_PUPDR_PUPD0_Pos             (0U)</span></div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0be0e927e30b38360486e4d57854c20"> 2904</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD0_Msk             (0x3UL &lt;&lt; GPIO_PUPDR_PUPD0_Pos)        </span></div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"> 2905</span><span class="preprocessor">#define GPIO_PUPDR_PUPD0                 GPIO_PUPDR_PUPD0_Msk</span></div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ecb6eae6b933d78446834bf320cc235"> 2906</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD0_0               (0x1UL &lt;&lt; GPIO_PUPDR_PUPD0_Pos)        </span></div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d8177954b7806374d1cbba3bbbfe034"> 2907</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD0_1               (0x2UL &lt;&lt; GPIO_PUPDR_PUPD0_Pos)        </span></div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"> 2908</span><span class="preprocessor">#define GPIO_PUPDR_PUPD1_Pos             (2U)</span></div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac529eb9b34ed26a9fb436c230cbad882"> 2909</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD1_Msk             (0x3UL &lt;&lt; GPIO_PUPDR_PUPD1_Pos)        </span></div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"> 2910</span><span class="preprocessor">#define GPIO_PUPDR_PUPD1                 GPIO_PUPDR_PUPD1_Msk</span></div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6512d7fee2b400279ebd0843a5e481c"> 2911</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD1_0               (0x1UL &lt;&lt; GPIO_PUPDR_PUPD1_Pos)        </span></div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb010cc75a60effd883969c35611f5c8"> 2912</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD1_1               (0x2UL &lt;&lt; GPIO_PUPDR_PUPD1_Pos)        </span></div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"> 2913</span><span class="preprocessor">#define GPIO_PUPDR_PUPD2_Pos             (4U)</span></div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa71a5ea0b0b124a1af187ef2160b412a"> 2914</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD2_Msk             (0x3UL &lt;&lt; GPIO_PUPDR_PUPD2_Pos)        </span></div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"> 2915</span><span class="preprocessor">#define GPIO_PUPDR_PUPD2                 GPIO_PUPDR_PUPD2_Msk</span></div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga044bf572e114a7746127135a3f38caef"> 2916</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD2_0               (0x1UL &lt;&lt; GPIO_PUPDR_PUPD2_Pos)        </span></div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06efd822240e0026cb83e661b88a9e3c"> 2917</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD2_1               (0x2UL &lt;&lt; GPIO_PUPDR_PUPD2_Pos)        </span></div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"> 2918</span><span class="preprocessor">#define GPIO_PUPDR_PUPD3_Pos             (6U)</span></div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fbaf3b066dac1e0986a5b68ce30b0d3"> 2919</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD3_Msk             (0x3UL &lt;&lt; GPIO_PUPDR_PUPD3_Pos)        </span></div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"> 2920</span><span class="preprocessor">#define GPIO_PUPDR_PUPD3                 GPIO_PUPDR_PUPD3_Msk</span></div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f885f83700f6710d75e8a23135e4449"> 2921</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD3_0               (0x1UL &lt;&lt; GPIO_PUPDR_PUPD3_Pos)        </span></div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga713dc2ffd7e76239f05399299043538a"> 2922</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD3_1               (0x2UL &lt;&lt; GPIO_PUPDR_PUPD3_Pos)        </span></div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"> 2923</span><span class="preprocessor">#define GPIO_PUPDR_PUPD4_Pos             (8U)</span></div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f0de7c586465d6dfb0e50d1194271cf"> 2924</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD4_Msk             (0x3UL &lt;&lt; GPIO_PUPDR_PUPD4_Pos)        </span></div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"> 2925</span><span class="preprocessor">#define GPIO_PUPDR_PUPD4                 GPIO_PUPDR_PUPD4_Msk</span></div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa25af0133be08cc46bd64d19913f090c"> 2926</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD4_0               (0x1UL &lt;&lt; GPIO_PUPDR_PUPD4_Pos)        </span></div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac699c89b1b15ad635a1a1109cbe2963e"> 2927</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD4_1               (0x2UL &lt;&lt; GPIO_PUPDR_PUPD4_Pos)        </span></div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"> 2928</span><span class="preprocessor">#define GPIO_PUPDR_PUPD5_Pos             (10U)</span></div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dca8d52990a63a4185d8185d3100222"> 2929</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD5_Msk             (0x3UL &lt;&lt; GPIO_PUPDR_PUPD5_Pos)        </span></div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"> 2930</span><span class="preprocessor">#define GPIO_PUPDR_PUPD5                 GPIO_PUPDR_PUPD5_Msk</span></div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31e7a8da20fb184d4bca472726c98058"> 2931</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD5_0               (0x1UL &lt;&lt; GPIO_PUPDR_PUPD5_Pos)        </span></div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c3f4ba96ad50d3d5230fa8fb89f637d"> 2932</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD5_1               (0x2UL &lt;&lt; GPIO_PUPDR_PUPD5_Pos)        </span></div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"> 2933</span><span class="preprocessor">#define GPIO_PUPDR_PUPD6_Pos             (12U)</span></div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga841c8e128f84ac7451f431d24a222072"> 2934</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD6_Msk             (0x3UL &lt;&lt; GPIO_PUPDR_PUPD6_Pos)        </span></div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"> 2935</span><span class="preprocessor">#define GPIO_PUPDR_PUPD6                 GPIO_PUPDR_PUPD6_Msk</span></div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6aa2ea03e1632d3dfe812911bfd97f0b"> 2936</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD6_0               (0x1UL &lt;&lt; GPIO_PUPDR_PUPD6_Pos)        </span></div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b5d490177e16ae30cd5264012feaa87"> 2937</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD6_1               (0x2UL &lt;&lt; GPIO_PUPDR_PUPD6_Pos)        </span></div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"> 2938</span><span class="preprocessor">#define GPIO_PUPDR_PUPD7_Pos             (14U)</span></div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga268436f429d673b3b39ea443656997ad"> 2939</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD7_Msk             (0x3UL &lt;&lt; GPIO_PUPDR_PUPD7_Pos)        </span></div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"> 2940</span><span class="preprocessor">#define GPIO_PUPDR_PUPD7                 GPIO_PUPDR_PUPD7_Msk</span></div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2954be6ab54a7d922b2d0f9e5d173f4"> 2941</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD7_0               (0x1UL &lt;&lt; GPIO_PUPDR_PUPD7_Pos)        </span></div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb959dd401c4890303c5c7fd962bcc08"> 2942</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD7_1               (0x2UL &lt;&lt; GPIO_PUPDR_PUPD7_Pos)        </span></div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"> 2943</span><span class="preprocessor">#define GPIO_PUPDR_PUPD8_Pos             (16U)</span></div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga750db53344fb2cc3fb432ff0d7faa85c"> 2944</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD8_Msk             (0x3UL &lt;&lt; GPIO_PUPDR_PUPD8_Pos)        </span></div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"> 2945</span><span class="preprocessor">#define GPIO_PUPDR_PUPD8                 GPIO_PUPDR_PUPD8_Msk</span></div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga430de706497b304d9821b50b3a51ac49"> 2946</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD8_0               (0x1UL &lt;&lt; GPIO_PUPDR_PUPD8_Pos)        </span></div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a687c70a3cd5ef5ccef3a13e431b89"> 2947</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD8_1               (0x2UL &lt;&lt; GPIO_PUPDR_PUPD8_Pos)        </span></div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"> 2948</span><span class="preprocessor">#define GPIO_PUPDR_PUPD9_Pos             (18U)</span></div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae60c0e898107eed9a832cc445d00e8f8"> 2949</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD9_Msk             (0x3UL &lt;&lt; GPIO_PUPDR_PUPD9_Pos)        </span></div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"> 2950</span><span class="preprocessor">#define GPIO_PUPDR_PUPD9                 GPIO_PUPDR_PUPD9_Msk</span></div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b6a86ea34af6c236caa23893d34e6d2"> 2951</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD9_0               (0x1UL &lt;&lt; GPIO_PUPDR_PUPD9_Pos)        </span></div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07fb1faf433996b633d49c8307ce9bb2"> 2952</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD9_1               (0x2UL &lt;&lt; GPIO_PUPDR_PUPD9_Pos)        </span></div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"> 2953</span><span class="preprocessor">#define GPIO_PUPDR_PUPD10_Pos            (20U)</span></div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94f8b1bfa375b95aa586d4e657d810c1"> 2954</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD10_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPD10_Pos)       </span></div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"> 2955</span><span class="preprocessor">#define GPIO_PUPDR_PUPD10                GPIO_PUPDR_PUPD10_Msk</span></div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71dc18b0db03b06216a30e15bb08c81f"> 2956</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD10_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPD10_Pos)       </span></div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga955fdb4da04d3702e3566d5068d9fd0a"> 2957</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD10_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPD10_Pos)       </span></div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"> 2958</span><span class="preprocessor">#define GPIO_PUPDR_PUPD11_Pos            (22U)</span></div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd0f388b7d8039e4b3d8dd573bc8f429"> 2959</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD11_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPD11_Pos)       </span></div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"> 2960</span><span class="preprocessor">#define GPIO_PUPDR_PUPD11                GPIO_PUPDR_PUPD11_Msk</span></div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5acc6eda43958a03426815a0db4a494b"> 2961</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD11_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPD11_Pos)       </span></div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2666e7ba5f50abf8502ba8e0f0f57430"> 2962</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD11_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPD11_Pos)       </span></div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"> 2963</span><span class="preprocessor">#define GPIO_PUPDR_PUPD12_Pos            (24U)</span></div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30a14d0a21b413ff9c5ff1efdec903bc"> 2964</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD12_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPD12_Pos)       </span></div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"> 2965</span><span class="preprocessor">#define GPIO_PUPDR_PUPD12                GPIO_PUPDR_PUPD12_Msk</span></div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabac3dea5943de3917f93772936539e74"> 2966</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD12_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPD12_Pos)       </span></div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90f8b6c555a779ed1bef06e7ab1a0600"> 2967</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD12_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPD12_Pos)       </span></div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"> 2968</span><span class="preprocessor">#define GPIO_PUPDR_PUPD13_Pos            (26U)</span></div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadebe9101a2f2de81d563e9e982c186cd"> 2969</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD13_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPD13_Pos)       </span></div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"> 2970</span><span class="preprocessor">#define GPIO_PUPDR_PUPD13                GPIO_PUPDR_PUPD13_Msk</span></div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4f37903148418084e6059041ac2d3c8"> 2971</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD13_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPD13_Pos)       </span></div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4dd950825a4c5bb9e89e44f4398f050"> 2972</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD13_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPD13_Pos)       </span></div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"> 2973</span><span class="preprocessor">#define GPIO_PUPDR_PUPD14_Pos            (28U)</span></div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7e0dc8ebc4e7c81e65265cae3b23aa4"> 2974</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD14_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPD14_Pos)       </span></div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"> 2975</span><span class="preprocessor">#define GPIO_PUPDR_PUPD14                GPIO_PUPDR_PUPD14_Msk</span></div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2312d606bfcd3b62e9885d7d7b316b39"> 2976</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD14_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPD14_Pos)       </span></div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88f904affe99bf7a5045c1c3704d1146"> 2977</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD14_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPD14_Pos)       </span></div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"> 2978</span><span class="preprocessor">#define GPIO_PUPDR_PUPD15_Pos            (30U)</span></div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae63e9b1d8c9e5f92cbb3f8ad67304f67"> 2979</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD15_Msk            (0x3UL &lt;&lt; GPIO_PUPDR_PUPD15_Pos)       </span></div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"> 2980</span><span class="preprocessor">#define GPIO_PUPDR_PUPD15                GPIO_PUPDR_PUPD15_Msk</span></div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39538a30aef08d4bbf9ce88ee22d1b46"> 2981</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD15_0              (0x1UL &lt;&lt; GPIO_PUPDR_PUPD15_Pos)       </span></div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24352127803f5fbe718ff22e7a1062b4"> 2982</a></span><span class="preprocessor">#define GPIO_PUPDR_PUPD15_1              (0x2UL &lt;&lt; GPIO_PUPDR_PUPD15_Pos)       </span></div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"> 2984</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"> 2985</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR0                GPIO_PUPDR_PUPD0</span></div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"> 2986</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR0_0              GPIO_PUPDR_PUPD0_0</span></div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"> 2987</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR0_1              GPIO_PUPDR_PUPD0_1</span></div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"> 2988</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR1                GPIO_PUPDR_PUPD1</span></div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"> 2989</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR1_0              GPIO_PUPDR_PUPD1_0</span></div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"> 2990</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR1_1              GPIO_PUPDR_PUPD1_1</span></div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"> 2991</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR2                GPIO_PUPDR_PUPD2</span></div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"> 2992</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR2_0              GPIO_PUPDR_PUPD2_0</span></div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"> 2993</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR2_1              GPIO_PUPDR_PUPD2_1</span></div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"> 2994</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR3                GPIO_PUPDR_PUPD3</span></div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"> 2995</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR3_0              GPIO_PUPDR_PUPD3_0</span></div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"> 2996</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR3_1              GPIO_PUPDR_PUPD3_1</span></div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"> 2997</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR4                GPIO_PUPDR_PUPD4</span></div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"> 2998</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR4_0              GPIO_PUPDR_PUPD4_0</span></div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"> 2999</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR4_1              GPIO_PUPDR_PUPD4_1</span></div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"> 3000</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR5                GPIO_PUPDR_PUPD5</span></div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"> 3001</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR5_0              GPIO_PUPDR_PUPD5_0</span></div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"> 3002</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR5_1              GPIO_PUPDR_PUPD5_1</span></div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"> 3003</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR6                GPIO_PUPDR_PUPD6</span></div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"> 3004</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR6_0              GPIO_PUPDR_PUPD6_0</span></div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"> 3005</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR6_1              GPIO_PUPDR_PUPD6_1</span></div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"> 3006</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR7                GPIO_PUPDR_PUPD7</span></div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"> 3007</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR7_0              GPIO_PUPDR_PUPD7_0</span></div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"> 3008</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR7_1              GPIO_PUPDR_PUPD7_1</span></div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"> 3009</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR8                GPIO_PUPDR_PUPD8</span></div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"> 3010</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR8_0              GPIO_PUPDR_PUPD8_0</span></div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"> 3011</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR8_1              GPIO_PUPDR_PUPD8_1</span></div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"> 3012</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR9                GPIO_PUPDR_PUPD9</span></div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"> 3013</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR9_0              GPIO_PUPDR_PUPD9_0</span></div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"> 3014</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR9_1              GPIO_PUPDR_PUPD9_1</span></div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"> 3015</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR10               GPIO_PUPDR_PUPD10</span></div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"> 3016</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR10_0             GPIO_PUPDR_PUPD10_0</span></div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"> 3017</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR10_1             GPIO_PUPDR_PUPD10_1</span></div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"> 3018</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR11               GPIO_PUPDR_PUPD11</span></div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"> 3019</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR11_0             GPIO_PUPDR_PUPD11_0</span></div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"> 3020</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR11_1             GPIO_PUPDR_PUPD11_1</span></div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"> 3021</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR12               GPIO_PUPDR_PUPD12</span></div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"> 3022</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR12_0             GPIO_PUPDR_PUPD12_0</span></div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"> 3023</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR12_1             GPIO_PUPDR_PUPD12_1</span></div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"> 3024</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR13               GPIO_PUPDR_PUPD13</span></div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"> 3025</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR13_0             GPIO_PUPDR_PUPD13_0</span></div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"> 3026</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR13_1             GPIO_PUPDR_PUPD13_1</span></div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"> 3027</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR14               GPIO_PUPDR_PUPD14</span></div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"> 3028</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR14_0             GPIO_PUPDR_PUPD14_0</span></div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"> 3029</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR14_1             GPIO_PUPDR_PUPD14_1</span></div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"> 3030</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR15               GPIO_PUPDR_PUPD15</span></div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"> 3031</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR15_0             GPIO_PUPDR_PUPD15_0</span></div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"> 3032</span><span class="preprocessor">#define GPIO_PUPDR_PUPDR15_1             GPIO_PUPDR_PUPD15_1</span></div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"> 3033</span> </div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"> 3034</span><span class="comment">/******************  Bits definition for GPIO_IDR register  *******************/</span></div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"> 3035</span><span class="preprocessor">#define GPIO_IDR_ID0_Pos                 (0U)</span></div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fe6424f42570902856737fb45f7d321"> 3036</a></span><span class="preprocessor">#define GPIO_IDR_ID0_Msk                 (0x1UL &lt;&lt; GPIO_IDR_ID0_Pos)            </span></div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"> 3037</span><span class="preprocessor">#define GPIO_IDR_ID0                     GPIO_IDR_ID0_Msk</span></div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"> 3038</span><span class="preprocessor">#define GPIO_IDR_ID1_Pos                 (1U)</span></div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00dbb77370754ad461600ed3cf418dba"> 3039</a></span><span class="preprocessor">#define GPIO_IDR_ID1_Msk                 (0x1UL &lt;&lt; GPIO_IDR_ID1_Pos)            </span></div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"> 3040</span><span class="preprocessor">#define GPIO_IDR_ID1                     GPIO_IDR_ID1_Msk</span></div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"> 3041</span><span class="preprocessor">#define GPIO_IDR_ID2_Pos                 (2U)</span></div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b48dad5247c404dda274ab5e5fde340"> 3042</a></span><span class="preprocessor">#define GPIO_IDR_ID2_Msk                 (0x1UL &lt;&lt; GPIO_IDR_ID2_Pos)            </span></div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"> 3043</span><span class="preprocessor">#define GPIO_IDR_ID2                     GPIO_IDR_ID2_Msk</span></div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"> 3044</span><span class="preprocessor">#define GPIO_IDR_ID3_Pos                 (3U)</span></div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca640e7db8f27244ae9515a58910ae3"> 3045</a></span><span class="preprocessor">#define GPIO_IDR_ID3_Msk                 (0x1UL &lt;&lt; GPIO_IDR_ID3_Pos)            </span></div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"> 3046</span><span class="preprocessor">#define GPIO_IDR_ID3                     GPIO_IDR_ID3_Msk</span></div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"> 3047</span><span class="preprocessor">#define GPIO_IDR_ID4_Pos                 (4U)</span></div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1d6c2b8346744bc456ea65d4365c207"> 3048</a></span><span class="preprocessor">#define GPIO_IDR_ID4_Msk                 (0x1UL &lt;&lt; GPIO_IDR_ID4_Pos)            </span></div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"> 3049</span><span class="preprocessor">#define GPIO_IDR_ID4                     GPIO_IDR_ID4_Msk</span></div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"> 3050</span><span class="preprocessor">#define GPIO_IDR_ID5_Pos                 (5U)</span></div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b44907427286bcb72189dbef6fc0148"> 3051</a></span><span class="preprocessor">#define GPIO_IDR_ID5_Msk                 (0x1UL &lt;&lt; GPIO_IDR_ID5_Pos)            </span></div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"> 3052</span><span class="preprocessor">#define GPIO_IDR_ID5                     GPIO_IDR_ID5_Msk</span></div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"> 3053</span><span class="preprocessor">#define GPIO_IDR_ID6_Pos                 (6U)</span></div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb18ccf8bb22161f83ad929a18d4c4aa"> 3054</a></span><span class="preprocessor">#define GPIO_IDR_ID6_Msk                 (0x1UL &lt;&lt; GPIO_IDR_ID6_Pos)            </span></div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"> 3055</span><span class="preprocessor">#define GPIO_IDR_ID6                     GPIO_IDR_ID6_Msk</span></div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"> 3056</span><span class="preprocessor">#define GPIO_IDR_ID7_Pos                 (7U)</span></div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45c9835db5c12b661eae0c5a0a69af5a"> 3057</a></span><span class="preprocessor">#define GPIO_IDR_ID7_Msk                 (0x1UL &lt;&lt; GPIO_IDR_ID7_Pos)            </span></div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"> 3058</span><span class="preprocessor">#define GPIO_IDR_ID7                     GPIO_IDR_ID7_Msk</span></div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"> 3059</span><span class="preprocessor">#define GPIO_IDR_ID8_Pos                 (8U)</span></div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08a268c98dea54059f48bbda7edd8e74"> 3060</a></span><span class="preprocessor">#define GPIO_IDR_ID8_Msk                 (0x1UL &lt;&lt; GPIO_IDR_ID8_Pos)            </span></div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"> 3061</span><span class="preprocessor">#define GPIO_IDR_ID8                     GPIO_IDR_ID8_Msk</span></div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"> 3062</span><span class="preprocessor">#define GPIO_IDR_ID9_Pos                 (9U)</span></div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dad9a902a8200c53d60ba02de858315"> 3063</a></span><span class="preprocessor">#define GPIO_IDR_ID9_Msk                 (0x1UL &lt;&lt; GPIO_IDR_ID9_Pos)            </span></div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"> 3064</span><span class="preprocessor">#define GPIO_IDR_ID9                     GPIO_IDR_ID9_Msk</span></div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"> 3065</span><span class="preprocessor">#define GPIO_IDR_ID10_Pos                (10U)</span></div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa33d3d411ebb4a1009e148df02d2ac54"> 3066</a></span><span class="preprocessor">#define GPIO_IDR_ID10_Msk                (0x1UL &lt;&lt; GPIO_IDR_ID10_Pos)           </span></div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"> 3067</span><span class="preprocessor">#define GPIO_IDR_ID10                    GPIO_IDR_ID10_Msk</span></div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"> 3068</span><span class="preprocessor">#define GPIO_IDR_ID11_Pos                (11U)</span></div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad068577edb9af03083fcd0f4de0f8758"> 3069</a></span><span class="preprocessor">#define GPIO_IDR_ID11_Msk                (0x1UL &lt;&lt; GPIO_IDR_ID11_Pos)           </span></div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"> 3070</span><span class="preprocessor">#define GPIO_IDR_ID11                    GPIO_IDR_ID11_Msk</span></div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"> 3071</span><span class="preprocessor">#define GPIO_IDR_ID12_Pos                (12U)</span></div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04a2965de2040e7c131ca5ab24a6724c"> 3072</a></span><span class="preprocessor">#define GPIO_IDR_ID12_Msk                (0x1UL &lt;&lt; GPIO_IDR_ID12_Pos)           </span></div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"> 3073</span><span class="preprocessor">#define GPIO_IDR_ID12                    GPIO_IDR_ID12_Msk</span></div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"> 3074</span><span class="preprocessor">#define GPIO_IDR_ID13_Pos                (13U)</span></div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38255de273b95c94e29c1bdaa637579e"> 3075</a></span><span class="preprocessor">#define GPIO_IDR_ID13_Msk                (0x1UL &lt;&lt; GPIO_IDR_ID13_Pos)           </span></div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"> 3076</span><span class="preprocessor">#define GPIO_IDR_ID13                    GPIO_IDR_ID13_Msk</span></div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"> 3077</span><span class="preprocessor">#define GPIO_IDR_ID14_Pos                (14U)</span></div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacba67a5c308fb3b335dcd8979625b1b3"> 3078</a></span><span class="preprocessor">#define GPIO_IDR_ID14_Msk                (0x1UL &lt;&lt; GPIO_IDR_ID14_Pos)           </span></div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"> 3079</span><span class="preprocessor">#define GPIO_IDR_ID14                    GPIO_IDR_ID14_Msk</span></div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"> 3080</span><span class="preprocessor">#define GPIO_IDR_ID15_Pos                (15U)</span></div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18c156b5eb9356ecd1ba66c96864d5a5"> 3081</a></span><span class="preprocessor">#define GPIO_IDR_ID15_Msk                (0x1UL &lt;&lt; GPIO_IDR_ID15_Pos)           </span></div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"> 3082</span><span class="preprocessor">#define GPIO_IDR_ID15                    GPIO_IDR_ID15_Msk</span></div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"> 3083</span> </div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"> 3084</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"> 3085</span><span class="preprocessor">#define GPIO_IDR_IDR_0                   GPIO_IDR_ID0</span></div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"> 3086</span><span class="preprocessor">#define GPIO_IDR_IDR_1                   GPIO_IDR_ID1</span></div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"> 3087</span><span class="preprocessor">#define GPIO_IDR_IDR_2                   GPIO_IDR_ID2</span></div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"> 3088</span><span class="preprocessor">#define GPIO_IDR_IDR_3                   GPIO_IDR_ID3</span></div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"> 3089</span><span class="preprocessor">#define GPIO_IDR_IDR_4                   GPIO_IDR_ID4</span></div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"> 3090</span><span class="preprocessor">#define GPIO_IDR_IDR_5                   GPIO_IDR_ID5</span></div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"> 3091</span><span class="preprocessor">#define GPIO_IDR_IDR_6                   GPIO_IDR_ID6</span></div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"> 3092</span><span class="preprocessor">#define GPIO_IDR_IDR_7                   GPIO_IDR_ID7</span></div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"> 3093</span><span class="preprocessor">#define GPIO_IDR_IDR_8                   GPIO_IDR_ID8</span></div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"> 3094</span><span class="preprocessor">#define GPIO_IDR_IDR_9                   GPIO_IDR_ID9</span></div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"> 3095</span><span class="preprocessor">#define GPIO_IDR_IDR_10                  GPIO_IDR_ID10</span></div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"> 3096</span><span class="preprocessor">#define GPIO_IDR_IDR_11                  GPIO_IDR_ID11</span></div>
<div class="line"><a id="l03097" name="l03097"></a><span class="lineno"> 3097</span><span class="preprocessor">#define GPIO_IDR_IDR_12                  GPIO_IDR_ID12</span></div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"> 3098</span><span class="preprocessor">#define GPIO_IDR_IDR_13                  GPIO_IDR_ID13</span></div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"> 3099</span><span class="preprocessor">#define GPIO_IDR_IDR_14                  GPIO_IDR_ID14</span></div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"> 3100</span><span class="preprocessor">#define GPIO_IDR_IDR_15                  GPIO_IDR_ID15</span></div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"> 3101</span> </div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"> 3102</span><span class="comment">/******************  Bits definition for GPIO_ODR register  *******************/</span></div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"> 3103</span><span class="preprocessor">#define GPIO_ODR_OD0_Pos                 (0U)</span></div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c08637123e42a30fbf4e9e49feb650f"> 3104</a></span><span class="preprocessor">#define GPIO_ODR_OD0_Msk                 (0x1UL &lt;&lt; GPIO_ODR_OD0_Pos)            </span></div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"> 3105</span><span class="preprocessor">#define GPIO_ODR_OD0                     GPIO_ODR_OD0_Msk</span></div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"> 3106</span><span class="preprocessor">#define GPIO_ODR_OD1_Pos                 (1U)</span></div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga284902fc92059f740dc599945071d767"> 3107</a></span><span class="preprocessor">#define GPIO_ODR_OD1_Msk                 (0x1UL &lt;&lt; GPIO_ODR_OD1_Pos)            </span></div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"> 3108</span><span class="preprocessor">#define GPIO_ODR_OD1                     GPIO_ODR_OD1_Msk</span></div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"> 3109</span><span class="preprocessor">#define GPIO_ODR_OD2_Pos                 (2U)</span></div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b7c3794b7948875eea27a4b09bac063"> 3110</a></span><span class="preprocessor">#define GPIO_ODR_OD2_Msk                 (0x1UL &lt;&lt; GPIO_ODR_OD2_Pos)            </span></div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"> 3111</span><span class="preprocessor">#define GPIO_ODR_OD2                     GPIO_ODR_OD2_Msk</span></div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"> 3112</span><span class="preprocessor">#define GPIO_ODR_OD3_Pos                 (3U)</span></div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b3312000af1016c233b04590b8c054c"> 3113</a></span><span class="preprocessor">#define GPIO_ODR_OD3_Msk                 (0x1UL &lt;&lt; GPIO_ODR_OD3_Pos)            </span></div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"> 3114</span><span class="preprocessor">#define GPIO_ODR_OD3                     GPIO_ODR_OD3_Msk</span></div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"> 3115</span><span class="preprocessor">#define GPIO_ODR_OD4_Pos                 (4U)</span></div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab27b415dc46e3832b021eb0d697f1b13"> 3116</a></span><span class="preprocessor">#define GPIO_ODR_OD4_Msk                 (0x1UL &lt;&lt; GPIO_ODR_OD4_Pos)            </span></div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"> 3117</span><span class="preprocessor">#define GPIO_ODR_OD4                     GPIO_ODR_OD4_Msk</span></div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"> 3118</span><span class="preprocessor">#define GPIO_ODR_OD5_Pos                 (5U)</span></div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga530c4cdcbeb559b2f990a237b4765631"> 3119</a></span><span class="preprocessor">#define GPIO_ODR_OD5_Msk                 (0x1UL &lt;&lt; GPIO_ODR_OD5_Pos)            </span></div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"> 3120</span><span class="preprocessor">#define GPIO_ODR_OD5                     GPIO_ODR_OD5_Msk</span></div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"> 3121</span><span class="preprocessor">#define GPIO_ODR_OD6_Pos                 (6U)</span></div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga965661d93777219b16fee1d210831622"> 3122</a></span><span class="preprocessor">#define GPIO_ODR_OD6_Msk                 (0x1UL &lt;&lt; GPIO_ODR_OD6_Pos)            </span></div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"> 3123</span><span class="preprocessor">#define GPIO_ODR_OD6                     GPIO_ODR_OD6_Msk</span></div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"> 3124</span><span class="preprocessor">#define GPIO_ODR_OD7_Pos                 (7U)</span></div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad697f4e743a67aad8ad37560a176ed25"> 3125</a></span><span class="preprocessor">#define GPIO_ODR_OD7_Msk                 (0x1UL &lt;&lt; GPIO_ODR_OD7_Pos)            </span></div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"> 3126</span><span class="preprocessor">#define GPIO_ODR_OD7                     GPIO_ODR_OD7_Msk</span></div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"> 3127</span><span class="preprocessor">#define GPIO_ODR_OD8_Pos                 (8U)</span></div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacad5442c3f20d25fdb0b24d78d1eab5b"> 3128</a></span><span class="preprocessor">#define GPIO_ODR_OD8_Msk                 (0x1UL &lt;&lt; GPIO_ODR_OD8_Pos)            </span></div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"> 3129</span><span class="preprocessor">#define GPIO_ODR_OD8                     GPIO_ODR_OD8_Msk</span></div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"> 3130</span><span class="preprocessor">#define GPIO_ODR_OD9_Pos                 (9U)</span></div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga871215a04902f7abbc8e4753aa523d87"> 3131</a></span><span class="preprocessor">#define GPIO_ODR_OD9_Msk                 (0x1UL &lt;&lt; GPIO_ODR_OD9_Pos)            </span></div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"> 3132</span><span class="preprocessor">#define GPIO_ODR_OD9                     GPIO_ODR_OD9_Msk</span></div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"> 3133</span><span class="preprocessor">#define GPIO_ODR_OD10_Pos                (10U)</span></div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5e3aca353a76254fd8d02debede2fae"> 3134</a></span><span class="preprocessor">#define GPIO_ODR_OD10_Msk                (0x1UL &lt;&lt; GPIO_ODR_OD10_Pos)           </span></div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"> 3135</span><span class="preprocessor">#define GPIO_ODR_OD10                    GPIO_ODR_OD10_Msk</span></div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"> 3136</span><span class="preprocessor">#define GPIO_ODR_OD11_Pos                (11U)</span></div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5432eff2238e4c6adf1f5c5cda9a797d"> 3137</a></span><span class="preprocessor">#define GPIO_ODR_OD11_Msk                (0x1UL &lt;&lt; GPIO_ODR_OD11_Pos)           </span></div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"> 3138</span><span class="preprocessor">#define GPIO_ODR_OD11                    GPIO_ODR_OD11_Msk</span></div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"> 3139</span><span class="preprocessor">#define GPIO_ODR_OD12_Pos                (12U)</span></div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae85ad24a6fcfac506e330e0f896b1e23"> 3140</a></span><span class="preprocessor">#define GPIO_ODR_OD12_Msk                (0x1UL &lt;&lt; GPIO_ODR_OD12_Pos)           </span></div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"> 3141</span><span class="preprocessor">#define GPIO_ODR_OD12                    GPIO_ODR_OD12_Msk</span></div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"> 3142</span><span class="preprocessor">#define GPIO_ODR_OD13_Pos                (13U)</span></div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93481785eb62b6669b8aceb1907b8e13"> 3143</a></span><span class="preprocessor">#define GPIO_ODR_OD13_Msk                (0x1UL &lt;&lt; GPIO_ODR_OD13_Pos)           </span></div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"> 3144</span><span class="preprocessor">#define GPIO_ODR_OD13                    GPIO_ODR_OD13_Msk</span></div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"> 3145</span><span class="preprocessor">#define GPIO_ODR_OD14_Pos                (14U)</span></div>
<div class="line"><a id="l03146" name="l03146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf028b3836cb425dab56d38dd1df17062"> 3146</a></span><span class="preprocessor">#define GPIO_ODR_OD14_Msk                (0x1UL &lt;&lt; GPIO_ODR_OD14_Pos)           </span></div>
<div class="line"><a id="l03147" name="l03147"></a><span class="lineno"> 3147</span><span class="preprocessor">#define GPIO_ODR_OD14                    GPIO_ODR_OD14_Msk</span></div>
<div class="line"><a id="l03148" name="l03148"></a><span class="lineno"> 3148</span><span class="preprocessor">#define GPIO_ODR_OD15_Pos                (15U)</span></div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26a07f39cf1e55d17f56df37cd875288"> 3149</a></span><span class="preprocessor">#define GPIO_ODR_OD15_Msk                (0x1UL &lt;&lt; GPIO_ODR_OD15_Pos)           </span></div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"> 3150</span><span class="preprocessor">#define GPIO_ODR_OD15                    GPIO_ODR_OD15_Msk</span></div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"> 3151</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"> 3152</span><span class="preprocessor">#define GPIO_ODR_ODR_0                   GPIO_ODR_OD0</span></div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"> 3153</span><span class="preprocessor">#define GPIO_ODR_ODR_1                   GPIO_ODR_OD1</span></div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"> 3154</span><span class="preprocessor">#define GPIO_ODR_ODR_2                   GPIO_ODR_OD2</span></div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"> 3155</span><span class="preprocessor">#define GPIO_ODR_ODR_3                   GPIO_ODR_OD3</span></div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"> 3156</span><span class="preprocessor">#define GPIO_ODR_ODR_4                   GPIO_ODR_OD4</span></div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"> 3157</span><span class="preprocessor">#define GPIO_ODR_ODR_5                   GPIO_ODR_OD5</span></div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"> 3158</span><span class="preprocessor">#define GPIO_ODR_ODR_6                   GPIO_ODR_OD6</span></div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"> 3159</span><span class="preprocessor">#define GPIO_ODR_ODR_7                   GPIO_ODR_OD7</span></div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"> 3160</span><span class="preprocessor">#define GPIO_ODR_ODR_8                   GPIO_ODR_OD8</span></div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"> 3161</span><span class="preprocessor">#define GPIO_ODR_ODR_9                   GPIO_ODR_OD9</span></div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"> 3162</span><span class="preprocessor">#define GPIO_ODR_ODR_10                  GPIO_ODR_OD10</span></div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"> 3163</span><span class="preprocessor">#define GPIO_ODR_ODR_11                  GPIO_ODR_OD11</span></div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"> 3164</span><span class="preprocessor">#define GPIO_ODR_ODR_12                  GPIO_ODR_OD12</span></div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"> 3165</span><span class="preprocessor">#define GPIO_ODR_ODR_13                  GPIO_ODR_OD13</span></div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"> 3166</span><span class="preprocessor">#define GPIO_ODR_ODR_14                  GPIO_ODR_OD14</span></div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"> 3167</span><span class="preprocessor">#define GPIO_ODR_ODR_15                  GPIO_ODR_OD15</span></div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"> 3168</span> </div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"> 3169</span><span class="comment">/******************  Bits definition for GPIO_BSRR register  ******************/</span></div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"> 3170</span><span class="preprocessor">#define GPIO_BSRR_BS0_Pos                (0U)</span></div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga758aadb3c036759a162542216f98fcbc"> 3171</a></span><span class="preprocessor">#define GPIO_BSRR_BS0_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BS0_Pos)           </span></div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"> 3172</span><span class="preprocessor">#define GPIO_BSRR_BS0                    GPIO_BSRR_BS0_Msk</span></div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"> 3173</span><span class="preprocessor">#define GPIO_BSRR_BS1_Pos                (1U)</span></div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga875bc62855425da548fa2f68d3be0f49"> 3174</a></span><span class="preprocessor">#define GPIO_BSRR_BS1_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BS1_Pos)           </span></div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"> 3175</span><span class="preprocessor">#define GPIO_BSRR_BS1                    GPIO_BSRR_BS1_Msk</span></div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"> 3176</span><span class="preprocessor">#define GPIO_BSRR_BS2_Pos                (2U)</span></div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0d718587115b4b07190c9ade21789ac"> 3177</a></span><span class="preprocessor">#define GPIO_BSRR_BS2_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BS2_Pos)           </span></div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"> 3178</span><span class="preprocessor">#define GPIO_BSRR_BS2                    GPIO_BSRR_BS2_Msk</span></div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"> 3179</span><span class="preprocessor">#define GPIO_BSRR_BS3_Pos                (3U)</span></div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d8114b4db83d01096d0337750d3099"> 3180</a></span><span class="preprocessor">#define GPIO_BSRR_BS3_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BS3_Pos)           </span></div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"> 3181</span><span class="preprocessor">#define GPIO_BSRR_BS3                    GPIO_BSRR_BS3_Msk</span></div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"> 3182</span><span class="preprocessor">#define GPIO_BSRR_BS4_Pos                (4U)</span></div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0331d270ba3fe6bad1f3353ed09194bf"> 3183</a></span><span class="preprocessor">#define GPIO_BSRR_BS4_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BS4_Pos)           </span></div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"> 3184</span><span class="preprocessor">#define GPIO_BSRR_BS4                    GPIO_BSRR_BS4_Msk</span></div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"> 3185</span><span class="preprocessor">#define GPIO_BSRR_BS5_Pos                (5U)</span></div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga502f44e296cddc2c4099ab7e7e9b11d8"> 3186</a></span><span class="preprocessor">#define GPIO_BSRR_BS5_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BS5_Pos)           </span></div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"> 3187</span><span class="preprocessor">#define GPIO_BSRR_BS5                    GPIO_BSRR_BS5_Msk</span></div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"> 3188</span><span class="preprocessor">#define GPIO_BSRR_BS6_Pos                (6U)</span></div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d6a22635cfd41987e341af34b87a63"> 3189</a></span><span class="preprocessor">#define GPIO_BSRR_BS6_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BS6_Pos)           </span></div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"> 3190</span><span class="preprocessor">#define GPIO_BSRR_BS6                    GPIO_BSRR_BS6_Msk</span></div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"> 3191</span><span class="preprocessor">#define GPIO_BSRR_BS7_Pos                (7U)</span></div>
<div class="line"><a id="l03192" name="l03192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga635b08b445669748e8fadbcb0d2481e6"> 3192</a></span><span class="preprocessor">#define GPIO_BSRR_BS7_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BS7_Pos)           </span></div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"> 3193</span><span class="preprocessor">#define GPIO_BSRR_BS7                    GPIO_BSRR_BS7_Msk</span></div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"> 3194</span><span class="preprocessor">#define GPIO_BSRR_BS8_Pos                (8U)</span></div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga765d016146d30e6112499598959a948a"> 3195</a></span><span class="preprocessor">#define GPIO_BSRR_BS8_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BS8_Pos)           </span></div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"> 3196</span><span class="preprocessor">#define GPIO_BSRR_BS8                    GPIO_BSRR_BS8_Msk</span></div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"> 3197</span><span class="preprocessor">#define GPIO_BSRR_BS9_Pos                (9U)</span></div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e1f12d75678bb5d295b8f77d5db15a0"> 3198</a></span><span class="preprocessor">#define GPIO_BSRR_BS9_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BS9_Pos)           </span></div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"> 3199</span><span class="preprocessor">#define GPIO_BSRR_BS9                    GPIO_BSRR_BS9_Msk</span></div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"> 3200</span><span class="preprocessor">#define GPIO_BSRR_BS10_Pos               (10U)</span></div>
<div class="line"><a id="l03201" name="l03201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a8f9979581623c5ee8a3b16be563cd1"> 3201</a></span><span class="preprocessor">#define GPIO_BSRR_BS10_Msk               (0x1UL &lt;&lt; GPIO_BSRR_BS10_Pos)          </span></div>
<div class="line"><a id="l03202" name="l03202"></a><span class="lineno"> 3202</span><span class="preprocessor">#define GPIO_BSRR_BS10                   GPIO_BSRR_BS10_Msk</span></div>
<div class="line"><a id="l03203" name="l03203"></a><span class="lineno"> 3203</span><span class="preprocessor">#define GPIO_BSRR_BS11_Pos               (11U)</span></div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d224601eb9ec2476451efe136693769"> 3204</a></span><span class="preprocessor">#define GPIO_BSRR_BS11_Msk               (0x1UL &lt;&lt; GPIO_BSRR_BS11_Pos)          </span></div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"> 3205</span><span class="preprocessor">#define GPIO_BSRR_BS11                   GPIO_BSRR_BS11_Msk</span></div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"> 3206</span><span class="preprocessor">#define GPIO_BSRR_BS12_Pos               (12U)</span></div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cc01661d2dec2e9dd4b02528e271393"> 3207</a></span><span class="preprocessor">#define GPIO_BSRR_BS12_Msk               (0x1UL &lt;&lt; GPIO_BSRR_BS12_Pos)          </span></div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"> 3208</span><span class="preprocessor">#define GPIO_BSRR_BS12                   GPIO_BSRR_BS12_Msk</span></div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"> 3209</span><span class="preprocessor">#define GPIO_BSRR_BS13_Pos               (13U)</span></div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed57c94725261a35387ef04c9675cdbe"> 3210</a></span><span class="preprocessor">#define GPIO_BSRR_BS13_Msk               (0x1UL &lt;&lt; GPIO_BSRR_BS13_Pos)          </span></div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"> 3211</span><span class="preprocessor">#define GPIO_BSRR_BS13                   GPIO_BSRR_BS13_Msk</span></div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"> 3212</span><span class="preprocessor">#define GPIO_BSRR_BS14_Pos               (14U)</span></div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaaedec226989e8048f5cbde2de6c1c5"> 3213</a></span><span class="preprocessor">#define GPIO_BSRR_BS14_Msk               (0x1UL &lt;&lt; GPIO_BSRR_BS14_Pos)          </span></div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"> 3214</span><span class="preprocessor">#define GPIO_BSRR_BS14                   GPIO_BSRR_BS14_Msk</span></div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"> 3215</span><span class="preprocessor">#define GPIO_BSRR_BS15_Pos               (15U)</span></div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab40b26153e5c50ae45ebc6deb06cc0fb"> 3216</a></span><span class="preprocessor">#define GPIO_BSRR_BS15_Msk               (0x1UL &lt;&lt; GPIO_BSRR_BS15_Pos)          </span></div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"> 3217</span><span class="preprocessor">#define GPIO_BSRR_BS15                   GPIO_BSRR_BS15_Msk</span></div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"> 3218</span><span class="preprocessor">#define GPIO_BSRR_BR0_Pos                (16U)</span></div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6ca69cbc7e23bf313dda10288ce21f5"> 3219</a></span><span class="preprocessor">#define GPIO_BSRR_BR0_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BR0_Pos)           </span></div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"> 3220</span><span class="preprocessor">#define GPIO_BSRR_BR0                    GPIO_BSRR_BR0_Msk</span></div>
<div class="line"><a id="l03221" name="l03221"></a><span class="lineno"> 3221</span><span class="preprocessor">#define GPIO_BSRR_BR1_Pos                (17U)</span></div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9890be2a151b0b31119eba03b36b9df"> 3222</a></span><span class="preprocessor">#define GPIO_BSRR_BR1_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BR1_Pos)           </span></div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"> 3223</span><span class="preprocessor">#define GPIO_BSRR_BR1                    GPIO_BSRR_BR1_Msk</span></div>
<div class="line"><a id="l03224" name="l03224"></a><span class="lineno"> 3224</span><span class="preprocessor">#define GPIO_BSRR_BR2_Pos                (18U)</span></div>
<div class="line"><a id="l03225" name="l03225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca8d1db9b985749bcdcc4f83d80e25b1"> 3225</a></span><span class="preprocessor">#define GPIO_BSRR_BR2_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BR2_Pos)           </span></div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"> 3226</span><span class="preprocessor">#define GPIO_BSRR_BR2                    GPIO_BSRR_BR2_Msk</span></div>
<div class="line"><a id="l03227" name="l03227"></a><span class="lineno"> 3227</span><span class="preprocessor">#define GPIO_BSRR_BR3_Pos                (19U)</span></div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7045c8361aeed94f72ed591c604d1f1"> 3228</a></span><span class="preprocessor">#define GPIO_BSRR_BR3_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BR3_Pos)           </span></div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"> 3229</span><span class="preprocessor">#define GPIO_BSRR_BR3                    GPIO_BSRR_BR3_Msk</span></div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"> 3230</span><span class="preprocessor">#define GPIO_BSRR_BR4_Pos                (20U)</span></div>
<div class="line"><a id="l03231" name="l03231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94341de3b04731a0df5c530c572dad7f"> 3231</a></span><span class="preprocessor">#define GPIO_BSRR_BR4_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BR4_Pos)           </span></div>
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"> 3232</span><span class="preprocessor">#define GPIO_BSRR_BR4                    GPIO_BSRR_BR4_Msk</span></div>
<div class="line"><a id="l03233" name="l03233"></a><span class="lineno"> 3233</span><span class="preprocessor">#define GPIO_BSRR_BR5_Pos                (21U)</span></div>
<div class="line"><a id="l03234" name="l03234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d366ba8f09d9211e25c5e76b56a91af"> 3234</a></span><span class="preprocessor">#define GPIO_BSRR_BR5_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BR5_Pos)           </span></div>
<div class="line"><a id="l03235" name="l03235"></a><span class="lineno"> 3235</span><span class="preprocessor">#define GPIO_BSRR_BR5                    GPIO_BSRR_BR5_Msk</span></div>
<div class="line"><a id="l03236" name="l03236"></a><span class="lineno"> 3236</span><span class="preprocessor">#define GPIO_BSRR_BR6_Pos                (22U)</span></div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga354a942cded8f779316613b5a73b71ad"> 3237</a></span><span class="preprocessor">#define GPIO_BSRR_BR6_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BR6_Pos)           </span></div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"> 3238</span><span class="preprocessor">#define GPIO_BSRR_BR6                    GPIO_BSRR_BR6_Msk</span></div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"> 3239</span><span class="preprocessor">#define GPIO_BSRR_BR7_Pos                (23U)</span></div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b90d1d54ad1a0def096663cfe9cbd74"> 3240</a></span><span class="preprocessor">#define GPIO_BSRR_BR7_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BR7_Pos)           </span></div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"> 3241</span><span class="preprocessor">#define GPIO_BSRR_BR7                    GPIO_BSRR_BR7_Msk</span></div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"> 3242</span><span class="preprocessor">#define GPIO_BSRR_BR8_Pos                (24U)</span></div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5460b708647c1a9f742c0ff0d5bcb17b"> 3243</a></span><span class="preprocessor">#define GPIO_BSRR_BR8_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BR8_Pos)           </span></div>
<div class="line"><a id="l03244" name="l03244"></a><span class="lineno"> 3244</span><span class="preprocessor">#define GPIO_BSRR_BR8                    GPIO_BSRR_BR8_Msk</span></div>
<div class="line"><a id="l03245" name="l03245"></a><span class="lineno"> 3245</span><span class="preprocessor">#define GPIO_BSRR_BR9_Pos                (25U)</span></div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aa6d3943ec6a8d96dd855f436ab8e19"> 3246</a></span><span class="preprocessor">#define GPIO_BSRR_BR9_Msk                (0x1UL &lt;&lt; GPIO_BSRR_BR9_Pos)           </span></div>
<div class="line"><a id="l03247" name="l03247"></a><span class="lineno"> 3247</span><span class="preprocessor">#define GPIO_BSRR_BR9                    GPIO_BSRR_BR9_Msk</span></div>
<div class="line"><a id="l03248" name="l03248"></a><span class="lineno"> 3248</span><span class="preprocessor">#define GPIO_BSRR_BR10_Pos               (26U)</span></div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3f93f6e94ae0d842e5b0cda9ba6a1cd"> 3249</a></span><span class="preprocessor">#define GPIO_BSRR_BR10_Msk               (0x1UL &lt;&lt; GPIO_BSRR_BR10_Pos)          </span></div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"> 3250</span><span class="preprocessor">#define GPIO_BSRR_BR10                   GPIO_BSRR_BR10_Msk</span></div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"> 3251</span><span class="preprocessor">#define GPIO_BSRR_BR11_Pos               (27U)</span></div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f483f67fbc5614c010aa147e9ce6b3f"> 3252</a></span><span class="preprocessor">#define GPIO_BSRR_BR11_Msk               (0x1UL &lt;&lt; GPIO_BSRR_BR11_Pos)          </span></div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"> 3253</span><span class="preprocessor">#define GPIO_BSRR_BR11                   GPIO_BSRR_BR11_Msk</span></div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"> 3254</span><span class="preprocessor">#define GPIO_BSRR_BR12_Pos               (28U)</span></div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa10f5ee9aeb2eefb25fd195e472c0de8"> 3255</a></span><span class="preprocessor">#define GPIO_BSRR_BR12_Msk               (0x1UL &lt;&lt; GPIO_BSRR_BR12_Pos)          </span></div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"> 3256</span><span class="preprocessor">#define GPIO_BSRR_BR12                   GPIO_BSRR_BR12_Msk</span></div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"> 3257</span><span class="preprocessor">#define GPIO_BSRR_BR13_Pos               (29U)</span></div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d000805bb6f4ad68ec73159df771422"> 3258</a></span><span class="preprocessor">#define GPIO_BSRR_BR13_Msk               (0x1UL &lt;&lt; GPIO_BSRR_BR13_Pos)          </span></div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"> 3259</span><span class="preprocessor">#define GPIO_BSRR_BR13                   GPIO_BSRR_BR13_Msk</span></div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"> 3260</span><span class="preprocessor">#define GPIO_BSRR_BR14_Pos               (30U)</span></div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ad1816ec382b6ef6e952cef1408933f"> 3261</a></span><span class="preprocessor">#define GPIO_BSRR_BR14_Msk               (0x1UL &lt;&lt; GPIO_BSRR_BR14_Pos)          </span></div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"> 3262</span><span class="preprocessor">#define GPIO_BSRR_BR14                   GPIO_BSRR_BR14_Msk</span></div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"> 3263</span><span class="preprocessor">#define GPIO_BSRR_BR15_Pos               (31U)</span></div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8c00dff452eea9a285e36a81c5abd79"> 3264</a></span><span class="preprocessor">#define GPIO_BSRR_BR15_Msk               (0x1UL &lt;&lt; GPIO_BSRR_BR15_Pos)          </span></div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"> 3265</span><span class="preprocessor">#define GPIO_BSRR_BR15                   GPIO_BSRR_BR15_Msk</span></div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"> 3266</span> </div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"> 3267</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"> 3268</span><span class="preprocessor">#define GPIO_BSRR_BS_0                   GPIO_BSRR_BS0</span></div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"> 3269</span><span class="preprocessor">#define GPIO_BSRR_BS_1                   GPIO_BSRR_BS1</span></div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"> 3270</span><span class="preprocessor">#define GPIO_BSRR_BS_2                   GPIO_BSRR_BS2</span></div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"> 3271</span><span class="preprocessor">#define GPIO_BSRR_BS_3                   GPIO_BSRR_BS3</span></div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"> 3272</span><span class="preprocessor">#define GPIO_BSRR_BS_4                   GPIO_BSRR_BS4</span></div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"> 3273</span><span class="preprocessor">#define GPIO_BSRR_BS_5                   GPIO_BSRR_BS5</span></div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"> 3274</span><span class="preprocessor">#define GPIO_BSRR_BS_6                   GPIO_BSRR_BS6</span></div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"> 3275</span><span class="preprocessor">#define GPIO_BSRR_BS_7                   GPIO_BSRR_BS7</span></div>
<div class="line"><a id="l03276" name="l03276"></a><span class="lineno"> 3276</span><span class="preprocessor">#define GPIO_BSRR_BS_8                   GPIO_BSRR_BS8</span></div>
<div class="line"><a id="l03277" name="l03277"></a><span class="lineno"> 3277</span><span class="preprocessor">#define GPIO_BSRR_BS_9                   GPIO_BSRR_BS9</span></div>
<div class="line"><a id="l03278" name="l03278"></a><span class="lineno"> 3278</span><span class="preprocessor">#define GPIO_BSRR_BS_10                  GPIO_BSRR_BS10</span></div>
<div class="line"><a id="l03279" name="l03279"></a><span class="lineno"> 3279</span><span class="preprocessor">#define GPIO_BSRR_BS_11                  GPIO_BSRR_BS11</span></div>
<div class="line"><a id="l03280" name="l03280"></a><span class="lineno"> 3280</span><span class="preprocessor">#define GPIO_BSRR_BS_12                  GPIO_BSRR_BS12</span></div>
<div class="line"><a id="l03281" name="l03281"></a><span class="lineno"> 3281</span><span class="preprocessor">#define GPIO_BSRR_BS_13                  GPIO_BSRR_BS13</span></div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"> 3282</span><span class="preprocessor">#define GPIO_BSRR_BS_14                  GPIO_BSRR_BS14</span></div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"> 3283</span><span class="preprocessor">#define GPIO_BSRR_BS_15                  GPIO_BSRR_BS15</span></div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"> 3284</span><span class="preprocessor">#define GPIO_BSRR_BR_0                   GPIO_BSRR_BR0</span></div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"> 3285</span><span class="preprocessor">#define GPIO_BSRR_BR_1                   GPIO_BSRR_BR1</span></div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"> 3286</span><span class="preprocessor">#define GPIO_BSRR_BR_2                   GPIO_BSRR_BR2</span></div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"> 3287</span><span class="preprocessor">#define GPIO_BSRR_BR_3                   GPIO_BSRR_BR3</span></div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"> 3288</span><span class="preprocessor">#define GPIO_BSRR_BR_4                   GPIO_BSRR_BR4</span></div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"> 3289</span><span class="preprocessor">#define GPIO_BSRR_BR_5                   GPIO_BSRR_BR5</span></div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"> 3290</span><span class="preprocessor">#define GPIO_BSRR_BR_6                   GPIO_BSRR_BR6</span></div>
<div class="line"><a id="l03291" name="l03291"></a><span class="lineno"> 3291</span><span class="preprocessor">#define GPIO_BSRR_BR_7                   GPIO_BSRR_BR7</span></div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"> 3292</span><span class="preprocessor">#define GPIO_BSRR_BR_8                   GPIO_BSRR_BR8</span></div>
<div class="line"><a id="l03293" name="l03293"></a><span class="lineno"> 3293</span><span class="preprocessor">#define GPIO_BSRR_BR_9                   GPIO_BSRR_BR9</span></div>
<div class="line"><a id="l03294" name="l03294"></a><span class="lineno"> 3294</span><span class="preprocessor">#define GPIO_BSRR_BR_10                  GPIO_BSRR_BR10</span></div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"> 3295</span><span class="preprocessor">#define GPIO_BSRR_BR_11                  GPIO_BSRR_BR11</span></div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"> 3296</span><span class="preprocessor">#define GPIO_BSRR_BR_12                  GPIO_BSRR_BR12</span></div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"> 3297</span><span class="preprocessor">#define GPIO_BSRR_BR_13                  GPIO_BSRR_BR13</span></div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"> 3298</span><span class="preprocessor">#define GPIO_BSRR_BR_14                  GPIO_BSRR_BR14</span></div>
<div class="line"><a id="l03299" name="l03299"></a><span class="lineno"> 3299</span><span class="preprocessor">#define GPIO_BSRR_BR_15                  GPIO_BSRR_BR15</span></div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"> 3300</span><span class="preprocessor">#define GPIO_BRR_BR0                     GPIO_BSRR_BR0</span></div>
<div class="line"><a id="l03301" name="l03301"></a><span class="lineno"> 3301</span><span class="preprocessor">#define GPIO_BRR_BR0_Pos                 GPIO_BSRR_BR0_Pos</span></div>
<div class="line"><a id="l03302" name="l03302"></a><span class="lineno"> 3302</span><span class="preprocessor">#define GPIO_BRR_BR0_Msk                 GPIO_BSRR_BR0_Msk</span></div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"> 3303</span><span class="preprocessor">#define GPIO_BRR_BR1                     GPIO_BSRR_BR1</span></div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"> 3304</span><span class="preprocessor">#define GPIO_BRR_BR1_Pos                 GPIO_BSRR_BR1_Pos</span></div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"> 3305</span><span class="preprocessor">#define GPIO_BRR_BR1_Msk                 GPIO_BSRR_BR1_Msk</span></div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"> 3306</span><span class="preprocessor">#define GPIO_BRR_BR2                     GPIO_BSRR_BR2</span></div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"> 3307</span><span class="preprocessor">#define GPIO_BRR_BR2_Pos                 GPIO_BSRR_BR2_Pos</span></div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"> 3308</span><span class="preprocessor">#define GPIO_BRR_BR2_Msk                 GPIO_BSRR_BR2_Msk</span></div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"> 3309</span><span class="preprocessor">#define GPIO_BRR_BR3                     GPIO_BSRR_BR3</span></div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"> 3310</span><span class="preprocessor">#define GPIO_BRR_BR3_Pos                 GPIO_BSRR_BR3_Pos</span></div>
<div class="line"><a id="l03311" name="l03311"></a><span class="lineno"> 3311</span><span class="preprocessor">#define GPIO_BRR_BR3_Msk                 GPIO_BSRR_BR3_Msk</span></div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"> 3312</span><span class="preprocessor">#define GPIO_BRR_BR4                     GPIO_BSRR_BR4</span></div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"> 3313</span><span class="preprocessor">#define GPIO_BRR_BR4_Pos                 GPIO_BSRR_BR4_Pos</span></div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"> 3314</span><span class="preprocessor">#define GPIO_BRR_BR4_Msk                 GPIO_BSRR_BR4_Msk</span></div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"> 3315</span><span class="preprocessor">#define GPIO_BRR_BR5                     GPIO_BSRR_BR5</span></div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"> 3316</span><span class="preprocessor">#define GPIO_BRR_BR5_Pos                 GPIO_BSRR_BR5_Pos</span></div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"> 3317</span><span class="preprocessor">#define GPIO_BRR_BR5_Msk                 GPIO_BSRR_BR5_Msk</span></div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"> 3318</span><span class="preprocessor">#define GPIO_BRR_BR6                     GPIO_BSRR_BR6</span></div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"> 3319</span><span class="preprocessor">#define GPIO_BRR_BR6_Pos                 GPIO_BSRR_BR6_Pos</span></div>
<div class="line"><a id="l03320" name="l03320"></a><span class="lineno"> 3320</span><span class="preprocessor">#define GPIO_BRR_BR6_Msk                 GPIO_BSRR_BR6_Msk</span></div>
<div class="line"><a id="l03321" name="l03321"></a><span class="lineno"> 3321</span><span class="preprocessor">#define GPIO_BRR_BR7                     GPIO_BSRR_BR7</span></div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"> 3322</span><span class="preprocessor">#define GPIO_BRR_BR7_Pos                 GPIO_BSRR_BR7_Pos</span></div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"> 3323</span><span class="preprocessor">#define GPIO_BRR_BR7_Msk                 GPIO_BSRR_BR7_Msk</span></div>
<div class="line"><a id="l03324" name="l03324"></a><span class="lineno"> 3324</span><span class="preprocessor">#define GPIO_BRR_BR8                     GPIO_BSRR_BR8</span></div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"> 3325</span><span class="preprocessor">#define GPIO_BRR_BR8_Pos                 GPIO_BSRR_BR8_Pos</span></div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"> 3326</span><span class="preprocessor">#define GPIO_BRR_BR8_Msk                 GPIO_BSRR_BR8_Msk</span></div>
<div class="line"><a id="l03327" name="l03327"></a><span class="lineno"> 3327</span><span class="preprocessor">#define GPIO_BRR_BR9                     GPIO_BSRR_BR9</span></div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"> 3328</span><span class="preprocessor">#define GPIO_BRR_BR9_Pos                 GPIO_BSRR_BR9_Pos</span></div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"> 3329</span><span class="preprocessor">#define GPIO_BRR_BR9_Msk                 GPIO_BSRR_BR9_Msk</span></div>
<div class="line"><a id="l03330" name="l03330"></a><span class="lineno"> 3330</span><span class="preprocessor">#define GPIO_BRR_BR10                    GPIO_BSRR_BR10</span></div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"> 3331</span><span class="preprocessor">#define GPIO_BRR_BR10_Pos                GPIO_BSRR_BR10_Pos</span></div>
<div class="line"><a id="l03332" name="l03332"></a><span class="lineno"> 3332</span><span class="preprocessor">#define GPIO_BRR_BR10_Msk                GPIO_BSRR_BR10_Msk</span></div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"> 3333</span><span class="preprocessor">#define GPIO_BRR_BR11                    GPIO_BSRR_BR11</span></div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"> 3334</span><span class="preprocessor">#define GPIO_BRR_BR11_Pos                GPIO_BSRR_BR11_Pos</span></div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"> 3335</span><span class="preprocessor">#define GPIO_BRR_BR11_Msk                GPIO_BSRR_BR11_Msk</span></div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"> 3336</span><span class="preprocessor">#define GPIO_BRR_BR12                    GPIO_BSRR_BR12</span></div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"> 3337</span><span class="preprocessor">#define GPIO_BRR_BR12_Pos                GPIO_BSRR_BR12_Pos</span></div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"> 3338</span><span class="preprocessor">#define GPIO_BRR_BR12_Msk                GPIO_BSRR_BR12_Msk</span></div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"> 3339</span><span class="preprocessor">#define GPIO_BRR_BR13                    GPIO_BSRR_BR13</span></div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"> 3340</span><span class="preprocessor">#define GPIO_BRR_BR13_Pos                GPIO_BSRR_BR13_Pos</span></div>
<div class="line"><a id="l03341" name="l03341"></a><span class="lineno"> 3341</span><span class="preprocessor">#define GPIO_BRR_BR13_Msk                GPIO_BSRR_BR13_Msk</span></div>
<div class="line"><a id="l03342" name="l03342"></a><span class="lineno"> 3342</span><span class="preprocessor">#define GPIO_BRR_BR14                    GPIO_BSRR_BR14</span></div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"> 3343</span><span class="preprocessor">#define GPIO_BRR_BR14_Pos                GPIO_BSRR_BR14_Pos</span></div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"> 3344</span><span class="preprocessor">#define GPIO_BRR_BR14_Msk                GPIO_BSRR_BR14_Msk</span></div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"> 3345</span><span class="preprocessor">#define GPIO_BRR_BR15                    GPIO_BSRR_BR15</span></div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"> 3346</span><span class="preprocessor">#define GPIO_BRR_BR15_Pos                GPIO_BSRR_BR15_Pos</span></div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"> 3347</span><span class="preprocessor">#define GPIO_BRR_BR15_Msk                GPIO_BSRR_BR15_Msk</span></div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"> 3348</span><span class="comment">/****************** Bit definition for GPIO_LCKR register *********************/</span></div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"> 3349</span><span class="preprocessor">#define GPIO_LCKR_LCK0_Pos               (0U)</span></div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b01ced29f1324ec2711a784f35504dd"> 3350</a></span><span class="preprocessor">#define GPIO_LCKR_LCK0_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK0_Pos)          </span></div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"> 3351</span><span class="preprocessor">#define GPIO_LCKR_LCK0                   GPIO_LCKR_LCK0_Msk</span></div>
<div class="line"><a id="l03352" name="l03352"></a><span class="lineno"> 3352</span><span class="preprocessor">#define GPIO_LCKR_LCK1_Pos               (1U)</span></div>
<div class="line"><a id="l03353" name="l03353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4780ec15743062227ad0808efb16d633"> 3353</a></span><span class="preprocessor">#define GPIO_LCKR_LCK1_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK1_Pos)          </span></div>
<div class="line"><a id="l03354" name="l03354"></a><span class="lineno"> 3354</span><span class="preprocessor">#define GPIO_LCKR_LCK1                   GPIO_LCKR_LCK1_Msk</span></div>
<div class="line"><a id="l03355" name="l03355"></a><span class="lineno"> 3355</span><span class="preprocessor">#define GPIO_LCKR_LCK2_Pos               (2U)</span></div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8315e9687b2a21a55a2abe39d42fdf"> 3356</a></span><span class="preprocessor">#define GPIO_LCKR_LCK2_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK2_Pos)          </span></div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"> 3357</span><span class="preprocessor">#define GPIO_LCKR_LCK2                   GPIO_LCKR_LCK2_Msk</span></div>
<div class="line"><a id="l03358" name="l03358"></a><span class="lineno"> 3358</span><span class="preprocessor">#define GPIO_LCKR_LCK3_Pos               (3U)</span></div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2a02d88e51b603d4b80078ccf691e0"> 3359</a></span><span class="preprocessor">#define GPIO_LCKR_LCK3_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK3_Pos)          </span></div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"> 3360</span><span class="preprocessor">#define GPIO_LCKR_LCK3                   GPIO_LCKR_LCK3_Msk</span></div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"> 3361</span><span class="preprocessor">#define GPIO_LCKR_LCK4_Pos               (4U)</span></div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c6dff29eb48ca0a5f6da2bc0bf3639"> 3362</a></span><span class="preprocessor">#define GPIO_LCKR_LCK4_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK4_Pos)          </span></div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"> 3363</span><span class="preprocessor">#define GPIO_LCKR_LCK4                   GPIO_LCKR_LCK4_Msk</span></div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"> 3364</span><span class="preprocessor">#define GPIO_LCKR_LCK5_Pos               (5U)</span></div>
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc6ac7aca22480f300049102d2b1c4be"> 3365</a></span><span class="preprocessor">#define GPIO_LCKR_LCK5_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK5_Pos)          </span></div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"> 3366</span><span class="preprocessor">#define GPIO_LCKR_LCK5                   GPIO_LCKR_LCK5_Msk</span></div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"> 3367</span><span class="preprocessor">#define GPIO_LCKR_LCK6_Pos               (6U)</span></div>
<div class="line"><a id="l03368" name="l03368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga083a590c26723e38ae5d7fd77e23809c"> 3368</a></span><span class="preprocessor">#define GPIO_LCKR_LCK6_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK6_Pos)          </span></div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"> 3369</span><span class="preprocessor">#define GPIO_LCKR_LCK6                   GPIO_LCKR_LCK6_Msk</span></div>
<div class="line"><a id="l03370" name="l03370"></a><span class="lineno"> 3370</span><span class="preprocessor">#define GPIO_LCKR_LCK7_Pos               (7U)</span></div>
<div class="line"><a id="l03371" name="l03371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b322ee1833e0c7d369127406b5ea90e"> 3371</a></span><span class="preprocessor">#define GPIO_LCKR_LCK7_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK7_Pos)          </span></div>
<div class="line"><a id="l03372" name="l03372"></a><span class="lineno"> 3372</span><span class="preprocessor">#define GPIO_LCKR_LCK7                   GPIO_LCKR_LCK7_Msk</span></div>
<div class="line"><a id="l03373" name="l03373"></a><span class="lineno"> 3373</span><span class="preprocessor">#define GPIO_LCKR_LCK8_Pos               (8U)</span></div>
<div class="line"><a id="l03374" name="l03374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0e44a9155de4980cdb0f8c4d3afc43e"> 3374</a></span><span class="preprocessor">#define GPIO_LCKR_LCK8_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK8_Pos)          </span></div>
<div class="line"><a id="l03375" name="l03375"></a><span class="lineno"> 3375</span><span class="preprocessor">#define GPIO_LCKR_LCK8                   GPIO_LCKR_LCK8_Msk</span></div>
<div class="line"><a id="l03376" name="l03376"></a><span class="lineno"> 3376</span><span class="preprocessor">#define GPIO_LCKR_LCK9_Pos               (9U)</span></div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga551c1ad8749c8ddb6785c06c1461338f"> 3377</a></span><span class="preprocessor">#define GPIO_LCKR_LCK9_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCK9_Pos)          </span></div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"> 3378</span><span class="preprocessor">#define GPIO_LCKR_LCK9                   GPIO_LCKR_LCK9_Msk</span></div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"> 3379</span><span class="preprocessor">#define GPIO_LCKR_LCK10_Pos              (10U)</span></div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1373c9d71b76f466fd817823e64e7aae"> 3380</a></span><span class="preprocessor">#define GPIO_LCKR_LCK10_Msk              (0x1UL &lt;&lt; GPIO_LCKR_LCK10_Pos)         </span></div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"> 3381</span><span class="preprocessor">#define GPIO_LCKR_LCK10                  GPIO_LCKR_LCK10_Msk</span></div>
<div class="line"><a id="l03382" name="l03382"></a><span class="lineno"> 3382</span><span class="preprocessor">#define GPIO_LCKR_LCK11_Pos              (11U)</span></div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aea84ab5cf33a4b62cdb3af4a819bde"> 3383</a></span><span class="preprocessor">#define GPIO_LCKR_LCK11_Msk              (0x1UL &lt;&lt; GPIO_LCKR_LCK11_Pos)         </span></div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"> 3384</span><span class="preprocessor">#define GPIO_LCKR_LCK11                  GPIO_LCKR_LCK11_Msk</span></div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"> 3385</span><span class="preprocessor">#define GPIO_LCKR_LCK12_Pos              (12U)</span></div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf21271b45020769396b2980a02a4c309"> 3386</a></span><span class="preprocessor">#define GPIO_LCKR_LCK12_Msk              (0x1UL &lt;&lt; GPIO_LCKR_LCK12_Pos)         </span></div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"> 3387</span><span class="preprocessor">#define GPIO_LCKR_LCK12                  GPIO_LCKR_LCK12_Msk</span></div>
<div class="line"><a id="l03388" name="l03388"></a><span class="lineno"> 3388</span><span class="preprocessor">#define GPIO_LCKR_LCK13_Pos              (13U)</span></div>
<div class="line"><a id="l03389" name="l03389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64171a6f566fed1f9ea7418d6a00871c"> 3389</a></span><span class="preprocessor">#define GPIO_LCKR_LCK13_Msk              (0x1UL &lt;&lt; GPIO_LCKR_LCK13_Pos)         </span></div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"> 3390</span><span class="preprocessor">#define GPIO_LCKR_LCK13                  GPIO_LCKR_LCK13_Msk</span></div>
<div class="line"><a id="l03391" name="l03391"></a><span class="lineno"> 3391</span><span class="preprocessor">#define GPIO_LCKR_LCK14_Pos              (14U)</span></div>
<div class="line"><a id="l03392" name="l03392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac42b591ea761bd0ee23287ff8d508714"> 3392</a></span><span class="preprocessor">#define GPIO_LCKR_LCK14_Msk              (0x1UL &lt;&lt; GPIO_LCKR_LCK14_Pos)         </span></div>
<div class="line"><a id="l03393" name="l03393"></a><span class="lineno"> 3393</span><span class="preprocessor">#define GPIO_LCKR_LCK14                  GPIO_LCKR_LCK14_Msk</span></div>
<div class="line"><a id="l03394" name="l03394"></a><span class="lineno"> 3394</span><span class="preprocessor">#define GPIO_LCKR_LCK15_Pos              (15U)</span></div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3841ea86b5a8200485ab90c2c6511cec"> 3395</a></span><span class="preprocessor">#define GPIO_LCKR_LCK15_Msk              (0x1UL &lt;&lt; GPIO_LCKR_LCK15_Pos)         </span></div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"> 3396</span><span class="preprocessor">#define GPIO_LCKR_LCK15                  GPIO_LCKR_LCK15_Msk</span></div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"> 3397</span><span class="preprocessor">#define GPIO_LCKR_LCKK_Pos               (16U)</span></div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9312bf35ddbae593f8e94b3ea7dce9b5"> 3398</a></span><span class="preprocessor">#define GPIO_LCKR_LCKK_Msk               (0x1UL &lt;&lt; GPIO_LCKR_LCKK_Pos)          </span></div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"> 3399</span><span class="preprocessor">#define GPIO_LCKR_LCKK                   GPIO_LCKR_LCKK_Msk</span></div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"> 3400</span><span class="comment">/****************** Bit definition for GPIO_AFRL register *********************/</span></div>
<div class="line"><a id="l03401" name="l03401"></a><span class="lineno"> 3401</span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_Pos             (0U)</span></div>
<div class="line"><a id="l03402" name="l03402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214860438ba3256833543e2f5018922f"> 3402</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_Msk             (0xFUL &lt;&lt; GPIO_AFRL_AFSEL0_Pos)        </span></div>
<div class="line"><a id="l03403" name="l03403"></a><span class="lineno"> 3403</span><span class="preprocessor">#define GPIO_AFRL_AFSEL0                 GPIO_AFRL_AFSEL0_Msk</span></div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d64770b98ab6db5eee36068d6e0c45a"> 3404</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_0               (0x1UL &lt;&lt; GPIO_AFRL_AFSEL0_Pos)        </span></div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabf16f4a3f9458d9576accc1695bed4a"> 3405</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_1               (0x2UL &lt;&lt; GPIO_AFRL_AFSEL0_Pos)        </span></div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab872e44f9df01f18e4f78cee45d5cf43"> 3406</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_2               (0x4UL &lt;&lt; GPIO_AFRL_AFSEL0_Pos)        </span></div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a83a0eb943535ea970419f7bb87fa52"> 3407</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL0_3               (0x8UL &lt;&lt; GPIO_AFRL_AFSEL0_Pos)        </span></div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"> 3408</span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_Pos             (4U)</span></div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aac45598b88539da585e098fc93d68b"> 3409</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_Msk             (0xFUL &lt;&lt; GPIO_AFRL_AFSEL1_Pos)        </span></div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"> 3410</span><span class="preprocessor">#define GPIO_AFRL_AFSEL1                 GPIO_AFRL_AFSEL1_Msk</span></div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6834a1a64ce4c42bd71cdb0bc685f06"> 3411</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_0               (0x1UL &lt;&lt; GPIO_AFRL_AFSEL1_Pos)        </span></div>
<div class="line"><a id="l03412" name="l03412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4f1e8fe3cf48f2dcdd6cd96c88b5754"> 3412</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_1               (0x2UL &lt;&lt; GPIO_AFRL_AFSEL1_Pos)        </span></div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac38c620ad920142f38db8ef78674df56"> 3413</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_2               (0x4UL &lt;&lt; GPIO_AFRL_AFSEL1_Pos)        </span></div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ee3c6fd5280247ff5cb1e4c139ab85d"> 3414</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL1_3               (0x8UL &lt;&lt; GPIO_AFRL_AFSEL1_Pos)        </span></div>
<div class="line"><a id="l03415" name="l03415"></a><span class="lineno"> 3415</span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_Pos             (8U)</span></div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga729f1e6b663a55ce7f5cfbe1c71489a4"> 3416</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_Msk             (0xFUL &lt;&lt; GPIO_AFRL_AFSEL2_Pos)        </span></div>
<div class="line"><a id="l03417" name="l03417"></a><span class="lineno"> 3417</span><span class="preprocessor">#define GPIO_AFRL_AFSEL2                 GPIO_AFRL_AFSEL2_Msk</span></div>
<div class="line"><a id="l03418" name="l03418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga566eef02569b14ba89745698e4c7f4cb"> 3418</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_0               (0x1UL &lt;&lt; GPIO_AFRL_AFSEL2_Pos)        </span></div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99704f0bd6543a391b934faae9f86c0e"> 3419</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_1               (0x2UL &lt;&lt; GPIO_AFRL_AFSEL2_Pos)        </span></div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e90655a95edd288bda4552137310e7c"> 3420</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_2               (0x4UL &lt;&lt; GPIO_AFRL_AFSEL2_Pos)        </span></div>
<div class="line"><a id="l03421" name="l03421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a2b8fe31b1620d99caaa0d5b00214fc"> 3421</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL2_3               (0x8UL &lt;&lt; GPIO_AFRL_AFSEL2_Pos)        </span></div>
<div class="line"><a id="l03422" name="l03422"></a><span class="lineno"> 3422</span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_Pos             (12U)</span></div>
<div class="line"><a id="l03423" name="l03423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf34ee7b30defbcad60d167a279a8c17d"> 3423</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_Msk             (0xFUL &lt;&lt; GPIO_AFRL_AFSEL3_Pos)        </span></div>
<div class="line"><a id="l03424" name="l03424"></a><span class="lineno"> 3424</span><span class="preprocessor">#define GPIO_AFRL_AFSEL3                 GPIO_AFRL_AFSEL3_Msk</span></div>
<div class="line"><a id="l03425" name="l03425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0eb39bec095e2b4661141b20c1bd80d"> 3425</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_0               (0x1UL &lt;&lt; GPIO_AFRL_AFSEL3_Pos)        </span></div>
<div class="line"><a id="l03426" name="l03426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97101a6c182091257d9a86f38bbf8015"> 3426</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_1               (0x2UL &lt;&lt; GPIO_AFRL_AFSEL3_Pos)        </span></div>
<div class="line"><a id="l03427" name="l03427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf97dd08bfd9439ae9a8be2aae31572ab"> 3427</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_2               (0x4UL &lt;&lt; GPIO_AFRL_AFSEL3_Pos)        </span></div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga640b17198ae3a4dca834c93941bb459e"> 3428</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL3_3               (0x8UL &lt;&lt; GPIO_AFRL_AFSEL3_Pos)        </span></div>
<div class="line"><a id="l03429" name="l03429"></a><span class="lineno"> 3429</span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_Pos             (16U)</span></div>
<div class="line"><a id="l03430" name="l03430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47cfab1b5c3a37414bc4a6ac2cbd746a"> 3430</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_Msk             (0xFUL &lt;&lt; GPIO_AFRL_AFSEL4_Pos)        </span></div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"> 3431</span><span class="preprocessor">#define GPIO_AFRL_AFSEL4                 GPIO_AFRL_AFSEL4_Msk</span></div>
<div class="line"><a id="l03432" name="l03432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga958dcb0150574251c77490397469d443"> 3432</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_0               (0x1UL &lt;&lt; GPIO_AFRL_AFSEL4_Pos)        </span></div>
<div class="line"><a id="l03433" name="l03433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f30587f699e9b28347b41b1752d846"> 3433</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_1               (0x2UL &lt;&lt; GPIO_AFRL_AFSEL4_Pos)        </span></div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeb379dcb35516d7744e8a7467aa9ddf"> 3434</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_2               (0x4UL &lt;&lt; GPIO_AFRL_AFSEL4_Pos)        </span></div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c7a684490eaf01f5e1bd29f89bebfb8"> 3435</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL4_3               (0x8UL &lt;&lt; GPIO_AFRL_AFSEL4_Pos)        </span></div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"> 3436</span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_Pos             (20U)</span></div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf514d5f0c3456e2f7fc6d82f2b392051"> 3437</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_Msk             (0xFUL &lt;&lt; GPIO_AFRL_AFSEL5_Pos)        </span></div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"> 3438</span><span class="preprocessor">#define GPIO_AFRL_AFSEL5                 GPIO_AFRL_AFSEL5_Msk</span></div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fba4a0c264295148200fdbea3645efb"> 3439</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_0               (0x1UL &lt;&lt; GPIO_AFRL_AFSEL5_Pos)        </span></div>
<div class="line"><a id="l03440" name="l03440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf532421a6d6665eb9dd82752aa71bda6"> 3440</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_1               (0x2UL &lt;&lt; GPIO_AFRL_AFSEL5_Pos)        </span></div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga600caf3a081a223a0c9bbd22c1d65fd7"> 3441</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_2               (0x4UL &lt;&lt; GPIO_AFRL_AFSEL5_Pos)        </span></div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cf281224f66730f522948ce2f16a9dc"> 3442</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL5_3               (0x8UL &lt;&lt; GPIO_AFRL_AFSEL5_Pos)        </span></div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"> 3443</span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_Pos             (24U)</span></div>
<div class="line"><a id="l03444" name="l03444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb4e272e9b14944740fbe643542f0ade"> 3444</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_Msk             (0xFUL &lt;&lt; GPIO_AFRL_AFSEL6_Pos)        </span></div>
<div class="line"><a id="l03445" name="l03445"></a><span class="lineno"> 3445</span><span class="preprocessor">#define GPIO_AFRL_AFSEL6                 GPIO_AFRL_AFSEL6_Msk</span></div>
<div class="line"><a id="l03446" name="l03446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4eb2b4e77d1338ae80e889bb7f98159"> 3446</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_0               (0x1UL &lt;&lt; GPIO_AFRL_AFSEL6_Pos)        </span></div>
<div class="line"><a id="l03447" name="l03447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87ae4b89cf40e01fc3d0c1cca38db1de"> 3447</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_1               (0x2UL &lt;&lt; GPIO_AFRL_AFSEL6_Pos)        </span></div>
<div class="line"><a id="l03448" name="l03448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace077c57cb72736ef5dca98052403b72"> 3448</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_2               (0x4UL &lt;&lt; GPIO_AFRL_AFSEL6_Pos)        </span></div>
<div class="line"><a id="l03449" name="l03449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b1fee857fd7d1b412ed64b1c6572280"> 3449</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL6_3               (0x8UL &lt;&lt; GPIO_AFRL_AFSEL6_Pos)        </span></div>
<div class="line"><a id="l03450" name="l03450"></a><span class="lineno"> 3450</span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_Pos             (28U)</span></div>
<div class="line"><a id="l03451" name="l03451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3248acbb1bea59926db7edb98a245b0"> 3451</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_Msk             (0xFUL &lt;&lt; GPIO_AFRL_AFSEL7_Pos)        </span></div>
<div class="line"><a id="l03452" name="l03452"></a><span class="lineno"> 3452</span><span class="preprocessor">#define GPIO_AFRL_AFSEL7                 GPIO_AFRL_AFSEL7_Msk</span></div>
<div class="line"><a id="l03453" name="l03453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35641566dd5e2c3483d8ac494ff9e50d"> 3453</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_0               (0x1UL &lt;&lt; GPIO_AFRL_AFSEL7_Pos)        </span></div>
<div class="line"><a id="l03454" name="l03454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a155fcc736492a694dac6b25c803f85"> 3454</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_1               (0x2UL &lt;&lt; GPIO_AFRL_AFSEL7_Pos)        </span></div>
<div class="line"><a id="l03455" name="l03455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31a4fdc80b155797db598779ae7a242f"> 3455</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_2               (0x4UL &lt;&lt; GPIO_AFRL_AFSEL7_Pos)        </span></div>
<div class="line"><a id="l03456" name="l03456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac11328845c720331b1d6a12003b3f4d3"> 3456</a></span><span class="preprocessor">#define GPIO_AFRL_AFSEL7_3               (0x8UL &lt;&lt; GPIO_AFRL_AFSEL7_Pos)        </span></div>
<div class="line"><a id="l03458" name="l03458"></a><span class="lineno"> 3458</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l03459" name="l03459"></a><span class="lineno"> 3459</span><span class="preprocessor">#define GPIO_AFRL_AFRL0                  GPIO_AFRL_AFSEL0</span></div>
<div class="line"><a id="l03460" name="l03460"></a><span class="lineno"> 3460</span><span class="preprocessor">#define GPIO_AFRL_AFRL0_0                GPIO_AFRL_AFSEL0_0</span></div>
<div class="line"><a id="l03461" name="l03461"></a><span class="lineno"> 3461</span><span class="preprocessor">#define GPIO_AFRL_AFRL0_1                GPIO_AFRL_AFSEL0_1</span></div>
<div class="line"><a id="l03462" name="l03462"></a><span class="lineno"> 3462</span><span class="preprocessor">#define GPIO_AFRL_AFRL0_2                GPIO_AFRL_AFSEL0_2</span></div>
<div class="line"><a id="l03463" name="l03463"></a><span class="lineno"> 3463</span><span class="preprocessor">#define GPIO_AFRL_AFRL0_3                GPIO_AFRL_AFSEL0_3</span></div>
<div class="line"><a id="l03464" name="l03464"></a><span class="lineno"> 3464</span><span class="preprocessor">#define GPIO_AFRL_AFRL1                  GPIO_AFRL_AFSEL1</span></div>
<div class="line"><a id="l03465" name="l03465"></a><span class="lineno"> 3465</span><span class="preprocessor">#define GPIO_AFRL_AFRL1_0                GPIO_AFRL_AFSEL1_0</span></div>
<div class="line"><a id="l03466" name="l03466"></a><span class="lineno"> 3466</span><span class="preprocessor">#define GPIO_AFRL_AFRL1_1                GPIO_AFRL_AFSEL1_1</span></div>
<div class="line"><a id="l03467" name="l03467"></a><span class="lineno"> 3467</span><span class="preprocessor">#define GPIO_AFRL_AFRL1_2                GPIO_AFRL_AFSEL1_2</span></div>
<div class="line"><a id="l03468" name="l03468"></a><span class="lineno"> 3468</span><span class="preprocessor">#define GPIO_AFRL_AFRL1_3                GPIO_AFRL_AFSEL1_3</span></div>
<div class="line"><a id="l03469" name="l03469"></a><span class="lineno"> 3469</span><span class="preprocessor">#define GPIO_AFRL_AFRL2                  GPIO_AFRL_AFSEL2</span></div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"> 3470</span><span class="preprocessor">#define GPIO_AFRL_AFRL2_0                GPIO_AFRL_AFSEL2_0</span></div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"> 3471</span><span class="preprocessor">#define GPIO_AFRL_AFRL2_1                GPIO_AFRL_AFSEL2_1</span></div>
<div class="line"><a id="l03472" name="l03472"></a><span class="lineno"> 3472</span><span class="preprocessor">#define GPIO_AFRL_AFRL2_2                GPIO_AFRL_AFSEL2_2</span></div>
<div class="line"><a id="l03473" name="l03473"></a><span class="lineno"> 3473</span><span class="preprocessor">#define GPIO_AFRL_AFRL2_3                GPIO_AFRL_AFSEL2_3</span></div>
<div class="line"><a id="l03474" name="l03474"></a><span class="lineno"> 3474</span><span class="preprocessor">#define GPIO_AFRL_AFRL3                  GPIO_AFRL_AFSEL3</span></div>
<div class="line"><a id="l03475" name="l03475"></a><span class="lineno"> 3475</span><span class="preprocessor">#define GPIO_AFRL_AFRL3_0                GPIO_AFRL_AFSEL3_0</span></div>
<div class="line"><a id="l03476" name="l03476"></a><span class="lineno"> 3476</span><span class="preprocessor">#define GPIO_AFRL_AFRL3_1                GPIO_AFRL_AFSEL3_1</span></div>
<div class="line"><a id="l03477" name="l03477"></a><span class="lineno"> 3477</span><span class="preprocessor">#define GPIO_AFRL_AFRL3_2                GPIO_AFRL_AFSEL3_2</span></div>
<div class="line"><a id="l03478" name="l03478"></a><span class="lineno"> 3478</span><span class="preprocessor">#define GPIO_AFRL_AFRL3_3                GPIO_AFRL_AFSEL3_3</span></div>
<div class="line"><a id="l03479" name="l03479"></a><span class="lineno"> 3479</span><span class="preprocessor">#define GPIO_AFRL_AFRL4                  GPIO_AFRL_AFSEL4</span></div>
<div class="line"><a id="l03480" name="l03480"></a><span class="lineno"> 3480</span><span class="preprocessor">#define GPIO_AFRL_AFRL4_0                GPIO_AFRL_AFSEL4_0</span></div>
<div class="line"><a id="l03481" name="l03481"></a><span class="lineno"> 3481</span><span class="preprocessor">#define GPIO_AFRL_AFRL4_1                GPIO_AFRL_AFSEL4_1</span></div>
<div class="line"><a id="l03482" name="l03482"></a><span class="lineno"> 3482</span><span class="preprocessor">#define GPIO_AFRL_AFRL4_2                GPIO_AFRL_AFSEL4_2</span></div>
<div class="line"><a id="l03483" name="l03483"></a><span class="lineno"> 3483</span><span class="preprocessor">#define GPIO_AFRL_AFRL4_3                GPIO_AFRL_AFSEL4_3</span></div>
<div class="line"><a id="l03484" name="l03484"></a><span class="lineno"> 3484</span><span class="preprocessor">#define GPIO_AFRL_AFRL5                  GPIO_AFRL_AFSEL5</span></div>
<div class="line"><a id="l03485" name="l03485"></a><span class="lineno"> 3485</span><span class="preprocessor">#define GPIO_AFRL_AFRL5_0                GPIO_AFRL_AFSEL5_0</span></div>
<div class="line"><a id="l03486" name="l03486"></a><span class="lineno"> 3486</span><span class="preprocessor">#define GPIO_AFRL_AFRL5_1                GPIO_AFRL_AFSEL5_1</span></div>
<div class="line"><a id="l03487" name="l03487"></a><span class="lineno"> 3487</span><span class="preprocessor">#define GPIO_AFRL_AFRL5_2                GPIO_AFRL_AFSEL5_2</span></div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"> 3488</span><span class="preprocessor">#define GPIO_AFRL_AFRL5_3                GPIO_AFRL_AFSEL5_3</span></div>
<div class="line"><a id="l03489" name="l03489"></a><span class="lineno"> 3489</span><span class="preprocessor">#define GPIO_AFRL_AFRL6                  GPIO_AFRL_AFSEL6</span></div>
<div class="line"><a id="l03490" name="l03490"></a><span class="lineno"> 3490</span><span class="preprocessor">#define GPIO_AFRL_AFRL6_0                GPIO_AFRL_AFSEL6_0</span></div>
<div class="line"><a id="l03491" name="l03491"></a><span class="lineno"> 3491</span><span class="preprocessor">#define GPIO_AFRL_AFRL6_1                GPIO_AFRL_AFSEL6_1</span></div>
<div class="line"><a id="l03492" name="l03492"></a><span class="lineno"> 3492</span><span class="preprocessor">#define GPIO_AFRL_AFRL6_2                GPIO_AFRL_AFSEL6_2</span></div>
<div class="line"><a id="l03493" name="l03493"></a><span class="lineno"> 3493</span><span class="preprocessor">#define GPIO_AFRL_AFRL6_3                GPIO_AFRL_AFSEL6_3</span></div>
<div class="line"><a id="l03494" name="l03494"></a><span class="lineno"> 3494</span><span class="preprocessor">#define GPIO_AFRL_AFRL7                  GPIO_AFRL_AFSEL7</span></div>
<div class="line"><a id="l03495" name="l03495"></a><span class="lineno"> 3495</span><span class="preprocessor">#define GPIO_AFRL_AFRL7_0                GPIO_AFRL_AFSEL7_0</span></div>
<div class="line"><a id="l03496" name="l03496"></a><span class="lineno"> 3496</span><span class="preprocessor">#define GPIO_AFRL_AFRL7_1                GPIO_AFRL_AFSEL7_1</span></div>
<div class="line"><a id="l03497" name="l03497"></a><span class="lineno"> 3497</span><span class="preprocessor">#define GPIO_AFRL_AFRL7_2                GPIO_AFRL_AFSEL7_2</span></div>
<div class="line"><a id="l03498" name="l03498"></a><span class="lineno"> 3498</span><span class="preprocessor">#define GPIO_AFRL_AFRL7_3                GPIO_AFRL_AFSEL7_3</span></div>
<div class="line"><a id="l03499" name="l03499"></a><span class="lineno"> 3499</span> </div>
<div class="line"><a id="l03500" name="l03500"></a><span class="lineno"> 3500</span><span class="comment">/****************** Bit definition for GPIO_AFRH register *********************/</span></div>
<div class="line"><a id="l03501" name="l03501"></a><span class="lineno"> 3501</span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_Pos             (0U)</span></div>
<div class="line"><a id="l03502" name="l03502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5be819e7ca1f69e2d5f6d63aaee056c2"> 3502</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_Msk             (0xFUL &lt;&lt; GPIO_AFRH_AFSEL8_Pos)        </span></div>
<div class="line"><a id="l03503" name="l03503"></a><span class="lineno"> 3503</span><span class="preprocessor">#define GPIO_AFRH_AFSEL8                 GPIO_AFRH_AFSEL8_Msk</span></div>
<div class="line"><a id="l03504" name="l03504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72cc5ca956395dbb409019f45601727d"> 3504</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_0               (0x1UL &lt;&lt; GPIO_AFRH_AFSEL8_Pos)        </span></div>
<div class="line"><a id="l03505" name="l03505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23cb04d03ed3fc80a827dd4fcd092e92"> 3505</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_1               (0x2UL &lt;&lt; GPIO_AFRH_AFSEL8_Pos)        </span></div>
<div class="line"><a id="l03506" name="l03506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0d2ccbadd52c0de148593218c735ed3"> 3506</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_2               (0x4UL &lt;&lt; GPIO_AFRH_AFSEL8_Pos)        </span></div>
<div class="line"><a id="l03507" name="l03507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd9fc9adc13e5e90df54b8885522f98e"> 3507</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL8_3               (0x8UL &lt;&lt; GPIO_AFRH_AFSEL8_Pos)        </span></div>
<div class="line"><a id="l03508" name="l03508"></a><span class="lineno"> 3508</span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_Pos             (4U)</span></div>
<div class="line"><a id="l03509" name="l03509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb779906c49372a9c0d7c8eaf7face71"> 3509</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_Msk             (0xFUL &lt;&lt; GPIO_AFRH_AFSEL9_Pos)        </span></div>
<div class="line"><a id="l03510" name="l03510"></a><span class="lineno"> 3510</span><span class="preprocessor">#define GPIO_AFRH_AFSEL9                 GPIO_AFRH_AFSEL9_Msk</span></div>
<div class="line"><a id="l03511" name="l03511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44f61f3cb607268196179fa0a28b051e"> 3511</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_0               (0x1UL &lt;&lt; GPIO_AFRH_AFSEL9_Pos)        </span></div>
<div class="line"><a id="l03512" name="l03512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6093967302f540000072f05d3e64bf6f"> 3512</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_1               (0x2UL &lt;&lt; GPIO_AFRH_AFSEL9_Pos)        </span></div>
<div class="line"><a id="l03513" name="l03513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d91556fe4f170bbd818e6d88f5bc56"> 3513</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_2               (0x4UL &lt;&lt; GPIO_AFRH_AFSEL9_Pos)        </span></div>
<div class="line"><a id="l03514" name="l03514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab68b3750a95f3627dea9867fb5cf4689"> 3514</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL9_3               (0x8UL &lt;&lt; GPIO_AFRH_AFSEL9_Pos)        </span></div>
<div class="line"><a id="l03515" name="l03515"></a><span class="lineno"> 3515</span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_Pos            (8U)</span></div>
<div class="line"><a id="l03516" name="l03516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33b875b9713ed4640e400fcf126cf105"> 3516</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_Msk            (0xFUL &lt;&lt; GPIO_AFRH_AFSEL10_Pos)       </span></div>
<div class="line"><a id="l03517" name="l03517"></a><span class="lineno"> 3517</span><span class="preprocessor">#define GPIO_AFRH_AFSEL10                GPIO_AFRH_AFSEL10_Msk</span></div>
<div class="line"><a id="l03518" name="l03518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d9771de8ec013027f8f26d799e7a3fe"> 3518</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_0              (0x1UL &lt;&lt; GPIO_AFRH_AFSEL10_Pos)       </span></div>
<div class="line"><a id="l03519" name="l03519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8f7170c263301f7b7c55dcdf1acb832"> 3519</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_1              (0x2UL &lt;&lt; GPIO_AFRH_AFSEL10_Pos)       </span></div>
<div class="line"><a id="l03520" name="l03520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0b280a9f8a751dcb4a27cf2e9a73598"> 3520</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_2              (0x4UL &lt;&lt; GPIO_AFRH_AFSEL10_Pos)       </span></div>
<div class="line"><a id="l03521" name="l03521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc1431b847bccbc8841d8ab9a6aa36e5"> 3521</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL10_3              (0x8UL &lt;&lt; GPIO_AFRH_AFSEL10_Pos)       </span></div>
<div class="line"><a id="l03522" name="l03522"></a><span class="lineno"> 3522</span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_Pos            (12U)</span></div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76888c8d8080e47339e0fd2e69ab42d8"> 3523</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_Msk            (0xFUL &lt;&lt; GPIO_AFRH_AFSEL11_Pos)       </span></div>
<div class="line"><a id="l03524" name="l03524"></a><span class="lineno"> 3524</span><span class="preprocessor">#define GPIO_AFRH_AFSEL11                GPIO_AFRH_AFSEL11_Msk</span></div>
<div class="line"><a id="l03525" name="l03525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga711beadb293e4ef285bb813b2e9feb6d"> 3525</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_0              (0x1UL &lt;&lt; GPIO_AFRH_AFSEL11_Pos)       </span></div>
<div class="line"><a id="l03526" name="l03526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad64e530b4cf96c745f69ac97d23195"> 3526</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_1              (0x2UL &lt;&lt; GPIO_AFRH_AFSEL11_Pos)       </span></div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffb839fbc0a35b148f17363553f6647"> 3527</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_2              (0x4UL &lt;&lt; GPIO_AFRH_AFSEL11_Pos)       </span></div>
<div class="line"><a id="l03528" name="l03528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga570aa5e92e75568945191853f0196321"> 3528</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL11_3              (0x8UL &lt;&lt; GPIO_AFRH_AFSEL11_Pos)       </span></div>
<div class="line"><a id="l03529" name="l03529"></a><span class="lineno"> 3529</span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_Pos            (16U)</span></div>
<div class="line"><a id="l03530" name="l03530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae162137694aa110fb89b9afeea1c648f"> 3530</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_Msk            (0xFUL &lt;&lt; GPIO_AFRH_AFSEL12_Pos)       </span></div>
<div class="line"><a id="l03531" name="l03531"></a><span class="lineno"> 3531</span><span class="preprocessor">#define GPIO_AFRH_AFSEL12                GPIO_AFRH_AFSEL12_Msk</span></div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe1b4dcd4e796a2e145df206f35d6ea"> 3532</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_0              (0x1UL &lt;&lt; GPIO_AFRH_AFSEL12_Pos)       </span></div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac5933c2c73fec3d2f3c41d32fb64bfa"> 3533</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_1              (0x2UL &lt;&lt; GPIO_AFRH_AFSEL12_Pos)       </span></div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ed0f0c148e3c52bf041ab53af1d88bf"> 3534</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_2              (0x4UL &lt;&lt; GPIO_AFRH_AFSEL12_Pos)       </span></div>
<div class="line"><a id="l03535" name="l03535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbd6cfac7c23742a6e1fe120adfe3183"> 3535</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL12_3              (0x8UL &lt;&lt; GPIO_AFRH_AFSEL12_Pos)       </span></div>
<div class="line"><a id="l03536" name="l03536"></a><span class="lineno"> 3536</span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_Pos            (20U)</span></div>
<div class="line"><a id="l03537" name="l03537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc533ac377beb113777896f0deb0ef91"> 3537</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_Msk            (0xFUL &lt;&lt; GPIO_AFRH_AFSEL13_Pos)       </span></div>
<div class="line"><a id="l03538" name="l03538"></a><span class="lineno"> 3538</span><span class="preprocessor">#define GPIO_AFRH_AFSEL13                GPIO_AFRH_AFSEL13_Msk</span></div>
<div class="line"><a id="l03539" name="l03539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab74ce92f856d5f687b069166f211ecaf"> 3539</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_0              (0x1UL &lt;&lt; GPIO_AFRH_AFSEL13_Pos)       </span></div>
<div class="line"><a id="l03540" name="l03540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d2985f042e79fb320b402a6e1c425f7"> 3540</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_1              (0x2UL &lt;&lt; GPIO_AFRH_AFSEL13_Pos)       </span></div>
<div class="line"><a id="l03541" name="l03541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59cb8d2b8ca336c6c169c0e1a07cb2eb"> 3541</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_2              (0x4UL &lt;&lt; GPIO_AFRH_AFSEL13_Pos)       </span></div>
<div class="line"><a id="l03542" name="l03542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2ff66c2036fd651e7ae366db237b76c"> 3542</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL13_3              (0x8UL &lt;&lt; GPIO_AFRH_AFSEL13_Pos)       </span></div>
<div class="line"><a id="l03543" name="l03543"></a><span class="lineno"> 3543</span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_Pos            (24U)</span></div>
<div class="line"><a id="l03544" name="l03544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae997df2b0bb50f310e7fd17df043e8e8"> 3544</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_Msk            (0xFUL &lt;&lt; GPIO_AFRH_AFSEL14_Pos)       </span></div>
<div class="line"><a id="l03545" name="l03545"></a><span class="lineno"> 3545</span><span class="preprocessor">#define GPIO_AFRH_AFSEL14                GPIO_AFRH_AFSEL14_Msk</span></div>
<div class="line"><a id="l03546" name="l03546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf5b6ebd9c3a8039b46748dcbd3eda99"> 3546</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_0              (0x1UL &lt;&lt; GPIO_AFRH_AFSEL14_Pos)       </span></div>
<div class="line"><a id="l03547" name="l03547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21985995f6f22d63ba1170ee629bcf02"> 3547</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_1              (0x2UL &lt;&lt; GPIO_AFRH_AFSEL14_Pos)       </span></div>
<div class="line"><a id="l03548" name="l03548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c98e75f198a3d84038029711c3f299f"> 3548</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_2              (0x4UL &lt;&lt; GPIO_AFRH_AFSEL14_Pos)       </span></div>
<div class="line"><a id="l03549" name="l03549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41d1c1c7ac6886975bca9cc8ef57c73d"> 3549</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL14_3              (0x8UL &lt;&lt; GPIO_AFRH_AFSEL14_Pos)       </span></div>
<div class="line"><a id="l03550" name="l03550"></a><span class="lineno"> 3550</span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_Pos            (28U)</span></div>
<div class="line"><a id="l03551" name="l03551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf94ca202e9ee8d766a5ee7794dba95b6"> 3551</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_Msk            (0xFUL &lt;&lt; GPIO_AFRH_AFSEL15_Pos)       </span></div>
<div class="line"><a id="l03552" name="l03552"></a><span class="lineno"> 3552</span><span class="preprocessor">#define GPIO_AFRH_AFSEL15                GPIO_AFRH_AFSEL15_Msk</span></div>
<div class="line"><a id="l03553" name="l03553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga841bd65d5afd409fd7f2bf5f1e859348"> 3553</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_0              (0x1UL &lt;&lt; GPIO_AFRH_AFSEL15_Pos)       </span></div>
<div class="line"><a id="l03554" name="l03554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga233f1ae0a856a18e7b706093c80a6274"> 3554</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_1              (0x2UL &lt;&lt; GPIO_AFRH_AFSEL15_Pos)       </span></div>
<div class="line"><a id="l03555" name="l03555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadaae51ed82039c62ec075b42a192c861"> 3555</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_2              (0x4UL &lt;&lt; GPIO_AFRH_AFSEL15_Pos)       </span></div>
<div class="line"><a id="l03556" name="l03556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8699f7ff5369b8c20eaa32cfecbe7daf"> 3556</a></span><span class="preprocessor">#define GPIO_AFRH_AFSEL15_3              (0x8UL &lt;&lt; GPIO_AFRH_AFSEL15_Pos)       </span></div>
<div class="line"><a id="l03558" name="l03558"></a><span class="lineno"> 3558</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l03559" name="l03559"></a><span class="lineno"> 3559</span><span class="preprocessor">#define GPIO_AFRH_AFRH0                  GPIO_AFRH_AFSEL8</span></div>
<div class="line"><a id="l03560" name="l03560"></a><span class="lineno"> 3560</span><span class="preprocessor">#define GPIO_AFRH_AFRH0_0                GPIO_AFRH_AFSEL8_0</span></div>
<div class="line"><a id="l03561" name="l03561"></a><span class="lineno"> 3561</span><span class="preprocessor">#define GPIO_AFRH_AFRH0_1                GPIO_AFRH_AFSEL8_1</span></div>
<div class="line"><a id="l03562" name="l03562"></a><span class="lineno"> 3562</span><span class="preprocessor">#define GPIO_AFRH_AFRH0_2                GPIO_AFRH_AFSEL8_2</span></div>
<div class="line"><a id="l03563" name="l03563"></a><span class="lineno"> 3563</span><span class="preprocessor">#define GPIO_AFRH_AFRH0_3                GPIO_AFRH_AFSEL8_3</span></div>
<div class="line"><a id="l03564" name="l03564"></a><span class="lineno"> 3564</span><span class="preprocessor">#define GPIO_AFRH_AFRH1                  GPIO_AFRH_AFSEL9</span></div>
<div class="line"><a id="l03565" name="l03565"></a><span class="lineno"> 3565</span><span class="preprocessor">#define GPIO_AFRH_AFRH1_0                GPIO_AFRH_AFSEL9_0</span></div>
<div class="line"><a id="l03566" name="l03566"></a><span class="lineno"> 3566</span><span class="preprocessor">#define GPIO_AFRH_AFRH1_1                GPIO_AFRH_AFSEL9_1</span></div>
<div class="line"><a id="l03567" name="l03567"></a><span class="lineno"> 3567</span><span class="preprocessor">#define GPIO_AFRH_AFRH1_2                GPIO_AFRH_AFSEL9_2</span></div>
<div class="line"><a id="l03568" name="l03568"></a><span class="lineno"> 3568</span><span class="preprocessor">#define GPIO_AFRH_AFRH1_3                GPIO_AFRH_AFSEL9_3</span></div>
<div class="line"><a id="l03569" name="l03569"></a><span class="lineno"> 3569</span><span class="preprocessor">#define GPIO_AFRH_AFRH2                  GPIO_AFRH_AFSEL10</span></div>
<div class="line"><a id="l03570" name="l03570"></a><span class="lineno"> 3570</span><span class="preprocessor">#define GPIO_AFRH_AFRH2_0                GPIO_AFRH_AFSEL10_0</span></div>
<div class="line"><a id="l03571" name="l03571"></a><span class="lineno"> 3571</span><span class="preprocessor">#define GPIO_AFRH_AFRH2_1                GPIO_AFRH_AFSEL10_1</span></div>
<div class="line"><a id="l03572" name="l03572"></a><span class="lineno"> 3572</span><span class="preprocessor">#define GPIO_AFRH_AFRH2_2                GPIO_AFRH_AFSEL10_2</span></div>
<div class="line"><a id="l03573" name="l03573"></a><span class="lineno"> 3573</span><span class="preprocessor">#define GPIO_AFRH_AFRH2_3                GPIO_AFRH_AFSEL10_3</span></div>
<div class="line"><a id="l03574" name="l03574"></a><span class="lineno"> 3574</span><span class="preprocessor">#define GPIO_AFRH_AFRH3                  GPIO_AFRH_AFSEL11</span></div>
<div class="line"><a id="l03575" name="l03575"></a><span class="lineno"> 3575</span><span class="preprocessor">#define GPIO_AFRH_AFRH3_0                GPIO_AFRH_AFSEL11_0</span></div>
<div class="line"><a id="l03576" name="l03576"></a><span class="lineno"> 3576</span><span class="preprocessor">#define GPIO_AFRH_AFRH3_1                GPIO_AFRH_AFSEL11_1</span></div>
<div class="line"><a id="l03577" name="l03577"></a><span class="lineno"> 3577</span><span class="preprocessor">#define GPIO_AFRH_AFRH3_2                GPIO_AFRH_AFSEL11_2</span></div>
<div class="line"><a id="l03578" name="l03578"></a><span class="lineno"> 3578</span><span class="preprocessor">#define GPIO_AFRH_AFRH3_3                GPIO_AFRH_AFSEL11_3</span></div>
<div class="line"><a id="l03579" name="l03579"></a><span class="lineno"> 3579</span><span class="preprocessor">#define GPIO_AFRH_AFRH4                  GPIO_AFRH_AFSEL12</span></div>
<div class="line"><a id="l03580" name="l03580"></a><span class="lineno"> 3580</span><span class="preprocessor">#define GPIO_AFRH_AFRH4_0                GPIO_AFRH_AFSEL12_0</span></div>
<div class="line"><a id="l03581" name="l03581"></a><span class="lineno"> 3581</span><span class="preprocessor">#define GPIO_AFRH_AFRH4_1                GPIO_AFRH_AFSEL12_1</span></div>
<div class="line"><a id="l03582" name="l03582"></a><span class="lineno"> 3582</span><span class="preprocessor">#define GPIO_AFRH_AFRH4_2                GPIO_AFRH_AFSEL12_2</span></div>
<div class="line"><a id="l03583" name="l03583"></a><span class="lineno"> 3583</span><span class="preprocessor">#define GPIO_AFRH_AFRH4_3                GPIO_AFRH_AFSEL12_3</span></div>
<div class="line"><a id="l03584" name="l03584"></a><span class="lineno"> 3584</span><span class="preprocessor">#define GPIO_AFRH_AFRH5                  GPIO_AFRH_AFSEL13</span></div>
<div class="line"><a id="l03585" name="l03585"></a><span class="lineno"> 3585</span><span class="preprocessor">#define GPIO_AFRH_AFRH5_0                GPIO_AFRH_AFSEL13_0</span></div>
<div class="line"><a id="l03586" name="l03586"></a><span class="lineno"> 3586</span><span class="preprocessor">#define GPIO_AFRH_AFRH5_1                GPIO_AFRH_AFSEL13_1</span></div>
<div class="line"><a id="l03587" name="l03587"></a><span class="lineno"> 3587</span><span class="preprocessor">#define GPIO_AFRH_AFRH5_2                GPIO_AFRH_AFSEL13_2</span></div>
<div class="line"><a id="l03588" name="l03588"></a><span class="lineno"> 3588</span><span class="preprocessor">#define GPIO_AFRH_AFRH5_3                GPIO_AFRH_AFSEL13_3</span></div>
<div class="line"><a id="l03589" name="l03589"></a><span class="lineno"> 3589</span><span class="preprocessor">#define GPIO_AFRH_AFRH6                  GPIO_AFRH_AFSEL14</span></div>
<div class="line"><a id="l03590" name="l03590"></a><span class="lineno"> 3590</span><span class="preprocessor">#define GPIO_AFRH_AFRH6_0                GPIO_AFRH_AFSEL14_0</span></div>
<div class="line"><a id="l03591" name="l03591"></a><span class="lineno"> 3591</span><span class="preprocessor">#define GPIO_AFRH_AFRH6_1                GPIO_AFRH_AFSEL14_1</span></div>
<div class="line"><a id="l03592" name="l03592"></a><span class="lineno"> 3592</span><span class="preprocessor">#define GPIO_AFRH_AFRH6_2                GPIO_AFRH_AFSEL14_2</span></div>
<div class="line"><a id="l03593" name="l03593"></a><span class="lineno"> 3593</span><span class="preprocessor">#define GPIO_AFRH_AFRH6_3                GPIO_AFRH_AFSEL14_3</span></div>
<div class="line"><a id="l03594" name="l03594"></a><span class="lineno"> 3594</span><span class="preprocessor">#define GPIO_AFRH_AFRH7                  GPIO_AFRH_AFSEL15</span></div>
<div class="line"><a id="l03595" name="l03595"></a><span class="lineno"> 3595</span><span class="preprocessor">#define GPIO_AFRH_AFRH7_0                GPIO_AFRH_AFSEL15_0</span></div>
<div class="line"><a id="l03596" name="l03596"></a><span class="lineno"> 3596</span><span class="preprocessor">#define GPIO_AFRH_AFRH7_1                GPIO_AFRH_AFSEL15_1</span></div>
<div class="line"><a id="l03597" name="l03597"></a><span class="lineno"> 3597</span><span class="preprocessor">#define GPIO_AFRH_AFRH7_2                GPIO_AFRH_AFSEL15_2</span></div>
<div class="line"><a id="l03598" name="l03598"></a><span class="lineno"> 3598</span><span class="preprocessor">#define GPIO_AFRH_AFRH7_3                GPIO_AFRH_AFSEL15_3</span></div>
<div class="line"><a id="l03599" name="l03599"></a><span class="lineno"> 3599</span> </div>
<div class="line"><a id="l03600" name="l03600"></a><span class="lineno"> 3600</span> </div>
<div class="line"><a id="l03601" name="l03601"></a><span class="lineno"> 3601</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03602" name="l03602"></a><span class="lineno"> 3602</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03603" name="l03603"></a><span class="lineno"> 3603</span><span class="comment">/*                      Inter-integrated Circuit Interface                    */</span></div>
<div class="line"><a id="l03604" name="l03604"></a><span class="lineno"> 3604</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03605" name="l03605"></a><span class="lineno"> 3605</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03606" name="l03606"></a><span class="lineno"> 3606</span><span class="comment">/*******************  Bit definition for I2C_CR1 register  ********************/</span></div>
<div class="line"><a id="l03607" name="l03607"></a><span class="lineno"> 3607</span><span class="preprocessor">#define I2C_CR1_PE_Pos            (0U)</span></div>
<div class="line"><a id="l03608" name="l03608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga641d1563a97f92a4c5e20dcdd0756986"> 3608</a></span><span class="preprocessor">#define I2C_CR1_PE_Msk            (0x1UL &lt;&lt; I2C_CR1_PE_Pos)                     </span></div>
<div class="line"><a id="l03609" name="l03609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262"> 3609</a></span><span class="preprocessor">#define I2C_CR1_PE                I2C_CR1_PE_Msk                               </span></div>
<div class="line"><a id="l03610" name="l03610"></a><span class="lineno"> 3610</span><span class="preprocessor">#define I2C_CR1_SMBUS_Pos         (1U)</span></div>
<div class="line"><a id="l03611" name="l03611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf62afbb725efae2aa5a18c7841cfc51"> 3611</a></span><span class="preprocessor">#define I2C_CR1_SMBUS_Msk         (0x1UL &lt;&lt; I2C_CR1_SMBUS_Pos)                  </span></div>
<div class="line"><a id="l03612" name="l03612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cfee7b020a49bd037fa7cf27c796abc"> 3612</a></span><span class="preprocessor">#define I2C_CR1_SMBUS             I2C_CR1_SMBUS_Msk                            </span></div>
<div class="line"><a id="l03613" name="l03613"></a><span class="lineno"> 3613</span><span class="preprocessor">#define I2C_CR1_SMBTYPE_Pos       (3U)</span></div>
<div class="line"><a id="l03614" name="l03614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67a812813bce3b9996dec37eff310945"> 3614</a></span><span class="preprocessor">#define I2C_CR1_SMBTYPE_Msk       (0x1UL &lt;&lt; I2C_CR1_SMBTYPE_Pos)                </span></div>
<div class="line"><a id="l03615" name="l03615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga001198ff898802888edf58f56d5371c9"> 3615</a></span><span class="preprocessor">#define I2C_CR1_SMBTYPE           I2C_CR1_SMBTYPE_Msk                          </span></div>
<div class="line"><a id="l03616" name="l03616"></a><span class="lineno"> 3616</span><span class="preprocessor">#define I2C_CR1_ENARP_Pos         (4U)</span></div>
<div class="line"><a id="l03617" name="l03617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga608ec88f391d4617d8d196acf88ae4c3"> 3617</a></span><span class="preprocessor">#define I2C_CR1_ENARP_Msk         (0x1UL &lt;&lt; I2C_CR1_ENARP_Pos)                  </span></div>
<div class="line"><a id="l03618" name="l03618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4598185d9092edfbf943464bcbb342ac"> 3618</a></span><span class="preprocessor">#define I2C_CR1_ENARP             I2C_CR1_ENARP_Msk                            </span></div>
<div class="line"><a id="l03619" name="l03619"></a><span class="lineno"> 3619</span><span class="preprocessor">#define I2C_CR1_ENPEC_Pos         (5U)</span></div>
<div class="line"><a id="l03620" name="l03620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga047dbff196b5cc2e0ca679cf09daad7d"> 3620</a></span><span class="preprocessor">#define I2C_CR1_ENPEC_Msk         (0x1UL &lt;&lt; I2C_CR1_ENPEC_Pos)                  </span></div>
<div class="line"><a id="l03621" name="l03621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40d2eb849f9d55e6298035b61e84ca42"> 3621</a></span><span class="preprocessor">#define I2C_CR1_ENPEC             I2C_CR1_ENPEC_Msk                            </span></div>
<div class="line"><a id="l03622" name="l03622"></a><span class="lineno"> 3622</span><span class="preprocessor">#define I2C_CR1_ENGC_Pos          (6U)</span></div>
<div class="line"><a id="l03623" name="l03623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7eff07d7a774d45f0c0b853be70b1a06"> 3623</a></span><span class="preprocessor">#define I2C_CR1_ENGC_Msk          (0x1UL &lt;&lt; I2C_CR1_ENGC_Pos)                   </span></div>
<div class="line"><a id="l03624" name="l03624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d8c219193b11f8507d7b85831d14912"> 3624</a></span><span class="preprocessor">#define I2C_CR1_ENGC              I2C_CR1_ENGC_Msk                             </span></div>
<div class="line"><a id="l03625" name="l03625"></a><span class="lineno"> 3625</span><span class="preprocessor">#define I2C_CR1_NOSTRETCH_Pos     (7U)</span></div>
<div class="line"><a id="l03626" name="l03626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4eb2525f0444cc6320f96cc6c01804"> 3626</a></span><span class="preprocessor">#define I2C_CR1_NOSTRETCH_Msk     (0x1UL &lt;&lt; I2C_CR1_NOSTRETCH_Pos)              </span></div>
<div class="line"><a id="l03627" name="l03627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c"> 3627</a></span><span class="preprocessor">#define I2C_CR1_NOSTRETCH         I2C_CR1_NOSTRETCH_Msk                        </span></div>
<div class="line"><a id="l03628" name="l03628"></a><span class="lineno"> 3628</span><span class="preprocessor">#define I2C_CR1_START_Pos         (8U)</span></div>
<div class="line"><a id="l03629" name="l03629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20183fa72a3acfb6eb7cd333569af62b"> 3629</a></span><span class="preprocessor">#define I2C_CR1_START_Msk         (0x1UL &lt;&lt; I2C_CR1_START_Pos)                  </span></div>
<div class="line"><a id="l03630" name="l03630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca7f18dd5bc1130dbefae4ff8736143"> 3630</a></span><span class="preprocessor">#define I2C_CR1_START             I2C_CR1_START_Msk                            </span></div>
<div class="line"><a id="l03631" name="l03631"></a><span class="lineno"> 3631</span><span class="preprocessor">#define I2C_CR1_STOP_Pos          (9U)</span></div>
<div class="line"><a id="l03632" name="l03632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac560445dddd085e2ec78b6c38d290893"> 3632</a></span><span class="preprocessor">#define I2C_CR1_STOP_Msk          (0x1UL &lt;&lt; I2C_CR1_STOP_Pos)                   </span></div>
<div class="line"><a id="l03633" name="l03633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace70293f3dfa24d448b600fc58e45223"> 3633</a></span><span class="preprocessor">#define I2C_CR1_STOP              I2C_CR1_STOP_Msk                             </span></div>
<div class="line"><a id="l03634" name="l03634"></a><span class="lineno"> 3634</span><span class="preprocessor">#define I2C_CR1_ACK_Pos           (10U)</span></div>
<div class="line"><a id="l03635" name="l03635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga901752f0d8d57314c1bf5841b4d15927"> 3635</a></span><span class="preprocessor">#define I2C_CR1_ACK_Msk           (0x1UL &lt;&lt; I2C_CR1_ACK_Pos)                    </span></div>
<div class="line"><a id="l03636" name="l03636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf933b105259a4bc46a957576adb8d96d"> 3636</a></span><span class="preprocessor">#define I2C_CR1_ACK               I2C_CR1_ACK_Msk                              </span></div>
<div class="line"><a id="l03637" name="l03637"></a><span class="lineno"> 3637</span><span class="preprocessor">#define I2C_CR1_POS_Pos           (11U)</span></div>
<div class="line"><a id="l03638" name="l03638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44cbb4dfe0bace0e0f63516352cdd686"> 3638</a></span><span class="preprocessor">#define I2C_CR1_POS_Msk           (0x1UL &lt;&lt; I2C_CR1_POS_Pos)                    </span></div>
<div class="line"><a id="l03639" name="l03639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34721958229a5983f2e95dfeaa8e55c3"> 3639</a></span><span class="preprocessor">#define I2C_CR1_POS               I2C_CR1_POS_Msk                              </span></div>
<div class="line"><a id="l03640" name="l03640"></a><span class="lineno"> 3640</span><span class="preprocessor">#define I2C_CR1_PEC_Pos           (12U)</span></div>
<div class="line"><a id="l03641" name="l03641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad603ba46a4c90d87755bc21032343a8e"> 3641</a></span><span class="preprocessor">#define I2C_CR1_PEC_Msk           (0x1UL &lt;&lt; I2C_CR1_PEC_Pos)                    </span></div>
<div class="line"><a id="l03642" name="l03642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4d0119253d93a106b5ca704e5020c12"> 3642</a></span><span class="preprocessor">#define I2C_CR1_PEC               I2C_CR1_PEC_Msk                              </span></div>
<div class="line"><a id="l03643" name="l03643"></a><span class="lineno"> 3643</span><span class="preprocessor">#define I2C_CR1_ALERT_Pos         (13U)</span></div>
<div class="line"><a id="l03644" name="l03644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c1f4432707ef457508aa265173d3ce6"> 3644</a></span><span class="preprocessor">#define I2C_CR1_ALERT_Msk         (0x1UL &lt;&lt; I2C_CR1_ALERT_Pos)                  </span></div>
<div class="line"><a id="l03645" name="l03645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56729ccf93c5d9f5b5b05002e3a2323c"> 3645</a></span><span class="preprocessor">#define I2C_CR1_ALERT             I2C_CR1_ALERT_Msk                            </span></div>
<div class="line"><a id="l03646" name="l03646"></a><span class="lineno"> 3646</span><span class="preprocessor">#define I2C_CR1_SWRST_Pos         (15U)</span></div>
<div class="line"><a id="l03647" name="l03647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87f58f075ab791157d5a7f73d61ea4a0"> 3647</a></span><span class="preprocessor">#define I2C_CR1_SWRST_Msk         (0x1UL &lt;&lt; I2C_CR1_SWRST_Pos)                  </span></div>
<div class="line"><a id="l03648" name="l03648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d"> 3648</a></span><span class="preprocessor">#define I2C_CR1_SWRST             I2C_CR1_SWRST_Msk                            </span></div>
<div class="line"><a id="l03650" name="l03650"></a><span class="lineno"> 3650</span><span class="comment">/*******************  Bit definition for I2C_CR2 register  ********************/</span></div>
<div class="line"><a id="l03651" name="l03651"></a><span class="lineno"> 3651</span><span class="preprocessor">#define I2C_CR2_FREQ_Pos          (0U)</span></div>
<div class="line"><a id="l03652" name="l03652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga409296c2e8ff17ef7633266fad88d5ea"> 3652</a></span><span class="preprocessor">#define I2C_CR2_FREQ_Msk          (0x3FUL &lt;&lt; I2C_CR2_FREQ_Pos)                  </span></div>
<div class="line"><a id="l03653" name="l03653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga293fbe15ed5fd1fc95915bd6437859e7"> 3653</a></span><span class="preprocessor">#define I2C_CR2_FREQ              I2C_CR2_FREQ_Msk                             </span></div>
<div class="line"><a id="l03654" name="l03654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09d944f5260f40a0eb714d41859e0d23"> 3654</a></span><span class="preprocessor">#define I2C_CR2_FREQ_0            (0x01UL &lt;&lt; I2C_CR2_FREQ_Pos)                  </span></div>
<div class="line"><a id="l03655" name="l03655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25ab0ef2a7795e3326900b277479d89c"> 3655</a></span><span class="preprocessor">#define I2C_CR2_FREQ_1            (0x02UL &lt;&lt; I2C_CR2_FREQ_Pos)                  </span></div>
<div class="line"><a id="l03656" name="l03656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657af5a02534cc900cbddc260319d845"> 3656</a></span><span class="preprocessor">#define I2C_CR2_FREQ_2            (0x04UL &lt;&lt; I2C_CR2_FREQ_Pos)                  </span></div>
<div class="line"><a id="l03657" name="l03657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga655214f8327fd1322998c9d8bffe308d"> 3657</a></span><span class="preprocessor">#define I2C_CR2_FREQ_3            (0x08UL &lt;&lt; I2C_CR2_FREQ_Pos)                  </span></div>
<div class="line"><a id="l03658" name="l03658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3382a7262743bc824985af7339449386"> 3658</a></span><span class="preprocessor">#define I2C_CR2_FREQ_4            (0x10UL &lt;&lt; I2C_CR2_FREQ_Pos)                  </span></div>
<div class="line"><a id="l03659" name="l03659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3b1a2b777fcf158c9e4264485682a20"> 3659</a></span><span class="preprocessor">#define I2C_CR2_FREQ_5            (0x20UL &lt;&lt; I2C_CR2_FREQ_Pos)                  </span></div>
<div class="line"><a id="l03661" name="l03661"></a><span class="lineno"> 3661</span><span class="preprocessor">#define I2C_CR2_ITERREN_Pos       (8U)</span></div>
<div class="line"><a id="l03662" name="l03662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cbb0dde5e57765d211af8595a728029"> 3662</a></span><span class="preprocessor">#define I2C_CR2_ITERREN_Msk       (0x1UL &lt;&lt; I2C_CR2_ITERREN_Pos)                </span></div>
<div class="line"><a id="l03663" name="l03663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f14ae48e4609c2b3645211234cba974"> 3663</a></span><span class="preprocessor">#define I2C_CR2_ITERREN           I2C_CR2_ITERREN_Msk                          </span></div>
<div class="line"><a id="l03664" name="l03664"></a><span class="lineno"> 3664</span><span class="preprocessor">#define I2C_CR2_ITEVTEN_Pos       (9U)</span></div>
<div class="line"><a id="l03665" name="l03665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4a4a92cd2663c4e4e690fe5f66a1706"> 3665</a></span><span class="preprocessor">#define I2C_CR2_ITEVTEN_Msk       (0x1UL &lt;&lt; I2C_CR2_ITEVTEN_Pos)                </span></div>
<div class="line"><a id="l03666" name="l03666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1ebaf8173090ec469b055b98e585d2"> 3666</a></span><span class="preprocessor">#define I2C_CR2_ITEVTEN           I2C_CR2_ITEVTEN_Msk                          </span></div>
<div class="line"><a id="l03667" name="l03667"></a><span class="lineno"> 3667</span><span class="preprocessor">#define I2C_CR2_ITBUFEN_Pos       (10U)</span></div>
<div class="line"><a id="l03668" name="l03668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga765fa0272f4a94eed64fba9b3cdac713"> 3668</a></span><span class="preprocessor">#define I2C_CR2_ITBUFEN_Msk       (0x1UL &lt;&lt; I2C_CR2_ITBUFEN_Pos)                </span></div>
<div class="line"><a id="l03669" name="l03669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2efbe5d96ed0ce447a45a62e8317a68a"> 3669</a></span><span class="preprocessor">#define I2C_CR2_ITBUFEN           I2C_CR2_ITBUFEN_Msk                          </span></div>
<div class="line"><a id="l03670" name="l03670"></a><span class="lineno"> 3670</span><span class="preprocessor">#define I2C_CR2_DMAEN_Pos         (11U)</span></div>
<div class="line"><a id="l03671" name="l03671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2987290a42860b8700c2dcfb8eaef399"> 3671</a></span><span class="preprocessor">#define I2C_CR2_DMAEN_Msk         (0x1UL &lt;&lt; I2C_CR2_DMAEN_Pos)                  </span></div>
<div class="line"><a id="l03672" name="l03672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb81d5c91486b873bd0bf279a4ffcf69"> 3672</a></span><span class="preprocessor">#define I2C_CR2_DMAEN             I2C_CR2_DMAEN_Msk                            </span></div>
<div class="line"><a id="l03673" name="l03673"></a><span class="lineno"> 3673</span><span class="preprocessor">#define I2C_CR2_LAST_Pos          (12U)</span></div>
<div class="line"><a id="l03674" name="l03674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c9c22f3c0a1abb70e0255c765b30382"> 3674</a></span><span class="preprocessor">#define I2C_CR2_LAST_Msk          (0x1UL &lt;&lt; I2C_CR2_LAST_Pos)                   </span></div>
<div class="line"><a id="l03675" name="l03675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a0955008cbabbb6b726ba0b4f8da609"> 3675</a></span><span class="preprocessor">#define I2C_CR2_LAST              I2C_CR2_LAST_Msk                             </span></div>
<div class="line"><a id="l03677" name="l03677"></a><span class="lineno"> 3677</span><span class="comment">/*******************  Bit definition for I2C_OAR1 register  *******************/</span></div>
<div class="line"><a id="l03678" name="l03678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8250616a993a5f2bb04cd0f116005864"> 3678</a></span><span class="preprocessor">#define I2C_OAR1_ADD1_7           0x000000FEU                                  </span></div>
<div class="line"><a id="l03679" name="l03679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8141dcd63a8429a64d488cc78ef3ec1"> 3679</a></span><span class="preprocessor">#define I2C_OAR1_ADD8_9           0x00000300U                                  </span></div>
<div class="line"><a id="l03681" name="l03681"></a><span class="lineno"> 3681</span><span class="preprocessor">#define I2C_OAR1_ADD0_Pos         (0U)</span></div>
<div class="line"><a id="l03682" name="l03682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga315ebd53e115b321f02d945a5a485356"> 3682</a></span><span class="preprocessor">#define I2C_OAR1_ADD0_Msk         (0x1UL &lt;&lt; I2C_OAR1_ADD0_Pos)                  </span></div>
<div class="line"><a id="l03683" name="l03683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b7c20c81f79d17921718412b8fca6d7"> 3683</a></span><span class="preprocessor">#define I2C_OAR1_ADD0             I2C_OAR1_ADD0_Msk                            </span></div>
<div class="line"><a id="l03684" name="l03684"></a><span class="lineno"> 3684</span><span class="preprocessor">#define I2C_OAR1_ADD1_Pos         (1U)</span></div>
<div class="line"><a id="l03685" name="l03685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedbc5009a53817d14a5b61b81abe47eb"> 3685</a></span><span class="preprocessor">#define I2C_OAR1_ADD1_Msk         (0x1UL &lt;&lt; I2C_OAR1_ADD1_Pos)                  </span></div>
<div class="line"><a id="l03686" name="l03686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga499a61f0013c5c6fe38b848901f58769"> 3686</a></span><span class="preprocessor">#define I2C_OAR1_ADD1             I2C_OAR1_ADD1_Msk                            </span></div>
<div class="line"><a id="l03687" name="l03687"></a><span class="lineno"> 3687</span><span class="preprocessor">#define I2C_OAR1_ADD2_Pos         (2U)</span></div>
<div class="line"><a id="l03688" name="l03688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74d6b1ee8556d79db1f804871576381e"> 3688</a></span><span class="preprocessor">#define I2C_OAR1_ADD2_Msk         (0x1UL &lt;&lt; I2C_OAR1_ADD2_Pos)                  </span></div>
<div class="line"><a id="l03689" name="l03689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44a263e36a7f34d922ff124aebd99c3"> 3689</a></span><span class="preprocessor">#define I2C_OAR1_ADD2             I2C_OAR1_ADD2_Msk                            </span></div>
<div class="line"><a id="l03690" name="l03690"></a><span class="lineno"> 3690</span><span class="preprocessor">#define I2C_OAR1_ADD3_Pos         (3U)</span></div>
<div class="line"><a id="l03691" name="l03691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bd895166f6d0f2b1fe5bdb245495e7c"> 3691</a></span><span class="preprocessor">#define I2C_OAR1_ADD3_Msk         (0x1UL &lt;&lt; I2C_OAR1_ADD3_Pos)                  </span></div>
<div class="line"><a id="l03692" name="l03692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9584dca3b1b414a63cf7ba75e557155b"> 3692</a></span><span class="preprocessor">#define I2C_OAR1_ADD3             I2C_OAR1_ADD3_Msk                            </span></div>
<div class="line"><a id="l03693" name="l03693"></a><span class="lineno"> 3693</span><span class="preprocessor">#define I2C_OAR1_ADD4_Pos         (4U)</span></div>
<div class="line"><a id="l03694" name="l03694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3261bcc4b1d94f2800cc78d26ef6a638"> 3694</a></span><span class="preprocessor">#define I2C_OAR1_ADD4_Msk         (0x1UL &lt;&lt; I2C_OAR1_ADD4_Pos)                  </span></div>
<div class="line"><a id="l03695" name="l03695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga110b915b907f4bf29ff03da1f077bd97"> 3695</a></span><span class="preprocessor">#define I2C_OAR1_ADD4             I2C_OAR1_ADD4_Msk                            </span></div>
<div class="line"><a id="l03696" name="l03696"></a><span class="lineno"> 3696</span><span class="preprocessor">#define I2C_OAR1_ADD5_Pos         (5U)</span></div>
<div class="line"><a id="l03697" name="l03697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga078a30f84550430baa5ea4ce4b424afd"> 3697</a></span><span class="preprocessor">#define I2C_OAR1_ADD5_Msk         (0x1UL &lt;&lt; I2C_OAR1_ADD5_Pos)                  </span></div>
<div class="line"><a id="l03698" name="l03698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0856dee2657cf0a04d79084da86988ca"> 3698</a></span><span class="preprocessor">#define I2C_OAR1_ADD5             I2C_OAR1_ADD5_Msk                            </span></div>
<div class="line"><a id="l03699" name="l03699"></a><span class="lineno"> 3699</span><span class="preprocessor">#define I2C_OAR1_ADD6_Pos         (6U)</span></div>
<div class="line"><a id="l03700" name="l03700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga708c99b9b7c44311be6a91fa01e2603d"> 3700</a></span><span class="preprocessor">#define I2C_OAR1_ADD6_Msk         (0x1UL &lt;&lt; I2C_OAR1_ADD6_Pos)                  </span></div>
<div class="line"><a id="l03701" name="l03701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5507af6154f60125dadc4654f57776ca"> 3701</a></span><span class="preprocessor">#define I2C_OAR1_ADD6             I2C_OAR1_ADD6_Msk                            </span></div>
<div class="line"><a id="l03702" name="l03702"></a><span class="lineno"> 3702</span><span class="preprocessor">#define I2C_OAR1_ADD7_Pos         (7U)</span></div>
<div class="line"><a id="l03703" name="l03703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c9645decd676803bd6a1cb9e5cca0f8"> 3703</a></span><span class="preprocessor">#define I2C_OAR1_ADD7_Msk         (0x1UL &lt;&lt; I2C_OAR1_ADD7_Pos)                  </span></div>
<div class="line"><a id="l03704" name="l03704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca710515f0aac5abdac02a630e09097c"> 3704</a></span><span class="preprocessor">#define I2C_OAR1_ADD7             I2C_OAR1_ADD7_Msk                            </span></div>
<div class="line"><a id="l03705" name="l03705"></a><span class="lineno"> 3705</span><span class="preprocessor">#define I2C_OAR1_ADD8_Pos         (8U)</span></div>
<div class="line"><a id="l03706" name="l03706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga484398bbd79662011f8fb6467c127d65"> 3706</a></span><span class="preprocessor">#define I2C_OAR1_ADD8_Msk         (0x1UL &lt;&lt; I2C_OAR1_ADD8_Pos)                  </span></div>
<div class="line"><a id="l03707" name="l03707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab945eba8b842a253cc64cce722537264"> 3707</a></span><span class="preprocessor">#define I2C_OAR1_ADD8             I2C_OAR1_ADD8_Msk                            </span></div>
<div class="line"><a id="l03708" name="l03708"></a><span class="lineno"> 3708</span><span class="preprocessor">#define I2C_OAR1_ADD9_Pos         (9U)</span></div>
<div class="line"><a id="l03709" name="l03709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf1cdf0196ac2b11475fbf7078a852a2"> 3709</a></span><span class="preprocessor">#define I2C_OAR1_ADD9_Msk         (0x1UL &lt;&lt; I2C_OAR1_ADD9_Pos)                  </span></div>
<div class="line"><a id="l03710" name="l03710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10cf2dfc6b1ed55413be06acca413430"> 3710</a></span><span class="preprocessor">#define I2C_OAR1_ADD9             I2C_OAR1_ADD9_Msk                            </span></div>
<div class="line"><a id="l03712" name="l03712"></a><span class="lineno"> 3712</span><span class="preprocessor">#define I2C_OAR1_ADDMODE_Pos      (15U)</span></div>
<div class="line"><a id="l03713" name="l03713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga465856ef24302471bd5562be5f4d8418"> 3713</a></span><span class="preprocessor">#define I2C_OAR1_ADDMODE_Msk      (0x1UL &lt;&lt; I2C_OAR1_ADDMODE_Pos)               </span></div>
<div class="line"><a id="l03714" name="l03714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d8df80cd27313c896e887aae81fa639"> 3714</a></span><span class="preprocessor">#define I2C_OAR1_ADDMODE          I2C_OAR1_ADDMODE_Msk                         </span></div>
<div class="line"><a id="l03716" name="l03716"></a><span class="lineno"> 3716</span><span class="comment">/*******************  Bit definition for I2C_OAR2 register  *******************/</span></div>
<div class="line"><a id="l03717" name="l03717"></a><span class="lineno"> 3717</span><span class="preprocessor">#define I2C_OAR2_ENDUAL_Pos       (0U)</span></div>
<div class="line"><a id="l03718" name="l03718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28fa608f2cec586e6bdb98ae510022d9"> 3718</a></span><span class="preprocessor">#define I2C_OAR2_ENDUAL_Msk       (0x1UL &lt;&lt; I2C_OAR2_ENDUAL_Pos)                </span></div>
<div class="line"><a id="l03719" name="l03719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab83ed1ee64439cb2734a708445f37e94"> 3719</a></span><span class="preprocessor">#define I2C_OAR2_ENDUAL           I2C_OAR2_ENDUAL_Msk                          </span></div>
<div class="line"><a id="l03720" name="l03720"></a><span class="lineno"> 3720</span><span class="preprocessor">#define I2C_OAR2_ADD2_Pos         (1U)</span></div>
<div class="line"><a id="l03721" name="l03721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18d179042a15bdc94dd4477b990082c5"> 3721</a></span><span class="preprocessor">#define I2C_OAR2_ADD2_Msk         (0x7FUL &lt;&lt; I2C_OAR2_ADD2_Pos)                 </span></div>
<div class="line"><a id="l03722" name="l03722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd3d8fd1de1f16d051efb52dd3d657c4"> 3722</a></span><span class="preprocessor">#define I2C_OAR2_ADD2             I2C_OAR2_ADD2_Msk                            </span></div>
<div class="line"><a id="l03724" name="l03724"></a><span class="lineno"> 3724</span><span class="comment">/********************  Bit definition for I2C_DR register  ********************/</span></div>
<div class="line"><a id="l03725" name="l03725"></a><span class="lineno"> 3725</span><span class="preprocessor">#define I2C_DR_DR_Pos             (0U)</span></div>
<div class="line"><a id="l03726" name="l03726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b487d8e08e84b2ef59c6de0e92316b1"> 3726</a></span><span class="preprocessor">#define I2C_DR_DR_Msk             (0xFFUL &lt;&lt; I2C_DR_DR_Pos)                     </span></div>
<div class="line"><a id="l03727" name="l03727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac43021a4a7f79672d27c36a469b301d5"> 3727</a></span><span class="preprocessor">#define I2C_DR_DR                 I2C_DR_DR_Msk                                </span></div>
<div class="line"><a id="l03729" name="l03729"></a><span class="lineno"> 3729</span><span class="comment">/*******************  Bit definition for I2C_SR1 register  ********************/</span></div>
<div class="line"><a id="l03730" name="l03730"></a><span class="lineno"> 3730</span><span class="preprocessor">#define I2C_SR1_SB_Pos            (0U)</span></div>
<div class="line"><a id="l03731" name="l03731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9d2227f20b51eda4af2fb9e9dd4f6df"> 3731</a></span><span class="preprocessor">#define I2C_SR1_SB_Msk            (0x1UL &lt;&lt; I2C_SR1_SB_Pos)                     </span></div>
<div class="line"><a id="l03732" name="l03732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6935c920da59d755d0cf834548a70ec4"> 3732</a></span><span class="preprocessor">#define I2C_SR1_SB                I2C_SR1_SB_Msk                               </span></div>
<div class="line"><a id="l03733" name="l03733"></a><span class="lineno"> 3733</span><span class="preprocessor">#define I2C_SR1_ADDR_Pos          (1U)</span></div>
<div class="line"><a id="l03734" name="l03734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387882c1ac38b5af80a88ac6c5c8961f"> 3734</a></span><span class="preprocessor">#define I2C_SR1_ADDR_Msk          (0x1UL &lt;&lt; I2C_SR1_ADDR_Pos)                   </span></div>
<div class="line"><a id="l03735" name="l03735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db361a4d9dd84b187085a11d933b45d"> 3735</a></span><span class="preprocessor">#define I2C_SR1_ADDR              I2C_SR1_ADDR_Msk                             </span></div>
<div class="line"><a id="l03736" name="l03736"></a><span class="lineno"> 3736</span><span class="preprocessor">#define I2C_SR1_BTF_Pos           (2U)</span></div>
<div class="line"><a id="l03737" name="l03737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9da3a67ef386eb3c7fc5be2016a1f0b1"> 3737</a></span><span class="preprocessor">#define I2C_SR1_BTF_Msk           (0x1UL &lt;&lt; I2C_SR1_BTF_Pos)                    </span></div>
<div class="line"><a id="l03738" name="l03738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb279f85d78cfe5abd3eeb0b40a65ab1"> 3738</a></span><span class="preprocessor">#define I2C_SR1_BTF               I2C_SR1_BTF_Msk                              </span></div>
<div class="line"><a id="l03739" name="l03739"></a><span class="lineno"> 3739</span><span class="preprocessor">#define I2C_SR1_ADD10_Pos         (3U)</span></div>
<div class="line"><a id="l03740" name="l03740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc01a4be991adeeffbdf18b5767ea30b"> 3740</a></span><span class="preprocessor">#define I2C_SR1_ADD10_Msk         (0x1UL &lt;&lt; I2C_SR1_ADD10_Pos)                  </span></div>
<div class="line"><a id="l03741" name="l03741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6faaa55a1e48aa7c1f2b69669901445d"> 3741</a></span><span class="preprocessor">#define I2C_SR1_ADD10             I2C_SR1_ADD10_Msk                            </span></div>
<div class="line"><a id="l03742" name="l03742"></a><span class="lineno"> 3742</span><span class="preprocessor">#define I2C_SR1_STOPF_Pos         (4U)</span></div>
<div class="line"><a id="l03743" name="l03743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1679ebac13f8ad5aad54acd446f70e4"> 3743</a></span><span class="preprocessor">#define I2C_SR1_STOPF_Msk         (0x1UL &lt;&lt; I2C_SR1_STOPF_Pos)                  </span></div>
<div class="line"><a id="l03744" name="l03744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafcea4cdbe2f6da31566c897fa893a7c"> 3744</a></span><span class="preprocessor">#define I2C_SR1_STOPF             I2C_SR1_STOPF_Msk                            </span></div>
<div class="line"><a id="l03745" name="l03745"></a><span class="lineno"> 3745</span><span class="preprocessor">#define I2C_SR1_RXNE_Pos          (6U)</span></div>
<div class="line"><a id="l03746" name="l03746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf56d0f5cc9b333a2d287baf96e1ca62"> 3746</a></span><span class="preprocessor">#define I2C_SR1_RXNE_Msk          (0x1UL &lt;&lt; I2C_SR1_RXNE_Pos)                   </span></div>
<div class="line"><a id="l03747" name="l03747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ebe33c992611bc2e25bbb01c1441a5"> 3747</a></span><span class="preprocessor">#define I2C_SR1_RXNE              I2C_SR1_RXNE_Msk                             </span></div>
<div class="line"><a id="l03748" name="l03748"></a><span class="lineno"> 3748</span><span class="preprocessor">#define I2C_SR1_TXE_Pos           (7U)</span></div>
<div class="line"><a id="l03749" name="l03749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga835a04e1e2c43a4462b9b5cd04b2b4ea"> 3749</a></span><span class="preprocessor">#define I2C_SR1_TXE_Msk           (0x1UL &lt;&lt; I2C_SR1_TXE_Pos)                    </span></div>
<div class="line"><a id="l03750" name="l03750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc4da49c163910203255e384591b6f7"> 3750</a></span><span class="preprocessor">#define I2C_SR1_TXE               I2C_SR1_TXE_Msk                              </span></div>
<div class="line"><a id="l03751" name="l03751"></a><span class="lineno"> 3751</span><span class="preprocessor">#define I2C_SR1_BERR_Pos          (8U)</span></div>
<div class="line"><a id="l03752" name="l03752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga591f9c02dd6c1b393f295ddd9be5f28d"> 3752</a></span><span class="preprocessor">#define I2C_SR1_BERR_Msk          (0x1UL &lt;&lt; I2C_SR1_BERR_Pos)                   </span></div>
<div class="line"><a id="l03753" name="l03753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d12990c90ab0757dcfea150ea50b227"> 3753</a></span><span class="preprocessor">#define I2C_SR1_BERR              I2C_SR1_BERR_Msk                             </span></div>
<div class="line"><a id="l03754" name="l03754"></a><span class="lineno"> 3754</span><span class="preprocessor">#define I2C_SR1_ARLO_Pos          (9U)</span></div>
<div class="line"><a id="l03755" name="l03755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7859c854cc27fefc075eb3a6d67410da"> 3755</a></span><span class="preprocessor">#define I2C_SR1_ARLO_Msk          (0x1UL &lt;&lt; I2C_SR1_ARLO_Pos)                   </span></div>
<div class="line"><a id="l03756" name="l03756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbc52f6ec6172c71d8b026a22c2f69d2"> 3756</a></span><span class="preprocessor">#define I2C_SR1_ARLO              I2C_SR1_ARLO_Msk                             </span></div>
<div class="line"><a id="l03757" name="l03757"></a><span class="lineno"> 3757</span><span class="preprocessor">#define I2C_SR1_AF_Pos            (10U)</span></div>
<div class="line"><a id="l03758" name="l03758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae64af2b76c8fc655547f07d0eda3c8d6"> 3758</a></span><span class="preprocessor">#define I2C_SR1_AF_Msk            (0x1UL &lt;&lt; I2C_SR1_AF_Pos)                     </span></div>
<div class="line"><a id="l03759" name="l03759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62aa2496d4b3955214a16a7bd998fd88"> 3759</a></span><span class="preprocessor">#define I2C_SR1_AF                I2C_SR1_AF_Msk                               </span></div>
<div class="line"><a id="l03760" name="l03760"></a><span class="lineno"> 3760</span><span class="preprocessor">#define I2C_SR1_OVR_Pos           (11U)</span></div>
<div class="line"><a id="l03761" name="l03761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeca6c423a2a9d7495c35517b3cc9a9b8"> 3761</a></span><span class="preprocessor">#define I2C_SR1_OVR_Msk           (0x1UL &lt;&lt; I2C_SR1_OVR_Pos)                    </span></div>
<div class="line"><a id="l03762" name="l03762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42d2435d2e64bf710c701c9b17adfb4"> 3762</a></span><span class="preprocessor">#define I2C_SR1_OVR               I2C_SR1_OVR_Msk                              </span></div>
<div class="line"><a id="l03763" name="l03763"></a><span class="lineno"> 3763</span><span class="preprocessor">#define I2C_SR1_PECERR_Pos        (12U)</span></div>
<div class="line"><a id="l03764" name="l03764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafd640f94fa388e27d4747c5eb8fc938"> 3764</a></span><span class="preprocessor">#define I2C_SR1_PECERR_Msk        (0x1UL &lt;&lt; I2C_SR1_PECERR_Pos)                 </span></div>
<div class="line"><a id="l03765" name="l03765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b2976279024e832e53ad12796a7bb71"> 3765</a></span><span class="preprocessor">#define I2C_SR1_PECERR            I2C_SR1_PECERR_Msk                           </span></div>
<div class="line"><a id="l03766" name="l03766"></a><span class="lineno"> 3766</span><span class="preprocessor">#define I2C_SR1_TIMEOUT_Pos       (14U)</span></div>
<div class="line"><a id="l03767" name="l03767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c0209188a2791eddad0c143ac7f9416"> 3767</a></span><span class="preprocessor">#define I2C_SR1_TIMEOUT_Msk       (0x1UL &lt;&lt; I2C_SR1_TIMEOUT_Pos)                </span></div>
<div class="line"><a id="l03768" name="l03768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef3a1e4921d7c509d1b639c67882c4c9"> 3768</a></span><span class="preprocessor">#define I2C_SR1_TIMEOUT           I2C_SR1_TIMEOUT_Msk                          </span></div>
<div class="line"><a id="l03769" name="l03769"></a><span class="lineno"> 3769</span><span class="preprocessor">#define I2C_SR1_SMBALERT_Pos      (15U)</span></div>
<div class="line"><a id="l03770" name="l03770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga617464b325a3649c9a36ad80386558b6"> 3770</a></span><span class="preprocessor">#define I2C_SR1_SMBALERT_Msk      (0x1UL &lt;&lt; I2C_SR1_SMBALERT_Pos)               </span></div>
<div class="line"><a id="l03771" name="l03771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8df36c38deb8791d0ac3cb5881298c1c"> 3771</a></span><span class="preprocessor">#define I2C_SR1_SMBALERT          I2C_SR1_SMBALERT_Msk                         </span></div>
<div class="line"><a id="l03773" name="l03773"></a><span class="lineno"> 3773</span><span class="comment">/*******************  Bit definition for I2C_SR2 register  ********************/</span></div>
<div class="line"><a id="l03774" name="l03774"></a><span class="lineno"> 3774</span><span class="preprocessor">#define I2C_SR2_MSL_Pos           (0U)</span></div>
<div class="line"><a id="l03775" name="l03775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad723df35fcda84431aefaace405b62b2"> 3775</a></span><span class="preprocessor">#define I2C_SR2_MSL_Msk           (0x1UL &lt;&lt; I2C_SR2_MSL_Pos)                    </span></div>
<div class="line"><a id="l03776" name="l03776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75cc361adf0e72e33d6771ebfa17b52d"> 3776</a></span><span class="preprocessor">#define I2C_SR2_MSL               I2C_SR2_MSL_Msk                              </span></div>
<div class="line"><a id="l03777" name="l03777"></a><span class="lineno"> 3777</span><span class="preprocessor">#define I2C_SR2_BUSY_Pos          (1U)</span></div>
<div class="line"><a id="l03778" name="l03778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43693f4a5b2f232a145eee42f26a1110"> 3778</a></span><span class="preprocessor">#define I2C_SR2_BUSY_Msk          (0x1UL &lt;&lt; I2C_SR2_BUSY_Pos)                   </span></div>
<div class="line"><a id="l03779" name="l03779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1e75a82da73ae2873cff1cd27c3179"> 3779</a></span><span class="preprocessor">#define I2C_SR2_BUSY              I2C_SR2_BUSY_Msk                             </span></div>
<div class="line"><a id="l03780" name="l03780"></a><span class="lineno"> 3780</span><span class="preprocessor">#define I2C_SR2_TRA_Pos           (2U)</span></div>
<div class="line"><a id="l03781" name="l03781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga260f5bfa56cd55a6e25ae1585fc1381e"> 3781</a></span><span class="preprocessor">#define I2C_SR2_TRA_Msk           (0x1UL &lt;&lt; I2C_SR2_TRA_Pos)                    </span></div>
<div class="line"><a id="l03782" name="l03782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga288b20416b42a79e591aa80d9a690fca"> 3782</a></span><span class="preprocessor">#define I2C_SR2_TRA               I2C_SR2_TRA_Msk                              </span></div>
<div class="line"><a id="l03783" name="l03783"></a><span class="lineno"> 3783</span><span class="preprocessor">#define I2C_SR2_GENCALL_Pos       (4U)</span></div>
<div class="line"><a id="l03784" name="l03784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada42e3c3d8e62bfab1117a382def5383"> 3784</a></span><span class="preprocessor">#define I2C_SR2_GENCALL_Msk       (0x1UL &lt;&lt; I2C_SR2_GENCALL_Pos)                </span></div>
<div class="line"><a id="l03785" name="l03785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3aeb79cbe04f7ec1e3c2615921c4fab"> 3785</a></span><span class="preprocessor">#define I2C_SR2_GENCALL           I2C_SR2_GENCALL_Msk                          </span></div>
<div class="line"><a id="l03786" name="l03786"></a><span class="lineno"> 3786</span><span class="preprocessor">#define I2C_SR2_SMBDEFAULT_Pos    (5U)</span></div>
<div class="line"><a id="l03787" name="l03787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa390034d42a7873287b68e9ae3935a26"> 3787</a></span><span class="preprocessor">#define I2C_SR2_SMBDEFAULT_Msk    (0x1UL &lt;&lt; I2C_SR2_SMBDEFAULT_Pos)             </span></div>
<div class="line"><a id="l03788" name="l03788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf50334903013177a8c6f4e36b8d6fe"> 3788</a></span><span class="preprocessor">#define I2C_SR2_SMBDEFAULT        I2C_SR2_SMBDEFAULT_Msk                       </span></div>
<div class="line"><a id="l03789" name="l03789"></a><span class="lineno"> 3789</span><span class="preprocessor">#define I2C_SR2_SMBHOST_Pos       (6U)</span></div>
<div class="line"><a id="l03790" name="l03790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bd5daae1a83a7a62584be9f601ec52d"> 3790</a></span><span class="preprocessor">#define I2C_SR2_SMBHOST_Msk       (0x1UL &lt;&lt; I2C_SR2_SMBHOST_Pos)                </span></div>
<div class="line"><a id="l03791" name="l03791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa07cf3e404f9f57e98d1ba3793079c80"> 3791</a></span><span class="preprocessor">#define I2C_SR2_SMBHOST           I2C_SR2_SMBHOST_Msk                          </span></div>
<div class="line"><a id="l03792" name="l03792"></a><span class="lineno"> 3792</span><span class="preprocessor">#define I2C_SR2_DUALF_Pos         (7U)</span></div>
<div class="line"><a id="l03793" name="l03793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga338ddbff50ca2b01dacc4b8e93014f30"> 3793</a></span><span class="preprocessor">#define I2C_SR2_DUALF_Msk         (0x1UL &lt;&lt; I2C_SR2_DUALF_Pos)                  </span></div>
<div class="line"><a id="l03794" name="l03794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79a6a21835e06d9bc48009f4269b7798"> 3794</a></span><span class="preprocessor">#define I2C_SR2_DUALF             I2C_SR2_DUALF_Msk                            </span></div>
<div class="line"><a id="l03795" name="l03795"></a><span class="lineno"> 3795</span><span class="preprocessor">#define I2C_SR2_PEC_Pos           (8U)</span></div>
<div class="line"><a id="l03796" name="l03796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a9dceb742f98aa0f27e5ae8dc427a88"> 3796</a></span><span class="preprocessor">#define I2C_SR2_PEC_Msk           (0xFFUL &lt;&lt; I2C_SR2_PEC_Pos)                   </span></div>
<div class="line"><a id="l03797" name="l03797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a4fd5d9c9e2593be920d19a5f6ae732"> 3797</a></span><span class="preprocessor">#define I2C_SR2_PEC               I2C_SR2_PEC_Msk                              </span></div>
<div class="line"><a id="l03799" name="l03799"></a><span class="lineno"> 3799</span><span class="comment">/*******************  Bit definition for I2C_CCR register  ********************/</span></div>
<div class="line"><a id="l03800" name="l03800"></a><span class="lineno"> 3800</span><span class="preprocessor">#define I2C_CCR_CCR_Pos           (0U)</span></div>
<div class="line"><a id="l03801" name="l03801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3f68b672f4ff2fa9a6ba3e79e9e302b"> 3801</a></span><span class="preprocessor">#define I2C_CCR_CCR_Msk           (0xFFFUL &lt;&lt; I2C_CCR_CCR_Pos)                  </span></div>
<div class="line"><a id="l03802" name="l03802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"> 3802</a></span><span class="preprocessor">#define I2C_CCR_CCR               I2C_CCR_CCR_Msk                              </span></div>
<div class="line"><a id="l03803" name="l03803"></a><span class="lineno"> 3803</span><span class="preprocessor">#define I2C_CCR_DUTY_Pos          (14U)</span></div>
<div class="line"><a id="l03804" name="l03804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e91ff511dab94ae774aaa9c3052fbc6"> 3804</a></span><span class="preprocessor">#define I2C_CCR_DUTY_Msk          (0x1UL &lt;&lt; I2C_CCR_DUTY_Pos)                   </span></div>
<div class="line"><a id="l03805" name="l03805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga851c8a6b598d54c1a805b1632a4078e5"> 3805</a></span><span class="preprocessor">#define I2C_CCR_DUTY              I2C_CCR_DUTY_Msk                             </span></div>
<div class="line"><a id="l03806" name="l03806"></a><span class="lineno"> 3806</span><span class="preprocessor">#define I2C_CCR_FS_Pos            (15U)</span></div>
<div class="line"><a id="l03807" name="l03807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1823d70e520da08c5b40320ed2f8331e"> 3807</a></span><span class="preprocessor">#define I2C_CCR_FS_Msk            (0x1UL &lt;&lt; I2C_CCR_FS_Pos)                     </span></div>
<div class="line"><a id="l03808" name="l03808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea64e5d7eba609ac9a84964bc0bc2def"> 3808</a></span><span class="preprocessor">#define I2C_CCR_FS                I2C_CCR_FS_Msk                               </span></div>
<div class="line"><a id="l03810" name="l03810"></a><span class="lineno"> 3810</span><span class="comment">/******************  Bit definition for I2C_TRISE register  *******************/</span></div>
<div class="line"><a id="l03811" name="l03811"></a><span class="lineno"> 3811</span><span class="preprocessor">#define I2C_TRISE_TRISE_Pos       (0U)</span></div>
<div class="line"><a id="l03812" name="l03812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a3152b3f16c453126cc1cef41b765fe"> 3812</a></span><span class="preprocessor">#define I2C_TRISE_TRISE_Msk       (0x3FUL &lt;&lt; I2C_TRISE_TRISE_Pos)               </span></div>
<div class="line"><a id="l03813" name="l03813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff77a39aba630647af62dc7f1a5dc218"> 3813</a></span><span class="preprocessor">#define I2C_TRISE_TRISE           I2C_TRISE_TRISE_Msk                          </span></div>
<div class="line"><a id="l03815" name="l03815"></a><span class="lineno"> 3815</span><span class="comment">/******************  Bit definition for I2C_FLTR register  *******************/</span></div>
<div class="line"><a id="l03816" name="l03816"></a><span class="lineno"> 3816</span><span class="preprocessor">#define I2C_FLTR_DNF_Pos          (0U)</span></div>
<div class="line"><a id="l03817" name="l03817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2366c5012d3662571a9577145d9a3b84"> 3817</a></span><span class="preprocessor">#define I2C_FLTR_DNF_Msk          (0xFUL &lt;&lt; I2C_FLTR_DNF_Pos)                   </span></div>
<div class="line"><a id="l03818" name="l03818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe4c34d459e53d73c92e0a6fd383795"> 3818</a></span><span class="preprocessor">#define I2C_FLTR_DNF              I2C_FLTR_DNF_Msk                             </span></div>
<div class="line"><a id="l03819" name="l03819"></a><span class="lineno"> 3819</span><span class="preprocessor">#define I2C_FLTR_ANOFF_Pos        (4U)</span></div>
<div class="line"><a id="l03820" name="l03820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214eda503ba769772d183ee34da4ed8d"> 3820</a></span><span class="preprocessor">#define I2C_FLTR_ANOFF_Msk        (0x1UL &lt;&lt; I2C_FLTR_ANOFF_Pos)                 </span></div>
<div class="line"><a id="l03821" name="l03821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f312cebb37d3e5d0a690dc6fda86f32"> 3821</a></span><span class="preprocessor">#define I2C_FLTR_ANOFF            I2C_FLTR_ANOFF_Msk                           </span></div>
<div class="line"><a id="l03823" name="l03823"></a><span class="lineno"> 3823</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03824" name="l03824"></a><span class="lineno"> 3824</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03825" name="l03825"></a><span class="lineno"> 3825</span><span class="comment">/*        Fast Mode Plus Inter-integrated Circuit Interface (I2C)             */</span></div>
<div class="line"><a id="l03826" name="l03826"></a><span class="lineno"> 3826</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l03827" name="l03827"></a><span class="lineno"> 3827</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l03828" name="l03828"></a><span class="lineno"> 3828</span><span class="comment">/*******************  Bit definition for I2C_CR1 register  *******************/</span></div>
<div class="line"><a id="l03829" name="l03829"></a><span class="lineno"> 3829</span><span class="preprocessor">#define FMPI2C_CR1_PE_Pos               (0U)</span></div>
<div class="line"><a id="l03830" name="l03830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7034a167e4c16f88521f577b3c9d2262"> 3830</a></span><span class="preprocessor">#define FMPI2C_CR1_PE_Msk               (0x1UL &lt;&lt; FMPI2C_CR1_PE_Pos)            </span></div>
<div class="line"><a id="l03831" name="l03831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e038a939ff4314c2555e4dd28e9fe04"> 3831</a></span><span class="preprocessor">#define FMPI2C_CR1_PE                   FMPI2C_CR1_PE_Msk                      </span></div>
<div class="line"><a id="l03832" name="l03832"></a><span class="lineno"> 3832</span><span class="preprocessor">#define FMPI2C_CR1_TXIE_Pos             (1U)</span></div>
<div class="line"><a id="l03833" name="l03833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08b4cefc20bdaae999a6f65710b5061c"> 3833</a></span><span class="preprocessor">#define FMPI2C_CR1_TXIE_Msk             (0x1UL &lt;&lt; FMPI2C_CR1_TXIE_Pos)          </span></div>
<div class="line"><a id="l03834" name="l03834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3f8b11cc30ef6fe3a949b8bb54e5bc5"> 3834</a></span><span class="preprocessor">#define FMPI2C_CR1_TXIE                 FMPI2C_CR1_TXIE_Msk                    </span></div>
<div class="line"><a id="l03835" name="l03835"></a><span class="lineno"> 3835</span><span class="preprocessor">#define FMPI2C_CR1_RXIE_Pos             (2U)</span></div>
<div class="line"><a id="l03836" name="l03836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7de82365c6e346f2d07b8dd781d9de51"> 3836</a></span><span class="preprocessor">#define FMPI2C_CR1_RXIE_Msk             (0x1UL &lt;&lt; FMPI2C_CR1_RXIE_Pos)          </span></div>
<div class="line"><a id="l03837" name="l03837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04304d426497fd2a9bde5a58137ced45"> 3837</a></span><span class="preprocessor">#define FMPI2C_CR1_RXIE                 FMPI2C_CR1_RXIE_Msk                    </span></div>
<div class="line"><a id="l03838" name="l03838"></a><span class="lineno"> 3838</span><span class="preprocessor">#define FMPI2C_CR1_ADDRIE_Pos           (3U)</span></div>
<div class="line"><a id="l03839" name="l03839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga553ca385bfd3683b9a859fa626a98b84"> 3839</a></span><span class="preprocessor">#define FMPI2C_CR1_ADDRIE_Msk           (0x1UL &lt;&lt; FMPI2C_CR1_ADDRIE_Pos)        </span></div>
<div class="line"><a id="l03840" name="l03840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66ac0b169ece4d11a121f0585b011d90"> 3840</a></span><span class="preprocessor">#define FMPI2C_CR1_ADDRIE               FMPI2C_CR1_ADDRIE_Msk                  </span></div>
<div class="line"><a id="l03841" name="l03841"></a><span class="lineno"> 3841</span><span class="preprocessor">#define FMPI2C_CR1_NACKIE_Pos           (4U)</span></div>
<div class="line"><a id="l03842" name="l03842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga818f71fdddb0f73973242b0d92c235a5"> 3842</a></span><span class="preprocessor">#define FMPI2C_CR1_NACKIE_Msk           (0x1UL &lt;&lt; FMPI2C_CR1_NACKIE_Pos)        </span></div>
<div class="line"><a id="l03843" name="l03843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b9649f94b686fb9ca61ef9b59b1823"> 3843</a></span><span class="preprocessor">#define FMPI2C_CR1_NACKIE               FMPI2C_CR1_NACKIE_Msk                  </span></div>
<div class="line"><a id="l03844" name="l03844"></a><span class="lineno"> 3844</span><span class="preprocessor">#define FMPI2C_CR1_STOPIE_Pos           (5U)</span></div>
<div class="line"><a id="l03845" name="l03845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7362ac2c4a55c6f936738b38ddb33350"> 3845</a></span><span class="preprocessor">#define FMPI2C_CR1_STOPIE_Msk           (0x1UL &lt;&lt; FMPI2C_CR1_STOPIE_Pos)        </span></div>
<div class="line"><a id="l03846" name="l03846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga063c7be10fc38bb5136c8da9336d0b00"> 3846</a></span><span class="preprocessor">#define FMPI2C_CR1_STOPIE               FMPI2C_CR1_STOPIE_Msk                  </span></div>
<div class="line"><a id="l03847" name="l03847"></a><span class="lineno"> 3847</span><span class="preprocessor">#define FMPI2C_CR1_TCIE_Pos             (6U)</span></div>
<div class="line"><a id="l03848" name="l03848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab16db977c39041705809f545b6b60387"> 3848</a></span><span class="preprocessor">#define FMPI2C_CR1_TCIE_Msk             (0x1UL &lt;&lt; FMPI2C_CR1_TCIE_Pos)          </span></div>
<div class="line"><a id="l03849" name="l03849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga093815cadbb677d384220dbd7d77a94b"> 3849</a></span><span class="preprocessor">#define FMPI2C_CR1_TCIE                 FMPI2C_CR1_TCIE_Msk                    </span></div>
<div class="line"><a id="l03850" name="l03850"></a><span class="lineno"> 3850</span><span class="preprocessor">#define FMPI2C_CR1_ERRIE_Pos            (7U)</span></div>
<div class="line"><a id="l03851" name="l03851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d048a9fafd66dfb1a05d7348b33190"> 3851</a></span><span class="preprocessor">#define FMPI2C_CR1_ERRIE_Msk            (0x1UL &lt;&lt; FMPI2C_CR1_ERRIE_Pos)         </span></div>
<div class="line"><a id="l03852" name="l03852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37875df6a78049fa3dc089491ca0fa14"> 3852</a></span><span class="preprocessor">#define FMPI2C_CR1_ERRIE                FMPI2C_CR1_ERRIE_Msk                   </span></div>
<div class="line"><a id="l03853" name="l03853"></a><span class="lineno"> 3853</span><span class="preprocessor">#define FMPI2C_CR1_DNF_Pos              (8U)</span></div>
<div class="line"><a id="l03854" name="l03854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc5abeb321ff2829ddd16a1a3cbf1bb9"> 3854</a></span><span class="preprocessor">#define FMPI2C_CR1_DNF_Msk              (0xFUL &lt;&lt; FMPI2C_CR1_DNF_Pos)           </span></div>
<div class="line"><a id="l03855" name="l03855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b854bc9b4d773e68ba767cd21d2fc2b"> 3855</a></span><span class="preprocessor">#define FMPI2C_CR1_DNF                  FMPI2C_CR1_DNF_Msk                     </span></div>
<div class="line"><a id="l03856" name="l03856"></a><span class="lineno"> 3856</span><span class="preprocessor">#define FMPI2C_CR1_ANFOFF_Pos           (12U)</span></div>
<div class="line"><a id="l03857" name="l03857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39835b12e5585efe92db0e49e3695b52"> 3857</a></span><span class="preprocessor">#define FMPI2C_CR1_ANFOFF_Msk           (0x1UL &lt;&lt; FMPI2C_CR1_ANFOFF_Pos)        </span></div>
<div class="line"><a id="l03858" name="l03858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga067b0aecccef35e0139c1995c75fcb4d"> 3858</a></span><span class="preprocessor">#define FMPI2C_CR1_ANFOFF               FMPI2C_CR1_ANFOFF_Msk                  </span></div>
<div class="line"><a id="l03859" name="l03859"></a><span class="lineno"> 3859</span><span class="preprocessor">#define FMPI2C_CR1_TXDMAEN_Pos          (14U)</span></div>
<div class="line"><a id="l03860" name="l03860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga238b7610adfee9f77ce4df202c856970"> 3860</a></span><span class="preprocessor">#define FMPI2C_CR1_TXDMAEN_Msk          (0x1UL &lt;&lt; FMPI2C_CR1_TXDMAEN_Pos)       </span></div>
<div class="line"><a id="l03861" name="l03861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab782ca617fe34d2e9256870b7ef0be2d"> 3861</a></span><span class="preprocessor">#define FMPI2C_CR1_TXDMAEN              FMPI2C_CR1_TXDMAEN_Msk                 </span></div>
<div class="line"><a id="l03862" name="l03862"></a><span class="lineno"> 3862</span><span class="preprocessor">#define FMPI2C_CR1_RXDMAEN_Pos          (15U)</span></div>
<div class="line"><a id="l03863" name="l03863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfeccec67d683d68a8d5d22e6ae96622"> 3863</a></span><span class="preprocessor">#define FMPI2C_CR1_RXDMAEN_Msk          (0x1UL &lt;&lt; FMPI2C_CR1_RXDMAEN_Pos)       </span></div>
<div class="line"><a id="l03864" name="l03864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcefa3666a5b92075f8a51ebeebc05dc"> 3864</a></span><span class="preprocessor">#define FMPI2C_CR1_RXDMAEN              FMPI2C_CR1_RXDMAEN_Msk                 </span></div>
<div class="line"><a id="l03865" name="l03865"></a><span class="lineno"> 3865</span><span class="preprocessor">#define FMPI2C_CR1_SBC_Pos              (16U)</span></div>
<div class="line"><a id="l03866" name="l03866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad26a68f5acb537815a1541c06444dee3"> 3866</a></span><span class="preprocessor">#define FMPI2C_CR1_SBC_Msk              (0x1UL &lt;&lt; FMPI2C_CR1_SBC_Pos)           </span></div>
<div class="line"><a id="l03867" name="l03867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd787f252ea560fbf8b298c78d40814"> 3867</a></span><span class="preprocessor">#define FMPI2C_CR1_SBC                  FMPI2C_CR1_SBC_Msk                     </span></div>
<div class="line"><a id="l03868" name="l03868"></a><span class="lineno"> 3868</span><span class="preprocessor">#define FMPI2C_CR1_NOSTRETCH_Pos        (17U)</span></div>
<div class="line"><a id="l03869" name="l03869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab77c618d18ec7fb396bcf6660388445e"> 3869</a></span><span class="preprocessor">#define FMPI2C_CR1_NOSTRETCH_Msk        (0x1UL &lt;&lt; FMPI2C_CR1_NOSTRETCH_Pos)     </span></div>
<div class="line"><a id="l03870" name="l03870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d4324218a7898147d893a707bc7d4f2"> 3870</a></span><span class="preprocessor">#define FMPI2C_CR1_NOSTRETCH            FMPI2C_CR1_NOSTRETCH_Msk               </span></div>
<div class="line"><a id="l03871" name="l03871"></a><span class="lineno"> 3871</span><span class="preprocessor">#define FMPI2C_CR1_GCEN_Pos             (19U)</span></div>
<div class="line"><a id="l03872" name="l03872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42603cf69c20ee9db6d1a09770252a0c"> 3872</a></span><span class="preprocessor">#define FMPI2C_CR1_GCEN_Msk             (0x1UL &lt;&lt; FMPI2C_CR1_GCEN_Pos)          </span></div>
<div class="line"><a id="l03873" name="l03873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90575734ec19b8c795aa50d0aae759b8"> 3873</a></span><span class="preprocessor">#define FMPI2C_CR1_GCEN                 FMPI2C_CR1_GCEN_Msk                    </span></div>
<div class="line"><a id="l03874" name="l03874"></a><span class="lineno"> 3874</span><span class="preprocessor">#define FMPI2C_CR1_SMBHEN_Pos           (20U)</span></div>
<div class="line"><a id="l03875" name="l03875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae21e7dc37d972c786a4eb3017cb64f7"> 3875</a></span><span class="preprocessor">#define FMPI2C_CR1_SMBHEN_Msk           (0x1UL &lt;&lt; FMPI2C_CR1_SMBHEN_Pos)        </span></div>
<div class="line"><a id="l03876" name="l03876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03923dd75fb64e0dc414b6ef699826d3"> 3876</a></span><span class="preprocessor">#define FMPI2C_CR1_SMBHEN               FMPI2C_CR1_SMBHEN_Msk                  </span></div>
<div class="line"><a id="l03877" name="l03877"></a><span class="lineno"> 3877</span><span class="preprocessor">#define FMPI2C_CR1_SMBDEN_Pos           (21U)</span></div>
<div class="line"><a id="l03878" name="l03878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f9d1a6898740603d715b4a5bf6d0993"> 3878</a></span><span class="preprocessor">#define FMPI2C_CR1_SMBDEN_Msk           (0x1UL &lt;&lt; FMPI2C_CR1_SMBDEN_Pos)        </span></div>
<div class="line"><a id="l03879" name="l03879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga676b9e5aeab15710df855adaaa2cba70"> 3879</a></span><span class="preprocessor">#define FMPI2C_CR1_SMBDEN               FMPI2C_CR1_SMBDEN_Msk                  </span></div>
<div class="line"><a id="l03880" name="l03880"></a><span class="lineno"> 3880</span><span class="preprocessor">#define FMPI2C_CR1_ALERTEN_Pos          (22U)</span></div>
<div class="line"><a id="l03881" name="l03881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf21ba47972acb317b46b163a82827e5"> 3881</a></span><span class="preprocessor">#define FMPI2C_CR1_ALERTEN_Msk          (0x1UL &lt;&lt; FMPI2C_CR1_ALERTEN_Pos)       </span></div>
<div class="line"><a id="l03882" name="l03882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7ae38e1d14b467c5776bf97453e0f03"> 3882</a></span><span class="preprocessor">#define FMPI2C_CR1_ALERTEN              FMPI2C_CR1_ALERTEN_Msk                 </span></div>
<div class="line"><a id="l03883" name="l03883"></a><span class="lineno"> 3883</span><span class="preprocessor">#define FMPI2C_CR1_PECEN_Pos            (23U)</span></div>
<div class="line"><a id="l03884" name="l03884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddf367426c21460c53e1d7687068b2bb"> 3884</a></span><span class="preprocessor">#define FMPI2C_CR1_PECEN_Msk            (0x1UL &lt;&lt; FMPI2C_CR1_PECEN_Pos)         </span></div>
<div class="line"><a id="l03885" name="l03885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0c93fc40dec2b4cae8e8e2d0b617646"> 3885</a></span><span class="preprocessor">#define FMPI2C_CR1_PECEN                FMPI2C_CR1_PECEN_Msk                   </span></div>
<div class="line"><a id="l03887" name="l03887"></a><span class="lineno"> 3887</span><span class="comment">/* Legacy Defines */</span></div>
<div class="line"><a id="l03888" name="l03888"></a><span class="lineno"> 3888</span><span class="preprocessor">#define FMPI2C_CR1_DFN_Pos              FMPI2C_CR1_DNF_Pos</span></div>
<div class="line"><a id="l03889" name="l03889"></a><span class="lineno"> 3889</span><span class="preprocessor">#define FMPI2C_CR1_DFN_Msk              FMPI2C_CR1_DNF_Msk</span></div>
<div class="line"><a id="l03890" name="l03890"></a><span class="lineno"> 3890</span><span class="preprocessor">#define FMPI2C_CR1_DFN                  FMPI2C_CR1_DNF</span></div>
<div class="line"><a id="l03891" name="l03891"></a><span class="lineno"> 3891</span><span class="comment">/******************  Bit definition for I2C_CR2 register  ********************/</span></div>
<div class="line"><a id="l03892" name="l03892"></a><span class="lineno"> 3892</span><span class="preprocessor">#define FMPI2C_CR2_SADD_Pos             (0U)</span></div>
<div class="line"><a id="l03893" name="l03893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c7e723cc4a6067a4969905959538569"> 3893</a></span><span class="preprocessor">#define FMPI2C_CR2_SADD_Msk             (0x3FFUL &lt;&lt; FMPI2C_CR2_SADD_Pos)        </span></div>
<div class="line"><a id="l03894" name="l03894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab94eb64c93bc79221567d0f77fa8cc01"> 3894</a></span><span class="preprocessor">#define FMPI2C_CR2_SADD                 FMPI2C_CR2_SADD_Msk                    </span></div>
<div class="line"><a id="l03895" name="l03895"></a><span class="lineno"> 3895</span><span class="preprocessor">#define FMPI2C_CR2_RD_WRN_Pos           (10U)</span></div>
<div class="line"><a id="l03896" name="l03896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3162b07f9cba06758f57a4e54feaec2"> 3896</a></span><span class="preprocessor">#define FMPI2C_CR2_RD_WRN_Msk           (0x1UL &lt;&lt; FMPI2C_CR2_RD_WRN_Pos)        </span></div>
<div class="line"><a id="l03897" name="l03897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f12d1f30a135f257fed9a56c4470a1c"> 3897</a></span><span class="preprocessor">#define FMPI2C_CR2_RD_WRN               FMPI2C_CR2_RD_WRN_Msk                  </span></div>
<div class="line"><a id="l03898" name="l03898"></a><span class="lineno"> 3898</span><span class="preprocessor">#define FMPI2C_CR2_ADD10_Pos            (11U)</span></div>
<div class="line"><a id="l03899" name="l03899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a73ebd903668ee4bfcbbaf2fe9007ab"> 3899</a></span><span class="preprocessor">#define FMPI2C_CR2_ADD10_Msk            (0x1UL &lt;&lt; FMPI2C_CR2_ADD10_Pos)         </span></div>
<div class="line"><a id="l03900" name="l03900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf86d37942129f6c86746fb9a3e1b06a6"> 3900</a></span><span class="preprocessor">#define FMPI2C_CR2_ADD10                FMPI2C_CR2_ADD10_Msk                   </span></div>
<div class="line"><a id="l03901" name="l03901"></a><span class="lineno"> 3901</span><span class="preprocessor">#define FMPI2C_CR2_HEAD10R_Pos          (12U)</span></div>
<div class="line"><a id="l03902" name="l03902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga083d0f9a89b3346c610d406887b0a151"> 3902</a></span><span class="preprocessor">#define FMPI2C_CR2_HEAD10R_Msk          (0x1UL &lt;&lt; FMPI2C_CR2_HEAD10R_Pos)       </span></div>
<div class="line"><a id="l03903" name="l03903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab826a51b6e451d8a35ebc4af9bdecdc1"> 3903</a></span><span class="preprocessor">#define FMPI2C_CR2_HEAD10R              FMPI2C_CR2_HEAD10R_Msk                 </span></div>
<div class="line"><a id="l03904" name="l03904"></a><span class="lineno"> 3904</span><span class="preprocessor">#define FMPI2C_CR2_START_Pos            (13U)</span></div>
<div class="line"><a id="l03905" name="l03905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478ecb2ee073510fcf15d1ad9b534f95"> 3905</a></span><span class="preprocessor">#define FMPI2C_CR2_START_Msk            (0x1UL &lt;&lt; FMPI2C_CR2_START_Pos)         </span></div>
<div class="line"><a id="l03906" name="l03906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97f919b3ce50f0ed216c83424cd3f996"> 3906</a></span><span class="preprocessor">#define FMPI2C_CR2_START                FMPI2C_CR2_START_Msk                   </span></div>
<div class="line"><a id="l03907" name="l03907"></a><span class="lineno"> 3907</span><span class="preprocessor">#define FMPI2C_CR2_STOP_Pos             (14U)</span></div>
<div class="line"><a id="l03908" name="l03908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d3a5bfb284cfd317e87efacc7b97261"> 3908</a></span><span class="preprocessor">#define FMPI2C_CR2_STOP_Msk             (0x1UL &lt;&lt; FMPI2C_CR2_STOP_Pos)          </span></div>
<div class="line"><a id="l03909" name="l03909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dc90c5fd133449e804c282ab7cf71c2"> 3909</a></span><span class="preprocessor">#define FMPI2C_CR2_STOP                 FMPI2C_CR2_STOP_Msk                    </span></div>
<div class="line"><a id="l03910" name="l03910"></a><span class="lineno"> 3910</span><span class="preprocessor">#define FMPI2C_CR2_NACK_Pos             (15U)</span></div>
<div class="line"><a id="l03911" name="l03911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga089de3c665503438c98b4bee36761d9a"> 3911</a></span><span class="preprocessor">#define FMPI2C_CR2_NACK_Msk             (0x1UL &lt;&lt; FMPI2C_CR2_NACK_Pos)          </span></div>
<div class="line"><a id="l03912" name="l03912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2595395db2d8cff85b42c4f268c35c2"> 3912</a></span><span class="preprocessor">#define FMPI2C_CR2_NACK                 FMPI2C_CR2_NACK_Msk                    </span></div>
<div class="line"><a id="l03913" name="l03913"></a><span class="lineno"> 3913</span><span class="preprocessor">#define FMPI2C_CR2_NBYTES_Pos           (16U)</span></div>
<div class="line"><a id="l03914" name="l03914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6c04a055be798151342414dc1d1c331"> 3914</a></span><span class="preprocessor">#define FMPI2C_CR2_NBYTES_Msk           (0xFFUL &lt;&lt; FMPI2C_CR2_NBYTES_Pos)       </span></div>
<div class="line"><a id="l03915" name="l03915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6814ae88b0db22c2b6f18b17242dbb9e"> 3915</a></span><span class="preprocessor">#define FMPI2C_CR2_NBYTES               FMPI2C_CR2_NBYTES_Msk                  </span></div>
<div class="line"><a id="l03916" name="l03916"></a><span class="lineno"> 3916</span><span class="preprocessor">#define FMPI2C_CR2_RELOAD_Pos           (24U)</span></div>
<div class="line"><a id="l03917" name="l03917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2f7fa170c1c467542796043c6a93a9"> 3917</a></span><span class="preprocessor">#define FMPI2C_CR2_RELOAD_Msk           (0x1UL &lt;&lt; FMPI2C_CR2_RELOAD_Pos)        </span></div>
<div class="line"><a id="l03918" name="l03918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e8d5e3dc995c702801e56b92f8ddad8"> 3918</a></span><span class="preprocessor">#define FMPI2C_CR2_RELOAD               FMPI2C_CR2_RELOAD_Msk                  </span></div>
<div class="line"><a id="l03919" name="l03919"></a><span class="lineno"> 3919</span><span class="preprocessor">#define FMPI2C_CR2_AUTOEND_Pos          (25U)</span></div>
<div class="line"><a id="l03920" name="l03920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86b5f23e1975a61ce48d3d9071715555"> 3920</a></span><span class="preprocessor">#define FMPI2C_CR2_AUTOEND_Msk          (0x1UL &lt;&lt; FMPI2C_CR2_AUTOEND_Pos)       </span></div>
<div class="line"><a id="l03921" name="l03921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4333cfef358d8fe8bcd46b5c0edf61b2"> 3921</a></span><span class="preprocessor">#define FMPI2C_CR2_AUTOEND              FMPI2C_CR2_AUTOEND_Msk                 </span></div>
<div class="line"><a id="l03922" name="l03922"></a><span class="lineno"> 3922</span><span class="preprocessor">#define FMPI2C_CR2_PECBYTE_Pos          (26U)</span></div>
<div class="line"><a id="l03923" name="l03923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadeb83a8bd3a48dc973876bb3f3f5f386"> 3923</a></span><span class="preprocessor">#define FMPI2C_CR2_PECBYTE_Msk          (0x1UL &lt;&lt; FMPI2C_CR2_PECBYTE_Pos)       </span></div>
<div class="line"><a id="l03924" name="l03924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38ab070103747df529b237c2747917c7"> 3924</a></span><span class="preprocessor">#define FMPI2C_CR2_PECBYTE              FMPI2C_CR2_PECBYTE_Msk                 </span></div>
<div class="line"><a id="l03926" name="l03926"></a><span class="lineno"> 3926</span><span class="comment">/*******************  Bit definition for I2C_OAR1 register  ******************/</span></div>
<div class="line"><a id="l03927" name="l03927"></a><span class="lineno"> 3927</span><span class="preprocessor">#define FMPI2C_OAR1_OA1_Pos             (0U)</span></div>
<div class="line"><a id="l03928" name="l03928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga012d15c137c7da8171234b36df56dd5c"> 3928</a></span><span class="preprocessor">#define FMPI2C_OAR1_OA1_Msk             (0x3FFUL &lt;&lt; FMPI2C_OAR1_OA1_Pos)        </span></div>
<div class="line"><a id="l03929" name="l03929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1272f4b9ea9d875d932a42085b2316e7"> 3929</a></span><span class="preprocessor">#define FMPI2C_OAR1_OA1                 FMPI2C_OAR1_OA1_Msk                    </span></div>
<div class="line"><a id="l03930" name="l03930"></a><span class="lineno"> 3930</span><span class="preprocessor">#define FMPI2C_OAR1_OA1MODE_Pos         (10U)</span></div>
<div class="line"><a id="l03931" name="l03931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff1160914e7fc8a47491f6631fc8183e"> 3931</a></span><span class="preprocessor">#define FMPI2C_OAR1_OA1MODE_Msk         (0x1UL &lt;&lt; FMPI2C_OAR1_OA1MODE_Pos)      </span></div>
<div class="line"><a id="l03932" name="l03932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3682a4849f36a491bc562fbe77446b74"> 3932</a></span><span class="preprocessor">#define FMPI2C_OAR1_OA1MODE             FMPI2C_OAR1_OA1MODE_Msk                </span></div>
<div class="line"><a id="l03933" name="l03933"></a><span class="lineno"> 3933</span><span class="preprocessor">#define FMPI2C_OAR1_OA1EN_Pos           (15U)</span></div>
<div class="line"><a id="l03934" name="l03934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4c38efa540be3fc2f48ee993b0d4dba"> 3934</a></span><span class="preprocessor">#define FMPI2C_OAR1_OA1EN_Msk           (0x1UL &lt;&lt; FMPI2C_OAR1_OA1EN_Pos)        </span></div>
<div class="line"><a id="l03935" name="l03935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacfe33057fad6c7f46935ce4d75e16b1"> 3935</a></span><span class="preprocessor">#define FMPI2C_OAR1_OA1EN               FMPI2C_OAR1_OA1EN_Msk                  </span></div>
<div class="line"><a id="l03937" name="l03937"></a><span class="lineno"> 3937</span><span class="comment">/*******************  Bit definition for I2C_OAR2 register  ******************/</span></div>
<div class="line"><a id="l03938" name="l03938"></a><span class="lineno"> 3938</span><span class="preprocessor">#define FMPI2C_OAR2_OA2_Pos             (1U)</span></div>
<div class="line"><a id="l03939" name="l03939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e7fa13ecdeffe1b8e9b4df8b5d1a44e"> 3939</a></span><span class="preprocessor">#define FMPI2C_OAR2_OA2_Msk             (0x7FUL &lt;&lt; FMPI2C_OAR2_OA2_Pos)         </span></div>
<div class="line"><a id="l03940" name="l03940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58beb12b2da966598dc1e56e4c5b79ac"> 3940</a></span><span class="preprocessor">#define FMPI2C_OAR2_OA2                 FMPI2C_OAR2_OA2_Msk                    </span></div>
<div class="line"><a id="l03941" name="l03941"></a><span class="lineno"> 3941</span><span class="preprocessor">#define FMPI2C_OAR2_OA2MSK_Pos          (8U)</span></div>
<div class="line"><a id="l03942" name="l03942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa331cfaa1a3e92f4a33c3037f3684010"> 3942</a></span><span class="preprocessor">#define FMPI2C_OAR2_OA2MSK_Msk          (0x7UL &lt;&lt; FMPI2C_OAR2_OA2MSK_Pos)       </span></div>
<div class="line"><a id="l03943" name="l03943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4a49f2eed820cf71cccbf13b3c1e173"> 3943</a></span><span class="preprocessor">#define FMPI2C_OAR2_OA2MSK              FMPI2C_OAR2_OA2MSK_Msk                 </span></div>
<div class="line"><a id="l03944" name="l03944"></a><span class="lineno"> 3944</span><span class="preprocessor">#define FMPI2C_OAR2_OA2EN_Pos           (15U)</span></div>
<div class="line"><a id="l03945" name="l03945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88918b4520e80158cc607567efca6b98"> 3945</a></span><span class="preprocessor">#define FMPI2C_OAR2_OA2EN_Msk           (0x1UL &lt;&lt; FMPI2C_OAR2_OA2EN_Pos)        </span></div>
<div class="line"><a id="l03946" name="l03946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6784eb712e9d12b2933ec8dce4a8feb1"> 3946</a></span><span class="preprocessor">#define FMPI2C_OAR2_OA2EN               FMPI2C_OAR2_OA2EN_Msk                  </span></div>
<div class="line"><a id="l03948" name="l03948"></a><span class="lineno"> 3948</span><span class="comment">/*******************  Bit definition for I2C_TIMINGR register *******************/</span></div>
<div class="line"><a id="l03949" name="l03949"></a><span class="lineno"> 3949</span><span class="preprocessor">#define FMPI2C_TIMINGR_SCLL_Pos         (0U)</span></div>
<div class="line"><a id="l03950" name="l03950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04dd6e84ecc77cc8c87045a92a20bcd2"> 3950</a></span><span class="preprocessor">#define FMPI2C_TIMINGR_SCLL_Msk         (0xFFUL &lt;&lt; FMPI2C_TIMINGR_SCLL_Pos)     </span></div>
<div class="line"><a id="l03951" name="l03951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98e18d359ee31ba516293a894e8e1819"> 3951</a></span><span class="preprocessor">#define FMPI2C_TIMINGR_SCLL             FMPI2C_TIMINGR_SCLL_Msk                </span></div>
<div class="line"><a id="l03952" name="l03952"></a><span class="lineno"> 3952</span><span class="preprocessor">#define FMPI2C_TIMINGR_SCLH_Pos         (8U)</span></div>
<div class="line"><a id="l03953" name="l03953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9fa9e35aec4882f0e71635123f10929"> 3953</a></span><span class="preprocessor">#define FMPI2C_TIMINGR_SCLH_Msk         (0xFFUL &lt;&lt; FMPI2C_TIMINGR_SCLH_Pos)     </span></div>
<div class="line"><a id="l03954" name="l03954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaabedf2aae941addf1e0d04a6e1e01fb"> 3954</a></span><span class="preprocessor">#define FMPI2C_TIMINGR_SCLH             FMPI2C_TIMINGR_SCLH_Msk                </span></div>
<div class="line"><a id="l03955" name="l03955"></a><span class="lineno"> 3955</span><span class="preprocessor">#define FMPI2C_TIMINGR_SDADEL_Pos       (16U)</span></div>
<div class="line"><a id="l03956" name="l03956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eea3aeeb0ac86de9d2d74e44cc98122"> 3956</a></span><span class="preprocessor">#define FMPI2C_TIMINGR_SDADEL_Msk       (0xFUL &lt;&lt; FMPI2C_TIMINGR_SDADEL_Pos)    </span></div>
<div class="line"><a id="l03957" name="l03957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6d3654184a1f4d02e46438e84c245a2"> 3957</a></span><span class="preprocessor">#define FMPI2C_TIMINGR_SDADEL           FMPI2C_TIMINGR_SDADEL_Msk              </span></div>
<div class="line"><a id="l03958" name="l03958"></a><span class="lineno"> 3958</span><span class="preprocessor">#define FMPI2C_TIMINGR_SCLDEL_Pos       (20U)</span></div>
<div class="line"><a id="l03959" name="l03959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ec5c4fa3a4595b196de4be906ee152b"> 3959</a></span><span class="preprocessor">#define FMPI2C_TIMINGR_SCLDEL_Msk       (0xFUL &lt;&lt; FMPI2C_TIMINGR_SCLDEL_Pos)    </span></div>
<div class="line"><a id="l03960" name="l03960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55363061e0543a988828e060fba87f52"> 3960</a></span><span class="preprocessor">#define FMPI2C_TIMINGR_SCLDEL           FMPI2C_TIMINGR_SCLDEL_Msk              </span></div>
<div class="line"><a id="l03961" name="l03961"></a><span class="lineno"> 3961</span><span class="preprocessor">#define FMPI2C_TIMINGR_PRESC_Pos        (28U)</span></div>
<div class="line"><a id="l03962" name="l03962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e2d0f04bc0483a42b0515bb614c12e3"> 3962</a></span><span class="preprocessor">#define FMPI2C_TIMINGR_PRESC_Msk        (0xFUL &lt;&lt; FMPI2C_TIMINGR_PRESC_Pos)     </span></div>
<div class="line"><a id="l03963" name="l03963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a8af9e5b88854ece8e9b02c4e9d65f8"> 3963</a></span><span class="preprocessor">#define FMPI2C_TIMINGR_PRESC            FMPI2C_TIMINGR_PRESC_Msk               </span></div>
<div class="line"><a id="l03965" name="l03965"></a><span class="lineno"> 3965</span><span class="comment">/******************* Bit definition for I2C_TIMEOUTR register *******************/</span></div>
<div class="line"><a id="l03966" name="l03966"></a><span class="lineno"> 3966</span><span class="preprocessor">#define FMPI2C_TIMEOUTR_TIMEOUTA_Pos    (0U)</span></div>
<div class="line"><a id="l03967" name="l03967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd2d64493b9895f5c498e3f2def6ef6c"> 3967</a></span><span class="preprocessor">#define FMPI2C_TIMEOUTR_TIMEOUTA_Msk    (0xFFFUL &lt;&lt; FMPI2C_TIMEOUTR_TIMEOUTA_Pos) </span></div>
<div class="line"><a id="l03968" name="l03968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76538aba7e8ce6b001363281def3aabd"> 3968</a></span><span class="preprocessor">#define FMPI2C_TIMEOUTR_TIMEOUTA        FMPI2C_TIMEOUTR_TIMEOUTA_Msk           </span></div>
<div class="line"><a id="l03969" name="l03969"></a><span class="lineno"> 3969</span><span class="preprocessor">#define FMPI2C_TIMEOUTR_TIDLE_Pos       (12U)</span></div>
<div class="line"><a id="l03970" name="l03970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6ff301102ef037642a483e618935798"> 3970</a></span><span class="preprocessor">#define FMPI2C_TIMEOUTR_TIDLE_Msk       (0x1UL &lt;&lt; FMPI2C_TIMEOUTR_TIDLE_Pos)    </span></div>
<div class="line"><a id="l03971" name="l03971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6693fe94dea75e10713e61946a0f274b"> 3971</a></span><span class="preprocessor">#define FMPI2C_TIMEOUTR_TIDLE           FMPI2C_TIMEOUTR_TIDLE_Msk              </span></div>
<div class="line"><a id="l03972" name="l03972"></a><span class="lineno"> 3972</span><span class="preprocessor">#define FMPI2C_TIMEOUTR_TIMOUTEN_Pos    (15U)</span></div>
<div class="line"><a id="l03973" name="l03973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74fc0e5f52d805d1c82152743d9e192c"> 3973</a></span><span class="preprocessor">#define FMPI2C_TIMEOUTR_TIMOUTEN_Msk    (0x1UL &lt;&lt; FMPI2C_TIMEOUTR_TIMOUTEN_Pos) </span></div>
<div class="line"><a id="l03974" name="l03974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f4bb7d6e7be042b4d099d5259d9ae82"> 3974</a></span><span class="preprocessor">#define FMPI2C_TIMEOUTR_TIMOUTEN        FMPI2C_TIMEOUTR_TIMOUTEN_Msk           </span></div>
<div class="line"><a id="l03975" name="l03975"></a><span class="lineno"> 3975</span><span class="preprocessor">#define FMPI2C_TIMEOUTR_TIMEOUTB_Pos    (16U)</span></div>
<div class="line"><a id="l03976" name="l03976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86c49d7d33e308dae306bd95b056312b"> 3976</a></span><span class="preprocessor">#define FMPI2C_TIMEOUTR_TIMEOUTB_Msk    (0xFFFUL &lt;&lt; FMPI2C_TIMEOUTR_TIMEOUTB_Pos) </span></div>
<div class="line"><a id="l03977" name="l03977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc282b70d313ee7c6f28e500e2fb6107"> 3977</a></span><span class="preprocessor">#define FMPI2C_TIMEOUTR_TIMEOUTB        FMPI2C_TIMEOUTR_TIMEOUTB_Msk           </span></div>
<div class="line"><a id="l03978" name="l03978"></a><span class="lineno"> 3978</span><span class="preprocessor">#define FMPI2C_TIMEOUTR_TEXTEN_Pos      (31U)</span></div>
<div class="line"><a id="l03979" name="l03979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga404c33b4da5e47004719d2a86dbad6b1"> 3979</a></span><span class="preprocessor">#define FMPI2C_TIMEOUTR_TEXTEN_Msk      (0x1UL &lt;&lt; FMPI2C_TIMEOUTR_TEXTEN_Pos)   </span></div>
<div class="line"><a id="l03980" name="l03980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e7a38484856a35f2009098b306de618"> 3980</a></span><span class="preprocessor">#define FMPI2C_TIMEOUTR_TEXTEN          FMPI2C_TIMEOUTR_TEXTEN_Msk             </span></div>
<div class="line"><a id="l03982" name="l03982"></a><span class="lineno"> 3982</span><span class="comment">/******************  Bit definition for I2C_ISR register  *********************/</span></div>
<div class="line"><a id="l03983" name="l03983"></a><span class="lineno"> 3983</span><span class="preprocessor">#define FMPI2C_ISR_TXE_Pos              (0U)</span></div>
<div class="line"><a id="l03984" name="l03984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga804046c8e10c8458d35a1d8143029958"> 3984</a></span><span class="preprocessor">#define FMPI2C_ISR_TXE_Msk              (0x1UL &lt;&lt; FMPI2C_ISR_TXE_Pos)           </span></div>
<div class="line"><a id="l03985" name="l03985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58cbee59a489a0cbc273dab605206cbf"> 3985</a></span><span class="preprocessor">#define FMPI2C_ISR_TXE                  FMPI2C_ISR_TXE_Msk                     </span></div>
<div class="line"><a id="l03986" name="l03986"></a><span class="lineno"> 3986</span><span class="preprocessor">#define FMPI2C_ISR_TXIS_Pos             (1U)</span></div>
<div class="line"><a id="l03987" name="l03987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga573897acf59c6658b103942e5154b68e"> 3987</a></span><span class="preprocessor">#define FMPI2C_ISR_TXIS_Msk             (0x1UL &lt;&lt; FMPI2C_ISR_TXIS_Pos)          </span></div>
<div class="line"><a id="l03988" name="l03988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b31e65661cc846c551c0d488d6aa689"> 3988</a></span><span class="preprocessor">#define FMPI2C_ISR_TXIS                 FMPI2C_ISR_TXIS_Msk                    </span></div>
<div class="line"><a id="l03989" name="l03989"></a><span class="lineno"> 3989</span><span class="preprocessor">#define FMPI2C_ISR_RXNE_Pos             (2U)</span></div>
<div class="line"><a id="l03990" name="l03990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee7748efab39b5be743e3a518a89d359"> 3990</a></span><span class="preprocessor">#define FMPI2C_ISR_RXNE_Msk             (0x1UL &lt;&lt; FMPI2C_ISR_RXNE_Pos)          </span></div>
<div class="line"><a id="l03991" name="l03991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab34eb8cb9bfa45b6c2cc118cd511aa1d"> 3991</a></span><span class="preprocessor">#define FMPI2C_ISR_RXNE                 FMPI2C_ISR_RXNE_Msk                    </span></div>
<div class="line"><a id="l03992" name="l03992"></a><span class="lineno"> 3992</span><span class="preprocessor">#define FMPI2C_ISR_ADDR_Pos             (3U)</span></div>
<div class="line"><a id="l03993" name="l03993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3166cf5e6550526e10820e01d2d4874e"> 3993</a></span><span class="preprocessor">#define FMPI2C_ISR_ADDR_Msk             (0x1UL &lt;&lt; FMPI2C_ISR_ADDR_Pos)          </span></div>
<div class="line"><a id="l03994" name="l03994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga474a4e5a343c32d60ad15a7411667788"> 3994</a></span><span class="preprocessor">#define FMPI2C_ISR_ADDR                 FMPI2C_ISR_ADDR_Msk                    </span></div>
<div class="line"><a id="l03995" name="l03995"></a><span class="lineno"> 3995</span><span class="preprocessor">#define FMPI2C_ISR_NACKF_Pos            (4U)</span></div>
<div class="line"><a id="l03996" name="l03996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ad8bda891c666f97d34b4fdbdb5bba6"> 3996</a></span><span class="preprocessor">#define FMPI2C_ISR_NACKF_Msk            (0x1UL &lt;&lt; FMPI2C_ISR_NACKF_Pos)         </span></div>
<div class="line"><a id="l03997" name="l03997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa2a3ee43c23331ce72ef579641c5ee6"> 3997</a></span><span class="preprocessor">#define FMPI2C_ISR_NACKF                FMPI2C_ISR_NACKF_Msk                   </span></div>
<div class="line"><a id="l03998" name="l03998"></a><span class="lineno"> 3998</span><span class="preprocessor">#define FMPI2C_ISR_STOPF_Pos            (5U)</span></div>
<div class="line"><a id="l03999" name="l03999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1c026f4dd61b699e783d1d6ef56822"> 3999</a></span><span class="preprocessor">#define FMPI2C_ISR_STOPF_Msk            (0x1UL &lt;&lt; FMPI2C_ISR_STOPF_Pos)         </span></div>
<div class="line"><a id="l04000" name="l04000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4f496efeee126c6e67db214497aa0a6"> 4000</a></span><span class="preprocessor">#define FMPI2C_ISR_STOPF                FMPI2C_ISR_STOPF_Msk                   </span></div>
<div class="line"><a id="l04001" name="l04001"></a><span class="lineno"> 4001</span><span class="preprocessor">#define FMPI2C_ISR_TC_Pos               (6U)</span></div>
<div class="line"><a id="l04002" name="l04002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa2dd49f38e140c81170f4e6fca02fcb"> 4002</a></span><span class="preprocessor">#define FMPI2C_ISR_TC_Msk               (0x1UL &lt;&lt; FMPI2C_ISR_TC_Pos)            </span></div>
<div class="line"><a id="l04003" name="l04003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19277a061b0efb4f97ad2fc926ddb980"> 4003</a></span><span class="preprocessor">#define FMPI2C_ISR_TC                   FMPI2C_ISR_TC_Msk                      </span></div>
<div class="line"><a id="l04004" name="l04004"></a><span class="lineno"> 4004</span><span class="preprocessor">#define FMPI2C_ISR_TCR_Pos              (7U)</span></div>
<div class="line"><a id="l04005" name="l04005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga577cae1072b6d055e42638c63fceba5b"> 4005</a></span><span class="preprocessor">#define FMPI2C_ISR_TCR_Msk              (0x1UL &lt;&lt; FMPI2C_ISR_TCR_Pos)           </span></div>
<div class="line"><a id="l04006" name="l04006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga647069988dc38a9fb63eea9a1bcea58d"> 4006</a></span><span class="preprocessor">#define FMPI2C_ISR_TCR                  FMPI2C_ISR_TCR_Msk                     </span></div>
<div class="line"><a id="l04007" name="l04007"></a><span class="lineno"> 4007</span><span class="preprocessor">#define FMPI2C_ISR_BERR_Pos             (8U)</span></div>
<div class="line"><a id="l04008" name="l04008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46e6f43ae485aad83b366982e91821db"> 4008</a></span><span class="preprocessor">#define FMPI2C_ISR_BERR_Msk             (0x1UL &lt;&lt; FMPI2C_ISR_BERR_Pos)          </span></div>
<div class="line"><a id="l04009" name="l04009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24be9d7a81eda326ba69feff7d4723a7"> 4009</a></span><span class="preprocessor">#define FMPI2C_ISR_BERR                 FMPI2C_ISR_BERR_Msk                    </span></div>
<div class="line"><a id="l04010" name="l04010"></a><span class="lineno"> 4010</span><span class="preprocessor">#define FMPI2C_ISR_ARLO_Pos             (9U)</span></div>
<div class="line"><a id="l04011" name="l04011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e9149373723724d83097c856a5c553e"> 4011</a></span><span class="preprocessor">#define FMPI2C_ISR_ARLO_Msk             (0x1UL &lt;&lt; FMPI2C_ISR_ARLO_Pos)          </span></div>
<div class="line"><a id="l04012" name="l04012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6244bfbada699d6d6ec8625849626723"> 4012</a></span><span class="preprocessor">#define FMPI2C_ISR_ARLO                 FMPI2C_ISR_ARLO_Msk                    </span></div>
<div class="line"><a id="l04013" name="l04013"></a><span class="lineno"> 4013</span><span class="preprocessor">#define FMPI2C_ISR_OVR_Pos              (10U)</span></div>
<div class="line"><a id="l04014" name="l04014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga190d1eb3fe52c59e2e5dfd71957cce9e"> 4014</a></span><span class="preprocessor">#define FMPI2C_ISR_OVR_Msk              (0x1UL &lt;&lt; FMPI2C_ISR_OVR_Pos)           </span></div>
<div class="line"><a id="l04015" name="l04015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f3a4d094615dda254666163a757c130"> 4015</a></span><span class="preprocessor">#define FMPI2C_ISR_OVR                  FMPI2C_ISR_OVR_Msk                     </span></div>
<div class="line"><a id="l04016" name="l04016"></a><span class="lineno"> 4016</span><span class="preprocessor">#define FMPI2C_ISR_PECERR_Pos           (11U)</span></div>
<div class="line"><a id="l04017" name="l04017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f112671c56c382dd0f82f855997821a"> 4017</a></span><span class="preprocessor">#define FMPI2C_ISR_PECERR_Msk           (0x1UL &lt;&lt; FMPI2C_ISR_PECERR_Pos)        </span></div>
<div class="line"><a id="l04018" name="l04018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fe8fd1e03167588aac5c90bc8ba14fd"> 4018</a></span><span class="preprocessor">#define FMPI2C_ISR_PECERR               FMPI2C_ISR_PECERR_Msk                  </span></div>
<div class="line"><a id="l04019" name="l04019"></a><span class="lineno"> 4019</span><span class="preprocessor">#define FMPI2C_ISR_TIMEOUT_Pos          (12U)</span></div>
<div class="line"><a id="l04020" name="l04020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b3c77663ec3aff65b00c3b0c51651f2"> 4020</a></span><span class="preprocessor">#define FMPI2C_ISR_TIMEOUT_Msk          (0x1UL &lt;&lt; FMPI2C_ISR_TIMEOUT_Pos)       </span></div>
<div class="line"><a id="l04021" name="l04021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49a48fd52690f7bfbc6f234c63434f26"> 4021</a></span><span class="preprocessor">#define FMPI2C_ISR_TIMEOUT              FMPI2C_ISR_TIMEOUT_Msk                 </span></div>
<div class="line"><a id="l04022" name="l04022"></a><span class="lineno"> 4022</span><span class="preprocessor">#define FMPI2C_ISR_ALERT_Pos            (13U)</span></div>
<div class="line"><a id="l04023" name="l04023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dc5c44fbf6042a6b807878219f1e157"> 4023</a></span><span class="preprocessor">#define FMPI2C_ISR_ALERT_Msk            (0x1UL &lt;&lt; FMPI2C_ISR_ALERT_Pos)         </span></div>
<div class="line"><a id="l04024" name="l04024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea37cd15425d2cced2c902571d435b15"> 4024</a></span><span class="preprocessor">#define FMPI2C_ISR_ALERT                FMPI2C_ISR_ALERT_Msk                   </span></div>
<div class="line"><a id="l04025" name="l04025"></a><span class="lineno"> 4025</span><span class="preprocessor">#define FMPI2C_ISR_BUSY_Pos             (15U)</span></div>
<div class="line"><a id="l04026" name="l04026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe6393c09f768ccee84999542c047523"> 4026</a></span><span class="preprocessor">#define FMPI2C_ISR_BUSY_Msk             (0x1UL &lt;&lt; FMPI2C_ISR_BUSY_Pos)          </span></div>
<div class="line"><a id="l04027" name="l04027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6490718615f11dce75d48b7bcc825661"> 4027</a></span><span class="preprocessor">#define FMPI2C_ISR_BUSY                 FMPI2C_ISR_BUSY_Msk                    </span></div>
<div class="line"><a id="l04028" name="l04028"></a><span class="lineno"> 4028</span><span class="preprocessor">#define FMPI2C_ISR_DIR_Pos              (16U)</span></div>
<div class="line"><a id="l04029" name="l04029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aa55bd80032cc8199f5e759c643d785"> 4029</a></span><span class="preprocessor">#define FMPI2C_ISR_DIR_Msk              (0x1UL &lt;&lt; FMPI2C_ISR_DIR_Pos)           </span></div>
<div class="line"><a id="l04030" name="l04030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d5dc4fe4425f7740bf8b79f25ca31da"> 4030</a></span><span class="preprocessor">#define FMPI2C_ISR_DIR                  FMPI2C_ISR_DIR_Msk                     </span></div>
<div class="line"><a id="l04031" name="l04031"></a><span class="lineno"> 4031</span><span class="preprocessor">#define FMPI2C_ISR_ADDCODE_Pos          (17U)</span></div>
<div class="line"><a id="l04032" name="l04032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07d652c504b21f34430ebe4e70847501"> 4032</a></span><span class="preprocessor">#define FMPI2C_ISR_ADDCODE_Msk          (0x7FUL &lt;&lt; FMPI2C_ISR_ADDCODE_Pos)      </span></div>
<div class="line"><a id="l04033" name="l04033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad70746b97fcbe84205ef02464a284f25"> 4033</a></span><span class="preprocessor">#define FMPI2C_ISR_ADDCODE              FMPI2C_ISR_ADDCODE_Msk                 </span></div>
<div class="line"><a id="l04035" name="l04035"></a><span class="lineno"> 4035</span><span class="comment">/******************  Bit definition for I2C_ICR register  *********************/</span></div>
<div class="line"><a id="l04036" name="l04036"></a><span class="lineno"> 4036</span><span class="preprocessor">#define FMPI2C_ICR_ADDRCF_Pos           (3U)</span></div>
<div class="line"><a id="l04037" name="l04037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef0869015824e9d55878aa7420597386"> 4037</a></span><span class="preprocessor">#define FMPI2C_ICR_ADDRCF_Msk           (0x1UL &lt;&lt; FMPI2C_ICR_ADDRCF_Pos)        </span></div>
<div class="line"><a id="l04038" name="l04038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d75d7784ca33ee8753462500f1187f9"> 4038</a></span><span class="preprocessor">#define FMPI2C_ICR_ADDRCF               FMPI2C_ICR_ADDRCF_Msk                  </span></div>
<div class="line"><a id="l04039" name="l04039"></a><span class="lineno"> 4039</span><span class="preprocessor">#define FMPI2C_ICR_NACKCF_Pos           (4U)</span></div>
<div class="line"><a id="l04040" name="l04040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac046ad672085546f0034fb2693621a2a"> 4040</a></span><span class="preprocessor">#define FMPI2C_ICR_NACKCF_Msk           (0x1UL &lt;&lt; FMPI2C_ICR_NACKCF_Pos)        </span></div>
<div class="line"><a id="l04041" name="l04041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac70a63f9b671eee7e3a81686c1f5ed68"> 4041</a></span><span class="preprocessor">#define FMPI2C_ICR_NACKCF               FMPI2C_ICR_NACKCF_Msk                  </span></div>
<div class="line"><a id="l04042" name="l04042"></a><span class="lineno"> 4042</span><span class="preprocessor">#define FMPI2C_ICR_STOPCF_Pos           (5U)</span></div>
<div class="line"><a id="l04043" name="l04043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19bd15d44cfa7295b94b38924b0fa9b3"> 4043</a></span><span class="preprocessor">#define FMPI2C_ICR_STOPCF_Msk           (0x1UL &lt;&lt; FMPI2C_ICR_STOPCF_Pos)        </span></div>
<div class="line"><a id="l04044" name="l04044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe2cd91e854126ce4c5daffbc5b2095b"> 4044</a></span><span class="preprocessor">#define FMPI2C_ICR_STOPCF               FMPI2C_ICR_STOPCF_Msk                  </span></div>
<div class="line"><a id="l04045" name="l04045"></a><span class="lineno"> 4045</span><span class="preprocessor">#define FMPI2C_ICR_BERRCF_Pos           (8U)</span></div>
<div class="line"><a id="l04046" name="l04046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga912cec7eebd7bf2f902fd580bf0ea78d"> 4046</a></span><span class="preprocessor">#define FMPI2C_ICR_BERRCF_Msk           (0x1UL &lt;&lt; FMPI2C_ICR_BERRCF_Pos)        </span></div>
<div class="line"><a id="l04047" name="l04047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga115c3441a24e8abfc333481a059e138d"> 4047</a></span><span class="preprocessor">#define FMPI2C_ICR_BERRCF               FMPI2C_ICR_BERRCF_Msk                  </span></div>
<div class="line"><a id="l04048" name="l04048"></a><span class="lineno"> 4048</span><span class="preprocessor">#define FMPI2C_ICR_ARLOCF_Pos           (9U)</span></div>
<div class="line"><a id="l04049" name="l04049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae7bb5bed707cee19d1b3acf865c4e92"> 4049</a></span><span class="preprocessor">#define FMPI2C_ICR_ARLOCF_Msk           (0x1UL &lt;&lt; FMPI2C_ICR_ARLOCF_Pos)        </span></div>
<div class="line"><a id="l04050" name="l04050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd72fb4af92c373f7ddb58e5a2ccbd63"> 4050</a></span><span class="preprocessor">#define FMPI2C_ICR_ARLOCF               FMPI2C_ICR_ARLOCF_Msk                  </span></div>
<div class="line"><a id="l04051" name="l04051"></a><span class="lineno"> 4051</span><span class="preprocessor">#define FMPI2C_ICR_OVRCF_Pos            (10U)</span></div>
<div class="line"><a id="l04052" name="l04052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f2604ab920d38dccb2ba8f8b42e3c6e"> 4052</a></span><span class="preprocessor">#define FMPI2C_ICR_OVRCF_Msk            (0x1UL &lt;&lt; FMPI2C_ICR_OVRCF_Pos)         </span></div>
<div class="line"><a id="l04053" name="l04053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c2df4733ce39bdc36fc48b27401ab26"> 4053</a></span><span class="preprocessor">#define FMPI2C_ICR_OVRCF                FMPI2C_ICR_OVRCF_Msk                   </span></div>
<div class="line"><a id="l04054" name="l04054"></a><span class="lineno"> 4054</span><span class="preprocessor">#define FMPI2C_ICR_PECCF_Pos            (11U)</span></div>
<div class="line"><a id="l04055" name="l04055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ebcae8bf1f25568ee9542a7b110ecd1"> 4055</a></span><span class="preprocessor">#define FMPI2C_ICR_PECCF_Msk            (0x1UL &lt;&lt; FMPI2C_ICR_PECCF_Pos)         </span></div>
<div class="line"><a id="l04056" name="l04056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5c54f382efd5e4ea12773b5039f0a02"> 4056</a></span><span class="preprocessor">#define FMPI2C_ICR_PECCF                FMPI2C_ICR_PECCF_Msk                   </span></div>
<div class="line"><a id="l04057" name="l04057"></a><span class="lineno"> 4057</span><span class="preprocessor">#define FMPI2C_ICR_TIMOUTCF_Pos         (12U)</span></div>
<div class="line"><a id="l04058" name="l04058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga583d0eebb5117f35d762b1112a191a3b"> 4058</a></span><span class="preprocessor">#define FMPI2C_ICR_TIMOUTCF_Msk         (0x1UL &lt;&lt; FMPI2C_ICR_TIMOUTCF_Pos)      </span></div>
<div class="line"><a id="l04059" name="l04059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2f4151575ac8db2ae9a2c7c9b9fc0c9"> 4059</a></span><span class="preprocessor">#define FMPI2C_ICR_TIMOUTCF             FMPI2C_ICR_TIMOUTCF_Msk                </span></div>
<div class="line"><a id="l04060" name="l04060"></a><span class="lineno"> 4060</span><span class="preprocessor">#define FMPI2C_ICR_ALERTCF_Pos          (13U)</span></div>
<div class="line"><a id="l04061" name="l04061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13a928dfa752253e3e703452d4a083c5"> 4061</a></span><span class="preprocessor">#define FMPI2C_ICR_ALERTCF_Msk          (0x1UL &lt;&lt; FMPI2C_ICR_ALERTCF_Pos)       </span></div>
<div class="line"><a id="l04062" name="l04062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01679a81bc0aafcd4ad3bb9b6a085ed1"> 4062</a></span><span class="preprocessor">#define FMPI2C_ICR_ALERTCF              FMPI2C_ICR_ALERTCF_Msk                 </span></div>
<div class="line"><a id="l04064" name="l04064"></a><span class="lineno"> 4064</span><span class="comment">/******************  Bit definition for I2C_PECR register  *********************/</span></div>
<div class="line"><a id="l04065" name="l04065"></a><span class="lineno"> 4065</span><span class="preprocessor">#define FMPI2C_PECR_PEC_Pos             (0U)</span></div>
<div class="line"><a id="l04066" name="l04066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4620cc60dbb38286114dd1c6862fcc35"> 4066</a></span><span class="preprocessor">#define FMPI2C_PECR_PEC_Msk             (0xFFUL &lt;&lt; FMPI2C_PECR_PEC_Pos)         </span></div>
<div class="line"><a id="l04067" name="l04067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab81b7c7087a8dfca904ec1e09aeacd1"> 4067</a></span><span class="preprocessor">#define FMPI2C_PECR_PEC                 FMPI2C_PECR_PEC_Msk                    </span></div>
<div class="line"><a id="l04069" name="l04069"></a><span class="lineno"> 4069</span><span class="comment">/******************  Bit definition for I2C_RXDR register  *********************/</span></div>
<div class="line"><a id="l04070" name="l04070"></a><span class="lineno"> 4070</span><span class="preprocessor">#define FMPI2C_RXDR_RXDATA_Pos          (0U)</span></div>
<div class="line"><a id="l04071" name="l04071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2017eb237ed6e18b5ba3683d25c25d60"> 4071</a></span><span class="preprocessor">#define FMPI2C_RXDR_RXDATA_Msk          (0xFFUL &lt;&lt; FMPI2C_RXDR_RXDATA_Pos)      </span></div>
<div class="line"><a id="l04072" name="l04072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15c2bc43e3a2fa00772bbd2aa5b61798"> 4072</a></span><span class="preprocessor">#define FMPI2C_RXDR_RXDATA              FMPI2C_RXDR_RXDATA_Msk                 </span></div>
<div class="line"><a id="l04074" name="l04074"></a><span class="lineno"> 4074</span><span class="comment">/******************  Bit definition for I2C_TXDR register  *********************/</span></div>
<div class="line"><a id="l04075" name="l04075"></a><span class="lineno"> 4075</span><span class="preprocessor">#define FMPI2C_TXDR_TXDATA_Pos          (0U)</span></div>
<div class="line"><a id="l04076" name="l04076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07acbb4b5e8252f9643794ef9b508c2f"> 4076</a></span><span class="preprocessor">#define FMPI2C_TXDR_TXDATA_Msk          (0xFFUL &lt;&lt; FMPI2C_TXDR_TXDATA_Pos)      </span></div>
<div class="line"><a id="l04077" name="l04077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bc1869239a92498c5a0822f5f8bee17"> 4077</a></span><span class="preprocessor">#define FMPI2C_TXDR_TXDATA              FMPI2C_TXDR_TXDATA_Msk                 </span></div>
<div class="line"><a id="l04081" name="l04081"></a><span class="lineno"> 4081</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04082" name="l04082"></a><span class="lineno"> 4082</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04083" name="l04083"></a><span class="lineno"> 4083</span><span class="comment">/*                           Independent WATCHDOG                             */</span></div>
<div class="line"><a id="l04084" name="l04084"></a><span class="lineno"> 4084</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04085" name="l04085"></a><span class="lineno"> 4085</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04086" name="l04086"></a><span class="lineno"> 4086</span><span class="comment">/*******************  Bit definition for IWDG_KR register  ********************/</span></div>
<div class="line"><a id="l04087" name="l04087"></a><span class="lineno"> 4087</span><span class="preprocessor">#define IWDG_KR_KEY_Pos     (0U)</span></div>
<div class="line"><a id="l04088" name="l04088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ccb19a688f8e5b1c41626d3718db07e"> 4088</a></span><span class="preprocessor">#define IWDG_KR_KEY_Msk     (0xFFFFUL &lt;&lt; IWDG_KR_KEY_Pos)                       </span></div>
<div class="line"><a id="l04089" name="l04089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2"> 4089</a></span><span class="preprocessor">#define IWDG_KR_KEY         IWDG_KR_KEY_Msk                                    </span></div>
<div class="line"><a id="l04091" name="l04091"></a><span class="lineno"> 4091</span><span class="comment">/*******************  Bit definition for IWDG_PR register  ********************/</span></div>
<div class="line"><a id="l04092" name="l04092"></a><span class="lineno"> 4092</span><span class="preprocessor">#define IWDG_PR_PR_Pos      (0U)</span></div>
<div class="line"><a id="l04093" name="l04093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75390b0bbc7eb3073a88536fe7f1c5ff"> 4093</a></span><span class="preprocessor">#define IWDG_PR_PR_Msk      (0x7UL &lt;&lt; IWDG_PR_PR_Pos)                           </span></div>
<div class="line"><a id="l04094" name="l04094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090"> 4094</a></span><span class="preprocessor">#define IWDG_PR_PR          IWDG_PR_PR_Msk                                     </span></div>
<div class="line"><a id="l04095" name="l04095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76"> 4095</a></span><span class="preprocessor">#define IWDG_PR_PR_0        (0x1UL &lt;&lt; IWDG_PR_PR_Pos)                           </span></div>
<div class="line"><a id="l04096" name="l04096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e"> 4096</a></span><span class="preprocessor">#define IWDG_PR_PR_1        (0x2UL &lt;&lt; IWDG_PR_PR_Pos)                           </span></div>
<div class="line"><a id="l04097" name="l04097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9"> 4097</a></span><span class="preprocessor">#define IWDG_PR_PR_2        (0x4UL &lt;&lt; IWDG_PR_PR_Pos)                           </span></div>
<div class="line"><a id="l04099" name="l04099"></a><span class="lineno"> 4099</span><span class="comment">/*******************  Bit definition for IWDG_RLR register  *******************/</span></div>
<div class="line"><a id="l04100" name="l04100"></a><span class="lineno"> 4100</span><span class="preprocessor">#define IWDG_RLR_RL_Pos     (0U)</span></div>
<div class="line"><a id="l04101" name="l04101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga797562ce090da2d4b6576ba3ec62ad12"> 4101</a></span><span class="preprocessor">#define IWDG_RLR_RL_Msk     (0xFFFUL &lt;&lt; IWDG_RLR_RL_Pos)                        </span></div>
<div class="line"><a id="l04102" name="l04102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033"> 4102</a></span><span class="preprocessor">#define IWDG_RLR_RL         IWDG_RLR_RL_Msk                                    </span></div>
<div class="line"><a id="l04104" name="l04104"></a><span class="lineno"> 4104</span><span class="comment">/*******************  Bit definition for IWDG_SR register  ********************/</span></div>
<div class="line"><a id="l04105" name="l04105"></a><span class="lineno"> 4105</span><span class="preprocessor">#define IWDG_SR_PVU_Pos     (0U)</span></div>
<div class="line"><a id="l04106" name="l04106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e966837f97df9cde2383682f0234a96"> 4106</a></span><span class="preprocessor">#define IWDG_SR_PVU_Msk     (0x1UL &lt;&lt; IWDG_SR_PVU_Pos)                          </span></div>
<div class="line"><a id="l04107" name="l04107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554"> 4107</a></span><span class="preprocessor">#define IWDG_SR_PVU         IWDG_SR_PVU_Msk                                    </span></div>
<div class="line"><a id="l04108" name="l04108"></a><span class="lineno"> 4108</span><span class="preprocessor">#define IWDG_SR_RVU_Pos     (1U)</span></div>
<div class="line"><a id="l04109" name="l04109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab984dca55296c6bc7aef24d356909c28"> 4109</a></span><span class="preprocessor">#define IWDG_SR_RVU_Msk     (0x1UL &lt;&lt; IWDG_SR_RVU_Pos)                          </span></div>
<div class="line"><a id="l04110" name="l04110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232"> 4110</a></span><span class="preprocessor">#define IWDG_SR_RVU         IWDG_SR_RVU_Msk                                    </span></div>
<div class="line"><a id="l04114" name="l04114"></a><span class="lineno"> 4114</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04115" name="l04115"></a><span class="lineno"> 4115</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04116" name="l04116"></a><span class="lineno"> 4116</span><span class="comment">/*                             Power Control                                  */</span></div>
<div class="line"><a id="l04117" name="l04117"></a><span class="lineno"> 4117</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04118" name="l04118"></a><span class="lineno"> 4118</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04119" name="l04119"></a><span class="lineno"> 4119</span><span class="comment">/********************  Bit definition for PWR_CR register  ********************/</span></div>
<div class="line"><a id="l04120" name="l04120"></a><span class="lineno"> 4120</span><span class="preprocessor">#define PWR_CR_LPDS_Pos        (0U)</span></div>
<div class="line"><a id="l04121" name="l04121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15a3e5d29f5816a97918b938fe9882d8"> 4121</a></span><span class="preprocessor">#define PWR_CR_LPDS_Msk        (0x1UL &lt;&lt; PWR_CR_LPDS_Pos)                       </span></div>
<div class="line"><a id="l04122" name="l04122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66"> 4122</a></span><span class="preprocessor">#define PWR_CR_LPDS            PWR_CR_LPDS_Msk                                 </span></div>
<div class="line"><a id="l04123" name="l04123"></a><span class="lineno"> 4123</span><span class="preprocessor">#define PWR_CR_PDDS_Pos        (1U)</span></div>
<div class="line"><a id="l04124" name="l04124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05"> 4124</a></span><span class="preprocessor">#define PWR_CR_PDDS_Msk        (0x1UL &lt;&lt; PWR_CR_PDDS_Pos)                       </span></div>
<div class="line"><a id="l04125" name="l04125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115"> 4125</a></span><span class="preprocessor">#define PWR_CR_PDDS            PWR_CR_PDDS_Msk                                 </span></div>
<div class="line"><a id="l04126" name="l04126"></a><span class="lineno"> 4126</span><span class="preprocessor">#define PWR_CR_CWUF_Pos        (2U)</span></div>
<div class="line"><a id="l04127" name="l04127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a"> 4127</a></span><span class="preprocessor">#define PWR_CR_CWUF_Msk        (0x1UL &lt;&lt; PWR_CR_CWUF_Pos)                       </span></div>
<div class="line"><a id="l04128" name="l04128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7"> 4128</a></span><span class="preprocessor">#define PWR_CR_CWUF            PWR_CR_CWUF_Msk                                 </span></div>
<div class="line"><a id="l04129" name="l04129"></a><span class="lineno"> 4129</span><span class="preprocessor">#define PWR_CR_CSBF_Pos        (3U)</span></div>
<div class="line"><a id="l04130" name="l04130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912"> 4130</a></span><span class="preprocessor">#define PWR_CR_CSBF_Msk        (0x1UL &lt;&lt; PWR_CR_CSBF_Pos)                       </span></div>
<div class="line"><a id="l04131" name="l04131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a"> 4131</a></span><span class="preprocessor">#define PWR_CR_CSBF            PWR_CR_CSBF_Msk                                 </span></div>
<div class="line"><a id="l04132" name="l04132"></a><span class="lineno"> 4132</span><span class="preprocessor">#define PWR_CR_PVDE_Pos        (4U)</span></div>
<div class="line"><a id="l04133" name="l04133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad"> 4133</a></span><span class="preprocessor">#define PWR_CR_PVDE_Msk        (0x1UL &lt;&lt; PWR_CR_PVDE_Pos)                       </span></div>
<div class="line"><a id="l04134" name="l04134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5"> 4134</a></span><span class="preprocessor">#define PWR_CR_PVDE            PWR_CR_PVDE_Msk                                 </span></div>
<div class="line"><a id="l04136" name="l04136"></a><span class="lineno"> 4136</span><span class="preprocessor">#define PWR_CR_PLS_Pos         (5U)</span></div>
<div class="line"><a id="l04137" name="l04137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7"> 4137</a></span><span class="preprocessor">#define PWR_CR_PLS_Msk         (0x7UL &lt;&lt; PWR_CR_PLS_Pos)                        </span></div>
<div class="line"><a id="l04138" name="l04138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435"> 4138</a></span><span class="preprocessor">#define PWR_CR_PLS             PWR_CR_PLS_Msk                                  </span></div>
<div class="line"><a id="l04139" name="l04139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e"> 4139</a></span><span class="preprocessor">#define PWR_CR_PLS_0           (0x1UL &lt;&lt; PWR_CR_PLS_Pos)                        </span></div>
<div class="line"><a id="l04140" name="l04140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623"> 4140</a></span><span class="preprocessor">#define PWR_CR_PLS_1           (0x2UL &lt;&lt; PWR_CR_PLS_Pos)                        </span></div>
<div class="line"><a id="l04141" name="l04141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52"> 4141</a></span><span class="preprocessor">#define PWR_CR_PLS_2           (0x4UL &lt;&lt; PWR_CR_PLS_Pos)                        </span></div>
<div class="line"><a id="l04144" name="l04144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216"> 4144</a></span><span class="preprocessor">#define PWR_CR_PLS_LEV0        0x00000000U                                     </span></div>
<div class="line"><a id="l04145" name="l04145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818"> 4145</a></span><span class="preprocessor">#define PWR_CR_PLS_LEV1        0x00000020U                                     </span></div>
<div class="line"><a id="l04146" name="l04146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e"> 4146</a></span><span class="preprocessor">#define PWR_CR_PLS_LEV2        0x00000040U                                     </span></div>
<div class="line"><a id="l04147" name="l04147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174"> 4147</a></span><span class="preprocessor">#define PWR_CR_PLS_LEV3        0x00000060U                                     </span></div>
<div class="line"><a id="l04148" name="l04148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85"> 4148</a></span><span class="preprocessor">#define PWR_CR_PLS_LEV4        0x00000080U                                     </span></div>
<div class="line"><a id="l04149" name="l04149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2"> 4149</a></span><span class="preprocessor">#define PWR_CR_PLS_LEV5        0x000000A0U                                     </span></div>
<div class="line"><a id="l04150" name="l04150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf"> 4150</a></span><span class="preprocessor">#define PWR_CR_PLS_LEV6        0x000000C0U                                     </span></div>
<div class="line"><a id="l04151" name="l04151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b"> 4151</a></span><span class="preprocessor">#define PWR_CR_PLS_LEV7        0x000000E0U                                     </span></div>
<div class="line"><a id="l04152" name="l04152"></a><span class="lineno"> 4152</span><span class="preprocessor">#define PWR_CR_DBP_Pos         (8U)</span></div>
<div class="line"><a id="l04153" name="l04153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8"> 4153</a></span><span class="preprocessor">#define PWR_CR_DBP_Msk         (0x1UL &lt;&lt; PWR_CR_DBP_Pos)                        </span></div>
<div class="line"><a id="l04154" name="l04154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718"> 4154</a></span><span class="preprocessor">#define PWR_CR_DBP             PWR_CR_DBP_Msk                                  </span></div>
<div class="line"><a id="l04155" name="l04155"></a><span class="lineno"> 4155</span><span class="preprocessor">#define PWR_CR_FPDS_Pos        (9U)</span></div>
<div class="line"><a id="l04156" name="l04156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86e13d0b0eb3f05a11893752cc372677"> 4156</a></span><span class="preprocessor">#define PWR_CR_FPDS_Msk        (0x1UL &lt;&lt; PWR_CR_FPDS_Pos)                       </span></div>
<div class="line"><a id="l04157" name="l04157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc01f8b6d4bd0294f745fde6d8e57002"> 4157</a></span><span class="preprocessor">#define PWR_CR_FPDS            PWR_CR_FPDS_Msk                                 </span></div>
<div class="line"><a id="l04158" name="l04158"></a><span class="lineno"> 4158</span><span class="preprocessor">#define PWR_CR_LPLVDS_Pos      (10U)</span></div>
<div class="line"><a id="l04159" name="l04159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9da4ac8ebb5a8e8b25549c976b19846d"> 4159</a></span><span class="preprocessor">#define PWR_CR_LPLVDS_Msk      (0x1UL &lt;&lt; PWR_CR_LPLVDS_Pos)                     </span></div>
<div class="line"><a id="l04160" name="l04160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e37ea5ff0bd06d0d5aa7b2f15d63495"> 4160</a></span><span class="preprocessor">#define PWR_CR_LPLVDS          PWR_CR_LPLVDS_Msk                               </span></div>
<div class="line"><a id="l04161" name="l04161"></a><span class="lineno"> 4161</span><span class="preprocessor">#define PWR_CR_MRLVDS_Pos      (11U)</span></div>
<div class="line"><a id="l04162" name="l04162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6262d1ec4de8436a758f687a031d5b2a"> 4162</a></span><span class="preprocessor">#define PWR_CR_MRLVDS_Msk      (0x1UL &lt;&lt; PWR_CR_MRLVDS_Pos)                     </span></div>
<div class="line"><a id="l04163" name="l04163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e8c390899e9e836f1c52d90b64488d"> 4163</a></span><span class="preprocessor">#define PWR_CR_MRLVDS          PWR_CR_MRLVDS_Msk                               </span></div>
<div class="line"><a id="l04164" name="l04164"></a><span class="lineno"> 4164</span><span class="preprocessor">#define PWR_CR_ADCDC1_Pos      (13U)</span></div>
<div class="line"><a id="l04165" name="l04165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b4f121622dfe445dd8c6951207f2ebf"> 4165</a></span><span class="preprocessor">#define PWR_CR_ADCDC1_Msk      (0x1UL &lt;&lt; PWR_CR_ADCDC1_Pos)                     </span></div>
<div class="line"><a id="l04166" name="l04166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga977b89f2739e32b704194a6995d3d33d"> 4166</a></span><span class="preprocessor">#define PWR_CR_ADCDC1          PWR_CR_ADCDC1_Msk                               </span></div>
<div class="line"><a id="l04167" name="l04167"></a><span class="lineno"> 4167</span><span class="preprocessor">#define PWR_CR_VOS_Pos         (14U)</span></div>
<div class="line"><a id="l04168" name="l04168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e94ecdd78a53924cc35417d24fc974a"> 4168</a></span><span class="preprocessor">#define PWR_CR_VOS_Msk         (0x3UL &lt;&lt; PWR_CR_VOS_Pos)                        </span></div>
<div class="line"><a id="l04169" name="l04169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc33f1ba4e374e116ffa50f3a503030"> 4169</a></span><span class="preprocessor">#define PWR_CR_VOS             PWR_CR_VOS_Msk                                  </span></div>
<div class="line"><a id="l04170" name="l04170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27b4e08a8936aa9828c5d683fde2fb59"> 4170</a></span><span class="preprocessor">#define PWR_CR_VOS_0           0x00004000U                                     </span></div>
<div class="line"><a id="l04171" name="l04171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3093c26b256c965cebec3b2e388a3b4"> 4171</a></span><span class="preprocessor">#define PWR_CR_VOS_1           0x00008000U                                     </span></div>
<div class="line"><a id="l04172" name="l04172"></a><span class="lineno"> 4172</span><span class="preprocessor">#define PWR_CR_FMSSR_Pos       (20U)</span></div>
<div class="line"><a id="l04173" name="l04173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5920e72e4b2106ae4b1b25388823ce3"> 4173</a></span><span class="preprocessor">#define PWR_CR_FMSSR_Msk       (0x1UL &lt;&lt; PWR_CR_FMSSR_Pos)                      </span></div>
<div class="line"><a id="l04174" name="l04174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a4454070b891307e331c97d342e35db"> 4174</a></span><span class="preprocessor">#define PWR_CR_FMSSR           PWR_CR_FMSSR_Msk                                </span></div>
<div class="line"><a id="l04175" name="l04175"></a><span class="lineno"> 4175</span><span class="preprocessor">#define PWR_CR_FISSR_Pos       (21U)</span></div>
<div class="line"><a id="l04176" name="l04176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe2d045025d8bce2d3719720355fcfb6"> 4176</a></span><span class="preprocessor">#define PWR_CR_FISSR_Msk       (0x1UL &lt;&lt; PWR_CR_FISSR_Pos)                      </span></div>
<div class="line"><a id="l04177" name="l04177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36967ef7baeaedfc30f125092ee59b30"> 4177</a></span><span class="preprocessor">#define PWR_CR_FISSR           PWR_CR_FISSR_Msk                                </span></div>
<div class="line"><a id="l04179" name="l04179"></a><span class="lineno"> 4179</span><span class="comment">/* Legacy define */</span></div>
<div class="line"><a id="l04180" name="l04180"></a><span class="lineno"> 4180</span><span class="preprocessor">#define  PWR_CR_PMODE                        PWR_CR_VOS</span></div>
<div class="line"><a id="l04181" name="l04181"></a><span class="lineno"> 4181</span> </div>
<div class="line"><a id="l04182" name="l04182"></a><span class="lineno"> 4182</span><span class="comment">/*******************  Bit definition for PWR_CSR register  ********************/</span></div>
<div class="line"><a id="l04183" name="l04183"></a><span class="lineno"> 4183</span><span class="preprocessor">#define PWR_CSR_WUF_Pos        (0U)</span></div>
<div class="line"><a id="l04184" name="l04184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24"> 4184</a></span><span class="preprocessor">#define PWR_CSR_WUF_Msk        (0x1UL &lt;&lt; PWR_CSR_WUF_Pos)                       </span></div>
<div class="line"><a id="l04185" name="l04185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6"> 4185</a></span><span class="preprocessor">#define PWR_CSR_WUF            PWR_CSR_WUF_Msk                                 </span></div>
<div class="line"><a id="l04186" name="l04186"></a><span class="lineno"> 4186</span><span class="preprocessor">#define PWR_CSR_SBF_Pos        (1U)</span></div>
<div class="line"><a id="l04187" name="l04187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783"> 4187</a></span><span class="preprocessor">#define PWR_CSR_SBF_Msk        (0x1UL &lt;&lt; PWR_CSR_SBF_Pos)                       </span></div>
<div class="line"><a id="l04188" name="l04188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb"> 4188</a></span><span class="preprocessor">#define PWR_CSR_SBF            PWR_CSR_SBF_Msk                                 </span></div>
<div class="line"><a id="l04189" name="l04189"></a><span class="lineno"> 4189</span><span class="preprocessor">#define PWR_CSR_PVDO_Pos       (2U)</span></div>
<div class="line"><a id="l04190" name="l04190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548"> 4190</a></span><span class="preprocessor">#define PWR_CSR_PVDO_Msk       (0x1UL &lt;&lt; PWR_CSR_PVDO_Pos)                      </span></div>
<div class="line"><a id="l04191" name="l04191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c"> 4191</a></span><span class="preprocessor">#define PWR_CSR_PVDO           PWR_CSR_PVDO_Msk                                </span></div>
<div class="line"><a id="l04192" name="l04192"></a><span class="lineno"> 4192</span><span class="preprocessor">#define PWR_CSR_BRR_Pos        (3U)</span></div>
<div class="line"><a id="l04193" name="l04193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06752058548d6fbcc57dbc032fdde76d"> 4193</a></span><span class="preprocessor">#define PWR_CSR_BRR_Msk        (0x1UL &lt;&lt; PWR_CSR_BRR_Pos)                       </span></div>
<div class="line"><a id="l04194" name="l04194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga939410de980c5bc297ff04bcf30875cc"> 4194</a></span><span class="preprocessor">#define PWR_CSR_BRR            PWR_CSR_BRR_Msk                                 </span></div>
<div class="line"><a id="l04195" name="l04195"></a><span class="lineno"> 4195</span><span class="preprocessor">#define PWR_CSR_EWUP3_Pos      (6U)</span></div>
<div class="line"><a id="l04196" name="l04196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa650acf3f7b0bf3ded924e79584ad9d8"> 4196</a></span><span class="preprocessor">#define PWR_CSR_EWUP3_Msk      (0x1UL &lt;&lt; PWR_CSR_EWUP3_Pos)                     </span></div>
<div class="line"><a id="l04197" name="l04197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58d9b871a8a67cc724b836cc96a8d7d3"> 4197</a></span><span class="preprocessor">#define PWR_CSR_EWUP3          PWR_CSR_EWUP3_Msk                               </span></div>
<div class="line"><a id="l04198" name="l04198"></a><span class="lineno"> 4198</span><span class="preprocessor">#define PWR_CSR_EWUP2_Pos      (7U)</span></div>
<div class="line"><a id="l04199" name="l04199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6542ceecd4f7dfa8c2f885e28b89364"> 4199</a></span><span class="preprocessor">#define PWR_CSR_EWUP2_Msk      (0x1UL &lt;&lt; PWR_CSR_EWUP2_Pos)                     </span></div>
<div class="line"><a id="l04200" name="l04200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3924963c0b869453e9be2b8f14c929dc"> 4200</a></span><span class="preprocessor">#define PWR_CSR_EWUP2          PWR_CSR_EWUP2_Msk                               </span></div>
<div class="line"><a id="l04201" name="l04201"></a><span class="lineno"> 4201</span><span class="preprocessor">#define PWR_CSR_EWUP1_Pos      (8U)</span></div>
<div class="line"><a id="l04202" name="l04202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac5a2cca97f4ab70db773d9b023bade7"> 4202</a></span><span class="preprocessor">#define PWR_CSR_EWUP1_Msk      (0x1UL &lt;&lt; PWR_CSR_EWUP1_Pos)                     </span></div>
<div class="line"><a id="l04203" name="l04203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a92d9adb125e24ab1cd1a58a73efe19"> 4203</a></span><span class="preprocessor">#define PWR_CSR_EWUP1          PWR_CSR_EWUP1_Msk                               </span></div>
<div class="line"><a id="l04204" name="l04204"></a><span class="lineno"> 4204</span><span class="preprocessor">#define PWR_CSR_BRE_Pos        (9U)</span></div>
<div class="line"><a id="l04205" name="l04205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaed35bfe3de356d9e6def115ef87b9d"> 4205</a></span><span class="preprocessor">#define PWR_CSR_BRE_Msk        (0x1UL &lt;&lt; PWR_CSR_BRE_Pos)                       </span></div>
<div class="line"><a id="l04206" name="l04206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f99becaceb185431dbf46fb22718d0a"> 4206</a></span><span class="preprocessor">#define PWR_CSR_BRE            PWR_CSR_BRE_Msk                                 </span></div>
<div class="line"><a id="l04207" name="l04207"></a><span class="lineno"> 4207</span><span class="preprocessor">#define PWR_CSR_VOSRDY_Pos     (14U)</span></div>
<div class="line"><a id="l04208" name="l04208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac90d2b7cd8836e014ee405815273ba9"> 4208</a></span><span class="preprocessor">#define PWR_CSR_VOSRDY_Msk     (0x1UL &lt;&lt; PWR_CSR_VOSRDY_Pos)                    </span></div>
<div class="line"><a id="l04209" name="l04209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4126ed19cce54a5411ff8dd440171695"> 4209</a></span><span class="preprocessor">#define PWR_CSR_VOSRDY         PWR_CSR_VOSRDY_Msk                              </span></div>
<div class="line"><a id="l04211" name="l04211"></a><span class="lineno"> 4211</span><span class="comment">/* Legacy define */</span></div>
<div class="line"><a id="l04212" name="l04212"></a><span class="lineno"> 4212</span><span class="preprocessor">#define  PWR_CSR_REGRDY                      PWR_CSR_VOSRDY</span></div>
<div class="line"><a id="l04213" name="l04213"></a><span class="lineno"> 4213</span> </div>
<div class="line"><a id="l04214" name="l04214"></a><span class="lineno"> 4214</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04215" name="l04215"></a><span class="lineno"> 4215</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04216" name="l04216"></a><span class="lineno"> 4216</span><span class="comment">/*                         Reset and Clock Control                            */</span></div>
<div class="line"><a id="l04217" name="l04217"></a><span class="lineno"> 4217</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04218" name="l04218"></a><span class="lineno"> 4218</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04219" name="l04219"></a><span class="lineno"> 4219</span><span class="comment">/********************  Bit definition for RCC_CR register  ********************/</span></div>
<div class="line"><a id="l04220" name="l04220"></a><span class="lineno"> 4220</span><span class="preprocessor">#define RCC_CR_HSION_Pos                   (0U)</span></div>
<div class="line"><a id="l04221" name="l04221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0"> 4221</a></span><span class="preprocessor">#define RCC_CR_HSION_Msk                   (0x1UL &lt;&lt; RCC_CR_HSION_Pos)          </span></div>
<div class="line"><a id="l04222" name="l04222"></a><span class="lineno"> 4222</span><span class="preprocessor">#define RCC_CR_HSION                       RCC_CR_HSION_Msk</span></div>
<div class="line"><a id="l04223" name="l04223"></a><span class="lineno"> 4223</span><span class="preprocessor">#define RCC_CR_HSIRDY_Pos                  (1U)</span></div>
<div class="line"><a id="l04224" name="l04224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947"> 4224</a></span><span class="preprocessor">#define RCC_CR_HSIRDY_Msk                  (0x1UL &lt;&lt; RCC_CR_HSIRDY_Pos)         </span></div>
<div class="line"><a id="l04225" name="l04225"></a><span class="lineno"> 4225</span><span class="preprocessor">#define RCC_CR_HSIRDY                      RCC_CR_HSIRDY_Msk</span></div>
<div class="line"><a id="l04226" name="l04226"></a><span class="lineno"> 4226</span> </div>
<div class="line"><a id="l04227" name="l04227"></a><span class="lineno"> 4227</span><span class="preprocessor">#define RCC_CR_HSITRIM_Pos                 (3U)</span></div>
<div class="line"><a id="l04228" name="l04228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c875ded980268c8d87803fde1d3add"> 4228</a></span><span class="preprocessor">#define RCC_CR_HSITRIM_Msk                 (0x1FUL &lt;&lt; RCC_CR_HSITRIM_Pos)       </span></div>
<div class="line"><a id="l04229" name="l04229"></a><span class="lineno"> 4229</span><span class="preprocessor">#define RCC_CR_HSITRIM                     RCC_CR_HSITRIM_Msk</span></div>
<div class="line"><a id="l04230" name="l04230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab999bbbc1d365d0100d34eaa9f426eb"> 4230</a></span><span class="preprocessor">#define RCC_CR_HSITRIM_0                   (0x01UL &lt;&lt; RCC_CR_HSITRIM_Pos)       </span></div>
<div class="line"><a id="l04231" name="l04231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga569d6a29d774e0f125b0c2b3671fae3c"> 4231</a></span><span class="preprocessor">#define RCC_CR_HSITRIM_1                   (0x02UL &lt;&lt; RCC_CR_HSITRIM_Pos)       </span></div>
<div class="line"><a id="l04232" name="l04232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10d80d64137e36f5183f6aa7002de6f5"> 4232</a></span><span class="preprocessor">#define RCC_CR_HSITRIM_2                   (0x04UL &lt;&lt; RCC_CR_HSITRIM_Pos)       </span></div>
<div class="line"><a id="l04233" name="l04233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe20245d2d971238dba9ee371a299ba9"> 4233</a></span><span class="preprocessor">#define RCC_CR_HSITRIM_3                   (0x08UL &lt;&lt; RCC_CR_HSITRIM_Pos)       </span></div>
<div class="line"><a id="l04234" name="l04234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f9ab2e93a0b9b70d33812bcc5e920c1"> 4234</a></span><span class="preprocessor">#define RCC_CR_HSITRIM_4                   (0x10UL &lt;&lt; RCC_CR_HSITRIM_Pos)       </span></div>
<div class="line"><a id="l04236" name="l04236"></a><span class="lineno"> 4236</span><span class="preprocessor">#define RCC_CR_HSICAL_Pos                  (8U)</span></div>
<div class="line"><a id="l04237" name="l04237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b0cd0084e6349428abdb91755f0a3d3"> 4237</a></span><span class="preprocessor">#define RCC_CR_HSICAL_Msk                  (0xFFUL &lt;&lt; RCC_CR_HSICAL_Pos)        </span></div>
<div class="line"><a id="l04238" name="l04238"></a><span class="lineno"> 4238</span><span class="preprocessor">#define RCC_CR_HSICAL                      RCC_CR_HSICAL_Msk</span></div>
<div class="line"><a id="l04239" name="l04239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7daa7754e54d65916ddc54f37274d3a"> 4239</a></span><span class="preprocessor">#define RCC_CR_HSICAL_0                    (0x01UL &lt;&lt; RCC_CR_HSICAL_Pos)        </span></div>
<div class="line"><a id="l04240" name="l04240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78054087161dee567cadbb4b4b96fb08"> 4240</a></span><span class="preprocessor">#define RCC_CR_HSICAL_1                    (0x02UL &lt;&lt; RCC_CR_HSICAL_Pos)        </span></div>
<div class="line"><a id="l04241" name="l04241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0c4bac85beb7de5916897f88150dc3f"> 4241</a></span><span class="preprocessor">#define RCC_CR_HSICAL_2                    (0x04UL &lt;&lt; RCC_CR_HSICAL_Pos)        </span></div>
<div class="line"><a id="l04242" name="l04242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03f71cd53f075e9d35fcbfe7ed3f6e12"> 4242</a></span><span class="preprocessor">#define RCC_CR_HSICAL_3                    (0x08UL &lt;&lt; RCC_CR_HSICAL_Pos)        </span></div>
<div class="line"><a id="l04243" name="l04243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf26eb00e1872a3754f200a3c32019e50"> 4243</a></span><span class="preprocessor">#define RCC_CR_HSICAL_4                    (0x10UL &lt;&lt; RCC_CR_HSICAL_Pos)        </span></div>
<div class="line"><a id="l04244" name="l04244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c5b733061a3c4c6d69a7a15cbcb0b87"> 4244</a></span><span class="preprocessor">#define RCC_CR_HSICAL_5                    (0x20UL &lt;&lt; RCC_CR_HSICAL_Pos)        </span></div>
<div class="line"><a id="l04245" name="l04245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee2d6b30ee4bf41d2b171adf273a6ee7"> 4245</a></span><span class="preprocessor">#define RCC_CR_HSICAL_6                    (0x40UL &lt;&lt; RCC_CR_HSICAL_Pos)        </span></div>
<div class="line"><a id="l04246" name="l04246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab42d5e412867df093ec2ea4b8dc2bf29"> 4246</a></span><span class="preprocessor">#define RCC_CR_HSICAL_7                    (0x80UL &lt;&lt; RCC_CR_HSICAL_Pos)        </span></div>
<div class="line"><a id="l04248" name="l04248"></a><span class="lineno"> 4248</span><span class="preprocessor">#define RCC_CR_HSEON_Pos                   (16U)</span></div>
<div class="line"><a id="l04249" name="l04249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1"> 4249</a></span><span class="preprocessor">#define RCC_CR_HSEON_Msk                   (0x1UL &lt;&lt; RCC_CR_HSEON_Pos)          </span></div>
<div class="line"><a id="l04250" name="l04250"></a><span class="lineno"> 4250</span><span class="preprocessor">#define RCC_CR_HSEON                       RCC_CR_HSEON_Msk</span></div>
<div class="line"><a id="l04251" name="l04251"></a><span class="lineno"> 4251</span><span class="preprocessor">#define RCC_CR_HSERDY_Pos                  (17U)</span></div>
<div class="line"><a id="l04252" name="l04252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64"> 4252</a></span><span class="preprocessor">#define RCC_CR_HSERDY_Msk                  (0x1UL &lt;&lt; RCC_CR_HSERDY_Pos)         </span></div>
<div class="line"><a id="l04253" name="l04253"></a><span class="lineno"> 4253</span><span class="preprocessor">#define RCC_CR_HSERDY                      RCC_CR_HSERDY_Msk</span></div>
<div class="line"><a id="l04254" name="l04254"></a><span class="lineno"> 4254</span><span class="preprocessor">#define RCC_CR_HSEBYP_Pos                  (18U)</span></div>
<div class="line"><a id="l04255" name="l04255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45"> 4255</a></span><span class="preprocessor">#define RCC_CR_HSEBYP_Msk                  (0x1UL &lt;&lt; RCC_CR_HSEBYP_Pos)         </span></div>
<div class="line"><a id="l04256" name="l04256"></a><span class="lineno"> 4256</span><span class="preprocessor">#define RCC_CR_HSEBYP                      RCC_CR_HSEBYP_Msk</span></div>
<div class="line"><a id="l04257" name="l04257"></a><span class="lineno"> 4257</span><span class="preprocessor">#define RCC_CR_CSSON_Pos                   (19U)</span></div>
<div class="line"><a id="l04258" name="l04258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf02f4983b7cd9e1b664729cf6abb1f5"> 4258</a></span><span class="preprocessor">#define RCC_CR_CSSON_Msk                   (0x1UL &lt;&lt; RCC_CR_CSSON_Pos)          </span></div>
<div class="line"><a id="l04259" name="l04259"></a><span class="lineno"> 4259</span><span class="preprocessor">#define RCC_CR_CSSON                       RCC_CR_CSSON_Msk</span></div>
<div class="line"><a id="l04260" name="l04260"></a><span class="lineno"> 4260</span><span class="preprocessor">#define RCC_CR_PLLON_Pos                   (24U)</span></div>
<div class="line"><a id="l04261" name="l04261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87"> 4261</a></span><span class="preprocessor">#define RCC_CR_PLLON_Msk                   (0x1UL &lt;&lt; RCC_CR_PLLON_Pos)          </span></div>
<div class="line"><a id="l04262" name="l04262"></a><span class="lineno"> 4262</span><span class="preprocessor">#define RCC_CR_PLLON                       RCC_CR_PLLON_Msk</span></div>
<div class="line"><a id="l04263" name="l04263"></a><span class="lineno"> 4263</span><span class="preprocessor">#define RCC_CR_PLLRDY_Pos                  (25U)</span></div>
<div class="line"><a id="l04264" name="l04264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df"> 4264</a></span><span class="preprocessor">#define RCC_CR_PLLRDY_Msk                  (0x1UL &lt;&lt; RCC_CR_PLLRDY_Pos)         </span></div>
<div class="line"><a id="l04265" name="l04265"></a><span class="lineno"> 4265</span><span class="preprocessor">#define RCC_CR_PLLRDY                      RCC_CR_PLLRDY_Msk</span></div>
<div class="line"><a id="l04266" name="l04266"></a><span class="lineno"> 4266</span> </div>
<div class="line"><a id="l04267" name="l04267"></a><span class="lineno"> 4267</span><span class="comment">/********************  Bit definition for RCC_PLLCFGR register  ***************/</span></div>
<div class="line"><a id="l04268" name="l04268"></a><span class="lineno"> 4268</span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_Pos               (0U)</span></div>
<div class="line"><a id="l04269" name="l04269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04d893187396788d18a3eb1cc7028686"> 4269</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_Msk               (0x3FUL &lt;&lt; RCC_PLLCFGR_PLLM_Pos)     </span></div>
<div class="line"><a id="l04270" name="l04270"></a><span class="lineno"> 4270</span><span class="preprocessor">#define RCC_PLLCFGR_PLLM                   RCC_PLLCFGR_PLLM_Msk</span></div>
<div class="line"><a id="l04271" name="l04271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813e3d6b41b4338ae5aea47a2bdbab01"> 4271</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_0                 (0x01UL &lt;&lt; RCC_PLLCFGR_PLLM_Pos)     </span></div>
<div class="line"><a id="l04272" name="l04272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84ae6e7405926717249a9852acda1f10"> 4272</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_1                 (0x02UL &lt;&lt; RCC_PLLCFGR_PLLM_Pos)     </span></div>
<div class="line"><a id="l04273" name="l04273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989f5ea1ac0275a2c15bf09408c8a4c6"> 4273</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_2                 (0x04UL &lt;&lt; RCC_PLLCFGR_PLLM_Pos)     </span></div>
<div class="line"><a id="l04274" name="l04274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cdeab6a08889692656228ab1186e28c"> 4274</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_3                 (0x08UL &lt;&lt; RCC_PLLCFGR_PLLM_Pos)     </span></div>
<div class="line"><a id="l04275" name="l04275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898"> 4275</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_4                 (0x10UL &lt;&lt; RCC_PLLCFGR_PLLM_Pos)     </span></div>
<div class="line"><a id="l04276" name="l04276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga195dfe1b9b158aa00996867bebd9c225"> 4276</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLM_5                 (0x20UL &lt;&lt; RCC_PLLCFGR_PLLM_Pos)     </span></div>
<div class="line"><a id="l04278" name="l04278"></a><span class="lineno"> 4278</span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_Pos               (6U)</span></div>
<div class="line"><a id="l04279" name="l04279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc41ec903faa2ebee1356f88451a70be"> 4279</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_Msk               (0x1FFUL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div>
<div class="line"><a id="l04280" name="l04280"></a><span class="lineno"> 4280</span><span class="preprocessor">#define RCC_PLLCFGR_PLLN                   RCC_PLLCFGR_PLLN_Msk</span></div>
<div class="line"><a id="l04281" name="l04281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade84dfb497ed82c0cbbc40049ef3da2c"> 4281</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_0                 (0x001UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div>
<div class="line"><a id="l04282" name="l04282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad54b80f8edb3a1f34d390382580edaf3"> 4282</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_1                 (0x002UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div>
<div class="line"><a id="l04283" name="l04283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c165a47d134f31f9dff12d1e6f709f3"> 4283</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_2                 (0x004UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div>
<div class="line"><a id="l04284" name="l04284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b19e3e1f2dbe4c2327ebee7e9647365"> 4284</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_3                 (0x008UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div>
<div class="line"><a id="l04285" name="l04285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb4707942496f45d3cf85acfdeb37475"> 4285</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_4                 (0x010UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div>
<div class="line"><a id="l04286" name="l04286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefb9ac3678faab95ddc7d42b2316b8ab"> 4286</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_5                 (0x020UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div>
<div class="line"><a id="l04287" name="l04287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddfba8f0f4b9b772986a0d214dcced39"> 4287</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_6                 (0x040UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div>
<div class="line"><a id="l04288" name="l04288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0df4b12cec2263d6acec32015035fe54"> 4288</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_7                 (0x080UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div>
<div class="line"><a id="l04289" name="l04289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff473b6dc417ef6fa361017b2f107c06"> 4289</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLN_8                 (0x100UL &lt;&lt; RCC_PLLCFGR_PLLN_Pos)    </span></div>
<div class="line"><a id="l04291" name="l04291"></a><span class="lineno"> 4291</span><span class="preprocessor">#define RCC_PLLCFGR_PLLP_Pos               (16U)</span></div>
<div class="line"><a id="l04292" name="l04292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga944643170311f50335c87c581ee11eca"> 4292</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLP_Msk               (0x3UL &lt;&lt; RCC_PLLCFGR_PLLP_Pos)      </span></div>
<div class="line"><a id="l04293" name="l04293"></a><span class="lineno"> 4293</span><span class="preprocessor">#define RCC_PLLCFGR_PLLP                   RCC_PLLCFGR_PLLP_Msk</span></div>
<div class="line"><a id="l04294" name="l04294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46e5cb0fc1122e12425c26b5ed91bcfd"> 4294</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLP_0                 (0x1UL &lt;&lt; RCC_PLLCFGR_PLLP_Pos)      </span></div>
<div class="line"><a id="l04295" name="l04295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba4ddc9eb3b629852127551eeae77f73"> 4295</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLP_1                 (0x2UL &lt;&lt; RCC_PLLCFGR_PLLP_Pos)      </span></div>
<div class="line"><a id="l04297" name="l04297"></a><span class="lineno"> 4297</span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_Pos             (22U)</span></div>
<div class="line"><a id="l04298" name="l04298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30516f483e85323f76dab980af3be393"> 4298</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_Msk             (0x1UL &lt;&lt; RCC_PLLCFGR_PLLSRC_Pos)    </span></div>
<div class="line"><a id="l04299" name="l04299"></a><span class="lineno"> 4299</span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC                 RCC_PLLCFGR_PLLSRC_Msk</span></div>
<div class="line"><a id="l04300" name="l04300"></a><span class="lineno"> 4300</span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSE_Pos         (22U)</span></div>
<div class="line"><a id="l04301" name="l04301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858f2c21bc43e423136f370f6c410909"> 4301</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSE_Msk         (0x1UL &lt;&lt; RCC_PLLCFGR_PLLSRC_HSE_Pos) </span></div>
<div class="line"><a id="l04302" name="l04302"></a><span class="lineno"> 4302</span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSE             RCC_PLLCFGR_PLLSRC_HSE_Msk</span></div>
<div class="line"><a id="l04303" name="l04303"></a><span class="lineno"> 4303</span><span class="preprocessor">#define RCC_PLLCFGR_PLLSRC_HSI             0x00000000U</span></div>
<div class="line"><a id="l04304" name="l04304"></a><span class="lineno"> 4304</span> </div>
<div class="line"><a id="l04305" name="l04305"></a><span class="lineno"> 4305</span><span class="preprocessor">#define RCC_PLLCFGR_PLLQ_Pos               (24U)</span></div>
<div class="line"><a id="l04306" name="l04306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61e97c300a1e833572204b270398158f"> 4306</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLQ_Msk               (0xFUL &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)      </span></div>
<div class="line"><a id="l04307" name="l04307"></a><span class="lineno"> 4307</span><span class="preprocessor">#define RCC_PLLCFGR_PLLQ                   RCC_PLLCFGR_PLLQ_Msk</span></div>
<div class="line"><a id="l04308" name="l04308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56fe140a22f66d2dd7250bb1f39ab451"> 4308</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLQ_0                 (0x1UL &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)      </span></div>
<div class="line"><a id="l04309" name="l04309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7703def670b8ef3ec634f8f09a56ce00"> 4309</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLQ_1                 (0x2UL &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)      </span></div>
<div class="line"><a id="l04310" name="l04310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ab5c1d1a26d34915a53de7013f6cf6"> 4310</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLQ_2                 (0x4UL &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)      </span></div>
<div class="line"><a id="l04311" name="l04311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga182a9e6e5d5e1c63a1d20daf9b1874b5"> 4311</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLQ_3                 (0x8UL &lt;&lt; RCC_PLLCFGR_PLLQ_Pos)      </span></div>
<div class="line"><a id="l04312" name="l04312"></a><span class="lineno"> 4312</span><span class="comment">/*</span></div>
<div class="line"><a id="l04313" name="l04313"></a><span class="lineno"> 4313</span><span class="comment"> * @brief Specific device feature definitions (not present on all devices in the STM32F4 series)</span></div>
<div class="line"><a id="l04314" name="l04314"></a><span class="lineno"> 4314</span><span class="comment"> */</span></div>
<div class="line"><a id="l04315" name="l04315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e5a4a68e46c5762fbf153302e87e435"> 4315</a></span><span class="preprocessor">#define RCC_PLLR_I2S_CLKSOURCE_SUPPORT     </span></div>
<div class="line"><a id="l04317" name="l04317"></a><span class="lineno"> 4317</span><span class="preprocessor">#define RCC_PLLCFGR_PLLR_Pos               (28U)</span></div>
<div class="line"><a id="l04318" name="l04318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf714d3c7a4109d65005b727a8e1d359"> 4318</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLR_Msk               (0x7UL &lt;&lt; RCC_PLLCFGR_PLLR_Pos)      </span></div>
<div class="line"><a id="l04319" name="l04319"></a><span class="lineno"> 4319</span><span class="preprocessor">#define RCC_PLLCFGR_PLLR                   RCC_PLLCFGR_PLLR_Msk</span></div>
<div class="line"><a id="l04320" name="l04320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga027e178a5cc3e86c8f1994b1a182781e"> 4320</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLR_0                 (0x1UL &lt;&lt; RCC_PLLCFGR_PLLR_Pos)      </span></div>
<div class="line"><a id="l04321" name="l04321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e60c52e5aab5a5edbccac0f55283c7f"> 4321</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLR_1                 (0x2UL &lt;&lt; RCC_PLLCFGR_PLLR_Pos)      </span></div>
<div class="line"><a id="l04322" name="l04322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c459dbcfa99d3854861a87cdcf75a39"> 4322</a></span><span class="preprocessor">#define RCC_PLLCFGR_PLLR_2                 (0x4UL &lt;&lt; RCC_PLLCFGR_PLLR_Pos)      </span></div>
<div class="line"><a id="l04324" name="l04324"></a><span class="lineno"> 4324</span><span class="comment">/********************  Bit definition for RCC_CFGR register  ******************/</span></div>
<div class="line"><a id="l04326" name="l04326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160"> 4326</a></span><span class="preprocessor">#define RCC_CFGR_SW_Pos                    (0U)</span></div>
<div class="line"><a id="l04327" name="l04327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa"> 4327</a></span><span class="preprocessor">#define RCC_CFGR_SW_Msk                    (0x3UL &lt;&lt; RCC_CFGR_SW_Pos)           </span></div>
<div class="line"><a id="l04328" name="l04328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1"> 4328</a></span><span class="preprocessor">#define RCC_CFGR_SW                        RCC_CFGR_SW_Msk                     </span></div>
<div class="line"><a id="l04329" name="l04329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd"> 4329</a></span><span class="preprocessor">#define RCC_CFGR_SW_0                      (0x1UL &lt;&lt; RCC_CFGR_SW_Pos)           </span></div>
<div class="line"><a id="l04330" name="l04330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f"> 4330</a></span><span class="preprocessor">#define RCC_CFGR_SW_1                      (0x2UL &lt;&lt; RCC_CFGR_SW_Pos)           </span></div>
<div class="line"><a id="l04332" name="l04332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb"> 4332</a></span><span class="preprocessor">#define RCC_CFGR_SW_HSI                    0x00000000U                         </span></div>
<div class="line"><a id="l04333" name="l04333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705"> 4333</a></span><span class="preprocessor">#define RCC_CFGR_SW_HSE                    0x00000001U                         </span></div>
<div class="line"><a id="l04334" name="l04334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487"> 4334</a></span><span class="preprocessor">#define RCC_CFGR_SW_PLL                    0x00000002U                         </span></div>
<div class="line"><a id="l04337" name="l04337"></a><span class="lineno"> 4337</span><span class="preprocessor">#define RCC_CFGR_SWS_Pos                   (2U)</span></div>
<div class="line"><a id="l04338" name="l04338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25"> 4338</a></span><span class="preprocessor">#define RCC_CFGR_SWS_Msk                   (0x3UL &lt;&lt; RCC_CFGR_SWS_Pos)          </span></div>
<div class="line"><a id="l04339" name="l04339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9"> 4339</a></span><span class="preprocessor">#define RCC_CFGR_SWS                       RCC_CFGR_SWS_Msk                    </span></div>
<div class="line"><a id="l04340" name="l04340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f"> 4340</a></span><span class="preprocessor">#define RCC_CFGR_SWS_0                     (0x1UL &lt;&lt; RCC_CFGR_SWS_Pos)          </span></div>
<div class="line"><a id="l04341" name="l04341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379"> 4341</a></span><span class="preprocessor">#define RCC_CFGR_SWS_1                     (0x2UL &lt;&lt; RCC_CFGR_SWS_Pos)          </span></div>
<div class="line"><a id="l04343" name="l04343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a"> 4343</a></span><span class="preprocessor">#define RCC_CFGR_SWS_HSI                   0x00000000U                         </span></div>
<div class="line"><a id="l04344" name="l04344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08"> 4344</a></span><span class="preprocessor">#define RCC_CFGR_SWS_HSE                   0x00000004U                         </span></div>
<div class="line"><a id="l04345" name="l04345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c"> 4345</a></span><span class="preprocessor">#define RCC_CFGR_SWS_PLL                   0x00000008U                         </span></div>
<div class="line"><a id="l04348" name="l04348"></a><span class="lineno"> 4348</span><span class="preprocessor">#define RCC_CFGR_HPRE_Pos                  (4U)</span></div>
<div class="line"><a id="l04349" name="l04349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460"> 4349</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_Msk                  (0xFUL &lt;&lt; RCC_CFGR_HPRE_Pos)         </span></div>
<div class="line"><a id="l04350" name="l04350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea"> 4350</a></span><span class="preprocessor">#define RCC_CFGR_HPRE                      RCC_CFGR_HPRE_Msk                   </span></div>
<div class="line"><a id="l04351" name="l04351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172"> 4351</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_0                    (0x1UL &lt;&lt; RCC_CFGR_HPRE_Pos)         </span></div>
<div class="line"><a id="l04352" name="l04352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599"> 4352</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_1                    (0x2UL &lt;&lt; RCC_CFGR_HPRE_Pos)         </span></div>
<div class="line"><a id="l04353" name="l04353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3"> 4353</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_2                    (0x4UL &lt;&lt; RCC_CFGR_HPRE_Pos)         </span></div>
<div class="line"><a id="l04354" name="l04354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286"> 4354</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_3                    (0x8UL &lt;&lt; RCC_CFGR_HPRE_Pos)         </span></div>
<div class="line"><a id="l04356" name="l04356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84"> 4356</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV1                 0x00000000U                         </span></div>
<div class="line"><a id="l04357" name="l04357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea"> 4357</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV2                 0x00000080U                         </span></div>
<div class="line"><a id="l04358" name="l04358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91"> 4358</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV4                 0x00000090U                         </span></div>
<div class="line"><a id="l04359" name="l04359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058"> 4359</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV8                 0x000000A0U                         </span></div>
<div class="line"><a id="l04360" name="l04360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815"> 4360</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV16                0x000000B0U                         </span></div>
<div class="line"><a id="l04361" name="l04361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370"> 4361</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV64                0x000000C0U                         </span></div>
<div class="line"><a id="l04362" name="l04362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab"> 4362</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV128               0x000000D0U                         </span></div>
<div class="line"><a id="l04363" name="l04363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b"> 4363</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV256               0x000000E0U                         </span></div>
<div class="line"><a id="l04364" name="l04364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0"> 4364</a></span><span class="preprocessor">#define RCC_CFGR_HPRE_DIV512               0x000000F0U                         </span></div>
<div class="line"><a id="l04366" name="l04366"></a><span class="lineno"> 4366</span><span class="preprocessor">#define RCC_CFGR_MCO1EN_Pos                (8U)</span></div>
<div class="line"><a id="l04367" name="l04367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga726c356479a16dfeb202ae63de1c64d7"> 4367</a></span><span class="preprocessor">#define RCC_CFGR_MCO1EN_Msk                (0x1UL &lt;&lt; RCC_CFGR_MCO1EN_Pos)       </span></div>
<div class="line"><a id="l04368" name="l04368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6b9ef1e8691a7701dd662207f6ebe45"> 4368</a></span><span class="preprocessor">#define RCC_CFGR_MCO1EN                    RCC_CFGR_MCO1EN_Msk                 </span></div>
<div class="line"><a id="l04371" name="l04371"></a><span class="lineno"> 4371</span><span class="preprocessor">#define RCC_CFGR_PPRE1_Pos                 (10U)</span></div>
<div class="line"><a id="l04372" name="l04372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48842716ad7c2280b8ddbac071cdc773"> 4372</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_Msk                 (0x7UL &lt;&lt; RCC_CFGR_PPRE1_Pos)        </span></div>
<div class="line"><a id="l04373" name="l04373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412"> 4373</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1                     RCC_CFGR_PPRE1_Msk                  </span></div>
<div class="line"><a id="l04374" name="l04374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7"> 4374</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_0                   (0x1UL &lt;&lt; RCC_CFGR_PPRE1_Pos)        </span></div>
<div class="line"><a id="l04375" name="l04375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2"> 4375</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_1                   (0x2UL &lt;&lt; RCC_CFGR_PPRE1_Pos)        </span></div>
<div class="line"><a id="l04376" name="l04376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f"> 4376</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_2                   (0x4UL &lt;&lt; RCC_CFGR_PPRE1_Pos)        </span></div>
<div class="line"><a id="l04378" name="l04378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11"> 4378</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_DIV1                0x00000000U                         </span></div>
<div class="line"><a id="l04379" name="l04379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d"> 4379</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_DIV2                0x00001000U                         </span></div>
<div class="line"><a id="l04380" name="l04380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae"> 4380</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_DIV4                0x00001400U                         </span></div>
<div class="line"><a id="l04381" name="l04381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72"> 4381</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_DIV8                0x00001800U                         </span></div>
<div class="line"><a id="l04382" name="l04382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f"> 4382</a></span><span class="preprocessor">#define RCC_CFGR_PPRE1_DIV16               0x00001C00U                         </span></div>
<div class="line"><a id="l04385" name="l04385"></a><span class="lineno"> 4385</span><span class="preprocessor">#define RCC_CFGR_PPRE2_Pos                 (13U)</span></div>
<div class="line"><a id="l04386" name="l04386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga489e055e843ee5090c0174bbb9af9a67"> 4386</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_Msk                 (0x7UL &lt;&lt; RCC_CFGR_PPRE2_Pos)        </span></div>
<div class="line"><a id="l04387" name="l04387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311"> 4387</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2                     RCC_CFGR_PPRE2_Msk                  </span></div>
<div class="line"><a id="l04388" name="l04388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9"> 4388</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_0                   (0x1UL &lt;&lt; RCC_CFGR_PPRE2_Pos)        </span></div>
<div class="line"><a id="l04389" name="l04389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f"> 4389</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_1                   (0x2UL &lt;&lt; RCC_CFGR_PPRE2_Pos)        </span></div>
<div class="line"><a id="l04390" name="l04390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db"> 4390</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_2                   (0x4UL &lt;&lt; RCC_CFGR_PPRE2_Pos)        </span></div>
<div class="line"><a id="l04392" name="l04392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a"> 4392</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_DIV1                0x00000000U                         </span></div>
<div class="line"><a id="l04393" name="l04393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b"> 4393</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_DIV2                0x00008000U                         </span></div>
<div class="line"><a id="l04394" name="l04394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715"> 4394</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_DIV4                0x0000A000U                         </span></div>
<div class="line"><a id="l04395" name="l04395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552"> 4395</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_DIV8                0x0000C000U                         </span></div>
<div class="line"><a id="l04396" name="l04396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9"> 4396</a></span><span class="preprocessor">#define RCC_CFGR_PPRE2_DIV16               0x0000E000U                         </span></div>
<div class="line"><a id="l04399" name="l04399"></a><span class="lineno"> 4399</span><span class="preprocessor">#define RCC_CFGR_RTCPRE_Pos                (16U)</span></div>
<div class="line"><a id="l04400" name="l04400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga850304b36d321ade71b90ca011ee5f74"> 4400</a></span><span class="preprocessor">#define RCC_CFGR_RTCPRE_Msk                (0x1FUL &lt;&lt; RCC_CFGR_RTCPRE_Pos)      </span></div>
<div class="line"><a id="l04401" name="l04401"></a><span class="lineno"> 4401</span><span class="preprocessor">#define RCC_CFGR_RTCPRE                    RCC_CFGR_RTCPRE_Msk</span></div>
<div class="line"><a id="l04402" name="l04402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga702f887571365eeb42d74b9b9cc6fe0d"> 4402</a></span><span class="preprocessor">#define RCC_CFGR_RTCPRE_0                  (0x01UL &lt;&lt; RCC_CFGR_RTCPRE_Pos)      </span></div>
<div class="line"><a id="l04403" name="l04403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1191ba4a2e089f9921d77be57394dec4"> 4403</a></span><span class="preprocessor">#define RCC_CFGR_RTCPRE_1                  (0x02UL &lt;&lt; RCC_CFGR_RTCPRE_Pos)      </span></div>
<div class="line"><a id="l04404" name="l04404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae62885f29418cc83a57964fe631282cb"> 4404</a></span><span class="preprocessor">#define RCC_CFGR_RTCPRE_2                  (0x04UL &lt;&lt; RCC_CFGR_RTCPRE_Pos)      </span></div>
<div class="line"><a id="l04405" name="l04405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c703b8d9827f58e7ea783c6a9b74e41"> 4405</a></span><span class="preprocessor">#define RCC_CFGR_RTCPRE_3                  (0x08UL &lt;&lt; RCC_CFGR_RTCPRE_Pos)      </span></div>
<div class="line"><a id="l04406" name="l04406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02b93e5154259a1a201bbb9c9b903c0a"> 4406</a></span><span class="preprocessor">#define RCC_CFGR_RTCPRE_4                  (0x10UL &lt;&lt; RCC_CFGR_RTCPRE_Pos)      </span></div>
<div class="line"><a id="l04409" name="l04409"></a><span class="lineno"> 4409</span><span class="preprocessor">#define RCC_CFGR_MCO1_Pos                  (21U)</span></div>
<div class="line"><a id="l04410" name="l04410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83b21a49230470856ce978e05fb9c47b"> 4410</a></span><span class="preprocessor">#define RCC_CFGR_MCO1_Msk                  (0x3UL &lt;&lt; RCC_CFGR_MCO1_Pos)         </span></div>
<div class="line"><a id="l04411" name="l04411"></a><span class="lineno"> 4411</span><span class="preprocessor">#define RCC_CFGR_MCO1                      RCC_CFGR_MCO1_Msk</span></div>
<div class="line"><a id="l04412" name="l04412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe73b3ad484eeecfa1556021677ecf4a"> 4412</a></span><span class="preprocessor">#define RCC_CFGR_MCO1_0                    (0x1UL &lt;&lt; RCC_CFGR_MCO1_Pos)         </span></div>
<div class="line"><a id="l04413" name="l04413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c7e8d1da534f052ce835f06227a9b7a"> 4413</a></span><span class="preprocessor">#define RCC_CFGR_MCO1_1                    (0x2UL &lt;&lt; RCC_CFGR_MCO1_Pos)         </span></div>
<div class="line"><a id="l04416" name="l04416"></a><span class="lineno"> 4416</span><span class="preprocessor">#define RCC_CFGR_MCO1PRE_Pos               (24U)</span></div>
<div class="line"><a id="l04417" name="l04417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada571dab4e704e380153b6e901b60ba8"> 4417</a></span><span class="preprocessor">#define RCC_CFGR_MCO1PRE_Msk               (0x7UL &lt;&lt; RCC_CFGR_MCO1PRE_Pos)      </span></div>
<div class="line"><a id="l04418" name="l04418"></a><span class="lineno"> 4418</span><span class="preprocessor">#define RCC_CFGR_MCO1PRE                   RCC_CFGR_MCO1PRE_Msk</span></div>
<div class="line"><a id="l04419" name="l04419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8007a9d6ee3fd88912aaf290746ae0e"> 4419</a></span><span class="preprocessor">#define RCC_CFGR_MCO1PRE_0                 (0x1UL &lt;&lt; RCC_CFGR_MCO1PRE_Pos)      </span></div>
<div class="line"><a id="l04420" name="l04420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf7c1280f61d56b4897f9c876987e092"> 4420</a></span><span class="preprocessor">#define RCC_CFGR_MCO1PRE_1                 (0x2UL &lt;&lt; RCC_CFGR_MCO1PRE_Pos)      </span></div>
<div class="line"><a id="l04421" name="l04421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11e1d10d1b55e0d88d24212ea2c8ba6e"> 4421</a></span><span class="preprocessor">#define RCC_CFGR_MCO1PRE_2                 (0x4UL &lt;&lt; RCC_CFGR_MCO1PRE_Pos)      </span></div>
<div class="line"><a id="l04423" name="l04423"></a><span class="lineno"> 4423</span><span class="preprocessor">#define RCC_CFGR_MCO2PRE_Pos               (27U)</span></div>
<div class="line"><a id="l04424" name="l04424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56af08fd6ae55e0047d84c2e5cb44877"> 4424</a></span><span class="preprocessor">#define RCC_CFGR_MCO2PRE_Msk               (0x7UL &lt;&lt; RCC_CFGR_MCO2PRE_Pos)      </span></div>
<div class="line"><a id="l04425" name="l04425"></a><span class="lineno"> 4425</span><span class="preprocessor">#define RCC_CFGR_MCO2PRE                   RCC_CFGR_MCO2PRE_Msk</span></div>
<div class="line"><a id="l04426" name="l04426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83dfcd5a1ce89869c82723f7eb9223ed"> 4426</a></span><span class="preprocessor">#define RCC_CFGR_MCO2PRE_0                 (0x1UL &lt;&lt; RCC_CFGR_MCO2PRE_Pos)      </span></div>
<div class="line"><a id="l04427" name="l04427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e8d7cb746efc7511fa97ddfef2df793"> 4427</a></span><span class="preprocessor">#define RCC_CFGR_MCO2PRE_1                 (0x2UL &lt;&lt; RCC_CFGR_MCO2PRE_Pos)      </span></div>
<div class="line"><a id="l04428" name="l04428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8773dfae91e6576d490fbee4aa2a639"> 4428</a></span><span class="preprocessor">#define RCC_CFGR_MCO2PRE_2                 (0x4UL &lt;&lt; RCC_CFGR_MCO2PRE_Pos)      </span></div>
<div class="line"><a id="l04430" name="l04430"></a><span class="lineno"> 4430</span><span class="preprocessor">#define RCC_CFGR_MCO2_Pos                  (30U)</span></div>
<div class="line"><a id="l04431" name="l04431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga193bf927828d92f9249975a792c738d5"> 4431</a></span><span class="preprocessor">#define RCC_CFGR_MCO2_Msk                  (0x3UL &lt;&lt; RCC_CFGR_MCO2_Pos)         </span></div>
<div class="line"><a id="l04432" name="l04432"></a><span class="lineno"> 4432</span><span class="preprocessor">#define RCC_CFGR_MCO2                      RCC_CFGR_MCO2_Msk</span></div>
<div class="line"><a id="l04433" name="l04433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203156a3f57e2c4498999c7901e0defd"> 4433</a></span><span class="preprocessor">#define RCC_CFGR_MCO2_0                    (0x1UL &lt;&lt; RCC_CFGR_MCO2_Pos)         </span></div>
<div class="line"><a id="l04434" name="l04434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fdba9682ff474255248f84e6851932a"> 4434</a></span><span class="preprocessor">#define RCC_CFGR_MCO2_1                    (0x2UL &lt;&lt; RCC_CFGR_MCO2_Pos)         </span></div>
<div class="line"><a id="l04436" name="l04436"></a><span class="lineno"> 4436</span><span class="comment">/********************  Bit definition for RCC_CIR register  *******************/</span></div>
<div class="line"><a id="l04437" name="l04437"></a><span class="lineno"> 4437</span><span class="preprocessor">#define RCC_CIR_LSIRDYF_Pos                (0U)</span></div>
<div class="line"><a id="l04438" name="l04438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2542dd9dbe634971278d2f4e24c3091"> 4438</a></span><span class="preprocessor">#define RCC_CIR_LSIRDYF_Msk                (0x1UL &lt;&lt; RCC_CIR_LSIRDYF_Pos)       </span></div>
<div class="line"><a id="l04439" name="l04439"></a><span class="lineno"> 4439</span><span class="preprocessor">#define RCC_CIR_LSIRDYF                    RCC_CIR_LSIRDYF_Msk</span></div>
<div class="line"><a id="l04440" name="l04440"></a><span class="lineno"> 4440</span><span class="preprocessor">#define RCC_CIR_LSERDYF_Pos                (1U)</span></div>
<div class="line"><a id="l04441" name="l04441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58e246b3d87483bf3ca4a55d470acf4f"> 4441</a></span><span class="preprocessor">#define RCC_CIR_LSERDYF_Msk                (0x1UL &lt;&lt; RCC_CIR_LSERDYF_Pos)       </span></div>
<div class="line"><a id="l04442" name="l04442"></a><span class="lineno"> 4442</span><span class="preprocessor">#define RCC_CIR_LSERDYF                    RCC_CIR_LSERDYF_Msk</span></div>
<div class="line"><a id="l04443" name="l04443"></a><span class="lineno"> 4443</span><span class="preprocessor">#define RCC_CIR_HSIRDYF_Pos                (2U)</span></div>
<div class="line"><a id="l04444" name="l04444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c72d692b99c4539982fea718b2ba8a6"> 4444</a></span><span class="preprocessor">#define RCC_CIR_HSIRDYF_Msk                (0x1UL &lt;&lt; RCC_CIR_HSIRDYF_Pos)       </span></div>
<div class="line"><a id="l04445" name="l04445"></a><span class="lineno"> 4445</span><span class="preprocessor">#define RCC_CIR_HSIRDYF                    RCC_CIR_HSIRDYF_Msk</span></div>
<div class="line"><a id="l04446" name="l04446"></a><span class="lineno"> 4446</span><span class="preprocessor">#define RCC_CIR_HSERDYF_Pos                (3U)</span></div>
<div class="line"><a id="l04447" name="l04447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cbcd4b04177bd2420126b0de418de2e"> 4447</a></span><span class="preprocessor">#define RCC_CIR_HSERDYF_Msk                (0x1UL &lt;&lt; RCC_CIR_HSERDYF_Pos)       </span></div>
<div class="line"><a id="l04448" name="l04448"></a><span class="lineno"> 4448</span><span class="preprocessor">#define RCC_CIR_HSERDYF                    RCC_CIR_HSERDYF_Msk</span></div>
<div class="line"><a id="l04449" name="l04449"></a><span class="lineno"> 4449</span><span class="preprocessor">#define RCC_CIR_PLLRDYF_Pos                (4U)</span></div>
<div class="line"><a id="l04450" name="l04450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d53f154b50703f3ab18f017b7ace1c"> 4450</a></span><span class="preprocessor">#define RCC_CIR_PLLRDYF_Msk                (0x1UL &lt;&lt; RCC_CIR_PLLRDYF_Pos)       </span></div>
<div class="line"><a id="l04451" name="l04451"></a><span class="lineno"> 4451</span><span class="preprocessor">#define RCC_CIR_PLLRDYF                    RCC_CIR_PLLRDYF_Msk</span></div>
<div class="line"><a id="l04452" name="l04452"></a><span class="lineno"> 4452</span> </div>
<div class="line"><a id="l04453" name="l04453"></a><span class="lineno"> 4453</span><span class="preprocessor">#define RCC_CIR_CSSF_Pos                   (7U)</span></div>
<div class="line"><a id="l04454" name="l04454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eb3ec455be7a5e4ffbe0abc9e2a77eb"> 4454</a></span><span class="preprocessor">#define RCC_CIR_CSSF_Msk                   (0x1UL &lt;&lt; RCC_CIR_CSSF_Pos)          </span></div>
<div class="line"><a id="l04455" name="l04455"></a><span class="lineno"> 4455</span><span class="preprocessor">#define RCC_CIR_CSSF                       RCC_CIR_CSSF_Msk</span></div>
<div class="line"><a id="l04456" name="l04456"></a><span class="lineno"> 4456</span><span class="preprocessor">#define RCC_CIR_LSIRDYIE_Pos               (8U)</span></div>
<div class="line"><a id="l04457" name="l04457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba1782e2e14efd1bd9feabf1608fd5a"> 4457</a></span><span class="preprocessor">#define RCC_CIR_LSIRDYIE_Msk               (0x1UL &lt;&lt; RCC_CIR_LSIRDYIE_Pos)      </span></div>
<div class="line"><a id="l04458" name="l04458"></a><span class="lineno"> 4458</span><span class="preprocessor">#define RCC_CIR_LSIRDYIE                   RCC_CIR_LSIRDYIE_Msk</span></div>
<div class="line"><a id="l04459" name="l04459"></a><span class="lineno"> 4459</span><span class="preprocessor">#define RCC_CIR_LSERDYIE_Pos               (9U)</span></div>
<div class="line"><a id="l04460" name="l04460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24446323cbae3ab353f248d23655b822"> 4460</a></span><span class="preprocessor">#define RCC_CIR_LSERDYIE_Msk               (0x1UL &lt;&lt; RCC_CIR_LSERDYIE_Pos)      </span></div>
<div class="line"><a id="l04461" name="l04461"></a><span class="lineno"> 4461</span><span class="preprocessor">#define RCC_CIR_LSERDYIE                   RCC_CIR_LSERDYIE_Msk</span></div>
<div class="line"><a id="l04462" name="l04462"></a><span class="lineno"> 4462</span><span class="preprocessor">#define RCC_CIR_HSIRDYIE_Pos               (10U)</span></div>
<div class="line"><a id="l04463" name="l04463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7aeb42d0a5ef8e7bac1876e0689814e"> 4463</a></span><span class="preprocessor">#define RCC_CIR_HSIRDYIE_Msk               (0x1UL &lt;&lt; RCC_CIR_HSIRDYIE_Pos)      </span></div>
<div class="line"><a id="l04464" name="l04464"></a><span class="lineno"> 4464</span><span class="preprocessor">#define RCC_CIR_HSIRDYIE                   RCC_CIR_HSIRDYIE_Msk</span></div>
<div class="line"><a id="l04465" name="l04465"></a><span class="lineno"> 4465</span><span class="preprocessor">#define RCC_CIR_HSERDYIE_Pos               (11U)</span></div>
<div class="line"><a id="l04466" name="l04466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6db5519f1bbb1d42ee0f43367e7fd9"> 4466</a></span><span class="preprocessor">#define RCC_CIR_HSERDYIE_Msk               (0x1UL &lt;&lt; RCC_CIR_HSERDYIE_Pos)      </span></div>
<div class="line"><a id="l04467" name="l04467"></a><span class="lineno"> 4467</span><span class="preprocessor">#define RCC_CIR_HSERDYIE                   RCC_CIR_HSERDYIE_Msk</span></div>
<div class="line"><a id="l04468" name="l04468"></a><span class="lineno"> 4468</span><span class="preprocessor">#define RCC_CIR_PLLRDYIE_Pos               (12U)</span></div>
<div class="line"><a id="l04469" name="l04469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fdb478ae8c7d99d780c78bb68830dd5"> 4469</a></span><span class="preprocessor">#define RCC_CIR_PLLRDYIE_Msk               (0x1UL &lt;&lt; RCC_CIR_PLLRDYIE_Pos)      </span></div>
<div class="line"><a id="l04470" name="l04470"></a><span class="lineno"> 4470</span><span class="preprocessor">#define RCC_CIR_PLLRDYIE                   RCC_CIR_PLLRDYIE_Msk</span></div>
<div class="line"><a id="l04471" name="l04471"></a><span class="lineno"> 4471</span> </div>
<div class="line"><a id="l04472" name="l04472"></a><span class="lineno"> 4472</span><span class="preprocessor">#define RCC_CIR_LSIRDYC_Pos                (16U)</span></div>
<div class="line"><a id="l04473" name="l04473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11edf191b118ca860e0eca011f113ad9"> 4473</a></span><span class="preprocessor">#define RCC_CIR_LSIRDYC_Msk                (0x1UL &lt;&lt; RCC_CIR_LSIRDYC_Pos)       </span></div>
<div class="line"><a id="l04474" name="l04474"></a><span class="lineno"> 4474</span><span class="preprocessor">#define RCC_CIR_LSIRDYC                    RCC_CIR_LSIRDYC_Msk</span></div>
<div class="line"><a id="l04475" name="l04475"></a><span class="lineno"> 4475</span><span class="preprocessor">#define RCC_CIR_LSERDYC_Pos                (17U)</span></div>
<div class="line"><a id="l04476" name="l04476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba1367e36a992aae85f9e8f9921e9426"> 4476</a></span><span class="preprocessor">#define RCC_CIR_LSERDYC_Msk                (0x1UL &lt;&lt; RCC_CIR_LSERDYC_Pos)       </span></div>
<div class="line"><a id="l04477" name="l04477"></a><span class="lineno"> 4477</span><span class="preprocessor">#define RCC_CIR_LSERDYC                    RCC_CIR_LSERDYC_Msk</span></div>
<div class="line"><a id="l04478" name="l04478"></a><span class="lineno"> 4478</span><span class="preprocessor">#define RCC_CIR_HSIRDYC_Pos                (18U)</span></div>
<div class="line"><a id="l04479" name="l04479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657cffa4be41e26f7b5383719dd7781a"> 4479</a></span><span class="preprocessor">#define RCC_CIR_HSIRDYC_Msk                (0x1UL &lt;&lt; RCC_CIR_HSIRDYC_Pos)       </span></div>
<div class="line"><a id="l04480" name="l04480"></a><span class="lineno"> 4480</span><span class="preprocessor">#define RCC_CIR_HSIRDYC                    RCC_CIR_HSIRDYC_Msk</span></div>
<div class="line"><a id="l04481" name="l04481"></a><span class="lineno"> 4481</span><span class="preprocessor">#define RCC_CIR_HSERDYC_Pos                (19U)</span></div>
<div class="line"><a id="l04482" name="l04482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2211dd40005f6152d0e8258d380a6713"> 4482</a></span><span class="preprocessor">#define RCC_CIR_HSERDYC_Msk                (0x1UL &lt;&lt; RCC_CIR_HSERDYC_Pos)       </span></div>
<div class="line"><a id="l04483" name="l04483"></a><span class="lineno"> 4483</span><span class="preprocessor">#define RCC_CIR_HSERDYC                    RCC_CIR_HSERDYC_Msk</span></div>
<div class="line"><a id="l04484" name="l04484"></a><span class="lineno"> 4484</span><span class="preprocessor">#define RCC_CIR_PLLRDYC_Pos                (20U)</span></div>
<div class="line"><a id="l04485" name="l04485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ee90d2a5649fe386ba87eeead64ada1"> 4485</a></span><span class="preprocessor">#define RCC_CIR_PLLRDYC_Msk                (0x1UL &lt;&lt; RCC_CIR_PLLRDYC_Pos)       </span></div>
<div class="line"><a id="l04486" name="l04486"></a><span class="lineno"> 4486</span><span class="preprocessor">#define RCC_CIR_PLLRDYC                    RCC_CIR_PLLRDYC_Msk</span></div>
<div class="line"><a id="l04487" name="l04487"></a><span class="lineno"> 4487</span> </div>
<div class="line"><a id="l04488" name="l04488"></a><span class="lineno"> 4488</span><span class="preprocessor">#define RCC_CIR_CSSC_Pos                   (23U)</span></div>
<div class="line"><a id="l04489" name="l04489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66a9cf76bbf90f432815527965cb5c3e"> 4489</a></span><span class="preprocessor">#define RCC_CIR_CSSC_Msk                   (0x1UL &lt;&lt; RCC_CIR_CSSC_Pos)          </span></div>
<div class="line"><a id="l04490" name="l04490"></a><span class="lineno"> 4490</span><span class="preprocessor">#define RCC_CIR_CSSC                       RCC_CIR_CSSC_Msk</span></div>
<div class="line"><a id="l04491" name="l04491"></a><span class="lineno"> 4491</span> </div>
<div class="line"><a id="l04492" name="l04492"></a><span class="lineno"> 4492</span><span class="comment">/********************  Bit definition for RCC_AHB1RSTR register  **************/</span></div>
<div class="line"><a id="l04493" name="l04493"></a><span class="lineno"> 4493</span><span class="preprocessor">#define RCC_AHB1RSTR_GPIOARST_Pos          (0U)</span></div>
<div class="line"><a id="l04494" name="l04494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ca733a89ed0ddeb8c6ad7d4df334baf"> 4494</a></span><span class="preprocessor">#define RCC_AHB1RSTR_GPIOARST_Msk          (0x1UL &lt;&lt; RCC_AHB1RSTR_GPIOARST_Pos) </span></div>
<div class="line"><a id="l04495" name="l04495"></a><span class="lineno"> 4495</span><span class="preprocessor">#define RCC_AHB1RSTR_GPIOARST              RCC_AHB1RSTR_GPIOARST_Msk</span></div>
<div class="line"><a id="l04496" name="l04496"></a><span class="lineno"> 4496</span><span class="preprocessor">#define RCC_AHB1RSTR_GPIOBRST_Pos          (1U)</span></div>
<div class="line"><a id="l04497" name="l04497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70a227671a2b417929ad0959d9e899c8"> 4497</a></span><span class="preprocessor">#define RCC_AHB1RSTR_GPIOBRST_Msk          (0x1UL &lt;&lt; RCC_AHB1RSTR_GPIOBRST_Pos) </span></div>
<div class="line"><a id="l04498" name="l04498"></a><span class="lineno"> 4498</span><span class="preprocessor">#define RCC_AHB1RSTR_GPIOBRST              RCC_AHB1RSTR_GPIOBRST_Msk</span></div>
<div class="line"><a id="l04499" name="l04499"></a><span class="lineno"> 4499</span><span class="preprocessor">#define RCC_AHB1RSTR_GPIOCRST_Pos          (2U)</span></div>
<div class="line"><a id="l04500" name="l04500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f25d081a1bb38f34f8d11fc32bdc7d7"> 4500</a></span><span class="preprocessor">#define RCC_AHB1RSTR_GPIOCRST_Msk          (0x1UL &lt;&lt; RCC_AHB1RSTR_GPIOCRST_Pos) </span></div>
<div class="line"><a id="l04501" name="l04501"></a><span class="lineno"> 4501</span><span class="preprocessor">#define RCC_AHB1RSTR_GPIOCRST              RCC_AHB1RSTR_GPIOCRST_Msk</span></div>
<div class="line"><a id="l04502" name="l04502"></a><span class="lineno"> 4502</span><span class="preprocessor">#define RCC_AHB1RSTR_GPIOHRST_Pos          (7U)</span></div>
<div class="line"><a id="l04503" name="l04503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6853aabc577ec17d0d7f894e520a693"> 4503</a></span><span class="preprocessor">#define RCC_AHB1RSTR_GPIOHRST_Msk          (0x1UL &lt;&lt; RCC_AHB1RSTR_GPIOHRST_Pos) </span></div>
<div class="line"><a id="l04504" name="l04504"></a><span class="lineno"> 4504</span><span class="preprocessor">#define RCC_AHB1RSTR_GPIOHRST              RCC_AHB1RSTR_GPIOHRST_Msk</span></div>
<div class="line"><a id="l04505" name="l04505"></a><span class="lineno"> 4505</span><span class="preprocessor">#define RCC_AHB1RSTR_CRCRST_Pos            (12U)</span></div>
<div class="line"><a id="l04506" name="l04506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf0f9e76b934af78155abddaacf568e4"> 4506</a></span><span class="preprocessor">#define RCC_AHB1RSTR_CRCRST_Msk            (0x1UL &lt;&lt; RCC_AHB1RSTR_CRCRST_Pos)   </span></div>
<div class="line"><a id="l04507" name="l04507"></a><span class="lineno"> 4507</span><span class="preprocessor">#define RCC_AHB1RSTR_CRCRST                RCC_AHB1RSTR_CRCRST_Msk</span></div>
<div class="line"><a id="l04508" name="l04508"></a><span class="lineno"> 4508</span><span class="preprocessor">#define RCC_AHB1RSTR_DMA1RST_Pos           (21U)</span></div>
<div class="line"><a id="l04509" name="l04509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c336fca84fc656b8412d0a0dab8317e"> 4509</a></span><span class="preprocessor">#define RCC_AHB1RSTR_DMA1RST_Msk           (0x1UL &lt;&lt; RCC_AHB1RSTR_DMA1RST_Pos)  </span></div>
<div class="line"><a id="l04510" name="l04510"></a><span class="lineno"> 4510</span><span class="preprocessor">#define RCC_AHB1RSTR_DMA1RST               RCC_AHB1RSTR_DMA1RST_Msk</span></div>
<div class="line"><a id="l04511" name="l04511"></a><span class="lineno"> 4511</span><span class="preprocessor">#define RCC_AHB1RSTR_DMA2RST_Pos           (22U)</span></div>
<div class="line"><a id="l04512" name="l04512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5e2d5af9f21f5df26e53863392f46ce"> 4512</a></span><span class="preprocessor">#define RCC_AHB1RSTR_DMA2RST_Msk           (0x1UL &lt;&lt; RCC_AHB1RSTR_DMA2RST_Pos)  </span></div>
<div class="line"><a id="l04513" name="l04513"></a><span class="lineno"> 4513</span><span class="preprocessor">#define RCC_AHB1RSTR_DMA2RST               RCC_AHB1RSTR_DMA2RST_Msk</span></div>
<div class="line"><a id="l04514" name="l04514"></a><span class="lineno"> 4514</span><span class="preprocessor">#define RCC_AHB1RSTR_RNGRST_Pos            (31U)</span></div>
<div class="line"><a id="l04515" name="l04515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccab0aeaaa29ce26551617fa7b06e6bc"> 4515</a></span><span class="preprocessor">#define RCC_AHB1RSTR_RNGRST_Msk            (0x1UL &lt;&lt; RCC_AHB1RSTR_RNGRST_Pos)   </span></div>
<div class="line"><a id="l04516" name="l04516"></a><span class="lineno"> 4516</span><span class="preprocessor">#define RCC_AHB1RSTR_RNGRST                RCC_AHB1RSTR_RNGRST_Msk</span></div>
<div class="line"><a id="l04517" name="l04517"></a><span class="lineno"> 4517</span> </div>
<div class="line"><a id="l04518" name="l04518"></a><span class="lineno"> 4518</span> </div>
<div class="line"><a id="l04519" name="l04519"></a><span class="lineno"> 4519</span><span class="comment">/********************  Bit definition for RCC_APB1RSTR register  **************/</span></div>
<div class="line"><a id="l04520" name="l04520"></a><span class="lineno"> 4520</span><span class="preprocessor">#define RCC_APB1RSTR_TIM5RST_Pos           (3U)</span></div>
<div class="line"><a id="l04521" name="l04521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a5cfd79c37096bf00916e7bda1df220"> 4521</a></span><span class="preprocessor">#define RCC_APB1RSTR_TIM5RST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR_TIM5RST_Pos)  </span></div>
<div class="line"><a id="l04522" name="l04522"></a><span class="lineno"> 4522</span><span class="preprocessor">#define RCC_APB1RSTR_TIM5RST               RCC_APB1RSTR_TIM5RST_Msk</span></div>
<div class="line"><a id="l04523" name="l04523"></a><span class="lineno"> 4523</span><span class="preprocessor">#define RCC_APB1RSTR_TIM6RST_Pos           (4U)</span></div>
<div class="line"><a id="l04524" name="l04524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f222bd16fca5ae0a0475a83f9a69d0f"> 4524</a></span><span class="preprocessor">#define RCC_APB1RSTR_TIM6RST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR_TIM6RST_Pos)  </span></div>
<div class="line"><a id="l04525" name="l04525"></a><span class="lineno"> 4525</span><span class="preprocessor">#define RCC_APB1RSTR_TIM6RST               RCC_APB1RSTR_TIM6RST_Msk</span></div>
<div class="line"><a id="l04526" name="l04526"></a><span class="lineno"> 4526</span><span class="preprocessor">#define RCC_APB1RSTR_LPTIM1RST_Pos         (9U)</span></div>
<div class="line"><a id="l04527" name="l04527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07dd89df01db3ff353845cfa9cbc1f70"> 4527</a></span><span class="preprocessor">#define RCC_APB1RSTR_LPTIM1RST_Msk         (0x1UL &lt;&lt; RCC_APB1RSTR_LPTIM1RST_Pos) </span></div>
<div class="line"><a id="l04528" name="l04528"></a><span class="lineno"> 4528</span><span class="preprocessor">#define RCC_APB1RSTR_LPTIM1RST             RCC_APB1RSTR_LPTIM1RST_Msk</span></div>
<div class="line"><a id="l04529" name="l04529"></a><span class="lineno"> 4529</span><span class="preprocessor">#define RCC_APB1RSTR_WWDGRST_Pos           (11U)</span></div>
<div class="line"><a id="l04530" name="l04530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga919c04abb655aa94b244dcebbf647748"> 4530</a></span><span class="preprocessor">#define RCC_APB1RSTR_WWDGRST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR_WWDGRST_Pos)  </span></div>
<div class="line"><a id="l04531" name="l04531"></a><span class="lineno"> 4531</span><span class="preprocessor">#define RCC_APB1RSTR_WWDGRST               RCC_APB1RSTR_WWDGRST_Msk</span></div>
<div class="line"><a id="l04532" name="l04532"></a><span class="lineno"> 4532</span><span class="preprocessor">#define RCC_APB1RSTR_SPI2RST_Pos           (14U)</span></div>
<div class="line"><a id="l04533" name="l04533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae378c28cf590c56f5487bd92705d6d54"> 4533</a></span><span class="preprocessor">#define RCC_APB1RSTR_SPI2RST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR_SPI2RST_Pos)  </span></div>
<div class="line"><a id="l04534" name="l04534"></a><span class="lineno"> 4534</span><span class="preprocessor">#define RCC_APB1RSTR_SPI2RST               RCC_APB1RSTR_SPI2RST_Msk</span></div>
<div class="line"><a id="l04535" name="l04535"></a><span class="lineno"> 4535</span><span class="preprocessor">#define RCC_APB1RSTR_USART2RST_Pos         (17U)</span></div>
<div class="line"><a id="l04536" name="l04536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0beb24842078f8a070ba7f96ca579f43"> 4536</a></span><span class="preprocessor">#define RCC_APB1RSTR_USART2RST_Msk         (0x1UL &lt;&lt; RCC_APB1RSTR_USART2RST_Pos) </span></div>
<div class="line"><a id="l04537" name="l04537"></a><span class="lineno"> 4537</span><span class="preprocessor">#define RCC_APB1RSTR_USART2RST             RCC_APB1RSTR_USART2RST_Msk</span></div>
<div class="line"><a id="l04538" name="l04538"></a><span class="lineno"> 4538</span><span class="preprocessor">#define RCC_APB1RSTR_I2C1RST_Pos           (21U)</span></div>
<div class="line"><a id="l04539" name="l04539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95fda0adab6e9d4daa6417c17d905214"> 4539</a></span><span class="preprocessor">#define RCC_APB1RSTR_I2C1RST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR_I2C1RST_Pos)  </span></div>
<div class="line"><a id="l04540" name="l04540"></a><span class="lineno"> 4540</span><span class="preprocessor">#define RCC_APB1RSTR_I2C1RST               RCC_APB1RSTR_I2C1RST_Msk</span></div>
<div class="line"><a id="l04541" name="l04541"></a><span class="lineno"> 4541</span><span class="preprocessor">#define RCC_APB1RSTR_I2C2RST_Pos           (22U)</span></div>
<div class="line"><a id="l04542" name="l04542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga914a46fcb3b028610d9badb471c82bd3"> 4542</a></span><span class="preprocessor">#define RCC_APB1RSTR_I2C2RST_Msk           (0x1UL &lt;&lt; RCC_APB1RSTR_I2C2RST_Pos)  </span></div>
<div class="line"><a id="l04543" name="l04543"></a><span class="lineno"> 4543</span><span class="preprocessor">#define RCC_APB1RSTR_I2C2RST               RCC_APB1RSTR_I2C2RST_Msk</span></div>
<div class="line"><a id="l04544" name="l04544"></a><span class="lineno"> 4544</span><span class="preprocessor">#define RCC_APB1RSTR_FMPI2C1RST_Pos        (24U)</span></div>
<div class="line"><a id="l04545" name="l04545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4cdef23c3f0aba0315c5b3b0d731096"> 4545</a></span><span class="preprocessor">#define RCC_APB1RSTR_FMPI2C1RST_Msk        (0x1UL &lt;&lt; RCC_APB1RSTR_FMPI2C1RST_Pos) </span></div>
<div class="line"><a id="l04546" name="l04546"></a><span class="lineno"> 4546</span><span class="preprocessor">#define RCC_APB1RSTR_FMPI2C1RST            RCC_APB1RSTR_FMPI2C1RST_Msk</span></div>
<div class="line"><a id="l04547" name="l04547"></a><span class="lineno"> 4547</span><span class="preprocessor">#define RCC_APB1RSTR_PWRRST_Pos            (28U)</span></div>
<div class="line"><a id="l04548" name="l04548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe9ed6c6cee6df40b16793fe7479ea7a"> 4548</a></span><span class="preprocessor">#define RCC_APB1RSTR_PWRRST_Msk            (0x1UL &lt;&lt; RCC_APB1RSTR_PWRRST_Pos)   </span></div>
<div class="line"><a id="l04549" name="l04549"></a><span class="lineno"> 4549</span><span class="preprocessor">#define RCC_APB1RSTR_PWRRST                RCC_APB1RSTR_PWRRST_Msk</span></div>
<div class="line"><a id="l04550" name="l04550"></a><span class="lineno"> 4550</span><span class="preprocessor">#define RCC_APB1RSTR_DACRST_Pos            (29U)</span></div>
<div class="line"><a id="l04551" name="l04551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09759c3881f10d9210653490a651f995"> 4551</a></span><span class="preprocessor">#define RCC_APB1RSTR_DACRST_Msk            (0x1UL &lt;&lt; RCC_APB1RSTR_DACRST_Pos)   </span></div>
<div class="line"><a id="l04552" name="l04552"></a><span class="lineno"> 4552</span><span class="preprocessor">#define RCC_APB1RSTR_DACRST                RCC_APB1RSTR_DACRST_Msk</span></div>
<div class="line"><a id="l04553" name="l04553"></a><span class="lineno"> 4553</span> </div>
<div class="line"><a id="l04554" name="l04554"></a><span class="lineno"> 4554</span><span class="comment">/********************  Bit definition for RCC_APB2RSTR register  **************/</span></div>
<div class="line"><a id="l04555" name="l04555"></a><span class="lineno"> 4555</span><span class="preprocessor">#define RCC_APB2RSTR_TIM1RST_Pos           (0U)</span></div>
<div class="line"><a id="l04556" name="l04556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fc9f88241816d51a87a8b4a537c5a2e"> 4556</a></span><span class="preprocessor">#define RCC_APB2RSTR_TIM1RST_Msk           (0x1UL &lt;&lt; RCC_APB2RSTR_TIM1RST_Pos)  </span></div>
<div class="line"><a id="l04557" name="l04557"></a><span class="lineno"> 4557</span><span class="preprocessor">#define RCC_APB2RSTR_TIM1RST               RCC_APB2RSTR_TIM1RST_Msk</span></div>
<div class="line"><a id="l04558" name="l04558"></a><span class="lineno"> 4558</span><span class="preprocessor">#define RCC_APB2RSTR_USART1RST_Pos         (4U)</span></div>
<div class="line"><a id="l04559" name="l04559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005"> 4559</a></span><span class="preprocessor">#define RCC_APB2RSTR_USART1RST_Msk         (0x1UL &lt;&lt; RCC_APB2RSTR_USART1RST_Pos) </span></div>
<div class="line"><a id="l04560" name="l04560"></a><span class="lineno"> 4560</span><span class="preprocessor">#define RCC_APB2RSTR_USART1RST             RCC_APB2RSTR_USART1RST_Msk</span></div>
<div class="line"><a id="l04561" name="l04561"></a><span class="lineno"> 4561</span><span class="preprocessor">#define RCC_APB2RSTR_USART6RST_Pos         (5U)</span></div>
<div class="line"><a id="l04562" name="l04562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63e37e8ac731047e3df29ca5c7e553cc"> 4562</a></span><span class="preprocessor">#define RCC_APB2RSTR_USART6RST_Msk         (0x1UL &lt;&lt; RCC_APB2RSTR_USART6RST_Pos) </span></div>
<div class="line"><a id="l04563" name="l04563"></a><span class="lineno"> 4563</span><span class="preprocessor">#define RCC_APB2RSTR_USART6RST             RCC_APB2RSTR_USART6RST_Msk</span></div>
<div class="line"><a id="l04564" name="l04564"></a><span class="lineno"> 4564</span><span class="preprocessor">#define RCC_APB2RSTR_ADCRST_Pos            (8U)</span></div>
<div class="line"><a id="l04565" name="l04565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a4836f2cd9be43193d6eb4d19d5dde6"> 4565</a></span><span class="preprocessor">#define RCC_APB2RSTR_ADCRST_Msk            (0x1UL &lt;&lt; RCC_APB2RSTR_ADCRST_Pos)   </span></div>
<div class="line"><a id="l04566" name="l04566"></a><span class="lineno"> 4566</span><span class="preprocessor">#define RCC_APB2RSTR_ADCRST                RCC_APB2RSTR_ADCRST_Msk</span></div>
<div class="line"><a id="l04567" name="l04567"></a><span class="lineno"> 4567</span><span class="preprocessor">#define RCC_APB2RSTR_SPI1RST_Pos           (12U)</span></div>
<div class="line"><a id="l04568" name="l04568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689"> 4568</a></span><span class="preprocessor">#define RCC_APB2RSTR_SPI1RST_Msk           (0x1UL &lt;&lt; RCC_APB2RSTR_SPI1RST_Pos)  </span></div>
<div class="line"><a id="l04569" name="l04569"></a><span class="lineno"> 4569</span><span class="preprocessor">#define RCC_APB2RSTR_SPI1RST               RCC_APB2RSTR_SPI1RST_Msk</span></div>
<div class="line"><a id="l04570" name="l04570"></a><span class="lineno"> 4570</span><span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST_Pos         (14U)</span></div>
<div class="line"><a id="l04571" name="l04571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f656408c45d2f67a99cc1c093d3e45"> 4571</a></span><span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST_Msk         (0x1UL &lt;&lt; RCC_APB2RSTR_SYSCFGRST_Pos) </span></div>
<div class="line"><a id="l04572" name="l04572"></a><span class="lineno"> 4572</span><span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST             RCC_APB2RSTR_SYSCFGRST_Msk</span></div>
<div class="line"><a id="l04573" name="l04573"></a><span class="lineno"> 4573</span><span class="preprocessor">#define RCC_APB2RSTR_TIM9RST_Pos           (16U)</span></div>
<div class="line"><a id="l04574" name="l04574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad71d516052c6afded3292ada76c392a2"> 4574</a></span><span class="preprocessor">#define RCC_APB2RSTR_TIM9RST_Msk           (0x1UL &lt;&lt; RCC_APB2RSTR_TIM9RST_Pos)  </span></div>
<div class="line"><a id="l04575" name="l04575"></a><span class="lineno"> 4575</span><span class="preprocessor">#define RCC_APB2RSTR_TIM9RST               RCC_APB2RSTR_TIM9RST_Msk</span></div>
<div class="line"><a id="l04576" name="l04576"></a><span class="lineno"> 4576</span><span class="preprocessor">#define RCC_APB2RSTR_TIM11RST_Pos          (18U)</span></div>
<div class="line"><a id="l04577" name="l04577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ffe8d460fb9abc55ec65d00d39564b3"> 4577</a></span><span class="preprocessor">#define RCC_APB2RSTR_TIM11RST_Msk          (0x1UL &lt;&lt; RCC_APB2RSTR_TIM11RST_Pos) </span></div>
<div class="line"><a id="l04578" name="l04578"></a><span class="lineno"> 4578</span><span class="preprocessor">#define RCC_APB2RSTR_TIM11RST              RCC_APB2RSTR_TIM11RST_Msk</span></div>
<div class="line"><a id="l04579" name="l04579"></a><span class="lineno"> 4579</span><span class="preprocessor">#define RCC_APB2RSTR_SPI5RST_Pos           (20U)</span></div>
<div class="line"><a id="l04580" name="l04580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabeac507b2304aa377f4766233c73377b"> 4580</a></span><span class="preprocessor">#define RCC_APB2RSTR_SPI5RST_Msk           (0x1UL &lt;&lt; RCC_APB2RSTR_SPI5RST_Pos)  </span></div>
<div class="line"><a id="l04581" name="l04581"></a><span class="lineno"> 4581</span><span class="preprocessor">#define RCC_APB2RSTR_SPI5RST               RCC_APB2RSTR_SPI5RST_Msk</span></div>
<div class="line"><a id="l04582" name="l04582"></a><span class="lineno"> 4582</span> </div>
<div class="line"><a id="l04583" name="l04583"></a><span class="lineno"> 4583</span><span class="comment">/********************  Bit definition for RCC_AHB1ENR register  ***************/</span></div>
<div class="line"><a id="l04584" name="l04584"></a><span class="lineno"> 4584</span><span class="preprocessor">#define RCC_AHB1ENR_GPIOAEN_Pos            (0U)</span></div>
<div class="line"><a id="l04585" name="l04585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1610c0bcc3f778000c9ffe4ceaaf7a8"> 4585</a></span><span class="preprocessor">#define RCC_AHB1ENR_GPIOAEN_Msk            (0x1UL &lt;&lt; RCC_AHB1ENR_GPIOAEN_Pos)   </span></div>
<div class="line"><a id="l04586" name="l04586"></a><span class="lineno"> 4586</span><span class="preprocessor">#define RCC_AHB1ENR_GPIOAEN                RCC_AHB1ENR_GPIOAEN_Msk</span></div>
<div class="line"><a id="l04587" name="l04587"></a><span class="lineno"> 4587</span><span class="preprocessor">#define RCC_AHB1ENR_GPIOBEN_Pos            (1U)</span></div>
<div class="line"><a id="l04588" name="l04588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79f6e5e212dee1b54f1103aa6c5b63c8"> 4588</a></span><span class="preprocessor">#define RCC_AHB1ENR_GPIOBEN_Msk            (0x1UL &lt;&lt; RCC_AHB1ENR_GPIOBEN_Pos)   </span></div>
<div class="line"><a id="l04589" name="l04589"></a><span class="lineno"> 4589</span><span class="preprocessor">#define RCC_AHB1ENR_GPIOBEN                RCC_AHB1ENR_GPIOBEN_Msk</span></div>
<div class="line"><a id="l04590" name="l04590"></a><span class="lineno"> 4590</span><span class="preprocessor">#define RCC_AHB1ENR_GPIOCEN_Pos            (2U)</span></div>
<div class="line"><a id="l04591" name="l04591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d7e8d23a1214b25dca4d0838324371b"> 4591</a></span><span class="preprocessor">#define RCC_AHB1ENR_GPIOCEN_Msk            (0x1UL &lt;&lt; RCC_AHB1ENR_GPIOCEN_Pos)   </span></div>
<div class="line"><a id="l04592" name="l04592"></a><span class="lineno"> 4592</span><span class="preprocessor">#define RCC_AHB1ENR_GPIOCEN                RCC_AHB1ENR_GPIOCEN_Msk</span></div>
<div class="line"><a id="l04593" name="l04593"></a><span class="lineno"> 4593</span><span class="preprocessor">#define RCC_AHB1ENR_GPIOHEN_Pos            (7U)</span></div>
<div class="line"><a id="l04594" name="l04594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee11e4e6ddeff9db3ddd22873d1ca8d5"> 4594</a></span><span class="preprocessor">#define RCC_AHB1ENR_GPIOHEN_Msk            (0x1UL &lt;&lt; RCC_AHB1ENR_GPIOHEN_Pos)   </span></div>
<div class="line"><a id="l04595" name="l04595"></a><span class="lineno"> 4595</span><span class="preprocessor">#define RCC_AHB1ENR_GPIOHEN                RCC_AHB1ENR_GPIOHEN_Msk</span></div>
<div class="line"><a id="l04596" name="l04596"></a><span class="lineno"> 4596</span><span class="preprocessor">#define RCC_AHB1ENR_CRCEN_Pos              (12U)</span></div>
<div class="line"><a id="l04597" name="l04597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b467a2c6329ecb8ca42c1d9e1116035"> 4597</a></span><span class="preprocessor">#define RCC_AHB1ENR_CRCEN_Msk              (0x1UL &lt;&lt; RCC_AHB1ENR_CRCEN_Pos)     </span></div>
<div class="line"><a id="l04598" name="l04598"></a><span class="lineno"> 4598</span><span class="preprocessor">#define RCC_AHB1ENR_CRCEN                  RCC_AHB1ENR_CRCEN_Msk</span></div>
<div class="line"><a id="l04599" name="l04599"></a><span class="lineno"> 4599</span><span class="preprocessor">#define RCC_AHB1ENR_DMA1EN_Pos             (21U)</span></div>
<div class="line"><a id="l04600" name="l04600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab04b66dc0d69d098db894416722e9871"> 4600</a></span><span class="preprocessor">#define RCC_AHB1ENR_DMA1EN_Msk             (0x1UL &lt;&lt; RCC_AHB1ENR_DMA1EN_Pos)    </span></div>
<div class="line"><a id="l04601" name="l04601"></a><span class="lineno"> 4601</span><span class="preprocessor">#define RCC_AHB1ENR_DMA1EN                 RCC_AHB1ENR_DMA1EN_Msk</span></div>
<div class="line"><a id="l04602" name="l04602"></a><span class="lineno"> 4602</span><span class="preprocessor">#define RCC_AHB1ENR_DMA2EN_Pos             (22U)</span></div>
<div class="line"><a id="l04603" name="l04603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb95b569d5ea1d4c9483fbfd7df37f3a"> 4603</a></span><span class="preprocessor">#define RCC_AHB1ENR_DMA2EN_Msk             (0x1UL &lt;&lt; RCC_AHB1ENR_DMA2EN_Pos)    </span></div>
<div class="line"><a id="l04604" name="l04604"></a><span class="lineno"> 4604</span><span class="preprocessor">#define RCC_AHB1ENR_DMA2EN                 RCC_AHB1ENR_DMA2EN_Msk</span></div>
<div class="line"><a id="l04605" name="l04605"></a><span class="lineno"> 4605</span><span class="preprocessor">#define RCC_AHB1ENR_RNGEN_Pos              (31U)</span></div>
<div class="line"><a id="l04606" name="l04606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a6aa1e4008da8c0be2ecdc7800928e3"> 4606</a></span><span class="preprocessor">#define RCC_AHB1ENR_RNGEN_Msk              (0x1UL &lt;&lt; RCC_AHB1ENR_RNGEN_Pos)     </span></div>
<div class="line"><a id="l04607" name="l04607"></a><span class="lineno"> 4607</span><span class="preprocessor">#define RCC_AHB1ENR_RNGEN                  RCC_AHB1ENR_RNGEN_Msk</span></div>
<div class="line"><a id="l04608" name="l04608"></a><span class="lineno"> 4608</span> </div>
<div class="line"><a id="l04609" name="l04609"></a><span class="lineno"> 4609</span><span class="comment">/********************  Bit definition for RCC_APB1ENR register  ***************/</span></div>
<div class="line"><a id="l04610" name="l04610"></a><span class="lineno"> 4610</span><span class="preprocessor">#define RCC_APB1ENR_TIM5EN_Pos             (3U)</span></div>
<div class="line"><a id="l04611" name="l04611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50e3f7f788191131f045cd40594e5c15"> 4611</a></span><span class="preprocessor">#define RCC_APB1ENR_TIM5EN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR_TIM5EN_Pos)    </span></div>
<div class="line"><a id="l04612" name="l04612"></a><span class="lineno"> 4612</span><span class="preprocessor">#define RCC_APB1ENR_TIM5EN                 RCC_APB1ENR_TIM5EN_Msk</span></div>
<div class="line"><a id="l04613" name="l04613"></a><span class="lineno"> 4613</span><span class="preprocessor">#define RCC_APB1ENR_TIM6EN_Pos             (4U)</span></div>
<div class="line"><a id="l04614" name="l04614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34240ad1a5f4eb5ed19e7104da631d1e"> 4614</a></span><span class="preprocessor">#define RCC_APB1ENR_TIM6EN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR_TIM6EN_Pos)    </span></div>
<div class="line"><a id="l04615" name="l04615"></a><span class="lineno"> 4615</span><span class="preprocessor">#define RCC_APB1ENR_TIM6EN                 RCC_APB1ENR_TIM6EN_Msk</span></div>
<div class="line"><a id="l04616" name="l04616"></a><span class="lineno"> 4616</span><span class="preprocessor">#define RCC_APB1ENR_LPTIM1EN_Pos           (9U)</span></div>
<div class="line"><a id="l04617" name="l04617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6b2504f9c373fc76eec4addce38ed0a"> 4617</a></span><span class="preprocessor">#define RCC_APB1ENR_LPTIM1EN_Msk           (0x1UL &lt;&lt; RCC_APB1ENR_LPTIM1EN_Pos)  </span></div>
<div class="line"><a id="l04618" name="l04618"></a><span class="lineno"> 4618</span><span class="preprocessor">#define RCC_APB1ENR_LPTIM1EN               RCC_APB1ENR_LPTIM1EN_Msk</span></div>
<div class="line"><a id="l04619" name="l04619"></a><span class="lineno"> 4619</span><span class="preprocessor">#define RCC_APB1ENR_RTCAPBEN_Pos           (10U)</span></div>
<div class="line"><a id="l04620" name="l04620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eb32988c58cc2eb05f40ac13ee3d84e"> 4620</a></span><span class="preprocessor">#define RCC_APB1ENR_RTCAPBEN_Msk           (0x1UL &lt;&lt; RCC_APB1ENR_RTCAPBEN_Pos)  </span></div>
<div class="line"><a id="l04621" name="l04621"></a><span class="lineno"> 4621</span><span class="preprocessor">#define RCC_APB1ENR_RTCAPBEN               RCC_APB1ENR_RTCAPBEN_Msk</span></div>
<div class="line"><a id="l04622" name="l04622"></a><span class="lineno"> 4622</span><span class="preprocessor">#define RCC_APB1ENR_WWDGEN_Pos             (11U)</span></div>
<div class="line"><a id="l04623" name="l04623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09ad274a2f953fdb7c7ce0e6d69e8798"> 4623</a></span><span class="preprocessor">#define RCC_APB1ENR_WWDGEN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR_WWDGEN_Pos)    </span></div>
<div class="line"><a id="l04624" name="l04624"></a><span class="lineno"> 4624</span><span class="preprocessor">#define RCC_APB1ENR_WWDGEN                 RCC_APB1ENR_WWDGEN_Msk</span></div>
<div class="line"><a id="l04625" name="l04625"></a><span class="lineno"> 4625</span><span class="preprocessor">#define RCC_APB1ENR_SPI2EN_Pos             (14U)</span></div>
<div class="line"><a id="l04626" name="l04626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fd0ff191b4b6253b499258e4625cc65"> 4626</a></span><span class="preprocessor">#define RCC_APB1ENR_SPI2EN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR_SPI2EN_Pos)    </span></div>
<div class="line"><a id="l04627" name="l04627"></a><span class="lineno"> 4627</span><span class="preprocessor">#define RCC_APB1ENR_SPI2EN                 RCC_APB1ENR_SPI2EN_Msk</span></div>
<div class="line"><a id="l04628" name="l04628"></a><span class="lineno"> 4628</span><span class="preprocessor">#define RCC_APB1ENR_USART2EN_Pos           (17U)</span></div>
<div class="line"><a id="l04629" name="l04629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga510e179108a8914b0830b1ff30951caf"> 4629</a></span><span class="preprocessor">#define RCC_APB1ENR_USART2EN_Msk           (0x1UL &lt;&lt; RCC_APB1ENR_USART2EN_Pos)  </span></div>
<div class="line"><a id="l04630" name="l04630"></a><span class="lineno"> 4630</span><span class="preprocessor">#define RCC_APB1ENR_USART2EN               RCC_APB1ENR_USART2EN_Msk</span></div>
<div class="line"><a id="l04631" name="l04631"></a><span class="lineno"> 4631</span><span class="preprocessor">#define RCC_APB1ENR_I2C1EN_Pos             (21U)</span></div>
<div class="line"><a id="l04632" name="l04632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b2a4e92cb0eba09a147ee9770195eee"> 4632</a></span><span class="preprocessor">#define RCC_APB1ENR_I2C1EN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR_I2C1EN_Pos)    </span></div>
<div class="line"><a id="l04633" name="l04633"></a><span class="lineno"> 4633</span><span class="preprocessor">#define RCC_APB1ENR_I2C1EN                 RCC_APB1ENR_I2C1EN_Msk</span></div>
<div class="line"><a id="l04634" name="l04634"></a><span class="lineno"> 4634</span><span class="preprocessor">#define RCC_APB1ENR_I2C2EN_Pos             (22U)</span></div>
<div class="line"><a id="l04635" name="l04635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb344f4fbe0d1286860e8c47f73339ce"> 4635</a></span><span class="preprocessor">#define RCC_APB1ENR_I2C2EN_Msk             (0x1UL &lt;&lt; RCC_APB1ENR_I2C2EN_Pos)    </span></div>
<div class="line"><a id="l04636" name="l04636"></a><span class="lineno"> 4636</span><span class="preprocessor">#define RCC_APB1ENR_I2C2EN                 RCC_APB1ENR_I2C2EN_Msk</span></div>
<div class="line"><a id="l04637" name="l04637"></a><span class="lineno"> 4637</span><span class="preprocessor">#define RCC_APB1ENR_FMPI2C1EN_Pos          (24U)</span></div>
<div class="line"><a id="l04638" name="l04638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga194c4f0b974b7231cd54f079568da866"> 4638</a></span><span class="preprocessor">#define RCC_APB1ENR_FMPI2C1EN_Msk          (0x1UL &lt;&lt; RCC_APB1ENR_FMPI2C1EN_Pos) </span></div>
<div class="line"><a id="l04639" name="l04639"></a><span class="lineno"> 4639</span><span class="preprocessor">#define RCC_APB1ENR_FMPI2C1EN              RCC_APB1ENR_FMPI2C1EN_Msk</span></div>
<div class="line"><a id="l04640" name="l04640"></a><span class="lineno"> 4640</span><span class="preprocessor">#define RCC_APB1ENR_PWREN_Pos              (28U)</span></div>
<div class="line"><a id="l04641" name="l04641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ba08580eae539419497cdd62c530bad"> 4641</a></span><span class="preprocessor">#define RCC_APB1ENR_PWREN_Msk              (0x1UL &lt;&lt; RCC_APB1ENR_PWREN_Pos)     </span></div>
<div class="line"><a id="l04642" name="l04642"></a><span class="lineno"> 4642</span><span class="preprocessor">#define RCC_APB1ENR_PWREN                  RCC_APB1ENR_PWREN_Msk</span></div>
<div class="line"><a id="l04643" name="l04643"></a><span class="lineno"> 4643</span><span class="preprocessor">#define RCC_APB1ENR_DACEN_Pos              (29U)</span></div>
<div class="line"><a id="l04644" name="l04644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd51394bb1f7c10cef36c5dd2e19766d"> 4644</a></span><span class="preprocessor">#define RCC_APB1ENR_DACEN_Msk              (0x1UL &lt;&lt; RCC_APB1ENR_DACEN_Pos)     </span></div>
<div class="line"><a id="l04645" name="l04645"></a><span class="lineno"> 4645</span><span class="preprocessor">#define RCC_APB1ENR_DACEN                  RCC_APB1ENR_DACEN_Msk</span></div>
<div class="line"><a id="l04646" name="l04646"></a><span class="lineno"> 4646</span> </div>
<div class="line"><a id="l04647" name="l04647"></a><span class="lineno"> 4647</span><span class="comment">/********************  Bit definition for RCC_APB2ENR register  ***************/</span></div>
<div class="line"><a id="l04648" name="l04648"></a><span class="lineno"> 4648</span><span class="preprocessor">#define RCC_APB2ENR_TIM1EN_Pos             (0U)</span></div>
<div class="line"><a id="l04649" name="l04649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1216bf89d48094b55a4abcc859b037fa"> 4649</a></span><span class="preprocessor">#define RCC_APB2ENR_TIM1EN_Msk             (0x1UL &lt;&lt; RCC_APB2ENR_TIM1EN_Pos)    </span></div>
<div class="line"><a id="l04650" name="l04650"></a><span class="lineno"> 4650</span><span class="preprocessor">#define RCC_APB2ENR_TIM1EN                 RCC_APB2ENR_TIM1EN_Msk</span></div>
<div class="line"><a id="l04651" name="l04651"></a><span class="lineno"> 4651</span><span class="preprocessor">#define RCC_APB2ENR_USART1EN_Pos           (4U)</span></div>
<div class="line"><a id="l04652" name="l04652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b"> 4652</a></span><span class="preprocessor">#define RCC_APB2ENR_USART1EN_Msk           (0x1UL &lt;&lt; RCC_APB2ENR_USART1EN_Pos)  </span></div>
<div class="line"><a id="l04653" name="l04653"></a><span class="lineno"> 4653</span><span class="preprocessor">#define RCC_APB2ENR_USART1EN               RCC_APB2ENR_USART1EN_Msk</span></div>
<div class="line"><a id="l04654" name="l04654"></a><span class="lineno"> 4654</span><span class="preprocessor">#define RCC_APB2ENR_USART6EN_Pos           (5U)</span></div>
<div class="line"><a id="l04655" name="l04655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d196a71620aa24b125657dfdc9c85bf"> 4655</a></span><span class="preprocessor">#define RCC_APB2ENR_USART6EN_Msk           (0x1UL &lt;&lt; RCC_APB2ENR_USART6EN_Pos)  </span></div>
<div class="line"><a id="l04656" name="l04656"></a><span class="lineno"> 4656</span><span class="preprocessor">#define RCC_APB2ENR_USART6EN               RCC_APB2ENR_USART6EN_Msk</span></div>
<div class="line"><a id="l04657" name="l04657"></a><span class="lineno"> 4657</span><span class="preprocessor">#define RCC_APB2ENR_ADC1EN_Pos             (8U)</span></div>
<div class="line"><a id="l04658" name="l04658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11c50e2378b7a8d15c9a2eb89f561efe"> 4658</a></span><span class="preprocessor">#define RCC_APB2ENR_ADC1EN_Msk             (0x1UL &lt;&lt; RCC_APB2ENR_ADC1EN_Pos)    </span></div>
<div class="line"><a id="l04659" name="l04659"></a><span class="lineno"> 4659</span><span class="preprocessor">#define RCC_APB2ENR_ADC1EN                 RCC_APB2ENR_ADC1EN_Msk</span></div>
<div class="line"><a id="l04660" name="l04660"></a><span class="lineno"> 4660</span><span class="preprocessor">#define RCC_APB2ENR_SPI1EN_Pos             (12U)</span></div>
<div class="line"><a id="l04661" name="l04661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b"> 4661</a></span><span class="preprocessor">#define RCC_APB2ENR_SPI1EN_Msk             (0x1UL &lt;&lt; RCC_APB2ENR_SPI1EN_Pos)    </span></div>
<div class="line"><a id="l04662" name="l04662"></a><span class="lineno"> 4662</span><span class="preprocessor">#define RCC_APB2ENR_SPI1EN                 RCC_APB2ENR_SPI1EN_Msk</span></div>
<div class="line"><a id="l04663" name="l04663"></a><span class="lineno"> 4663</span><span class="preprocessor">#define RCC_APB2ENR_SYSCFGEN_Pos           (14U)</span></div>
<div class="line"><a id="l04664" name="l04664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga781c030e54df45c8f190c9f03d20f4a5"> 4664</a></span><span class="preprocessor">#define RCC_APB2ENR_SYSCFGEN_Msk           (0x1UL &lt;&lt; RCC_APB2ENR_SYSCFGEN_Pos)  </span></div>
<div class="line"><a id="l04665" name="l04665"></a><span class="lineno"> 4665</span><span class="preprocessor">#define RCC_APB2ENR_SYSCFGEN               RCC_APB2ENR_SYSCFGEN_Msk</span></div>
<div class="line"><a id="l04666" name="l04666"></a><span class="lineno"> 4666</span><span class="preprocessor">#define RCC_APB2ENR_EXTITEN_Pos            (15U)</span></div>
<div class="line"><a id="l04667" name="l04667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc001a079ad95e4f751c493ca8579a55"> 4667</a></span><span class="preprocessor">#define RCC_APB2ENR_EXTITEN_Msk            (0x1UL &lt;&lt; RCC_APB2ENR_EXTITEN_Pos)   </span></div>
<div class="line"><a id="l04668" name="l04668"></a><span class="lineno"> 4668</span><span class="preprocessor">#define RCC_APB2ENR_EXTITEN                RCC_APB2ENR_EXTITEN_Msk</span></div>
<div class="line"><a id="l04669" name="l04669"></a><span class="lineno"> 4669</span><span class="preprocessor">#define RCC_APB2ENR_TIM9EN_Pos             (16U)</span></div>
<div class="line"><a id="l04670" name="l04670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7973b960b45268bd0160c1f5f21acf2"> 4670</a></span><span class="preprocessor">#define RCC_APB2ENR_TIM9EN_Msk             (0x1UL &lt;&lt; RCC_APB2ENR_TIM9EN_Pos)    </span></div>
<div class="line"><a id="l04671" name="l04671"></a><span class="lineno"> 4671</span><span class="preprocessor">#define RCC_APB2ENR_TIM9EN                 RCC_APB2ENR_TIM9EN_Msk</span></div>
<div class="line"><a id="l04672" name="l04672"></a><span class="lineno"> 4672</span><span class="preprocessor">#define RCC_APB2ENR_TIM11EN_Pos            (18U)</span></div>
<div class="line"><a id="l04673" name="l04673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5273bcf1abc8db0bf1617c747bab5ec"> 4673</a></span><span class="preprocessor">#define RCC_APB2ENR_TIM11EN_Msk            (0x1UL &lt;&lt; RCC_APB2ENR_TIM11EN_Pos)   </span></div>
<div class="line"><a id="l04674" name="l04674"></a><span class="lineno"> 4674</span><span class="preprocessor">#define RCC_APB2ENR_TIM11EN                RCC_APB2ENR_TIM11EN_Msk</span></div>
<div class="line"><a id="l04675" name="l04675"></a><span class="lineno"> 4675</span><span class="preprocessor">#define RCC_APB2ENR_SPI5EN_Pos             (20U)</span></div>
<div class="line"><a id="l04676" name="l04676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70d5a698eff0fcfb8c79d8c013393396"> 4676</a></span><span class="preprocessor">#define RCC_APB2ENR_SPI5EN_Msk             (0x1UL &lt;&lt; RCC_APB2ENR_SPI5EN_Pos)    </span></div>
<div class="line"><a id="l04677" name="l04677"></a><span class="lineno"> 4677</span><span class="preprocessor">#define RCC_APB2ENR_SPI5EN                 RCC_APB2ENR_SPI5EN_Msk</span></div>
<div class="line"><a id="l04678" name="l04678"></a><span class="lineno"> 4678</span> </div>
<div class="line"><a id="l04679" name="l04679"></a><span class="lineno"> 4679</span><span class="comment">/********************  Bit definition for RCC_AHB1LPENR register  *************/</span></div>
<div class="line"><a id="l04680" name="l04680"></a><span class="lineno"> 4680</span><span class="preprocessor">#define RCC_AHB1LPENR_GPIOALPEN_Pos        (0U)</span></div>
<div class="line"><a id="l04681" name="l04681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab01076ddb6708e4c0ff9d6c4f22fa809"> 4681</a></span><span class="preprocessor">#define RCC_AHB1LPENR_GPIOALPEN_Msk        (0x1UL &lt;&lt; RCC_AHB1LPENR_GPIOALPEN_Pos) </span></div>
<div class="line"><a id="l04682" name="l04682"></a><span class="lineno"> 4682</span><span class="preprocessor">#define RCC_AHB1LPENR_GPIOALPEN            RCC_AHB1LPENR_GPIOALPEN_Msk</span></div>
<div class="line"><a id="l04683" name="l04683"></a><span class="lineno"> 4683</span><span class="preprocessor">#define RCC_AHB1LPENR_GPIOBLPEN_Pos        (1U)</span></div>
<div class="line"><a id="l04684" name="l04684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad765dcf02bb5f215ff3a77a63c16f746"> 4684</a></span><span class="preprocessor">#define RCC_AHB1LPENR_GPIOBLPEN_Msk        (0x1UL &lt;&lt; RCC_AHB1LPENR_GPIOBLPEN_Pos) </span></div>
<div class="line"><a id="l04685" name="l04685"></a><span class="lineno"> 4685</span><span class="preprocessor">#define RCC_AHB1LPENR_GPIOBLPEN            RCC_AHB1LPENR_GPIOBLPEN_Msk</span></div>
<div class="line"><a id="l04686" name="l04686"></a><span class="lineno"> 4686</span><span class="preprocessor">#define RCC_AHB1LPENR_GPIOCLPEN_Pos        (2U)</span></div>
<div class="line"><a id="l04687" name="l04687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26ff370d6adef4823a87bd98c5767a42"> 4687</a></span><span class="preprocessor">#define RCC_AHB1LPENR_GPIOCLPEN_Msk        (0x1UL &lt;&lt; RCC_AHB1LPENR_GPIOCLPEN_Pos) </span></div>
<div class="line"><a id="l04688" name="l04688"></a><span class="lineno"> 4688</span><span class="preprocessor">#define RCC_AHB1LPENR_GPIOCLPEN            RCC_AHB1LPENR_GPIOCLPEN_Msk</span></div>
<div class="line"><a id="l04689" name="l04689"></a><span class="lineno"> 4689</span><span class="preprocessor">#define RCC_AHB1LPENR_GPIOHLPEN_Pos        (7U)</span></div>
<div class="line"><a id="l04690" name="l04690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5420182a12449790d9316927e05bab4b"> 4690</a></span><span class="preprocessor">#define RCC_AHB1LPENR_GPIOHLPEN_Msk        (0x1UL &lt;&lt; RCC_AHB1LPENR_GPIOHLPEN_Pos) </span></div>
<div class="line"><a id="l04691" name="l04691"></a><span class="lineno"> 4691</span><span class="preprocessor">#define RCC_AHB1LPENR_GPIOHLPEN            RCC_AHB1LPENR_GPIOHLPEN_Msk</span></div>
<div class="line"><a id="l04692" name="l04692"></a><span class="lineno"> 4692</span><span class="preprocessor">#define RCC_AHB1LPENR_CRCLPEN_Pos          (12U)</span></div>
<div class="line"><a id="l04693" name="l04693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87b177e8246a207541fbce277d4f48ab"> 4693</a></span><span class="preprocessor">#define RCC_AHB1LPENR_CRCLPEN_Msk          (0x1UL &lt;&lt; RCC_AHB1LPENR_CRCLPEN_Pos) </span></div>
<div class="line"><a id="l04694" name="l04694"></a><span class="lineno"> 4694</span><span class="preprocessor">#define RCC_AHB1LPENR_CRCLPEN              RCC_AHB1LPENR_CRCLPEN_Msk</span></div>
<div class="line"><a id="l04695" name="l04695"></a><span class="lineno"> 4695</span><span class="preprocessor">#define RCC_AHB1LPENR_FLITFLPEN_Pos        (15U)</span></div>
<div class="line"><a id="l04696" name="l04696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafb7485a44d40e2da16270de53aa8171"> 4696</a></span><span class="preprocessor">#define RCC_AHB1LPENR_FLITFLPEN_Msk        (0x1UL &lt;&lt; RCC_AHB1LPENR_FLITFLPEN_Pos) </span></div>
<div class="line"><a id="l04697" name="l04697"></a><span class="lineno"> 4697</span><span class="preprocessor">#define RCC_AHB1LPENR_FLITFLPEN            RCC_AHB1LPENR_FLITFLPEN_Msk</span></div>
<div class="line"><a id="l04698" name="l04698"></a><span class="lineno"> 4698</span><span class="preprocessor">#define RCC_AHB1LPENR_SRAM1LPEN_Pos        (16U)</span></div>
<div class="line"><a id="l04699" name="l04699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3165c825e9a88a606803cd08a85d9dd9"> 4699</a></span><span class="preprocessor">#define RCC_AHB1LPENR_SRAM1LPEN_Msk        (0x1UL &lt;&lt; RCC_AHB1LPENR_SRAM1LPEN_Pos) </span></div>
<div class="line"><a id="l04700" name="l04700"></a><span class="lineno"> 4700</span><span class="preprocessor">#define RCC_AHB1LPENR_SRAM1LPEN            RCC_AHB1LPENR_SRAM1LPEN_Msk</span></div>
<div class="line"><a id="l04701" name="l04701"></a><span class="lineno"> 4701</span><span class="preprocessor">#define RCC_AHB1LPENR_DMA1LPEN_Pos         (21U)</span></div>
<div class="line"><a id="l04702" name="l04702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c9b77b3b402f07fd5196bc6ced33032"> 4702</a></span><span class="preprocessor">#define RCC_AHB1LPENR_DMA1LPEN_Msk         (0x1UL &lt;&lt; RCC_AHB1LPENR_DMA1LPEN_Pos) </span></div>
<div class="line"><a id="l04703" name="l04703"></a><span class="lineno"> 4703</span><span class="preprocessor">#define RCC_AHB1LPENR_DMA1LPEN             RCC_AHB1LPENR_DMA1LPEN_Msk</span></div>
<div class="line"><a id="l04704" name="l04704"></a><span class="lineno"> 4704</span><span class="preprocessor">#define RCC_AHB1LPENR_DMA2LPEN_Pos         (22U)</span></div>
<div class="line"><a id="l04705" name="l04705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a4daa369b439dbff3744661225897bc"> 4705</a></span><span class="preprocessor">#define RCC_AHB1LPENR_DMA2LPEN_Msk         (0x1UL &lt;&lt; RCC_AHB1LPENR_DMA2LPEN_Pos) </span></div>
<div class="line"><a id="l04706" name="l04706"></a><span class="lineno"> 4706</span><span class="preprocessor">#define RCC_AHB1LPENR_DMA2LPEN             RCC_AHB1LPENR_DMA2LPEN_Msk</span></div>
<div class="line"><a id="l04707" name="l04707"></a><span class="lineno"> 4707</span><span class="preprocessor">#define RCC_AHB1LPENR_RNGLPEN_Pos          (31U)</span></div>
<div class="line"><a id="l04708" name="l04708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecd530af7ffbef14a27b4638b46c002c"> 4708</a></span><span class="preprocessor">#define RCC_AHB1LPENR_RNGLPEN_Msk          (0x1UL &lt;&lt; RCC_AHB1LPENR_RNGLPEN_Pos) </span></div>
<div class="line"><a id="l04709" name="l04709"></a><span class="lineno"> 4709</span><span class="preprocessor">#define RCC_AHB1LPENR_RNGLPEN              RCC_AHB1LPENR_RNGLPEN_Msk</span></div>
<div class="line"><a id="l04710" name="l04710"></a><span class="lineno"> 4710</span> </div>
<div class="line"><a id="l04711" name="l04711"></a><span class="lineno"> 4711</span><span class="comment">/********************  Bit definition for RCC_APB1LPENR register  *************/</span></div>
<div class="line"><a id="l04712" name="l04712"></a><span class="lineno"> 4712</span><span class="preprocessor">#define RCC_APB1LPENR_TIM5LPEN_Pos         (3U)</span></div>
<div class="line"><a id="l04713" name="l04713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73c7205ba8d0f5e12584ccf932efbc74"> 4713</a></span><span class="preprocessor">#define RCC_APB1LPENR_TIM5LPEN_Msk         (0x1UL &lt;&lt; RCC_APB1LPENR_TIM5LPEN_Pos) </span></div>
<div class="line"><a id="l04714" name="l04714"></a><span class="lineno"> 4714</span><span class="preprocessor">#define RCC_APB1LPENR_TIM5LPEN             RCC_APB1LPENR_TIM5LPEN_Msk</span></div>
<div class="line"><a id="l04715" name="l04715"></a><span class="lineno"> 4715</span><span class="preprocessor">#define RCC_APB1LPENR_TIM6LPEN_Pos         (4U)</span></div>
<div class="line"><a id="l04716" name="l04716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec6b200cfb1a2c2d2dd473b4d19213b7"> 4716</a></span><span class="preprocessor">#define RCC_APB1LPENR_TIM6LPEN_Msk         (0x1UL &lt;&lt; RCC_APB1LPENR_TIM6LPEN_Pos) </span></div>
<div class="line"><a id="l04717" name="l04717"></a><span class="lineno"> 4717</span><span class="preprocessor">#define RCC_APB1LPENR_TIM6LPEN             RCC_APB1LPENR_TIM6LPEN_Msk</span></div>
<div class="line"><a id="l04718" name="l04718"></a><span class="lineno"> 4718</span><span class="preprocessor">#define RCC_APB1LPENR_LPTIM1LPEN_Pos       (9U)</span></div>
<div class="line"><a id="l04719" name="l04719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga320c41cb3ec7e839f0268efd0ebf60d6"> 4719</a></span><span class="preprocessor">#define RCC_APB1LPENR_LPTIM1LPEN_Msk       (0x1UL &lt;&lt; RCC_APB1LPENR_LPTIM1LPEN_Pos) </span></div>
<div class="line"><a id="l04720" name="l04720"></a><span class="lineno"> 4720</span><span class="preprocessor">#define RCC_APB1LPENR_LPTIM1LPEN           RCC_APB1LPENR_LPTIM1LPEN_Msk</span></div>
<div class="line"><a id="l04721" name="l04721"></a><span class="lineno"> 4721</span><span class="preprocessor">#define RCC_APB1LPENR_RTCAPBLPEN_Pos       (10U)</span></div>
<div class="line"><a id="l04722" name="l04722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10d904d7a0ac32d7a1d52690e85c58c9"> 4722</a></span><span class="preprocessor">#define RCC_APB1LPENR_RTCAPBLPEN_Msk       (0x1UL &lt;&lt; RCC_APB1LPENR_RTCAPBLPEN_Pos) </span></div>
<div class="line"><a id="l04723" name="l04723"></a><span class="lineno"> 4723</span><span class="preprocessor">#define RCC_APB1LPENR_RTCAPBLPEN           RCC_APB1LPENR_RTCAPBLPEN_Msk</span></div>
<div class="line"><a id="l04724" name="l04724"></a><span class="lineno"> 4724</span><span class="preprocessor">#define RCC_APB1LPENR_WWDGLPEN_Pos         (11U)</span></div>
<div class="line"><a id="l04725" name="l04725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24b3760635c135839bffebcdce62aa90"> 4725</a></span><span class="preprocessor">#define RCC_APB1LPENR_WWDGLPEN_Msk         (0x1UL &lt;&lt; RCC_APB1LPENR_WWDGLPEN_Pos) </span></div>
<div class="line"><a id="l04726" name="l04726"></a><span class="lineno"> 4726</span><span class="preprocessor">#define RCC_APB1LPENR_WWDGLPEN             RCC_APB1LPENR_WWDGLPEN_Msk</span></div>
<div class="line"><a id="l04727" name="l04727"></a><span class="lineno"> 4727</span><span class="preprocessor">#define RCC_APB1LPENR_SPI2LPEN_Pos         (14U)</span></div>
<div class="line"><a id="l04728" name="l04728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada9dd21c62e16d73115a855bffc5a98a"> 4728</a></span><span class="preprocessor">#define RCC_APB1LPENR_SPI2LPEN_Msk         (0x1UL &lt;&lt; RCC_APB1LPENR_SPI2LPEN_Pos) </span></div>
<div class="line"><a id="l04729" name="l04729"></a><span class="lineno"> 4729</span><span class="preprocessor">#define RCC_APB1LPENR_SPI2LPEN             RCC_APB1LPENR_SPI2LPEN_Msk</span></div>
<div class="line"><a id="l04730" name="l04730"></a><span class="lineno"> 4730</span><span class="preprocessor">#define RCC_APB1LPENR_USART2LPEN_Pos       (17U)</span></div>
<div class="line"><a id="l04731" name="l04731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaffb3fa84a480055b7b9547cc09ed8cb"> 4731</a></span><span class="preprocessor">#define RCC_APB1LPENR_USART2LPEN_Msk       (0x1UL &lt;&lt; RCC_APB1LPENR_USART2LPEN_Pos) </span></div>
<div class="line"><a id="l04732" name="l04732"></a><span class="lineno"> 4732</span><span class="preprocessor">#define RCC_APB1LPENR_USART2LPEN           RCC_APB1LPENR_USART2LPEN_Msk</span></div>
<div class="line"><a id="l04733" name="l04733"></a><span class="lineno"> 4733</span><span class="preprocessor">#define RCC_APB1LPENR_I2C1LPEN_Pos         (21U)</span></div>
<div class="line"><a id="l04734" name="l04734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1afe0c2a2e36921403357bb10f168790"> 4734</a></span><span class="preprocessor">#define RCC_APB1LPENR_I2C1LPEN_Msk         (0x1UL &lt;&lt; RCC_APB1LPENR_I2C1LPEN_Pos) </span></div>
<div class="line"><a id="l04735" name="l04735"></a><span class="lineno"> 4735</span><span class="preprocessor">#define RCC_APB1LPENR_I2C1LPEN             RCC_APB1LPENR_I2C1LPEN_Msk</span></div>
<div class="line"><a id="l04736" name="l04736"></a><span class="lineno"> 4736</span><span class="preprocessor">#define RCC_APB1LPENR_I2C2LPEN_Pos         (22U)</span></div>
<div class="line"><a id="l04737" name="l04737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76e2c1200c865395531d57931327097d"> 4737</a></span><span class="preprocessor">#define RCC_APB1LPENR_I2C2LPEN_Msk         (0x1UL &lt;&lt; RCC_APB1LPENR_I2C2LPEN_Pos) </span></div>
<div class="line"><a id="l04738" name="l04738"></a><span class="lineno"> 4738</span><span class="preprocessor">#define RCC_APB1LPENR_I2C2LPEN             RCC_APB1LPENR_I2C2LPEN_Msk</span></div>
<div class="line"><a id="l04739" name="l04739"></a><span class="lineno"> 4739</span><span class="preprocessor">#define RCC_APB1LPENR_FMPI2C1LPEN_Pos      (24U)</span></div>
<div class="line"><a id="l04740" name="l04740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e993b031e3412edba0cc9f68073dcde"> 4740</a></span><span class="preprocessor">#define RCC_APB1LPENR_FMPI2C1LPEN_Msk      (0x1UL &lt;&lt; RCC_APB1LPENR_FMPI2C1LPEN_Pos) </span></div>
<div class="line"><a id="l04741" name="l04741"></a><span class="lineno"> 4741</span><span class="preprocessor">#define RCC_APB1LPENR_FMPI2C1LPEN          RCC_APB1LPENR_FMPI2C1LPEN_Msk</span></div>
<div class="line"><a id="l04742" name="l04742"></a><span class="lineno"> 4742</span><span class="preprocessor">#define RCC_APB1LPENR_PWRLPEN_Pos          (28U)</span></div>
<div class="line"><a id="l04743" name="l04743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga653ef9d97213f971b3ace653a8f7f4f0"> 4743</a></span><span class="preprocessor">#define RCC_APB1LPENR_PWRLPEN_Msk          (0x1UL &lt;&lt; RCC_APB1LPENR_PWRLPEN_Pos) </span></div>
<div class="line"><a id="l04744" name="l04744"></a><span class="lineno"> 4744</span><span class="preprocessor">#define RCC_APB1LPENR_PWRLPEN              RCC_APB1LPENR_PWRLPEN_Msk</span></div>
<div class="line"><a id="l04745" name="l04745"></a><span class="lineno"> 4745</span><span class="preprocessor">#define RCC_APB1LPENR_DACLPEN_Pos          (29U)</span></div>
<div class="line"><a id="l04746" name="l04746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecbfaa2f91227a9bdb7c6dcabddb75c7"> 4746</a></span><span class="preprocessor">#define RCC_APB1LPENR_DACLPEN_Msk          (0x1UL &lt;&lt; RCC_APB1LPENR_DACLPEN_Pos) </span></div>
<div class="line"><a id="l04747" name="l04747"></a><span class="lineno"> 4747</span><span class="preprocessor">#define RCC_APB1LPENR_DACLPEN              RCC_APB1LPENR_DACLPEN_Msk</span></div>
<div class="line"><a id="l04748" name="l04748"></a><span class="lineno"> 4748</span> </div>
<div class="line"><a id="l04749" name="l04749"></a><span class="lineno"> 4749</span><span class="comment">/********************  Bit definition for RCC_APB2LPENR register  *************/</span></div>
<div class="line"><a id="l04750" name="l04750"></a><span class="lineno"> 4750</span><span class="preprocessor">#define RCC_APB2LPENR_TIM1LPEN_Pos         (0U)</span></div>
<div class="line"><a id="l04751" name="l04751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858c7e6effbead8e2953c8af89451f05"> 4751</a></span><span class="preprocessor">#define RCC_APB2LPENR_TIM1LPEN_Msk         (0x1UL &lt;&lt; RCC_APB2LPENR_TIM1LPEN_Pos) </span></div>
<div class="line"><a id="l04752" name="l04752"></a><span class="lineno"> 4752</span><span class="preprocessor">#define RCC_APB2LPENR_TIM1LPEN             RCC_APB2LPENR_TIM1LPEN_Msk</span></div>
<div class="line"><a id="l04753" name="l04753"></a><span class="lineno"> 4753</span><span class="preprocessor">#define RCC_APB2LPENR_USART1LPEN_Pos       (4U)</span></div>
<div class="line"><a id="l04754" name="l04754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga294b9579075d948ff613d153a7a3c3ca"> 4754</a></span><span class="preprocessor">#define RCC_APB2LPENR_USART1LPEN_Msk       (0x1UL &lt;&lt; RCC_APB2LPENR_USART1LPEN_Pos) </span></div>
<div class="line"><a id="l04755" name="l04755"></a><span class="lineno"> 4755</span><span class="preprocessor">#define RCC_APB2LPENR_USART1LPEN           RCC_APB2LPENR_USART1LPEN_Msk</span></div>
<div class="line"><a id="l04756" name="l04756"></a><span class="lineno"> 4756</span><span class="preprocessor">#define RCC_APB2LPENR_USART6LPEN_Pos       (5U)</span></div>
<div class="line"><a id="l04757" name="l04757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4262d6ef04c2c0ebe14c133021f0ae03"> 4757</a></span><span class="preprocessor">#define RCC_APB2LPENR_USART6LPEN_Msk       (0x1UL &lt;&lt; RCC_APB2LPENR_USART6LPEN_Pos) </span></div>
<div class="line"><a id="l04758" name="l04758"></a><span class="lineno"> 4758</span><span class="preprocessor">#define RCC_APB2LPENR_USART6LPEN           RCC_APB2LPENR_USART6LPEN_Msk</span></div>
<div class="line"><a id="l04759" name="l04759"></a><span class="lineno"> 4759</span><span class="preprocessor">#define RCC_APB2LPENR_ADC1LPEN_Pos         (8U)</span></div>
<div class="line"><a id="l04760" name="l04760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga116ac44e1a83643de5be822458c9f42b"> 4760</a></span><span class="preprocessor">#define RCC_APB2LPENR_ADC1LPEN_Msk         (0x1UL &lt;&lt; RCC_APB2LPENR_ADC1LPEN_Pos) </span></div>
<div class="line"><a id="l04761" name="l04761"></a><span class="lineno"> 4761</span><span class="preprocessor">#define RCC_APB2LPENR_ADC1LPEN             RCC_APB2LPENR_ADC1LPEN_Msk</span></div>
<div class="line"><a id="l04762" name="l04762"></a><span class="lineno"> 4762</span><span class="preprocessor">#define RCC_APB2LPENR_SPI1LPEN_Pos         (12U)</span></div>
<div class="line"><a id="l04763" name="l04763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3b71e51ae5bffdaf53ceb522f147892"> 4763</a></span><span class="preprocessor">#define RCC_APB2LPENR_SPI1LPEN_Msk         (0x1UL &lt;&lt; RCC_APB2LPENR_SPI1LPEN_Pos) </span></div>
<div class="line"><a id="l04764" name="l04764"></a><span class="lineno"> 4764</span><span class="preprocessor">#define RCC_APB2LPENR_SPI1LPEN             RCC_APB2LPENR_SPI1LPEN_Msk</span></div>
<div class="line"><a id="l04765" name="l04765"></a><span class="lineno"> 4765</span><span class="preprocessor">#define RCC_APB2LPENR_SYSCFGLPEN_Pos       (14U)</span></div>
<div class="line"><a id="l04766" name="l04766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4d070a25b830752decd55b74a452cda"> 4766</a></span><span class="preprocessor">#define RCC_APB2LPENR_SYSCFGLPEN_Msk       (0x1UL &lt;&lt; RCC_APB2LPENR_SYSCFGLPEN_Pos) </span></div>
<div class="line"><a id="l04767" name="l04767"></a><span class="lineno"> 4767</span><span class="preprocessor">#define RCC_APB2LPENR_SYSCFGLPEN           RCC_APB2LPENR_SYSCFGLPEN_Msk</span></div>
<div class="line"><a id="l04768" name="l04768"></a><span class="lineno"> 4768</span><span class="preprocessor">#define RCC_APB2LPENR_EXTITLPEN_Pos        (15U)</span></div>
<div class="line"><a id="l04769" name="l04769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga705cd5003455437c93268ee089c6e5ef"> 4769</a></span><span class="preprocessor">#define RCC_APB2LPENR_EXTITLPEN_Msk        (0x1UL &lt;&lt; RCC_APB2LPENR_EXTITLPEN_Pos) </span></div>
<div class="line"><a id="l04770" name="l04770"></a><span class="lineno"> 4770</span><span class="preprocessor">#define RCC_APB2LPENR_EXTITLPEN            RCC_APB2LPENR_EXTITLPEN_Msk</span></div>
<div class="line"><a id="l04771" name="l04771"></a><span class="lineno"> 4771</span><span class="preprocessor">#define RCC_APB2LPENR_TIM9LPEN_Pos         (16U)</span></div>
<div class="line"><a id="l04772" name="l04772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d30a083acde66ba393ef2e7e2d3424"> 4772</a></span><span class="preprocessor">#define RCC_APB2LPENR_TIM9LPEN_Msk         (0x1UL &lt;&lt; RCC_APB2LPENR_TIM9LPEN_Pos) </span></div>
<div class="line"><a id="l04773" name="l04773"></a><span class="lineno"> 4773</span><span class="preprocessor">#define RCC_APB2LPENR_TIM9LPEN             RCC_APB2LPENR_TIM9LPEN_Msk</span></div>
<div class="line"><a id="l04774" name="l04774"></a><span class="lineno"> 4774</span><span class="preprocessor">#define RCC_APB2LPENR_TIM11LPEN_Pos        (18U)</span></div>
<div class="line"><a id="l04775" name="l04775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cabf028115d0694b1bba23610d23da8"> 4775</a></span><span class="preprocessor">#define RCC_APB2LPENR_TIM11LPEN_Msk        (0x1UL &lt;&lt; RCC_APB2LPENR_TIM11LPEN_Pos) </span></div>
<div class="line"><a id="l04776" name="l04776"></a><span class="lineno"> 4776</span><span class="preprocessor">#define RCC_APB2LPENR_TIM11LPEN            RCC_APB2LPENR_TIM11LPEN_Msk</span></div>
<div class="line"><a id="l04777" name="l04777"></a><span class="lineno"> 4777</span><span class="preprocessor">#define RCC_APB2LPENR_SPI5LPEN_Pos         (20U)</span></div>
<div class="line"><a id="l04778" name="l04778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0135552913f555553edd5edd303b01c4"> 4778</a></span><span class="preprocessor">#define RCC_APB2LPENR_SPI5LPEN_Msk         (0x1UL &lt;&lt; RCC_APB2LPENR_SPI5LPEN_Pos) </span></div>
<div class="line"><a id="l04779" name="l04779"></a><span class="lineno"> 4779</span><span class="preprocessor">#define RCC_APB2LPENR_SPI5LPEN             RCC_APB2LPENR_SPI5LPEN_Msk</span></div>
<div class="line"><a id="l04780" name="l04780"></a><span class="lineno"> 4780</span> </div>
<div class="line"><a id="l04781" name="l04781"></a><span class="lineno"> 4781</span><span class="comment">/********************  Bit definition for RCC_BDCR register  ******************/</span></div>
<div class="line"><a id="l04782" name="l04782"></a><span class="lineno"> 4782</span><span class="preprocessor">#define RCC_BDCR_LSEON_Pos                 (0U)</span></div>
<div class="line"><a id="l04783" name="l04783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85556465021c4272f4788d52251b29f4"> 4783</a></span><span class="preprocessor">#define RCC_BDCR_LSEON_Msk                 (0x1UL &lt;&lt; RCC_BDCR_LSEON_Pos)        </span></div>
<div class="line"><a id="l04784" name="l04784"></a><span class="lineno"> 4784</span><span class="preprocessor">#define RCC_BDCR_LSEON                     RCC_BDCR_LSEON_Msk</span></div>
<div class="line"><a id="l04785" name="l04785"></a><span class="lineno"> 4785</span><span class="preprocessor">#define RCC_BDCR_LSERDY_Pos                (1U)</span></div>
<div class="line"><a id="l04786" name="l04786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35093bcccacfeda073a2fb815687549c"> 4786</a></span><span class="preprocessor">#define RCC_BDCR_LSERDY_Msk                (0x1UL &lt;&lt; RCC_BDCR_LSERDY_Pos)       </span></div>
<div class="line"><a id="l04787" name="l04787"></a><span class="lineno"> 4787</span><span class="preprocessor">#define RCC_BDCR_LSERDY                    RCC_BDCR_LSERDY_Msk</span></div>
<div class="line"><a id="l04788" name="l04788"></a><span class="lineno"> 4788</span><span class="preprocessor">#define RCC_BDCR_LSEBYP_Pos                (2U)</span></div>
<div class="line"><a id="l04789" name="l04789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e5eba5220ddabddf14901a8d44abaf2"> 4789</a></span><span class="preprocessor">#define RCC_BDCR_LSEBYP_Msk                (0x1UL &lt;&lt; RCC_BDCR_LSEBYP_Pos)       </span></div>
<div class="line"><a id="l04790" name="l04790"></a><span class="lineno"> 4790</span><span class="preprocessor">#define RCC_BDCR_LSEBYP                    RCC_BDCR_LSEBYP_Msk</span></div>
<div class="line"><a id="l04791" name="l04791"></a><span class="lineno"> 4791</span><span class="preprocessor">#define RCC_BDCR_LSEMOD_Pos                (3U)</span></div>
<div class="line"><a id="l04792" name="l04792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad3c85ebce592816329da96dbb30a6c"> 4792</a></span><span class="preprocessor">#define RCC_BDCR_LSEMOD_Msk                (0x1UL &lt;&lt; RCC_BDCR_LSEMOD_Pos)       </span></div>
<div class="line"><a id="l04793" name="l04793"></a><span class="lineno"> 4793</span><span class="preprocessor">#define RCC_BDCR_LSEMOD                    RCC_BDCR_LSEMOD_Msk</span></div>
<div class="line"><a id="l04794" name="l04794"></a><span class="lineno"> 4794</span> </div>
<div class="line"><a id="l04795" name="l04795"></a><span class="lineno"> 4795</span><span class="preprocessor">#define RCC_BDCR_RTCSEL_Pos                (8U)</span></div>
<div class="line"><a id="l04796" name="l04796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57377b1880634589201dfe8887287e0e"> 4796</a></span><span class="preprocessor">#define RCC_BDCR_RTCSEL_Msk                (0x3UL &lt;&lt; RCC_BDCR_RTCSEL_Pos)       </span></div>
<div class="line"><a id="l04797" name="l04797"></a><span class="lineno"> 4797</span><span class="preprocessor">#define RCC_BDCR_RTCSEL                    RCC_BDCR_RTCSEL_Msk</span></div>
<div class="line"><a id="l04798" name="l04798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0"> 4798</a></span><span class="preprocessor">#define RCC_BDCR_RTCSEL_0                  (0x1UL &lt;&lt; RCC_BDCR_RTCSEL_Pos)       </span></div>
<div class="line"><a id="l04799" name="l04799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4"> 4799</a></span><span class="preprocessor">#define RCC_BDCR_RTCSEL_1                  (0x2UL &lt;&lt; RCC_BDCR_RTCSEL_Pos)       </span></div>
<div class="line"><a id="l04801" name="l04801"></a><span class="lineno"> 4801</span><span class="preprocessor">#define RCC_BDCR_RTCEN_Pos                 (15U)</span></div>
<div class="line"><a id="l04802" name="l04802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b2e482dc6f5c75861f08de8057d1e2"> 4802</a></span><span class="preprocessor">#define RCC_BDCR_RTCEN_Msk                 (0x1UL &lt;&lt; RCC_BDCR_RTCEN_Pos)        </span></div>
<div class="line"><a id="l04803" name="l04803"></a><span class="lineno"> 4803</span><span class="preprocessor">#define RCC_BDCR_RTCEN                     RCC_BDCR_RTCEN_Msk</span></div>
<div class="line"><a id="l04804" name="l04804"></a><span class="lineno"> 4804</span><span class="preprocessor">#define RCC_BDCR_BDRST_Pos                 (16U)</span></div>
<div class="line"><a id="l04805" name="l04805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a3b3c81018daa0d5b80480a86bc7a17"> 4805</a></span><span class="preprocessor">#define RCC_BDCR_BDRST_Msk                 (0x1UL &lt;&lt; RCC_BDCR_BDRST_Pos)        </span></div>
<div class="line"><a id="l04806" name="l04806"></a><span class="lineno"> 4806</span><span class="preprocessor">#define RCC_BDCR_BDRST                     RCC_BDCR_BDRST_Msk</span></div>
<div class="line"><a id="l04807" name="l04807"></a><span class="lineno"> 4807</span> </div>
<div class="line"><a id="l04808" name="l04808"></a><span class="lineno"> 4808</span><span class="comment">/********************  Bit definition for RCC_CSR register  *******************/</span></div>
<div class="line"><a id="l04809" name="l04809"></a><span class="lineno"> 4809</span><span class="preprocessor">#define RCC_CSR_LSION_Pos                  (0U)</span></div>
<div class="line"><a id="l04810" name="l04810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248"> 4810</a></span><span class="preprocessor">#define RCC_CSR_LSION_Msk                  (0x1UL &lt;&lt; RCC_CSR_LSION_Pos)         </span></div>
<div class="line"><a id="l04811" name="l04811"></a><span class="lineno"> 4811</span><span class="preprocessor">#define RCC_CSR_LSION                      RCC_CSR_LSION_Msk</span></div>
<div class="line"><a id="l04812" name="l04812"></a><span class="lineno"> 4812</span><span class="preprocessor">#define RCC_CSR_LSIRDY_Pos                 (1U)</span></div>
<div class="line"><a id="l04813" name="l04813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373"> 4813</a></span><span class="preprocessor">#define RCC_CSR_LSIRDY_Msk                 (0x1UL &lt;&lt; RCC_CSR_LSIRDY_Pos)        </span></div>
<div class="line"><a id="l04814" name="l04814"></a><span class="lineno"> 4814</span><span class="preprocessor">#define RCC_CSR_LSIRDY                     RCC_CSR_LSIRDY_Msk</span></div>
<div class="line"><a id="l04815" name="l04815"></a><span class="lineno"> 4815</span><span class="preprocessor">#define RCC_CSR_RMVF_Pos                   (24U)</span></div>
<div class="line"><a id="l04816" name="l04816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c"> 4816</a></span><span class="preprocessor">#define RCC_CSR_RMVF_Msk                   (0x1UL &lt;&lt; RCC_CSR_RMVF_Pos)          </span></div>
<div class="line"><a id="l04817" name="l04817"></a><span class="lineno"> 4817</span><span class="preprocessor">#define RCC_CSR_RMVF                       RCC_CSR_RMVF_Msk</span></div>
<div class="line"><a id="l04818" name="l04818"></a><span class="lineno"> 4818</span><span class="preprocessor">#define RCC_CSR_BORRSTF_Pos                (25U)</span></div>
<div class="line"><a id="l04819" name="l04819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55345f6a3e5c36cad82d85c3c7c9114c"> 4819</a></span><span class="preprocessor">#define RCC_CSR_BORRSTF_Msk                (0x1UL &lt;&lt; RCC_CSR_BORRSTF_Pos)       </span></div>
<div class="line"><a id="l04820" name="l04820"></a><span class="lineno"> 4820</span><span class="preprocessor">#define RCC_CSR_BORRSTF                    RCC_CSR_BORRSTF_Msk</span></div>
<div class="line"><a id="l04821" name="l04821"></a><span class="lineno"> 4821</span><span class="preprocessor">#define RCC_CSR_PINRSTF_Pos                (26U)</span></div>
<div class="line"><a id="l04822" name="l04822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6"> 4822</a></span><span class="preprocessor">#define RCC_CSR_PINRSTF_Msk                (0x1UL &lt;&lt; RCC_CSR_PINRSTF_Pos)       </span></div>
<div class="line"><a id="l04823" name="l04823"></a><span class="lineno"> 4823</span><span class="preprocessor">#define RCC_CSR_PINRSTF                    RCC_CSR_PINRSTF_Msk</span></div>
<div class="line"><a id="l04824" name="l04824"></a><span class="lineno"> 4824</span><span class="preprocessor">#define RCC_CSR_PORRSTF_Pos                (27U)</span></div>
<div class="line"><a id="l04825" name="l04825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ea00bd02372ecbc60c5fa71a37dc8dd"> 4825</a></span><span class="preprocessor">#define RCC_CSR_PORRSTF_Msk                (0x1UL &lt;&lt; RCC_CSR_PORRSTF_Pos)       </span></div>
<div class="line"><a id="l04826" name="l04826"></a><span class="lineno"> 4826</span><span class="preprocessor">#define RCC_CSR_PORRSTF                    RCC_CSR_PORRSTF_Msk</span></div>
<div class="line"><a id="l04827" name="l04827"></a><span class="lineno"> 4827</span><span class="preprocessor">#define RCC_CSR_SFTRSTF_Pos                (28U)</span></div>
<div class="line"><a id="l04828" name="l04828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225"> 4828</a></span><span class="preprocessor">#define RCC_CSR_SFTRSTF_Msk                (0x1UL &lt;&lt; RCC_CSR_SFTRSTF_Pos)       </span></div>
<div class="line"><a id="l04829" name="l04829"></a><span class="lineno"> 4829</span><span class="preprocessor">#define RCC_CSR_SFTRSTF                    RCC_CSR_SFTRSTF_Msk</span></div>
<div class="line"><a id="l04830" name="l04830"></a><span class="lineno"> 4830</span><span class="preprocessor">#define RCC_CSR_IWDGRSTF_Pos               (29U)</span></div>
<div class="line"><a id="l04831" name="l04831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97"> 4831</a></span><span class="preprocessor">#define RCC_CSR_IWDGRSTF_Msk               (0x1UL &lt;&lt; RCC_CSR_IWDGRSTF_Pos)      </span></div>
<div class="line"><a id="l04832" name="l04832"></a><span class="lineno"> 4832</span><span class="preprocessor">#define RCC_CSR_IWDGRSTF                   RCC_CSR_IWDGRSTF_Msk</span></div>
<div class="line"><a id="l04833" name="l04833"></a><span class="lineno"> 4833</span><span class="preprocessor">#define RCC_CSR_WWDGRSTF_Pos               (30U)</span></div>
<div class="line"><a id="l04834" name="l04834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d"> 4834</a></span><span class="preprocessor">#define RCC_CSR_WWDGRSTF_Msk               (0x1UL &lt;&lt; RCC_CSR_WWDGRSTF_Pos)      </span></div>
<div class="line"><a id="l04835" name="l04835"></a><span class="lineno"> 4835</span><span class="preprocessor">#define RCC_CSR_WWDGRSTF                   RCC_CSR_WWDGRSTF_Msk</span></div>
<div class="line"><a id="l04836" name="l04836"></a><span class="lineno"> 4836</span><span class="preprocessor">#define RCC_CSR_LPWRRSTF_Pos               (31U)</span></div>
<div class="line"><a id="l04837" name="l04837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a"> 4837</a></span><span class="preprocessor">#define RCC_CSR_LPWRRSTF_Msk               (0x1UL &lt;&lt; RCC_CSR_LPWRRSTF_Pos)      </span></div>
<div class="line"><a id="l04838" name="l04838"></a><span class="lineno"> 4838</span><span class="preprocessor">#define RCC_CSR_LPWRRSTF                   RCC_CSR_LPWRRSTF_Msk</span></div>
<div class="line"><a id="l04839" name="l04839"></a><span class="lineno"> 4839</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l04840" name="l04840"></a><span class="lineno"> 4840</span><span class="preprocessor">#define RCC_CSR_PADRSTF                    RCC_CSR_PINRSTF</span></div>
<div class="line"><a id="l04841" name="l04841"></a><span class="lineno"> 4841</span><span class="preprocessor">#define RCC_CSR_WDGRSTF                    RCC_CSR_IWDGRSTF</span></div>
<div class="line"><a id="l04842" name="l04842"></a><span class="lineno"> 4842</span> </div>
<div class="line"><a id="l04843" name="l04843"></a><span class="lineno"> 4843</span><span class="comment">/********************  Bit definition for RCC_SSCGR register  *****************/</span></div>
<div class="line"><a id="l04844" name="l04844"></a><span class="lineno"> 4844</span><span class="preprocessor">#define RCC_SSCGR_MODPER_Pos               (0U)</span></div>
<div class="line"><a id="l04845" name="l04845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4446b54ba7ada897a42e3311b946182"> 4845</a></span><span class="preprocessor">#define RCC_SSCGR_MODPER_Msk               (0x1FFFUL &lt;&lt; RCC_SSCGR_MODPER_Pos)   </span></div>
<div class="line"><a id="l04846" name="l04846"></a><span class="lineno"> 4846</span><span class="preprocessor">#define RCC_SSCGR_MODPER                   RCC_SSCGR_MODPER_Msk</span></div>
<div class="line"><a id="l04847" name="l04847"></a><span class="lineno"> 4847</span><span class="preprocessor">#define RCC_SSCGR_INCSTEP_Pos              (13U)</span></div>
<div class="line"><a id="l04848" name="l04848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea77ceb4a2430c2d297ac24a7ad9303d"> 4848</a></span><span class="preprocessor">#define RCC_SSCGR_INCSTEP_Msk              (0x7FFFUL &lt;&lt; RCC_SSCGR_INCSTEP_Pos)  </span></div>
<div class="line"><a id="l04849" name="l04849"></a><span class="lineno"> 4849</span><span class="preprocessor">#define RCC_SSCGR_INCSTEP                  RCC_SSCGR_INCSTEP_Msk</span></div>
<div class="line"><a id="l04850" name="l04850"></a><span class="lineno"> 4850</span><span class="preprocessor">#define RCC_SSCGR_SPREADSEL_Pos            (30U)</span></div>
<div class="line"><a id="l04851" name="l04851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a8dce731d21ecb6c8bcb873023b979b"> 4851</a></span><span class="preprocessor">#define RCC_SSCGR_SPREADSEL_Msk            (0x1UL &lt;&lt; RCC_SSCGR_SPREADSEL_Pos)   </span></div>
<div class="line"><a id="l04852" name="l04852"></a><span class="lineno"> 4852</span><span class="preprocessor">#define RCC_SSCGR_SPREADSEL                RCC_SSCGR_SPREADSEL_Msk</span></div>
<div class="line"><a id="l04853" name="l04853"></a><span class="lineno"> 4853</span><span class="preprocessor">#define RCC_SSCGR_SSCGEN_Pos               (31U)</span></div>
<div class="line"><a id="l04854" name="l04854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77656e179e5741014ea95703f65a4f99"> 4854</a></span><span class="preprocessor">#define RCC_SSCGR_SSCGEN_Msk               (0x1UL &lt;&lt; RCC_SSCGR_SSCGEN_Pos)      </span></div>
<div class="line"><a id="l04855" name="l04855"></a><span class="lineno"> 4855</span><span class="preprocessor">#define RCC_SSCGR_SSCGEN                   RCC_SSCGR_SSCGEN_Msk</span></div>
<div class="line"><a id="l04856" name="l04856"></a><span class="lineno"> 4856</span> </div>
<div class="line"><a id="l04857" name="l04857"></a><span class="lineno"> 4857</span><span class="comment">/********************  Bit definition for RCC_DCKCFGR register  ***************/</span></div>
<div class="line"><a id="l04858" name="l04858"></a><span class="lineno"> 4858</span> </div>
<div class="line"><a id="l04859" name="l04859"></a><span class="lineno"> 4859</span><span class="preprocessor">#define RCC_DCKCFGR_TIMPRE_Pos             (24U)</span></div>
<div class="line"><a id="l04860" name="l04860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e5d925a89776aa0bee03e7ab374c6bc"> 4860</a></span><span class="preprocessor">#define RCC_DCKCFGR_TIMPRE_Msk             (0x1UL &lt;&lt; RCC_DCKCFGR_TIMPRE_Pos)    </span></div>
<div class="line"><a id="l04861" name="l04861"></a><span class="lineno"> 4861</span><span class="preprocessor">#define RCC_DCKCFGR_TIMPRE                 RCC_DCKCFGR_TIMPRE_Msk</span></div>
<div class="line"><a id="l04862" name="l04862"></a><span class="lineno"> 4862</span><span class="preprocessor">#define RCC_DCKCFGR_I2SSRC_Pos             (25U)</span></div>
<div class="line"><a id="l04863" name="l04863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb707ab40bda124ad7103680161fa8ac"> 4863</a></span><span class="preprocessor">#define RCC_DCKCFGR_I2SSRC_Msk             (0x3UL &lt;&lt; RCC_DCKCFGR_I2SSRC_Pos)    </span></div>
<div class="line"><a id="l04864" name="l04864"></a><span class="lineno"> 4864</span><span class="preprocessor">#define RCC_DCKCFGR_I2SSRC                 RCC_DCKCFGR_I2SSRC_Msk</span></div>
<div class="line"><a id="l04865" name="l04865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacae0f89edd4d326b8b3da43573b87594"> 4865</a></span><span class="preprocessor">#define RCC_DCKCFGR_I2SSRC_0               (0x1UL &lt;&lt; RCC_DCKCFGR_I2SSRC_Pos)    </span></div>
<div class="line"><a id="l04866" name="l04866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed0352ec0b0fdf801f1a54686a5034a2"> 4866</a></span><span class="preprocessor">#define RCC_DCKCFGR_I2SSRC_1               (0x2UL &lt;&lt; RCC_DCKCFGR_I2SSRC_Pos)    </span></div>
<div class="line"><a id="l04868" name="l04868"></a><span class="lineno"> 4868</span><span class="comment">/********************  Bit definition for RCC_DCKCFGR2 register  ***************/</span></div>
<div class="line"><a id="l04869" name="l04869"></a><span class="lineno"> 4869</span><span class="preprocessor">#define RCC_DCKCFGR2_FMPI2C1SEL_Pos        (22U)</span></div>
<div class="line"><a id="l04870" name="l04870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bc1851283ee3aaa73e42b3049f8f3b3"> 4870</a></span><span class="preprocessor">#define RCC_DCKCFGR2_FMPI2C1SEL_Msk        (0x3UL &lt;&lt; RCC_DCKCFGR2_FMPI2C1SEL_Pos) </span></div>
<div class="line"><a id="l04871" name="l04871"></a><span class="lineno"> 4871</span><span class="preprocessor">#define RCC_DCKCFGR2_FMPI2C1SEL            RCC_DCKCFGR2_FMPI2C1SEL_Msk</span></div>
<div class="line"><a id="l04872" name="l04872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga802a1fdb239c60b5ad5b7b341801829f"> 4872</a></span><span class="preprocessor">#define RCC_DCKCFGR2_FMPI2C1SEL_0          (0x1UL &lt;&lt; RCC_DCKCFGR2_FMPI2C1SEL_Pos) </span></div>
<div class="line"><a id="l04873" name="l04873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61a89da8a27ac7d821690eb66bafa0e3"> 4873</a></span><span class="preprocessor">#define RCC_DCKCFGR2_FMPI2C1SEL_1          (0x2UL &lt;&lt; RCC_DCKCFGR2_FMPI2C1SEL_Pos) </span></div>
<div class="line"><a id="l04874" name="l04874"></a><span class="lineno"> 4874</span><span class="preprocessor">#define RCC_DCKCFGR2_LPTIM1SEL_Pos         (30U)</span></div>
<div class="line"><a id="l04875" name="l04875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36f99d465d3c22241e66e42ccca50c8a"> 4875</a></span><span class="preprocessor">#define RCC_DCKCFGR2_LPTIM1SEL_Msk         (0x3UL &lt;&lt; RCC_DCKCFGR2_LPTIM1SEL_Pos) </span></div>
<div class="line"><a id="l04876" name="l04876"></a><span class="lineno"> 4876</span><span class="preprocessor">#define RCC_DCKCFGR2_LPTIM1SEL             RCC_DCKCFGR2_LPTIM1SEL_Msk</span></div>
<div class="line"><a id="l04877" name="l04877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a2e6a583ba629648c1ac361c172a84a"> 4877</a></span><span class="preprocessor">#define RCC_DCKCFGR2_LPTIM1SEL_0           (0x1UL &lt;&lt; RCC_DCKCFGR2_LPTIM1SEL_Pos) </span></div>
<div class="line"><a id="l04878" name="l04878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga961ad0ca54cc350e91030f49c2d51d2c"> 4878</a></span><span class="preprocessor">#define RCC_DCKCFGR2_LPTIM1SEL_1           (0x2UL &lt;&lt; RCC_DCKCFGR2_LPTIM1SEL_Pos) </span></div>
<div class="line"><a id="l04881" name="l04881"></a><span class="lineno"> 4881</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04882" name="l04882"></a><span class="lineno"> 4882</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04883" name="l04883"></a><span class="lineno"> 4883</span><span class="comment">/*                                    RNG                                     */</span></div>
<div class="line"><a id="l04884" name="l04884"></a><span class="lineno"> 4884</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04885" name="l04885"></a><span class="lineno"> 4885</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04886" name="l04886"></a><span class="lineno"> 4886</span><span class="comment">/********************  Bits definition for RNG_CR register  *******************/</span></div>
<div class="line"><a id="l04887" name="l04887"></a><span class="lineno"> 4887</span><span class="preprocessor">#define RNG_CR_RNGEN_Pos    (2U)</span></div>
<div class="line"><a id="l04888" name="l04888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeee66d4dd5c33fa16a98b001dd63bd73"> 4888</a></span><span class="preprocessor">#define RNG_CR_RNGEN_Msk    (0x1UL &lt;&lt; RNG_CR_RNGEN_Pos)                         </span></div>
<div class="line"><a id="l04889" name="l04889"></a><span class="lineno"> 4889</span><span class="preprocessor">#define RNG_CR_RNGEN        RNG_CR_RNGEN_Msk</span></div>
<div class="line"><a id="l04890" name="l04890"></a><span class="lineno"> 4890</span><span class="preprocessor">#define RNG_CR_IE_Pos       (3U)</span></div>
<div class="line"><a id="l04891" name="l04891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8253017bd1f0d7652f107266ffb0297b"> 4891</a></span><span class="preprocessor">#define RNG_CR_IE_Msk       (0x1UL &lt;&lt; RNG_CR_IE_Pos)                            </span></div>
<div class="line"><a id="l04892" name="l04892"></a><span class="lineno"> 4892</span><span class="preprocessor">#define RNG_CR_IE           RNG_CR_IE_Msk</span></div>
<div class="line"><a id="l04893" name="l04893"></a><span class="lineno"> 4893</span> </div>
<div class="line"><a id="l04894" name="l04894"></a><span class="lineno"> 4894</span><span class="comment">/********************  Bits definition for RNG_SR register  *******************/</span></div>
<div class="line"><a id="l04895" name="l04895"></a><span class="lineno"> 4895</span><span class="preprocessor">#define RNG_SR_DRDY_Pos     (0U)</span></div>
<div class="line"><a id="l04896" name="l04896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd19bcfa8894faf2ac5f57d287f00a8b"> 4896</a></span><span class="preprocessor">#define RNG_SR_DRDY_Msk     (0x1UL &lt;&lt; RNG_SR_DRDY_Pos)                          </span></div>
<div class="line"><a id="l04897" name="l04897"></a><span class="lineno"> 4897</span><span class="preprocessor">#define RNG_SR_DRDY         RNG_SR_DRDY_Msk</span></div>
<div class="line"><a id="l04898" name="l04898"></a><span class="lineno"> 4898</span><span class="preprocessor">#define RNG_SR_CECS_Pos     (1U)</span></div>
<div class="line"><a id="l04899" name="l04899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga699d24eb133814c5be46fe6e588cc093"> 4899</a></span><span class="preprocessor">#define RNG_SR_CECS_Msk     (0x1UL &lt;&lt; RNG_SR_CECS_Pos)                          </span></div>
<div class="line"><a id="l04900" name="l04900"></a><span class="lineno"> 4900</span><span class="preprocessor">#define RNG_SR_CECS         RNG_SR_CECS_Msk</span></div>
<div class="line"><a id="l04901" name="l04901"></a><span class="lineno"> 4901</span><span class="preprocessor">#define RNG_SR_SECS_Pos     (2U)</span></div>
<div class="line"><a id="l04902" name="l04902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a312837097b7b3c2528e17a2cfc5f7d"> 4902</a></span><span class="preprocessor">#define RNG_SR_SECS_Msk     (0x1UL &lt;&lt; RNG_SR_SECS_Pos)                          </span></div>
<div class="line"><a id="l04903" name="l04903"></a><span class="lineno"> 4903</span><span class="preprocessor">#define RNG_SR_SECS         RNG_SR_SECS_Msk</span></div>
<div class="line"><a id="l04904" name="l04904"></a><span class="lineno"> 4904</span><span class="preprocessor">#define RNG_SR_CEIS_Pos     (5U)</span></div>
<div class="line"><a id="l04905" name="l04905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3efcca0c0381982a8044d09aaa6b6df9"> 4905</a></span><span class="preprocessor">#define RNG_SR_CEIS_Msk     (0x1UL &lt;&lt; RNG_SR_CEIS_Pos)                          </span></div>
<div class="line"><a id="l04906" name="l04906"></a><span class="lineno"> 4906</span><span class="preprocessor">#define RNG_SR_CEIS         RNG_SR_CEIS_Msk</span></div>
<div class="line"><a id="l04907" name="l04907"></a><span class="lineno"> 4907</span><span class="preprocessor">#define RNG_SR_SEIS_Pos     (6U)</span></div>
<div class="line"><a id="l04908" name="l04908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d78e80e064c7746b98ed89304aab367"> 4908</a></span><span class="preprocessor">#define RNG_SR_SEIS_Msk     (0x1UL &lt;&lt; RNG_SR_SEIS_Pos)                          </span></div>
<div class="line"><a id="l04909" name="l04909"></a><span class="lineno"> 4909</span><span class="preprocessor">#define RNG_SR_SEIS         RNG_SR_SEIS_Msk</span></div>
<div class="line"><a id="l04910" name="l04910"></a><span class="lineno"> 4910</span> </div>
<div class="line"><a id="l04911" name="l04911"></a><span class="lineno"> 4911</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04912" name="l04912"></a><span class="lineno"> 4912</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04913" name="l04913"></a><span class="lineno"> 4913</span><span class="comment">/*                           Real-Time Clock (RTC)                            */</span></div>
<div class="line"><a id="l04914" name="l04914"></a><span class="lineno"> 4914</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l04915" name="l04915"></a><span class="lineno"> 4915</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l04916" name="l04916"></a><span class="lineno"> 4916</span><span class="comment">/*</span></div>
<div class="line"><a id="l04917" name="l04917"></a><span class="lineno"> 4917</span><span class="comment"> * @brief Specific device feature definitions  (not present on all devices in the STM32F4 series)</span></div>
<div class="line"><a id="l04918" name="l04918"></a><span class="lineno"> 4918</span><span class="comment"> */</span></div>
<div class="line"><a id="l04919" name="l04919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c33bacdb5372bad482df029d77a9e5e"> 4919</a></span><span class="preprocessor">#define RTC_TAMPER2_SUPPORT  </span></div>
<div class="line"><a id="l04920" name="l04920"></a><span class="lineno"> 4920</span><span class="comment">/********************  Bits definition for RTC_TR register  *******************/</span></div>
<div class="line"><a id="l04921" name="l04921"></a><span class="lineno"> 4921</span><span class="preprocessor">#define RTC_TR_PM_Pos                 (22U)</span></div>
<div class="line"><a id="l04922" name="l04922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa98be62b42b64aa8dee5df4f84ec1679"> 4922</a></span><span class="preprocessor">#define RTC_TR_PM_Msk                 (0x1UL &lt;&lt; RTC_TR_PM_Pos)                  </span></div>
<div class="line"><a id="l04923" name="l04923"></a><span class="lineno"> 4923</span><span class="preprocessor">#define RTC_TR_PM                     RTC_TR_PM_Msk</span></div>
<div class="line"><a id="l04924" name="l04924"></a><span class="lineno"> 4924</span><span class="preprocessor">#define RTC_TR_HT_Pos                 (20U)</span></div>
<div class="line"><a id="l04925" name="l04925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3f00fc20610b447daa4b2fcf4730e94"> 4925</a></span><span class="preprocessor">#define RTC_TR_HT_Msk                 (0x3UL &lt;&lt; RTC_TR_HT_Pos)                  </span></div>
<div class="line"><a id="l04926" name="l04926"></a><span class="lineno"> 4926</span><span class="preprocessor">#define RTC_TR_HT                     RTC_TR_HT_Msk</span></div>
<div class="line"><a id="l04927" name="l04927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c9af54381689d893ba1b11eb33cd866"> 4927</a></span><span class="preprocessor">#define RTC_TR_HT_0                   (0x1UL &lt;&lt; RTC_TR_HT_Pos)                  </span></div>
<div class="line"><a id="l04928" name="l04928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121"> 4928</a></span><span class="preprocessor">#define RTC_TR_HT_1                   (0x2UL &lt;&lt; RTC_TR_HT_Pos)                  </span></div>
<div class="line"><a id="l04929" name="l04929"></a><span class="lineno"> 4929</span><span class="preprocessor">#define RTC_TR_HU_Pos                 (16U)</span></div>
<div class="line"><a id="l04930" name="l04930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4be6ca68f00b9467ddad84d37f1b6a63"> 4930</a></span><span class="preprocessor">#define RTC_TR_HU_Msk                 (0xFUL &lt;&lt; RTC_TR_HU_Pos)                  </span></div>
<div class="line"><a id="l04931" name="l04931"></a><span class="lineno"> 4931</span><span class="preprocessor">#define RTC_TR_HU                     RTC_TR_HU_Msk</span></div>
<div class="line"><a id="l04932" name="l04932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddad920d5681960fa702b988ef1f82be"> 4932</a></span><span class="preprocessor">#define RTC_TR_HU_0                   (0x1UL &lt;&lt; RTC_TR_HU_Pos)                  </span></div>
<div class="line"><a id="l04933" name="l04933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6206d385d3b3e127b1e63be48f83a63"> 4933</a></span><span class="preprocessor">#define RTC_TR_HU_1                   (0x2UL &lt;&lt; RTC_TR_HU_Pos)                  </span></div>
<div class="line"><a id="l04934" name="l04934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e264504542ec2d9b06036e938f7f79d"> 4934</a></span><span class="preprocessor">#define RTC_TR_HU_2                   (0x4UL &lt;&lt; RTC_TR_HU_Pos)                  </span></div>
<div class="line"><a id="l04935" name="l04935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca"> 4935</a></span><span class="preprocessor">#define RTC_TR_HU_3                   (0x8UL &lt;&lt; RTC_TR_HU_Pos)                  </span></div>
<div class="line"><a id="l04936" name="l04936"></a><span class="lineno"> 4936</span><span class="preprocessor">#define RTC_TR_MNT_Pos                (12U)</span></div>
<div class="line"><a id="l04937" name="l04937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87978332f15306d7db05c3bce2df2c7f"> 4937</a></span><span class="preprocessor">#define RTC_TR_MNT_Msk                (0x7UL &lt;&lt; RTC_TR_MNT_Pos)                 </span></div>
<div class="line"><a id="l04938" name="l04938"></a><span class="lineno"> 4938</span><span class="preprocessor">#define RTC_TR_MNT                    RTC_TR_MNT_Msk</span></div>
<div class="line"><a id="l04939" name="l04939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga752747aa90bf35bd57b16bffc7294dfc"> 4939</a></span><span class="preprocessor">#define RTC_TR_MNT_0                  (0x1UL &lt;&lt; RTC_TR_MNT_Pos)                 </span></div>
<div class="line"><a id="l04940" name="l04940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1837f65a11192dd9b8bf249c31ccef7"> 4940</a></span><span class="preprocessor">#define RTC_TR_MNT_1                  (0x2UL &lt;&lt; RTC_TR_MNT_Pos)                 </span></div>
<div class="line"><a id="l04941" name="l04941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f27fb43718df0797664acd2d9c95c1a"> 4941</a></span><span class="preprocessor">#define RTC_TR_MNT_2                  (0x4UL &lt;&lt; RTC_TR_MNT_Pos)                 </span></div>
<div class="line"><a id="l04942" name="l04942"></a><span class="lineno"> 4942</span><span class="preprocessor">#define RTC_TR_MNU_Pos                (8U)</span></div>
<div class="line"><a id="l04943" name="l04943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8240cd693ae8c3bf069e10ab08f3adcd"> 4943</a></span><span class="preprocessor">#define RTC_TR_MNU_Msk                (0xFUL &lt;&lt; RTC_TR_MNU_Pos)                 </span></div>
<div class="line"><a id="l04944" name="l04944"></a><span class="lineno"> 4944</span><span class="preprocessor">#define RTC_TR_MNU                    RTC_TR_MNU_Msk</span></div>
<div class="line"><a id="l04945" name="l04945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad91d7700822050a352e53aff372a697b"> 4945</a></span><span class="preprocessor">#define RTC_TR_MNU_0                  (0x1UL &lt;&lt; RTC_TR_MNU_Pos)                 </span></div>
<div class="line"><a id="l04946" name="l04946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9c3087e3d4cd490af8334e99467f1dc"> 4946</a></span><span class="preprocessor">#define RTC_TR_MNU_1                  (0x2UL &lt;&lt; RTC_TR_MNU_Pos)                 </span></div>
<div class="line"><a id="l04947" name="l04947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac01a9e4b358ea062bf1c66069a28c126"> 4947</a></span><span class="preprocessor">#define RTC_TR_MNU_2                  (0x4UL &lt;&lt; RTC_TR_MNU_Pos)                 </span></div>
<div class="line"><a id="l04948" name="l04948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75b76249e63af249061c0c5532a2a4e5"> 4948</a></span><span class="preprocessor">#define RTC_TR_MNU_3                  (0x8UL &lt;&lt; RTC_TR_MNU_Pos)                 </span></div>
<div class="line"><a id="l04949" name="l04949"></a><span class="lineno"> 4949</span><span class="preprocessor">#define RTC_TR_ST_Pos                 (4U)</span></div>
<div class="line"><a id="l04950" name="l04950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ae841c3e4f90face971c95f1228419"> 4950</a></span><span class="preprocessor">#define RTC_TR_ST_Msk                 (0x7UL &lt;&lt; RTC_TR_ST_Pos)                  </span></div>
<div class="line"><a id="l04951" name="l04951"></a><span class="lineno"> 4951</span><span class="preprocessor">#define RTC_TR_ST                     RTC_TR_ST_Msk</span></div>
<div class="line"><a id="l04952" name="l04952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0"> 4952</a></span><span class="preprocessor">#define RTC_TR_ST_0                   (0x1UL &lt;&lt; RTC_TR_ST_Pos)                  </span></div>
<div class="line"><a id="l04953" name="l04953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9"> 4953</a></span><span class="preprocessor">#define RTC_TR_ST_1                   (0x2UL &lt;&lt; RTC_TR_ST_Pos)                  </span></div>
<div class="line"><a id="l04954" name="l04954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5f0413990c26a5cf9a857d10243e9b"> 4954</a></span><span class="preprocessor">#define RTC_TR_ST_2                   (0x4UL &lt;&lt; RTC_TR_ST_Pos)                  </span></div>
<div class="line"><a id="l04955" name="l04955"></a><span class="lineno"> 4955</span><span class="preprocessor">#define RTC_TR_SU_Pos                 (0U)</span></div>
<div class="line"><a id="l04956" name="l04956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac65138b7d68cf4db6e391a5e3d31d4a5"> 4956</a></span><span class="preprocessor">#define RTC_TR_SU_Msk                 (0xFUL &lt;&lt; RTC_TR_SU_Pos)                  </span></div>
<div class="line"><a id="l04957" name="l04957"></a><span class="lineno"> 4957</span><span class="preprocessor">#define RTC_TR_SU                     RTC_TR_SU_Msk</span></div>
<div class="line"><a id="l04958" name="l04958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3"> 4958</a></span><span class="preprocessor">#define RTC_TR_SU_0                   (0x1UL &lt;&lt; RTC_TR_SU_Pos)                  </span></div>
<div class="line"><a id="l04959" name="l04959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6eef03c1de3719d801c970eec53e7500"> 4959</a></span><span class="preprocessor">#define RTC_TR_SU_1                   (0x2UL &lt;&lt; RTC_TR_SU_Pos)                  </span></div>
<div class="line"><a id="l04960" name="l04960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbe7e738c8adaaf24f6faca467d6fde2"> 4960</a></span><span class="preprocessor">#define RTC_TR_SU_2                   (0x4UL &lt;&lt; RTC_TR_SU_Pos)                  </span></div>
<div class="line"><a id="l04961" name="l04961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3"> 4961</a></span><span class="preprocessor">#define RTC_TR_SU_3                   (0x8UL &lt;&lt; RTC_TR_SU_Pos)                  </span></div>
<div class="line"><a id="l04963" name="l04963"></a><span class="lineno"> 4963</span><span class="comment">/********************  Bits definition for RTC_DR register  *******************/</span></div>
<div class="line"><a id="l04964" name="l04964"></a><span class="lineno"> 4964</span><span class="preprocessor">#define RTC_DR_YT_Pos                 (20U)</span></div>
<div class="line"><a id="l04965" name="l04965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ad13d2dbed87fd51194b4d7b080f759"> 4965</a></span><span class="preprocessor">#define RTC_DR_YT_Msk                 (0xFUL &lt;&lt; RTC_DR_YT_Pos)                  </span></div>
<div class="line"><a id="l04966" name="l04966"></a><span class="lineno"> 4966</span><span class="preprocessor">#define RTC_DR_YT                     RTC_DR_YT_Msk</span></div>
<div class="line"><a id="l04967" name="l04967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a733698a85cc8f26d346ec8c61c7937"> 4967</a></span><span class="preprocessor">#define RTC_DR_YT_0                   (0x1UL &lt;&lt; RTC_DR_YT_Pos)                  </span></div>
<div class="line"><a id="l04968" name="l04968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9"> 4968</a></span><span class="preprocessor">#define RTC_DR_YT_1                   (0x2UL &lt;&lt; RTC_DR_YT_Pos)                  </span></div>
<div class="line"><a id="l04969" name="l04969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435"> 4969</a></span><span class="preprocessor">#define RTC_DR_YT_2                   (0x4UL &lt;&lt; RTC_DR_YT_Pos)                  </span></div>
<div class="line"><a id="l04970" name="l04970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e7cf7875d489f89d949178e0294d555"> 4970</a></span><span class="preprocessor">#define RTC_DR_YT_3                   (0x8UL &lt;&lt; RTC_DR_YT_Pos)                  </span></div>
<div class="line"><a id="l04971" name="l04971"></a><span class="lineno"> 4971</span><span class="preprocessor">#define RTC_DR_YU_Pos                 (16U)</span></div>
<div class="line"><a id="l04972" name="l04972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261de093e10c99df510d650bea7b65bb"> 4972</a></span><span class="preprocessor">#define RTC_DR_YU_Msk                 (0xFUL &lt;&lt; RTC_DR_YU_Pos)                  </span></div>
<div class="line"><a id="l04973" name="l04973"></a><span class="lineno"> 4973</span><span class="preprocessor">#define RTC_DR_YU                     RTC_DR_YU_Msk</span></div>
<div class="line"><a id="l04974" name="l04974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeda03e9857e9009b6212df5f97a5d09f"> 4974</a></span><span class="preprocessor">#define RTC_DR_YU_0                   (0x1UL &lt;&lt; RTC_DR_YU_Pos)                  </span></div>
<div class="line"><a id="l04975" name="l04975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb0b5f7684e31cb1665a848b91601249"> 4975</a></span><span class="preprocessor">#define RTC_DR_YU_1                   (0x2UL &lt;&lt; RTC_DR_YU_Pos)                  </span></div>
<div class="line"><a id="l04976" name="l04976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01f200469dbc8159adc3b4f25375b601"> 4976</a></span><span class="preprocessor">#define RTC_DR_YU_2                   (0x4UL &lt;&lt; RTC_DR_YU_Pos)                  </span></div>
<div class="line"><a id="l04977" name="l04977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga592372ccddc93b10e81ed705c9c0f9bc"> 4977</a></span><span class="preprocessor">#define RTC_DR_YU_3                   (0x8UL &lt;&lt; RTC_DR_YU_Pos)                  </span></div>
<div class="line"><a id="l04978" name="l04978"></a><span class="lineno"> 4978</span><span class="preprocessor">#define RTC_DR_WDU_Pos                (13U)</span></div>
<div class="line"><a id="l04979" name="l04979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaa60c7147ae02cf5d6e2ee2c87fb5e7"> 4979</a></span><span class="preprocessor">#define RTC_DR_WDU_Msk                (0x7UL &lt;&lt; RTC_DR_WDU_Pos)                 </span></div>
<div class="line"><a id="l04980" name="l04980"></a><span class="lineno"> 4980</span><span class="preprocessor">#define RTC_DR_WDU                    RTC_DR_WDU_Msk</span></div>
<div class="line"><a id="l04981" name="l04981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30cb803b191670a41aea89a91e53fe61"> 4981</a></span><span class="preprocessor">#define RTC_DR_WDU_0                  (0x1UL &lt;&lt; RTC_DR_WDU_Pos)                 </span></div>
<div class="line"><a id="l04982" name="l04982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd26d3601bf8b119af8f96a65a1de60e"> 4982</a></span><span class="preprocessor">#define RTC_DR_WDU_1                  (0x2UL &lt;&lt; RTC_DR_WDU_Pos)                 </span></div>
<div class="line"><a id="l04983" name="l04983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77e907e5efced7628e9933e7cfb4cac6"> 4983</a></span><span class="preprocessor">#define RTC_DR_WDU_2                  (0x4UL &lt;&lt; RTC_DR_WDU_Pos)                 </span></div>
<div class="line"><a id="l04984" name="l04984"></a><span class="lineno"> 4984</span><span class="preprocessor">#define RTC_DR_MT_Pos                 (12U)</span></div>
<div class="line"><a id="l04985" name="l04985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5358d94c842b122b8bd260a855afb483"> 4985</a></span><span class="preprocessor">#define RTC_DR_MT_Msk                 (0x1UL &lt;&lt; RTC_DR_MT_Pos)                  </span></div>
<div class="line"><a id="l04986" name="l04986"></a><span class="lineno"> 4986</span><span class="preprocessor">#define RTC_DR_MT                     RTC_DR_MT_Msk</span></div>
<div class="line"><a id="l04987" name="l04987"></a><span class="lineno"> 4987</span><span class="preprocessor">#define RTC_DR_MU_Pos                 (8U)</span></div>
<div class="line"><a id="l04988" name="l04988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga614964ed52cb7da4ee76a0f3d16e57bb"> 4988</a></span><span class="preprocessor">#define RTC_DR_MU_Msk                 (0xFUL &lt;&lt; RTC_DR_MU_Pos)                  </span></div>
<div class="line"><a id="l04989" name="l04989"></a><span class="lineno"> 4989</span><span class="preprocessor">#define RTC_DR_MU                     RTC_DR_MU_Msk</span></div>
<div class="line"><a id="l04990" name="l04990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54f64678df9fe08a2afd732c275ae7a0"> 4990</a></span><span class="preprocessor">#define RTC_DR_MU_0                   (0x1UL &lt;&lt; RTC_DR_MU_Pos)                  </span></div>
<div class="line"><a id="l04991" name="l04991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7845ded502c4cc9faeeb6215955f6f1"> 4991</a></span><span class="preprocessor">#define RTC_DR_MU_1                   (0x2UL &lt;&lt; RTC_DR_MU_Pos)                  </span></div>
<div class="line"><a id="l04992" name="l04992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47a14479cfe6791d300b9a556d158abe"> 4992</a></span><span class="preprocessor">#define RTC_DR_MU_2                   (0x4UL &lt;&lt; RTC_DR_MU_Pos)                  </span></div>
<div class="line"><a id="l04993" name="l04993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a420b221dec229c053295c44bcac1b1"> 4993</a></span><span class="preprocessor">#define RTC_DR_MU_3                   (0x8UL &lt;&lt; RTC_DR_MU_Pos)                  </span></div>
<div class="line"><a id="l04994" name="l04994"></a><span class="lineno"> 4994</span><span class="preprocessor">#define RTC_DR_DT_Pos                 (4U)</span></div>
<div class="line"><a id="l04995" name="l04995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c3834615b1c186a5122c0735e03e09"> 4995</a></span><span class="preprocessor">#define RTC_DR_DT_Msk                 (0x3UL &lt;&lt; RTC_DR_DT_Pos)                  </span></div>
<div class="line"><a id="l04996" name="l04996"></a><span class="lineno"> 4996</span><span class="preprocessor">#define RTC_DR_DT                     RTC_DR_DT_Msk</span></div>
<div class="line"><a id="l04997" name="l04997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8823ee9be7a191912aeef8252517b8a6"> 4997</a></span><span class="preprocessor">#define RTC_DR_DT_0                   (0x1UL &lt;&lt; RTC_DR_DT_Pos)                  </span></div>
<div class="line"><a id="l04998" name="l04998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546b218e45c1297e39a586204268cf9d"> 4998</a></span><span class="preprocessor">#define RTC_DR_DT_1                   (0x2UL &lt;&lt; RTC_DR_DT_Pos)                  </span></div>
<div class="line"><a id="l04999" name="l04999"></a><span class="lineno"> 4999</span><span class="preprocessor">#define RTC_DR_DU_Pos                 (0U)</span></div>
<div class="line"><a id="l05000" name="l05000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4549c0127eff71ac5e1e3b7ef07bf158"> 5000</a></span><span class="preprocessor">#define RTC_DR_DU_Msk                 (0xFUL &lt;&lt; RTC_DR_DU_Pos)                  </span></div>
<div class="line"><a id="l05001" name="l05001"></a><span class="lineno"> 5001</span><span class="preprocessor">#define RTC_DR_DU                     RTC_DR_DU_Msk</span></div>
<div class="line"><a id="l05002" name="l05002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f"> 5002</a></span><span class="preprocessor">#define RTC_DR_DU_0                   (0x1UL &lt;&lt; RTC_DR_DU_Pos)                  </span></div>
<div class="line"><a id="l05003" name="l05003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79b5d9f674be2ecf85c964da6ac0a2a4"> 5003</a></span><span class="preprocessor">#define RTC_DR_DU_1                   (0x2UL &lt;&lt; RTC_DR_DU_Pos)                  </span></div>
<div class="line"><a id="l05004" name="l05004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1668f84ec4ddec10f6bcff65983df05b"> 5004</a></span><span class="preprocessor">#define RTC_DR_DU_2                   (0x4UL &lt;&lt; RTC_DR_DU_Pos)                  </span></div>
<div class="line"><a id="l05005" name="l05005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad54e249241aebdda778618f35dce9f66"> 5005</a></span><span class="preprocessor">#define RTC_DR_DU_3                   (0x8UL &lt;&lt; RTC_DR_DU_Pos)                  </span></div>
<div class="line"><a id="l05007" name="l05007"></a><span class="lineno"> 5007</span><span class="comment">/********************  Bits definition for RTC_CR register  *******************/</span></div>
<div class="line"><a id="l05008" name="l05008"></a><span class="lineno"> 5008</span><span class="preprocessor">#define RTC_CR_COE_Pos                (23U)</span></div>
<div class="line"><a id="l05009" name="l05009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35471924ed2a9a83b6af8bd8e2251f8b"> 5009</a></span><span class="preprocessor">#define RTC_CR_COE_Msk                (0x1UL &lt;&lt; RTC_CR_COE_Pos)                 </span></div>
<div class="line"><a id="l05010" name="l05010"></a><span class="lineno"> 5010</span><span class="preprocessor">#define RTC_CR_COE                    RTC_CR_COE_Msk</span></div>
<div class="line"><a id="l05011" name="l05011"></a><span class="lineno"> 5011</span><span class="preprocessor">#define RTC_CR_OSEL_Pos               (21U)</span></div>
<div class="line"><a id="l05012" name="l05012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb684c910bd8e726378e0b51732f952f"> 5012</a></span><span class="preprocessor">#define RTC_CR_OSEL_Msk               (0x3UL &lt;&lt; RTC_CR_OSEL_Pos)                </span></div>
<div class="line"><a id="l05013" name="l05013"></a><span class="lineno"> 5013</span><span class="preprocessor">#define RTC_CR_OSEL                   RTC_CR_OSEL_Msk</span></div>
<div class="line"><a id="l05014" name="l05014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe506838823e3b172a9ed4a3fec7321a"> 5014</a></span><span class="preprocessor">#define RTC_CR_OSEL_0                 (0x1UL &lt;&lt; RTC_CR_OSEL_Pos)                </span></div>
<div class="line"><a id="l05015" name="l05015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15fb33aaad62c71bbba2f96652eefb8c"> 5015</a></span><span class="preprocessor">#define RTC_CR_OSEL_1                 (0x2UL &lt;&lt; RTC_CR_OSEL_Pos)                </span></div>
<div class="line"><a id="l05016" name="l05016"></a><span class="lineno"> 5016</span><span class="preprocessor">#define RTC_CR_POL_Pos                (20U)</span></div>
<div class="line"><a id="l05017" name="l05017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga717b2d78f96be49ba9d262f3a0eb09e4"> 5017</a></span><span class="preprocessor">#define RTC_CR_POL_Msk                (0x1UL &lt;&lt; RTC_CR_POL_Pos)                 </span></div>
<div class="line"><a id="l05018" name="l05018"></a><span class="lineno"> 5018</span><span class="preprocessor">#define RTC_CR_POL                    RTC_CR_POL_Msk</span></div>
<div class="line"><a id="l05019" name="l05019"></a><span class="lineno"> 5019</span><span class="preprocessor">#define RTC_CR_COSEL_Pos              (19U)</span></div>
<div class="line"><a id="l05020" name="l05020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8dc824636e99382fcd50b39a6fce8dc"> 5020</a></span><span class="preprocessor">#define RTC_CR_COSEL_Msk              (0x1UL &lt;&lt; RTC_CR_COSEL_Pos)               </span></div>
<div class="line"><a id="l05021" name="l05021"></a><span class="lineno"> 5021</span><span class="preprocessor">#define RTC_CR_COSEL                  RTC_CR_COSEL_Msk</span></div>
<div class="line"><a id="l05022" name="l05022"></a><span class="lineno"> 5022</span><span class="preprocessor">#define RTC_CR_BKP_Pos                 (18U)</span></div>
<div class="line"><a id="l05023" name="l05023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3675c7d64de46ab9f1cf279d7abaffe2"> 5023</a></span><span class="preprocessor">#define RTC_CR_BKP_Msk                 (0x1UL &lt;&lt; RTC_CR_BKP_Pos)                </span></div>
<div class="line"><a id="l05024" name="l05024"></a><span class="lineno"> 5024</span><span class="preprocessor">#define RTC_CR_BKP                     RTC_CR_BKP_Msk</span></div>
<div class="line"><a id="l05025" name="l05025"></a><span class="lineno"> 5025</span><span class="preprocessor">#define RTC_CR_SUB1H_Pos              (17U)</span></div>
<div class="line"><a id="l05026" name="l05026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62402c843252c70670b4b6c9ffec5880"> 5026</a></span><span class="preprocessor">#define RTC_CR_SUB1H_Msk              (0x1UL &lt;&lt; RTC_CR_SUB1H_Pos)               </span></div>
<div class="line"><a id="l05027" name="l05027"></a><span class="lineno"> 5027</span><span class="preprocessor">#define RTC_CR_SUB1H                  RTC_CR_SUB1H_Msk</span></div>
<div class="line"><a id="l05028" name="l05028"></a><span class="lineno"> 5028</span><span class="preprocessor">#define RTC_CR_ADD1H_Pos              (16U)</span></div>
<div class="line"><a id="l05029" name="l05029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01aac32ee74fbafd54de75ee53bf1417"> 5029</a></span><span class="preprocessor">#define RTC_CR_ADD1H_Msk              (0x1UL &lt;&lt; RTC_CR_ADD1H_Pos)               </span></div>
<div class="line"><a id="l05030" name="l05030"></a><span class="lineno"> 5030</span><span class="preprocessor">#define RTC_CR_ADD1H                  RTC_CR_ADD1H_Msk</span></div>
<div class="line"><a id="l05031" name="l05031"></a><span class="lineno"> 5031</span><span class="preprocessor">#define RTC_CR_TSIE_Pos               (15U)</span></div>
<div class="line"><a id="l05032" name="l05032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b81fdfb0dbd9719e0eee7b39450bb31"> 5032</a></span><span class="preprocessor">#define RTC_CR_TSIE_Msk               (0x1UL &lt;&lt; RTC_CR_TSIE_Pos)                </span></div>
<div class="line"><a id="l05033" name="l05033"></a><span class="lineno"> 5033</span><span class="preprocessor">#define RTC_CR_TSIE                   RTC_CR_TSIE_Msk</span></div>
<div class="line"><a id="l05034" name="l05034"></a><span class="lineno"> 5034</span><span class="preprocessor">#define RTC_CR_WUTIE_Pos              (14U)</span></div>
<div class="line"><a id="l05035" name="l05035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83d862c5a5e56813b86246d22821ac9b"> 5035</a></span><span class="preprocessor">#define RTC_CR_WUTIE_Msk              (0x1UL &lt;&lt; RTC_CR_WUTIE_Pos)               </span></div>
<div class="line"><a id="l05036" name="l05036"></a><span class="lineno"> 5036</span><span class="preprocessor">#define RTC_CR_WUTIE                  RTC_CR_WUTIE_Msk</span></div>
<div class="line"><a id="l05037" name="l05037"></a><span class="lineno"> 5037</span><span class="preprocessor">#define RTC_CR_ALRBIE_Pos             (13U)</span></div>
<div class="line"><a id="l05038" name="l05038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e79f603f18cfbc266cc55162b739260"> 5038</a></span><span class="preprocessor">#define RTC_CR_ALRBIE_Msk             (0x1UL &lt;&lt; RTC_CR_ALRBIE_Pos)              </span></div>
<div class="line"><a id="l05039" name="l05039"></a><span class="lineno"> 5039</span><span class="preprocessor">#define RTC_CR_ALRBIE                 RTC_CR_ALRBIE_Msk</span></div>
<div class="line"><a id="l05040" name="l05040"></a><span class="lineno"> 5040</span><span class="preprocessor">#define RTC_CR_ALRAIE_Pos             (12U)</span></div>
<div class="line"><a id="l05041" name="l05041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0efcbd64f981117d73fe6d631c48f45e"> 5041</a></span><span class="preprocessor">#define RTC_CR_ALRAIE_Msk             (0x1UL &lt;&lt; RTC_CR_ALRAIE_Pos)              </span></div>
<div class="line"><a id="l05042" name="l05042"></a><span class="lineno"> 5042</span><span class="preprocessor">#define RTC_CR_ALRAIE                 RTC_CR_ALRAIE_Msk</span></div>
<div class="line"><a id="l05043" name="l05043"></a><span class="lineno"> 5043</span><span class="preprocessor">#define RTC_CR_TSE_Pos                (11U)</span></div>
<div class="line"><a id="l05044" name="l05044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2675d723ea5e54a4e6a7c7bd975efcc"> 5044</a></span><span class="preprocessor">#define RTC_CR_TSE_Msk                (0x1UL &lt;&lt; RTC_CR_TSE_Pos)                 </span></div>
<div class="line"><a id="l05045" name="l05045"></a><span class="lineno"> 5045</span><span class="preprocessor">#define RTC_CR_TSE                    RTC_CR_TSE_Msk</span></div>
<div class="line"><a id="l05046" name="l05046"></a><span class="lineno"> 5046</span><span class="preprocessor">#define RTC_CR_WUTE_Pos               (10U)</span></div>
<div class="line"><a id="l05047" name="l05047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5b45d595cd44d31a7f34609b6e7bf1a"> 5047</a></span><span class="preprocessor">#define RTC_CR_WUTE_Msk               (0x1UL &lt;&lt; RTC_CR_WUTE_Pos)                </span></div>
<div class="line"><a id="l05048" name="l05048"></a><span class="lineno"> 5048</span><span class="preprocessor">#define RTC_CR_WUTE                   RTC_CR_WUTE_Msk</span></div>
<div class="line"><a id="l05049" name="l05049"></a><span class="lineno"> 5049</span><span class="preprocessor">#define RTC_CR_ALRBE_Pos              (9U)</span></div>
<div class="line"><a id="l05050" name="l05050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae811bd5a731a4d12d5fabc1c1701e7a"> 5050</a></span><span class="preprocessor">#define RTC_CR_ALRBE_Msk              (0x1UL &lt;&lt; RTC_CR_ALRBE_Pos)               </span></div>
<div class="line"><a id="l05051" name="l05051"></a><span class="lineno"> 5051</span><span class="preprocessor">#define RTC_CR_ALRBE                  RTC_CR_ALRBE_Msk</span></div>
<div class="line"><a id="l05052" name="l05052"></a><span class="lineno"> 5052</span><span class="preprocessor">#define RTC_CR_ALRAE_Pos              (8U)</span></div>
<div class="line"><a id="l05053" name="l05053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1adc6f86be463291c228b8a2bd3cfa40"> 5053</a></span><span class="preprocessor">#define RTC_CR_ALRAE_Msk              (0x1UL &lt;&lt; RTC_CR_ALRAE_Pos)               </span></div>
<div class="line"><a id="l05054" name="l05054"></a><span class="lineno"> 5054</span><span class="preprocessor">#define RTC_CR_ALRAE                  RTC_CR_ALRAE_Msk</span></div>
<div class="line"><a id="l05055" name="l05055"></a><span class="lineno"> 5055</span><span class="preprocessor">#define RTC_CR_DCE_Pos                (7U)</span></div>
<div class="line"><a id="l05056" name="l05056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga005e60bfb5de91f5d9635d1e8e63f6d3"> 5056</a></span><span class="preprocessor">#define RTC_CR_DCE_Msk                (0x1UL &lt;&lt; RTC_CR_DCE_Pos)                 </span></div>
<div class="line"><a id="l05057" name="l05057"></a><span class="lineno"> 5057</span><span class="preprocessor">#define RTC_CR_DCE                    RTC_CR_DCE_Msk</span></div>
<div class="line"><a id="l05058" name="l05058"></a><span class="lineno"> 5058</span><span class="preprocessor">#define RTC_CR_FMT_Pos                (6U)</span></div>
<div class="line"><a id="l05059" name="l05059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6634873135b509b3a483abcbd1e0f347"> 5059</a></span><span class="preprocessor">#define RTC_CR_FMT_Msk                (0x1UL &lt;&lt; RTC_CR_FMT_Pos)                 </span></div>
<div class="line"><a id="l05060" name="l05060"></a><span class="lineno"> 5060</span><span class="preprocessor">#define RTC_CR_FMT                    RTC_CR_FMT_Msk</span></div>
<div class="line"><a id="l05061" name="l05061"></a><span class="lineno"> 5061</span><span class="preprocessor">#define RTC_CR_BYPSHAD_Pos            (5U)</span></div>
<div class="line"><a id="l05062" name="l05062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93e690c1dc87dff6f36fea71cf6bb57c"> 5062</a></span><span class="preprocessor">#define RTC_CR_BYPSHAD_Msk            (0x1UL &lt;&lt; RTC_CR_BYPSHAD_Pos)             </span></div>
<div class="line"><a id="l05063" name="l05063"></a><span class="lineno"> 5063</span><span class="preprocessor">#define RTC_CR_BYPSHAD                RTC_CR_BYPSHAD_Msk</span></div>
<div class="line"><a id="l05064" name="l05064"></a><span class="lineno"> 5064</span><span class="preprocessor">#define RTC_CR_REFCKON_Pos            (4U)</span></div>
<div class="line"><a id="l05065" name="l05065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd611d89bc17e379525602d5ea3a7d54"> 5065</a></span><span class="preprocessor">#define RTC_CR_REFCKON_Msk            (0x1UL &lt;&lt; RTC_CR_REFCKON_Pos)             </span></div>
<div class="line"><a id="l05066" name="l05066"></a><span class="lineno"> 5066</span><span class="preprocessor">#define RTC_CR_REFCKON                RTC_CR_REFCKON_Msk</span></div>
<div class="line"><a id="l05067" name="l05067"></a><span class="lineno"> 5067</span><span class="preprocessor">#define RTC_CR_TSEDGE_Pos             (3U)</span></div>
<div class="line"><a id="l05068" name="l05068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ea0c6b68ad8797d97693cbc7fe76d8e"> 5068</a></span><span class="preprocessor">#define RTC_CR_TSEDGE_Msk             (0x1UL &lt;&lt; RTC_CR_TSEDGE_Pos)              </span></div>
<div class="line"><a id="l05069" name="l05069"></a><span class="lineno"> 5069</span><span class="preprocessor">#define RTC_CR_TSEDGE                 RTC_CR_TSEDGE_Msk</span></div>
<div class="line"><a id="l05070" name="l05070"></a><span class="lineno"> 5070</span><span class="preprocessor">#define RTC_CR_WUCKSEL_Pos            (0U)</span></div>
<div class="line"><a id="l05071" name="l05071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1961b22823e4f592ac8d1733e079e2a"> 5071</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL_Msk            (0x7UL &lt;&lt; RTC_CR_WUCKSEL_Pos)             </span></div>
<div class="line"><a id="l05072" name="l05072"></a><span class="lineno"> 5072</span><span class="preprocessor">#define RTC_CR_WUCKSEL                RTC_CR_WUCKSEL_Msk</span></div>
<div class="line"><a id="l05073" name="l05073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f03056e9aa78c133af90b60af72ba79"> 5073</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL_0              (0x1UL &lt;&lt; RTC_CR_WUCKSEL_Pos)             </span></div>
<div class="line"><a id="l05074" name="l05074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360f7ccf7a89c5091f4affe6d1019215"> 5074</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL_1              (0x2UL &lt;&lt; RTC_CR_WUCKSEL_Pos)             </span></div>
<div class="line"><a id="l05075" name="l05075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad247ac722f6900744cdc16f8f45ed923"> 5075</a></span><span class="preprocessor">#define RTC_CR_WUCKSEL_2              (0x4UL &lt;&lt; RTC_CR_WUCKSEL_Pos)             </span></div>
<div class="line"><a id="l05077" name="l05077"></a><span class="lineno"> 5077</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l05078" name="l05078"></a><span class="lineno"> 5078</span><span class="preprocessor">#define RTC_CR_BCK                     RTC_CR_BKP</span></div>
<div class="line"><a id="l05079" name="l05079"></a><span class="lineno"> 5079</span> </div>
<div class="line"><a id="l05080" name="l05080"></a><span class="lineno"> 5080</span><span class="comment">/********************  Bits definition for RTC_ISR register  ******************/</span></div>
<div class="line"><a id="l05081" name="l05081"></a><span class="lineno"> 5081</span><span class="preprocessor">#define RTC_ISR_RECALPF_Pos           (16U)</span></div>
<div class="line"><a id="l05082" name="l05082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ab18f49ac6ab32322ebb58131a456ea"> 5082</a></span><span class="preprocessor">#define RTC_ISR_RECALPF_Msk           (0x1UL &lt;&lt; RTC_ISR_RECALPF_Pos)            </span></div>
<div class="line"><a id="l05083" name="l05083"></a><span class="lineno"> 5083</span><span class="preprocessor">#define RTC_ISR_RECALPF               RTC_ISR_RECALPF_Msk</span></div>
<div class="line"><a id="l05084" name="l05084"></a><span class="lineno"> 5084</span><span class="preprocessor">#define RTC_ISR_TAMP1F_Pos            (13U)</span></div>
<div class="line"><a id="l05085" name="l05085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84bbb84dba6aef26a16b2410c3a3ec5d"> 5085</a></span><span class="preprocessor">#define RTC_ISR_TAMP1F_Msk            (0x1UL &lt;&lt; RTC_ISR_TAMP1F_Pos)             </span></div>
<div class="line"><a id="l05086" name="l05086"></a><span class="lineno"> 5086</span><span class="preprocessor">#define RTC_ISR_TAMP1F                RTC_ISR_TAMP1F_Msk</span></div>
<div class="line"><a id="l05087" name="l05087"></a><span class="lineno"> 5087</span><span class="preprocessor">#define RTC_ISR_TAMP2F_Pos            (14U)</span></div>
<div class="line"><a id="l05088" name="l05088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga436cbba9b17ad91735e876596c8a6914"> 5088</a></span><span class="preprocessor">#define RTC_ISR_TAMP2F_Msk            (0x1UL &lt;&lt; RTC_ISR_TAMP2F_Pos)             </span></div>
<div class="line"><a id="l05089" name="l05089"></a><span class="lineno"> 5089</span><span class="preprocessor">#define RTC_ISR_TAMP2F                RTC_ISR_TAMP2F_Msk</span></div>
<div class="line"><a id="l05090" name="l05090"></a><span class="lineno"> 5090</span><span class="preprocessor">#define RTC_ISR_TSOVF_Pos             (12U)</span></div>
<div class="line"><a id="l05091" name="l05091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a44c6cf950526be3f768c9175e3e62e"> 5091</a></span><span class="preprocessor">#define RTC_ISR_TSOVF_Msk             (0x1UL &lt;&lt; RTC_ISR_TSOVF_Pos)              </span></div>
<div class="line"><a id="l05092" name="l05092"></a><span class="lineno"> 5092</span><span class="preprocessor">#define RTC_ISR_TSOVF                 RTC_ISR_TSOVF_Msk</span></div>
<div class="line"><a id="l05093" name="l05093"></a><span class="lineno"> 5093</span><span class="preprocessor">#define RTC_ISR_TSF_Pos               (11U)</span></div>
<div class="line"><a id="l05094" name="l05094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f5151d79a2761d423ddbc0b6c3cca1f"> 5094</a></span><span class="preprocessor">#define RTC_ISR_TSF_Msk               (0x1UL &lt;&lt; RTC_ISR_TSF_Pos)                </span></div>
<div class="line"><a id="l05095" name="l05095"></a><span class="lineno"> 5095</span><span class="preprocessor">#define RTC_ISR_TSF                   RTC_ISR_TSF_Msk</span></div>
<div class="line"><a id="l05096" name="l05096"></a><span class="lineno"> 5096</span><span class="preprocessor">#define RTC_ISR_WUTF_Pos              (10U)</span></div>
<div class="line"><a id="l05097" name="l05097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53360cc2baf2a2142289493b2a16c372"> 5097</a></span><span class="preprocessor">#define RTC_ISR_WUTF_Msk              (0x1UL &lt;&lt; RTC_ISR_WUTF_Pos)               </span></div>
<div class="line"><a id="l05098" name="l05098"></a><span class="lineno"> 5098</span><span class="preprocessor">#define RTC_ISR_WUTF                  RTC_ISR_WUTF_Msk</span></div>
<div class="line"><a id="l05099" name="l05099"></a><span class="lineno"> 5099</span><span class="preprocessor">#define RTC_ISR_ALRBF_Pos             (9U)</span></div>
<div class="line"><a id="l05100" name="l05100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac80e30a64a34bd547229f68b76d63a87"> 5100</a></span><span class="preprocessor">#define RTC_ISR_ALRBF_Msk             (0x1UL &lt;&lt; RTC_ISR_ALRBF_Pos)              </span></div>
<div class="line"><a id="l05101" name="l05101"></a><span class="lineno"> 5101</span><span class="preprocessor">#define RTC_ISR_ALRBF                 RTC_ISR_ALRBF_Msk</span></div>
<div class="line"><a id="l05102" name="l05102"></a><span class="lineno"> 5102</span><span class="preprocessor">#define RTC_ISR_ALRAF_Pos             (8U)</span></div>
<div class="line"><a id="l05103" name="l05103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5aeb3a57686a3bca74ebce43559161e"> 5103</a></span><span class="preprocessor">#define RTC_ISR_ALRAF_Msk             (0x1UL &lt;&lt; RTC_ISR_ALRAF_Pos)              </span></div>
<div class="line"><a id="l05104" name="l05104"></a><span class="lineno"> 5104</span><span class="preprocessor">#define RTC_ISR_ALRAF                 RTC_ISR_ALRAF_Msk</span></div>
<div class="line"><a id="l05105" name="l05105"></a><span class="lineno"> 5105</span><span class="preprocessor">#define RTC_ISR_INIT_Pos              (7U)</span></div>
<div class="line"><a id="l05106" name="l05106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5e864e670cc4643c1e65b21da150c74"> 5106</a></span><span class="preprocessor">#define RTC_ISR_INIT_Msk              (0x1UL &lt;&lt; RTC_ISR_INIT_Pos)               </span></div>
<div class="line"><a id="l05107" name="l05107"></a><span class="lineno"> 5107</span><span class="preprocessor">#define RTC_ISR_INIT                  RTC_ISR_INIT_Msk</span></div>
<div class="line"><a id="l05108" name="l05108"></a><span class="lineno"> 5108</span><span class="preprocessor">#define RTC_ISR_INITF_Pos             (6U)</span></div>
<div class="line"><a id="l05109" name="l05109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a29ce1f3e261024726679c17f42a9b1"> 5109</a></span><span class="preprocessor">#define RTC_ISR_INITF_Msk             (0x1UL &lt;&lt; RTC_ISR_INITF_Pos)              </span></div>
<div class="line"><a id="l05110" name="l05110"></a><span class="lineno"> 5110</span><span class="preprocessor">#define RTC_ISR_INITF                 RTC_ISR_INITF_Msk</span></div>
<div class="line"><a id="l05111" name="l05111"></a><span class="lineno"> 5111</span><span class="preprocessor">#define RTC_ISR_RSF_Pos               (5U)</span></div>
<div class="line"><a id="l05112" name="l05112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f87ecd7737391a4ff0c236a17dbfd32"> 5112</a></span><span class="preprocessor">#define RTC_ISR_RSF_Msk               (0x1UL &lt;&lt; RTC_ISR_RSF_Pos)                </span></div>
<div class="line"><a id="l05113" name="l05113"></a><span class="lineno"> 5113</span><span class="preprocessor">#define RTC_ISR_RSF                   RTC_ISR_RSF_Msk</span></div>
<div class="line"><a id="l05114" name="l05114"></a><span class="lineno"> 5114</span><span class="preprocessor">#define RTC_ISR_INITS_Pos             (4U)</span></div>
<div class="line"><a id="l05115" name="l05115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25131777233cef2dfffdc178667559e4"> 5115</a></span><span class="preprocessor">#define RTC_ISR_INITS_Msk             (0x1UL &lt;&lt; RTC_ISR_INITS_Pos)              </span></div>
<div class="line"><a id="l05116" name="l05116"></a><span class="lineno"> 5116</span><span class="preprocessor">#define RTC_ISR_INITS                 RTC_ISR_INITS_Msk</span></div>
<div class="line"><a id="l05117" name="l05117"></a><span class="lineno"> 5117</span><span class="preprocessor">#define RTC_ISR_SHPF_Pos              (3U)</span></div>
<div class="line"><a id="l05118" name="l05118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36cc41c7b626c5047f97fac12337395d"> 5118</a></span><span class="preprocessor">#define RTC_ISR_SHPF_Msk              (0x1UL &lt;&lt; RTC_ISR_SHPF_Pos)               </span></div>
<div class="line"><a id="l05119" name="l05119"></a><span class="lineno"> 5119</span><span class="preprocessor">#define RTC_ISR_SHPF                  RTC_ISR_SHPF_Msk</span></div>
<div class="line"><a id="l05120" name="l05120"></a><span class="lineno"> 5120</span><span class="preprocessor">#define RTC_ISR_WUTWF_Pos             (2U)</span></div>
<div class="line"><a id="l05121" name="l05121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga673f0ff6267142391ca1d37289b305f2"> 5121</a></span><span class="preprocessor">#define RTC_ISR_WUTWF_Msk             (0x1UL &lt;&lt; RTC_ISR_WUTWF_Pos)              </span></div>
<div class="line"><a id="l05122" name="l05122"></a><span class="lineno"> 5122</span><span class="preprocessor">#define RTC_ISR_WUTWF                 RTC_ISR_WUTWF_Msk</span></div>
<div class="line"><a id="l05123" name="l05123"></a><span class="lineno"> 5123</span><span class="preprocessor">#define RTC_ISR_ALRBWF_Pos            (1U)</span></div>
<div class="line"><a id="l05124" name="l05124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cf9f3b0159c2f29749babdc55ef1a1b"> 5124</a></span><span class="preprocessor">#define RTC_ISR_ALRBWF_Msk            (0x1UL &lt;&lt; RTC_ISR_ALRBWF_Pos)             </span></div>
<div class="line"><a id="l05125" name="l05125"></a><span class="lineno"> 5125</span><span class="preprocessor">#define RTC_ISR_ALRBWF                RTC_ISR_ALRBWF_Msk</span></div>
<div class="line"><a id="l05126" name="l05126"></a><span class="lineno"> 5126</span><span class="preprocessor">#define RTC_ISR_ALRAWF_Pos            (0U)</span></div>
<div class="line"><a id="l05127" name="l05127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4d96dae4fdd343fe6e9ebc7c5f7d80d"> 5127</a></span><span class="preprocessor">#define RTC_ISR_ALRAWF_Msk            (0x1UL &lt;&lt; RTC_ISR_ALRAWF_Pos)             </span></div>
<div class="line"><a id="l05128" name="l05128"></a><span class="lineno"> 5128</span><span class="preprocessor">#define RTC_ISR_ALRAWF                RTC_ISR_ALRAWF_Msk</span></div>
<div class="line"><a id="l05129" name="l05129"></a><span class="lineno"> 5129</span> </div>
<div class="line"><a id="l05130" name="l05130"></a><span class="lineno"> 5130</span><span class="comment">/********************  Bits definition for RTC_PRER register  *****************/</span></div>
<div class="line"><a id="l05131" name="l05131"></a><span class="lineno"> 5131</span><span class="preprocessor">#define RTC_PRER_PREDIV_A_Pos         (16U)</span></div>
<div class="line"><a id="l05132" name="l05132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f883861bb963a097885c5773f3c0b15"> 5132</a></span><span class="preprocessor">#define RTC_PRER_PREDIV_A_Msk         (0x7FUL &lt;&lt; RTC_PRER_PREDIV_A_Pos)         </span></div>
<div class="line"><a id="l05133" name="l05133"></a><span class="lineno"> 5133</span><span class="preprocessor">#define RTC_PRER_PREDIV_A             RTC_PRER_PREDIV_A_Msk</span></div>
<div class="line"><a id="l05134" name="l05134"></a><span class="lineno"> 5134</span><span class="preprocessor">#define RTC_PRER_PREDIV_S_Pos         (0U)</span></div>
<div class="line"><a id="l05135" name="l05135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga776acde6c1789c37371eb440492825ab"> 5135</a></span><span class="preprocessor">#define RTC_PRER_PREDIV_S_Msk         (0x7FFFUL &lt;&lt; RTC_PRER_PREDIV_S_Pos)       </span></div>
<div class="line"><a id="l05136" name="l05136"></a><span class="lineno"> 5136</span><span class="preprocessor">#define RTC_PRER_PREDIV_S             RTC_PRER_PREDIV_S_Msk</span></div>
<div class="line"><a id="l05137" name="l05137"></a><span class="lineno"> 5137</span> </div>
<div class="line"><a id="l05138" name="l05138"></a><span class="lineno"> 5138</span><span class="comment">/********************  Bits definition for RTC_WUTR register  *****************/</span></div>
<div class="line"><a id="l05139" name="l05139"></a><span class="lineno"> 5139</span><span class="preprocessor">#define RTC_WUTR_WUT_Pos              (0U)</span></div>
<div class="line"><a id="l05140" name="l05140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c2d178daf42c0febdbf67583a83b6a0"> 5140</a></span><span class="preprocessor">#define RTC_WUTR_WUT_Msk              (0xFFFFUL &lt;&lt; RTC_WUTR_WUT_Pos)            </span></div>
<div class="line"><a id="l05141" name="l05141"></a><span class="lineno"> 5141</span><span class="preprocessor">#define RTC_WUTR_WUT                  RTC_WUTR_WUT_Msk</span></div>
<div class="line"><a id="l05142" name="l05142"></a><span class="lineno"> 5142</span> </div>
<div class="line"><a id="l05143" name="l05143"></a><span class="lineno"> 5143</span><span class="comment">/********************  Bits definition for RTC_CALIBR register  ***************/</span></div>
<div class="line"><a id="l05144" name="l05144"></a><span class="lineno"> 5144</span><span class="preprocessor">#define RTC_CALIBR_DCS_Pos            (7U)</span></div>
<div class="line"><a id="l05145" name="l05145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac975f6abc1ae98deb38d1c523a564431"> 5145</a></span><span class="preprocessor">#define RTC_CALIBR_DCS_Msk            (0x1UL &lt;&lt; RTC_CALIBR_DCS_Pos)             </span></div>
<div class="line"><a id="l05146" name="l05146"></a><span class="lineno"> 5146</span><span class="preprocessor">#define RTC_CALIBR_DCS                RTC_CALIBR_DCS_Msk</span></div>
<div class="line"><a id="l05147" name="l05147"></a><span class="lineno"> 5147</span><span class="preprocessor">#define RTC_CALIBR_DC_Pos             (0U)</span></div>
<div class="line"><a id="l05148" name="l05148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb0820dbde8c1188a5c045e6e264c1f8"> 5148</a></span><span class="preprocessor">#define RTC_CALIBR_DC_Msk             (0x1FUL &lt;&lt; RTC_CALIBR_DC_Pos)             </span></div>
<div class="line"><a id="l05149" name="l05149"></a><span class="lineno"> 5149</span><span class="preprocessor">#define RTC_CALIBR_DC                 RTC_CALIBR_DC_Msk</span></div>
<div class="line"><a id="l05150" name="l05150"></a><span class="lineno"> 5150</span> </div>
<div class="line"><a id="l05151" name="l05151"></a><span class="lineno"> 5151</span><span class="comment">/********************  Bits definition for RTC_ALRMAR register  ***************/</span></div>
<div class="line"><a id="l05152" name="l05152"></a><span class="lineno"> 5152</span><span class="preprocessor">#define RTC_ALRMAR_MSK4_Pos           (31U)</span></div>
<div class="line"><a id="l05153" name="l05153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ade8f686276ed4761f3741cd928b500"> 5153</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK4_Msk           (0x1UL &lt;&lt; RTC_ALRMAR_MSK4_Pos)            </span></div>
<div class="line"><a id="l05154" name="l05154"></a><span class="lineno"> 5154</span><span class="preprocessor">#define RTC_ALRMAR_MSK4               RTC_ALRMAR_MSK4_Msk</span></div>
<div class="line"><a id="l05155" name="l05155"></a><span class="lineno"> 5155</span><span class="preprocessor">#define RTC_ALRMAR_WDSEL_Pos          (30U)</span></div>
<div class="line"><a id="l05156" name="l05156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccf0424c522933862730917c9c79f81b"> 5156</a></span><span class="preprocessor">#define RTC_ALRMAR_WDSEL_Msk          (0x1UL &lt;&lt; RTC_ALRMAR_WDSEL_Pos)           </span></div>
<div class="line"><a id="l05157" name="l05157"></a><span class="lineno"> 5157</span><span class="preprocessor">#define RTC_ALRMAR_WDSEL              RTC_ALRMAR_WDSEL_Msk</span></div>
<div class="line"><a id="l05158" name="l05158"></a><span class="lineno"> 5158</span><span class="preprocessor">#define RTC_ALRMAR_DT_Pos             (28U)</span></div>
<div class="line"><a id="l05159" name="l05159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b864018e7de62c954d6fff34bde926f"> 5159</a></span><span class="preprocessor">#define RTC_ALRMAR_DT_Msk             (0x3UL &lt;&lt; RTC_ALRMAR_DT_Pos)              </span></div>
<div class="line"><a id="l05160" name="l05160"></a><span class="lineno"> 5160</span><span class="preprocessor">#define RTC_ALRMAR_DT                 RTC_ALRMAR_DT_Msk</span></div>
<div class="line"><a id="l05161" name="l05161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cb880cece843ba5314120abcf14e9fc"> 5161</a></span><span class="preprocessor">#define RTC_ALRMAR_DT_0               (0x1UL &lt;&lt; RTC_ALRMAR_DT_Pos)              </span></div>
<div class="line"><a id="l05162" name="l05162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58"> 5162</a></span><span class="preprocessor">#define RTC_ALRMAR_DT_1               (0x2UL &lt;&lt; RTC_ALRMAR_DT_Pos)              </span></div>
<div class="line"><a id="l05163" name="l05163"></a><span class="lineno"> 5163</span><span class="preprocessor">#define RTC_ALRMAR_DU_Pos             (24U)</span></div>
<div class="line"><a id="l05164" name="l05164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f818fa2666247ad93611752020097b1"> 5164</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_Msk             (0xFUL &lt;&lt; RTC_ALRMAR_DU_Pos)              </span></div>
<div class="line"><a id="l05165" name="l05165"></a><span class="lineno"> 5165</span><span class="preprocessor">#define RTC_ALRMAR_DU                 RTC_ALRMAR_DU_Msk</span></div>
<div class="line"><a id="l05166" name="l05166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga687a85ed4e7623bdb60196f706ab62e9"> 5166</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_0               (0x1UL &lt;&lt; RTC_ALRMAR_DU_Pos)              </span></div>
<div class="line"><a id="l05167" name="l05167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d2ec65de047fdece20083f030cc6cfd"> 5167</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_1               (0x2UL &lt;&lt; RTC_ALRMAR_DU_Pos)              </span></div>
<div class="line"><a id="l05168" name="l05168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0050d5e8d64e4f684e325446ea173a"> 5168</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_2               (0x4UL &lt;&lt; RTC_ALRMAR_DU_Pos)              </span></div>
<div class="line"><a id="l05169" name="l05169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79a55db963d0707fc0ae14bffc51c297"> 5169</a></span><span class="preprocessor">#define RTC_ALRMAR_DU_3               (0x8UL &lt;&lt; RTC_ALRMAR_DU_Pos)              </span></div>
<div class="line"><a id="l05170" name="l05170"></a><span class="lineno"> 5170</span><span class="preprocessor">#define RTC_ALRMAR_MSK3_Pos           (23U)</span></div>
<div class="line"><a id="l05171" name="l05171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b72eca3af2788a6df2aab8efdf48c7e"> 5171</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK3_Msk           (0x1UL &lt;&lt; RTC_ALRMAR_MSK3_Pos)            </span></div>
<div class="line"><a id="l05172" name="l05172"></a><span class="lineno"> 5172</span><span class="preprocessor">#define RTC_ALRMAR_MSK3               RTC_ALRMAR_MSK3_Msk</span></div>
<div class="line"><a id="l05173" name="l05173"></a><span class="lineno"> 5173</span><span class="preprocessor">#define RTC_ALRMAR_PM_Pos             (22U)</span></div>
<div class="line"><a id="l05174" name="l05174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ed4ff622a2ac83edfaadc596995c61a"> 5174</a></span><span class="preprocessor">#define RTC_ALRMAR_PM_Msk             (0x1UL &lt;&lt; RTC_ALRMAR_PM_Pos)              </span></div>
<div class="line"><a id="l05175" name="l05175"></a><span class="lineno"> 5175</span><span class="preprocessor">#define RTC_ALRMAR_PM                 RTC_ALRMAR_PM_Msk</span></div>
<div class="line"><a id="l05176" name="l05176"></a><span class="lineno"> 5176</span><span class="preprocessor">#define RTC_ALRMAR_HT_Pos             (20U)</span></div>
<div class="line"><a id="l05177" name="l05177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfbc262cd63d3a1c5cdf4937cc57ec37"> 5177</a></span><span class="preprocessor">#define RTC_ALRMAR_HT_Msk             (0x3UL &lt;&lt; RTC_ALRMAR_HT_Pos)              </span></div>
<div class="line"><a id="l05178" name="l05178"></a><span class="lineno"> 5178</span><span class="preprocessor">#define RTC_ALRMAR_HT                 RTC_ALRMAR_HT_Msk</span></div>
<div class="line"><a id="l05179" name="l05179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4165b904cdf6bdf4ed6c892d73953453"> 5179</a></span><span class="preprocessor">#define RTC_ALRMAR_HT_0               (0x1UL &lt;&lt; RTC_ALRMAR_HT_Pos)              </span></div>
<div class="line"><a id="l05180" name="l05180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab50f98903ad0183c52c40375d45d4d77"> 5180</a></span><span class="preprocessor">#define RTC_ALRMAR_HT_1               (0x2UL &lt;&lt; RTC_ALRMAR_HT_Pos)              </span></div>
<div class="line"><a id="l05181" name="l05181"></a><span class="lineno"> 5181</span><span class="preprocessor">#define RTC_ALRMAR_HU_Pos             (16U)</span></div>
<div class="line"><a id="l05182" name="l05182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d3da70f04ca3c7c2f90ee0d0d3c9201"> 5182</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_Msk             (0xFUL &lt;&lt; RTC_ALRMAR_HU_Pos)              </span></div>
<div class="line"><a id="l05183" name="l05183"></a><span class="lineno"> 5183</span><span class="preprocessor">#define RTC_ALRMAR_HU                 RTC_ALRMAR_HU_Msk</span></div>
<div class="line"><a id="l05184" name="l05184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756c2c137f6d1f89bba95347245b014c"> 5184</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_0               (0x1UL &lt;&lt; RTC_ALRMAR_HU_Pos)              </span></div>
<div class="line"><a id="l05185" name="l05185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2068b4116fca73a63b1c98f51902acef"> 5185</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_1               (0x2UL &lt;&lt; RTC_ALRMAR_HU_Pos)              </span></div>
<div class="line"><a id="l05186" name="l05186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab7642e83ff425a1fe2695d1100ce7c35"> 5186</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_2               (0x4UL &lt;&lt; RTC_ALRMAR_HU_Pos)              </span></div>
<div class="line"><a id="l05187" name="l05187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f516916142b3ea6110619e8dc600d2a"> 5187</a></span><span class="preprocessor">#define RTC_ALRMAR_HU_3               (0x8UL &lt;&lt; RTC_ALRMAR_HU_Pos)              </span></div>
<div class="line"><a id="l05188" name="l05188"></a><span class="lineno"> 5188</span><span class="preprocessor">#define RTC_ALRMAR_MSK2_Pos           (15U)</span></div>
<div class="line"><a id="l05189" name="l05189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe0fda62acb0b820b859291e4b45e409"> 5189</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK2_Msk           (0x1UL &lt;&lt; RTC_ALRMAR_MSK2_Pos)            </span></div>
<div class="line"><a id="l05190" name="l05190"></a><span class="lineno"> 5190</span><span class="preprocessor">#define RTC_ALRMAR_MSK2               RTC_ALRMAR_MSK2_Msk</span></div>
<div class="line"><a id="l05191" name="l05191"></a><span class="lineno"> 5191</span><span class="preprocessor">#define RTC_ALRMAR_MNT_Pos            (12U)</span></div>
<div class="line"><a id="l05192" name="l05192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac320cc91348b22f3e5c0d6106594c09e"> 5192</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT_Msk            (0x7UL &lt;&lt; RTC_ALRMAR_MNT_Pos)             </span></div>
<div class="line"><a id="l05193" name="l05193"></a><span class="lineno"> 5193</span><span class="preprocessor">#define RTC_ALRMAR_MNT                RTC_ALRMAR_MNT_Msk</span></div>
<div class="line"><a id="l05194" name="l05194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dab36fbc475b7ec4442020f159601c6"> 5194</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT_0              (0x1UL &lt;&lt; RTC_ALRMAR_MNT_Pos)             </span></div>
<div class="line"><a id="l05195" name="l05195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6782f11cc7f8edf401dec2ff436d7968"> 5195</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT_1              (0x2UL &lt;&lt; RTC_ALRMAR_MNT_Pos)             </span></div>
<div class="line"><a id="l05196" name="l05196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf766f39637efe114b38a1aceb352328d"> 5196</a></span><span class="preprocessor">#define RTC_ALRMAR_MNT_2              (0x4UL &lt;&lt; RTC_ALRMAR_MNT_Pos)             </span></div>
<div class="line"><a id="l05197" name="l05197"></a><span class="lineno"> 5197</span><span class="preprocessor">#define RTC_ALRMAR_MNU_Pos            (8U)</span></div>
<div class="line"><a id="l05198" name="l05198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac05e67cdb4da1882dd5b8f5a8fe51bb2"> 5198</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_Msk            (0xFUL &lt;&lt; RTC_ALRMAR_MNU_Pos)             </span></div>
<div class="line"><a id="l05199" name="l05199"></a><span class="lineno"> 5199</span><span class="preprocessor">#define RTC_ALRMAR_MNU                RTC_ALRMAR_MNU_Msk</span></div>
<div class="line"><a id="l05200" name="l05200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f"> 5200</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_0              (0x1UL &lt;&lt; RTC_ALRMAR_MNU_Pos)             </span></div>
<div class="line"><a id="l05201" name="l05201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66"> 5201</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_1              (0x2UL &lt;&lt; RTC_ALRMAR_MNU_Pos)             </span></div>
<div class="line"><a id="l05202" name="l05202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc164d7ff70842858281cfaff5f29374"> 5202</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_2              (0x4UL &lt;&lt; RTC_ALRMAR_MNU_Pos)             </span></div>
<div class="line"><a id="l05203" name="l05203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e1199b4140613e8a1dbe283dd89c772"> 5203</a></span><span class="preprocessor">#define RTC_ALRMAR_MNU_3              (0x8UL &lt;&lt; RTC_ALRMAR_MNU_Pos)             </span></div>
<div class="line"><a id="l05204" name="l05204"></a><span class="lineno"> 5204</span><span class="preprocessor">#define RTC_ALRMAR_MSK1_Pos           (7U)</span></div>
<div class="line"><a id="l05205" name="l05205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga838b33a3595df6fe68152bb31f812beb"> 5205</a></span><span class="preprocessor">#define RTC_ALRMAR_MSK1_Msk           (0x1UL &lt;&lt; RTC_ALRMAR_MSK1_Pos)            </span></div>
<div class="line"><a id="l05206" name="l05206"></a><span class="lineno"> 5206</span><span class="preprocessor">#define RTC_ALRMAR_MSK1               RTC_ALRMAR_MSK1_Msk</span></div>
<div class="line"><a id="l05207" name="l05207"></a><span class="lineno"> 5207</span><span class="preprocessor">#define RTC_ALRMAR_ST_Pos             (4U)</span></div>
<div class="line"><a id="l05208" name="l05208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f558ae0134c82f7f64c31a4d8bb33f0"> 5208</a></span><span class="preprocessor">#define RTC_ALRMAR_ST_Msk             (0x7UL &lt;&lt; RTC_ALRMAR_ST_Pos)              </span></div>
<div class="line"><a id="l05209" name="l05209"></a><span class="lineno"> 5209</span><span class="preprocessor">#define RTC_ALRMAR_ST                 RTC_ALRMAR_ST_Msk</span></div>
<div class="line"><a id="l05210" name="l05210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae5c1ad41702da26788f5ef52c0d05ca"> 5210</a></span><span class="preprocessor">#define RTC_ALRMAR_ST_0               (0x1UL &lt;&lt; RTC_ALRMAR_ST_Pos)              </span></div>
<div class="line"><a id="l05211" name="l05211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e771d8055c52a1186d3f47dd567457a"> 5211</a></span><span class="preprocessor">#define RTC_ALRMAR_ST_1               (0x2UL &lt;&lt; RTC_ALRMAR_ST_Pos)              </span></div>
<div class="line"><a id="l05212" name="l05212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97"> 5212</a></span><span class="preprocessor">#define RTC_ALRMAR_ST_2               (0x4UL &lt;&lt; RTC_ALRMAR_ST_Pos)              </span></div>
<div class="line"><a id="l05213" name="l05213"></a><span class="lineno"> 5213</span><span class="preprocessor">#define RTC_ALRMAR_SU_Pos             (0U)</span></div>
<div class="line"><a id="l05214" name="l05214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37bf69143ae7921782d1baa390c1c866"> 5214</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_Msk             (0xFUL &lt;&lt; RTC_ALRMAR_SU_Pos)              </span></div>
<div class="line"><a id="l05215" name="l05215"></a><span class="lineno"> 5215</span><span class="preprocessor">#define RTC_ALRMAR_SU                 RTC_ALRMAR_SU_Msk</span></div>
<div class="line"><a id="l05216" name="l05216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf99585af681202a201178f8156dffe"> 5216</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_0               (0x1UL &lt;&lt; RTC_ALRMAR_SU_Pos)              </span></div>
<div class="line"><a id="l05217" name="l05217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d7edbd0609415ca3a328f8498c4a63c"> 5217</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_1               (0x2UL &lt;&lt; RTC_ALRMAR_SU_Pos)              </span></div>
<div class="line"><a id="l05218" name="l05218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga485a8c274aa56f705dc1363484d7085f"> 5218</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_2               (0x4UL &lt;&lt; RTC_ALRMAR_SU_Pos)              </span></div>
<div class="line"><a id="l05219" name="l05219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9d41833996dbd77a0bfbcd9889957a2"> 5219</a></span><span class="preprocessor">#define RTC_ALRMAR_SU_3               (0x8UL &lt;&lt; RTC_ALRMAR_SU_Pos)              </span></div>
<div class="line"><a id="l05221" name="l05221"></a><span class="lineno"> 5221</span><span class="comment">/********************  Bits definition for RTC_ALRMBR register  ***************/</span></div>
<div class="line"><a id="l05222" name="l05222"></a><span class="lineno"> 5222</span><span class="preprocessor">#define RTC_ALRMBR_MSK4_Pos           (31U)</span></div>
<div class="line"><a id="l05223" name="l05223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6359d5b79cd667e4f7f093e0d0ee8320"> 5223</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK4_Msk           (0x1UL &lt;&lt; RTC_ALRMBR_MSK4_Pos)            </span></div>
<div class="line"><a id="l05224" name="l05224"></a><span class="lineno"> 5224</span><span class="preprocessor">#define RTC_ALRMBR_MSK4               RTC_ALRMBR_MSK4_Msk</span></div>
<div class="line"><a id="l05225" name="l05225"></a><span class="lineno"> 5225</span><span class="preprocessor">#define RTC_ALRMBR_WDSEL_Pos          (30U)</span></div>
<div class="line"><a id="l05226" name="l05226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff53d89da5c55043f8d32e800319b0c0"> 5226</a></span><span class="preprocessor">#define RTC_ALRMBR_WDSEL_Msk          (0x1UL &lt;&lt; RTC_ALRMBR_WDSEL_Pos)           </span></div>
<div class="line"><a id="l05227" name="l05227"></a><span class="lineno"> 5227</span><span class="preprocessor">#define RTC_ALRMBR_WDSEL              RTC_ALRMBR_WDSEL_Msk</span></div>
<div class="line"><a id="l05228" name="l05228"></a><span class="lineno"> 5228</span><span class="preprocessor">#define RTC_ALRMBR_DT_Pos             (28U)</span></div>
<div class="line"><a id="l05229" name="l05229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf438133a0350e3c1f9e956ea59c165e"> 5229</a></span><span class="preprocessor">#define RTC_ALRMBR_DT_Msk             (0x3UL &lt;&lt; RTC_ALRMBR_DT_Pos)              </span></div>
<div class="line"><a id="l05230" name="l05230"></a><span class="lineno"> 5230</span><span class="preprocessor">#define RTC_ALRMBR_DT                 RTC_ALRMBR_DT_Msk</span></div>
<div class="line"><a id="l05231" name="l05231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34531fadcc9d2a702b3b7138831fb4c8"> 5231</a></span><span class="preprocessor">#define RTC_ALRMBR_DT_0               (0x1UL &lt;&lt; RTC_ALRMBR_DT_Pos)              </span></div>
<div class="line"><a id="l05232" name="l05232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabeb8410cfd578e600049846a694dc00d"> 5232</a></span><span class="preprocessor">#define RTC_ALRMBR_DT_1               (0x2UL &lt;&lt; RTC_ALRMBR_DT_Pos)              </span></div>
<div class="line"><a id="l05233" name="l05233"></a><span class="lineno"> 5233</span><span class="preprocessor">#define RTC_ALRMBR_DU_Pos             (24U)</span></div>
<div class="line"><a id="l05234" name="l05234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba5234dbab35f4bcc6b1a49b633c9d83"> 5234</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_Msk             (0xFUL &lt;&lt; RTC_ALRMBR_DU_Pos)              </span></div>
<div class="line"><a id="l05235" name="l05235"></a><span class="lineno"> 5235</span><span class="preprocessor">#define RTC_ALRMBR_DU                 RTC_ALRMBR_DU_Msk</span></div>
<div class="line"><a id="l05236" name="l05236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9886cb39e9c89c40ddc33c6e7659db5"> 5236</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_0               (0x1UL &lt;&lt; RTC_ALRMBR_DU_Pos)              </span></div>
<div class="line"><a id="l05237" name="l05237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga121e8284bdc7ebd634f71e5810dc4f85"> 5237</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_1               (0x2UL &lt;&lt; RTC_ALRMBR_DU_Pos)              </span></div>
<div class="line"><a id="l05238" name="l05238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b99f99d3666212ab673dbc9f7f3192"> 5238</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_2               (0x4UL &lt;&lt; RTC_ALRMBR_DU_Pos)              </span></div>
<div class="line"><a id="l05239" name="l05239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8551995a404be9f58511ea22dca71f1a"> 5239</a></span><span class="preprocessor">#define RTC_ALRMBR_DU_3               (0x8UL &lt;&lt; RTC_ALRMBR_DU_Pos)              </span></div>
<div class="line"><a id="l05240" name="l05240"></a><span class="lineno"> 5240</span><span class="preprocessor">#define RTC_ALRMBR_MSK3_Pos           (23U)</span></div>
<div class="line"><a id="l05241" name="l05241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a10ef06416ab43ddcc978f7c484fd30"> 5241</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK3_Msk           (0x1UL &lt;&lt; RTC_ALRMBR_MSK3_Pos)            </span></div>
<div class="line"><a id="l05242" name="l05242"></a><span class="lineno"> 5242</span><span class="preprocessor">#define RTC_ALRMBR_MSK3               RTC_ALRMBR_MSK3_Msk</span></div>
<div class="line"><a id="l05243" name="l05243"></a><span class="lineno"> 5243</span><span class="preprocessor">#define RTC_ALRMBR_PM_Pos             (22U)</span></div>
<div class="line"><a id="l05244" name="l05244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb73d11c2f8f01d03b143bf0eb50a3c1"> 5244</a></span><span class="preprocessor">#define RTC_ALRMBR_PM_Msk             (0x1UL &lt;&lt; RTC_ALRMBR_PM_Pos)              </span></div>
<div class="line"><a id="l05245" name="l05245"></a><span class="lineno"> 5245</span><span class="preprocessor">#define RTC_ALRMBR_PM                 RTC_ALRMBR_PM_Msk</span></div>
<div class="line"><a id="l05246" name="l05246"></a><span class="lineno"> 5246</span><span class="preprocessor">#define RTC_ALRMBR_HT_Pos             (20U)</span></div>
<div class="line"><a id="l05247" name="l05247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1a64e9998a2032590d32d8e93ac89ad"> 5247</a></span><span class="preprocessor">#define RTC_ALRMBR_HT_Msk             (0x3UL &lt;&lt; RTC_ALRMBR_HT_Pos)              </span></div>
<div class="line"><a id="l05248" name="l05248"></a><span class="lineno"> 5248</span><span class="preprocessor">#define RTC_ALRMBR_HT                 RTC_ALRMBR_HT_Msk</span></div>
<div class="line"><a id="l05249" name="l05249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbddfb1b1ff41f1b76f5ccfb6eb29362"> 5249</a></span><span class="preprocessor">#define RTC_ALRMBR_HT_0               (0x1UL &lt;&lt; RTC_ALRMBR_HT_Pos)              </span></div>
<div class="line"><a id="l05250" name="l05250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3219c5b314ca459c8dcb93c140b210cb"> 5250</a></span><span class="preprocessor">#define RTC_ALRMBR_HT_1               (0x2UL &lt;&lt; RTC_ALRMBR_HT_Pos)              </span></div>
<div class="line"><a id="l05251" name="l05251"></a><span class="lineno"> 5251</span><span class="preprocessor">#define RTC_ALRMBR_HU_Pos             (16U)</span></div>
<div class="line"><a id="l05252" name="l05252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f950667f6001e8b23b88b355cc072a"> 5252</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_Msk             (0xFUL &lt;&lt; RTC_ALRMBR_HU_Pos)              </span></div>
<div class="line"><a id="l05253" name="l05253"></a><span class="lineno"> 5253</span><span class="preprocessor">#define RTC_ALRMBR_HU                 RTC_ALRMBR_HU_Msk</span></div>
<div class="line"><a id="l05254" name="l05254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0223058b7ae0a4ae57a7a7997440385e"> 5254</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_0               (0x1UL &lt;&lt; RTC_ALRMBR_HU_Pos)              </span></div>
<div class="line"><a id="l05255" name="l05255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a7c34c4e83f374790e3ed27a3e23443"> 5255</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_1               (0x2UL &lt;&lt; RTC_ALRMBR_HU_Pos)              </span></div>
<div class="line"><a id="l05256" name="l05256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5e6d673134918e74d9a0f06ca4dc479"> 5256</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_2               (0x4UL &lt;&lt; RTC_ALRMBR_HU_Pos)              </span></div>
<div class="line"><a id="l05257" name="l05257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae538b44aa24031a294442dc47f6849f5"> 5257</a></span><span class="preprocessor">#define RTC_ALRMBR_HU_3               (0x8UL &lt;&lt; RTC_ALRMBR_HU_Pos)              </span></div>
<div class="line"><a id="l05258" name="l05258"></a><span class="lineno"> 5258</span><span class="preprocessor">#define RTC_ALRMBR_MSK2_Pos           (15U)</span></div>
<div class="line"><a id="l05259" name="l05259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a678de5920eddb36f8edc45c992aa10"> 5259</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK2_Msk           (0x1UL &lt;&lt; RTC_ALRMBR_MSK2_Pos)            </span></div>
<div class="line"><a id="l05260" name="l05260"></a><span class="lineno"> 5260</span><span class="preprocessor">#define RTC_ALRMBR_MSK2               RTC_ALRMBR_MSK2_Msk</span></div>
<div class="line"><a id="l05261" name="l05261"></a><span class="lineno"> 5261</span><span class="preprocessor">#define RTC_ALRMBR_MNT_Pos            (12U)</span></div>
<div class="line"><a id="l05262" name="l05262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4abe6f205a3aafc2fdd5930b06ca5250"> 5262</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT_Msk            (0x7UL &lt;&lt; RTC_ALRMBR_MNT_Pos)             </span></div>
<div class="line"><a id="l05263" name="l05263"></a><span class="lineno"> 5263</span><span class="preprocessor">#define RTC_ALRMBR_MNT                RTC_ALRMBR_MNT_Msk</span></div>
<div class="line"><a id="l05264" name="l05264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1170e6bedeafe4da96568080fe3bbe3"> 5264</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT_0              (0x1UL &lt;&lt; RTC_ALRMBR_MNT_Pos)             </span></div>
<div class="line"><a id="l05265" name="l05265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56977652001bc709e4c37fce5647eb40"> 5265</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT_1              (0x2UL &lt;&lt; RTC_ALRMBR_MNT_Pos)             </span></div>
<div class="line"><a id="l05266" name="l05266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbdfd2b2b1fc039fe8efdd6df612b220"> 5266</a></span><span class="preprocessor">#define RTC_ALRMBR_MNT_2              (0x4UL &lt;&lt; RTC_ALRMBR_MNT_Pos)             </span></div>
<div class="line"><a id="l05267" name="l05267"></a><span class="lineno"> 5267</span><span class="preprocessor">#define RTC_ALRMBR_MNU_Pos            (8U)</span></div>
<div class="line"><a id="l05268" name="l05268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14ee879ec288fff19824ee589b54972b"> 5268</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_Msk            (0xFUL &lt;&lt; RTC_ALRMBR_MNU_Pos)             </span></div>
<div class="line"><a id="l05269" name="l05269"></a><span class="lineno"> 5269</span><span class="preprocessor">#define RTC_ALRMBR_MNU                RTC_ALRMBR_MNU_Msk</span></div>
<div class="line"><a id="l05270" name="l05270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93830709da4736a2e8da1cf3a3596dda"> 5270</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_0              (0x1UL &lt;&lt; RTC_ALRMBR_MNU_Pos)             </span></div>
<div class="line"><a id="l05271" name="l05271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9cab4a9df6a1e45e2a3212b357e1bef"> 5271</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_1              (0x2UL &lt;&lt; RTC_ALRMBR_MNU_Pos)             </span></div>
<div class="line"><a id="l05272" name="l05272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga869e14a514b3d140a2dcad669e2ab3e0"> 5272</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_2              (0x4UL &lt;&lt; RTC_ALRMBR_MNU_Pos)             </span></div>
<div class="line"><a id="l05273" name="l05273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec666ddc3d2c205d46d4e1e5bdcf9243"> 5273</a></span><span class="preprocessor">#define RTC_ALRMBR_MNU_3              (0x8UL &lt;&lt; RTC_ALRMBR_MNU_Pos)             </span></div>
<div class="line"><a id="l05274" name="l05274"></a><span class="lineno"> 5274</span><span class="preprocessor">#define RTC_ALRMBR_MSK1_Pos           (7U)</span></div>
<div class="line"><a id="l05275" name="l05275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f741db655cf45b9b6b254c491f3738d"> 5275</a></span><span class="preprocessor">#define RTC_ALRMBR_MSK1_Msk           (0x1UL &lt;&lt; RTC_ALRMBR_MSK1_Pos)            </span></div>
<div class="line"><a id="l05276" name="l05276"></a><span class="lineno"> 5276</span><span class="preprocessor">#define RTC_ALRMBR_MSK1               RTC_ALRMBR_MSK1_Msk</span></div>
<div class="line"><a id="l05277" name="l05277"></a><span class="lineno"> 5277</span><span class="preprocessor">#define RTC_ALRMBR_ST_Pos             (4U)</span></div>
<div class="line"><a id="l05278" name="l05278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c1a51469b2ad8675eeee8a39ea29ff7"> 5278</a></span><span class="preprocessor">#define RTC_ALRMBR_ST_Msk             (0x7UL &lt;&lt; RTC_ALRMBR_ST_Pos)              </span></div>
<div class="line"><a id="l05279" name="l05279"></a><span class="lineno"> 5279</span><span class="preprocessor">#define RTC_ALRMBR_ST                 RTC_ALRMBR_ST_Msk</span></div>
<div class="line"><a id="l05280" name="l05280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2514a54011c9ff7b48939e9cbd13f859"> 5280</a></span><span class="preprocessor">#define RTC_ALRMBR_ST_0               (0x1UL &lt;&lt; RTC_ALRMBR_ST_Pos)              </span></div>
<div class="line"><a id="l05281" name="l05281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6b6e10efeaeac2898a754e2a360fb27"> 5281</a></span><span class="preprocessor">#define RTC_ALRMBR_ST_1               (0x2UL &lt;&lt; RTC_ALRMBR_ST_Pos)              </span></div>
<div class="line"><a id="l05282" name="l05282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423e1673ab928b5e43e9fa9b65d2122c"> 5282</a></span><span class="preprocessor">#define RTC_ALRMBR_ST_2               (0x4UL &lt;&lt; RTC_ALRMBR_ST_Pos)              </span></div>
<div class="line"><a id="l05283" name="l05283"></a><span class="lineno"> 5283</span><span class="preprocessor">#define RTC_ALRMBR_SU_Pos             (0U)</span></div>
<div class="line"><a id="l05284" name="l05284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b09e067d4a36bd9c6a85ec3193da6d2"> 5284</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_Msk             (0xFUL &lt;&lt; RTC_ALRMBR_SU_Pos)              </span></div>
<div class="line"><a id="l05285" name="l05285"></a><span class="lineno"> 5285</span><span class="preprocessor">#define RTC_ALRMBR_SU                 RTC_ALRMBR_SU_Msk</span></div>
<div class="line"><a id="l05286" name="l05286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa325b93084bf6fdc494842e1f0b652"> 5286</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_0               (0x1UL &lt;&lt; RTC_ALRMBR_SU_Pos)              </span></div>
<div class="line"><a id="l05287" name="l05287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72ed3dd8ae6a59462a99f8c3d8c316e5"> 5287</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_1               (0x2UL &lt;&lt; RTC_ALRMBR_SU_Pos)              </span></div>
<div class="line"><a id="l05288" name="l05288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac21f97b7b207139ffb0d1e6ede81bb91"> 5288</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_2               (0x4UL &lt;&lt; RTC_ALRMBR_SU_Pos)              </span></div>
<div class="line"><a id="l05289" name="l05289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b548175b400ee92c11c2c446d6d129b"> 5289</a></span><span class="preprocessor">#define RTC_ALRMBR_SU_3               (0x8UL &lt;&lt; RTC_ALRMBR_SU_Pos)              </span></div>
<div class="line"><a id="l05291" name="l05291"></a><span class="lineno"> 5291</span><span class="comment">/********************  Bits definition for RTC_WPR register  ******************/</span></div>
<div class="line"><a id="l05292" name="l05292"></a><span class="lineno"> 5292</span><span class="preprocessor">#define RTC_WPR_KEY_Pos               (0U)</span></div>
<div class="line"><a id="l05293" name="l05293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81983eda15eb251ae9e94a8290450cb1"> 5293</a></span><span class="preprocessor">#define RTC_WPR_KEY_Msk               (0xFFUL &lt;&lt; RTC_WPR_KEY_Pos)               </span></div>
<div class="line"><a id="l05294" name="l05294"></a><span class="lineno"> 5294</span><span class="preprocessor">#define RTC_WPR_KEY                   RTC_WPR_KEY_Msk</span></div>
<div class="line"><a id="l05295" name="l05295"></a><span class="lineno"> 5295</span> </div>
<div class="line"><a id="l05296" name="l05296"></a><span class="lineno"> 5296</span><span class="comment">/********************  Bits definition for RTC_SSR register  ******************/</span></div>
<div class="line"><a id="l05297" name="l05297"></a><span class="lineno"> 5297</span><span class="preprocessor">#define RTC_SSR_SS_Pos                (0U)</span></div>
<div class="line"><a id="l05298" name="l05298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e04530ca01c9863f847c09f51f64304"> 5298</a></span><span class="preprocessor">#define RTC_SSR_SS_Msk                (0xFFFFUL &lt;&lt; RTC_SSR_SS_Pos)              </span></div>
<div class="line"><a id="l05299" name="l05299"></a><span class="lineno"> 5299</span><span class="preprocessor">#define RTC_SSR_SS                    RTC_SSR_SS_Msk</span></div>
<div class="line"><a id="l05300" name="l05300"></a><span class="lineno"> 5300</span> </div>
<div class="line"><a id="l05301" name="l05301"></a><span class="lineno"> 5301</span><span class="comment">/********************  Bits definition for RTC_SHIFTR register  ***************/</span></div>
<div class="line"><a id="l05302" name="l05302"></a><span class="lineno"> 5302</span><span class="preprocessor">#define RTC_SHIFTR_SUBFS_Pos          (0U)</span></div>
<div class="line"><a id="l05303" name="l05303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c15ddd7f663060a1e540ded10aab86"> 5303</a></span><span class="preprocessor">#define RTC_SHIFTR_SUBFS_Msk          (0x7FFFUL &lt;&lt; RTC_SHIFTR_SUBFS_Pos)        </span></div>
<div class="line"><a id="l05304" name="l05304"></a><span class="lineno"> 5304</span><span class="preprocessor">#define RTC_SHIFTR_SUBFS              RTC_SHIFTR_SUBFS_Msk</span></div>
<div class="line"><a id="l05305" name="l05305"></a><span class="lineno"> 5305</span><span class="preprocessor">#define RTC_SHIFTR_ADD1S_Pos          (31U)</span></div>
<div class="line"><a id="l05306" name="l05306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga145edd31d622a96121168d7f54af1f63"> 5306</a></span><span class="preprocessor">#define RTC_SHIFTR_ADD1S_Msk          (0x1UL &lt;&lt; RTC_SHIFTR_ADD1S_Pos)           </span></div>
<div class="line"><a id="l05307" name="l05307"></a><span class="lineno"> 5307</span><span class="preprocessor">#define RTC_SHIFTR_ADD1S              RTC_SHIFTR_ADD1S_Msk</span></div>
<div class="line"><a id="l05308" name="l05308"></a><span class="lineno"> 5308</span> </div>
<div class="line"><a id="l05309" name="l05309"></a><span class="lineno"> 5309</span><span class="comment">/********************  Bits definition for RTC_TSTR register  *****************/</span></div>
<div class="line"><a id="l05310" name="l05310"></a><span class="lineno"> 5310</span><span class="preprocessor">#define RTC_TSTR_PM_Pos               (22U)</span></div>
<div class="line"><a id="l05311" name="l05311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga844125f323c84655caa5d09de90d676a"> 5311</a></span><span class="preprocessor">#define RTC_TSTR_PM_Msk               (0x1UL &lt;&lt; RTC_TSTR_PM_Pos)                </span></div>
<div class="line"><a id="l05312" name="l05312"></a><span class="lineno"> 5312</span><span class="preprocessor">#define RTC_TSTR_PM                   RTC_TSTR_PM_Msk</span></div>
<div class="line"><a id="l05313" name="l05313"></a><span class="lineno"> 5313</span><span class="preprocessor">#define RTC_TSTR_HT_Pos               (20U)</span></div>
<div class="line"><a id="l05314" name="l05314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c592f62a64ad486af67101a02badba"> 5314</a></span><span class="preprocessor">#define RTC_TSTR_HT_Msk               (0x3UL &lt;&lt; RTC_TSTR_HT_Pos)                </span></div>
<div class="line"><a id="l05315" name="l05315"></a><span class="lineno"> 5315</span><span class="preprocessor">#define RTC_TSTR_HT                   RTC_TSTR_HT_Msk</span></div>
<div class="line"><a id="l05316" name="l05316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b682daaa79917786d55c2bf44a80325"> 5316</a></span><span class="preprocessor">#define RTC_TSTR_HT_0                 (0x1UL &lt;&lt; RTC_TSTR_HT_Pos)                </span></div>
<div class="line"><a id="l05317" name="l05317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf"> 5317</a></span><span class="preprocessor">#define RTC_TSTR_HT_1                 (0x2UL &lt;&lt; RTC_TSTR_HT_Pos)                </span></div>
<div class="line"><a id="l05318" name="l05318"></a><span class="lineno"> 5318</span><span class="preprocessor">#define RTC_TSTR_HU_Pos               (16U)</span></div>
<div class="line"><a id="l05319" name="l05319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bd9c8067bccd2967bbbb5cd3bad9375"> 5319</a></span><span class="preprocessor">#define RTC_TSTR_HU_Msk               (0xFUL &lt;&lt; RTC_TSTR_HU_Pos)                </span></div>
<div class="line"><a id="l05320" name="l05320"></a><span class="lineno"> 5320</span><span class="preprocessor">#define RTC_TSTR_HU                   RTC_TSTR_HU_Msk</span></div>
<div class="line"><a id="l05321" name="l05321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a235fd8965c706e7f57327f6e5ce72d"> 5321</a></span><span class="preprocessor">#define RTC_TSTR_HU_0                 (0x1UL &lt;&lt; RTC_TSTR_HU_Pos)                </span></div>
<div class="line"><a id="l05322" name="l05322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56f2bc31a8d01d7621de40d146b15fb7"> 5322</a></span><span class="preprocessor">#define RTC_TSTR_HU_1                 (0x2UL &lt;&lt; RTC_TSTR_HU_Pos)                </span></div>
<div class="line"><a id="l05323" name="l05323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d848f11cf3130bb6560d117f97b7da3"> 5323</a></span><span class="preprocessor">#define RTC_TSTR_HU_2                 (0x4UL &lt;&lt; RTC_TSTR_HU_Pos)                </span></div>
<div class="line"><a id="l05324" name="l05324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7"> 5324</a></span><span class="preprocessor">#define RTC_TSTR_HU_3                 (0x8UL &lt;&lt; RTC_TSTR_HU_Pos)                </span></div>
<div class="line"><a id="l05325" name="l05325"></a><span class="lineno"> 5325</span><span class="preprocessor">#define RTC_TSTR_MNT_Pos              (12U)</span></div>
<div class="line"><a id="l05326" name="l05326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7eefd1e26e643f63b5550cebcfb7a597"> 5326</a></span><span class="preprocessor">#define RTC_TSTR_MNT_Msk              (0x7UL &lt;&lt; RTC_TSTR_MNT_Pos)               </span></div>
<div class="line"><a id="l05327" name="l05327"></a><span class="lineno"> 5327</span><span class="preprocessor">#define RTC_TSTR_MNT                  RTC_TSTR_MNT_Msk</span></div>
<div class="line"><a id="l05328" name="l05328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce"> 5328</a></span><span class="preprocessor">#define RTC_TSTR_MNT_0                (0x1UL &lt;&lt; RTC_TSTR_MNT_Pos)               </span></div>
<div class="line"><a id="l05329" name="l05329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf30459ae8455ad0fb382dd866446c83"> 5329</a></span><span class="preprocessor">#define RTC_TSTR_MNT_1                (0x2UL &lt;&lt; RTC_TSTR_MNT_Pos)               </span></div>
<div class="line"><a id="l05330" name="l05330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga513f78562b18cfc36f52e80be9cb20d5"> 5330</a></span><span class="preprocessor">#define RTC_TSTR_MNT_2                (0x4UL &lt;&lt; RTC_TSTR_MNT_Pos)               </span></div>
<div class="line"><a id="l05331" name="l05331"></a><span class="lineno"> 5331</span><span class="preprocessor">#define RTC_TSTR_MNU_Pos              (8U)</span></div>
<div class="line"><a id="l05332" name="l05332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989ebeea3d902970e5189c667f08dd57"> 5332</a></span><span class="preprocessor">#define RTC_TSTR_MNU_Msk              (0xFUL &lt;&lt; RTC_TSTR_MNU_Pos)               </span></div>
<div class="line"><a id="l05333" name="l05333"></a><span class="lineno"> 5333</span><span class="preprocessor">#define RTC_TSTR_MNU                  RTC_TSTR_MNU_Msk</span></div>
<div class="line"><a id="l05334" name="l05334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8ff1f79f2ab33d00a979979d486bc44"> 5334</a></span><span class="preprocessor">#define RTC_TSTR_MNU_0                (0x1UL &lt;&lt; RTC_TSTR_MNU_Pos)               </span></div>
<div class="line"><a id="l05335" name="l05335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506d192fef16558c9b0b7ed9e1a9147c"> 5335</a></span><span class="preprocessor">#define RTC_TSTR_MNU_1                (0x2UL &lt;&lt; RTC_TSTR_MNU_Pos)               </span></div>
<div class="line"><a id="l05336" name="l05336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e"> 5336</a></span><span class="preprocessor">#define RTC_TSTR_MNU_2                (0x4UL &lt;&lt; RTC_TSTR_MNU_Pos)               </span></div>
<div class="line"><a id="l05337" name="l05337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55cd85d2e58a819637d15f70f7179a0"> 5337</a></span><span class="preprocessor">#define RTC_TSTR_MNU_3                (0x8UL &lt;&lt; RTC_TSTR_MNU_Pos)               </span></div>
<div class="line"><a id="l05338" name="l05338"></a><span class="lineno"> 5338</span><span class="preprocessor">#define RTC_TSTR_ST_Pos               (4U)</span></div>
<div class="line"><a id="l05339" name="l05339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga653df3d0cdd6c8235762f5152dda55c9"> 5339</a></span><span class="preprocessor">#define RTC_TSTR_ST_Msk               (0x7UL &lt;&lt; RTC_TSTR_ST_Pos)                </span></div>
<div class="line"><a id="l05340" name="l05340"></a><span class="lineno"> 5340</span><span class="preprocessor">#define RTC_TSTR_ST                   RTC_TSTR_ST_Msk</span></div>
<div class="line"><a id="l05341" name="l05341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32"> 5341</a></span><span class="preprocessor">#define RTC_TSTR_ST_0                 (0x1UL &lt;&lt; RTC_TSTR_ST_Pos)                </span></div>
<div class="line"><a id="l05342" name="l05342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807073dc98612721530a79df5b5c265a"> 5342</a></span><span class="preprocessor">#define RTC_TSTR_ST_1                 (0x2UL &lt;&lt; RTC_TSTR_ST_Pos)                </span></div>
<div class="line"><a id="l05343" name="l05343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee05d278bdd457b4f61d797e45520d13"> 5343</a></span><span class="preprocessor">#define RTC_TSTR_ST_2                 (0x4UL &lt;&lt; RTC_TSTR_ST_Pos)                </span></div>
<div class="line"><a id="l05344" name="l05344"></a><span class="lineno"> 5344</span><span class="preprocessor">#define RTC_TSTR_SU_Pos               (0U)</span></div>
<div class="line"><a id="l05345" name="l05345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf868c2dda50075428856aa7551f712c4"> 5345</a></span><span class="preprocessor">#define RTC_TSTR_SU_Msk               (0xFUL &lt;&lt; RTC_TSTR_SU_Pos)                </span></div>
<div class="line"><a id="l05346" name="l05346"></a><span class="lineno"> 5346</span><span class="preprocessor">#define RTC_TSTR_SU                   RTC_TSTR_SU_Msk</span></div>
<div class="line"><a id="l05347" name="l05347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8990f4d1d493012289778e854c52e97e"> 5347</a></span><span class="preprocessor">#define RTC_TSTR_SU_0                 (0x1UL &lt;&lt; RTC_TSTR_SU_Pos)                </span></div>
<div class="line"><a id="l05348" name="l05348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab6f4275d2a15e7307363124c03a64a4"> 5348</a></span><span class="preprocessor">#define RTC_TSTR_SU_1                 (0x2UL &lt;&lt; RTC_TSTR_SU_Pos)                </span></div>
<div class="line"><a id="l05349" name="l05349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5610b3103a8a6653204f4fe7e9ea8587"> 5349</a></span><span class="preprocessor">#define RTC_TSTR_SU_2                 (0x4UL &lt;&lt; RTC_TSTR_SU_Pos)                </span></div>
<div class="line"><a id="l05350" name="l05350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb"> 5350</a></span><span class="preprocessor">#define RTC_TSTR_SU_3                 (0x8UL &lt;&lt; RTC_TSTR_SU_Pos)                </span></div>
<div class="line"><a id="l05352" name="l05352"></a><span class="lineno"> 5352</span><span class="comment">/********************  Bits definition for RTC_TSDR register  *****************/</span></div>
<div class="line"><a id="l05353" name="l05353"></a><span class="lineno"> 5353</span><span class="preprocessor">#define RTC_TSDR_WDU_Pos              (13U)</span></div>
<div class="line"><a id="l05354" name="l05354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9022409e82c29cf18da7efe49032caf"> 5354</a></span><span class="preprocessor">#define RTC_TSDR_WDU_Msk              (0x7UL &lt;&lt; RTC_TSDR_WDU_Pos)               </span></div>
<div class="line"><a id="l05355" name="l05355"></a><span class="lineno"> 5355</span><span class="preprocessor">#define RTC_TSDR_WDU                  RTC_TSDR_WDU_Msk</span></div>
<div class="line"><a id="l05356" name="l05356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e9cbf062e41eecacccde522e24452c1"> 5356</a></span><span class="preprocessor">#define RTC_TSDR_WDU_0                (0x1UL &lt;&lt; RTC_TSDR_WDU_Pos)               </span></div>
<div class="line"><a id="l05357" name="l05357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91"> 5357</a></span><span class="preprocessor">#define RTC_TSDR_WDU_1                (0x2UL &lt;&lt; RTC_TSDR_WDU_Pos)               </span></div>
<div class="line"><a id="l05358" name="l05358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f2add59486679cc53f521c139d72852"> 5358</a></span><span class="preprocessor">#define RTC_TSDR_WDU_2                (0x4UL &lt;&lt; RTC_TSDR_WDU_Pos)               </span></div>
<div class="line"><a id="l05359" name="l05359"></a><span class="lineno"> 5359</span><span class="preprocessor">#define RTC_TSDR_MT_Pos               (12U)</span></div>
<div class="line"><a id="l05360" name="l05360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab11fc35bffeed3dbfb7f08e75f8319da"> 5360</a></span><span class="preprocessor">#define RTC_TSDR_MT_Msk               (0x1UL &lt;&lt; RTC_TSDR_MT_Pos)                </span></div>
<div class="line"><a id="l05361" name="l05361"></a><span class="lineno"> 5361</span><span class="preprocessor">#define RTC_TSDR_MT                   RTC_TSDR_MT_Msk</span></div>
<div class="line"><a id="l05362" name="l05362"></a><span class="lineno"> 5362</span><span class="preprocessor">#define RTC_TSDR_MU_Pos               (8U)</span></div>
<div class="line"><a id="l05363" name="l05363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85638fe2912aec33b38fcfc51e97aa2e"> 5363</a></span><span class="preprocessor">#define RTC_TSDR_MU_Msk               (0xFUL &lt;&lt; RTC_TSDR_MU_Pos)                </span></div>
<div class="line"><a id="l05364" name="l05364"></a><span class="lineno"> 5364</span><span class="preprocessor">#define RTC_TSDR_MU                   RTC_TSDR_MU_Msk</span></div>
<div class="line"><a id="l05365" name="l05365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cf9d23d49e121268a25445a7eed2f35"> 5365</a></span><span class="preprocessor">#define RTC_TSDR_MU_0                 (0x1UL &lt;&lt; RTC_TSDR_MU_Pos)                </span></div>
<div class="line"><a id="l05366" name="l05366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49093134e4ead8b4990e5e1628db0692"> 5366</a></span><span class="preprocessor">#define RTC_TSDR_MU_1                 (0x2UL &lt;&lt; RTC_TSDR_MU_Pos)                </span></div>
<div class="line"><a id="l05367" name="l05367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7f31eb674f5a67402b6a3eb578b70a5"> 5367</a></span><span class="preprocessor">#define RTC_TSDR_MU_2                 (0x4UL &lt;&lt; RTC_TSDR_MU_Pos)                </span></div>
<div class="line"><a id="l05368" name="l05368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad67666c54ef1be79a500484a5e755827"> 5368</a></span><span class="preprocessor">#define RTC_TSDR_MU_3                 (0x8UL &lt;&lt; RTC_TSDR_MU_Pos)                </span></div>
<div class="line"><a id="l05369" name="l05369"></a><span class="lineno"> 5369</span><span class="preprocessor">#define RTC_TSDR_DT_Pos               (4U)</span></div>
<div class="line"><a id="l05370" name="l05370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4e5fcdf15ef6bff31a9fa1857f88811"> 5370</a></span><span class="preprocessor">#define RTC_TSDR_DT_Msk               (0x3UL &lt;&lt; RTC_TSDR_DT_Pos)                </span></div>
<div class="line"><a id="l05371" name="l05371"></a><span class="lineno"> 5371</span><span class="preprocessor">#define RTC_TSDR_DT                   RTC_TSDR_DT_Msk</span></div>
<div class="line"><a id="l05372" name="l05372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81e02a917946bddaa027a04538576533"> 5372</a></span><span class="preprocessor">#define RTC_TSDR_DT_0                 (0x1UL &lt;&lt; RTC_TSDR_DT_Pos)                </span></div>
<div class="line"><a id="l05373" name="l05373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga886739ae0e8c0f6144dbd774c203ed5f"> 5373</a></span><span class="preprocessor">#define RTC_TSDR_DT_1                 (0x2UL &lt;&lt; RTC_TSDR_DT_Pos)                </span></div>
<div class="line"><a id="l05374" name="l05374"></a><span class="lineno"> 5374</span><span class="preprocessor">#define RTC_TSDR_DU_Pos               (0U)</span></div>
<div class="line"><a id="l05375" name="l05375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1e801e7d2a8c93a4ac5272a6037dde"> 5375</a></span><span class="preprocessor">#define RTC_TSDR_DU_Msk               (0xFUL &lt;&lt; RTC_TSDR_DU_Pos)                </span></div>
<div class="line"><a id="l05376" name="l05376"></a><span class="lineno"> 5376</span><span class="preprocessor">#define RTC_TSDR_DU                   RTC_TSDR_DU_Msk</span></div>
<div class="line"><a id="l05377" name="l05377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad"> 5377</a></span><span class="preprocessor">#define RTC_TSDR_DU_0                 (0x1UL &lt;&lt; RTC_TSDR_DU_Pos)                </span></div>
<div class="line"><a id="l05378" name="l05378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa43ed53b8109ff32755885127ba987ce"> 5378</a></span><span class="preprocessor">#define RTC_TSDR_DU_1                 (0x2UL &lt;&lt; RTC_TSDR_DU_Pos)                </span></div>
<div class="line"><a id="l05379" name="l05379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b3d774b7df9cff6e6eecafa7c42a059"> 5379</a></span><span class="preprocessor">#define RTC_TSDR_DU_2                 (0x4UL &lt;&lt; RTC_TSDR_DU_Pos)                </span></div>
<div class="line"><a id="l05380" name="l05380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga209573a43dd1f21ef569d75593ad03f8"> 5380</a></span><span class="preprocessor">#define RTC_TSDR_DU_3                 (0x8UL &lt;&lt; RTC_TSDR_DU_Pos)                </span></div>
<div class="line"><a id="l05382" name="l05382"></a><span class="lineno"> 5382</span><span class="comment">/********************  Bits definition for RTC_TSSSR register  ****************/</span></div>
<div class="line"><a id="l05383" name="l05383"></a><span class="lineno"> 5383</span><span class="preprocessor">#define RTC_TSSSR_SS_Pos              (0U)</span></div>
<div class="line"><a id="l05384" name="l05384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d13c3c83f99d3bdf8fc33ea42b3aecd"> 5384</a></span><span class="preprocessor">#define RTC_TSSSR_SS_Msk              (0xFFFFUL &lt;&lt; RTC_TSSSR_SS_Pos)            </span></div>
<div class="line"><a id="l05385" name="l05385"></a><span class="lineno"> 5385</span><span class="preprocessor">#define RTC_TSSSR_SS                  RTC_TSSSR_SS_Msk</span></div>
<div class="line"><a id="l05386" name="l05386"></a><span class="lineno"> 5386</span> </div>
<div class="line"><a id="l05387" name="l05387"></a><span class="lineno"> 5387</span><span class="comment">/********************  Bits definition for RTC_CAL register  *****************/</span></div>
<div class="line"><a id="l05388" name="l05388"></a><span class="lineno"> 5388</span><span class="preprocessor">#define RTC_CALR_CALP_Pos             (15U)</span></div>
<div class="line"><a id="l05389" name="l05389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5632e54eb1a07b95a3024c2a52665a24"> 5389</a></span><span class="preprocessor">#define RTC_CALR_CALP_Msk             (0x1UL &lt;&lt; RTC_CALR_CALP_Pos)              </span></div>
<div class="line"><a id="l05390" name="l05390"></a><span class="lineno"> 5390</span><span class="preprocessor">#define RTC_CALR_CALP                 RTC_CALR_CALP_Msk</span></div>
<div class="line"><a id="l05391" name="l05391"></a><span class="lineno"> 5391</span><span class="preprocessor">#define RTC_CALR_CALW8_Pos            (14U)</span></div>
<div class="line"><a id="l05392" name="l05392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4a1d426d16a747f07e8d8cf98c7275e"> 5392</a></span><span class="preprocessor">#define RTC_CALR_CALW8_Msk            (0x1UL &lt;&lt; RTC_CALR_CALW8_Pos)             </span></div>
<div class="line"><a id="l05393" name="l05393"></a><span class="lineno"> 5393</span><span class="preprocessor">#define RTC_CALR_CALW8                RTC_CALR_CALW8_Msk</span></div>
<div class="line"><a id="l05394" name="l05394"></a><span class="lineno"> 5394</span><span class="preprocessor">#define RTC_CALR_CALW16_Pos           (13U)</span></div>
<div class="line"><a id="l05395" name="l05395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa75bb89101a1da73b2d78c1486dbf2e2"> 5395</a></span><span class="preprocessor">#define RTC_CALR_CALW16_Msk           (0x1UL &lt;&lt; RTC_CALR_CALW16_Pos)            </span></div>
<div class="line"><a id="l05396" name="l05396"></a><span class="lineno"> 5396</span><span class="preprocessor">#define RTC_CALR_CALW16               RTC_CALR_CALW16_Msk</span></div>
<div class="line"><a id="l05397" name="l05397"></a><span class="lineno"> 5397</span><span class="preprocessor">#define RTC_CALR_CALM_Pos             (0U)</span></div>
<div class="line"><a id="l05398" name="l05398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga347a7b8bed29029bd0d8a78ce03268c8"> 5398</a></span><span class="preprocessor">#define RTC_CALR_CALM_Msk             (0x1FFUL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l05399" name="l05399"></a><span class="lineno"> 5399</span><span class="preprocessor">#define RTC_CALR_CALM                 RTC_CALR_CALM_Msk</span></div>
<div class="line"><a id="l05400" name="l05400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd"> 5400</a></span><span class="preprocessor">#define RTC_CALR_CALM_0               (0x001UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l05401" name="l05401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff"> 5401</a></span><span class="preprocessor">#define RTC_CALR_CALM_1               (0x002UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l05402" name="l05402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6"> 5402</a></span><span class="preprocessor">#define RTC_CALR_CALM_2               (0x004UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l05403" name="l05403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9146fbef6a53896f3160c89ed651b90"> 5403</a></span><span class="preprocessor">#define RTC_CALR_CALM_3               (0x008UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l05404" name="l05404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fe04fc9762d3f680f9145a50898c27b"> 5404</a></span><span class="preprocessor">#define RTC_CALR_CALM_4               (0x010UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l05405" name="l05405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc4966c71cab83be4069e0566222d375"> 5405</a></span><span class="preprocessor">#define RTC_CALR_CALM_5               (0x020UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l05406" name="l05406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae240b185d0c9c6e314a456627e6e4834"> 5406</a></span><span class="preprocessor">#define RTC_CALR_CALM_6               (0x040UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l05407" name="l05407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8880325073e167137366402f15d5683"> 5407</a></span><span class="preprocessor">#define RTC_CALR_CALM_7               (0x080UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l05408" name="l05408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8381cc75166acfc4b4c686ad7e5e599a"> 5408</a></span><span class="preprocessor">#define RTC_CALR_CALM_8               (0x100UL &lt;&lt; RTC_CALR_CALM_Pos)            </span></div>
<div class="line"><a id="l05410" name="l05410"></a><span class="lineno"> 5410</span><span class="comment">/********************  Bits definition for RTC_TAFCR register  ****************/</span></div>
<div class="line"><a id="l05411" name="l05411"></a><span class="lineno"> 5411</span><span class="preprocessor">#define RTC_TAFCR_ALARMOUTTYPE_Pos    (18U)</span></div>
<div class="line"><a id="l05412" name="l05412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga070badc7e2d642aeff89371370f5cb7d"> 5412</a></span><span class="preprocessor">#define RTC_TAFCR_ALARMOUTTYPE_Msk    (0x1UL &lt;&lt; RTC_TAFCR_ALARMOUTTYPE_Pos)     </span></div>
<div class="line"><a id="l05413" name="l05413"></a><span class="lineno"> 5413</span><span class="preprocessor">#define RTC_TAFCR_ALARMOUTTYPE        RTC_TAFCR_ALARMOUTTYPE_Msk</span></div>
<div class="line"><a id="l05414" name="l05414"></a><span class="lineno"> 5414</span><span class="preprocessor">#define RTC_TAFCR_TSINSEL_Pos         (17U)</span></div>
<div class="line"><a id="l05415" name="l05415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafffa3d4d97beee57ef7c1b80a20fee7e"> 5415</a></span><span class="preprocessor">#define RTC_TAFCR_TSINSEL_Msk         (0x1UL &lt;&lt; RTC_TAFCR_TSINSEL_Pos)          </span></div>
<div class="line"><a id="l05416" name="l05416"></a><span class="lineno"> 5416</span><span class="preprocessor">#define RTC_TAFCR_TSINSEL             RTC_TAFCR_TSINSEL_Msk</span></div>
<div class="line"><a id="l05417" name="l05417"></a><span class="lineno"> 5417</span><span class="preprocessor">#define RTC_TAFCR_TAMP1INSEL_Pos      (16U)</span></div>
<div class="line"><a id="l05418" name="l05418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6032dc793590fd715ea61340429b1848"> 5418</a></span><span class="preprocessor">#define RTC_TAFCR_TAMP1INSEL_Msk      (0x1UL &lt;&lt; RTC_TAFCR_TAMP1INSEL_Pos)        </span></div>
<div class="line"><a id="l05419" name="l05419"></a><span class="lineno"> 5419</span><span class="preprocessor">#define RTC_TAFCR_TAMP1INSEL          RTC_TAFCR_TAMP1INSEL_Msk</span></div>
<div class="line"><a id="l05420" name="l05420"></a><span class="lineno"> 5420</span><span class="preprocessor">#define RTC_TAFCR_TAMPPUDIS_Pos       (15U)</span></div>
<div class="line"><a id="l05421" name="l05421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa57d1e8d33a2b5c8ab6aad4ec6fba0"> 5421</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPPUDIS_Msk       (0x1UL &lt;&lt; RTC_TAFCR_TAMPPUDIS_Pos)        </span></div>
<div class="line"><a id="l05422" name="l05422"></a><span class="lineno"> 5422</span><span class="preprocessor">#define RTC_TAFCR_TAMPPUDIS           RTC_TAFCR_TAMPPUDIS_Msk</span></div>
<div class="line"><a id="l05423" name="l05423"></a><span class="lineno"> 5423</span><span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_Pos        (13U)</span></div>
<div class="line"><a id="l05424" name="l05424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76638587b6e5989ffe219851a96e4f8f"> 5424</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_Msk        (0x3UL &lt;&lt; RTC_TAFCR_TAMPPRCH_Pos)         </span></div>
<div class="line"><a id="l05425" name="l05425"></a><span class="lineno"> 5425</span><span class="preprocessor">#define RTC_TAFCR_TAMPPRCH            RTC_TAFCR_TAMPPRCH_Msk</span></div>
<div class="line"><a id="l05426" name="l05426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae010ed965c1e968cc14f988d50662546"> 5426</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_0          (0x1UL &lt;&lt; RTC_TAFCR_TAMPPRCH_Pos)         </span></div>
<div class="line"><a id="l05427" name="l05427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f0faa59aa4490d696d1fec767aae41"> 5427</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPPRCH_1          (0x2UL &lt;&lt; RTC_TAFCR_TAMPPRCH_Pos)         </span></div>
<div class="line"><a id="l05428" name="l05428"></a><span class="lineno"> 5428</span><span class="preprocessor">#define RTC_TAFCR_TAMPFLT_Pos         (11U)</span></div>
<div class="line"><a id="l05429" name="l05429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf978c259714ae9072766be91c8d982c"> 5429</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPFLT_Msk         (0x3UL &lt;&lt; RTC_TAFCR_TAMPFLT_Pos)          </span></div>
<div class="line"><a id="l05430" name="l05430"></a><span class="lineno"> 5430</span><span class="preprocessor">#define RTC_TAFCR_TAMPFLT             RTC_TAFCR_TAMPFLT_Msk</span></div>
<div class="line"><a id="l05431" name="l05431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa356fb5db5ab398728afef0ae39214c4"> 5431</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPFLT_0           (0x1UL &lt;&lt; RTC_TAFCR_TAMPFLT_Pos)          </span></div>
<div class="line"><a id="l05432" name="l05432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga472efa1bd3c9462cbd058d73a7d6525e"> 5432</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPFLT_1           (0x2UL &lt;&lt; RTC_TAFCR_TAMPFLT_Pos)          </span></div>
<div class="line"><a id="l05433" name="l05433"></a><span class="lineno"> 5433</span><span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_Pos        (8U)</span></div>
<div class="line"><a id="l05434" name="l05434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e169834a26329219aa2271781756dfb"> 5434</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_Msk        (0x7UL &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)         </span></div>
<div class="line"><a id="l05435" name="l05435"></a><span class="lineno"> 5435</span><span class="preprocessor">#define RTC_TAFCR_TAMPFREQ            RTC_TAFCR_TAMPFREQ_Msk</span></div>
<div class="line"><a id="l05436" name="l05436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54e7f69e04759d1b0667e56830a6f2ea"> 5436</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_0          (0x1UL &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)         </span></div>
<div class="line"><a id="l05437" name="l05437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb533067640fcf87ad77027ce936e9b7"> 5437</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_1          (0x2UL &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)         </span></div>
<div class="line"><a id="l05438" name="l05438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf532e727bfe6c7fc7822d15f9436e1b5"> 5438</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPFREQ_2          (0x4UL &lt;&lt; RTC_TAFCR_TAMPFREQ_Pos)         </span></div>
<div class="line"><a id="l05439" name="l05439"></a><span class="lineno"> 5439</span><span class="preprocessor">#define RTC_TAFCR_TAMPTS_Pos          (7U)</span></div>
<div class="line"><a id="l05440" name="l05440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga195a1c8285f2826479b6afb75576ac3d"> 5440</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPTS_Msk          (0x1UL &lt;&lt; RTC_TAFCR_TAMPTS_Pos)           </span></div>
<div class="line"><a id="l05441" name="l05441"></a><span class="lineno"> 5441</span><span class="preprocessor">#define RTC_TAFCR_TAMPTS              RTC_TAFCR_TAMPTS_Msk</span></div>
<div class="line"><a id="l05442" name="l05442"></a><span class="lineno"> 5442</span><span class="preprocessor">#define RTC_TAFCR_TAMP2TRG_Pos        (4U)</span></div>
<div class="line"><a id="l05443" name="l05443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92f7e43c7127ffa0dac5c94233360852"> 5443</a></span><span class="preprocessor">#define RTC_TAFCR_TAMP2TRG_Msk        (0x1UL &lt;&lt; RTC_TAFCR_TAMP2TRG_Pos)         </span></div>
<div class="line"><a id="l05444" name="l05444"></a><span class="lineno"> 5444</span><span class="preprocessor">#define RTC_TAFCR_TAMP2TRG            RTC_TAFCR_TAMP2TRG_Msk</span></div>
<div class="line"><a id="l05445" name="l05445"></a><span class="lineno"> 5445</span><span class="preprocessor">#define RTC_TAFCR_TAMP2E_Pos          (3U)</span></div>
<div class="line"><a id="l05446" name="l05446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad539217084c83e84eb27ec76eca40152"> 5446</a></span><span class="preprocessor">#define RTC_TAFCR_TAMP2E_Msk          (0x1UL &lt;&lt; RTC_TAFCR_TAMP2E_Pos)           </span></div>
<div class="line"><a id="l05447" name="l05447"></a><span class="lineno"> 5447</span><span class="preprocessor">#define RTC_TAFCR_TAMP2E              RTC_TAFCR_TAMP2E_Msk</span></div>
<div class="line"><a id="l05448" name="l05448"></a><span class="lineno"> 5448</span><span class="preprocessor">#define RTC_TAFCR_TAMPIE_Pos          (2U)</span></div>
<div class="line"><a id="l05449" name="l05449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga028b4854bd356dc30a8b02ab5ed1eb48"> 5449</a></span><span class="preprocessor">#define RTC_TAFCR_TAMPIE_Msk          (0x1UL &lt;&lt; RTC_TAFCR_TAMPIE_Pos)           </span></div>
<div class="line"><a id="l05450" name="l05450"></a><span class="lineno"> 5450</span><span class="preprocessor">#define RTC_TAFCR_TAMPIE              RTC_TAFCR_TAMPIE_Msk</span></div>
<div class="line"><a id="l05451" name="l05451"></a><span class="lineno"> 5451</span><span class="preprocessor">#define RTC_TAFCR_TAMP1TRG_Pos        (1U)</span></div>
<div class="line"><a id="l05452" name="l05452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d7cfb15da3ed9689baa85471ff2f02"> 5452</a></span><span class="preprocessor">#define RTC_TAFCR_TAMP1TRG_Msk        (0x1UL &lt;&lt; RTC_TAFCR_TAMP1TRG_Pos)         </span></div>
<div class="line"><a id="l05453" name="l05453"></a><span class="lineno"> 5453</span><span class="preprocessor">#define RTC_TAFCR_TAMP1TRG            RTC_TAFCR_TAMP1TRG_Msk</span></div>
<div class="line"><a id="l05454" name="l05454"></a><span class="lineno"> 5454</span><span class="preprocessor">#define RTC_TAFCR_TAMP1E_Pos          (0U)</span></div>
<div class="line"><a id="l05455" name="l05455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad775a4255d5762b8871f79826d48e5cb"> 5455</a></span><span class="preprocessor">#define RTC_TAFCR_TAMP1E_Msk          (0x1UL &lt;&lt; RTC_TAFCR_TAMP1E_Pos)           </span></div>
<div class="line"><a id="l05456" name="l05456"></a><span class="lineno"> 5456</span><span class="preprocessor">#define RTC_TAFCR_TAMP1E              RTC_TAFCR_TAMP1E_Msk</span></div>
<div class="line"><a id="l05457" name="l05457"></a><span class="lineno"> 5457</span> </div>
<div class="line"><a id="l05458" name="l05458"></a><span class="lineno"> 5458</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l05459" name="l05459"></a><span class="lineno"> 5459</span><span class="preprocessor">#define RTC_TAFCR_TAMPINSEL           RTC_TAFCR_TAMP1INSEL</span></div>
<div class="line"><a id="l05460" name="l05460"></a><span class="lineno"> 5460</span> </div>
<div class="line"><a id="l05461" name="l05461"></a><span class="lineno"> 5461</span><span class="comment">/********************  Bits definition for RTC_ALRMASSR register  *************/</span></div>
<div class="line"><a id="l05462" name="l05462"></a><span class="lineno"> 5462</span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_Pos       (24U)</span></div>
<div class="line"><a id="l05463" name="l05463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77d71d0606814b6d20253a645bdb5936"> 5463</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_Msk       (0xFUL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l05464" name="l05464"></a><span class="lineno"> 5464</span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS           RTC_ALRMASSR_MASKSS_Msk</span></div>
<div class="line"><a id="l05465" name="l05465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b"> 5465</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_0         (0x1UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l05466" name="l05466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbdb202f388835593843f480c3b3af57"> 5466</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_1         (0x2UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l05467" name="l05467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95feb5de45a74d7c75c1fc6515c32870"> 5467</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_2         (0x4UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l05468" name="l05468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94c65876a1baf0984a6f85aa836b8d0"> 5468</a></span><span class="preprocessor">#define RTC_ALRMASSR_MASKSS_3         (0x8UL &lt;&lt; RTC_ALRMASSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l05469" name="l05469"></a><span class="lineno"> 5469</span><span class="preprocessor">#define RTC_ALRMASSR_SS_Pos           (0U)</span></div>
<div class="line"><a id="l05470" name="l05470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadba25e1519a8aa3222912425ae4c4229"> 5470</a></span><span class="preprocessor">#define RTC_ALRMASSR_SS_Msk           (0x7FFFUL &lt;&lt; RTC_ALRMASSR_SS_Pos)         </span></div>
<div class="line"><a id="l05471" name="l05471"></a><span class="lineno"> 5471</span><span class="preprocessor">#define RTC_ALRMASSR_SS               RTC_ALRMASSR_SS_Msk</span></div>
<div class="line"><a id="l05472" name="l05472"></a><span class="lineno"> 5472</span> </div>
<div class="line"><a id="l05473" name="l05473"></a><span class="lineno"> 5473</span><span class="comment">/********************  Bits definition for RTC_ALRMBSSR register  *************/</span></div>
<div class="line"><a id="l05474" name="l05474"></a><span class="lineno"> 5474</span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_Pos       (24U)</span></div>
<div class="line"><a id="l05475" name="l05475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54f65537e9a664f30ca7f3099c6fcc5f"> 5475</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_Msk       (0xFUL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l05476" name="l05476"></a><span class="lineno"> 5476</span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS           RTC_ALRMBSSR_MASKSS_Msk</span></div>
<div class="line"><a id="l05477" name="l05477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4d60185d1ac432b24b0a95e2918902f"> 5477</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_0         (0x1UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l05478" name="l05478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9763a1a382e40cc2ebfa6d84369580df"> 5478</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_1         (0x2UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l05479" name="l05479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga598283f8a8926f0dcb7916a2224f79bc"> 5479</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_2         (0x4UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l05480" name="l05480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf017c71fc7eb34519de3945a028677b"> 5480</a></span><span class="preprocessor">#define RTC_ALRMBSSR_MASKSS_3         (0x8UL &lt;&lt; RTC_ALRMBSSR_MASKSS_Pos)        </span></div>
<div class="line"><a id="l05481" name="l05481"></a><span class="lineno"> 5481</span><span class="preprocessor">#define RTC_ALRMBSSR_SS_Pos           (0U)</span></div>
<div class="line"><a id="l05482" name="l05482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaea93544826ca1a8e920ffd0f46c2bbe"> 5482</a></span><span class="preprocessor">#define RTC_ALRMBSSR_SS_Msk           (0x7FFFUL &lt;&lt; RTC_ALRMBSSR_SS_Pos)         </span></div>
<div class="line"><a id="l05483" name="l05483"></a><span class="lineno"> 5483</span><span class="preprocessor">#define RTC_ALRMBSSR_SS               RTC_ALRMBSSR_SS_Msk</span></div>
<div class="line"><a id="l05484" name="l05484"></a><span class="lineno"> 5484</span> </div>
<div class="line"><a id="l05485" name="l05485"></a><span class="lineno"> 5485</span><span class="comment">/********************  Bits definition for RTC_BKP0R register  ****************/</span></div>
<div class="line"><a id="l05486" name="l05486"></a><span class="lineno"> 5486</span><span class="preprocessor">#define RTC_BKP0R_Pos                 (0U)</span></div>
<div class="line"><a id="l05487" name="l05487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65152adac13a55042ab984b782cf785b"> 5487</a></span><span class="preprocessor">#define RTC_BKP0R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP0R_Pos)           </span></div>
<div class="line"><a id="l05488" name="l05488"></a><span class="lineno"> 5488</span><span class="preprocessor">#define RTC_BKP0R                     RTC_BKP0R_Msk</span></div>
<div class="line"><a id="l05489" name="l05489"></a><span class="lineno"> 5489</span> </div>
<div class="line"><a id="l05490" name="l05490"></a><span class="lineno"> 5490</span><span class="comment">/********************  Bits definition for RTC_BKP1R register  ****************/</span></div>
<div class="line"><a id="l05491" name="l05491"></a><span class="lineno"> 5491</span><span class="preprocessor">#define RTC_BKP1R_Pos                 (0U)</span></div>
<div class="line"><a id="l05492" name="l05492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1232543b3a22da7aac7131e173182686"> 5492</a></span><span class="preprocessor">#define RTC_BKP1R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP1R_Pos)           </span></div>
<div class="line"><a id="l05493" name="l05493"></a><span class="lineno"> 5493</span><span class="preprocessor">#define RTC_BKP1R                     RTC_BKP1R_Msk</span></div>
<div class="line"><a id="l05494" name="l05494"></a><span class="lineno"> 5494</span> </div>
<div class="line"><a id="l05495" name="l05495"></a><span class="lineno"> 5495</span><span class="comment">/********************  Bits definition for RTC_BKP2R register  ****************/</span></div>
<div class="line"><a id="l05496" name="l05496"></a><span class="lineno"> 5496</span><span class="preprocessor">#define RTC_BKP2R_Pos                 (0U)</span></div>
<div class="line"><a id="l05497" name="l05497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe778fc6aa04076af499bfe4eef8f5e1"> 5497</a></span><span class="preprocessor">#define RTC_BKP2R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP2R_Pos)           </span></div>
<div class="line"><a id="l05498" name="l05498"></a><span class="lineno"> 5498</span><span class="preprocessor">#define RTC_BKP2R                     RTC_BKP2R_Msk</span></div>
<div class="line"><a id="l05499" name="l05499"></a><span class="lineno"> 5499</span> </div>
<div class="line"><a id="l05500" name="l05500"></a><span class="lineno"> 5500</span><span class="comment">/********************  Bits definition for RTC_BKP3R register  ****************/</span></div>
<div class="line"><a id="l05501" name="l05501"></a><span class="lineno"> 5501</span><span class="preprocessor">#define RTC_BKP3R_Pos                 (0U)</span></div>
<div class="line"><a id="l05502" name="l05502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e99106bc39a8e81bf48352827d0ddaf"> 5502</a></span><span class="preprocessor">#define RTC_BKP3R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP3R_Pos)           </span></div>
<div class="line"><a id="l05503" name="l05503"></a><span class="lineno"> 5503</span><span class="preprocessor">#define RTC_BKP3R                     RTC_BKP3R_Msk</span></div>
<div class="line"><a id="l05504" name="l05504"></a><span class="lineno"> 5504</span> </div>
<div class="line"><a id="l05505" name="l05505"></a><span class="lineno"> 5505</span><span class="comment">/********************  Bits definition for RTC_BKP4R register  ****************/</span></div>
<div class="line"><a id="l05506" name="l05506"></a><span class="lineno"> 5506</span><span class="preprocessor">#define RTC_BKP4R_Pos                 (0U)</span></div>
<div class="line"><a id="l05507" name="l05507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64613b1fe898ececd40ffe481df742ab"> 5507</a></span><span class="preprocessor">#define RTC_BKP4R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP4R_Pos)           </span></div>
<div class="line"><a id="l05508" name="l05508"></a><span class="lineno"> 5508</span><span class="preprocessor">#define RTC_BKP4R                     RTC_BKP4R_Msk</span></div>
<div class="line"><a id="l05509" name="l05509"></a><span class="lineno"> 5509</span> </div>
<div class="line"><a id="l05510" name="l05510"></a><span class="lineno"> 5510</span><span class="comment">/********************  Bits definition for RTC_BKP5R register  ****************/</span></div>
<div class="line"><a id="l05511" name="l05511"></a><span class="lineno"> 5511</span><span class="preprocessor">#define RTC_BKP5R_Pos                 (0U)</span></div>
<div class="line"><a id="l05512" name="l05512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2335682b85414d8d53d4fffdfc3bf190"> 5512</a></span><span class="preprocessor">#define RTC_BKP5R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP5R_Pos)           </span></div>
<div class="line"><a id="l05513" name="l05513"></a><span class="lineno"> 5513</span><span class="preprocessor">#define RTC_BKP5R                     RTC_BKP5R_Msk</span></div>
<div class="line"><a id="l05514" name="l05514"></a><span class="lineno"> 5514</span> </div>
<div class="line"><a id="l05515" name="l05515"></a><span class="lineno"> 5515</span><span class="comment">/********************  Bits definition for RTC_BKP6R register  ****************/</span></div>
<div class="line"><a id="l05516" name="l05516"></a><span class="lineno"> 5516</span><span class="preprocessor">#define RTC_BKP6R_Pos                 (0U)</span></div>
<div class="line"><a id="l05517" name="l05517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cca326be267e10381f4d4f9d5951c32"> 5517</a></span><span class="preprocessor">#define RTC_BKP6R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP6R_Pos)           </span></div>
<div class="line"><a id="l05518" name="l05518"></a><span class="lineno"> 5518</span><span class="preprocessor">#define RTC_BKP6R                     RTC_BKP6R_Msk</span></div>
<div class="line"><a id="l05519" name="l05519"></a><span class="lineno"> 5519</span> </div>
<div class="line"><a id="l05520" name="l05520"></a><span class="lineno"> 5520</span><span class="comment">/********************  Bits definition for RTC_BKP7R register  ****************/</span></div>
<div class="line"><a id="l05521" name="l05521"></a><span class="lineno"> 5521</span><span class="preprocessor">#define RTC_BKP7R_Pos                 (0U)</span></div>
<div class="line"><a id="l05522" name="l05522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ad5bf67535cba7d3de78d72ae79d79"> 5522</a></span><span class="preprocessor">#define RTC_BKP7R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP7R_Pos)           </span></div>
<div class="line"><a id="l05523" name="l05523"></a><span class="lineno"> 5523</span><span class="preprocessor">#define RTC_BKP7R                     RTC_BKP7R_Msk</span></div>
<div class="line"><a id="l05524" name="l05524"></a><span class="lineno"> 5524</span> </div>
<div class="line"><a id="l05525" name="l05525"></a><span class="lineno"> 5525</span><span class="comment">/********************  Bits definition for RTC_BKP8R register  ****************/</span></div>
<div class="line"><a id="l05526" name="l05526"></a><span class="lineno"> 5526</span><span class="preprocessor">#define RTC_BKP8R_Pos                 (0U)</span></div>
<div class="line"><a id="l05527" name="l05527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61ae366e9c0ad90225479d0d6d4e1544"> 5527</a></span><span class="preprocessor">#define RTC_BKP8R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP8R_Pos)           </span></div>
<div class="line"><a id="l05528" name="l05528"></a><span class="lineno"> 5528</span><span class="preprocessor">#define RTC_BKP8R                     RTC_BKP8R_Msk</span></div>
<div class="line"><a id="l05529" name="l05529"></a><span class="lineno"> 5529</span> </div>
<div class="line"><a id="l05530" name="l05530"></a><span class="lineno"> 5530</span><span class="comment">/********************  Bits definition for RTC_BKP9R register  ****************/</span></div>
<div class="line"><a id="l05531" name="l05531"></a><span class="lineno"> 5531</span><span class="preprocessor">#define RTC_BKP9R_Pos                 (0U)</span></div>
<div class="line"><a id="l05532" name="l05532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf039d5e2bf31dc293bd3b84a186bd8c8"> 5532</a></span><span class="preprocessor">#define RTC_BKP9R_Msk                 (0xFFFFFFFFUL &lt;&lt; RTC_BKP9R_Pos)           </span></div>
<div class="line"><a id="l05533" name="l05533"></a><span class="lineno"> 5533</span><span class="preprocessor">#define RTC_BKP9R                     RTC_BKP9R_Msk</span></div>
<div class="line"><a id="l05534" name="l05534"></a><span class="lineno"> 5534</span> </div>
<div class="line"><a id="l05535" name="l05535"></a><span class="lineno"> 5535</span><span class="comment">/********************  Bits definition for RTC_BKP10R register  ***************/</span></div>
<div class="line"><a id="l05536" name="l05536"></a><span class="lineno"> 5536</span><span class="preprocessor">#define RTC_BKP10R_Pos                (0U)</span></div>
<div class="line"><a id="l05537" name="l05537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga425836775a344f3d199760028c01b22f"> 5537</a></span><span class="preprocessor">#define RTC_BKP10R_Msk                (0xFFFFFFFFUL &lt;&lt; RTC_BKP10R_Pos)          </span></div>
<div class="line"><a id="l05538" name="l05538"></a><span class="lineno"> 5538</span><span class="preprocessor">#define RTC_BKP10R                    RTC_BKP10R_Msk</span></div>
<div class="line"><a id="l05539" name="l05539"></a><span class="lineno"> 5539</span> </div>
<div class="line"><a id="l05540" name="l05540"></a><span class="lineno"> 5540</span><span class="comment">/********************  Bits definition for RTC_BKP11R register  ***************/</span></div>
<div class="line"><a id="l05541" name="l05541"></a><span class="lineno"> 5541</span><span class="preprocessor">#define RTC_BKP11R_Pos                (0U)</span></div>
<div class="line"><a id="l05542" name="l05542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803ec730ae4020d5b80df83b21990b31"> 5542</a></span><span class="preprocessor">#define RTC_BKP11R_Msk                (0xFFFFFFFFUL &lt;&lt; RTC_BKP11R_Pos)          </span></div>
<div class="line"><a id="l05543" name="l05543"></a><span class="lineno"> 5543</span><span class="preprocessor">#define RTC_BKP11R                    RTC_BKP11R_Msk</span></div>
<div class="line"><a id="l05544" name="l05544"></a><span class="lineno"> 5544</span> </div>
<div class="line"><a id="l05545" name="l05545"></a><span class="lineno"> 5545</span><span class="comment">/********************  Bits definition for RTC_BKP12R register  ***************/</span></div>
<div class="line"><a id="l05546" name="l05546"></a><span class="lineno"> 5546</span><span class="preprocessor">#define RTC_BKP12R_Pos                (0U)</span></div>
<div class="line"><a id="l05547" name="l05547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed050277146eb1c2fa2a8e8eb778888"> 5547</a></span><span class="preprocessor">#define RTC_BKP12R_Msk                (0xFFFFFFFFUL &lt;&lt; RTC_BKP12R_Pos)          </span></div>
<div class="line"><a id="l05548" name="l05548"></a><span class="lineno"> 5548</span><span class="preprocessor">#define RTC_BKP12R                    RTC_BKP12R_Msk</span></div>
<div class="line"><a id="l05549" name="l05549"></a><span class="lineno"> 5549</span> </div>
<div class="line"><a id="l05550" name="l05550"></a><span class="lineno"> 5550</span><span class="comment">/********************  Bits definition for RTC_BKP13R register  ***************/</span></div>
<div class="line"><a id="l05551" name="l05551"></a><span class="lineno"> 5551</span><span class="preprocessor">#define RTC_BKP13R_Pos                (0U)</span></div>
<div class="line"><a id="l05552" name="l05552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f1c04da88aaae10d0bcf45816608b8e"> 5552</a></span><span class="preprocessor">#define RTC_BKP13R_Msk                (0xFFFFFFFFUL &lt;&lt; RTC_BKP13R_Pos)          </span></div>
<div class="line"><a id="l05553" name="l05553"></a><span class="lineno"> 5553</span><span class="preprocessor">#define RTC_BKP13R                    RTC_BKP13R_Msk</span></div>
<div class="line"><a id="l05554" name="l05554"></a><span class="lineno"> 5554</span> </div>
<div class="line"><a id="l05555" name="l05555"></a><span class="lineno"> 5555</span><span class="comment">/********************  Bits definition for RTC_BKP14R register  ***************/</span></div>
<div class="line"><a id="l05556" name="l05556"></a><span class="lineno"> 5556</span><span class="preprocessor">#define RTC_BKP14R_Pos                (0U)</span></div>
<div class="line"><a id="l05557" name="l05557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaceeefc705b2bd138b6ec84bd606dbe86"> 5557</a></span><span class="preprocessor">#define RTC_BKP14R_Msk                (0xFFFFFFFFUL &lt;&lt; RTC_BKP14R_Pos)          </span></div>
<div class="line"><a id="l05558" name="l05558"></a><span class="lineno"> 5558</span><span class="preprocessor">#define RTC_BKP14R                    RTC_BKP14R_Msk</span></div>
<div class="line"><a id="l05559" name="l05559"></a><span class="lineno"> 5559</span> </div>
<div class="line"><a id="l05560" name="l05560"></a><span class="lineno"> 5560</span><span class="comment">/********************  Bits definition for RTC_BKP15R register  ***************/</span></div>
<div class="line"><a id="l05561" name="l05561"></a><span class="lineno"> 5561</span><span class="preprocessor">#define RTC_BKP15R_Pos                (0U)</span></div>
<div class="line"><a id="l05562" name="l05562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae55844e319f165ba23ba0b2d5a9ff2ee"> 5562</a></span><span class="preprocessor">#define RTC_BKP15R_Msk                (0xFFFFFFFFUL &lt;&lt; RTC_BKP15R_Pos)          </span></div>
<div class="line"><a id="l05563" name="l05563"></a><span class="lineno"> 5563</span><span class="preprocessor">#define RTC_BKP15R                    RTC_BKP15R_Msk</span></div>
<div class="line"><a id="l05564" name="l05564"></a><span class="lineno"> 5564</span> </div>
<div class="line"><a id="l05565" name="l05565"></a><span class="lineno"> 5565</span><span class="comment">/********************  Bits definition for RTC_BKP16R register  ***************/</span></div>
<div class="line"><a id="l05566" name="l05566"></a><span class="lineno"> 5566</span><span class="preprocessor">#define RTC_BKP16R_Pos                (0U)</span></div>
<div class="line"><a id="l05567" name="l05567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad53cd82e4d08160a2169cf0d6122ba7a"> 5567</a></span><span class="preprocessor">#define RTC_BKP16R_Msk                (0xFFFFFFFFUL &lt;&lt; RTC_BKP16R_Pos)          </span></div>
<div class="line"><a id="l05568" name="l05568"></a><span class="lineno"> 5568</span><span class="preprocessor">#define RTC_BKP16R                    RTC_BKP16R_Msk</span></div>
<div class="line"><a id="l05569" name="l05569"></a><span class="lineno"> 5569</span> </div>
<div class="line"><a id="l05570" name="l05570"></a><span class="lineno"> 5570</span><span class="comment">/********************  Bits definition for RTC_BKP17R register  ***************/</span></div>
<div class="line"><a id="l05571" name="l05571"></a><span class="lineno"> 5571</span><span class="preprocessor">#define RTC_BKP17R_Pos                (0U)</span></div>
<div class="line"><a id="l05572" name="l05572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb00d71ec7bae68636740347f971bb05"> 5572</a></span><span class="preprocessor">#define RTC_BKP17R_Msk                (0xFFFFFFFFUL &lt;&lt; RTC_BKP17R_Pos)          </span></div>
<div class="line"><a id="l05573" name="l05573"></a><span class="lineno"> 5573</span><span class="preprocessor">#define RTC_BKP17R                    RTC_BKP17R_Msk</span></div>
<div class="line"><a id="l05574" name="l05574"></a><span class="lineno"> 5574</span> </div>
<div class="line"><a id="l05575" name="l05575"></a><span class="lineno"> 5575</span><span class="comment">/********************  Bits definition for RTC_BKP18R register  ***************/</span></div>
<div class="line"><a id="l05576" name="l05576"></a><span class="lineno"> 5576</span><span class="preprocessor">#define RTC_BKP18R_Pos                (0U)</span></div>
<div class="line"><a id="l05577" name="l05577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad06553479e94b2bbd23fde19bbcf0667"> 5577</a></span><span class="preprocessor">#define RTC_BKP18R_Msk                (0xFFFFFFFFUL &lt;&lt; RTC_BKP18R_Pos)          </span></div>
<div class="line"><a id="l05578" name="l05578"></a><span class="lineno"> 5578</span><span class="preprocessor">#define RTC_BKP18R                    RTC_BKP18R_Msk</span></div>
<div class="line"><a id="l05579" name="l05579"></a><span class="lineno"> 5579</span> </div>
<div class="line"><a id="l05580" name="l05580"></a><span class="lineno"> 5580</span><span class="comment">/********************  Bits definition for RTC_BKP19R register  ***************/</span></div>
<div class="line"><a id="l05581" name="l05581"></a><span class="lineno"> 5581</span><span class="preprocessor">#define RTC_BKP19R_Pos                (0U)</span></div>
<div class="line"><a id="l05582" name="l05582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dd25b421b61fc893df921c7ea4d58f1"> 5582</a></span><span class="preprocessor">#define RTC_BKP19R_Msk                (0xFFFFFFFFUL &lt;&lt; RTC_BKP19R_Pos)          </span></div>
<div class="line"><a id="l05583" name="l05583"></a><span class="lineno"> 5583</span><span class="preprocessor">#define RTC_BKP19R                    RTC_BKP19R_Msk</span></div>
<div class="line"><a id="l05584" name="l05584"></a><span class="lineno"> 5584</span> </div>
<div class="line"><a id="l05585" name="l05585"></a><span class="lineno"> 5585</span><span class="comment">/******************** Number of backup registers ******************************/</span></div>
<div class="line"><a id="l05586" name="l05586"></a><span class="lineno"> 5586</span><span class="preprocessor">#define RTC_BKP_NUMBER                       0x000000014U</span></div>
<div class="line"><a id="l05587" name="l05587"></a><span class="lineno"> 5587</span> </div>
<div class="line"><a id="l05588" name="l05588"></a><span class="lineno"> 5588</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05589" name="l05589"></a><span class="lineno"> 5589</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05590" name="l05590"></a><span class="lineno"> 5590</span><span class="comment">/*                        Serial Peripheral Interface                         */</span></div>
<div class="line"><a id="l05591" name="l05591"></a><span class="lineno"> 5591</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05592" name="l05592"></a><span class="lineno"> 5592</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05593" name="l05593"></a><span class="lineno"> 5593</span> </div>
<div class="line"><a id="l05594" name="l05594"></a><span class="lineno"> 5594</span><span class="comment">/*******************  Bit definition for SPI_CR1 register  ********************/</span></div>
<div class="line"><a id="l05595" name="l05595"></a><span class="lineno"> 5595</span><span class="preprocessor">#define SPI_CR1_CPHA_Pos            (0U)</span></div>
<div class="line"><a id="l05596" name="l05596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07233629d8982af09168080501d30522"> 5596</a></span><span class="preprocessor">#define SPI_CR1_CPHA_Msk            (0x1UL &lt;&lt; SPI_CR1_CPHA_Pos)                 </span></div>
<div class="line"><a id="l05597" name="l05597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3"> 5597</a></span><span class="preprocessor">#define SPI_CR1_CPHA                SPI_CR1_CPHA_Msk                           </span></div>
<div class="line"><a id="l05598" name="l05598"></a><span class="lineno"> 5598</span><span class="preprocessor">#define SPI_CR1_CPOL_Pos            (1U)</span></div>
<div class="line"><a id="l05599" name="l05599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95caab18b821909a9547771f9316e2b0"> 5599</a></span><span class="preprocessor">#define SPI_CR1_CPOL_Msk            (0x1UL &lt;&lt; SPI_CR1_CPOL_Pos)                 </span></div>
<div class="line"><a id="l05600" name="l05600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124"> 5600</a></span><span class="preprocessor">#define SPI_CR1_CPOL                SPI_CR1_CPOL_Msk                           </span></div>
<div class="line"><a id="l05601" name="l05601"></a><span class="lineno"> 5601</span><span class="preprocessor">#define SPI_CR1_MSTR_Pos            (2U)</span></div>
<div class="line"><a id="l05602" name="l05602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab94621170d4ce16d6e7f2310461df97d"> 5602</a></span><span class="preprocessor">#define SPI_CR1_MSTR_Msk            (0x1UL &lt;&lt; SPI_CR1_MSTR_Pos)                 </span></div>
<div class="line"><a id="l05603" name="l05603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55"> 5603</a></span><span class="preprocessor">#define SPI_CR1_MSTR                SPI_CR1_MSTR_Msk                           </span></div>
<div class="line"><a id="l05605" name="l05605"></a><span class="lineno"> 5605</span><span class="preprocessor">#define SPI_CR1_BR_Pos              (3U)</span></div>
<div class="line"><a id="l05606" name="l05606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec378749f03998b5d2769c3d83deef23"> 5606</a></span><span class="preprocessor">#define SPI_CR1_BR_Msk              (0x7UL &lt;&lt; SPI_CR1_BR_Pos)                   </span></div>
<div class="line"><a id="l05607" name="l05607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936"> 5607</a></span><span class="preprocessor">#define SPI_CR1_BR                  SPI_CR1_BR_Msk                             </span></div>
<div class="line"><a id="l05608" name="l05608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321"> 5608</a></span><span class="preprocessor">#define SPI_CR1_BR_0                (0x1UL &lt;&lt; SPI_CR1_BR_Pos)                   </span></div>
<div class="line"><a id="l05609" name="l05609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46"> 5609</a></span><span class="preprocessor">#define SPI_CR1_BR_1                (0x2UL &lt;&lt; SPI_CR1_BR_Pos)                   </span></div>
<div class="line"><a id="l05610" name="l05610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622"> 5610</a></span><span class="preprocessor">#define SPI_CR1_BR_2                (0x4UL &lt;&lt; SPI_CR1_BR_Pos)                   </span></div>
<div class="line"><a id="l05612" name="l05612"></a><span class="lineno"> 5612</span><span class="preprocessor">#define SPI_CR1_SPE_Pos             (6U)</span></div>
<div class="line"><a id="l05613" name="l05613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf4679f3fe8cfa50ecbac5b45d084bb"> 5613</a></span><span class="preprocessor">#define SPI_CR1_SPE_Msk             (0x1UL &lt;&lt; SPI_CR1_SPE_Pos)                  </span></div>
<div class="line"><a id="l05614" name="l05614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9"> 5614</a></span><span class="preprocessor">#define SPI_CR1_SPE                 SPI_CR1_SPE_Msk                            </span></div>
<div class="line"><a id="l05615" name="l05615"></a><span class="lineno"> 5615</span><span class="preprocessor">#define SPI_CR1_LSBFIRST_Pos        (7U)</span></div>
<div class="line"><a id="l05616" name="l05616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfc0bbf312eaf7e0a5bbe54fdcc2f12e"> 5616</a></span><span class="preprocessor">#define SPI_CR1_LSBFIRST_Msk        (0x1UL &lt;&lt; SPI_CR1_LSBFIRST_Pos)             </span></div>
<div class="line"><a id="l05617" name="l05617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8"> 5617</a></span><span class="preprocessor">#define SPI_CR1_LSBFIRST            SPI_CR1_LSBFIRST_Msk                       </span></div>
<div class="line"><a id="l05618" name="l05618"></a><span class="lineno"> 5618</span><span class="preprocessor">#define SPI_CR1_SSI_Pos             (8U)</span></div>
<div class="line"><a id="l05619" name="l05619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0bfe153c59ffd52199d4b37e3287f89"> 5619</a></span><span class="preprocessor">#define SPI_CR1_SSI_Msk             (0x1UL &lt;&lt; SPI_CR1_SSI_Pos)                  </span></div>
<div class="line"><a id="l05620" name="l05620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e"> 5620</a></span><span class="preprocessor">#define SPI_CR1_SSI                 SPI_CR1_SSI_Msk                            </span></div>
<div class="line"><a id="l05621" name="l05621"></a><span class="lineno"> 5621</span><span class="preprocessor">#define SPI_CR1_SSM_Pos             (9U)</span></div>
<div class="line"><a id="l05622" name="l05622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43417092a8ed735def35b386a251a7bb"> 5622</a></span><span class="preprocessor">#define SPI_CR1_SSM_Msk             (0x1UL &lt;&lt; SPI_CR1_SSM_Pos)                  </span></div>
<div class="line"><a id="l05623" name="l05623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382"> 5623</a></span><span class="preprocessor">#define SPI_CR1_SSM                 SPI_CR1_SSM_Msk                            </span></div>
<div class="line"><a id="l05624" name="l05624"></a><span class="lineno"> 5624</span><span class="preprocessor">#define SPI_CR1_RXONLY_Pos          (10U)</span></div>
<div class="line"><a id="l05625" name="l05625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02d6321808ed988c60d703e062d58b64"> 5625</a></span><span class="preprocessor">#define SPI_CR1_RXONLY_Msk          (0x1UL &lt;&lt; SPI_CR1_RXONLY_Pos)               </span></div>
<div class="line"><a id="l05626" name="l05626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883"> 5626</a></span><span class="preprocessor">#define SPI_CR1_RXONLY              SPI_CR1_RXONLY_Msk                         </span></div>
<div class="line"><a id="l05627" name="l05627"></a><span class="lineno"> 5627</span><span class="preprocessor">#define SPI_CR1_DFF_Pos             (11U)</span></div>
<div class="line"><a id="l05628" name="l05628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a87fe55ac0f85e207a58fcd73610f46"> 5628</a></span><span class="preprocessor">#define SPI_CR1_DFF_Msk             (0x1UL &lt;&lt; SPI_CR1_DFF_Pos)                  </span></div>
<div class="line"><a id="l05629" name="l05629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffabea0de695a19198d906bf6a1d9fd"> 5629</a></span><span class="preprocessor">#define SPI_CR1_DFF                 SPI_CR1_DFF_Msk                            </span></div>
<div class="line"><a id="l05630" name="l05630"></a><span class="lineno"> 5630</span><span class="preprocessor">#define SPI_CR1_CRCNEXT_Pos         (12U)</span></div>
<div class="line"><a id="l05631" name="l05631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebbf9ed4a9723901f5414654f151d816"> 5631</a></span><span class="preprocessor">#define SPI_CR1_CRCNEXT_Msk         (0x1UL &lt;&lt; SPI_CR1_CRCNEXT_Pos)              </span></div>
<div class="line"><a id="l05632" name="l05632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250"> 5632</a></span><span class="preprocessor">#define SPI_CR1_CRCNEXT             SPI_CR1_CRCNEXT_Msk                        </span></div>
<div class="line"><a id="l05633" name="l05633"></a><span class="lineno"> 5633</span><span class="preprocessor">#define SPI_CR1_CRCEN_Pos           (13U)</span></div>
<div class="line"><a id="l05634" name="l05634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5a712f31c65ea8ee829377edc5ede3"> 5634</a></span><span class="preprocessor">#define SPI_CR1_CRCEN_Msk           (0x1UL &lt;&lt; SPI_CR1_CRCEN_Pos)                </span></div>
<div class="line"><a id="l05635" name="l05635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b"> 5635</a></span><span class="preprocessor">#define SPI_CR1_CRCEN               SPI_CR1_CRCEN_Msk                          </span></div>
<div class="line"><a id="l05636" name="l05636"></a><span class="lineno"> 5636</span><span class="preprocessor">#define SPI_CR1_BIDIOE_Pos          (14U)</span></div>
<div class="line"><a id="l05637" name="l05637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcee503ed5669187bb980faf90d57ca"> 5637</a></span><span class="preprocessor">#define SPI_CR1_BIDIOE_Msk          (0x1UL &lt;&lt; SPI_CR1_BIDIOE_Pos)               </span></div>
<div class="line"><a id="l05638" name="l05638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f"> 5638</a></span><span class="preprocessor">#define SPI_CR1_BIDIOE              SPI_CR1_BIDIOE_Msk                         </span></div>
<div class="line"><a id="l05639" name="l05639"></a><span class="lineno"> 5639</span><span class="preprocessor">#define SPI_CR1_BIDIMODE_Pos        (15U)</span></div>
<div class="line"><a id="l05640" name="l05640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2c9301aa73d6795e9739f8d12d42c15"> 5640</a></span><span class="preprocessor">#define SPI_CR1_BIDIMODE_Msk        (0x1UL &lt;&lt; SPI_CR1_BIDIMODE_Pos)             </span></div>
<div class="line"><a id="l05641" name="l05641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e"> 5641</a></span><span class="preprocessor">#define SPI_CR1_BIDIMODE            SPI_CR1_BIDIMODE_Msk                       </span></div>
<div class="line"><a id="l05643" name="l05643"></a><span class="lineno"> 5643</span><span class="comment">/*******************  Bit definition for SPI_CR2 register  ********************/</span></div>
<div class="line"><a id="l05644" name="l05644"></a><span class="lineno"> 5644</span><span class="preprocessor">#define SPI_CR2_RXDMAEN_Pos         (0U)</span></div>
<div class="line"><a id="l05645" name="l05645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae038c9a5d545c01038bf6628492cdc6e"> 5645</a></span><span class="preprocessor">#define SPI_CR2_RXDMAEN_Msk         (0x1UL &lt;&lt; SPI_CR2_RXDMAEN_Pos)              </span></div>
<div class="line"><a id="l05646" name="l05646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da"> 5646</a></span><span class="preprocessor">#define SPI_CR2_RXDMAEN             SPI_CR2_RXDMAEN_Msk                        </span></div>
<div class="line"><a id="l05647" name="l05647"></a><span class="lineno"> 5647</span><span class="preprocessor">#define SPI_CR2_TXDMAEN_Pos         (1U)</span></div>
<div class="line"><a id="l05648" name="l05648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga884bb8bbd8b60cea7b7fb11a23231678"> 5648</a></span><span class="preprocessor">#define SPI_CR2_TXDMAEN_Msk         (0x1UL &lt;&lt; SPI_CR2_TXDMAEN_Pos)              </span></div>
<div class="line"><a id="l05649" name="l05649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210"> 5649</a></span><span class="preprocessor">#define SPI_CR2_TXDMAEN             SPI_CR2_TXDMAEN_Msk                        </span></div>
<div class="line"><a id="l05650" name="l05650"></a><span class="lineno"> 5650</span><span class="preprocessor">#define SPI_CR2_SSOE_Pos            (2U)</span></div>
<div class="line"><a id="l05651" name="l05651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de245d8ff3e31709fd9a665e58f15c1"> 5651</a></span><span class="preprocessor">#define SPI_CR2_SSOE_Msk            (0x1UL &lt;&lt; SPI_CR2_SSOE_Pos)                 </span></div>
<div class="line"><a id="l05652" name="l05652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd"> 5652</a></span><span class="preprocessor">#define SPI_CR2_SSOE                SPI_CR2_SSOE_Msk                           </span></div>
<div class="line"><a id="l05653" name="l05653"></a><span class="lineno"> 5653</span><span class="preprocessor">#define SPI_CR2_FRF_Pos             (4U)</span></div>
<div class="line"><a id="l05654" name="l05654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47060f3941e2410bd9bc3b570f39a3d1"> 5654</a></span><span class="preprocessor">#define SPI_CR2_FRF_Msk             (0x1UL &lt;&lt; SPI_CR2_FRF_Pos)                  </span></div>
<div class="line"><a id="l05655" name="l05655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e3f41fa2150831afaac191046087f2"> 5655</a></span><span class="preprocessor">#define SPI_CR2_FRF                 SPI_CR2_FRF_Msk                            </span></div>
<div class="line"><a id="l05656" name="l05656"></a><span class="lineno"> 5656</span><span class="preprocessor">#define SPI_CR2_ERRIE_Pos           (5U)</span></div>
<div class="line"><a id="l05657" name="l05657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fb21a03a7b4e7bd38520e2909063c92"> 5657</a></span><span class="preprocessor">#define SPI_CR2_ERRIE_Msk           (0x1UL &lt;&lt; SPI_CR2_ERRIE_Pos)                </span></div>
<div class="line"><a id="l05658" name="l05658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b"> 5658</a></span><span class="preprocessor">#define SPI_CR2_ERRIE               SPI_CR2_ERRIE_Msk                          </span></div>
<div class="line"><a id="l05659" name="l05659"></a><span class="lineno"> 5659</span><span class="preprocessor">#define SPI_CR2_RXNEIE_Pos          (6U)</span></div>
<div class="line"><a id="l05660" name="l05660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ad371f3900a415251ab34cd186d9a44"> 5660</a></span><span class="preprocessor">#define SPI_CR2_RXNEIE_Msk          (0x1UL &lt;&lt; SPI_CR2_RXNEIE_Pos)               </span></div>
<div class="line"><a id="l05661" name="l05661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea"> 5661</a></span><span class="preprocessor">#define SPI_CR2_RXNEIE              SPI_CR2_RXNEIE_Msk                         </span></div>
<div class="line"><a id="l05662" name="l05662"></a><span class="lineno"> 5662</span><span class="preprocessor">#define SPI_CR2_TXEIE_Pos           (7U)</span></div>
<div class="line"><a id="l05663" name="l05663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64d3cd4fd2b7dca5e43332a3e2a36641"> 5663</a></span><span class="preprocessor">#define SPI_CR2_TXEIE_Msk           (0x1UL &lt;&lt; SPI_CR2_TXEIE_Pos)                </span></div>
<div class="line"><a id="l05664" name="l05664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c"> 5664</a></span><span class="preprocessor">#define SPI_CR2_TXEIE               SPI_CR2_TXEIE_Msk                          </span></div>
<div class="line"><a id="l05666" name="l05666"></a><span class="lineno"> 5666</span><span class="comment">/********************  Bit definition for SPI_SR register  ********************/</span></div>
<div class="line"><a id="l05667" name="l05667"></a><span class="lineno"> 5667</span><span class="preprocessor">#define SPI_SR_RXNE_Pos             (0U)</span></div>
<div class="line"><a id="l05668" name="l05668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85e7198d3d1f577cae637c8295e7691e"> 5668</a></span><span class="preprocessor">#define SPI_SR_RXNE_Msk             (0x1UL &lt;&lt; SPI_SR_RXNE_Pos)                  </span></div>
<div class="line"><a id="l05669" name="l05669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48"> 5669</a></span><span class="preprocessor">#define SPI_SR_RXNE                 SPI_SR_RXNE_Msk                            </span></div>
<div class="line"><a id="l05670" name="l05670"></a><span class="lineno"> 5670</span><span class="preprocessor">#define SPI_SR_TXE_Pos              (1U)</span></div>
<div class="line"><a id="l05671" name="l05671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee9564d438c48424c767347324a2eb03"> 5671</a></span><span class="preprocessor">#define SPI_SR_TXE_Msk              (0x1UL &lt;&lt; SPI_SR_TXE_Pos)                   </span></div>
<div class="line"><a id="l05672" name="l05672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c"> 5672</a></span><span class="preprocessor">#define SPI_SR_TXE                  SPI_SR_TXE_Msk                             </span></div>
<div class="line"><a id="l05673" name="l05673"></a><span class="lineno"> 5673</span><span class="preprocessor">#define SPI_SR_CHSIDE_Pos           (2U)</span></div>
<div class="line"><a id="l05674" name="l05674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga226666adbdbd46974bcc4a05772bbfc4"> 5674</a></span><span class="preprocessor">#define SPI_SR_CHSIDE_Msk           (0x1UL &lt;&lt; SPI_SR_CHSIDE_Pos)                </span></div>
<div class="line"><a id="l05675" name="l05675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de"> 5675</a></span><span class="preprocessor">#define SPI_SR_CHSIDE               SPI_SR_CHSIDE_Msk                          </span></div>
<div class="line"><a id="l05676" name="l05676"></a><span class="lineno"> 5676</span><span class="preprocessor">#define SPI_SR_UDR_Pos              (3U)</span></div>
<div class="line"><a id="l05677" name="l05677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ceaae6d492b8b844ff2b83e3251d28e"> 5677</a></span><span class="preprocessor">#define SPI_SR_UDR_Msk              (0x1UL &lt;&lt; SPI_SR_UDR_Pos)                   </span></div>
<div class="line"><a id="l05678" name="l05678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6"> 5678</a></span><span class="preprocessor">#define SPI_SR_UDR                  SPI_SR_UDR_Msk                             </span></div>
<div class="line"><a id="l05679" name="l05679"></a><span class="lineno"> 5679</span><span class="preprocessor">#define SPI_SR_CRCERR_Pos           (4U)</span></div>
<div class="line"><a id="l05680" name="l05680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4f508924f9e531136bf0d4fadb68d48"> 5680</a></span><span class="preprocessor">#define SPI_SR_CRCERR_Msk           (0x1UL &lt;&lt; SPI_SR_CRCERR_Pos)                </span></div>
<div class="line"><a id="l05681" name="l05681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b"> 5681</a></span><span class="preprocessor">#define SPI_SR_CRCERR               SPI_SR_CRCERR_Msk                          </span></div>
<div class="line"><a id="l05682" name="l05682"></a><span class="lineno"> 5682</span><span class="preprocessor">#define SPI_SR_MODF_Pos             (5U)</span></div>
<div class="line"><a id="l05683" name="l05683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db9b07f317546b9f724067956b07e9c"> 5683</a></span><span class="preprocessor">#define SPI_SR_MODF_Msk             (0x1UL &lt;&lt; SPI_SR_MODF_Pos)                  </span></div>
<div class="line"><a id="l05684" name="l05684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf"> 5684</a></span><span class="preprocessor">#define SPI_SR_MODF                 SPI_SR_MODF_Msk                            </span></div>
<div class="line"><a id="l05685" name="l05685"></a><span class="lineno"> 5685</span><span class="preprocessor">#define SPI_SR_OVR_Pos              (6U)</span></div>
<div class="line"><a id="l05686" name="l05686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73daf0783ad13468420bbf4d05e150dd"> 5686</a></span><span class="preprocessor">#define SPI_SR_OVR_Msk              (0x1UL &lt;&lt; SPI_SR_OVR_Pos)                   </span></div>
<div class="line"><a id="l05687" name="l05687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232"> 5687</a></span><span class="preprocessor">#define SPI_SR_OVR                  SPI_SR_OVR_Msk                             </span></div>
<div class="line"><a id="l05688" name="l05688"></a><span class="lineno"> 5688</span><span class="preprocessor">#define SPI_SR_BSY_Pos              (7U)</span></div>
<div class="line"><a id="l05689" name="l05689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcecff7ba1632cf4035a83dd588c4421"> 5689</a></span><span class="preprocessor">#define SPI_SR_BSY_Msk              (0x1UL &lt;&lt; SPI_SR_BSY_Pos)                   </span></div>
<div class="line"><a id="l05690" name="l05690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf"> 5690</a></span><span class="preprocessor">#define SPI_SR_BSY                  SPI_SR_BSY_Msk                             </span></div>
<div class="line"><a id="l05691" name="l05691"></a><span class="lineno"> 5691</span><span class="preprocessor">#define SPI_SR_FRE_Pos              (8U)</span></div>
<div class="line"><a id="l05692" name="l05692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd7e467f149f7b4f7c6eb2deb8be5338"> 5692</a></span><span class="preprocessor">#define SPI_SR_FRE_Msk              (0x1UL &lt;&lt; SPI_SR_FRE_Pos)                   </span></div>
<div class="line"><a id="l05693" name="l05693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace2c7cac9431231663af42e6f5aabce6"> 5693</a></span><span class="preprocessor">#define SPI_SR_FRE                  SPI_SR_FRE_Msk                             </span></div>
<div class="line"><a id="l05695" name="l05695"></a><span class="lineno"> 5695</span><span class="comment">/********************  Bit definition for SPI_DR register  ********************/</span></div>
<div class="line"><a id="l05696" name="l05696"></a><span class="lineno"> 5696</span><span class="preprocessor">#define SPI_DR_DR_Pos               (0U)</span></div>
<div class="line"><a id="l05697" name="l05697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf50021b52352481a497f21c72c33e966"> 5697</a></span><span class="preprocessor">#define SPI_DR_DR_Msk               (0xFFFFUL &lt;&lt; SPI_DR_DR_Pos)                 </span></div>
<div class="line"><a id="l05698" name="l05698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad"> 5698</a></span><span class="preprocessor">#define SPI_DR_DR                   SPI_DR_DR_Msk                              </span></div>
<div class="line"><a id="l05700" name="l05700"></a><span class="lineno"> 5700</span><span class="comment">/*******************  Bit definition for SPI_CRCPR register  ******************/</span></div>
<div class="line"><a id="l05701" name="l05701"></a><span class="lineno"> 5701</span><span class="preprocessor">#define SPI_CRCPR_CRCPOLY_Pos       (0U)</span></div>
<div class="line"><a id="l05702" name="l05702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67c234978a817dee4fc561201b3ef056"> 5702</a></span><span class="preprocessor">#define SPI_CRCPR_CRCPOLY_Msk       (0xFFFFUL &lt;&lt; SPI_CRCPR_CRCPOLY_Pos)         </span></div>
<div class="line"><a id="l05703" name="l05703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247"> 5703</a></span><span class="preprocessor">#define SPI_CRCPR_CRCPOLY           SPI_CRCPR_CRCPOLY_Msk                      </span></div>
<div class="line"><a id="l05705" name="l05705"></a><span class="lineno"> 5705</span><span class="comment">/******************  Bit definition for SPI_RXCRCR register  ******************/</span></div>
<div class="line"><a id="l05706" name="l05706"></a><span class="lineno"> 5706</span><span class="preprocessor">#define SPI_RXCRCR_RXCRC_Pos        (0U)</span></div>
<div class="line"><a id="l05707" name="l05707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3318f05b5d1bebf96434ae4bc88e46da"> 5707</a></span><span class="preprocessor">#define SPI_RXCRCR_RXCRC_Msk        (0xFFFFUL &lt;&lt; SPI_RXCRCR_RXCRC_Pos)          </span></div>
<div class="line"><a id="l05708" name="l05708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181"> 5708</a></span><span class="preprocessor">#define SPI_RXCRCR_RXCRC            SPI_RXCRCR_RXCRC_Msk                       </span></div>
<div class="line"><a id="l05710" name="l05710"></a><span class="lineno"> 5710</span><span class="comment">/******************  Bit definition for SPI_TXCRCR register  ******************/</span></div>
<div class="line"><a id="l05711" name="l05711"></a><span class="lineno"> 5711</span><span class="preprocessor">#define SPI_TXCRCR_TXCRC_Pos        (0U)</span></div>
<div class="line"><a id="l05712" name="l05712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca1f646ca0bb6ae44744956b39b0702d"> 5712</a></span><span class="preprocessor">#define SPI_TXCRCR_TXCRC_Msk        (0xFFFFUL &lt;&lt; SPI_TXCRCR_TXCRC_Pos)          </span></div>
<div class="line"><a id="l05713" name="l05713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09"> 5713</a></span><span class="preprocessor">#define SPI_TXCRCR_TXCRC            SPI_TXCRCR_TXCRC_Msk                       </span></div>
<div class="line"><a id="l05715" name="l05715"></a><span class="lineno"> 5715</span><span class="comment">/******************  Bit definition for SPI_I2SCFGR register  *****************/</span></div>
<div class="line"><a id="l05716" name="l05716"></a><span class="lineno"> 5716</span><span class="preprocessor">#define SPI_I2SCFGR_CHLEN_Pos       (0U)</span></div>
<div class="line"><a id="l05717" name="l05717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a842b52587ad0e434153bf9df2ecc50"> 5717</a></span><span class="preprocessor">#define SPI_I2SCFGR_CHLEN_Msk       (0x1UL &lt;&lt; SPI_I2SCFGR_CHLEN_Pos)            </span></div>
<div class="line"><a id="l05718" name="l05718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f"> 5718</a></span><span class="preprocessor">#define SPI_I2SCFGR_CHLEN           SPI_I2SCFGR_CHLEN_Msk                      </span></div>
<div class="line"><a id="l05720" name="l05720"></a><span class="lineno"> 5720</span><span class="preprocessor">#define SPI_I2SCFGR_DATLEN_Pos      (1U)</span></div>
<div class="line"><a id="l05721" name="l05721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbffb30650c0d4c84232813213271169"> 5721</a></span><span class="preprocessor">#define SPI_I2SCFGR_DATLEN_Msk      (0x3UL &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)           </span></div>
<div class="line"><a id="l05722" name="l05722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc12f9d2003ab169a3f68e9d809f84ae"> 5722</a></span><span class="preprocessor">#define SPI_I2SCFGR_DATLEN          SPI_I2SCFGR_DATLEN_Msk                     </span></div>
<div class="line"><a id="l05723" name="l05723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa20ad624085d2e533eea3662cb03d8fa"> 5723</a></span><span class="preprocessor">#define SPI_I2SCFGR_DATLEN_0        (0x1UL &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)           </span></div>
<div class="line"><a id="l05724" name="l05724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6e940d195fa1633cb1b23414f00412"> 5724</a></span><span class="preprocessor">#define SPI_I2SCFGR_DATLEN_1        (0x2UL &lt;&lt; SPI_I2SCFGR_DATLEN_Pos)           </span></div>
<div class="line"><a id="l05726" name="l05726"></a><span class="lineno"> 5726</span><span class="preprocessor">#define SPI_I2SCFGR_CKPOL_Pos       (3U)</span></div>
<div class="line"><a id="l05727" name="l05727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b3b7c3f4fc9a499410bff94553534f5"> 5727</a></span><span class="preprocessor">#define SPI_I2SCFGR_CKPOL_Msk       (0x1UL &lt;&lt; SPI_I2SCFGR_CKPOL_Pos)            </span></div>
<div class="line"><a id="l05728" name="l05728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f"> 5728</a></span><span class="preprocessor">#define SPI_I2SCFGR_CKPOL           SPI_I2SCFGR_CKPOL_Msk                      </span></div>
<div class="line"><a id="l05730" name="l05730"></a><span class="lineno"> 5730</span><span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_Pos      (4U)</span></div>
<div class="line"><a id="l05731" name="l05731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff08fac3bb90bd73b0bdadddb6a1411a"> 5731</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_Msk      (0x3UL &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)           </span></div>
<div class="line"><a id="l05732" name="l05732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a822a80be3a51524b42491248f8031f"> 5732</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SSTD          SPI_I2SCFGR_I2SSTD_Msk                     </span></div>
<div class="line"><a id="l05733" name="l05733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeba0a45703463dfe05334364bdacbe8"> 5733</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_0        (0x1UL &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)           </span></div>
<div class="line"><a id="l05734" name="l05734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0142a3667f59bce9bae80d31e88a124a"> 5734</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SSTD_1        (0x2UL &lt;&lt; SPI_I2SCFGR_I2SSTD_Pos)           </span></div>
<div class="line"><a id="l05736" name="l05736"></a><span class="lineno"> 5736</span><span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC_Pos     (7U)</span></div>
<div class="line"><a id="l05737" name="l05737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeecf52a47dc8d82d6e3d3951c51f4dc1"> 5737</a></span><span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC_Msk     (0x1UL &lt;&lt; SPI_I2SCFGR_PCMSYNC_Pos)          </span></div>
<div class="line"><a id="l05738" name="l05738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b"> 5738</a></span><span class="preprocessor">#define SPI_I2SCFGR_PCMSYNC         SPI_I2SCFGR_PCMSYNC_Msk                    </span></div>
<div class="line"><a id="l05740" name="l05740"></a><span class="lineno"> 5740</span><span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_Pos      (8U)</span></div>
<div class="line"><a id="l05741" name="l05741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3ca3fbea0bb2c306c0d7f4bcaee8b0d"> 5741</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_Msk      (0x3UL &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)           </span></div>
<div class="line"><a id="l05742" name="l05742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf09fd11f6f97000266b30b015bf2cb68"> 5742</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SCFG          SPI_I2SCFGR_I2SCFG_Msk                     </span></div>
<div class="line"><a id="l05743" name="l05743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421c94680ee8a2583419e2b0c89e995e"> 5743</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_0        (0x1UL &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)           </span></div>
<div class="line"><a id="l05744" name="l05744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80c398b9e79fcc61a497f9d7dd910352"> 5744</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SCFG_1        (0x2UL &lt;&lt; SPI_I2SCFGR_I2SCFG_Pos)           </span></div>
<div class="line"><a id="l05746" name="l05746"></a><span class="lineno"> 5746</span><span class="preprocessor">#define SPI_I2SCFGR_I2SE_Pos        (10U)</span></div>
<div class="line"><a id="l05747" name="l05747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafefdd032e0fcf3d4d73f5bf167f74c6b"> 5747</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SE_Msk        (0x1UL &lt;&lt; SPI_I2SCFGR_I2SE_Pos)             </span></div>
<div class="line"><a id="l05748" name="l05748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3"> 5748</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SE            SPI_I2SCFGR_I2SE_Msk                       </span></div>
<div class="line"><a id="l05749" name="l05749"></a><span class="lineno"> 5749</span><span class="preprocessor">#define SPI_I2SCFGR_I2SMOD_Pos      (11U)</span></div>
<div class="line"><a id="l05750" name="l05750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa67cab1dd9189de25a0aec2cce90479a"> 5750</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SMOD_Msk      (0x1UL &lt;&lt; SPI_I2SCFGR_I2SMOD_Pos)           </span></div>
<div class="line"><a id="l05751" name="l05751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701"> 5751</a></span><span class="preprocessor">#define SPI_I2SCFGR_I2SMOD          SPI_I2SCFGR_I2SMOD_Msk                     </span></div>
<div class="line"><a id="l05753" name="l05753"></a><span class="lineno"> 5753</span><span class="comment">/******************  Bit definition for SPI_I2SPR register  *******************/</span></div>
<div class="line"><a id="l05754" name="l05754"></a><span class="lineno"> 5754</span><span class="preprocessor">#define SPI_I2SPR_I2SDIV_Pos        (0U)</span></div>
<div class="line"><a id="l05755" name="l05755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ae53c9d1c862f377fb76fb253324ac4"> 5755</a></span><span class="preprocessor">#define SPI_I2SPR_I2SDIV_Msk        (0xFFUL &lt;&lt; SPI_I2SPR_I2SDIV_Pos)            </span></div>
<div class="line"><a id="l05756" name="l05756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga406ce88b2580a421f5b28bdbeb303543"> 5756</a></span><span class="preprocessor">#define SPI_I2SPR_I2SDIV            SPI_I2SPR_I2SDIV_Msk                       </span></div>
<div class="line"><a id="l05757" name="l05757"></a><span class="lineno"> 5757</span><span class="preprocessor">#define SPI_I2SPR_ODD_Pos           (8U)</span></div>
<div class="line"><a id="l05758" name="l05758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8892fa60c17ea6a9a645671d4d6ffdc"> 5758</a></span><span class="preprocessor">#define SPI_I2SPR_ODD_Msk           (0x1UL &lt;&lt; SPI_I2SPR_ODD_Pos)                </span></div>
<div class="line"><a id="l05759" name="l05759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a"> 5759</a></span><span class="preprocessor">#define SPI_I2SPR_ODD               SPI_I2SPR_ODD_Msk                          </span></div>
<div class="line"><a id="l05760" name="l05760"></a><span class="lineno"> 5760</span><span class="preprocessor">#define SPI_I2SPR_MCKOE_Pos         (9U)</span></div>
<div class="line"><a id="l05761" name="l05761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa466ff1b4340cc07fd6362f7bfb173f4"> 5761</a></span><span class="preprocessor">#define SPI_I2SPR_MCKOE_Msk         (0x1UL &lt;&lt; SPI_I2SPR_MCKOE_Pos)              </span></div>
<div class="line"><a id="l05762" name="l05762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0"> 5762</a></span><span class="preprocessor">#define SPI_I2SPR_MCKOE             SPI_I2SPR_MCKOE_Msk                        </span></div>
<div class="line"><a id="l05764" name="l05764"></a><span class="lineno"> 5764</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05765" name="l05765"></a><span class="lineno"> 5765</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05766" name="l05766"></a><span class="lineno"> 5766</span><span class="comment">/*                                 SYSCFG                                     */</span></div>
<div class="line"><a id="l05767" name="l05767"></a><span class="lineno"> 5767</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05768" name="l05768"></a><span class="lineno"> 5768</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05769" name="l05769"></a><span class="lineno"> 5769</span><span class="comment">/******************  Bit definition for SYSCFG_MEMRMP register  ***************/</span></div>
<div class="line"><a id="l05770" name="l05770"></a><span class="lineno"> 5770</span><span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_Pos           (0U)</span></div>
<div class="line"><a id="l05771" name="l05771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1309dcedba4fee11e085cdfaf974cc3d"> 5771</a></span><span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_Msk           (0x3UL &lt;&lt; SYSCFG_MEMRMP_MEM_MODE_Pos) </span></div>
<div class="line"><a id="l05772" name="l05772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c05039ec67573c00da29f58b914f258"> 5772</a></span><span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE               SYSCFG_MEMRMP_MEM_MODE_Msk        </span></div>
<div class="line"><a id="l05773" name="l05773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d5f406535f94faea2e7f924d50201b"> 5773</a></span><span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_0             (0x1UL &lt;&lt; SYSCFG_MEMRMP_MEM_MODE_Pos) </span></div>
<div class="line"><a id="l05774" name="l05774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5d76e8b4d801b35c31ef352b33407be"> 5774</a></span><span class="preprocessor">#define SYSCFG_MEMRMP_MEM_MODE_1             (0x2UL &lt;&lt; SYSCFG_MEMRMP_MEM_MODE_Pos) </span></div>
<div class="line"><a id="l05775" name="l05775"></a><span class="lineno"> 5775</span><span class="comment">/******************  Bit definition for SYSCFG_PMC register  ******************/</span></div>
<div class="line"><a id="l05776" name="l05776"></a><span class="lineno"> 5776</span><span class="preprocessor">#define SYSCFG_PMC_ADC1DC2_Pos               (16U)</span></div>
<div class="line"><a id="l05777" name="l05777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacda66074fdac84d2d88a486050891910"> 5777</a></span><span class="preprocessor">#define SYSCFG_PMC_ADC1DC2_Msk               (0x1UL &lt;&lt; SYSCFG_PMC_ADC1DC2_Pos)  </span></div>
<div class="line"><a id="l05778" name="l05778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69d0997434d521e50c9e7339d268482e"> 5778</a></span><span class="preprocessor">#define SYSCFG_PMC_ADC1DC2                   SYSCFG_PMC_ADC1DC2_Msk            </span></div>
<div class="line"><a id="l05780" name="l05780"></a><span class="lineno"> 5780</span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR1 register  ***************/</span></div>
<div class="line"><a id="l05781" name="l05781"></a><span class="lineno"> 5781</span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_Pos             (0U)</span></div>
<div class="line"><a id="l05782" name="l05782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c2b219e4d77fac522233905dc0d8de8"> 5782</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_Msk             (0xFUL &lt;&lt; SYSCFG_EXTICR1_EXTI0_Pos) </span></div>
<div class="line"><a id="l05783" name="l05783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75b70d07448c3037234bc2abb8e3d884"> 5783</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0                 SYSCFG_EXTICR1_EXTI0_Msk          </span></div>
<div class="line"><a id="l05784" name="l05784"></a><span class="lineno"> 5784</span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_Pos             (4U)</span></div>
<div class="line"><a id="l05785" name="l05785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac033e65cf79968349e0fa5e52ebf4ccd"> 5785</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_Msk             (0xFUL &lt;&lt; SYSCFG_EXTICR1_EXTI1_Pos) </span></div>
<div class="line"><a id="l05786" name="l05786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fc84838c77f799cb7e57d6e97c6c16d"> 5786</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1                 SYSCFG_EXTICR1_EXTI1_Msk          </span></div>
<div class="line"><a id="l05787" name="l05787"></a><span class="lineno"> 5787</span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_Pos             (8U)</span></div>
<div class="line"><a id="l05788" name="l05788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1383ce11441c048c62e317e78eff0545"> 5788</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_Msk             (0xFUL &lt;&lt; SYSCFG_EXTICR1_EXTI2_Pos) </span></div>
<div class="line"><a id="l05789" name="l05789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d0a0a6b8223777937d8c9012658d6cd"> 5789</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2                 SYSCFG_EXTICR1_EXTI2_Msk          </span></div>
<div class="line"><a id="l05790" name="l05790"></a><span class="lineno"> 5790</span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_Pos             (12U)</span></div>
<div class="line"><a id="l05791" name="l05791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90072fd2defc44f0975836484c9d9bbf"> 5791</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_Msk             (0xFUL &lt;&lt; SYSCFG_EXTICR1_EXTI3_Pos) </span></div>
<div class="line"><a id="l05792" name="l05792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3bf2306f79ebb709da5ecf83e59ded4"> 5792</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3                 SYSCFG_EXTICR1_EXTI3_Msk          </span></div>
<div class="line"><a id="l05796" name="l05796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1"> 5796</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PA              0x0000U                           </span></div>
<div class="line"><a id="l05797" name="l05797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf43c9ef6b61e39655cbe969967c79a69"> 5797</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PB              0x0001U                           </span></div>
<div class="line"><a id="l05798" name="l05798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga861a4d7b48ffd93997267baaad12fd51"> 5798</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PC              0x0002U                           </span></div>
<div class="line"><a id="l05799" name="l05799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga766d0bf3501e207b0baa066cf756688f"> 5799</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI0_PH              0x0007U                           </span></div>
<div class="line"><a id="l05804" name="l05804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4b78c30e4ef4fa441582eb3c102865d"> 5804</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PA              0x0000U                           </span></div>
<div class="line"><a id="l05805" name="l05805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a11fce288d19546c76257483e0dcb6"> 5805</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PB              0x0010U                           </span></div>
<div class="line"><a id="l05806" name="l05806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45a8c814b13fa19f157364dc715c08a"> 5806</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PC              0x0020U                           </span></div>
<div class="line"><a id="l05807" name="l05807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ac69d7f391e837d8e8adce27704d87d"> 5807</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI1_PH              0x0070U                           </span></div>
<div class="line"><a id="l05812" name="l05812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4096f472e87e021f4d4c94457ddaf5f1"> 5812</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PA              0x0000U                           </span></div>
<div class="line"><a id="l05813" name="l05813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cd240d61fd8a9666621f0dee07a08e5"> 5813</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PB              0x0100U                           </span></div>
<div class="line"><a id="l05814" name="l05814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03ce7faaf56aa9efcc74af65619e275e"> 5814</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PC              0x0200U                           </span></div>
<div class="line"><a id="l05815" name="l05815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada5ffab92c39cbfc695ce57a4e6177e5"> 5815</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI2_PH              0x0700U                           </span></div>
<div class="line"><a id="l05820" name="l05820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0"> 5820</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PA              0x0000U                           </span></div>
<div class="line"><a id="l05821" name="l05821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga652183838bb096717551bf8a1917c257"> 5821</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PB              0x1000U                           </span></div>
<div class="line"><a id="l05822" name="l05822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb1809e5b8a9ebc4b1cbc8967d985929"> 5822</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PC              0x2000U                           </span></div>
<div class="line"><a id="l05823" name="l05823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae49def2961bf528448a4fbb4aa9c9d94"> 5823</a></span><span class="preprocessor">#define SYSCFG_EXTICR1_EXTI3_PH              0x7000U                           </span></div>
<div class="line"><a id="l05825" name="l05825"></a><span class="lineno"> 5825</span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR2 register  ***************/</span></div>
<div class="line"><a id="l05826" name="l05826"></a><span class="lineno"> 5826</span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_Pos             (0U)</span></div>
<div class="line"><a id="l05827" name="l05827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf05f6030b07cf7ca730a2ea8325e7640"> 5827</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_Msk             (0xFUL &lt;&lt; SYSCFG_EXTICR2_EXTI4_Pos) </span></div>
<div class="line"><a id="l05828" name="l05828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2a57b4872977812e60d521268190e1e"> 5828</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4                 SYSCFG_EXTICR2_EXTI4_Msk          </span></div>
<div class="line"><a id="l05829" name="l05829"></a><span class="lineno"> 5829</span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_Pos             (4U)</span></div>
<div class="line"><a id="l05830" name="l05830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47b595915b1cd571357a04f31c79656"> 5830</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_Msk             (0xFUL &lt;&lt; SYSCFG_EXTICR2_EXTI5_Pos) </span></div>
<div class="line"><a id="l05831" name="l05831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6682a1b97b04c5c33085ffd2827ccd17"> 5831</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5                 SYSCFG_EXTICR2_EXTI5_Msk          </span></div>
<div class="line"><a id="l05832" name="l05832"></a><span class="lineno"> 5832</span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_Pos             (8U)</span></div>
<div class="line"><a id="l05833" name="l05833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadbcd9e40a5da23a133cd3479d326c66"> 5833</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_Msk             (0xFUL &lt;&lt; SYSCFG_EXTICR2_EXTI6_Pos) </span></div>
<div class="line"><a id="l05834" name="l05834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c50caf6019fd7d5038d77e61f57ad7b"> 5834</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6                 SYSCFG_EXTICR2_EXTI6_Msk          </span></div>
<div class="line"><a id="l05835" name="l05835"></a><span class="lineno"> 5835</span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_Pos             (12U)</span></div>
<div class="line"><a id="l05836" name="l05836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97160d2262cb4ab1ae9098809391f52e"> 5836</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_Msk             (0xFUL &lt;&lt; SYSCFG_EXTICR2_EXTI7_Pos) </span></div>
<div class="line"><a id="l05837" name="l05837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga638ea3bb014752813d064d37b3388950"> 5837</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7                 SYSCFG_EXTICR2_EXTI7_Msk          </span></div>
<div class="line"><a id="l05842" name="l05842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51147f1747daf48dbcfad03285ae8889"> 5842</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PA              0x0000U                           </span></div>
<div class="line"><a id="l05843" name="l05843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga917aeb0df688d6b34785085fc85d9e47"> 5843</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PB              0x0001U                           </span></div>
<div class="line"><a id="l05844" name="l05844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14ac312beeb19d3bb34a552546477613"> 5844</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PC              0x0002U                           </span></div>
<div class="line"><a id="l05845" name="l05845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga339f8994c317190a387a96b857aa79d0"> 5845</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI4_PH              0x0007U                           </span></div>
<div class="line"><a id="l05850" name="l05850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb9581c515a4bdf1ed88fe96d8c24794"> 5850</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PA              0x0000U                           </span></div>
<div class="line"><a id="l05851" name="l05851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90a3f610234dfa13f56e72c76a12be74"> 5851</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PB              0x0010U                           </span></div>
<div class="line"><a id="l05852" name="l05852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33b6bdc1b4bfeda0d4034dc67f1a6046"> 5852</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PC              0x0020U                           </span></div>
<div class="line"><a id="l05853" name="l05853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a06842a64138b5010186d980cb594f9"> 5853</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI5_PH              0x0070U                           </span></div>
<div class="line"><a id="l05858" name="l05858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9"> 5858</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PA              0x0000U                           </span></div>
<div class="line"><a id="l05859" name="l05859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6528de8e4ca8741e86ae254e1d6b2a70"> 5859</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PB              0x0100U                           </span></div>
<div class="line"><a id="l05860" name="l05860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53d8745705d5eb84c70a8554f61d59ac"> 5860</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PC              0x0200U                           </span></div>
<div class="line"><a id="l05861" name="l05861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga283486dccd660fbf830e8c44b0161a63"> 5861</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI6_PH              0x0700U                           </span></div>
<div class="line"><a id="l05866" name="l05866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a"> 5866</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PA              0x0000U                           </span></div>
<div class="line"><a id="l05867" name="l05867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab18d324986b18858f901febbcc2a57b7"> 5867</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PB              0x1000U                           </span></div>
<div class="line"><a id="l05868" name="l05868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9f53618d9cf13af2b2ecf191da8595a"> 5868</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PC              0x2000U                           </span></div>
<div class="line"><a id="l05869" name="l05869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0ce56e15f4eb86a3e262deaa845cb99"> 5869</a></span><span class="preprocessor">#define SYSCFG_EXTICR2_EXTI7_PH              0x7000U                           </span></div>
<div class="line"><a id="l05871" name="l05871"></a><span class="lineno"> 5871</span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR3 register  ***************/</span></div>
<div class="line"><a id="l05872" name="l05872"></a><span class="lineno"> 5872</span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_Pos             (0U)</span></div>
<div class="line"><a id="l05873" name="l05873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab693b7e686ba5646959113dd6b408673"> 5873</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_Msk             (0xFUL &lt;&lt; SYSCFG_EXTICR3_EXTI8_Pos) </span></div>
<div class="line"><a id="l05874" name="l05874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2a656b18cc728e38acb72cf8d7e7935"> 5874</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8                 SYSCFG_EXTICR3_EXTI8_Msk          </span></div>
<div class="line"><a id="l05875" name="l05875"></a><span class="lineno"> 5875</span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_Pos             (4U)</span></div>
<div class="line"><a id="l05876" name="l05876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ea1b3c5cb074a305ad06709a7023689"> 5876</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_Msk             (0xFUL &lt;&lt; SYSCFG_EXTICR3_EXTI9_Pos) </span></div>
<div class="line"><a id="l05877" name="l05877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga002462e4c233adc6dd502de726994575"> 5877</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9                 SYSCFG_EXTICR3_EXTI9_Msk          </span></div>
<div class="line"><a id="l05878" name="l05878"></a><span class="lineno"> 5878</span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_Pos            (8U)</span></div>
<div class="line"><a id="l05879" name="l05879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1803c2719fb53533547496e02c8b07d4"> 5879</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_Msk            (0xFUL &lt;&lt; SYSCFG_EXTICR3_EXTI10_Pos) </span></div>
<div class="line"><a id="l05880" name="l05880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fc06b17c3b3d393b749bf9924a43a80"> 5880</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10                SYSCFG_EXTICR3_EXTI10_Msk         </span></div>
<div class="line"><a id="l05881" name="l05881"></a><span class="lineno"> 5881</span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_Pos            (12U)</span></div>
<div class="line"><a id="l05882" name="l05882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c7d37c95e30bf30ac80d455bfa9a842"> 5882</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_Msk            (0xFUL &lt;&lt; SYSCFG_EXTICR3_EXTI11_Pos) </span></div>
<div class="line"><a id="l05883" name="l05883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa66cc9a579696c8f5c41f5f138ee1e67"> 5883</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11                SYSCFG_EXTICR3_EXTI11_Msk         </span></div>
<div class="line"><a id="l05888" name="l05888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c6843a871f1a06ca25c0de50048b10"> 5888</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PA              0x0000U                           </span></div>
<div class="line"><a id="l05889" name="l05889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4818dc7bffc8dfc2acc48995a62e66c5"> 5889</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PB              0x0001U                           </span></div>
<div class="line"><a id="l05890" name="l05890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba0d34ff57632d7753981404cef548e2"> 5890</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PC              0x0002U                           </span></div>
<div class="line"><a id="l05891" name="l05891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4"> 5891</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI8_PH              0x0007U                           </span></div>
<div class="line"><a id="l05896" name="l05896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93e284e59c4ff887b2e79851ac0a81c4"> 5896</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PA              0x0000U                           </span></div>
<div class="line"><a id="l05897" name="l05897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9271cbc1ed09774a5fef4b379cab260"> 5897</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PB              0x0010U                           </span></div>
<div class="line"><a id="l05898" name="l05898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cc355176941881870c620c0837cab48"> 5898</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PC              0x0020U                           </span></div>
<div class="line"><a id="l05899" name="l05899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31fdedc4a90328881fe8817f4eef61b2"> 5899</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI9_PH              0x0070U                           </span></div>
<div class="line"><a id="l05904" name="l05904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25acdbb9e916c440c41a060d861130ee"> 5904</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PA             0x0000U                           </span></div>
<div class="line"><a id="l05905" name="l05905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d9aec4349bf38a4a9753b267b7de7e"> 5905</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PB             0x0100U                           </span></div>
<div class="line"><a id="l05906" name="l05906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62d2b81d49e30ab4fe96572be5da8484"> 5906</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PC             0x0200U                           </span></div>
<div class="line"><a id="l05907" name="l05907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga791e7d2bd23ae969540e5509c6718255"> 5907</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI10_PH             0x0700U                           </span></div>
<div class="line"><a id="l05912" name="l05912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366"> 5912</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PA             0x0000U                           </span></div>
<div class="line"><a id="l05913" name="l05913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb3a8cc6b1763e303986553c0e4e7f8"> 5913</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PB             0x1000U                           </span></div>
<div class="line"><a id="l05914" name="l05914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b01c8ba6cb27899a4f5fa494bf2b3f5"> 5914</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PC             0x2000U                           </span></div>
<div class="line"><a id="l05915" name="l05915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa58cfe5d03072c259582ba8fefa322bf"> 5915</a></span><span class="preprocessor">#define SYSCFG_EXTICR3_EXTI11_PH             0x7000U                           </span></div>
<div class="line"><a id="l05917" name="l05917"></a><span class="lineno"> 5917</span><span class="comment">/*****************  Bit definition for SYSCFG_EXTICR4 register  ***************/</span></div>
<div class="line"><a id="l05918" name="l05918"></a><span class="lineno"> 5918</span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_Pos            (0U)</span></div>
<div class="line"><a id="l05919" name="l05919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabcd55b42c6aa84cdd8c36d7df16fcf5"> 5919</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_Msk            (0xFUL &lt;&lt; SYSCFG_EXTICR4_EXTI12_Pos) </span></div>
<div class="line"><a id="l05920" name="l05920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d4b31f4a75d935b6a52afe6a16463d1"> 5920</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12                SYSCFG_EXTICR4_EXTI12_Msk         </span></div>
<div class="line"><a id="l05921" name="l05921"></a><span class="lineno"> 5921</span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_Pos            (4U)</span></div>
<div class="line"><a id="l05922" name="l05922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafaf1614a726586aeefae87ca1d803656"> 5922</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_Msk            (0xFUL &lt;&lt; SYSCFG_EXTICR4_EXTI13_Pos) </span></div>
<div class="line"><a id="l05923" name="l05923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f04cda5bfe876431d5ad864302d7fa1"> 5923</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13                SYSCFG_EXTICR4_EXTI13_Msk         </span></div>
<div class="line"><a id="l05924" name="l05924"></a><span class="lineno"> 5924</span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_Pos            (8U)</span></div>
<div class="line"><a id="l05925" name="l05925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95bb6740c8bc08eb716e3ef71841e81a"> 5925</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_Msk            (0xFUL &lt;&lt; SYSCFG_EXTICR4_EXTI14_Pos) </span></div>
<div class="line"><a id="l05926" name="l05926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabde06df3ec6e357374820a5a615991aa"> 5926</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14                SYSCFG_EXTICR4_EXTI14_Msk         </span></div>
<div class="line"><a id="l05927" name="l05927"></a><span class="lineno"> 5927</span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_Pos            (12U)</span></div>
<div class="line"><a id="l05928" name="l05928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a"> 5928</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_Msk            (0xFUL &lt;&lt; SYSCFG_EXTICR4_EXTI15_Pos) </span></div>
<div class="line"><a id="l05929" name="l05929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd325c27cff1ae3de773d5e205a33f4e"> 5929</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15                SYSCFG_EXTICR4_EXTI15_Msk         </span></div>
<div class="line"><a id="l05934" name="l05934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0"> 5934</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PA             0x0000U                           </span></div>
<div class="line"><a id="l05935" name="l05935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8b00a462533a83c75c588340a2fa710"> 5935</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PB             0x0001U                           </span></div>
<div class="line"><a id="l05936" name="l05936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d27668b1fa6b1accde06aa144faa970"> 5936</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PC             0x0002U                           </span></div>
<div class="line"><a id="l05937" name="l05937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b7baa5b844b78d3e05326607b2910a6"> 5937</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI12_PH             0x0007U                           </span></div>
<div class="line"><a id="l05942" name="l05942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0514aaa894c9be44ba47c1346756f90b"> 5942</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PA             0x0000U                           </span></div>
<div class="line"><a id="l05943" name="l05943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34e6776e3ebfecc9e78c5aec77c48eff"> 5943</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PB             0x0010U                           </span></div>
<div class="line"><a id="l05944" name="l05944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c7833d4e3c6b7f3878f62a200a6ab14"> 5944</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PC             0x0020U                           </span></div>
<div class="line"><a id="l05945" name="l05945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61214ec3d87450f54b959aab49ea65b6"> 5945</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI13_PH             0x0070U                           </span></div>
<div class="line"><a id="l05950" name="l05950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ad140a68e3e4e0406a182a504679ea9"> 5950</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PA             0x0000U                           </span></div>
<div class="line"><a id="l05951" name="l05951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5c1b8a0f2b4f79bd868bbb2b4eff617"> 5951</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PB             0x0100U                           </span></div>
<div class="line"><a id="l05952" name="l05952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca668cdd447acb1740566f46de5eb19"> 5952</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PC             0x0200U                           </span></div>
<div class="line"><a id="l05953" name="l05953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07b38f38fa3957c6bc45ef4282b58377"> 5953</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI14_PH             0x0700U                           </span></div>
<div class="line"><a id="l05958" name="l05958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2"> 5958</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PA             0x0000U                           </span></div>
<div class="line"><a id="l05959" name="l05959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412f44d6a8f8f60420d7e7f8b5635e09"> 5959</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PB             0x1000U                           </span></div>
<div class="line"><a id="l05960" name="l05960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49778592caef3a176ee82c9b83e25148"> 5960</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PC             0x2000U                           </span></div>
<div class="line"><a id="l05961" name="l05961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga701c1065ec215a34329017bae69046c3"> 5961</a></span><span class="preprocessor">#define SYSCFG_EXTICR4_EXTI15_PH             0x7000U                           </span></div>
<div class="line"><a id="l05963" name="l05963"></a><span class="lineno"> 5963</span><span class="comment">/******************  Bit definition for SYSCFG_CMPCR register  ****************/</span></div>
<div class="line"><a id="l05964" name="l05964"></a><span class="lineno"> 5964</span><span class="preprocessor">#define SYSCFG_CMPCR_CMP_PD_Pos              (0U)</span></div>
<div class="line"><a id="l05965" name="l05965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ff39240a251120eebbc18e4955be5db"> 5965</a></span><span class="preprocessor">#define SYSCFG_CMPCR_CMP_PD_Msk              (0x1UL &lt;&lt; SYSCFG_CMPCR_CMP_PD_Pos) </span></div>
<div class="line"><a id="l05966" name="l05966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261292a3a7ca1f767915b2e2ec3a7806"> 5966</a></span><span class="preprocessor">#define SYSCFG_CMPCR_CMP_PD                  SYSCFG_CMPCR_CMP_PD_Msk           </span></div>
<div class="line"><a id="l05967" name="l05967"></a><span class="lineno"> 5967</span><span class="preprocessor">#define SYSCFG_CMPCR_READY_Pos               (8U)</span></div>
<div class="line"><a id="l05968" name="l05968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4d9717bd2df4c0742d09a2db4caa1ea"> 5968</a></span><span class="preprocessor">#define SYSCFG_CMPCR_READY_Msk               (0x1UL &lt;&lt; SYSCFG_CMPCR_READY_Pos)  </span></div>
<div class="line"><a id="l05969" name="l05969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae16bcca9b727e68f11467b6b3dad6215"> 5969</a></span><span class="preprocessor">#define SYSCFG_CMPCR_READY                   SYSCFG_CMPCR_READY_Msk            </span></div>
<div class="line"><a id="l05970" name="l05970"></a><span class="lineno"> 5970</span><span class="comment">/******************  Bit definition for SYSCFG_CFGR register  *****************/</span></div>
<div class="line"><a id="l05971" name="l05971"></a><span class="lineno"> 5971</span><span class="preprocessor">#define SYSCFG_CFGR_FMPI2C1_SCL_Pos          (0U)</span></div>
<div class="line"><a id="l05972" name="l05972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa22fbd50a1b4d6b0f79480f057496325"> 5972</a></span><span class="preprocessor">#define SYSCFG_CFGR_FMPI2C1_SCL_Msk          (0x1UL &lt;&lt; SYSCFG_CFGR_FMPI2C1_SCL_Pos) </span></div>
<div class="line"><a id="l05973" name="l05973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63b46e6ee2e5de89a9a8baf68e9bda2b"> 5973</a></span><span class="preprocessor">#define SYSCFG_CFGR_FMPI2C1_SCL              SYSCFG_CFGR_FMPI2C1_SCL_Msk       </span></div>
<div class="line"><a id="l05974" name="l05974"></a><span class="lineno"> 5974</span><span class="preprocessor">#define SYSCFG_CFGR_FMPI2C1_SDA_Pos          (1U)</span></div>
<div class="line"><a id="l05975" name="l05975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3a5cc7ab5702581dffbabea9e3622f7"> 5975</a></span><span class="preprocessor">#define SYSCFG_CFGR_FMPI2C1_SDA_Msk          (0x1UL &lt;&lt; SYSCFG_CFGR_FMPI2C1_SDA_Pos) </span></div>
<div class="line"><a id="l05976" name="l05976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf03179d3724ff42385a5e4a8ce33813c"> 5976</a></span><span class="preprocessor">#define SYSCFG_CFGR_FMPI2C1_SDA              SYSCFG_CFGR_FMPI2C1_SDA_Msk       </span></div>
<div class="line"><a id="l05978" name="l05978"></a><span class="lineno"> 5978</span><span class="comment">/******************  Bit definition for SYSCFG_CFGR2 register  *****************/</span></div>
<div class="line"><a id="l05979" name="l05979"></a><span class="lineno"> 5979</span><span class="preprocessor">#define SYSCFG_CFGR2_LOCKUP_LOCK_Pos         (0U)</span></div>
<div class="line"><a id="l05980" name="l05980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c9141e55fa60413d8a4b369f90a5135"> 5980</a></span><span class="preprocessor">#define SYSCFG_CFGR2_LOCKUP_LOCK_Msk         (0x1UL &lt;&lt; SYSCFG_CFGR2_LOCKUP_LOCK_Pos) </span></div>
<div class="line"><a id="l05981" name="l05981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac939ecc4db525e0d0e1297df2e910aa"> 5981</a></span><span class="preprocessor">#define SYSCFG_CFGR2_LOCKUP_LOCK             SYSCFG_CFGR2_LOCKUP_LOCK_Msk      </span></div>
<div class="line"><a id="l05982" name="l05982"></a><span class="lineno"> 5982</span><span class="preprocessor">#define SYSCFG_CFGR2_PVD_LOCK_Pos            (2U)</span></div>
<div class="line"><a id="l05983" name="l05983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga124ff4816088735dbeb78ed1a45f3ea0"> 5983</a></span><span class="preprocessor">#define SYSCFG_CFGR2_PVD_LOCK_Msk            (0x1UL &lt;&lt; SYSCFG_CFGR2_PVD_LOCK_Pos) </span></div>
<div class="line"><a id="l05984" name="l05984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f8c73dd43123c5d1802b8f1d1684546"> 5984</a></span><span class="preprocessor">#define SYSCFG_CFGR2_PVD_LOCK                SYSCFG_CFGR2_PVD_LOCK_Msk         </span></div>
<div class="line"><a id="l05986" name="l05986"></a><span class="lineno"> 5986</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05987" name="l05987"></a><span class="lineno"> 5987</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05988" name="l05988"></a><span class="lineno"> 5988</span><span class="comment">/*                                    TIM                                     */</span></div>
<div class="line"><a id="l05989" name="l05989"></a><span class="lineno"> 5989</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l05990" name="l05990"></a><span class="lineno"> 5990</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l05991" name="l05991"></a><span class="lineno"> 5991</span><span class="comment">/*******************  Bit definition for TIM_CR1 register  ********************/</span></div>
<div class="line"><a id="l05992" name="l05992"></a><span class="lineno"> 5992</span><span class="preprocessor">#define TIM_CR1_CEN_Pos           (0U)</span></div>
<div class="line"><a id="l05993" name="l05993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab39f58b244f6d1eb12be39b714e434e5"> 5993</a></span><span class="preprocessor">#define TIM_CR1_CEN_Msk           (0x1UL &lt;&lt; TIM_CR1_CEN_Pos)                    </span></div>
<div class="line"><a id="l05994" name="l05994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a"> 5994</a></span><span class="preprocessor">#define TIM_CR1_CEN               TIM_CR1_CEN_Msk                              </span></div>
<div class="line"><a id="l05995" name="l05995"></a><span class="lineno"> 5995</span><span class="preprocessor">#define TIM_CR1_UDIS_Pos          (1U)</span></div>
<div class="line"><a id="l05996" name="l05996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab930af301c357d666089faef3fe38982"> 5996</a></span><span class="preprocessor">#define TIM_CR1_UDIS_Msk          (0x1UL &lt;&lt; TIM_CR1_UDIS_Pos)                   </span></div>
<div class="line"><a id="l05997" name="l05997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c"> 5997</a></span><span class="preprocessor">#define TIM_CR1_UDIS              TIM_CR1_UDIS_Msk                             </span></div>
<div class="line"><a id="l05998" name="l05998"></a><span class="lineno"> 5998</span><span class="preprocessor">#define TIM_CR1_URS_Pos           (2U)</span></div>
<div class="line"><a id="l05999" name="l05999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86b7788d2996e1a0b729c23f6c01df18"> 5999</a></span><span class="preprocessor">#define TIM_CR1_URS_Msk           (0x1UL &lt;&lt; TIM_CR1_URS_Pos)                    </span></div>
<div class="line"><a id="l06000" name="l06000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b"> 6000</a></span><span class="preprocessor">#define TIM_CR1_URS               TIM_CR1_URS_Msk                              </span></div>
<div class="line"><a id="l06001" name="l06001"></a><span class="lineno"> 6001</span><span class="preprocessor">#define TIM_CR1_OPM_Pos           (3U)</span></div>
<div class="line"><a id="l06002" name="l06002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fbbf98af8ecd146d7eae1874c0f115a"> 6002</a></span><span class="preprocessor">#define TIM_CR1_OPM_Msk           (0x1UL &lt;&lt; TIM_CR1_OPM_Pos)                    </span></div>
<div class="line"><a id="l06003" name="l06003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29"> 6003</a></span><span class="preprocessor">#define TIM_CR1_OPM               TIM_CR1_OPM_Msk                              </span></div>
<div class="line"><a id="l06004" name="l06004"></a><span class="lineno"> 6004</span><span class="preprocessor">#define TIM_CR1_DIR_Pos           (4U)</span></div>
<div class="line"><a id="l06005" name="l06005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5f92c5c62905feea73880ccbf6836aa"> 6005</a></span><span class="preprocessor">#define TIM_CR1_DIR_Msk           (0x1UL &lt;&lt; TIM_CR1_DIR_Pos)                    </span></div>
<div class="line"><a id="l06006" name="l06006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa"> 6006</a></span><span class="preprocessor">#define TIM_CR1_DIR               TIM_CR1_DIR_Msk                              </span></div>
<div class="line"><a id="l06008" name="l06008"></a><span class="lineno"> 6008</span><span class="preprocessor">#define TIM_CR1_CMS_Pos           (5U)</span></div>
<div class="line"><a id="l06009" name="l06009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee4916455eb6d08d131dd9ae5b8013ee"> 6009</a></span><span class="preprocessor">#define TIM_CR1_CMS_Msk           (0x3UL &lt;&lt; TIM_CR1_CMS_Pos)                    </span></div>
<div class="line"><a id="l06010" name="l06010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1"> 6010</a></span><span class="preprocessor">#define TIM_CR1_CMS               TIM_CR1_CMS_Msk                              </span></div>
<div class="line"><a id="l06011" name="l06011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2"> 6011</a></span><span class="preprocessor">#define TIM_CR1_CMS_0             (0x1UL &lt;&lt; TIM_CR1_CMS_Pos)                    </span></div>
<div class="line"><a id="l06012" name="l06012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9"> 6012</a></span><span class="preprocessor">#define TIM_CR1_CMS_1             (0x2UL &lt;&lt; TIM_CR1_CMS_Pos)                    </span></div>
<div class="line"><a id="l06014" name="l06014"></a><span class="lineno"> 6014</span><span class="preprocessor">#define TIM_CR1_ARPE_Pos          (7U)</span></div>
<div class="line"><a id="l06015" name="l06015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e508ecc8ac453c2999b2ca7885f24a8"> 6015</a></span><span class="preprocessor">#define TIM_CR1_ARPE_Msk          (0x1UL &lt;&lt; TIM_CR1_ARPE_Pos)                   </span></div>
<div class="line"><a id="l06016" name="l06016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd"> 6016</a></span><span class="preprocessor">#define TIM_CR1_ARPE              TIM_CR1_ARPE_Msk                             </span></div>
<div class="line"><a id="l06018" name="l06018"></a><span class="lineno"> 6018</span><span class="preprocessor">#define TIM_CR1_CKD_Pos           (8U)</span></div>
<div class="line"><a id="l06019" name="l06019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0894ca61f67f8ce59882c5a9645f68bd"> 6019</a></span><span class="preprocessor">#define TIM_CR1_CKD_Msk           (0x3UL &lt;&lt; TIM_CR1_CKD_Pos)                    </span></div>
<div class="line"><a id="l06020" name="l06020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72"> 6020</a></span><span class="preprocessor">#define TIM_CR1_CKD               TIM_CR1_CKD_Msk                              </span></div>
<div class="line"><a id="l06021" name="l06021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f"> 6021</a></span><span class="preprocessor">#define TIM_CR1_CKD_0             (0x1UL &lt;&lt; TIM_CR1_CKD_Pos)                    </span></div>
<div class="line"><a id="l06022" name="l06022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"> 6022</a></span><span class="preprocessor">#define TIM_CR1_CKD_1             (0x2UL &lt;&lt; TIM_CR1_CKD_Pos)                    </span></div>
<div class="line"><a id="l06024" name="l06024"></a><span class="lineno"> 6024</span><span class="comment">/*******************  Bit definition for TIM_CR2 register  ********************/</span></div>
<div class="line"><a id="l06025" name="l06025"></a><span class="lineno"> 6025</span><span class="preprocessor">#define TIM_CR2_CCPC_Pos          (0U)</span></div>
<div class="line"><a id="l06026" name="l06026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ccf78eb52ea83a81ed28e4815860df9"> 6026</a></span><span class="preprocessor">#define TIM_CR2_CCPC_Msk          (0x1UL &lt;&lt; TIM_CR2_CCPC_Pos)                   </span></div>
<div class="line"><a id="l06027" name="l06027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e"> 6027</a></span><span class="preprocessor">#define TIM_CR2_CCPC              TIM_CR2_CCPC_Msk                             </span></div>
<div class="line"><a id="l06028" name="l06028"></a><span class="lineno"> 6028</span><span class="preprocessor">#define TIM_CR2_CCUS_Pos          (2U)</span></div>
<div class="line"><a id="l06029" name="l06029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac9908b05b59b90ba3e42124e7ad4347"> 6029</a></span><span class="preprocessor">#define TIM_CR2_CCUS_Msk          (0x1UL &lt;&lt; TIM_CR2_CCUS_Pos)                   </span></div>
<div class="line"><a id="l06030" name="l06030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5"> 6030</a></span><span class="preprocessor">#define TIM_CR2_CCUS              TIM_CR2_CCUS_Msk                             </span></div>
<div class="line"><a id="l06031" name="l06031"></a><span class="lineno"> 6031</span><span class="preprocessor">#define TIM_CR2_CCDS_Pos          (3U)</span></div>
<div class="line"><a id="l06032" name="l06032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57abe8dfa0dc138ec4c9f4b0dd72299b"> 6032</a></span><span class="preprocessor">#define TIM_CR2_CCDS_Msk          (0x1UL &lt;&lt; TIM_CR2_CCDS_Pos)                   </span></div>
<div class="line"><a id="l06033" name="l06033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e"> 6033</a></span><span class="preprocessor">#define TIM_CR2_CCDS              TIM_CR2_CCDS_Msk                             </span></div>
<div class="line"><a id="l06035" name="l06035"></a><span class="lineno"> 6035</span><span class="preprocessor">#define TIM_CR2_MMS_Pos           (4U)</span></div>
<div class="line"><a id="l06036" name="l06036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f6c31bf38844218cb8c8ee98aef46c4"> 6036</a></span><span class="preprocessor">#define TIM_CR2_MMS_Msk           (0x7UL &lt;&lt; TIM_CR2_MMS_Pos)                    </span></div>
<div class="line"><a id="l06037" name="l06037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45"> 6037</a></span><span class="preprocessor">#define TIM_CR2_MMS               TIM_CR2_MMS_Msk                              </span></div>
<div class="line"><a id="l06038" name="l06038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6"> 6038</a></span><span class="preprocessor">#define TIM_CR2_MMS_0             (0x1UL &lt;&lt; TIM_CR2_MMS_Pos)                    </span></div>
<div class="line"><a id="l06039" name="l06039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3"> 6039</a></span><span class="preprocessor">#define TIM_CR2_MMS_1             (0x2UL &lt;&lt; TIM_CR2_MMS_Pos)                    </span></div>
<div class="line"><a id="l06040" name="l06040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a"> 6040</a></span><span class="preprocessor">#define TIM_CR2_MMS_2             (0x4UL &lt;&lt; TIM_CR2_MMS_Pos)                    </span></div>
<div class="line"><a id="l06042" name="l06042"></a><span class="lineno"> 6042</span><span class="preprocessor">#define TIM_CR2_TI1S_Pos          (7U)</span></div>
<div class="line"><a id="l06043" name="l06043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5aef7ed878a1f55f901cfdb25d3842ed"> 6043</a></span><span class="preprocessor">#define TIM_CR2_TI1S_Msk          (0x1UL &lt;&lt; TIM_CR2_TI1S_Pos)                   </span></div>
<div class="line"><a id="l06044" name="l06044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c"> 6044</a></span><span class="preprocessor">#define TIM_CR2_TI1S              TIM_CR2_TI1S_Msk                             </span></div>
<div class="line"><a id="l06045" name="l06045"></a><span class="lineno"> 6045</span><span class="preprocessor">#define TIM_CR2_OIS1_Pos          (8U)</span></div>
<div class="line"><a id="l06046" name="l06046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a08d73020c32fdaa4cc403f234792b1"> 6046</a></span><span class="preprocessor">#define TIM_CR2_OIS1_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS1_Pos)                   </span></div>
<div class="line"><a id="l06047" name="l06047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358"> 6047</a></span><span class="preprocessor">#define TIM_CR2_OIS1              TIM_CR2_OIS1_Msk                             </span></div>
<div class="line"><a id="l06048" name="l06048"></a><span class="lineno"> 6048</span><span class="preprocessor">#define TIM_CR2_OIS1N_Pos         (9U)</span></div>
<div class="line"><a id="l06049" name="l06049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga146f505a2802837aa5799069416206bc"> 6049</a></span><span class="preprocessor">#define TIM_CR2_OIS1N_Msk         (0x1UL &lt;&lt; TIM_CR2_OIS1N_Pos)                  </span></div>
<div class="line"><a id="l06050" name="l06050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69"> 6050</a></span><span class="preprocessor">#define TIM_CR2_OIS1N             TIM_CR2_OIS1N_Msk                            </span></div>
<div class="line"><a id="l06051" name="l06051"></a><span class="lineno"> 6051</span><span class="preprocessor">#define TIM_CR2_OIS2_Pos          (10U)</span></div>
<div class="line"><a id="l06052" name="l06052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb2bd7f9b2666aa8205981e1c7ddb446"> 6052</a></span><span class="preprocessor">#define TIM_CR2_OIS2_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS2_Pos)                   </span></div>
<div class="line"><a id="l06053" name="l06053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa"> 6053</a></span><span class="preprocessor">#define TIM_CR2_OIS2              TIM_CR2_OIS2_Msk                             </span></div>
<div class="line"><a id="l06054" name="l06054"></a><span class="lineno"> 6054</span><span class="preprocessor">#define TIM_CR2_OIS2N_Pos         (11U)</span></div>
<div class="line"><a id="l06055" name="l06055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga831140b7e39cda6b158041797be1ed37"> 6055</a></span><span class="preprocessor">#define TIM_CR2_OIS2N_Msk         (0x1UL &lt;&lt; TIM_CR2_OIS2N_Pos)                  </span></div>
<div class="line"><a id="l06056" name="l06056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4"> 6056</a></span><span class="preprocessor">#define TIM_CR2_OIS2N             TIM_CR2_OIS2N_Msk                            </span></div>
<div class="line"><a id="l06057" name="l06057"></a><span class="lineno"> 6057</span><span class="preprocessor">#define TIM_CR2_OIS3_Pos          (12U)</span></div>
<div class="line"><a id="l06058" name="l06058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d5376e0d45eef0125cf133db5a7189a"> 6058</a></span><span class="preprocessor">#define TIM_CR2_OIS3_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS3_Pos)                   </span></div>
<div class="line"><a id="l06059" name="l06059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565"> 6059</a></span><span class="preprocessor">#define TIM_CR2_OIS3              TIM_CR2_OIS3_Msk                             </span></div>
<div class="line"><a id="l06060" name="l06060"></a><span class="lineno"> 6060</span><span class="preprocessor">#define TIM_CR2_OIS3N_Pos         (13U)</span></div>
<div class="line"><a id="l06061" name="l06061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1c25a6a16e1d0e6e3ae26eac52d8e08"> 6061</a></span><span class="preprocessor">#define TIM_CR2_OIS3N_Msk         (0x1UL &lt;&lt; TIM_CR2_OIS3N_Pos)                  </span></div>
<div class="line"><a id="l06062" name="l06062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae"> 6062</a></span><span class="preprocessor">#define TIM_CR2_OIS3N             TIM_CR2_OIS3N_Msk                            </span></div>
<div class="line"><a id="l06063" name="l06063"></a><span class="lineno"> 6063</span><span class="preprocessor">#define TIM_CR2_OIS4_Pos          (14U)</span></div>
<div class="line"><a id="l06064" name="l06064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8644bc052bc6251ddf877b79a2ef6f48"> 6064</a></span><span class="preprocessor">#define TIM_CR2_OIS4_Msk          (0x1UL &lt;&lt; TIM_CR2_OIS4_Pos)                   </span></div>
<div class="line"><a id="l06065" name="l06065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e"> 6065</a></span><span class="preprocessor">#define TIM_CR2_OIS4              TIM_CR2_OIS4_Msk                             </span></div>
<div class="line"><a id="l06067" name="l06067"></a><span class="lineno"> 6067</span><span class="comment">/*******************  Bit definition for TIM_SMCR register  *******************/</span></div>
<div class="line"><a id="l06068" name="l06068"></a><span class="lineno"> 6068</span><span class="preprocessor">#define TIM_SMCR_SMS_Pos          (0U)</span></div>
<div class="line"><a id="l06069" name="l06069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34db507d082a38eb597b9a27bb659ace"> 6069</a></span><span class="preprocessor">#define TIM_SMCR_SMS_Msk          (0x7UL &lt;&lt; TIM_SMCR_SMS_Pos)                   </span></div>
<div class="line"><a id="l06070" name="l06070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea"> 6070</a></span><span class="preprocessor">#define TIM_SMCR_SMS              TIM_SMCR_SMS_Msk                             </span></div>
<div class="line"><a id="l06071" name="l06071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2"> 6071</a></span><span class="preprocessor">#define TIM_SMCR_SMS_0            (0x1UL &lt;&lt; TIM_SMCR_SMS_Pos)                   </span></div>
<div class="line"><a id="l06072" name="l06072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e"> 6072</a></span><span class="preprocessor">#define TIM_SMCR_SMS_1            (0x2UL &lt;&lt; TIM_SMCR_SMS_Pos)                   </span></div>
<div class="line"><a id="l06073" name="l06073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed"> 6073</a></span><span class="preprocessor">#define TIM_SMCR_SMS_2            (0x4UL &lt;&lt; TIM_SMCR_SMS_Pos)                   </span></div>
<div class="line"><a id="l06075" name="l06075"></a><span class="lineno"> 6075</span><span class="preprocessor">#define TIM_SMCR_TS_Pos           (4U)</span></div>
<div class="line"><a id="l06076" name="l06076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2aa1e898f53a002c3bddaa336e8888b1"> 6076</a></span><span class="preprocessor">#define TIM_SMCR_TS_Msk           (0x7UL &lt;&lt; TIM_SMCR_TS_Pos)                    </span></div>
<div class="line"><a id="l06077" name="l06077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc"> 6077</a></span><span class="preprocessor">#define TIM_SMCR_TS               TIM_SMCR_TS_Msk                              </span></div>
<div class="line"><a id="l06078" name="l06078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96"> 6078</a></span><span class="preprocessor">#define TIM_SMCR_TS_0             (0x1UL &lt;&lt; TIM_SMCR_TS_Pos)                    </span></div>
<div class="line"><a id="l06079" name="l06079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d"> 6079</a></span><span class="preprocessor">#define TIM_SMCR_TS_1             (0x2UL &lt;&lt; TIM_SMCR_TS_Pos)                    </span></div>
<div class="line"><a id="l06080" name="l06080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8"> 6080</a></span><span class="preprocessor">#define TIM_SMCR_TS_2             (0x4UL &lt;&lt; TIM_SMCR_TS_Pos)                    </span></div>
<div class="line"><a id="l06082" name="l06082"></a><span class="lineno"> 6082</span><span class="preprocessor">#define TIM_SMCR_MSM_Pos          (7U)</span></div>
<div class="line"><a id="l06083" name="l06083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba3fb13f79aeb124c0f496bef33e4b2"> 6083</a></span><span class="preprocessor">#define TIM_SMCR_MSM_Msk          (0x1UL &lt;&lt; TIM_SMCR_MSM_Pos)                   </span></div>
<div class="line"><a id="l06084" name="l06084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c"> 6084</a></span><span class="preprocessor">#define TIM_SMCR_MSM              TIM_SMCR_MSM_Msk                             </span></div>
<div class="line"><a id="l06086" name="l06086"></a><span class="lineno"> 6086</span><span class="preprocessor">#define TIM_SMCR_ETF_Pos          (8U)</span></div>
<div class="line"><a id="l06087" name="l06087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423e64cbb40275055b1b92a6d3ab0a12"> 6087</a></span><span class="preprocessor">#define TIM_SMCR_ETF_Msk          (0xFUL &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div>
<div class="line"><a id="l06088" name="l06088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668"> 6088</a></span><span class="preprocessor">#define TIM_SMCR_ETF              TIM_SMCR_ETF_Msk                             </span></div>
<div class="line"><a id="l06089" name="l06089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62"> 6089</a></span><span class="preprocessor">#define TIM_SMCR_ETF_0            (0x1UL &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div>
<div class="line"><a id="l06090" name="l06090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c"> 6090</a></span><span class="preprocessor">#define TIM_SMCR_ETF_1            (0x2UL &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div>
<div class="line"><a id="l06091" name="l06091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2"> 6091</a></span><span class="preprocessor">#define TIM_SMCR_ETF_2            (0x4UL &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div>
<div class="line"><a id="l06092" name="l06092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14"> 6092</a></span><span class="preprocessor">#define TIM_SMCR_ETF_3            (0x8UL &lt;&lt; TIM_SMCR_ETF_Pos)                   </span></div>
<div class="line"><a id="l06094" name="l06094"></a><span class="lineno"> 6094</span><span class="preprocessor">#define TIM_SMCR_ETPS_Pos         (12U)</span></div>
<div class="line"><a id="l06095" name="l06095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab319df2e386dc55f421f20a7f4c8a5d4"> 6095</a></span><span class="preprocessor">#define TIM_SMCR_ETPS_Msk         (0x3UL &lt;&lt; TIM_SMCR_ETPS_Pos)                  </span></div>
<div class="line"><a id="l06096" name="l06096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386"> 6096</a></span><span class="preprocessor">#define TIM_SMCR_ETPS             TIM_SMCR_ETPS_Msk                            </span></div>
<div class="line"><a id="l06097" name="l06097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8"> 6097</a></span><span class="preprocessor">#define TIM_SMCR_ETPS_0           (0x1UL &lt;&lt; TIM_SMCR_ETPS_Pos)                  </span></div>
<div class="line"><a id="l06098" name="l06098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b"> 6098</a></span><span class="preprocessor">#define TIM_SMCR_ETPS_1           (0x2UL &lt;&lt; TIM_SMCR_ETPS_Pos)                  </span></div>
<div class="line"><a id="l06100" name="l06100"></a><span class="lineno"> 6100</span><span class="preprocessor">#define TIM_SMCR_ECE_Pos          (14U)</span></div>
<div class="line"><a id="l06101" name="l06101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d"> 6101</a></span><span class="preprocessor">#define TIM_SMCR_ECE_Msk          (0x1UL &lt;&lt; TIM_SMCR_ECE_Pos)                   </span></div>
<div class="line"><a id="l06102" name="l06102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651"> 6102</a></span><span class="preprocessor">#define TIM_SMCR_ECE              TIM_SMCR_ECE_Msk                             </span></div>
<div class="line"><a id="l06103" name="l06103"></a><span class="lineno"> 6103</span><span class="preprocessor">#define TIM_SMCR_ETP_Pos          (15U)</span></div>
<div class="line"><a id="l06104" name="l06104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77f8984e6ac3422454b0a586a2b973e3"> 6104</a></span><span class="preprocessor">#define TIM_SMCR_ETP_Msk          (0x1UL &lt;&lt; TIM_SMCR_ETP_Pos)                   </span></div>
<div class="line"><a id="l06105" name="l06105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322"> 6105</a></span><span class="preprocessor">#define TIM_SMCR_ETP              TIM_SMCR_ETP_Msk                             </span></div>
<div class="line"><a id="l06107" name="l06107"></a><span class="lineno"> 6107</span><span class="comment">/*******************  Bit definition for TIM_DIER register  *******************/</span></div>
<div class="line"><a id="l06108" name="l06108"></a><span class="lineno"> 6108</span><span class="preprocessor">#define TIM_DIER_UIE_Pos          (0U)</span></div>
<div class="line"><a id="l06109" name="l06109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab47c8f36981860ff345f922f6ba02662"> 6109</a></span><span class="preprocessor">#define TIM_DIER_UIE_Msk          (0x1UL &lt;&lt; TIM_DIER_UIE_Pos)                   </span></div>
<div class="line"><a id="l06110" name="l06110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b"> 6110</a></span><span class="preprocessor">#define TIM_DIER_UIE              TIM_DIER_UIE_Msk                             </span></div>
<div class="line"><a id="l06111" name="l06111"></a><span class="lineno"> 6111</span><span class="preprocessor">#define TIM_DIER_CC1IE_Pos        (1U)</span></div>
<div class="line"><a id="l06112" name="l06112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cdfb1dc6e58a5f1ba2e4379b02f8be7"> 6112</a></span><span class="preprocessor">#define TIM_DIER_CC1IE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC1IE_Pos)                 </span></div>
<div class="line"><a id="l06113" name="l06113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678"> 6113</a></span><span class="preprocessor">#define TIM_DIER_CC1IE            TIM_DIER_CC1IE_Msk                           </span></div>
<div class="line"><a id="l06114" name="l06114"></a><span class="lineno"> 6114</span><span class="preprocessor">#define TIM_DIER_CC2IE_Pos        (2U)</span></div>
<div class="line"><a id="l06115" name="l06115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5db58d01a8e92e3403fb44ecc09e5e5e"> 6115</a></span><span class="preprocessor">#define TIM_DIER_CC2IE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC2IE_Pos)                 </span></div>
<div class="line"><a id="l06116" name="l06116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15"> 6116</a></span><span class="preprocessor">#define TIM_DIER_CC2IE            TIM_DIER_CC2IE_Msk                           </span></div>
<div class="line"><a id="l06117" name="l06117"></a><span class="lineno"> 6117</span><span class="preprocessor">#define TIM_DIER_CC3IE_Pos        (3U)</span></div>
<div class="line"><a id="l06118" name="l06118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78bd5f90a0f2d2d34132ef5568e18779"> 6118</a></span><span class="preprocessor">#define TIM_DIER_CC3IE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC3IE_Pos)                 </span></div>
<div class="line"><a id="l06119" name="l06119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e"> 6119</a></span><span class="preprocessor">#define TIM_DIER_CC3IE            TIM_DIER_CC3IE_Msk                           </span></div>
<div class="line"><a id="l06120" name="l06120"></a><span class="lineno"> 6120</span><span class="preprocessor">#define TIM_DIER_CC4IE_Pos        (4U)</span></div>
<div class="line"><a id="l06121" name="l06121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66b5230621c6d2f44c44ff672a07ffaf"> 6121</a></span><span class="preprocessor">#define TIM_DIER_CC4IE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC4IE_Pos)                 </span></div>
<div class="line"><a id="l06122" name="l06122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b"> 6122</a></span><span class="preprocessor">#define TIM_DIER_CC4IE            TIM_DIER_CC4IE_Msk                           </span></div>
<div class="line"><a id="l06123" name="l06123"></a><span class="lineno"> 6123</span><span class="preprocessor">#define TIM_DIER_COMIE_Pos        (5U)</span></div>
<div class="line"><a id="l06124" name="l06124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe9af339214666b3251fff9598277b1f"> 6124</a></span><span class="preprocessor">#define TIM_DIER_COMIE_Msk        (0x1UL &lt;&lt; TIM_DIER_COMIE_Pos)                 </span></div>
<div class="line"><a id="l06125" name="l06125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe"> 6125</a></span><span class="preprocessor">#define TIM_DIER_COMIE            TIM_DIER_COMIE_Msk                           </span></div>
<div class="line"><a id="l06126" name="l06126"></a><span class="lineno"> 6126</span><span class="preprocessor">#define TIM_DIER_TIE_Pos          (6U)</span></div>
<div class="line"><a id="l06127" name="l06127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf3e781c907ca4774fae5c089e445f5a"> 6127</a></span><span class="preprocessor">#define TIM_DIER_TIE_Msk          (0x1UL &lt;&lt; TIM_DIER_TIE_Pos)                   </span></div>
<div class="line"><a id="l06128" name="l06128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a"> 6128</a></span><span class="preprocessor">#define TIM_DIER_TIE              TIM_DIER_TIE_Msk                             </span></div>
<div class="line"><a id="l06129" name="l06129"></a><span class="lineno"> 6129</span><span class="preprocessor">#define TIM_DIER_BIE_Pos          (7U)</span></div>
<div class="line"><a id="l06130" name="l06130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad054244795a6fcd3bc1ff35e4c651982"> 6130</a></span><span class="preprocessor">#define TIM_DIER_BIE_Msk          (0x1UL &lt;&lt; TIM_DIER_BIE_Pos)                   </span></div>
<div class="line"><a id="l06131" name="l06131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a"> 6131</a></span><span class="preprocessor">#define TIM_DIER_BIE              TIM_DIER_BIE_Msk                             </span></div>
<div class="line"><a id="l06132" name="l06132"></a><span class="lineno"> 6132</span><span class="preprocessor">#define TIM_DIER_UDE_Pos          (8U)</span></div>
<div class="line"><a id="l06133" name="l06133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66544291fb58960e9f4018509a4dee09"> 6133</a></span><span class="preprocessor">#define TIM_DIER_UDE_Msk          (0x1UL &lt;&lt; TIM_DIER_UDE_Pos)                   </span></div>
<div class="line"><a id="l06134" name="l06134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811"> 6134</a></span><span class="preprocessor">#define TIM_DIER_UDE              TIM_DIER_UDE_Msk                             </span></div>
<div class="line"><a id="l06135" name="l06135"></a><span class="lineno"> 6135</span><span class="preprocessor">#define TIM_DIER_CC1DE_Pos        (9U)</span></div>
<div class="line"><a id="l06136" name="l06136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40247fa7b772b644df2754b599e71e22"> 6136</a></span><span class="preprocessor">#define TIM_DIER_CC1DE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC1DE_Pos)                 </span></div>
<div class="line"><a id="l06137" name="l06137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd"> 6137</a></span><span class="preprocessor">#define TIM_DIER_CC1DE            TIM_DIER_CC1DE_Msk                           </span></div>
<div class="line"><a id="l06138" name="l06138"></a><span class="lineno"> 6138</span><span class="preprocessor">#define TIM_DIER_CC2DE_Pos        (10U)</span></div>
<div class="line"><a id="l06139" name="l06139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74a3a6d017bcc45df793e9b1d19c013d"> 6139</a></span><span class="preprocessor">#define TIM_DIER_CC2DE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC2DE_Pos)                 </span></div>
<div class="line"><a id="l06140" name="l06140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e"> 6140</a></span><span class="preprocessor">#define TIM_DIER_CC2DE            TIM_DIER_CC2DE_Msk                           </span></div>
<div class="line"><a id="l06141" name="l06141"></a><span class="lineno"> 6141</span><span class="preprocessor">#define TIM_DIER_CC3DE_Pos        (11U)</span></div>
<div class="line"><a id="l06142" name="l06142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade4d3ce6b292c28e2fd7c9e9bd8f6ab6"> 6142</a></span><span class="preprocessor">#define TIM_DIER_CC3DE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC3DE_Pos)                 </span></div>
<div class="line"><a id="l06143" name="l06143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4"> 6143</a></span><span class="preprocessor">#define TIM_DIER_CC3DE            TIM_DIER_CC3DE_Msk                           </span></div>
<div class="line"><a id="l06144" name="l06144"></a><span class="lineno"> 6144</span><span class="preprocessor">#define TIM_DIER_CC4DE_Pos        (12U)</span></div>
<div class="line"><a id="l06145" name="l06145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad81dbfb6c7c8907ec2debd892b48e9ba"> 6145</a></span><span class="preprocessor">#define TIM_DIER_CC4DE_Msk        (0x1UL &lt;&lt; TIM_DIER_CC4DE_Pos)                 </span></div>
<div class="line"><a id="l06146" name="l06146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614"> 6146</a></span><span class="preprocessor">#define TIM_DIER_CC4DE            TIM_DIER_CC4DE_Msk                           </span></div>
<div class="line"><a id="l06147" name="l06147"></a><span class="lineno"> 6147</span><span class="preprocessor">#define TIM_DIER_COMDE_Pos        (13U)</span></div>
<div class="line"><a id="l06148" name="l06148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ed00410aeabe33fef5feebbaec1a0a6"> 6148</a></span><span class="preprocessor">#define TIM_DIER_COMDE_Msk        (0x1UL &lt;&lt; TIM_DIER_COMDE_Pos)                 </span></div>
<div class="line"><a id="l06149" name="l06149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc"> 6149</a></span><span class="preprocessor">#define TIM_DIER_COMDE            TIM_DIER_COMDE_Msk                           </span></div>
<div class="line"><a id="l06150" name="l06150"></a><span class="lineno"> 6150</span><span class="preprocessor">#define TIM_DIER_TDE_Pos          (14U)</span></div>
<div class="line"><a id="l06151" name="l06151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbd5aee3b64fd928be288ae86b4fa020"> 6151</a></span><span class="preprocessor">#define TIM_DIER_TDE_Msk          (0x1UL &lt;&lt; TIM_DIER_TDE_Pos)                   </span></div>
<div class="line"><a id="l06152" name="l06152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d"> 6152</a></span><span class="preprocessor">#define TIM_DIER_TDE              TIM_DIER_TDE_Msk                             </span></div>
<div class="line"><a id="l06154" name="l06154"></a><span class="lineno"> 6154</span><span class="comment">/********************  Bit definition for TIM_SR register  ********************/</span></div>
<div class="line"><a id="l06155" name="l06155"></a><span class="lineno"> 6155</span><span class="preprocessor">#define TIM_SR_UIF_Pos            (0U)</span></div>
<div class="line"><a id="l06156" name="l06156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a713154f9408c97cd7b193f23affab2"> 6156</a></span><span class="preprocessor">#define TIM_SR_UIF_Msk            (0x1UL &lt;&lt; TIM_SR_UIF_Pos)                     </span></div>
<div class="line"><a id="l06157" name="l06157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6"> 6157</a></span><span class="preprocessor">#define TIM_SR_UIF                TIM_SR_UIF_Msk                               </span></div>
<div class="line"><a id="l06158" name="l06158"></a><span class="lineno"> 6158</span><span class="preprocessor">#define TIM_SR_CC1IF_Pos          (1U)</span></div>
<div class="line"><a id="l06159" name="l06159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ce1be8a563567338d87977ddc0aa2c5"> 6159</a></span><span class="preprocessor">#define TIM_SR_CC1IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC1IF_Pos)                   </span></div>
<div class="line"><a id="l06160" name="l06160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9"> 6160</a></span><span class="preprocessor">#define TIM_SR_CC1IF              TIM_SR_CC1IF_Msk                             </span></div>
<div class="line"><a id="l06161" name="l06161"></a><span class="lineno"> 6161</span><span class="preprocessor">#define TIM_SR_CC2IF_Pos          (2U)</span></div>
<div class="line"><a id="l06162" name="l06162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac970c8ac8779185ba8f313e280c40902"> 6162</a></span><span class="preprocessor">#define TIM_SR_CC2IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC2IF_Pos)                   </span></div>
<div class="line"><a id="l06163" name="l06163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8"> 6163</a></span><span class="preprocessor">#define TIM_SR_CC2IF              TIM_SR_CC2IF_Msk                             </span></div>
<div class="line"><a id="l06164" name="l06164"></a><span class="lineno"> 6164</span><span class="preprocessor">#define TIM_SR_CC3IF_Pos          (3U)</span></div>
<div class="line"><a id="l06165" name="l06165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77b2e69acc55c8d12f789fc5bf9a5f54"> 6165</a></span><span class="preprocessor">#define TIM_SR_CC3IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC3IF_Pos)                   </span></div>
<div class="line"><a id="l06166" name="l06166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2"> 6166</a></span><span class="preprocessor">#define TIM_SR_CC3IF              TIM_SR_CC3IF_Msk                             </span></div>
<div class="line"><a id="l06167" name="l06167"></a><span class="lineno"> 6167</span><span class="preprocessor">#define TIM_SR_CC4IF_Pos          (4U)</span></div>
<div class="line"><a id="l06168" name="l06168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62087fa2c5fa8166d6b4be7e32c60442"> 6168</a></span><span class="preprocessor">#define TIM_SR_CC4IF_Msk          (0x1UL &lt;&lt; TIM_SR_CC4IF_Pos)                   </span></div>
<div class="line"><a id="l06169" name="l06169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac"> 6169</a></span><span class="preprocessor">#define TIM_SR_CC4IF              TIM_SR_CC4IF_Msk                             </span></div>
<div class="line"><a id="l06170" name="l06170"></a><span class="lineno"> 6170</span><span class="preprocessor">#define TIM_SR_COMIF_Pos          (5U)</span></div>
<div class="line"><a id="l06171" name="l06171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8af1c1f93eee747aaa7fdc3a5aeb5337"> 6171</a></span><span class="preprocessor">#define TIM_SR_COMIF_Msk          (0x1UL &lt;&lt; TIM_SR_COMIF_Pos)                   </span></div>
<div class="line"><a id="l06172" name="l06172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a"> 6172</a></span><span class="preprocessor">#define TIM_SR_COMIF              TIM_SR_COMIF_Msk                             </span></div>
<div class="line"><a id="l06173" name="l06173"></a><span class="lineno"> 6173</span><span class="preprocessor">#define TIM_SR_TIF_Pos            (6U)</span></div>
<div class="line"><a id="l06174" name="l06174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad9bed9cae745d41a987675821b202a"> 6174</a></span><span class="preprocessor">#define TIM_SR_TIF_Msk            (0x1UL &lt;&lt; TIM_SR_TIF_Pos)                     </span></div>
<div class="line"><a id="l06175" name="l06175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e"> 6175</a></span><span class="preprocessor">#define TIM_SR_TIF                TIM_SR_TIF_Msk                               </span></div>
<div class="line"><a id="l06176" name="l06176"></a><span class="lineno"> 6176</span><span class="preprocessor">#define TIM_SR_BIF_Pos            (7U)</span></div>
<div class="line"><a id="l06177" name="l06177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga778093c3983d94f88d6da49de96c9826"> 6177</a></span><span class="preprocessor">#define TIM_SR_BIF_Msk            (0x1UL &lt;&lt; TIM_SR_BIF_Pos)                     </span></div>
<div class="line"><a id="l06178" name="l06178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097"> 6178</a></span><span class="preprocessor">#define TIM_SR_BIF                TIM_SR_BIF_Msk                               </span></div>
<div class="line"><a id="l06179" name="l06179"></a><span class="lineno"> 6179</span><span class="preprocessor">#define TIM_SR_CC1OF_Pos          (9U)</span></div>
<div class="line"><a id="l06180" name="l06180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae38020b672e525cf31f3a21a01ee680f"> 6180</a></span><span class="preprocessor">#define TIM_SR_CC1OF_Msk          (0x1UL &lt;&lt; TIM_SR_CC1OF_Pos)                   </span></div>
<div class="line"><a id="l06181" name="l06181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c"> 6181</a></span><span class="preprocessor">#define TIM_SR_CC1OF              TIM_SR_CC1OF_Msk                             </span></div>
<div class="line"><a id="l06182" name="l06182"></a><span class="lineno"> 6182</span><span class="preprocessor">#define TIM_SR_CC2OF_Pos          (10U)</span></div>
<div class="line"><a id="l06183" name="l06183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga772886dce929789865cf7053728488d4"> 6183</a></span><span class="preprocessor">#define TIM_SR_CC2OF_Msk          (0x1UL &lt;&lt; TIM_SR_CC2OF_Pos)                   </span></div>
<div class="line"><a id="l06184" name="l06184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050"> 6184</a></span><span class="preprocessor">#define TIM_SR_CC2OF              TIM_SR_CC2OF_Msk                             </span></div>
<div class="line"><a id="l06185" name="l06185"></a><span class="lineno"> 6185</span><span class="preprocessor">#define TIM_SR_CC3OF_Pos          (11U)</span></div>
<div class="line"><a id="l06186" name="l06186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36d466016b806136b3e0251363e7e38d"> 6186</a></span><span class="preprocessor">#define TIM_SR_CC3OF_Msk          (0x1UL &lt;&lt; TIM_SR_CC3OF_Pos)                   </span></div>
<div class="line"><a id="l06187" name="l06187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358"> 6187</a></span><span class="preprocessor">#define TIM_SR_CC3OF              TIM_SR_CC3OF_Msk                             </span></div>
<div class="line"><a id="l06188" name="l06188"></a><span class="lineno"> 6188</span><span class="preprocessor">#define TIM_SR_CC4OF_Pos          (12U)</span></div>
<div class="line"><a id="l06189" name="l06189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36421d430d4fd0d34d02444b5da804b5"> 6189</a></span><span class="preprocessor">#define TIM_SR_CC4OF_Msk          (0x1UL &lt;&lt; TIM_SR_CC4OF_Pos)                   </span></div>
<div class="line"><a id="l06190" name="l06190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740"> 6190</a></span><span class="preprocessor">#define TIM_SR_CC4OF              TIM_SR_CC4OF_Msk                             </span></div>
<div class="line"><a id="l06192" name="l06192"></a><span class="lineno"> 6192</span><span class="comment">/*******************  Bit definition for TIM_EGR register  ********************/</span></div>
<div class="line"><a id="l06193" name="l06193"></a><span class="lineno"> 6193</span><span class="preprocessor">#define TIM_EGR_UG_Pos            (0U)</span></div>
<div class="line"><a id="l06194" name="l06194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ff315da1492025d608eb2c71e1e4462"> 6194</a></span><span class="preprocessor">#define TIM_EGR_UG_Msk            (0x1UL &lt;&lt; TIM_EGR_UG_Pos)                     </span></div>
<div class="line"><a id="l06195" name="l06195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91"> 6195</a></span><span class="preprocessor">#define TIM_EGR_UG                TIM_EGR_UG_Msk                               </span></div>
<div class="line"><a id="l06196" name="l06196"></a><span class="lineno"> 6196</span><span class="preprocessor">#define TIM_EGR_CC1G_Pos          (1U)</span></div>
<div class="line"><a id="l06197" name="l06197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba7a2fa9e7341df84a32cf5d54e61ad3"> 6197</a></span><span class="preprocessor">#define TIM_EGR_CC1G_Msk          (0x1UL &lt;&lt; TIM_EGR_CC1G_Pos)                   </span></div>
<div class="line"><a id="l06198" name="l06198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a"> 6198</a></span><span class="preprocessor">#define TIM_EGR_CC1G              TIM_EGR_CC1G_Msk                             </span></div>
<div class="line"><a id="l06199" name="l06199"></a><span class="lineno"> 6199</span><span class="preprocessor">#define TIM_EGR_CC2G_Pos          (2U)</span></div>
<div class="line"><a id="l06200" name="l06200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfa4c983163836490441a78e7bf89b67"> 6200</a></span><span class="preprocessor">#define TIM_EGR_CC2G_Msk          (0x1UL &lt;&lt; TIM_EGR_CC2G_Pos)                   </span></div>
<div class="line"><a id="l06201" name="l06201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055"> 6201</a></span><span class="preprocessor">#define TIM_EGR_CC2G              TIM_EGR_CC2G_Msk                             </span></div>
<div class="line"><a id="l06202" name="l06202"></a><span class="lineno"> 6202</span><span class="preprocessor">#define TIM_EGR_CC3G_Pos          (3U)</span></div>
<div class="line"><a id="l06203" name="l06203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab73c2e5ea59b860e342d2ea5f99ff672"> 6203</a></span><span class="preprocessor">#define TIM_EGR_CC3G_Msk          (0x1UL &lt;&lt; TIM_EGR_CC3G_Pos)                   </span></div>
<div class="line"><a id="l06204" name="l06204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07"> 6204</a></span><span class="preprocessor">#define TIM_EGR_CC3G              TIM_EGR_CC3G_Msk                             </span></div>
<div class="line"><a id="l06205" name="l06205"></a><span class="lineno"> 6205</span><span class="preprocessor">#define TIM_EGR_CC4G_Pos          (4U)</span></div>
<div class="line"><a id="l06206" name="l06206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ae87478438e43366db04ac05db1db0e"> 6206</a></span><span class="preprocessor">#define TIM_EGR_CC4G_Msk          (0x1UL &lt;&lt; TIM_EGR_CC4G_Pos)                   </span></div>
<div class="line"><a id="l06207" name="l06207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305"> 6207</a></span><span class="preprocessor">#define TIM_EGR_CC4G              TIM_EGR_CC4G_Msk                             </span></div>
<div class="line"><a id="l06208" name="l06208"></a><span class="lineno"> 6208</span><span class="preprocessor">#define TIM_EGR_COMG_Pos          (5U)</span></div>
<div class="line"><a id="l06209" name="l06209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab04646da2ee78ff6e2d4c483c8050d20"> 6209</a></span><span class="preprocessor">#define TIM_EGR_COMG_Msk          (0x1UL &lt;&lt; TIM_EGR_COMG_Pos)                   </span></div>
<div class="line"><a id="l06210" name="l06210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b"> 6210</a></span><span class="preprocessor">#define TIM_EGR_COMG              TIM_EGR_COMG_Msk                             </span></div>
<div class="line"><a id="l06211" name="l06211"></a><span class="lineno"> 6211</span><span class="preprocessor">#define TIM_EGR_TG_Pos            (6U)</span></div>
<div class="line"><a id="l06212" name="l06212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb01f674152f674c87c21b6147963d5"> 6212</a></span><span class="preprocessor">#define TIM_EGR_TG_Msk            (0x1UL &lt;&lt; TIM_EGR_TG_Pos)                     </span></div>
<div class="line"><a id="l06213" name="l06213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585"> 6213</a></span><span class="preprocessor">#define TIM_EGR_TG                TIM_EGR_TG_Msk                               </span></div>
<div class="line"><a id="l06214" name="l06214"></a><span class="lineno"> 6214</span><span class="preprocessor">#define TIM_EGR_BG_Pos            (7U)</span></div>
<div class="line"><a id="l06215" name="l06215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cbac05839c59f31bd13664890685941"> 6215</a></span><span class="preprocessor">#define TIM_EGR_BG_Msk            (0x1UL &lt;&lt; TIM_EGR_BG_Pos)                     </span></div>
<div class="line"><a id="l06216" name="l06216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18"> 6216</a></span><span class="preprocessor">#define TIM_EGR_BG                TIM_EGR_BG_Msk                               </span></div>
<div class="line"><a id="l06218" name="l06218"></a><span class="lineno"> 6218</span><span class="comment">/******************  Bit definition for TIM_CCMR1 register  *******************/</span></div>
<div class="line"><a id="l06219" name="l06219"></a><span class="lineno"> 6219</span><span class="preprocessor">#define TIM_CCMR1_CC1S_Pos        (0U)</span></div>
<div class="line"><a id="l06220" name="l06220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45972a14def2a4e25e20a688e535b80"> 6220</a></span><span class="preprocessor">#define TIM_CCMR1_CC1S_Msk        (0x3UL &lt;&lt; TIM_CCMR1_CC1S_Pos)                 </span></div>
<div class="line"><a id="l06221" name="l06221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb"> 6221</a></span><span class="preprocessor">#define TIM_CCMR1_CC1S            TIM_CCMR1_CC1S_Msk                           </span></div>
<div class="line"><a id="l06222" name="l06222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d"> 6222</a></span><span class="preprocessor">#define TIM_CCMR1_CC1S_0          (0x1UL &lt;&lt; TIM_CCMR1_CC1S_Pos)                 </span></div>
<div class="line"><a id="l06223" name="l06223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe"> 6223</a></span><span class="preprocessor">#define TIM_CCMR1_CC1S_1          (0x2UL &lt;&lt; TIM_CCMR1_CC1S_Pos)                 </span></div>
<div class="line"><a id="l06225" name="l06225"></a><span class="lineno"> 6225</span><span class="preprocessor">#define TIM_CCMR1_OC1FE_Pos       (2U)</span></div>
<div class="line"><a id="l06226" name="l06226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae9383afb4e7ea68c9254f69461ec626"> 6226</a></span><span class="preprocessor">#define TIM_CCMR1_OC1FE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC1FE_Pos)                </span></div>
<div class="line"><a id="l06227" name="l06227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e"> 6227</a></span><span class="preprocessor">#define TIM_CCMR1_OC1FE           TIM_CCMR1_OC1FE_Msk                          </span></div>
<div class="line"><a id="l06228" name="l06228"></a><span class="lineno"> 6228</span><span class="preprocessor">#define TIM_CCMR1_OC1PE_Pos       (3U)</span></div>
<div class="line"><a id="l06229" name="l06229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6ad2b511f62760051b61edc1d666b02"> 6229</a></span><span class="preprocessor">#define TIM_CCMR1_OC1PE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC1PE_Pos)                </span></div>
<div class="line"><a id="l06230" name="l06230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb"> 6230</a></span><span class="preprocessor">#define TIM_CCMR1_OC1PE           TIM_CCMR1_OC1PE_Msk                          </span></div>
<div class="line"><a id="l06232" name="l06232"></a><span class="lineno"> 6232</span><span class="preprocessor">#define TIM_CCMR1_OC1M_Pos        (4U)</span></div>
<div class="line"><a id="l06233" name="l06233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e26a7685848c6cd8572038f06ceab1"> 6233</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M_Msk        (0x7UL &lt;&lt; TIM_CCMR1_OC1M_Pos)                 </span></div>
<div class="line"><a id="l06234" name="l06234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b"> 6234</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M            TIM_CCMR1_OC1M_Msk                           </span></div>
<div class="line"><a id="l06235" name="l06235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f"> 6235</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M_0          (0x1UL &lt;&lt; TIM_CCMR1_OC1M_Pos)                 </span></div>
<div class="line"><a id="l06236" name="l06236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5"> 6236</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M_1          (0x2UL &lt;&lt; TIM_CCMR1_OC1M_Pos)                 </span></div>
<div class="line"><a id="l06237" name="l06237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b"> 6237</a></span><span class="preprocessor">#define TIM_CCMR1_OC1M_2          (0x4UL &lt;&lt; TIM_CCMR1_OC1M_Pos)                 </span></div>
<div class="line"><a id="l06239" name="l06239"></a><span class="lineno"> 6239</span><span class="preprocessor">#define TIM_CCMR1_OC1CE_Pos       (7U)</span></div>
<div class="line"><a id="l06240" name="l06240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574f991bc328a80c9b44224e9a74d045"> 6240</a></span><span class="preprocessor">#define TIM_CCMR1_OC1CE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC1CE_Pos)                </span></div>
<div class="line"><a id="l06241" name="l06241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba"> 6241</a></span><span class="preprocessor">#define TIM_CCMR1_OC1CE           TIM_CCMR1_OC1CE_Msk                          </span></div>
<div class="line"><a id="l06243" name="l06243"></a><span class="lineno"> 6243</span><span class="preprocessor">#define TIM_CCMR1_CC2S_Pos        (8U)</span></div>
<div class="line"><a id="l06244" name="l06244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1df8354fa71992fddecba93c6309c7f3"> 6244</a></span><span class="preprocessor">#define TIM_CCMR1_CC2S_Msk        (0x3UL &lt;&lt; TIM_CCMR1_CC2S_Pos)                 </span></div>
<div class="line"><a id="l06245" name="l06245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf"> 6245</a></span><span class="preprocessor">#define TIM_CCMR1_CC2S            TIM_CCMR1_CC2S_Msk                           </span></div>
<div class="line"><a id="l06246" name="l06246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874"> 6246</a></span><span class="preprocessor">#define TIM_CCMR1_CC2S_0          (0x1UL &lt;&lt; TIM_CCMR1_CC2S_Pos)                 </span></div>
<div class="line"><a id="l06247" name="l06247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45"> 6247</a></span><span class="preprocessor">#define TIM_CCMR1_CC2S_1          (0x2UL &lt;&lt; TIM_CCMR1_CC2S_Pos)                 </span></div>
<div class="line"><a id="l06249" name="l06249"></a><span class="lineno"> 6249</span><span class="preprocessor">#define TIM_CCMR1_OC2FE_Pos       (10U)</span></div>
<div class="line"><a id="l06250" name="l06250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga376f7fd88a0dc62039e03bbc2fdd9569"> 6250</a></span><span class="preprocessor">#define TIM_CCMR1_OC2FE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC2FE_Pos)                </span></div>
<div class="line"><a id="l06251" name="l06251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c"> 6251</a></span><span class="preprocessor">#define TIM_CCMR1_OC2FE           TIM_CCMR1_OC2FE_Msk                          </span></div>
<div class="line"><a id="l06252" name="l06252"></a><span class="lineno"> 6252</span><span class="preprocessor">#define TIM_CCMR1_OC2PE_Pos       (11U)</span></div>
<div class="line"><a id="l06253" name="l06253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga664936de978a62b290fe7da4c2b1c395"> 6253</a></span><span class="preprocessor">#define TIM_CCMR1_OC2PE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC2PE_Pos)                </span></div>
<div class="line"><a id="l06254" name="l06254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370"> 6254</a></span><span class="preprocessor">#define TIM_CCMR1_OC2PE           TIM_CCMR1_OC2PE_Msk                          </span></div>
<div class="line"><a id="l06256" name="l06256"></a><span class="lineno"> 6256</span><span class="preprocessor">#define TIM_CCMR1_OC2M_Pos        (12U)</span></div>
<div class="line"><a id="l06257" name="l06257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7082e88c67576a8ce483e0534b0ae8cb"> 6257</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M_Msk        (0x7UL &lt;&lt; TIM_CCMR1_OC2M_Pos)                 </span></div>
<div class="line"><a id="l06258" name="l06258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f"> 6258</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M            TIM_CCMR1_OC2M_Msk                           </span></div>
<div class="line"><a id="l06259" name="l06259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c"> 6259</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M_0          (0x1UL &lt;&lt; TIM_CCMR1_OC2M_Pos)                 </span></div>
<div class="line"><a id="l06260" name="l06260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4"> 6260</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M_1          (0x2UL &lt;&lt; TIM_CCMR1_OC2M_Pos)                 </span></div>
<div class="line"><a id="l06261" name="l06261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e"> 6261</a></span><span class="preprocessor">#define TIM_CCMR1_OC2M_2          (0x4UL &lt;&lt; TIM_CCMR1_OC2M_Pos)                 </span></div>
<div class="line"><a id="l06263" name="l06263"></a><span class="lineno"> 6263</span><span class="preprocessor">#define TIM_CCMR1_OC2CE_Pos       (15U)</span></div>
<div class="line"><a id="l06264" name="l06264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c788cd4e4e8549585b21e050bf91de5"> 6264</a></span><span class="preprocessor">#define TIM_CCMR1_OC2CE_Msk       (0x1UL &lt;&lt; TIM_CCMR1_OC2CE_Pos)                </span></div>
<div class="line"><a id="l06265" name="l06265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5"> 6265</a></span><span class="preprocessor">#define TIM_CCMR1_OC2CE           TIM_CCMR1_OC2CE_Msk                          </span></div>
<div class="line"><a id="l06267" name="l06267"></a><span class="lineno"> 6267</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l06268" name="l06268"></a><span class="lineno"> 6268</span> </div>
<div class="line"><a id="l06269" name="l06269"></a><span class="lineno"> 6269</span><span class="preprocessor">#define TIM_CCMR1_IC1PSC_Pos      (2U)</span></div>
<div class="line"><a id="l06270" name="l06270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a7ca2ec3b7bc576b7883702a45823d2"> 6270</a></span><span class="preprocessor">#define TIM_CCMR1_IC1PSC_Msk      (0x3UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)               </span></div>
<div class="line"><a id="l06271" name="l06271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72"> 6271</a></span><span class="preprocessor">#define TIM_CCMR1_IC1PSC          TIM_CCMR1_IC1PSC_Msk                         </span></div>
<div class="line"><a id="l06272" name="l06272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d"> 6272</a></span><span class="preprocessor">#define TIM_CCMR1_IC1PSC_0        (0x1UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)               </span></div>
<div class="line"><a id="l06273" name="l06273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add"> 6273</a></span><span class="preprocessor">#define TIM_CCMR1_IC1PSC_1        (0x2UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)               </span></div>
<div class="line"><a id="l06275" name="l06275"></a><span class="lineno"> 6275</span><span class="preprocessor">#define TIM_CCMR1_IC1F_Pos        (4U)</span></div>
<div class="line"><a id="l06276" name="l06276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8750e792254e281c4999de3fbf9e13"> 6276</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_Msk        (0xFUL &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div>
<div class="line"><a id="l06277" name="l06277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912"> 6277</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F            TIM_CCMR1_IC1F_Msk                           </span></div>
<div class="line"><a id="l06278" name="l06278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6"> 6278</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_0          (0x1UL &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div>
<div class="line"><a id="l06279" name="l06279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84"> 6279</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_1          (0x2UL &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div>
<div class="line"><a id="l06280" name="l06280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b"> 6280</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_2          (0x4UL &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div>
<div class="line"><a id="l06281" name="l06281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42"> 6281</a></span><span class="preprocessor">#define TIM_CCMR1_IC1F_3          (0x8UL &lt;&lt; TIM_CCMR1_IC1F_Pos)                 </span></div>
<div class="line"><a id="l06283" name="l06283"></a><span class="lineno"> 6283</span><span class="preprocessor">#define TIM_CCMR1_IC2PSC_Pos      (10U)</span></div>
<div class="line"><a id="l06284" name="l06284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa7570c3a71156c52b0d95b4199f5d3e"> 6284</a></span><span class="preprocessor">#define TIM_CCMR1_IC2PSC_Msk      (0x3UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)               </span></div>
<div class="line"><a id="l06285" name="l06285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d"> 6285</a></span><span class="preprocessor">#define TIM_CCMR1_IC2PSC          TIM_CCMR1_IC2PSC_Msk                         </span></div>
<div class="line"><a id="l06286" name="l06286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223"> 6286</a></span><span class="preprocessor">#define TIM_CCMR1_IC2PSC_0        (0x1UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)               </span></div>
<div class="line"><a id="l06287" name="l06287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841"> 6287</a></span><span class="preprocessor">#define TIM_CCMR1_IC2PSC_1        (0x2UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)               </span></div>
<div class="line"><a id="l06289" name="l06289"></a><span class="lineno"> 6289</span><span class="preprocessor">#define TIM_CCMR1_IC2F_Pos        (12U)</span></div>
<div class="line"><a id="l06290" name="l06290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1456053707716ae50feded2a118887"> 6290</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_Msk        (0xFUL &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div>
<div class="line"><a id="l06291" name="l06291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb"> 6291</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F            TIM_CCMR1_IC2F_Msk                           </span></div>
<div class="line"><a id="l06292" name="l06292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f"> 6292</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_0          (0x1UL &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div>
<div class="line"><a id="l06293" name="l06293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd"> 6293</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_1          (0x2UL &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div>
<div class="line"><a id="l06294" name="l06294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107"> 6294</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_2          (0x4UL &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div>
<div class="line"><a id="l06295" name="l06295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8"> 6295</a></span><span class="preprocessor">#define TIM_CCMR1_IC2F_3          (0x8UL &lt;&lt; TIM_CCMR1_IC2F_Pos)                 </span></div>
<div class="line"><a id="l06297" name="l06297"></a><span class="lineno"> 6297</span><span class="comment">/******************  Bit definition for TIM_CCMR2 register  *******************/</span></div>
<div class="line"><a id="l06298" name="l06298"></a><span class="lineno"> 6298</span><span class="preprocessor">#define TIM_CCMR2_CC3S_Pos        (0U)</span></div>
<div class="line"><a id="l06299" name="l06299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac236d456c1635745129611f040e50392"> 6299</a></span><span class="preprocessor">#define TIM_CCMR2_CC3S_Msk        (0x3UL &lt;&lt; TIM_CCMR2_CC3S_Pos)                 </span></div>
<div class="line"><a id="l06300" name="l06300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260"> 6300</a></span><span class="preprocessor">#define TIM_CCMR2_CC3S            TIM_CCMR2_CC3S_Msk                           </span></div>
<div class="line"><a id="l06301" name="l06301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0"> 6301</a></span><span class="preprocessor">#define TIM_CCMR2_CC3S_0          (0x1UL &lt;&lt; TIM_CCMR2_CC3S_Pos)                 </span></div>
<div class="line"><a id="l06302" name="l06302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc"> 6302</a></span><span class="preprocessor">#define TIM_CCMR2_CC3S_1          (0x2UL &lt;&lt; TIM_CCMR2_CC3S_Pos)                 </span></div>
<div class="line"><a id="l06304" name="l06304"></a><span class="lineno"> 6304</span><span class="preprocessor">#define TIM_CCMR2_OC3FE_Pos       (2U)</span></div>
<div class="line"><a id="l06305" name="l06305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef7fdd716098d6370d1fbef9ec6de226"> 6305</a></span><span class="preprocessor">#define TIM_CCMR2_OC3FE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC3FE_Pos)                </span></div>
<div class="line"><a id="l06306" name="l06306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba"> 6306</a></span><span class="preprocessor">#define TIM_CCMR2_OC3FE           TIM_CCMR2_OC3FE_Msk                          </span></div>
<div class="line"><a id="l06307" name="l06307"></a><span class="lineno"> 6307</span><span class="preprocessor">#define TIM_CCMR2_OC3PE_Pos       (3U)</span></div>
<div class="line"><a id="l06308" name="l06308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga340c7064a44bc7478982f5ef7a7655f9"> 6308</a></span><span class="preprocessor">#define TIM_CCMR2_OC3PE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC3PE_Pos)                </span></div>
<div class="line"><a id="l06309" name="l06309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24"> 6309</a></span><span class="preprocessor">#define TIM_CCMR2_OC3PE           TIM_CCMR2_OC3PE_Msk                          </span></div>
<div class="line"><a id="l06311" name="l06311"></a><span class="lineno"> 6311</span><span class="preprocessor">#define TIM_CCMR2_OC3M_Pos        (4U)</span></div>
<div class="line"><a id="l06312" name="l06312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e306d8b3f5f98f8bfb6002dc2a7ff06"> 6312</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M_Msk        (0x7UL &lt;&lt; TIM_CCMR2_OC3M_Pos)                 </span></div>
<div class="line"><a id="l06313" name="l06313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a"> 6313</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M            TIM_CCMR2_OC3M_Msk                           </span></div>
<div class="line"><a id="l06314" name="l06314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f"> 6314</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M_0          (0x1UL &lt;&lt; TIM_CCMR2_OC3M_Pos)                 </span></div>
<div class="line"><a id="l06315" name="l06315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8"> 6315</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M_1          (0x2UL &lt;&lt; TIM_CCMR2_OC3M_Pos)                 </span></div>
<div class="line"><a id="l06316" name="l06316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5"> 6316</a></span><span class="preprocessor">#define TIM_CCMR2_OC3M_2          (0x4UL &lt;&lt; TIM_CCMR2_OC3M_Pos)                 </span></div>
<div class="line"><a id="l06318" name="l06318"></a><span class="lineno"> 6318</span><span class="preprocessor">#define TIM_CCMR2_OC3CE_Pos       (7U)</span></div>
<div class="line"><a id="l06319" name="l06319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga040e81b609666fec1f0476346bb8b942"> 6319</a></span><span class="preprocessor">#define TIM_CCMR2_OC3CE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC3CE_Pos)                </span></div>
<div class="line"><a id="l06320" name="l06320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a"> 6320</a></span><span class="preprocessor">#define TIM_CCMR2_OC3CE           TIM_CCMR2_OC3CE_Msk                          </span></div>
<div class="line"><a id="l06322" name="l06322"></a><span class="lineno"> 6322</span><span class="preprocessor">#define TIM_CCMR2_CC4S_Pos        (8U)</span></div>
<div class="line"><a id="l06323" name="l06323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66957133f2ac46cacb14834a6ad46b9b"> 6323</a></span><span class="preprocessor">#define TIM_CCMR2_CC4S_Msk        (0x3UL &lt;&lt; TIM_CCMR2_CC4S_Pos)                 </span></div>
<div class="line"><a id="l06324" name="l06324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048"> 6324</a></span><span class="preprocessor">#define TIM_CCMR2_CC4S            TIM_CCMR2_CC4S_Msk                           </span></div>
<div class="line"><a id="l06325" name="l06325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499"> 6325</a></span><span class="preprocessor">#define TIM_CCMR2_CC4S_0          (0x1UL &lt;&lt; TIM_CCMR2_CC4S_Pos)                 </span></div>
<div class="line"><a id="l06326" name="l06326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893"> 6326</a></span><span class="preprocessor">#define TIM_CCMR2_CC4S_1          (0x2UL &lt;&lt; TIM_CCMR2_CC4S_Pos)                 </span></div>
<div class="line"><a id="l06328" name="l06328"></a><span class="lineno"> 6328</span><span class="preprocessor">#define TIM_CCMR2_OC4FE_Pos       (10U)</span></div>
<div class="line"><a id="l06329" name="l06329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01f0c4e1d96b5dde5af64ea95b2c3880"> 6329</a></span><span class="preprocessor">#define TIM_CCMR2_OC4FE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC4FE_Pos)                </span></div>
<div class="line"><a id="l06330" name="l06330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57"> 6330</a></span><span class="preprocessor">#define TIM_CCMR2_OC4FE           TIM_CCMR2_OC4FE_Msk                          </span></div>
<div class="line"><a id="l06331" name="l06331"></a><span class="lineno"> 6331</span><span class="preprocessor">#define TIM_CCMR2_OC4PE_Pos       (11U)</span></div>
<div class="line"><a id="l06332" name="l06332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28c07cee007c349ef4ba4a954b341ff4"> 6332</a></span><span class="preprocessor">#define TIM_CCMR2_OC4PE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC4PE_Pos)                </span></div>
<div class="line"><a id="l06333" name="l06333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa"> 6333</a></span><span class="preprocessor">#define TIM_CCMR2_OC4PE           TIM_CCMR2_OC4PE_Msk                          </span></div>
<div class="line"><a id="l06335" name="l06335"></a><span class="lineno"> 6335</span><span class="preprocessor">#define TIM_CCMR2_OC4M_Pos        (12U)</span></div>
<div class="line"><a id="l06336" name="l06336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ffb46fed2d65aab83a895d8f791f84f"> 6336</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M_Msk        (0x7UL &lt;&lt; TIM_CCMR2_OC4M_Pos)                 </span></div>
<div class="line"><a id="l06337" name="l06337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b"> 6337</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M            TIM_CCMR2_OC4M_Msk                           </span></div>
<div class="line"><a id="l06338" name="l06338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5"> 6338</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M_0          (0x1UL &lt;&lt; TIM_CCMR2_OC4M_Pos)                 </span></div>
<div class="line"><a id="l06339" name="l06339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af"> 6339</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M_1          (0x2UL &lt;&lt; TIM_CCMR2_OC4M_Pos)                 </span></div>
<div class="line"><a id="l06340" name="l06340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab"> 6340</a></span><span class="preprocessor">#define TIM_CCMR2_OC4M_2          (0x4UL &lt;&lt; TIM_CCMR2_OC4M_Pos)                 </span></div>
<div class="line"><a id="l06342" name="l06342"></a><span class="lineno"> 6342</span><span class="preprocessor">#define TIM_CCMR2_OC4CE_Pos       (15U)</span></div>
<div class="line"><a id="l06343" name="l06343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a3897ea2b9197cbc75507df645faefc"> 6343</a></span><span class="preprocessor">#define TIM_CCMR2_OC4CE_Msk       (0x1UL &lt;&lt; TIM_CCMR2_OC4CE_Pos)                </span></div>
<div class="line"><a id="l06344" name="l06344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3"> 6344</a></span><span class="preprocessor">#define TIM_CCMR2_OC4CE           TIM_CCMR2_OC4CE_Msk                          </span></div>
<div class="line"><a id="l06346" name="l06346"></a><span class="lineno"> 6346</span><span class="comment">/*----------------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l06347" name="l06347"></a><span class="lineno"> 6347</span> </div>
<div class="line"><a id="l06348" name="l06348"></a><span class="lineno"> 6348</span><span class="preprocessor">#define TIM_CCMR2_IC3PSC_Pos      (2U)</span></div>
<div class="line"><a id="l06349" name="l06349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabec127dfbd39286e7467a88e42b0e2a2"> 6349</a></span><span class="preprocessor">#define TIM_CCMR2_IC3PSC_Msk      (0x3UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)               </span></div>
<div class="line"><a id="l06350" name="l06350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6"> 6350</a></span><span class="preprocessor">#define TIM_CCMR2_IC3PSC          TIM_CCMR2_IC3PSC_Msk                         </span></div>
<div class="line"><a id="l06351" name="l06351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c"> 6351</a></span><span class="preprocessor">#define TIM_CCMR2_IC3PSC_0        (0x1UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)               </span></div>
<div class="line"><a id="l06352" name="l06352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d"> 6352</a></span><span class="preprocessor">#define TIM_CCMR2_IC3PSC_1        (0x2UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)               </span></div>
<div class="line"><a id="l06354" name="l06354"></a><span class="lineno"> 6354</span><span class="preprocessor">#define TIM_CCMR2_IC3F_Pos        (4U)</span></div>
<div class="line"><a id="l06355" name="l06355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac13900fc61a22d5b43f579e5854fa2c"> 6355</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_Msk        (0xFUL &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div>
<div class="line"><a id="l06356" name="l06356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd"> 6356</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F            TIM_CCMR2_IC3F_Msk                           </span></div>
<div class="line"><a id="l06357" name="l06357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061"> 6357</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_0          (0x1UL &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div>
<div class="line"><a id="l06358" name="l06358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849"> 6358</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_1          (0x2UL &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div>
<div class="line"><a id="l06359" name="l06359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9"> 6359</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_2          (0x4UL &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div>
<div class="line"><a id="l06360" name="l06360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b"> 6360</a></span><span class="preprocessor">#define TIM_CCMR2_IC3F_3          (0x8UL &lt;&lt; TIM_CCMR2_IC3F_Pos)                 </span></div>
<div class="line"><a id="l06362" name="l06362"></a><span class="lineno"> 6362</span><span class="preprocessor">#define TIM_CCMR2_IC4PSC_Pos      (10U)</span></div>
<div class="line"><a id="l06363" name="l06363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga289328a0304739b4459fa74978be5aa4"> 6363</a></span><span class="preprocessor">#define TIM_CCMR2_IC4PSC_Msk      (0x3UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)               </span></div>
<div class="line"><a id="l06364" name="l06364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0"> 6364</a></span><span class="preprocessor">#define TIM_CCMR2_IC4PSC          TIM_CCMR2_IC4PSC_Msk                         </span></div>
<div class="line"><a id="l06365" name="l06365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4"> 6365</a></span><span class="preprocessor">#define TIM_CCMR2_IC4PSC_0        (0x1UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)               </span></div>
<div class="line"><a id="l06366" name="l06366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66"> 6366</a></span><span class="preprocessor">#define TIM_CCMR2_IC4PSC_1        (0x2UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)               </span></div>
<div class="line"><a id="l06368" name="l06368"></a><span class="lineno"> 6368</span><span class="preprocessor">#define TIM_CCMR2_IC4F_Pos        (12U)</span></div>
<div class="line"><a id="l06369" name="l06369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f59cf5cc82d482d733a365cc7d887c"> 6369</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_Msk        (0xFUL &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div>
<div class="line"><a id="l06370" name="l06370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e"> 6370</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F            TIM_CCMR2_IC4F_Msk                           </span></div>
<div class="line"><a id="l06371" name="l06371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c"> 6371</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_0          (0x1UL &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div>
<div class="line"><a id="l06372" name="l06372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85"> 6372</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_1          (0x2UL &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div>
<div class="line"><a id="l06373" name="l06373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c"> 6373</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_2          (0x4UL &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div>
<div class="line"><a id="l06374" name="l06374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09"> 6374</a></span><span class="preprocessor">#define TIM_CCMR2_IC4F_3          (0x8UL &lt;&lt; TIM_CCMR2_IC4F_Pos)                 </span></div>
<div class="line"><a id="l06376" name="l06376"></a><span class="lineno"> 6376</span><span class="comment">/*******************  Bit definition for TIM_CCER register  *******************/</span></div>
<div class="line"><a id="l06377" name="l06377"></a><span class="lineno"> 6377</span><span class="preprocessor">#define TIM_CCER_CC1E_Pos         (0U)</span></div>
<div class="line"><a id="l06378" name="l06378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga871be5249ffb7666a32f4e2e60e50a8c"> 6378</a></span><span class="preprocessor">#define TIM_CCER_CC1E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC1E_Pos)                  </span></div>
<div class="line"><a id="l06379" name="l06379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937"> 6379</a></span><span class="preprocessor">#define TIM_CCER_CC1E             TIM_CCER_CC1E_Msk                            </span></div>
<div class="line"><a id="l06380" name="l06380"></a><span class="lineno"> 6380</span><span class="preprocessor">#define TIM_CCER_CC1P_Pos         (1U)</span></div>
<div class="line"><a id="l06381" name="l06381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3006ecce72e486321261536ae385732f"> 6381</a></span><span class="preprocessor">#define TIM_CCER_CC1P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC1P_Pos)                  </span></div>
<div class="line"><a id="l06382" name="l06382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291"> 6382</a></span><span class="preprocessor">#define TIM_CCER_CC1P             TIM_CCER_CC1P_Msk                            </span></div>
<div class="line"><a id="l06383" name="l06383"></a><span class="lineno"> 6383</span><span class="preprocessor">#define TIM_CCER_CC1NE_Pos        (2U)</span></div>
<div class="line"><a id="l06384" name="l06384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f84300589fc23c7ad7c688b77adffd6"> 6384</a></span><span class="preprocessor">#define TIM_CCER_CC1NE_Msk        (0x1UL &lt;&lt; TIM_CCER_CC1NE_Pos)                 </span></div>
<div class="line"><a id="l06385" name="l06385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e"> 6385</a></span><span class="preprocessor">#define TIM_CCER_CC1NE            TIM_CCER_CC1NE_Msk                           </span></div>
<div class="line"><a id="l06386" name="l06386"></a><span class="lineno"> 6386</span><span class="preprocessor">#define TIM_CCER_CC1NP_Pos        (3U)</span></div>
<div class="line"><a id="l06387" name="l06387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22ca6b2d577776a67d48e9a7e1863700"> 6387</a></span><span class="preprocessor">#define TIM_CCER_CC1NP_Msk        (0x1UL &lt;&lt; TIM_CCER_CC1NP_Pos)                 </span></div>
<div class="line"><a id="l06388" name="l06388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36"> 6388</a></span><span class="preprocessor">#define TIM_CCER_CC1NP            TIM_CCER_CC1NP_Msk                           </span></div>
<div class="line"><a id="l06389" name="l06389"></a><span class="lineno"> 6389</span><span class="preprocessor">#define TIM_CCER_CC2E_Pos         (4U)</span></div>
<div class="line"><a id="l06390" name="l06390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91010bed31fbd01d7013fe9be759b215"> 6390</a></span><span class="preprocessor">#define TIM_CCER_CC2E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC2E_Pos)                  </span></div>
<div class="line"><a id="l06391" name="l06391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c"> 6391</a></span><span class="preprocessor">#define TIM_CCER_CC2E             TIM_CCER_CC2E_Msk                            </span></div>
<div class="line"><a id="l06392" name="l06392"></a><span class="lineno"> 6392</span><span class="preprocessor">#define TIM_CCER_CC2P_Pos         (5U)</span></div>
<div class="line"><a id="l06393" name="l06393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f10f70479dce9444a304a58dfa52e1"> 6393</a></span><span class="preprocessor">#define TIM_CCER_CC2P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC2P_Pos)                  </span></div>
<div class="line"><a id="l06394" name="l06394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912"> 6394</a></span><span class="preprocessor">#define TIM_CCER_CC2P             TIM_CCER_CC2P_Msk                            </span></div>
<div class="line"><a id="l06395" name="l06395"></a><span class="lineno"> 6395</span><span class="preprocessor">#define TIM_CCER_CC2NE_Pos        (6U)</span></div>
<div class="line"><a id="l06396" name="l06396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga395e49f88082d5e2144801c98047e03b"> 6396</a></span><span class="preprocessor">#define TIM_CCER_CC2NE_Msk        (0x1UL &lt;&lt; TIM_CCER_CC2NE_Pos)                 </span></div>
<div class="line"><a id="l06397" name="l06397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156"> 6397</a></span><span class="preprocessor">#define TIM_CCER_CC2NE            TIM_CCER_CC2NE_Msk                           </span></div>
<div class="line"><a id="l06398" name="l06398"></a><span class="lineno"> 6398</span><span class="preprocessor">#define TIM_CCER_CC2NP_Pos        (7U)</span></div>
<div class="line"><a id="l06399" name="l06399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b294ed91060a15ee77651cd8e688e70"> 6399</a></span><span class="preprocessor">#define TIM_CCER_CC2NP_Msk        (0x1UL &lt;&lt; TIM_CCER_CC2NP_Pos)                 </span></div>
<div class="line"><a id="l06400" name="l06400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f"> 6400</a></span><span class="preprocessor">#define TIM_CCER_CC2NP            TIM_CCER_CC2NP_Msk                           </span></div>
<div class="line"><a id="l06401" name="l06401"></a><span class="lineno"> 6401</span><span class="preprocessor">#define TIM_CCER_CC3E_Pos         (8U)</span></div>
<div class="line"><a id="l06402" name="l06402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga800a18a966d63d71dfc6cf7e3c18ca08"> 6402</a></span><span class="preprocessor">#define TIM_CCER_CC3E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC3E_Pos)                  </span></div>
<div class="line"><a id="l06403" name="l06403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f"> 6403</a></span><span class="preprocessor">#define TIM_CCER_CC3E             TIM_CCER_CC3E_Msk                            </span></div>
<div class="line"><a id="l06404" name="l06404"></a><span class="lineno"> 6404</span><span class="preprocessor">#define TIM_CCER_CC3P_Pos         (9U)</span></div>
<div class="line"><a id="l06405" name="l06405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga647aadf30c1f4c7850a025bce9e264a6"> 6405</a></span><span class="preprocessor">#define TIM_CCER_CC3P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC3P_Pos)                  </span></div>
<div class="line"><a id="l06406" name="l06406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5"> 6406</a></span><span class="preprocessor">#define TIM_CCER_CC3P             TIM_CCER_CC3P_Msk                            </span></div>
<div class="line"><a id="l06407" name="l06407"></a><span class="lineno"> 6407</span><span class="preprocessor">#define TIM_CCER_CC3NE_Pos        (10U)</span></div>
<div class="line"><a id="l06408" name="l06408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34cbf30b58b4fa02ddc7c1bab93420b3"> 6408</a></span><span class="preprocessor">#define TIM_CCER_CC3NE_Msk        (0x1UL &lt;&lt; TIM_CCER_CC3NE_Pos)                 </span></div>
<div class="line"><a id="l06409" name="l06409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa"> 6409</a></span><span class="preprocessor">#define TIM_CCER_CC3NE            TIM_CCER_CC3NE_Msk                           </span></div>
<div class="line"><a id="l06410" name="l06410"></a><span class="lineno"> 6410</span><span class="preprocessor">#define TIM_CCER_CC3NP_Pos        (11U)</span></div>
<div class="line"><a id="l06411" name="l06411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga013c6bc2ba905dea2713cdef67f39c6f"> 6411</a></span><span class="preprocessor">#define TIM_CCER_CC3NP_Msk        (0x1UL &lt;&lt; TIM_CCER_CC3NP_Pos)                 </span></div>
<div class="line"><a id="l06412" name="l06412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521"> 6412</a></span><span class="preprocessor">#define TIM_CCER_CC3NP            TIM_CCER_CC3NP_Msk                           </span></div>
<div class="line"><a id="l06413" name="l06413"></a><span class="lineno"> 6413</span><span class="preprocessor">#define TIM_CCER_CC4E_Pos         (12U)</span></div>
<div class="line"><a id="l06414" name="l06414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8f00da3ce9a145e9c7c0ece18706d05"> 6414</a></span><span class="preprocessor">#define TIM_CCER_CC4E_Msk         (0x1UL &lt;&lt; TIM_CCER_CC4E_Pos)                  </span></div>
<div class="line"><a id="l06415" name="l06415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621"> 6415</a></span><span class="preprocessor">#define TIM_CCER_CC4E             TIM_CCER_CC4E_Msk                            </span></div>
<div class="line"><a id="l06416" name="l06416"></a><span class="lineno"> 6416</span><span class="preprocessor">#define TIM_CCER_CC4P_Pos         (13U)</span></div>
<div class="line"><a id="l06417" name="l06417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22962f81c9abfc88ae30f50b5592d3a7"> 6417</a></span><span class="preprocessor">#define TIM_CCER_CC4P_Msk         (0x1UL &lt;&lt; TIM_CCER_CC4P_Pos)                  </span></div>
<div class="line"><a id="l06418" name="l06418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1"> 6418</a></span><span class="preprocessor">#define TIM_CCER_CC4P             TIM_CCER_CC4P_Msk                            </span></div>
<div class="line"><a id="l06419" name="l06419"></a><span class="lineno"> 6419</span><span class="preprocessor">#define TIM_CCER_CC4NP_Pos        (15U)</span></div>
<div class="line"><a id="l06420" name="l06420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e263b29e870a454c029f4a825f4f50e"> 6420</a></span><span class="preprocessor">#define TIM_CCER_CC4NP_Msk        (0x1UL &lt;&lt; TIM_CCER_CC4NP_Pos)                 </span></div>
<div class="line"><a id="l06421" name="l06421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260"> 6421</a></span><span class="preprocessor">#define TIM_CCER_CC4NP            TIM_CCER_CC4NP_Msk                           </span></div>
<div class="line"><a id="l06423" name="l06423"></a><span class="lineno"> 6423</span><span class="comment">/*******************  Bit definition for TIM_CNT register  ********************/</span></div>
<div class="line"><a id="l06424" name="l06424"></a><span class="lineno"> 6424</span><span class="preprocessor">#define TIM_CNT_CNT_Pos           (0U)</span></div>
<div class="line"><a id="l06425" name="l06425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac54bb0107f222981fe8c8416af521fd0"> 6425</a></span><span class="preprocessor">#define TIM_CNT_CNT_Msk           (0xFFFFFFFFUL &lt;&lt; TIM_CNT_CNT_Pos)                 </span></div>
<div class="line"><a id="l06426" name="l06426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc"> 6426</a></span><span class="preprocessor">#define TIM_CNT_CNT               TIM_CNT_CNT_Msk                                  </span></div>
<div class="line"><a id="l06428" name="l06428"></a><span class="lineno"> 6428</span><span class="comment">/*******************  Bit definition for TIM_PSC register  ********************/</span></div>
<div class="line"><a id="l06429" name="l06429"></a><span class="lineno"> 6429</span><span class="preprocessor">#define TIM_PSC_PSC_Pos           (0U)</span></div>
<div class="line"><a id="l06430" name="l06430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacff3a421342fafac2e25421084bd85df"> 6430</a></span><span class="preprocessor">#define TIM_PSC_PSC_Msk           (0xFFFFUL &lt;&lt; TIM_PSC_PSC_Pos)                 </span></div>
<div class="line"><a id="l06431" name="l06431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35"> 6431</a></span><span class="preprocessor">#define TIM_PSC_PSC               TIM_PSC_PSC_Msk                              </span></div>
<div class="line"><a id="l06433" name="l06433"></a><span class="lineno"> 6433</span><span class="comment">/*******************  Bit definition for TIM_ARR register  ********************/</span></div>
<div class="line"><a id="l06434" name="l06434"></a><span class="lineno"> 6434</span><span class="preprocessor">#define TIM_ARR_ARR_Pos           (0U)</span></div>
<div class="line"><a id="l06435" name="l06435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166174bde137aa84aec495eef6907ed3"> 6435</a></span><span class="preprocessor">#define TIM_ARR_ARR_Msk           (0xFFFFFFFFUL &lt;&lt; TIM_ARR_ARR_Pos)             </span></div>
<div class="line"><a id="l06436" name="l06436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9"> 6436</a></span><span class="preprocessor">#define TIM_ARR_ARR               TIM_ARR_ARR_Msk                              </span></div>
<div class="line"><a id="l06438" name="l06438"></a><span class="lineno"> 6438</span><span class="comment">/*******************  Bit definition for TIM_RCR register  ********************/</span></div>
<div class="line"><a id="l06439" name="l06439"></a><span class="lineno"> 6439</span><span class="preprocessor">#define TIM_RCR_REP_Pos           (0U)</span></div>
<div class="line"><a id="l06440" name="l06440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06e8380ec8ac6138f401fa53833978fc"> 6440</a></span><span class="preprocessor">#define TIM_RCR_REP_Msk           (0xFFUL &lt;&lt; TIM_RCR_REP_Pos)                   </span></div>
<div class="line"><a id="l06441" name="l06441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcef8f28580e36cdfda3be1f7561afc7"> 6441</a></span><span class="preprocessor">#define TIM_RCR_REP               TIM_RCR_REP_Msk                              </span></div>
<div class="line"><a id="l06443" name="l06443"></a><span class="lineno"> 6443</span><span class="comment">/*******************  Bit definition for TIM_CCR1 register  *******************/</span></div>
<div class="line"><a id="l06444" name="l06444"></a><span class="lineno"> 6444</span><span class="preprocessor">#define TIM_CCR1_CCR1_Pos         (0U)</span></div>
<div class="line"><a id="l06445" name="l06445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1052d30a540b5332d39cc9e1e23587bb"> 6445</a></span><span class="preprocessor">#define TIM_CCR1_CCR1_Msk         (0xFFFFUL &lt;&lt; TIM_CCR1_CCR1_Pos)               </span></div>
<div class="line"><a id="l06446" name="l06446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0"> 6446</a></span><span class="preprocessor">#define TIM_CCR1_CCR1             TIM_CCR1_CCR1_Msk                            </span></div>
<div class="line"><a id="l06448" name="l06448"></a><span class="lineno"> 6448</span><span class="comment">/*******************  Bit definition for TIM_CCR2 register  *******************/</span></div>
<div class="line"><a id="l06449" name="l06449"></a><span class="lineno"> 6449</span><span class="preprocessor">#define TIM_CCR2_CCR2_Pos         (0U)</span></div>
<div class="line"><a id="l06450" name="l06450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4ef3300e4399d1b036c2e28061d9dd1"> 6450</a></span><span class="preprocessor">#define TIM_CCR2_CCR2_Msk         (0xFFFFUL &lt;&lt; TIM_CCR2_CCR2_Pos)               </span></div>
<div class="line"><a id="l06451" name="l06451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba"> 6451</a></span><span class="preprocessor">#define TIM_CCR2_CCR2             TIM_CCR2_CCR2_Msk                            </span></div>
<div class="line"><a id="l06453" name="l06453"></a><span class="lineno"> 6453</span><span class="comment">/*******************  Bit definition for TIM_CCR3 register  *******************/</span></div>
<div class="line"><a id="l06454" name="l06454"></a><span class="lineno"> 6454</span><span class="preprocessor">#define TIM_CCR3_CCR3_Pos         (0U)</span></div>
<div class="line"><a id="l06455" name="l06455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3983e861f1f4418bf3df69d263550024"> 6455</a></span><span class="preprocessor">#define TIM_CCR3_CCR3_Msk         (0xFFFFUL &lt;&lt; TIM_CCR3_CCR3_Pos)               </span></div>
<div class="line"><a id="l06456" name="l06456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1"> 6456</a></span><span class="preprocessor">#define TIM_CCR3_CCR3             TIM_CCR3_CCR3_Msk                            </span></div>
<div class="line"><a id="l06458" name="l06458"></a><span class="lineno"> 6458</span><span class="comment">/*******************  Bit definition for TIM_CCR4 register  *******************/</span></div>
<div class="line"><a id="l06459" name="l06459"></a><span class="lineno"> 6459</span><span class="preprocessor">#define TIM_CCR4_CCR4_Pos         (0U)</span></div>
<div class="line"><a id="l06460" name="l06460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e2e10599fa35e837f604584c742551f"> 6460</a></span><span class="preprocessor">#define TIM_CCR4_CCR4_Msk         (0xFFFFUL &lt;&lt; TIM_CCR4_CCR4_Pos)               </span></div>
<div class="line"><a id="l06461" name="l06461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca"> 6461</a></span><span class="preprocessor">#define TIM_CCR4_CCR4             TIM_CCR4_CCR4_Msk                            </span></div>
<div class="line"><a id="l06463" name="l06463"></a><span class="lineno"> 6463</span><span class="comment">/*******************  Bit definition for TIM_BDTR register  *******************/</span></div>
<div class="line"><a id="l06464" name="l06464"></a><span class="lineno"> 6464</span><span class="preprocessor">#define TIM_BDTR_DTG_Pos          (0U)</span></div>
<div class="line"><a id="l06465" name="l06465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c52bd0a743ce97111f4f7210f4f0875"> 6465</a></span><span class="preprocessor">#define TIM_BDTR_DTG_Msk          (0xFFUL &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div>
<div class="line"><a id="l06466" name="l06466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67"> 6466</a></span><span class="preprocessor">#define TIM_BDTR_DTG              TIM_BDTR_DTG_Msk                             </span></div>
<div class="line"><a id="l06467" name="l06467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b575cca31b0e22ef1d5b842aa162bfc"> 6467</a></span><span class="preprocessor">#define TIM_BDTR_DTG_0            (0x01UL &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div>
<div class="line"><a id="l06468" name="l06468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f33ae1e9b7847a60032a60d0cc7f81d"> 6468</a></span><span class="preprocessor">#define TIM_BDTR_DTG_1            (0x02UL &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div>
<div class="line"><a id="l06469" name="l06469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f06a132eba960bd6cc972e3580d537c"> 6469</a></span><span class="preprocessor">#define TIM_BDTR_DTG_2            (0x04UL &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div>
<div class="line"><a id="l06470" name="l06470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7868643a65285fc7132f040c8950f43"> 6470</a></span><span class="preprocessor">#define TIM_BDTR_DTG_3            (0x08UL &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div>
<div class="line"><a id="l06471" name="l06471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga503b44e30a5fb77c34630d1faca70213"> 6471</a></span><span class="preprocessor">#define TIM_BDTR_DTG_4            (0x10UL &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div>
<div class="line"><a id="l06472" name="l06472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a12ecb0a8dd21bc164d9a345ea564f"> 6472</a></span><span class="preprocessor">#define TIM_BDTR_DTG_5            (0x20UL &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div>
<div class="line"><a id="l06473" name="l06473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7d418cbd0db89991522cb6be34a017e"> 6473</a></span><span class="preprocessor">#define TIM_BDTR_DTG_6            (0x40UL &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div>
<div class="line"><a id="l06474" name="l06474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac945c8bcf5567912a88eb2acee53c45b"> 6474</a></span><span class="preprocessor">#define TIM_BDTR_DTG_7            (0x80UL &lt;&lt; TIM_BDTR_DTG_Pos)                  </span></div>
<div class="line"><a id="l06476" name="l06476"></a><span class="lineno"> 6476</span><span class="preprocessor">#define TIM_BDTR_LOCK_Pos         (8U)</span></div>
<div class="line"><a id="l06477" name="l06477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c7b82190b30d879c3c7b3a46b9ab82"> 6477</a></span><span class="preprocessor">#define TIM_BDTR_LOCK_Msk         (0x3UL &lt;&lt; TIM_BDTR_LOCK_Pos)                  </span></div>
<div class="line"><a id="l06478" name="l06478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651"> 6478</a></span><span class="preprocessor">#define TIM_BDTR_LOCK             TIM_BDTR_LOCK_Msk                            </span></div>
<div class="line"><a id="l06479" name="l06479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd1736c8172e7cd098bb591264b07bf"> 6479</a></span><span class="preprocessor">#define TIM_BDTR_LOCK_0           (0x1UL &lt;&lt; TIM_BDTR_LOCK_Pos)                  </span></div>
<div class="line"><a id="l06480" name="l06480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756df80ff8c34399435f52dca18e6eee"> 6480</a></span><span class="preprocessor">#define TIM_BDTR_LOCK_1           (0x2UL &lt;&lt; TIM_BDTR_LOCK_Pos)                  </span></div>
<div class="line"><a id="l06482" name="l06482"></a><span class="lineno"> 6482</span><span class="preprocessor">#define TIM_BDTR_OSSI_Pos         (10U)</span></div>
<div class="line"><a id="l06483" name="l06483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05ff8c5f843f6587554de55163a0f420"> 6483</a></span><span class="preprocessor">#define TIM_BDTR_OSSI_Msk         (0x1UL &lt;&lt; TIM_BDTR_OSSI_Pos)                  </span></div>
<div class="line"><a id="l06484" name="l06484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a"> 6484</a></span><span class="preprocessor">#define TIM_BDTR_OSSI             TIM_BDTR_OSSI_Msk                            </span></div>
<div class="line"><a id="l06485" name="l06485"></a><span class="lineno"> 6485</span><span class="preprocessor">#define TIM_BDTR_OSSR_Pos         (11U)</span></div>
<div class="line"><a id="l06486" name="l06486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga396c60115df4f4f217ae3b2df15d130c"> 6486</a></span><span class="preprocessor">#define TIM_BDTR_OSSR_Msk         (0x1UL &lt;&lt; TIM_BDTR_OSSR_Pos)                  </span></div>
<div class="line"><a id="l06487" name="l06487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e"> 6487</a></span><span class="preprocessor">#define TIM_BDTR_OSSR             TIM_BDTR_OSSR_Msk                            </span></div>
<div class="line"><a id="l06488" name="l06488"></a><span class="lineno"> 6488</span><span class="preprocessor">#define TIM_BDTR_BKE_Pos          (12U)</span></div>
<div class="line"><a id="l06489" name="l06489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2272c6e4c575623c1f46f482cd957415"> 6489</a></span><span class="preprocessor">#define TIM_BDTR_BKE_Msk          (0x1UL &lt;&lt; TIM_BDTR_BKE_Pos)                   </span></div>
<div class="line"><a id="l06490" name="l06490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8"> 6490</a></span><span class="preprocessor">#define TIM_BDTR_BKE              TIM_BDTR_BKE_Msk                             </span></div>
<div class="line"><a id="l06491" name="l06491"></a><span class="lineno"> 6491</span><span class="preprocessor">#define TIM_BDTR_BKP_Pos          (13U)</span></div>
<div class="line"><a id="l06492" name="l06492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga101b7d11ccc8db986ee394ec26167130"> 6492</a></span><span class="preprocessor">#define TIM_BDTR_BKP_Msk          (0x1UL &lt;&lt; TIM_BDTR_BKP_Pos)                   </span></div>
<div class="line"><a id="l06493" name="l06493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e"> 6493</a></span><span class="preprocessor">#define TIM_BDTR_BKP              TIM_BDTR_BKP_Msk                             </span></div>
<div class="line"><a id="l06494" name="l06494"></a><span class="lineno"> 6494</span><span class="preprocessor">#define TIM_BDTR_AOE_Pos          (14U)</span></div>
<div class="line"><a id="l06495" name="l06495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f2a293cb57e4e53908ff3968b44eda"> 6495</a></span><span class="preprocessor">#define TIM_BDTR_AOE_Msk          (0x1UL &lt;&lt; TIM_BDTR_AOE_Pos)                   </span></div>
<div class="line"><a id="l06496" name="l06496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509"> 6496</a></span><span class="preprocessor">#define TIM_BDTR_AOE              TIM_BDTR_AOE_Msk                             </span></div>
<div class="line"><a id="l06497" name="l06497"></a><span class="lineno"> 6497</span><span class="preprocessor">#define TIM_BDTR_MOE_Pos          (15U)</span></div>
<div class="line"><a id="l06498" name="l06498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaead4c63fdacf9c85e3c997275649aa8e"> 6498</a></span><span class="preprocessor">#define TIM_BDTR_MOE_Msk          (0x1UL &lt;&lt; TIM_BDTR_MOE_Pos)                   </span></div>
<div class="line"><a id="l06499" name="l06499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc"> 6499</a></span><span class="preprocessor">#define TIM_BDTR_MOE              TIM_BDTR_MOE_Msk                             </span></div>
<div class="line"><a id="l06501" name="l06501"></a><span class="lineno"> 6501</span><span class="comment">/*******************  Bit definition for TIM_DCR register  ********************/</span></div>
<div class="line"><a id="l06502" name="l06502"></a><span class="lineno"> 6502</span><span class="preprocessor">#define TIM_DCR_DBA_Pos           (0U)</span></div>
<div class="line"><a id="l06503" name="l06503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603bd90bfdd7e08fb4c749c926ae8d0d"> 6503</a></span><span class="preprocessor">#define TIM_DCR_DBA_Msk           (0x1FUL &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div>
<div class="line"><a id="l06504" name="l06504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e"> 6504</a></span><span class="preprocessor">#define TIM_DCR_DBA               TIM_DCR_DBA_Msk                              </span></div>
<div class="line"><a id="l06505" name="l06505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba"> 6505</a></span><span class="preprocessor">#define TIM_DCR_DBA_0             (0x01UL &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div>
<div class="line"><a id="l06506" name="l06506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e"> 6506</a></span><span class="preprocessor">#define TIM_DCR_DBA_1             (0x02UL &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div>
<div class="line"><a id="l06507" name="l06507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1"> 6507</a></span><span class="preprocessor">#define TIM_DCR_DBA_2             (0x04UL &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div>
<div class="line"><a id="l06508" name="l06508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430"> 6508</a></span><span class="preprocessor">#define TIM_DCR_DBA_3             (0x08UL &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div>
<div class="line"><a id="l06509" name="l06509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc"> 6509</a></span><span class="preprocessor">#define TIM_DCR_DBA_4             (0x10UL &lt;&lt; TIM_DCR_DBA_Pos)                   </span></div>
<div class="line"><a id="l06511" name="l06511"></a><span class="lineno"> 6511</span><span class="preprocessor">#define TIM_DCR_DBL_Pos           (8U)</span></div>
<div class="line"><a id="l06512" name="l06512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d5bc5ed6177c1603a35d52918e5068"> 6512</a></span><span class="preprocessor">#define TIM_DCR_DBL_Msk           (0x1FUL &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div>
<div class="line"><a id="l06513" name="l06513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb"> 6513</a></span><span class="preprocessor">#define TIM_DCR_DBL               TIM_DCR_DBL_Msk                              </span></div>
<div class="line"><a id="l06514" name="l06514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9"> 6514</a></span><span class="preprocessor">#define TIM_DCR_DBL_0             (0x01UL &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div>
<div class="line"><a id="l06515" name="l06515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea"> 6515</a></span><span class="preprocessor">#define TIM_DCR_DBL_1             (0x02UL &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div>
<div class="line"><a id="l06516" name="l06516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c"> 6516</a></span><span class="preprocessor">#define TIM_DCR_DBL_2             (0x04UL &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div>
<div class="line"><a id="l06517" name="l06517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03"> 6517</a></span><span class="preprocessor">#define TIM_DCR_DBL_3             (0x08UL &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div>
<div class="line"><a id="l06518" name="l06518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9"> 6518</a></span><span class="preprocessor">#define TIM_DCR_DBL_4             (0x10UL &lt;&lt; TIM_DCR_DBL_Pos)                   </span></div>
<div class="line"><a id="l06520" name="l06520"></a><span class="lineno"> 6520</span><span class="comment">/*******************  Bit definition for TIM_DMAR register  *******************/</span></div>
<div class="line"><a id="l06521" name="l06521"></a><span class="lineno"> 6521</span><span class="preprocessor">#define TIM_DMAR_DMAB_Pos         (0U)</span></div>
<div class="line"><a id="l06522" name="l06522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5d6d71391fa416ce5c1aa65e459d92a"> 6522</a></span><span class="preprocessor">#define TIM_DMAR_DMAB_Msk         (0xFFFFUL &lt;&lt; TIM_DMAR_DMAB_Pos)               </span></div>
<div class="line"><a id="l06523" name="l06523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83"> 6523</a></span><span class="preprocessor">#define TIM_DMAR_DMAB             TIM_DMAR_DMAB_Msk                            </span></div>
<div class="line"><a id="l06525" name="l06525"></a><span class="lineno"> 6525</span><span class="comment">/*******************  Bit definition for TIM_OR register  *********************/</span></div>
<div class="line"><a id="l06526" name="l06526"></a><span class="lineno"> 6526</span><span class="preprocessor">#define TIM_OR_TI1_RMP_Pos        (0U)</span></div>
<div class="line"><a id="l06527" name="l06527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e8ec8a0faf4bc51e04f909e3b13708e"> 6527</a></span><span class="preprocessor">#define TIM_OR_TI1_RMP_Msk        (0x3UL &lt;&lt; TIM_OR_TI1_RMP_Pos)                 </span></div>
<div class="line"><a id="l06528" name="l06528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd0ec0e64e354c9670015c91aaf54c2e"> 6528</a></span><span class="preprocessor">#define TIM_OR_TI1_RMP            TIM_OR_TI1_RMP_Msk                           </span></div>
<div class="line"><a id="l06529" name="l06529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59fa1246d851959d5231b5b0796fd3a5"> 6529</a></span><span class="preprocessor">#define TIM_OR_TI1_RMP_0          (0x1UL &lt;&lt; TIM_OR_TI1_RMP_Pos)                 </span></div>
<div class="line"><a id="l06530" name="l06530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98d9cdc55111a548e48df0819922852b"> 6530</a></span><span class="preprocessor">#define TIM_OR_TI1_RMP_1          (0x2UL &lt;&lt; TIM_OR_TI1_RMP_Pos)                 </span></div>
<div class="line"><a id="l06532" name="l06532"></a><span class="lineno"> 6532</span><span class="preprocessor">#define TIM_OR_TI4_RMP_Pos        (6U)</span></div>
<div class="line"><a id="l06533" name="l06533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef046d565911337566adcc67904847ea"> 6533</a></span><span class="preprocessor">#define TIM_OR_TI4_RMP_Msk        (0x3UL &lt;&lt; TIM_OR_TI4_RMP_Pos)                 </span></div>
<div class="line"><a id="l06534" name="l06534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2916847c3545c06578d7ba8c381a4c20"> 6534</a></span><span class="preprocessor">#define TIM_OR_TI4_RMP            TIM_OR_TI4_RMP_Msk                           </span></div>
<div class="line"><a id="l06535" name="l06535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aea4f8a0abedbf08bb1e686933c1120"> 6535</a></span><span class="preprocessor">#define TIM_OR_TI4_RMP_0          (0x1UL &lt;&lt; TIM_OR_TI4_RMP_Pos)                 </span></div>
<div class="line"><a id="l06536" name="l06536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2a46aa18f15f2074b93233a18e85629"> 6536</a></span><span class="preprocessor">#define TIM_OR_TI4_RMP_1          (0x2UL &lt;&lt; TIM_OR_TI4_RMP_Pos)                 </span></div>
<div class="line"><a id="l06538" name="l06538"></a><span class="lineno"> 6538</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06539" name="l06539"></a><span class="lineno"> 6539</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06540" name="l06540"></a><span class="lineno"> 6540</span><span class="comment">/*                         Low Power Timer (LPTIM)                            */</span></div>
<div class="line"><a id="l06541" name="l06541"></a><span class="lineno"> 6541</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06542" name="l06542"></a><span class="lineno"> 6542</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06543" name="l06543"></a><span class="lineno"> 6543</span><span class="comment">/******************  Bit definition for LPTIM_ISR register  *******************/</span></div>
<div class="line"><a id="l06544" name="l06544"></a><span class="lineno"> 6544</span><span class="preprocessor">#define LPTIM_ISR_CMPM_Pos            (0U)</span></div>
<div class="line"><a id="l06545" name="l06545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dd7e374f2dc01057c4b2b4a073de293"> 6545</a></span><span class="preprocessor">#define LPTIM_ISR_CMPM_Msk            (0x1UL &lt;&lt; LPTIM_ISR_CMPM_Pos)             </span></div>
<div class="line"><a id="l06546" name="l06546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad268979549e2ab5d4e0227e37964e29"> 6546</a></span><span class="preprocessor">#define LPTIM_ISR_CMPM                LPTIM_ISR_CMPM_Msk                       </span></div>
<div class="line"><a id="l06547" name="l06547"></a><span class="lineno"> 6547</span><span class="preprocessor">#define LPTIM_ISR_ARRM_Pos            (1U)</span></div>
<div class="line"><a id="l06548" name="l06548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga738f282188e8958763a12993436b396b"> 6548</a></span><span class="preprocessor">#define LPTIM_ISR_ARRM_Msk            (0x1UL &lt;&lt; LPTIM_ISR_ARRM_Pos)             </span></div>
<div class="line"><a id="l06549" name="l06549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dca1da3466dc935eebf232c120a42f7"> 6549</a></span><span class="preprocessor">#define LPTIM_ISR_ARRM                LPTIM_ISR_ARRM_Msk                       </span></div>
<div class="line"><a id="l06550" name="l06550"></a><span class="lineno"> 6550</span><span class="preprocessor">#define LPTIM_ISR_EXTTRIG_Pos         (2U)</span></div>
<div class="line"><a id="l06551" name="l06551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe7231122f4aa937f6e5496f9a375032"> 6551</a></span><span class="preprocessor">#define LPTIM_ISR_EXTTRIG_Msk         (0x1UL &lt;&lt; LPTIM_ISR_EXTTRIG_Pos)          </span></div>
<div class="line"><a id="l06552" name="l06552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d6fe3ef932a42040b0f9530eae1d014"> 6552</a></span><span class="preprocessor">#define LPTIM_ISR_EXTTRIG             LPTIM_ISR_EXTTRIG_Msk                    </span></div>
<div class="line"><a id="l06553" name="l06553"></a><span class="lineno"> 6553</span><span class="preprocessor">#define LPTIM_ISR_CMPOK_Pos           (3U)</span></div>
<div class="line"><a id="l06554" name="l06554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fa25d178519d9d1e07d0a8dd33d5d81"> 6554</a></span><span class="preprocessor">#define LPTIM_ISR_CMPOK_Msk           (0x1UL &lt;&lt; LPTIM_ISR_CMPOK_Pos)            </span></div>
<div class="line"><a id="l06555" name="l06555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cad30aa68cb71dd75c78c01ee3ae870"> 6555</a></span><span class="preprocessor">#define LPTIM_ISR_CMPOK               LPTIM_ISR_CMPOK_Msk                      </span></div>
<div class="line"><a id="l06556" name="l06556"></a><span class="lineno"> 6556</span><span class="preprocessor">#define LPTIM_ISR_ARROK_Pos           (4U)</span></div>
<div class="line"><a id="l06557" name="l06557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaaa9e9c0a0295592da0aa99997aa10a"> 6557</a></span><span class="preprocessor">#define LPTIM_ISR_ARROK_Msk           (0x1UL &lt;&lt; LPTIM_ISR_ARROK_Pos)            </span></div>
<div class="line"><a id="l06558" name="l06558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab444687af1f8f9863455191ad061a1d1"> 6558</a></span><span class="preprocessor">#define LPTIM_ISR_ARROK               LPTIM_ISR_ARROK_Msk                      </span></div>
<div class="line"><a id="l06559" name="l06559"></a><span class="lineno"> 6559</span><span class="preprocessor">#define LPTIM_ISR_UP_Pos              (5U)</span></div>
<div class="line"><a id="l06560" name="l06560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga517db9f5fee8e5be22e9ed9de34338d7"> 6560</a></span><span class="preprocessor">#define LPTIM_ISR_UP_Msk              (0x1UL &lt;&lt; LPTIM_ISR_UP_Pos)               </span></div>
<div class="line"><a id="l06561" name="l06561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c22c593384daf21fbf0648c7157609"> 6561</a></span><span class="preprocessor">#define LPTIM_ISR_UP                  LPTIM_ISR_UP_Msk                         </span></div>
<div class="line"><a id="l06562" name="l06562"></a><span class="lineno"> 6562</span><span class="preprocessor">#define LPTIM_ISR_DOWN_Pos            (6U)</span></div>
<div class="line"><a id="l06563" name="l06563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6924a3b6ec9a7541387f1d40e0726abd"> 6563</a></span><span class="preprocessor">#define LPTIM_ISR_DOWN_Msk            (0x1UL &lt;&lt; LPTIM_ISR_DOWN_Pos)             </span></div>
<div class="line"><a id="l06564" name="l06564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae419eeabea5979ae2658ab6597cb8223"> 6564</a></span><span class="preprocessor">#define LPTIM_ISR_DOWN                LPTIM_ISR_DOWN_Msk                       </span></div>
<div class="line"><a id="l06566" name="l06566"></a><span class="lineno"> 6566</span><span class="comment">/******************  Bit definition for LPTIM_ICR register  *******************/</span></div>
<div class="line"><a id="l06567" name="l06567"></a><span class="lineno"> 6567</span><span class="preprocessor">#define LPTIM_ICR_CMPMCF_Pos          (0U)</span></div>
<div class="line"><a id="l06568" name="l06568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d0e27b84a9db60669043f14f3d89ec8"> 6568</a></span><span class="preprocessor">#define LPTIM_ICR_CMPMCF_Msk          (0x1UL &lt;&lt; LPTIM_ICR_CMPMCF_Pos)           </span></div>
<div class="line"><a id="l06569" name="l06569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1a73f097347bc05382105a527ee7f2e"> 6569</a></span><span class="preprocessor">#define LPTIM_ICR_CMPMCF              LPTIM_ICR_CMPMCF_Msk                     </span></div>
<div class="line"><a id="l06570" name="l06570"></a><span class="lineno"> 6570</span><span class="preprocessor">#define LPTIM_ICR_ARRMCF_Pos          (1U)</span></div>
<div class="line"><a id="l06571" name="l06571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7a9b52575f7bb462d282dab0754c0fc"> 6571</a></span><span class="preprocessor">#define LPTIM_ICR_ARRMCF_Msk          (0x1UL &lt;&lt; LPTIM_ICR_ARRMCF_Pos)           </span></div>
<div class="line"><a id="l06572" name="l06572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf43a4be174c9303faef371ec31ab44c"> 6572</a></span><span class="preprocessor">#define LPTIM_ICR_ARRMCF              LPTIM_ICR_ARRMCF_Msk                     </span></div>
<div class="line"><a id="l06573" name="l06573"></a><span class="lineno"> 6573</span><span class="preprocessor">#define LPTIM_ICR_EXTTRIGCF_Pos       (2U)</span></div>
<div class="line"><a id="l06574" name="l06574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe35b22bd38a6b942b777a1ee9fb0c63"> 6574</a></span><span class="preprocessor">#define LPTIM_ICR_EXTTRIGCF_Msk       (0x1UL &lt;&lt; LPTIM_ICR_EXTTRIGCF_Pos)        </span></div>
<div class="line"><a id="l06575" name="l06575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bdc0939c831c305f180c9d1518b852f"> 6575</a></span><span class="preprocessor">#define LPTIM_ICR_EXTTRIGCF           LPTIM_ICR_EXTTRIGCF_Msk                  </span></div>
<div class="line"><a id="l06576" name="l06576"></a><span class="lineno"> 6576</span><span class="preprocessor">#define LPTIM_ICR_CMPOKCF_Pos         (3U)</span></div>
<div class="line"><a id="l06577" name="l06577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3023d4f15c022e8a57d9d499423efbd6"> 6577</a></span><span class="preprocessor">#define LPTIM_ICR_CMPOKCF_Msk         (0x1UL &lt;&lt; LPTIM_ICR_CMPOKCF_Pos)          </span></div>
<div class="line"><a id="l06578" name="l06578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407e8ab4f0c1dfdca950ca20c5f2527d"> 6578</a></span><span class="preprocessor">#define LPTIM_ICR_CMPOKCF             LPTIM_ICR_CMPOKCF_Msk                    </span></div>
<div class="line"><a id="l06579" name="l06579"></a><span class="lineno"> 6579</span><span class="preprocessor">#define LPTIM_ICR_ARROKCF_Pos         (4U)</span></div>
<div class="line"><a id="l06580" name="l06580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46450f790d87d73e5159faeecd99d226"> 6580</a></span><span class="preprocessor">#define LPTIM_ICR_ARROKCF_Msk         (0x1UL &lt;&lt; LPTIM_ICR_ARROKCF_Pos)          </span></div>
<div class="line"><a id="l06581" name="l06581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e0e5526e60b99a2a4958145207bff7d"> 6581</a></span><span class="preprocessor">#define LPTIM_ICR_ARROKCF             LPTIM_ICR_ARROKCF_Msk                    </span></div>
<div class="line"><a id="l06582" name="l06582"></a><span class="lineno"> 6582</span><span class="preprocessor">#define LPTIM_ICR_UPCF_Pos            (5U)</span></div>
<div class="line"><a id="l06583" name="l06583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5829e2bd6ea624ccbcb9724f03e9a1d"> 6583</a></span><span class="preprocessor">#define LPTIM_ICR_UPCF_Msk            (0x1UL &lt;&lt; LPTIM_ICR_UPCF_Pos)             </span></div>
<div class="line"><a id="l06584" name="l06584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94cea7a7a350f428dc1255dd6d143969"> 6584</a></span><span class="preprocessor">#define LPTIM_ICR_UPCF                LPTIM_ICR_UPCF_Msk                       </span></div>
<div class="line"><a id="l06585" name="l06585"></a><span class="lineno"> 6585</span><span class="preprocessor">#define LPTIM_ICR_DOWNCF_Pos          (6U)</span></div>
<div class="line"><a id="l06586" name="l06586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28120f6c8dc80f5014fb7fe6fedc6d73"> 6586</a></span><span class="preprocessor">#define LPTIM_ICR_DOWNCF_Msk          (0x1UL &lt;&lt; LPTIM_ICR_DOWNCF_Pos)           </span></div>
<div class="line"><a id="l06587" name="l06587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7d337943cd5849f0b67df2bae113ffe"> 6587</a></span><span class="preprocessor">#define LPTIM_ICR_DOWNCF              LPTIM_ICR_DOWNCF_Msk                     </span></div>
<div class="line"><a id="l06589" name="l06589"></a><span class="lineno"> 6589</span><span class="comment">/******************  Bit definition for LPTIM_IER register ********************/</span></div>
<div class="line"><a id="l06590" name="l06590"></a><span class="lineno"> 6590</span><span class="preprocessor">#define LPTIM_IER_CMPMIE_Pos          (0U)</span></div>
<div class="line"><a id="l06591" name="l06591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4ab547325c45d174b52dab47fb10ae3"> 6591</a></span><span class="preprocessor">#define LPTIM_IER_CMPMIE_Msk          (0x1UL &lt;&lt; LPTIM_IER_CMPMIE_Pos)           </span></div>
<div class="line"><a id="l06592" name="l06592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84f1c6ec830c564596756452fac0f057"> 6592</a></span><span class="preprocessor">#define LPTIM_IER_CMPMIE              LPTIM_IER_CMPMIE_Msk                     </span></div>
<div class="line"><a id="l06593" name="l06593"></a><span class="lineno"> 6593</span><span class="preprocessor">#define LPTIM_IER_ARRMIE_Pos          (1U)</span></div>
<div class="line"><a id="l06594" name="l06594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6521147a135322a518bbf0bf60c394d"> 6594</a></span><span class="preprocessor">#define LPTIM_IER_ARRMIE_Msk          (0x1UL &lt;&lt; LPTIM_IER_ARRMIE_Pos)           </span></div>
<div class="line"><a id="l06595" name="l06595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabddf28358beda70d5cabb8bbd2f7acd7"> 6595</a></span><span class="preprocessor">#define LPTIM_IER_ARRMIE              LPTIM_IER_ARRMIE_Msk                     </span></div>
<div class="line"><a id="l06596" name="l06596"></a><span class="lineno"> 6596</span><span class="preprocessor">#define LPTIM_IER_EXTTRIGIE_Pos       (2U)</span></div>
<div class="line"><a id="l06597" name="l06597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a5799cd746b83f50ce3cc0e5e432f56"> 6597</a></span><span class="preprocessor">#define LPTIM_IER_EXTTRIGIE_Msk       (0x1UL &lt;&lt; LPTIM_IER_EXTTRIGIE_Pos)        </span></div>
<div class="line"><a id="l06598" name="l06598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e2214a5cacaee65aa8487788edac8d1"> 6598</a></span><span class="preprocessor">#define LPTIM_IER_EXTTRIGIE           LPTIM_IER_EXTTRIGIE_Msk                  </span></div>
<div class="line"><a id="l06599" name="l06599"></a><span class="lineno"> 6599</span><span class="preprocessor">#define LPTIM_IER_CMPOKIE_Pos         (3U)</span></div>
<div class="line"><a id="l06600" name="l06600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50650b47231f11edf550ffcbc0c510a7"> 6600</a></span><span class="preprocessor">#define LPTIM_IER_CMPOKIE_Msk         (0x1UL &lt;&lt; LPTIM_IER_CMPOKIE_Pos)          </span></div>
<div class="line"><a id="l06601" name="l06601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac117a13cff0f470f7e9645e479301684"> 6601</a></span><span class="preprocessor">#define LPTIM_IER_CMPOKIE             LPTIM_IER_CMPOKIE_Msk                    </span></div>
<div class="line"><a id="l06602" name="l06602"></a><span class="lineno"> 6602</span><span class="preprocessor">#define LPTIM_IER_ARROKIE_Pos         (4U)</span></div>
<div class="line"><a id="l06603" name="l06603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac72d70b2dafa3445301ce2907ba39b3"> 6603</a></span><span class="preprocessor">#define LPTIM_IER_ARROKIE_Msk         (0x1UL &lt;&lt; LPTIM_IER_ARROKIE_Pos)          </span></div>
<div class="line"><a id="l06604" name="l06604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e16757ed47e0ee03238f7ac41f54119"> 6604</a></span><span class="preprocessor">#define LPTIM_IER_ARROKIE             LPTIM_IER_ARROKIE_Msk                    </span></div>
<div class="line"><a id="l06605" name="l06605"></a><span class="lineno"> 6605</span><span class="preprocessor">#define LPTIM_IER_UPIE_Pos            (5U)</span></div>
<div class="line"><a id="l06606" name="l06606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga647df93a691567bdda645f15e5dbf0b3"> 6606</a></span><span class="preprocessor">#define LPTIM_IER_UPIE_Msk            (0x1UL &lt;&lt; LPTIM_IER_UPIE_Pos)             </span></div>
<div class="line"><a id="l06607" name="l06607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f4fea67fb509ddc013229335c241211"> 6607</a></span><span class="preprocessor">#define LPTIM_IER_UPIE                LPTIM_IER_UPIE_Msk                       </span></div>
<div class="line"><a id="l06608" name="l06608"></a><span class="lineno"> 6608</span><span class="preprocessor">#define LPTIM_IER_DOWNIE_Pos          (6U)</span></div>
<div class="line"><a id="l06609" name="l06609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf0d38445df80d079702aae01174e30"> 6609</a></span><span class="preprocessor">#define LPTIM_IER_DOWNIE_Msk          (0x1UL &lt;&lt; LPTIM_IER_DOWNIE_Pos)           </span></div>
<div class="line"><a id="l06610" name="l06610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e63fa15734a5d03c1879752ac4ea3e4"> 6610</a></span><span class="preprocessor">#define LPTIM_IER_DOWNIE              LPTIM_IER_DOWNIE_Msk                     </span></div>
<div class="line"><a id="l06612" name="l06612"></a><span class="lineno"> 6612</span><span class="comment">/******************  Bit definition for LPTIM_CFGR register *******************/</span></div>
<div class="line"><a id="l06613" name="l06613"></a><span class="lineno"> 6613</span><span class="preprocessor">#define LPTIM_CFGR_CKSEL_Pos          (0U)</span></div>
<div class="line"><a id="l06614" name="l06614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f72372ea98b1648628c895894c613a2"> 6614</a></span><span class="preprocessor">#define LPTIM_CFGR_CKSEL_Msk          (0x1UL &lt;&lt; LPTIM_CFGR_CKSEL_Pos)           </span></div>
<div class="line"><a id="l06615" name="l06615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae51756ab9cdc0e908f6f272ccc3e221a"> 6615</a></span><span class="preprocessor">#define LPTIM_CFGR_CKSEL              LPTIM_CFGR_CKSEL_Msk                     </span></div>
<div class="line"><a id="l06617" name="l06617"></a><span class="lineno"> 6617</span><span class="preprocessor">#define LPTIM_CFGR_CKPOL_Pos          (1U)</span></div>
<div class="line"><a id="l06618" name="l06618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47dbd26a12c5443fd0955647b4d39a93"> 6618</a></span><span class="preprocessor">#define LPTIM_CFGR_CKPOL_Msk          (0x3UL &lt;&lt; LPTIM_CFGR_CKPOL_Pos)           </span></div>
<div class="line"><a id="l06619" name="l06619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b93ee347b6a137a97020e71fe2a44ff"> 6619</a></span><span class="preprocessor">#define LPTIM_CFGR_CKPOL              LPTIM_CFGR_CKPOL_Msk                     </span></div>
<div class="line"><a id="l06620" name="l06620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6779ec640b23cf833dd2105b8a220af5"> 6620</a></span><span class="preprocessor">#define LPTIM_CFGR_CKPOL_0            (0x1UL &lt;&lt; LPTIM_CFGR_CKPOL_Pos)           </span></div>
<div class="line"><a id="l06621" name="l06621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad084d831c97bad9c75bc5fb870f4c605"> 6621</a></span><span class="preprocessor">#define LPTIM_CFGR_CKPOL_1            (0x2UL &lt;&lt; LPTIM_CFGR_CKPOL_Pos)           </span></div>
<div class="line"><a id="l06623" name="l06623"></a><span class="lineno"> 6623</span><span class="preprocessor">#define LPTIM_CFGR_CKFLT_Pos          (3U)</span></div>
<div class="line"><a id="l06624" name="l06624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff87664b8380f74d415c408fac75d8ef"> 6624</a></span><span class="preprocessor">#define LPTIM_CFGR_CKFLT_Msk          (0x3UL &lt;&lt; LPTIM_CFGR_CKFLT_Pos)           </span></div>
<div class="line"><a id="l06625" name="l06625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga967fdd5160e383d5740de6c393ae76a5"> 6625</a></span><span class="preprocessor">#define LPTIM_CFGR_CKFLT              LPTIM_CFGR_CKFLT_Msk                     </span></div>
<div class="line"><a id="l06626" name="l06626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d8880e8aa2748a1c125bb93711f764d"> 6626</a></span><span class="preprocessor">#define LPTIM_CFGR_CKFLT_0            (0x1UL &lt;&lt; LPTIM_CFGR_CKFLT_Pos)           </span></div>
<div class="line"><a id="l06627" name="l06627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafbe9abc3d0f44a37db62172a80afdb9"> 6627</a></span><span class="preprocessor">#define LPTIM_CFGR_CKFLT_1            (0x2UL &lt;&lt; LPTIM_CFGR_CKFLT_Pos)           </span></div>
<div class="line"><a id="l06629" name="l06629"></a><span class="lineno"> 6629</span><span class="preprocessor">#define LPTIM_CFGR_TRGFLT_Pos         (6U)</span></div>
<div class="line"><a id="l06630" name="l06630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d0bc1fc6d1ba7310a96dc3e40e94cf1"> 6630</a></span><span class="preprocessor">#define LPTIM_CFGR_TRGFLT_Msk         (0x3UL &lt;&lt; LPTIM_CFGR_TRGFLT_Pos)          </span></div>
<div class="line"><a id="l06631" name="l06631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fbec2ad1910a83bb7ffbf4f2f9ade9c"> 6631</a></span><span class="preprocessor">#define LPTIM_CFGR_TRGFLT             LPTIM_CFGR_TRGFLT_Msk                    </span></div>
<div class="line"><a id="l06632" name="l06632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0c0cb2093b00a0e32bc31f71c946c9d"> 6632</a></span><span class="preprocessor">#define LPTIM_CFGR_TRGFLT_0           (0x1UL &lt;&lt; LPTIM_CFGR_TRGFLT_Pos)          </span></div>
<div class="line"><a id="l06633" name="l06633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga014ecb2c212432123a6ee2a01dfc4cce"> 6633</a></span><span class="preprocessor">#define LPTIM_CFGR_TRGFLT_1           (0x2UL &lt;&lt; LPTIM_CFGR_TRGFLT_Pos)          </span></div>
<div class="line"><a id="l06635" name="l06635"></a><span class="lineno"> 6635</span><span class="preprocessor">#define LPTIM_CFGR_PRESC_Pos          (9U)</span></div>
<div class="line"><a id="l06636" name="l06636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadae330680ff9e06c3d69b55523ad85e5"> 6636</a></span><span class="preprocessor">#define LPTIM_CFGR_PRESC_Msk          (0x7UL &lt;&lt; LPTIM_CFGR_PRESC_Pos)           </span></div>
<div class="line"><a id="l06637" name="l06637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd72b0a5dbce113393e4d367b49f5d0c"> 6637</a></span><span class="preprocessor">#define LPTIM_CFGR_PRESC              LPTIM_CFGR_PRESC_Msk                     </span></div>
<div class="line"><a id="l06638" name="l06638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf54ff2bff54f5ff370979c5310f60c16"> 6638</a></span><span class="preprocessor">#define LPTIM_CFGR_PRESC_0            (0x1UL &lt;&lt; LPTIM_CFGR_PRESC_Pos)           </span></div>
<div class="line"><a id="l06639" name="l06639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dee510fa2963d13fdf4aa81bb995e9a"> 6639</a></span><span class="preprocessor">#define LPTIM_CFGR_PRESC_1            (0x2UL &lt;&lt; LPTIM_CFGR_PRESC_Pos)           </span></div>
<div class="line"><a id="l06640" name="l06640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga703c870efbbe78646002653cf2333a74"> 6640</a></span><span class="preprocessor">#define LPTIM_CFGR_PRESC_2            (0x4UL &lt;&lt; LPTIM_CFGR_PRESC_Pos)           </span></div>
<div class="line"><a id="l06642" name="l06642"></a><span class="lineno"> 6642</span><span class="preprocessor">#define LPTIM_CFGR_TRIGSEL_Pos        (13U)</span></div>
<div class="line"><a id="l06643" name="l06643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga206eab17762f56791b93d8c3ec9c5f15"> 6643</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGSEL_Msk        (0x7UL &lt;&lt; LPTIM_CFGR_TRIGSEL_Pos)         </span></div>
<div class="line"><a id="l06644" name="l06644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga519aa19bd79204f1eb94a1d378655634"> 6644</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGSEL            LPTIM_CFGR_TRIGSEL_Msk                   </span></div>
<div class="line"><a id="l06645" name="l06645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga268e349e4278ec2f405603d1bc82eb2d"> 6645</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGSEL_0          (0x1UL &lt;&lt; LPTIM_CFGR_TRIGSEL_Pos)         </span></div>
<div class="line"><a id="l06646" name="l06646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8c3ef431ee899309d6a8b518fc8af88"> 6646</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGSEL_1          (0x2UL &lt;&lt; LPTIM_CFGR_TRIGSEL_Pos)         </span></div>
<div class="line"><a id="l06647" name="l06647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3470980d3523263818a124f1642fbbdc"> 6647</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGSEL_2          (0x4UL &lt;&lt; LPTIM_CFGR_TRIGSEL_Pos)         </span></div>
<div class="line"><a id="l06649" name="l06649"></a><span class="lineno"> 6649</span><span class="preprocessor">#define LPTIM_CFGR_TRIGEN_Pos         (17U)</span></div>
<div class="line"><a id="l06650" name="l06650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30f58ca145e568f4be8eadfd7b3f0b6d"> 6650</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGEN_Msk         (0x3UL &lt;&lt; LPTIM_CFGR_TRIGEN_Pos)          </span></div>
<div class="line"><a id="l06651" name="l06651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbf1ffffa1a91f49efb93dc6a1571ea4"> 6651</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGEN             LPTIM_CFGR_TRIGEN_Msk                    </span></div>
<div class="line"><a id="l06652" name="l06652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e2a7ee9793909a72ca469ac52cebf6f"> 6652</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGEN_0           (0x1UL &lt;&lt; LPTIM_CFGR_TRIGEN_Pos)          </span></div>
<div class="line"><a id="l06653" name="l06653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga533f47720800bf4619d3f576043b6ce9"> 6653</a></span><span class="preprocessor">#define LPTIM_CFGR_TRIGEN_1           (0x2UL &lt;&lt; LPTIM_CFGR_TRIGEN_Pos)          </span></div>
<div class="line"><a id="l06655" name="l06655"></a><span class="lineno"> 6655</span><span class="preprocessor">#define LPTIM_CFGR_TIMOUT_Pos         (19U)</span></div>
<div class="line"><a id="l06656" name="l06656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9f05dd8291e7351c085cf9fc2549c76"> 6656</a></span><span class="preprocessor">#define LPTIM_CFGR_TIMOUT_Msk         (0x1UL &lt;&lt; LPTIM_CFGR_TIMOUT_Pos)          </span></div>
<div class="line"><a id="l06657" name="l06657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca64047a63144f4d0d4663d1d6ee6da"> 6657</a></span><span class="preprocessor">#define LPTIM_CFGR_TIMOUT             LPTIM_CFGR_TIMOUT_Msk                    </span></div>
<div class="line"><a id="l06658" name="l06658"></a><span class="lineno"> 6658</span><span class="preprocessor">#define LPTIM_CFGR_WAVE_Pos           (20U)</span></div>
<div class="line"><a id="l06659" name="l06659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacab9d7a59b17326ad6cedabb70c0faf3"> 6659</a></span><span class="preprocessor">#define LPTIM_CFGR_WAVE_Msk           (0x1UL &lt;&lt; LPTIM_CFGR_WAVE_Pos)            </span></div>
<div class="line"><a id="l06660" name="l06660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21d04d4b6c31e68728a6c515aa36571c"> 6660</a></span><span class="preprocessor">#define LPTIM_CFGR_WAVE               LPTIM_CFGR_WAVE_Msk                      </span></div>
<div class="line"><a id="l06661" name="l06661"></a><span class="lineno"> 6661</span><span class="preprocessor">#define LPTIM_CFGR_WAVPOL_Pos         (21U)</span></div>
<div class="line"><a id="l06662" name="l06662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9cccc4a18860c1b4a1500945b0dc6d7"> 6662</a></span><span class="preprocessor">#define LPTIM_CFGR_WAVPOL_Msk         (0x1UL &lt;&lt; LPTIM_CFGR_WAVPOL_Pos)          </span></div>
<div class="line"><a id="l06663" name="l06663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf953b0b77f31228a0ddac549eb0b470e"> 6663</a></span><span class="preprocessor">#define LPTIM_CFGR_WAVPOL             LPTIM_CFGR_WAVPOL_Msk                    </span></div>
<div class="line"><a id="l06664" name="l06664"></a><span class="lineno"> 6664</span><span class="preprocessor">#define LPTIM_CFGR_PRELOAD_Pos        (22U)</span></div>
<div class="line"><a id="l06665" name="l06665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77ab0c368193e5c00b8961d10f4c9e51"> 6665</a></span><span class="preprocessor">#define LPTIM_CFGR_PRELOAD_Msk        (0x1UL &lt;&lt; LPTIM_CFGR_PRELOAD_Pos)         </span></div>
<div class="line"><a id="l06666" name="l06666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5dc1fa00988177012c9cb933e50db5d"> 6666</a></span><span class="preprocessor">#define LPTIM_CFGR_PRELOAD            LPTIM_CFGR_PRELOAD_Msk                   </span></div>
<div class="line"><a id="l06667" name="l06667"></a><span class="lineno"> 6667</span><span class="preprocessor">#define LPTIM_CFGR_COUNTMODE_Pos      (23U)</span></div>
<div class="line"><a id="l06668" name="l06668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga347fd1dcb47397008e30d1c1f371361a"> 6668</a></span><span class="preprocessor">#define LPTIM_CFGR_COUNTMODE_Msk      (0x1UL &lt;&lt; LPTIM_CFGR_COUNTMODE_Pos)       </span></div>
<div class="line"><a id="l06669" name="l06669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360d483b0d8b2a36bf8634319cf3c4a0"> 6669</a></span><span class="preprocessor">#define LPTIM_CFGR_COUNTMODE          LPTIM_CFGR_COUNTMODE_Msk                 </span></div>
<div class="line"><a id="l06670" name="l06670"></a><span class="lineno"> 6670</span><span class="preprocessor">#define LPTIM_CFGR_ENC_Pos            (24U)</span></div>
<div class="line"><a id="l06671" name="l06671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27f19afb5440831244036ec045d842ab"> 6671</a></span><span class="preprocessor">#define LPTIM_CFGR_ENC_Msk            (0x1UL &lt;&lt; LPTIM_CFGR_ENC_Pos)             </span></div>
<div class="line"><a id="l06672" name="l06672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd13a5203732ee6743bf9025ad9f9172"> 6672</a></span><span class="preprocessor">#define LPTIM_CFGR_ENC                LPTIM_CFGR_ENC_Msk                       </span></div>
<div class="line"><a id="l06674" name="l06674"></a><span class="lineno"> 6674</span><span class="comment">/******************  Bit definition for LPTIM_CR register  ********************/</span></div>
<div class="line"><a id="l06675" name="l06675"></a><span class="lineno"> 6675</span><span class="preprocessor">#define LPTIM_CR_ENABLE_Pos           (0U)</span></div>
<div class="line"><a id="l06676" name="l06676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bf077af8a00be1e670e37294915fd2a"> 6676</a></span><span class="preprocessor">#define LPTIM_CR_ENABLE_Msk           (0x1UL &lt;&lt; LPTIM_CR_ENABLE_Pos)            </span></div>
<div class="line"><a id="l06677" name="l06677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a1f4b2d79870055c5c7b622a301ad73"> 6677</a></span><span class="preprocessor">#define LPTIM_CR_ENABLE               LPTIM_CR_ENABLE_Msk                      </span></div>
<div class="line"><a id="l06678" name="l06678"></a><span class="lineno"> 6678</span><span class="preprocessor">#define LPTIM_CR_SNGSTRT_Pos          (1U)</span></div>
<div class="line"><a id="l06679" name="l06679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9c4bdf05747cce9157336fa8399b7e8"> 6679</a></span><span class="preprocessor">#define LPTIM_CR_SNGSTRT_Msk          (0x1UL &lt;&lt; LPTIM_CR_SNGSTRT_Pos)           </span></div>
<div class="line"><a id="l06680" name="l06680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0c59145554d8bfa0d636f225a932514"> 6680</a></span><span class="preprocessor">#define LPTIM_CR_SNGSTRT              LPTIM_CR_SNGSTRT_Msk                     </span></div>
<div class="line"><a id="l06681" name="l06681"></a><span class="lineno"> 6681</span><span class="preprocessor">#define LPTIM_CR_CNTSTRT_Pos          (2U)</span></div>
<div class="line"><a id="l06682" name="l06682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa04b4aa158a5189ff3981bcccb9756e1"> 6682</a></span><span class="preprocessor">#define LPTIM_CR_CNTSTRT_Msk          (0x1UL &lt;&lt; LPTIM_CR_CNTSTRT_Pos)           </span></div>
<div class="line"><a id="l06683" name="l06683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c8912f46b6f529d6c632ad2de408ff3"> 6683</a></span><span class="preprocessor">#define LPTIM_CR_CNTSTRT              LPTIM_CR_CNTSTRT_Msk                     </span></div>
<div class="line"><a id="l06685" name="l06685"></a><span class="lineno"> 6685</span><span class="comment">/******************  Bit definition for LPTIM_CMP register  *******************/</span></div>
<div class="line"><a id="l06686" name="l06686"></a><span class="lineno"> 6686</span><span class="preprocessor">#define LPTIM_CMP_CMP_Pos             (0U)</span></div>
<div class="line"><a id="l06687" name="l06687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d9327679862c756efafdbb860dcb394"> 6687</a></span><span class="preprocessor">#define LPTIM_CMP_CMP_Msk             (0xFFFFUL &lt;&lt; LPTIM_CMP_CMP_Pos)           </span></div>
<div class="line"><a id="l06688" name="l06688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e0da614536f546b3420c0801d6df70f"> 6688</a></span><span class="preprocessor">#define LPTIM_CMP_CMP                 LPTIM_CMP_CMP_Msk                        </span></div>
<div class="line"><a id="l06690" name="l06690"></a><span class="lineno"> 6690</span><span class="comment">/******************  Bit definition for LPTIM_ARR register  *******************/</span></div>
<div class="line"><a id="l06691" name="l06691"></a><span class="lineno"> 6691</span><span class="preprocessor">#define LPTIM_ARR_ARR_Pos             (0U)</span></div>
<div class="line"><a id="l06692" name="l06692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c5a1383d56848f5030c2c2557f8621a"> 6692</a></span><span class="preprocessor">#define LPTIM_ARR_ARR_Msk             (0xFFFFUL &lt;&lt; LPTIM_ARR_ARR_Pos)           </span></div>
<div class="line"><a id="l06693" name="l06693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac708b2613ec085499446b969b89e90eb"> 6693</a></span><span class="preprocessor">#define LPTIM_ARR_ARR                 LPTIM_ARR_ARR_Msk                        </span></div>
<div class="line"><a id="l06695" name="l06695"></a><span class="lineno"> 6695</span><span class="comment">/******************  Bit definition for LPTIM_CNT register  *******************/</span></div>
<div class="line"><a id="l06696" name="l06696"></a><span class="lineno"> 6696</span><span class="preprocessor">#define LPTIM_CNT_CNT_Pos             (0U)</span></div>
<div class="line"><a id="l06697" name="l06697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf423bd32750bf9bda6194a024f9815b8"> 6697</a></span><span class="preprocessor">#define LPTIM_CNT_CNT_Msk             (0xFFFFUL &lt;&lt; LPTIM_CNT_CNT_Pos)           </span></div>
<div class="line"><a id="l06698" name="l06698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3b069fc9f9436dbc473cee09bb67aae"> 6698</a></span><span class="preprocessor">#define LPTIM_CNT_CNT                 LPTIM_CNT_CNT_Msk                        </span></div>
<div class="line"><a id="l06700" name="l06700"></a><span class="lineno"> 6700</span><span class="comment">/******************  Bit definition for LPTIM_OR register  *******************/</span></div>
<div class="line"><a id="l06701" name="l06701"></a><span class="lineno"> 6701</span><span class="preprocessor">#define LPTIM_OR_LPT_IN1_RMP_Pos      (0U)</span></div>
<div class="line"><a id="l06702" name="l06702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16b04d1511415b4da676447d3468bb25"> 6702</a></span><span class="preprocessor">#define LPTIM_OR_LPT_IN1_RMP_Msk      (0x3UL &lt;&lt; LPTIM_OR_LPT_IN1_RMP_Pos)       </span></div>
<div class="line"><a id="l06703" name="l06703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b0ddc624f16ce3a1535cb00eb4edd5c"> 6703</a></span><span class="preprocessor">#define LPTIM_OR_LPT_IN1_RMP          LPTIM_OR_LPT_IN1_RMP_Msk                 </span></div>
<div class="line"><a id="l06704" name="l06704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dc3d5e03ea5be523319d99e4e604319"> 6704</a></span><span class="preprocessor">#define LPTIM_OR_LPT_IN1_RMP_0        (0x1UL &lt;&lt; LPTIM_OR_LPT_IN1_RMP_Pos)       </span></div>
<div class="line"><a id="l06705" name="l06705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga536a00f3576bed9dba5b574fdb9ea54a"> 6705</a></span><span class="preprocessor">#define LPTIM_OR_LPT_IN1_RMP_1        (0x2UL &lt;&lt; LPTIM_OR_LPT_IN1_RMP_Pos)       </span></div>
<div class="line"><a id="l06707" name="l06707"></a><span class="lineno"> 6707</span><span class="comment">/* Legacy Defines */</span></div>
<div class="line"><a id="l06708" name="l06708"></a><span class="lineno"> 6708</span><span class="preprocessor">#define  LPTIM_OR_OR                           LPTIM_OR_LPT_IN1_RMP</span></div>
<div class="line"><a id="l06709" name="l06709"></a><span class="lineno"> 6709</span><span class="preprocessor">#define  LPTIM_OR_OR_0                         LPTIM_OR_LPT_IN1_RMP_0</span></div>
<div class="line"><a id="l06710" name="l06710"></a><span class="lineno"> 6710</span><span class="preprocessor">#define  LPTIM_OR_OR_1                         LPTIM_OR_LPT_IN1_RMP_1</span></div>
<div class="line"><a id="l06711" name="l06711"></a><span class="lineno"> 6711</span> </div>
<div class="line"><a id="l06712" name="l06712"></a><span class="lineno"> 6712</span> </div>
<div class="line"><a id="l06713" name="l06713"></a><span class="lineno"> 6713</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06714" name="l06714"></a><span class="lineno"> 6714</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06715" name="l06715"></a><span class="lineno"> 6715</span><span class="comment">/*         Universal Synchronous Asynchronous Receiver Transmitter            */</span></div>
<div class="line"><a id="l06716" name="l06716"></a><span class="lineno"> 6716</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06717" name="l06717"></a><span class="lineno"> 6717</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06718" name="l06718"></a><span class="lineno"> 6718</span><span class="comment">/*******************  Bit definition for USART_SR register  *******************/</span></div>
<div class="line"><a id="l06719" name="l06719"></a><span class="lineno"> 6719</span><span class="preprocessor">#define USART_SR_PE_Pos               (0U)</span></div>
<div class="line"><a id="l06720" name="l06720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83b7f81b87e70796a8cffaae0eb9ba9a"> 6720</a></span><span class="preprocessor">#define USART_SR_PE_Msk               (0x1UL &lt;&lt; USART_SR_PE_Pos)                </span></div>
<div class="line"><a id="l06721" name="l06721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac88be3484245af8c1b271ae5c1b97a14"> 6721</a></span><span class="preprocessor">#define USART_SR_PE                   USART_SR_PE_Msk                          </span></div>
<div class="line"><a id="l06722" name="l06722"></a><span class="lineno"> 6722</span><span class="preprocessor">#define USART_SR_FE_Pos               (1U)</span></div>
<div class="line"><a id="l06723" name="l06723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3050686c973903a8821196e0a7166f3"> 6723</a></span><span class="preprocessor">#define USART_SR_FE_Msk               (0x1UL &lt;&lt; USART_SR_FE_Pos)                </span></div>
<div class="line"><a id="l06724" name="l06724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eb6fd3f820bd12e0b5a981de1894804"> 6724</a></span><span class="preprocessor">#define USART_SR_FE                   USART_SR_FE_Msk                          </span></div>
<div class="line"><a id="l06725" name="l06725"></a><span class="lineno"> 6725</span><span class="preprocessor">#define USART_SR_NE_Pos               (2U)</span></div>
<div class="line"><a id="l06726" name="l06726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4150c4eff1939e0c1c474dce82ed76bf"> 6726</a></span><span class="preprocessor">#define USART_SR_NE_Msk               (0x1UL &lt;&lt; USART_SR_NE_Pos)                </span></div>
<div class="line"><a id="l06727" name="l06727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8938468c5666a8305ade6d80d467c572"> 6727</a></span><span class="preprocessor">#define USART_SR_NE                   USART_SR_NE_Msk                          </span></div>
<div class="line"><a id="l06728" name="l06728"></a><span class="lineno"> 6728</span><span class="preprocessor">#define USART_SR_ORE_Pos              (3U)</span></div>
<div class="line"><a id="l06729" name="l06729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga654b0cd0fb1fdf02de8f1af223eca9d5"> 6729</a></span><span class="preprocessor">#define USART_SR_ORE_Msk              (0x1UL &lt;&lt; USART_SR_ORE_Pos)               </span></div>
<div class="line"><a id="l06730" name="l06730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4560fc7a60df4bdf402fc7219ae7b558"> 6730</a></span><span class="preprocessor">#define USART_SR_ORE                  USART_SR_ORE_Msk                         </span></div>
<div class="line"><a id="l06731" name="l06731"></a><span class="lineno"> 6731</span><span class="preprocessor">#define USART_SR_IDLE_Pos             (4U)</span></div>
<div class="line"><a id="l06732" name="l06732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2b2420f9c84d2adbb47dce8d0e65497"> 6732</a></span><span class="preprocessor">#define USART_SR_IDLE_Msk             (0x1UL &lt;&lt; USART_SR_IDLE_Pos)              </span></div>
<div class="line"><a id="l06733" name="l06733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga336fa8c9965ce18c10972ac80ded611f"> 6733</a></span><span class="preprocessor">#define USART_SR_IDLE                 USART_SR_IDLE_Msk                        </span></div>
<div class="line"><a id="l06734" name="l06734"></a><span class="lineno"> 6734</span><span class="preprocessor">#define USART_SR_RXNE_Pos             (5U)</span></div>
<div class="line"><a id="l06735" name="l06735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64611f0aa4ba3dcafb6d934e831279e9"> 6735</a></span><span class="preprocessor">#define USART_SR_RXNE_Msk             (0x1UL &lt;&lt; USART_SR_RXNE_Pos)              </span></div>
<div class="line"><a id="l06736" name="l06736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0c99e2bb265b3d58a91aca7a93f7836"> 6736</a></span><span class="preprocessor">#define USART_SR_RXNE                 USART_SR_RXNE_Msk                        </span></div>
<div class="line"><a id="l06737" name="l06737"></a><span class="lineno"> 6737</span><span class="preprocessor">#define USART_SR_TC_Pos               (6U)</span></div>
<div class="line"><a id="l06738" name="l06738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga972584d838f708691ef3c153ad8233ac"> 6738</a></span><span class="preprocessor">#define USART_SR_TC_Msk               (0x1UL &lt;&lt; USART_SR_TC_Pos)                </span></div>
<div class="line"><a id="l06739" name="l06739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76229b05ac37a5a688e6ba45851a29f1"> 6739</a></span><span class="preprocessor">#define USART_SR_TC                   USART_SR_TC_Msk                          </span></div>
<div class="line"><a id="l06740" name="l06740"></a><span class="lineno"> 6740</span><span class="preprocessor">#define USART_SR_TXE_Pos              (7U)</span></div>
<div class="line"><a id="l06741" name="l06741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe75a9021a84919f6c1ea3e3c08a23e0"> 6741</a></span><span class="preprocessor">#define USART_SR_TXE_Msk              (0x1UL &lt;&lt; USART_SR_TXE_Pos)               </span></div>
<div class="line"><a id="l06742" name="l06742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65e9cddf0890113d405342f1d8b5b980"> 6742</a></span><span class="preprocessor">#define USART_SR_TXE                  USART_SR_TXE_Msk                         </span></div>
<div class="line"><a id="l06743" name="l06743"></a><span class="lineno"> 6743</span><span class="preprocessor">#define USART_SR_LBD_Pos              (8U)</span></div>
<div class="line"><a id="l06744" name="l06744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga233a2963e3a24a14f98865224183d93d"> 6744</a></span><span class="preprocessor">#define USART_SR_LBD_Msk              (0x1UL &lt;&lt; USART_SR_LBD_Pos)               </span></div>
<div class="line"><a id="l06745" name="l06745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b868b59576f42421226d35628c6b628"> 6745</a></span><span class="preprocessor">#define USART_SR_LBD                  USART_SR_LBD_Msk                         </span></div>
<div class="line"><a id="l06746" name="l06746"></a><span class="lineno"> 6746</span><span class="preprocessor">#define USART_SR_CTS_Pos              (9U)</span></div>
<div class="line"><a id="l06747" name="l06747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d241b440c4595aac4bdf1ffee9c22f9"> 6747</a></span><span class="preprocessor">#define USART_SR_CTS_Msk              (0x1UL &lt;&lt; USART_SR_CTS_Pos)               </span></div>
<div class="line"><a id="l06748" name="l06748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9250ae2793db0541e6c4bb8837424541"> 6748</a></span><span class="preprocessor">#define USART_SR_CTS                  USART_SR_CTS_Msk                         </span></div>
<div class="line"><a id="l06750" name="l06750"></a><span class="lineno"> 6750</span><span class="comment">/*******************  Bit definition for USART_DR register  *******************/</span></div>
<div class="line"><a id="l06751" name="l06751"></a><span class="lineno"> 6751</span><span class="preprocessor">#define USART_DR_DR_Pos               (0U)</span></div>
<div class="line"><a id="l06752" name="l06752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga911912bd628fd1fc33a1d8819d27e81f"> 6752</a></span><span class="preprocessor">#define USART_DR_DR_Msk               (0x1FFUL &lt;&lt; USART_DR_DR_Pos)              </span></div>
<div class="line"><a id="l06753" name="l06753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad84ad1e1d0202b41021e2d6e40486bff"> 6753</a></span><span class="preprocessor">#define USART_DR_DR                   USART_DR_DR_Msk                          </span></div>
<div class="line"><a id="l06755" name="l06755"></a><span class="lineno"> 6755</span><span class="comment">/******************  Bit definition for USART_BRR register  *******************/</span></div>
<div class="line"><a id="l06756" name="l06756"></a><span class="lineno"> 6756</span><span class="preprocessor">#define USART_BRR_DIV_Fraction_Pos    (0U)</span></div>
<div class="line"><a id="l06757" name="l06757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cc35155a1120da23f3fc72cb26b4aea"> 6757</a></span><span class="preprocessor">#define USART_BRR_DIV_Fraction_Msk    (0xFUL &lt;&lt; USART_BRR_DIV_Fraction_Pos)     </span></div>
<div class="line"><a id="l06758" name="l06758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dfae31be4ec2c8a3b0905eff30c7046"> 6758</a></span><span class="preprocessor">#define USART_BRR_DIV_Fraction        USART_BRR_DIV_Fraction_Msk               </span></div>
<div class="line"><a id="l06759" name="l06759"></a><span class="lineno"> 6759</span><span class="preprocessor">#define USART_BRR_DIV_Mantissa_Pos    (4U)</span></div>
<div class="line"><a id="l06760" name="l06760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace4259fb84cf5a9096ad62cd2453d28e"> 6760</a></span><span class="preprocessor">#define USART_BRR_DIV_Mantissa_Msk    (0xFFFUL &lt;&lt; USART_BRR_DIV_Mantissa_Pos)   </span></div>
<div class="line"><a id="l06761" name="l06761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60cfa3802798306b86231f828ed2e71e"> 6761</a></span><span class="preprocessor">#define USART_BRR_DIV_Mantissa        USART_BRR_DIV_Mantissa_Msk               </span></div>
<div class="line"><a id="l06763" name="l06763"></a><span class="lineno"> 6763</span><span class="comment">/******************  Bit definition for USART_CR1 register  *******************/</span></div>
<div class="line"><a id="l06764" name="l06764"></a><span class="lineno"> 6764</span><span class="preprocessor">#define USART_CR1_SBK_Pos             (0U)</span></div>
<div class="line"><a id="l06765" name="l06765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f06150e7efb4ee5858a0863c0af36e1"> 6765</a></span><span class="preprocessor">#define USART_CR1_SBK_Msk             (0x1UL &lt;&lt; USART_CR1_SBK_Pos)              </span></div>
<div class="line"><a id="l06766" name="l06766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac457c519baa28359ab7959fbe0c5cda1"> 6766</a></span><span class="preprocessor">#define USART_CR1_SBK                 USART_CR1_SBK_Msk                        </span></div>
<div class="line"><a id="l06767" name="l06767"></a><span class="lineno"> 6767</span><span class="preprocessor">#define USART_CR1_RWU_Pos             (1U)</span></div>
<div class="line"><a id="l06768" name="l06768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e0cafa55c289e39145287325f9d7cf4"> 6768</a></span><span class="preprocessor">#define USART_CR1_RWU_Msk             (0x1UL &lt;&lt; USART_CR1_RWU_Pos)              </span></div>
<div class="line"><a id="l06769" name="l06769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d61ab5a4e2beaa3f591c56bd15a27b"> 6769</a></span><span class="preprocessor">#define USART_CR1_RWU                 USART_CR1_RWU_Msk                        </span></div>
<div class="line"><a id="l06770" name="l06770"></a><span class="lineno"> 6770</span><span class="preprocessor">#define USART_CR1_RE_Pos              (2U)</span></div>
<div class="line"><a id="l06771" name="l06771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625927bbfd40ce911de7183cae92e682"> 6771</a></span><span class="preprocessor">#define USART_CR1_RE_Msk              (0x1UL &lt;&lt; USART_CR1_RE_Pos)               </span></div>
<div class="line"><a id="l06772" name="l06772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb"> 6772</a></span><span class="preprocessor">#define USART_CR1_RE                  USART_CR1_RE_Msk                         </span></div>
<div class="line"><a id="l06773" name="l06773"></a><span class="lineno"> 6773</span><span class="preprocessor">#define USART_CR1_TE_Pos              (3U)</span></div>
<div class="line"><a id="l06774" name="l06774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c5e02008c2fde7c5f0070d94ee77bce"> 6774</a></span><span class="preprocessor">#define USART_CR1_TE_Msk              (0x1UL &lt;&lt; USART_CR1_TE_Pos)               </span></div>
<div class="line"><a id="l06775" name="l06775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622"> 6775</a></span><span class="preprocessor">#define USART_CR1_TE                  USART_CR1_TE_Msk                         </span></div>
<div class="line"><a id="l06776" name="l06776"></a><span class="lineno"> 6776</span><span class="preprocessor">#define USART_CR1_IDLEIE_Pos          (4U)</span></div>
<div class="line"><a id="l06777" name="l06777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad37a38ae2c8a059a922f5b33c5c2aa"> 6777</a></span><span class="preprocessor">#define USART_CR1_IDLEIE_Msk          (0x1UL &lt;&lt; USART_CR1_IDLEIE_Pos)           </span></div>
<div class="line"><a id="l06778" name="l06778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8"> 6778</a></span><span class="preprocessor">#define USART_CR1_IDLEIE              USART_CR1_IDLEIE_Msk                     </span></div>
<div class="line"><a id="l06779" name="l06779"></a><span class="lineno"> 6779</span><span class="preprocessor">#define USART_CR1_RXNEIE_Pos          (5U)</span></div>
<div class="line"><a id="l06780" name="l06780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2e4ba1ab97599cbf7f182d2cfc80543"> 6780</a></span><span class="preprocessor">#define USART_CR1_RXNEIE_Msk          (0x1UL &lt;&lt; USART_CR1_RXNEIE_Pos)           </span></div>
<div class="line"><a id="l06781" name="l06781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04"> 6781</a></span><span class="preprocessor">#define USART_CR1_RXNEIE              USART_CR1_RXNEIE_Msk                     </span></div>
<div class="line"><a id="l06782" name="l06782"></a><span class="lineno"> 6782</span><span class="preprocessor">#define USART_CR1_TCIE_Pos            (6U)</span></div>
<div class="line"><a id="l06783" name="l06783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3ff7666f8e81e2cf6d40bebaf0a84b7"> 6783</a></span><span class="preprocessor">#define USART_CR1_TCIE_Msk            (0x1UL &lt;&lt; USART_CR1_TCIE_Pos)             </span></div>
<div class="line"><a id="l06784" name="l06784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e"> 6784</a></span><span class="preprocessor">#define USART_CR1_TCIE                USART_CR1_TCIE_Msk                       </span></div>
<div class="line"><a id="l06785" name="l06785"></a><span class="lineno"> 6785</span><span class="preprocessor">#define USART_CR1_TXEIE_Pos           (7U)</span></div>
<div class="line"><a id="l06786" name="l06786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65436dd25155a36250ee090dd940caa5"> 6786</a></span><span class="preprocessor">#define USART_CR1_TXEIE_Msk           (0x1UL &lt;&lt; USART_CR1_TXEIE_Pos)            </span></div>
<div class="line"><a id="l06787" name="l06787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9"> 6787</a></span><span class="preprocessor">#define USART_CR1_TXEIE               USART_CR1_TXEIE_Msk                      </span></div>
<div class="line"><a id="l06788" name="l06788"></a><span class="lineno"> 6788</span><span class="preprocessor">#define USART_CR1_PEIE_Pos            (8U)</span></div>
<div class="line"><a id="l06789" name="l06789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad99fb4719a46d6d1d423d7ffe7ce06e1"> 6789</a></span><span class="preprocessor">#define USART_CR1_PEIE_Msk            (0x1UL &lt;&lt; USART_CR1_PEIE_Pos)             </span></div>
<div class="line"><a id="l06790" name="l06790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875"> 6790</a></span><span class="preprocessor">#define USART_CR1_PEIE                USART_CR1_PEIE_Msk                       </span></div>
<div class="line"><a id="l06791" name="l06791"></a><span class="lineno"> 6791</span><span class="preprocessor">#define USART_CR1_PS_Pos              (9U)</span></div>
<div class="line"><a id="l06792" name="l06792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08638afebc30caad3337f1faac6d904e"> 6792</a></span><span class="preprocessor">#define USART_CR1_PS_Msk              (0x1UL &lt;&lt; USART_CR1_PS_Pos)               </span></div>
<div class="line"><a id="l06793" name="l06793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe"> 6793</a></span><span class="preprocessor">#define USART_CR1_PS                  USART_CR1_PS_Msk                         </span></div>
<div class="line"><a id="l06794" name="l06794"></a><span class="lineno"> 6794</span><span class="preprocessor">#define USART_CR1_PCE_Pos             (10U)</span></div>
<div class="line"><a id="l06795" name="l06795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60894c2937928b5ca83fe73e60e1c9c1"> 6795</a></span><span class="preprocessor">#define USART_CR1_PCE_Msk             (0x1UL &lt;&lt; USART_CR1_PCE_Pos)              </span></div>
<div class="line"><a id="l06796" name="l06796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074"> 6796</a></span><span class="preprocessor">#define USART_CR1_PCE                 USART_CR1_PCE_Msk                        </span></div>
<div class="line"><a id="l06797" name="l06797"></a><span class="lineno"> 6797</span><span class="preprocessor">#define USART_CR1_WAKE_Pos            (11U)</span></div>
<div class="line"><a id="l06798" name="l06798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0bc41f3a11fced743f19684211eacd6"> 6798</a></span><span class="preprocessor">#define USART_CR1_WAKE_Msk            (0x1UL &lt;&lt; USART_CR1_WAKE_Pos)             </span></div>
<div class="line"><a id="l06799" name="l06799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d"> 6799</a></span><span class="preprocessor">#define USART_CR1_WAKE                USART_CR1_WAKE_Msk                       </span></div>
<div class="line"><a id="l06800" name="l06800"></a><span class="lineno"> 6800</span><span class="preprocessor">#define USART_CR1_M_Pos               (12U)</span></div>
<div class="line"><a id="l06801" name="l06801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b5f5bc798207f9cc9e54ab080637634"> 6801</a></span><span class="preprocessor">#define USART_CR1_M_Msk               (0x1UL &lt;&lt; USART_CR1_M_Pos)                </span></div>
<div class="line"><a id="l06802" name="l06802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2"> 6802</a></span><span class="preprocessor">#define USART_CR1_M                   USART_CR1_M_Msk                          </span></div>
<div class="line"><a id="l06803" name="l06803"></a><span class="lineno"> 6803</span><span class="preprocessor">#define USART_CR1_UE_Pos              (13U)</span></div>
<div class="line"><a id="l06804" name="l06804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8b32c050e6d9482a819e0107ceb9f83"> 6804</a></span><span class="preprocessor">#define USART_CR1_UE_Msk              (0x1UL &lt;&lt; USART_CR1_UE_Pos)               </span></div>
<div class="line"><a id="l06805" name="l06805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947"> 6805</a></span><span class="preprocessor">#define USART_CR1_UE                  USART_CR1_UE_Msk                         </span></div>
<div class="line"><a id="l06806" name="l06806"></a><span class="lineno"> 6806</span><span class="preprocessor">#define USART_CR1_OVER8_Pos           (15U)</span></div>
<div class="line"><a id="l06807" name="l06807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac009e53008167c20955efe87a147ea02"> 6807</a></span><span class="preprocessor">#define USART_CR1_OVER8_Msk           (0x1UL &lt;&lt; USART_CR1_OVER8_Pos)            </span></div>
<div class="line"><a id="l06808" name="l06808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2"> 6808</a></span><span class="preprocessor">#define USART_CR1_OVER8               USART_CR1_OVER8_Msk                      </span></div>
<div class="line"><a id="l06810" name="l06810"></a><span class="lineno"> 6810</span><span class="comment">/******************  Bit definition for USART_CR2 register  *******************/</span></div>
<div class="line"><a id="l06811" name="l06811"></a><span class="lineno"> 6811</span><span class="preprocessor">#define USART_CR2_ADD_Pos             (0U)</span></div>
<div class="line"><a id="l06812" name="l06812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7ee87cc9cdc865b0f5a61af0c26ec28"> 6812</a></span><span class="preprocessor">#define USART_CR2_ADD_Msk             (0xFUL &lt;&lt; USART_CR2_ADD_Pos)              </span></div>
<div class="line"><a id="l06813" name="l06813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3"> 6813</a></span><span class="preprocessor">#define USART_CR2_ADD                 USART_CR2_ADD_Msk                        </span></div>
<div class="line"><a id="l06814" name="l06814"></a><span class="lineno"> 6814</span><span class="preprocessor">#define USART_CR2_LBDL_Pos            (5U)</span></div>
<div class="line"><a id="l06815" name="l06815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8d54a2e633ef8dda121c9d5670a5de5"> 6815</a></span><span class="preprocessor">#define USART_CR2_LBDL_Msk            (0x1UL &lt;&lt; USART_CR2_LBDL_Pos)             </span></div>
<div class="line"><a id="l06816" name="l06816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed"> 6816</a></span><span class="preprocessor">#define USART_CR2_LBDL                USART_CR2_LBDL_Msk                       </span></div>
<div class="line"><a id="l06817" name="l06817"></a><span class="lineno"> 6817</span><span class="preprocessor">#define USART_CR2_LBDIE_Pos           (6U)</span></div>
<div class="line"><a id="l06818" name="l06818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad55383a0b8d928fd50c18c62faf44a7b"> 6818</a></span><span class="preprocessor">#define USART_CR2_LBDIE_Msk           (0x1UL &lt;&lt; USART_CR2_LBDIE_Pos)            </span></div>
<div class="line"><a id="l06819" name="l06819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4"> 6819</a></span><span class="preprocessor">#define USART_CR2_LBDIE               USART_CR2_LBDIE_Msk                      </span></div>
<div class="line"><a id="l06820" name="l06820"></a><span class="lineno"> 6820</span><span class="preprocessor">#define USART_CR2_LBCL_Pos            (8U)</span></div>
<div class="line"><a id="l06821" name="l06821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d515f33359c44365712bfbcf34c7e94"> 6821</a></span><span class="preprocessor">#define USART_CR2_LBCL_Msk            (0x1UL &lt;&lt; USART_CR2_LBCL_Pos)             </span></div>
<div class="line"><a id="l06822" name="l06822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e"> 6822</a></span><span class="preprocessor">#define USART_CR2_LBCL                USART_CR2_LBCL_Msk                       </span></div>
<div class="line"><a id="l06823" name="l06823"></a><span class="lineno"> 6823</span><span class="preprocessor">#define USART_CR2_CPHA_Pos            (9U)</span></div>
<div class="line"><a id="l06824" name="l06824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65c8198c5780edaa8ef67706d7d1ea34"> 6824</a></span><span class="preprocessor">#define USART_CR2_CPHA_Msk            (0x1UL &lt;&lt; USART_CR2_CPHA_Pos)             </span></div>
<div class="line"><a id="l06825" name="l06825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb"> 6825</a></span><span class="preprocessor">#define USART_CR2_CPHA                USART_CR2_CPHA_Msk                       </span></div>
<div class="line"><a id="l06826" name="l06826"></a><span class="lineno"> 6826</span><span class="preprocessor">#define USART_CR2_CPOL_Pos            (10U)</span></div>
<div class="line"><a id="l06827" name="l06827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga182e2b837ab775c53868a37a1e4eb05a"> 6827</a></span><span class="preprocessor">#define USART_CR2_CPOL_Msk            (0x1UL &lt;&lt; USART_CR2_CPOL_Pos)             </span></div>
<div class="line"><a id="l06828" name="l06828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68"> 6828</a></span><span class="preprocessor">#define USART_CR2_CPOL                USART_CR2_CPOL_Msk                       </span></div>
<div class="line"><a id="l06829" name="l06829"></a><span class="lineno"> 6829</span><span class="preprocessor">#define USART_CR2_CLKEN_Pos           (11U)</span></div>
<div class="line"><a id="l06830" name="l06830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f6a20180f8b2ad531009b33ecec1ed2"> 6830</a></span><span class="preprocessor">#define USART_CR2_CLKEN_Msk           (0x1UL &lt;&lt; USART_CR2_CLKEN_Pos)            </span></div>
<div class="line"><a id="l06831" name="l06831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853"> 6831</a></span><span class="preprocessor">#define USART_CR2_CLKEN               USART_CR2_CLKEN_Msk                      </span></div>
<div class="line"><a id="l06833" name="l06833"></a><span class="lineno"> 6833</span><span class="preprocessor">#define USART_CR2_STOP_Pos            (12U)</span></div>
<div class="line"><a id="l06834" name="l06834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf73b228efa85f04a6b9a42e01b7f916c"> 6834</a></span><span class="preprocessor">#define USART_CR2_STOP_Msk            (0x3UL &lt;&lt; USART_CR2_STOP_Pos)             </span></div>
<div class="line"><a id="l06835" name="l06835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6"> 6835</a></span><span class="preprocessor">#define USART_CR2_STOP                USART_CR2_STOP_Msk                       </span></div>
<div class="line"><a id="l06836" name="l06836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61"> 6836</a></span><span class="preprocessor">#define USART_CR2_STOP_0              (0x1UL &lt;&lt; USART_CR2_STOP_Pos)             </span></div>
<div class="line"><a id="l06837" name="l06837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b"> 6837</a></span><span class="preprocessor">#define USART_CR2_STOP_1              (0x2UL &lt;&lt; USART_CR2_STOP_Pos)             </span></div>
<div class="line"><a id="l06839" name="l06839"></a><span class="lineno"> 6839</span><span class="preprocessor">#define USART_CR2_LINEN_Pos           (14U)</span></div>
<div class="line"><a id="l06840" name="l06840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga500c59de0f57986002b962dc9bccfbe8"> 6840</a></span><span class="preprocessor">#define USART_CR2_LINEN_Msk           (0x1UL &lt;&lt; USART_CR2_LINEN_Pos)            </span></div>
<div class="line"><a id="l06841" name="l06841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef"> 6841</a></span><span class="preprocessor">#define USART_CR2_LINEN               USART_CR2_LINEN_Msk                      </span></div>
<div class="line"><a id="l06843" name="l06843"></a><span class="lineno"> 6843</span><span class="comment">/******************  Bit definition for USART_CR3 register  *******************/</span></div>
<div class="line"><a id="l06844" name="l06844"></a><span class="lineno"> 6844</span><span class="preprocessor">#define USART_CR3_EIE_Pos             (0U)</span></div>
<div class="line"><a id="l06845" name="l06845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac0414669386ae8dd26b993ddf96d7b0"> 6845</a></span><span class="preprocessor">#define USART_CR3_EIE_Msk             (0x1UL &lt;&lt; USART_CR3_EIE_Pos)              </span></div>
<div class="line"><a id="l06846" name="l06846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0"> 6846</a></span><span class="preprocessor">#define USART_CR3_EIE                 USART_CR3_EIE_Msk                        </span></div>
<div class="line"><a id="l06847" name="l06847"></a><span class="lineno"> 6847</span><span class="preprocessor">#define USART_CR3_IREN_Pos            (1U)</span></div>
<div class="line"><a id="l06848" name="l06848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3c0575491453dbd478d5a3413ac759c"> 6848</a></span><span class="preprocessor">#define USART_CR3_IREN_Msk            (0x1UL &lt;&lt; USART_CR3_IREN_Pos)             </span></div>
<div class="line"><a id="l06849" name="l06849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd"> 6849</a></span><span class="preprocessor">#define USART_CR3_IREN                USART_CR3_IREN_Msk                       </span></div>
<div class="line"><a id="l06850" name="l06850"></a><span class="lineno"> 6850</span><span class="preprocessor">#define USART_CR3_IRLP_Pos            (2U)</span></div>
<div class="line"><a id="l06851" name="l06851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67262b96751aebc3a04d3a6d46213633"> 6851</a></span><span class="preprocessor">#define USART_CR3_IRLP_Msk            (0x1UL &lt;&lt; USART_CR3_IRLP_Pos)             </span></div>
<div class="line"><a id="l06852" name="l06852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80"> 6852</a></span><span class="preprocessor">#define USART_CR3_IRLP                USART_CR3_IRLP_Msk                       </span></div>
<div class="line"><a id="l06853" name="l06853"></a><span class="lineno"> 6853</span><span class="preprocessor">#define USART_CR3_HDSEL_Pos           (3U)</span></div>
<div class="line"><a id="l06854" name="l06854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5553c10996ceb918244202407347848d"> 6854</a></span><span class="preprocessor">#define USART_CR3_HDSEL_Msk           (0x1UL &lt;&lt; USART_CR3_HDSEL_Pos)            </span></div>
<div class="line"><a id="l06855" name="l06855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01"> 6855</a></span><span class="preprocessor">#define USART_CR3_HDSEL               USART_CR3_HDSEL_Msk                      </span></div>
<div class="line"><a id="l06856" name="l06856"></a><span class="lineno"> 6856</span><span class="preprocessor">#define USART_CR3_NACK_Pos            (4U)</span></div>
<div class="line"><a id="l06857" name="l06857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214ed21d5354e7a14f013fd4954e4d3a"> 6857</a></span><span class="preprocessor">#define USART_CR3_NACK_Msk            (0x1UL &lt;&lt; USART_CR3_NACK_Pos)             </span></div>
<div class="line"><a id="l06858" name="l06858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c"> 6858</a></span><span class="preprocessor">#define USART_CR3_NACK                USART_CR3_NACK_Msk                       </span></div>
<div class="line"><a id="l06859" name="l06859"></a><span class="lineno"> 6859</span><span class="preprocessor">#define USART_CR3_SCEN_Pos            (5U)</span></div>
<div class="line"><a id="l06860" name="l06860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff592b0d891ba78201de2e08cd9305b8"> 6860</a></span><span class="preprocessor">#define USART_CR3_SCEN_Msk            (0x1UL &lt;&lt; USART_CR3_SCEN_Pos)             </span></div>
<div class="line"><a id="l06861" name="l06861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27"> 6861</a></span><span class="preprocessor">#define USART_CR3_SCEN                USART_CR3_SCEN_Msk                       </span></div>
<div class="line"><a id="l06862" name="l06862"></a><span class="lineno"> 6862</span><span class="preprocessor">#define USART_CR3_DMAR_Pos            (6U)</span></div>
<div class="line"><a id="l06863" name="l06863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dd0232a385ce9760635c92556c3eadf"> 6863</a></span><span class="preprocessor">#define USART_CR3_DMAR_Msk            (0x1UL &lt;&lt; USART_CR3_DMAR_Pos)             </span></div>
<div class="line"><a id="l06864" name="l06864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a"> 6864</a></span><span class="preprocessor">#define USART_CR3_DMAR                USART_CR3_DMAR_Msk                       </span></div>
<div class="line"><a id="l06865" name="l06865"></a><span class="lineno"> 6865</span><span class="preprocessor">#define USART_CR3_DMAT_Pos            (7U)</span></div>
<div class="line"><a id="l06866" name="l06866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga114a52251ccd0dae87055bbd336add29"> 6866</a></span><span class="preprocessor">#define USART_CR3_DMAT_Msk            (0x1UL &lt;&lt; USART_CR3_DMAT_Pos)             </span></div>
<div class="line"><a id="l06867" name="l06867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993"> 6867</a></span><span class="preprocessor">#define USART_CR3_DMAT                USART_CR3_DMAT_Msk                       </span></div>
<div class="line"><a id="l06868" name="l06868"></a><span class="lineno"> 6868</span><span class="preprocessor">#define USART_CR3_RTSE_Pos            (8U)</span></div>
<div class="line"><a id="l06869" name="l06869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20cda51a847495ad5f32c5f5c252152"> 6869</a></span><span class="preprocessor">#define USART_CR3_RTSE_Msk            (0x1UL &lt;&lt; USART_CR3_RTSE_Pos)             </span></div>
<div class="line"><a id="l06870" name="l06870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2"> 6870</a></span><span class="preprocessor">#define USART_CR3_RTSE                USART_CR3_RTSE_Msk                       </span></div>
<div class="line"><a id="l06871" name="l06871"></a><span class="lineno"> 6871</span><span class="preprocessor">#define USART_CR3_CTSE_Pos            (9U)</span></div>
<div class="line"><a id="l06872" name="l06872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97e4c254d292233d827a898bda170fa4"> 6872</a></span><span class="preprocessor">#define USART_CR3_CTSE_Msk            (0x1UL &lt;&lt; USART_CR3_CTSE_Pos)             </span></div>
<div class="line"><a id="l06873" name="l06873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265"> 6873</a></span><span class="preprocessor">#define USART_CR3_CTSE                USART_CR3_CTSE_Msk                       </span></div>
<div class="line"><a id="l06874" name="l06874"></a><span class="lineno"> 6874</span><span class="preprocessor">#define USART_CR3_CTSIE_Pos           (10U)</span></div>
<div class="line"><a id="l06875" name="l06875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ca77aa980a93f5b35bf318c20f500cc"> 6875</a></span><span class="preprocessor">#define USART_CR3_CTSIE_Msk           (0x1UL &lt;&lt; USART_CR3_CTSIE_Pos)            </span></div>
<div class="line"><a id="l06876" name="l06876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90"> 6876</a></span><span class="preprocessor">#define USART_CR3_CTSIE               USART_CR3_CTSIE_Msk                      </span></div>
<div class="line"><a id="l06877" name="l06877"></a><span class="lineno"> 6877</span><span class="preprocessor">#define USART_CR3_ONEBIT_Pos          (11U)</span></div>
<div class="line"><a id="l06878" name="l06878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e3e99ce53ca74ca3396b63a51f18ac"> 6878</a></span><span class="preprocessor">#define USART_CR3_ONEBIT_Msk          (0x1UL &lt;&lt; USART_CR3_ONEBIT_Pos)           </span></div>
<div class="line"><a id="l06879" name="l06879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826"> 6879</a></span><span class="preprocessor">#define USART_CR3_ONEBIT              USART_CR3_ONEBIT_Msk                     </span></div>
<div class="line"><a id="l06881" name="l06881"></a><span class="lineno"> 6881</span><span class="comment">/******************  Bit definition for USART_GTPR register  ******************/</span></div>
<div class="line"><a id="l06882" name="l06882"></a><span class="lineno"> 6882</span><span class="preprocessor">#define USART_GTPR_PSC_Pos            (0U)</span></div>
<div class="line"><a id="l06883" name="l06883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga742100366bd139204afb3402a052a588"> 6883</a></span><span class="preprocessor">#define USART_GTPR_PSC_Msk            (0xFFUL &lt;&lt; USART_GTPR_PSC_Pos)            </span></div>
<div class="line"><a id="l06884" name="l06884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203"> 6884</a></span><span class="preprocessor">#define USART_GTPR_PSC                USART_GTPR_PSC_Msk                       </span></div>
<div class="line"><a id="l06885" name="l06885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c49c90d83a0e3746b56b2a0a3b0ddcb"> 6885</a></span><span class="preprocessor">#define USART_GTPR_PSC_0              (0x01UL &lt;&lt; USART_GTPR_PSC_Pos)            </span></div>
<div class="line"><a id="l06886" name="l06886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eab5000ab993991d0da8ffbd386c92b"> 6886</a></span><span class="preprocessor">#define USART_GTPR_PSC_1              (0x02UL &lt;&lt; USART_GTPR_PSC_Pos)            </span></div>
<div class="line"><a id="l06887" name="l06887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d74604b6e1ab08a45ea4fe6b3f6b5cd"> 6887</a></span><span class="preprocessor">#define USART_GTPR_PSC_2              (0x04UL &lt;&lt; USART_GTPR_PSC_Pos)            </span></div>
<div class="line"><a id="l06888" name="l06888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b6b237fcac675f8f047c4ff64248486"> 6888</a></span><span class="preprocessor">#define USART_GTPR_PSC_3              (0x08UL &lt;&lt; USART_GTPR_PSC_Pos)            </span></div>
<div class="line"><a id="l06889" name="l06889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1c0e92df8edb974008b3d37d12f655a"> 6889</a></span><span class="preprocessor">#define USART_GTPR_PSC_4              (0x10UL &lt;&lt; USART_GTPR_PSC_Pos)            </span></div>
<div class="line"><a id="l06890" name="l06890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12dda4877432bc181c9684b0830b1b7b"> 6890</a></span><span class="preprocessor">#define USART_GTPR_PSC_5              (0x20UL &lt;&lt; USART_GTPR_PSC_Pos)            </span></div>
<div class="line"><a id="l06891" name="l06891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga045e834b03e7a06b2005a13923af424a"> 6891</a></span><span class="preprocessor">#define USART_GTPR_PSC_6              (0x40UL &lt;&lt; USART_GTPR_PSC_Pos)            </span></div>
<div class="line"><a id="l06892" name="l06892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3da67d3c9c3abf436098a86477d2dfc"> 6892</a></span><span class="preprocessor">#define USART_GTPR_PSC_7              (0x80UL &lt;&lt; USART_GTPR_PSC_Pos)            </span></div>
<div class="line"><a id="l06894" name="l06894"></a><span class="lineno"> 6894</span><span class="preprocessor">#define USART_GTPR_GT_Pos             (8U)</span></div>
<div class="line"><a id="l06895" name="l06895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddc06fc01cf5031610706007672f2780"> 6895</a></span><span class="preprocessor">#define USART_GTPR_GT_Msk             (0xFFUL &lt;&lt; USART_GTPR_GT_Pos)             </span></div>
<div class="line"><a id="l06896" name="l06896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b"> 6896</a></span><span class="preprocessor">#define USART_GTPR_GT                 USART_GTPR_GT_Msk                        </span></div>
<div class="line"><a id="l06898" name="l06898"></a><span class="lineno"> 6898</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06899" name="l06899"></a><span class="lineno"> 6899</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06900" name="l06900"></a><span class="lineno"> 6900</span><span class="comment">/*                            Window WATCHDOG                                 */</span></div>
<div class="line"><a id="l06901" name="l06901"></a><span class="lineno"> 6901</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06902" name="l06902"></a><span class="lineno"> 6902</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06903" name="l06903"></a><span class="lineno"> 6903</span><span class="comment">/*******************  Bit definition for WWDG_CR register  ********************/</span></div>
<div class="line"><a id="l06904" name="l06904"></a><span class="lineno"> 6904</span><span class="preprocessor">#define WWDG_CR_T_Pos           (0U)</span></div>
<div class="line"><a id="l06905" name="l06905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8676c7d294b92a9ea0d0f1b088308ed"> 6905</a></span><span class="preprocessor">#define WWDG_CR_T_Msk           (0x7FUL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a id="l06906" name="l06906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70"> 6906</a></span><span class="preprocessor">#define WWDG_CR_T               WWDG_CR_T_Msk                                  </span></div>
<div class="line"><a id="l06907" name="l06907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga305c0da4633020b9696d64a1785fa29c"> 6907</a></span><span class="preprocessor">#define WWDG_CR_T_0             (0x01UL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a id="l06908" name="l06908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44e5ea3baea1e37b0446e56e910c3409"> 6908</a></span><span class="preprocessor">#define WWDG_CR_T_1             (0x02UL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a id="l06909" name="l06909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67e7b9fa1867ecd6a9dd4b28381e4229"> 6909</a></span><span class="preprocessor">#define WWDG_CR_T_2             (0x04UL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a id="l06910" name="l06910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64ede5bff80b5b979a44d073205f5930"> 6910</a></span><span class="preprocessor">#define WWDG_CR_T_3             (0x08UL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a id="l06911" name="l06911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbc9c4a71473ceb1fde58a1d6054a7fe"> 6911</a></span><span class="preprocessor">#define WWDG_CR_T_4             (0x10UL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a id="l06912" name="l06912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f41b8c9b91c0632521373203bcb5b64"> 6912</a></span><span class="preprocessor">#define WWDG_CR_T_5             (0x20UL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a id="l06913" name="l06913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8abc0d44e390aabc2c7f787f2ed0b632"> 6913</a></span><span class="preprocessor">#define WWDG_CR_T_6             (0x40UL &lt;&lt; WWDG_CR_T_Pos)                       </span></div>
<div class="line"><a id="l06914" name="l06914"></a><span class="lineno"> 6914</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l06915" name="l06915"></a><span class="lineno"> 6915</span><span class="preprocessor">#define  WWDG_CR_T0                          WWDG_CR_T_0</span></div>
<div class="line"><a id="l06916" name="l06916"></a><span class="lineno"> 6916</span><span class="preprocessor">#define  WWDG_CR_T1                          WWDG_CR_T_1</span></div>
<div class="line"><a id="l06917" name="l06917"></a><span class="lineno"> 6917</span><span class="preprocessor">#define  WWDG_CR_T2                          WWDG_CR_T_2</span></div>
<div class="line"><a id="l06918" name="l06918"></a><span class="lineno"> 6918</span><span class="preprocessor">#define  WWDG_CR_T3                          WWDG_CR_T_3</span></div>
<div class="line"><a id="l06919" name="l06919"></a><span class="lineno"> 6919</span><span class="preprocessor">#define  WWDG_CR_T4                          WWDG_CR_T_4</span></div>
<div class="line"><a id="l06920" name="l06920"></a><span class="lineno"> 6920</span><span class="preprocessor">#define  WWDG_CR_T5                          WWDG_CR_T_5</span></div>
<div class="line"><a id="l06921" name="l06921"></a><span class="lineno"> 6921</span><span class="preprocessor">#define  WWDG_CR_T6                          WWDG_CR_T_6</span></div>
<div class="line"><a id="l06922" name="l06922"></a><span class="lineno"> 6922</span> </div>
<div class="line"><a id="l06923" name="l06923"></a><span class="lineno"> 6923</span><span class="preprocessor">#define WWDG_CR_WDGA_Pos        (7U)</span></div>
<div class="line"><a id="l06924" name="l06924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06bd586be3859790f803c1275ea52390"> 6924</a></span><span class="preprocessor">#define WWDG_CR_WDGA_Msk        (0x1UL &lt;&lt; WWDG_CR_WDGA_Pos)                     </span></div>
<div class="line"><a id="l06925" name="l06925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f"> 6925</a></span><span class="preprocessor">#define WWDG_CR_WDGA            WWDG_CR_WDGA_Msk                               </span></div>
<div class="line"><a id="l06927" name="l06927"></a><span class="lineno"> 6927</span><span class="comment">/*******************  Bit definition for WWDG_CFR register  *******************/</span></div>
<div class="line"><a id="l06928" name="l06928"></a><span class="lineno"> 6928</span><span class="preprocessor">#define WWDG_CFR_W_Pos          (0U)</span></div>
<div class="line"><a id="l06929" name="l06929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aed21af49014ce535798f9beead136d"> 6929</a></span><span class="preprocessor">#define WWDG_CFR_W_Msk          (0x7FUL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a id="l06930" name="l06930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9"> 6930</a></span><span class="preprocessor">#define WWDG_CFR_W              WWDG_CFR_W_Msk                                 </span></div>
<div class="line"><a id="l06931" name="l06931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f4016f9990c2657acdf7521233d16d"> 6931</a></span><span class="preprocessor">#define WWDG_CFR_W_0            (0x01UL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a id="l06932" name="l06932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga546410b3ec62e976c0f590cf9f216bb3"> 6932</a></span><span class="preprocessor">#define WWDG_CFR_W_1            (0x02UL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a id="l06933" name="l06933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3de841283deaea061d977392805211d"> 6933</a></span><span class="preprocessor">#define WWDG_CFR_W_2            (0x04UL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a id="l06934" name="l06934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0394248f2a4e4b6ba6c28024fa961a99"> 6934</a></span><span class="preprocessor">#define WWDG_CFR_W_3            (0x08UL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a id="l06935" name="l06935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25594b7ced3e1277b636caf02416a4e7"> 6935</a></span><span class="preprocessor">#define WWDG_CFR_W_4            (0x10UL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a id="l06936" name="l06936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e730800b000f6fe3be5ea43a6e29cf9"> 6936</a></span><span class="preprocessor">#define WWDG_CFR_W_5            (0x20UL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a id="l06937" name="l06937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fc25f8d5c23a76d364c1cb5d7518a17"> 6937</a></span><span class="preprocessor">#define WWDG_CFR_W_6            (0x40UL &lt;&lt; WWDG_CFR_W_Pos)                      </span></div>
<div class="line"><a id="l06938" name="l06938"></a><span class="lineno"> 6938</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l06939" name="l06939"></a><span class="lineno"> 6939</span><span class="preprocessor">#define  WWDG_CFR_W0                         WWDG_CFR_W_0</span></div>
<div class="line"><a id="l06940" name="l06940"></a><span class="lineno"> 6940</span><span class="preprocessor">#define  WWDG_CFR_W1                         WWDG_CFR_W_1</span></div>
<div class="line"><a id="l06941" name="l06941"></a><span class="lineno"> 6941</span><span class="preprocessor">#define  WWDG_CFR_W2                         WWDG_CFR_W_2</span></div>
<div class="line"><a id="l06942" name="l06942"></a><span class="lineno"> 6942</span><span class="preprocessor">#define  WWDG_CFR_W3                         WWDG_CFR_W_3</span></div>
<div class="line"><a id="l06943" name="l06943"></a><span class="lineno"> 6943</span><span class="preprocessor">#define  WWDG_CFR_W4                         WWDG_CFR_W_4</span></div>
<div class="line"><a id="l06944" name="l06944"></a><span class="lineno"> 6944</span><span class="preprocessor">#define  WWDG_CFR_W5                         WWDG_CFR_W_5</span></div>
<div class="line"><a id="l06945" name="l06945"></a><span class="lineno"> 6945</span><span class="preprocessor">#define  WWDG_CFR_W6                         WWDG_CFR_W_6</span></div>
<div class="line"><a id="l06946" name="l06946"></a><span class="lineno"> 6946</span> </div>
<div class="line"><a id="l06947" name="l06947"></a><span class="lineno"> 6947</span><span class="preprocessor">#define WWDG_CFR_WDGTB_Pos      (7U)</span></div>
<div class="line"><a id="l06948" name="l06948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga627018d443463abccf249b1b848e2b64"> 6948</a></span><span class="preprocessor">#define WWDG_CFR_WDGTB_Msk      (0x3UL &lt;&lt; WWDG_CFR_WDGTB_Pos)                   </span></div>
<div class="line"><a id="l06949" name="l06949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638"> 6949</a></span><span class="preprocessor">#define WWDG_CFR_WDGTB          WWDG_CFR_WDGTB_Msk                             </span></div>
<div class="line"><a id="l06950" name="l06950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab94b761166186987f91d342a5f79695"> 6950</a></span><span class="preprocessor">#define WWDG_CFR_WDGTB_0        (0x1UL &lt;&lt; WWDG_CFR_WDGTB_Pos)                   </span></div>
<div class="line"><a id="l06951" name="l06951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9120ceb094ab327ec766a06fc66ef401"> 6951</a></span><span class="preprocessor">#define WWDG_CFR_WDGTB_1        (0x2UL &lt;&lt; WWDG_CFR_WDGTB_Pos)                   </span></div>
<div class="line"><a id="l06952" name="l06952"></a><span class="lineno"> 6952</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l06953" name="l06953"></a><span class="lineno"> 6953</span><span class="preprocessor">#define  WWDG_CFR_WDGTB0                     WWDG_CFR_WDGTB_0</span></div>
<div class="line"><a id="l06954" name="l06954"></a><span class="lineno"> 6954</span><span class="preprocessor">#define  WWDG_CFR_WDGTB1                     WWDG_CFR_WDGTB_1</span></div>
<div class="line"><a id="l06955" name="l06955"></a><span class="lineno"> 6955</span> </div>
<div class="line"><a id="l06956" name="l06956"></a><span class="lineno"> 6956</span><span class="preprocessor">#define WWDG_CFR_EWI_Pos        (9U)</span></div>
<div class="line"><a id="l06957" name="l06957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca4ed7e970421b1b4b4b0f94e3296117"> 6957</a></span><span class="preprocessor">#define WWDG_CFR_EWI_Msk        (0x1UL &lt;&lt; WWDG_CFR_EWI_Pos)                     </span></div>
<div class="line"><a id="l06958" name="l06958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9"> 6958</a></span><span class="preprocessor">#define WWDG_CFR_EWI            WWDG_CFR_EWI_Msk                               </span></div>
<div class="line"><a id="l06960" name="l06960"></a><span class="lineno"> 6960</span><span class="comment">/*******************  Bit definition for WWDG_SR register  ********************/</span></div>
<div class="line"><a id="l06961" name="l06961"></a><span class="lineno"> 6961</span><span class="preprocessor">#define WWDG_SR_EWIF_Pos        (0U)</span></div>
<div class="line"><a id="l06962" name="l06962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga284cdb5e7c17598a03a9a0790dd7508c"> 6962</a></span><span class="preprocessor">#define WWDG_SR_EWIF_Msk        (0x1UL &lt;&lt; WWDG_SR_EWIF_Pos)                     </span></div>
<div class="line"><a id="l06963" name="l06963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69"> 6963</a></span><span class="preprocessor">#define WWDG_SR_EWIF            WWDG_SR_EWIF_Msk                               </span></div>
<div class="line"><a id="l06966" name="l06966"></a><span class="lineno"> 6966</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06967" name="l06967"></a><span class="lineno"> 6967</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06968" name="l06968"></a><span class="lineno"> 6968</span><span class="comment">/*                                DBG                                         */</span></div>
<div class="line"><a id="l06969" name="l06969"></a><span class="lineno"> 6969</span><span class="comment">/*                                                                            */</span></div>
<div class="line"><a id="l06970" name="l06970"></a><span class="lineno"> 6970</span><span class="comment">/******************************************************************************/</span></div>
<div class="line"><a id="l06971" name="l06971"></a><span class="lineno"> 6971</span><span class="comment">/********************  Bit definition for DBGMCU_IDCODE register  *************/</span></div>
<div class="line"><a id="l06972" name="l06972"></a><span class="lineno"> 6972</span><span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID_Pos                     (0U)</span></div>
<div class="line"><a id="l06973" name="l06973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf18661126fecb64b8c7d7d4e590fb33"> 6973</a></span><span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID_Msk                     (0xFFFUL &lt;&lt; DBGMCU_IDCODE_DEV_ID_Pos) </span></div>
<div class="line"><a id="l06974" name="l06974"></a><span class="lineno"> 6974</span><span class="preprocessor">#define DBGMCU_IDCODE_DEV_ID                         DBGMCU_IDCODE_DEV_ID_Msk</span></div>
<div class="line"><a id="l06975" name="l06975"></a><span class="lineno"> 6975</span><span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_Pos                     (16U)</span></div>
<div class="line"><a id="l06976" name="l06976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d92c620aed9b19c7e8d9d12f743b258"> 6976</a></span><span class="preprocessor">#define DBGMCU_IDCODE_REV_ID_Msk                     (0xFFFFUL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos) </span></div>
<div class="line"><a id="l06977" name="l06977"></a><span class="lineno"> 6977</span><span class="preprocessor">#define DBGMCU_IDCODE_REV_ID                         DBGMCU_IDCODE_REV_ID_Msk</span></div>
<div class="line"><a id="l06978" name="l06978"></a><span class="lineno"> 6978</span> </div>
<div class="line"><a id="l06979" name="l06979"></a><span class="lineno"> 6979</span><span class="comment">/********************  Bit definition for DBGMCU_CR register  *****************/</span></div>
<div class="line"><a id="l06980" name="l06980"></a><span class="lineno"> 6980</span><span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP_Pos                      (0U)</span></div>
<div class="line"><a id="l06981" name="l06981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga127e0531bc305bb460fd2417106bee61"> 6981</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP_Msk                      (0x1UL &lt;&lt; DBGMCU_CR_DBG_SLEEP_Pos) </span></div>
<div class="line"><a id="l06982" name="l06982"></a><span class="lineno"> 6982</span><span class="preprocessor">#define DBGMCU_CR_DBG_SLEEP                          DBGMCU_CR_DBG_SLEEP_Msk</span></div>
<div class="line"><a id="l06983" name="l06983"></a><span class="lineno"> 6983</span><span class="preprocessor">#define DBGMCU_CR_DBG_STOP_Pos                       (1U)</span></div>
<div class="line"><a id="l06984" name="l06984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71cd122085cdadba462f9e251ac35349"> 6984</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_STOP_Msk                       (0x1UL &lt;&lt; DBGMCU_CR_DBG_STOP_Pos) </span></div>
<div class="line"><a id="l06985" name="l06985"></a><span class="lineno"> 6985</span><span class="preprocessor">#define DBGMCU_CR_DBG_STOP                           DBGMCU_CR_DBG_STOP_Msk</span></div>
<div class="line"><a id="l06986" name="l06986"></a><span class="lineno"> 6986</span><span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY_Pos                    (2U)</span></div>
<div class="line"><a id="l06987" name="l06987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52e9a797b04f9577456af2499f5bd9ff"> 6987</a></span><span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY_Msk                    (0x1UL &lt;&lt; DBGMCU_CR_DBG_STANDBY_Pos) </span></div>
<div class="line"><a id="l06988" name="l06988"></a><span class="lineno"> 6988</span><span class="preprocessor">#define DBGMCU_CR_DBG_STANDBY                        DBGMCU_CR_DBG_STANDBY_Msk</span></div>
<div class="line"><a id="l06989" name="l06989"></a><span class="lineno"> 6989</span><span class="preprocessor">#define DBGMCU_CR_TRACE_IOEN_Pos                     (5U)</span></div>
<div class="line"><a id="l06990" name="l06990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18007dc2c11d41a5dc449e37cb8c0c56"> 6990</a></span><span class="preprocessor">#define DBGMCU_CR_TRACE_IOEN_Msk                     (0x1UL &lt;&lt; DBGMCU_CR_TRACE_IOEN_Pos) </span></div>
<div class="line"><a id="l06991" name="l06991"></a><span class="lineno"> 6991</span><span class="preprocessor">#define DBGMCU_CR_TRACE_IOEN                         DBGMCU_CR_TRACE_IOEN_Msk</span></div>
<div class="line"><a id="l06992" name="l06992"></a><span class="lineno"> 6992</span> </div>
<div class="line"><a id="l06993" name="l06993"></a><span class="lineno"> 6993</span><span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_Pos                     (6U)</span></div>
<div class="line"><a id="l06994" name="l06994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad641a08b344645d47a0789ffa25d7079"> 6994</a></span><span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_Msk                     (0x3UL &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos) </span></div>
<div class="line"><a id="l06995" name="l06995"></a><span class="lineno"> 6995</span><span class="preprocessor">#define DBGMCU_CR_TRACE_MODE                         DBGMCU_CR_TRACE_MODE_Msk</span></div>
<div class="line"><a id="l06996" name="l06996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d41a4027853783633d929a43f8d6d85"> 6996</a></span><span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_0                       (0x1UL &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos) </span></div>
<div class="line"><a id="l06997" name="l06997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba3a830051b53d43d850768242c503e"> 6997</a></span><span class="preprocessor">#define DBGMCU_CR_TRACE_MODE_1                       (0x2UL &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos) </span></div>
<div class="line"><a id="l06999" name="l06999"></a><span class="lineno"> 6999</span><span class="comment">/********************  Bit definition for DBGMCU_APB1_FZ register  ************/</span></div>
<div class="line"><a id="l07000" name="l07000"></a><span class="lineno"> 7000</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos             (3U)</span></div>
<div class="line"><a id="l07001" name="l07001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4e288f717db03126942d03a1a6fafd8"> 7001</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk             (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) </span></div>
<div class="line"><a id="l07002" name="l07002"></a><span class="lineno"> 7002</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM5_STOP                 DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk</span></div>
<div class="line"><a id="l07003" name="l07003"></a><span class="lineno"> 7003</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos             (4U)</span></div>
<div class="line"><a id="l07004" name="l07004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3215a197f13b82287892283886326d1"> 7004</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk             (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos) </span></div>
<div class="line"><a id="l07005" name="l07005"></a><span class="lineno"> 7005</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_TIM6_STOP                 DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk</span></div>
<div class="line"><a id="l07006" name="l07006"></a><span class="lineno"> 7006</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos              (10U)</span></div>
<div class="line"><a id="l07007" name="l07007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7fefeace05cb28675d23037f7b3966a"> 7007</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk              (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos) </span></div>
<div class="line"><a id="l07008" name="l07008"></a><span class="lineno"> 7008</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_RTC_STOP                  DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk</span></div>
<div class="line"><a id="l07009" name="l07009"></a><span class="lineno"> 7009</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos             (11U)</span></div>
<div class="line"><a id="l07010" name="l07010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f24695b718a52f4a91297ee3c512db4"> 7010</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk             (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos) </span></div>
<div class="line"><a id="l07011" name="l07011"></a><span class="lineno"> 7011</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_WWDG_STOP                 DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk</span></div>
<div class="line"><a id="l07012" name="l07012"></a><span class="lineno"> 7012</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos             (12U)</span></div>
<div class="line"><a id="l07013" name="l07013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a7937e3a29764f7e80895b8fbe81baa"> 7013</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk             (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos) </span></div>
<div class="line"><a id="l07014" name="l07014"></a><span class="lineno"> 7014</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_IWDG_STOP                 DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk</span></div>
<div class="line"><a id="l07015" name="l07015"></a><span class="lineno"> 7015</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos    (21U)</span></div>
<div class="line"><a id="l07016" name="l07016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga202de646d5890eec98b04ad2be808604"> 7016</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk    (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos) </span></div>
<div class="line"><a id="l07017" name="l07017"></a><span class="lineno"> 7017</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT        DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk</span></div>
<div class="line"><a id="l07018" name="l07018"></a><span class="lineno"> 7018</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos    (22U)</span></div>
<div class="line"><a id="l07019" name="l07019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae03e6603b8d1af65a2b5c026c8379908"> 7019</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk    (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos) </span></div>
<div class="line"><a id="l07020" name="l07020"></a><span class="lineno"> 7020</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT        DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk</span></div>
<div class="line"><a id="l07021" name="l07021"></a><span class="lineno"> 7021</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos    (24U)</span></div>
<div class="line"><a id="l07022" name="l07022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2c62689036837252c405b86956e4a84"> 7022</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk    (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos) </span></div>
<div class="line"><a id="l07023" name="l07023"></a><span class="lineno"> 7023</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT        DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk</span></div>
<div class="line"><a id="l07024" name="l07024"></a><span class="lineno"> 7024</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos             (25U)</span></div>
<div class="line"><a id="l07025" name="l07025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72cf0d5d23a0ac36f3c4c5515082221d"> 7025</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk             (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos) </span></div>
<div class="line"><a id="l07026" name="l07026"></a><span class="lineno"> 7026</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_CAN1_STOP                 DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk</span></div>
<div class="line"><a id="l07027" name="l07027"></a><span class="lineno"> 7027</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos             (26U)</span></div>
<div class="line"><a id="l07028" name="l07028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6c0ae534d156b18cd9254ab942f88ff"> 7028</a></span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk             (0x1UL &lt;&lt; DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos) </span></div>
<div class="line"><a id="l07029" name="l07029"></a><span class="lineno"> 7029</span><span class="preprocessor">#define DBGMCU_APB1_FZ_DBG_CAN2_STOP                 DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk</span></div>
<div class="line"><a id="l07030" name="l07030"></a><span class="lineno"> 7030</span> </div>
<div class="line"><a id="l07031" name="l07031"></a><span class="lineno"> 7031</span><span class="comment">/********************  Bit definition for DBGMCU_APB2_FZ register  ************/</span></div>
<div class="line"><a id="l07032" name="l07032"></a><span class="lineno"> 7032</span><span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos             (0U)</span></div>
<div class="line"><a id="l07033" name="l07033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74cb9644d7d1eaf1a71254121f926169"> 7033</a></span><span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk             (0x1UL &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) </span></div>
<div class="line"><a id="l07034" name="l07034"></a><span class="lineno"> 7034</span><span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM1_STOP                 DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk</span></div>
<div class="line"><a id="l07035" name="l07035"></a><span class="lineno"> 7035</span><span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos             (16U)</span></div>
<div class="line"><a id="l07036" name="l07036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga983432f2957617c4215fe406dd932080"> 7036</a></span><span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk             (0x1UL &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos) </span></div>
<div class="line"><a id="l07037" name="l07037"></a><span class="lineno"> 7037</span><span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM9_STOP                 DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk</span></div>
<div class="line"><a id="l07038" name="l07038"></a><span class="lineno"> 7038</span><span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos            (18U)</span></div>
<div class="line"><a id="l07039" name="l07039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea914b4c8a46cb0be4909dfd4e3199d6"> 7039</a></span><span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk            (0x1UL &lt;&lt; DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos) </span></div>
<div class="line"><a id="l07040" name="l07040"></a><span class="lineno"> 7040</span><span class="preprocessor">#define DBGMCU_APB2_FZ_DBG_TIM11_STOP                DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk</span></div>
<div class="line"><a id="l07053" name="l07053"></a><span class="lineno"> 7053</span><span class="comment">/******************************* ADC Instances ********************************/</span></div>
<div class="line"><a id="l07054" name="l07054"></a><span class="lineno"> 7054</span><span class="preprocessor">#define IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)</span></div>
<div class="line"><a id="l07055" name="l07055"></a><span class="lineno"> 7055</span> </div>
<div class="line"><a id="l07056" name="l07056"></a><span class="lineno"> 7056</span><span class="preprocessor">#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC1_COMMON)</span></div>
<div class="line"><a id="l07057" name="l07057"></a><span class="lineno"> 7057</span><span class="comment">/******************************* CRC Instances ********************************/</span></div>
<div class="line"><a id="l07058" name="l07058"></a><span class="lineno"> 7058</span><span class="preprocessor">#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)</span></div>
<div class="line"><a id="l07059" name="l07059"></a><span class="lineno"> 7059</span> </div>
<div class="line"><a id="l07060" name="l07060"></a><span class="lineno"> 7060</span><span class="comment">/******************************* DAC Instances ********************************/</span></div>
<div class="line"><a id="l07061" name="l07061"></a><span class="lineno"> 7061</span><span class="preprocessor">#define IS_DAC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == DAC1)</span></div>
<div class="line"><a id="l07062" name="l07062"></a><span class="lineno"> 7062</span> </div>
<div class="line"><a id="l07063" name="l07063"></a><span class="lineno"> 7063</span> </div>
<div class="line"><a id="l07064" name="l07064"></a><span class="lineno"> 7064</span><span class="comment">/******************************** DMA Instances *******************************/</span></div>
<div class="line"><a id="l07065" name="l07065"></a><span class="lineno"> 7065</span><span class="preprocessor">#define IS_DMA_STREAM_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) || \</span></div>
<div class="line"><a id="l07066" name="l07066"></a><span class="lineno"> 7066</span><span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream1) || \</span></div>
<div class="line"><a id="l07067" name="l07067"></a><span class="lineno"> 7067</span><span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream2) || \</span></div>
<div class="line"><a id="l07068" name="l07068"></a><span class="lineno"> 7068</span><span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream3) || \</span></div>
<div class="line"><a id="l07069" name="l07069"></a><span class="lineno"> 7069</span><span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream4) || \</span></div>
<div class="line"><a id="l07070" name="l07070"></a><span class="lineno"> 7070</span><span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream5) || \</span></div>
<div class="line"><a id="l07071" name="l07071"></a><span class="lineno"> 7071</span><span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream6) || \</span></div>
<div class="line"><a id="l07072" name="l07072"></a><span class="lineno"> 7072</span><span class="preprocessor">                                              ((INSTANCE) == DMA1_Stream7) || \</span></div>
<div class="line"><a id="l07073" name="l07073"></a><span class="lineno"> 7073</span><span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream0) || \</span></div>
<div class="line"><a id="l07074" name="l07074"></a><span class="lineno"> 7074</span><span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream1) || \</span></div>
<div class="line"><a id="l07075" name="l07075"></a><span class="lineno"> 7075</span><span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream2) || \</span></div>
<div class="line"><a id="l07076" name="l07076"></a><span class="lineno"> 7076</span><span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream3) || \</span></div>
<div class="line"><a id="l07077" name="l07077"></a><span class="lineno"> 7077</span><span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream4) || \</span></div>
<div class="line"><a id="l07078" name="l07078"></a><span class="lineno"> 7078</span><span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream5) || \</span></div>
<div class="line"><a id="l07079" name="l07079"></a><span class="lineno"> 7079</span><span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream6) || \</span></div>
<div class="line"><a id="l07080" name="l07080"></a><span class="lineno"> 7080</span><span class="preprocessor">                                              ((INSTANCE) == DMA2_Stream7))</span></div>
<div class="line"><a id="l07081" name="l07081"></a><span class="lineno"> 7081</span> </div>
<div class="line"><a id="l07082" name="l07082"></a><span class="lineno"> 7082</span><span class="comment">/******************************* GPIO Instances *******************************/</span></div>
<div class="line"><a id="l07083" name="l07083"></a><span class="lineno"> 7083</span><span class="preprocessor">#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \</span></div>
<div class="line"><a id="l07084" name="l07084"></a><span class="lineno"> 7084</span><span class="preprocessor">                                        ((INSTANCE) == GPIOB) || \</span></div>
<div class="line"><a id="l07085" name="l07085"></a><span class="lineno"> 7085</span><span class="preprocessor">                                        ((INSTANCE) == GPIOC) || \</span></div>
<div class="line"><a id="l07086" name="l07086"></a><span class="lineno"> 7086</span><span class="preprocessor">                                        ((INSTANCE) == GPIOH))</span></div>
<div class="line"><a id="l07087" name="l07087"></a><span class="lineno"> 7087</span> </div>
<div class="line"><a id="l07088" name="l07088"></a><span class="lineno"> 7088</span><span class="comment">/******************************** I2C Instances *******************************/</span></div>
<div class="line"><a id="l07089" name="l07089"></a><span class="lineno"> 7089</span><span class="preprocessor">#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \</span></div>
<div class="line"><a id="l07090" name="l07090"></a><span class="lineno"> 7090</span><span class="preprocessor">                                       ((INSTANCE) == I2C2))</span></div>
<div class="line"><a id="l07091" name="l07091"></a><span class="lineno"> 7091</span> </div>
<div class="line"><a id="l07092" name="l07092"></a><span class="lineno"> 7092</span><span class="comment">/******************************* SMBUS Instances ******************************/</span></div>
<div class="line"><a id="l07093" name="l07093"></a><span class="lineno"> 7093</span><span class="preprocessor">#define IS_SMBUS_ALL_INSTANCE         IS_I2C_ALL_INSTANCE</span></div>
<div class="line"><a id="l07094" name="l07094"></a><span class="lineno"> 7094</span> </div>
<div class="line"><a id="l07095" name="l07095"></a><span class="lineno"> 7095</span><span class="comment">/******************************** I2S Instances *******************************/</span></div>
<div class="line"><a id="l07096" name="l07096"></a><span class="lineno"> 7096</span><span class="preprocessor">#define IS_I2S_ALL_INSTANCE(INSTANCE)  (((INSTANCE) == SPI1) || \</span></div>
<div class="line"><a id="l07097" name="l07097"></a><span class="lineno"> 7097</span><span class="preprocessor">                                        ((INSTANCE) == SPI2) || \</span></div>
<div class="line"><a id="l07098" name="l07098"></a><span class="lineno"> 7098</span><span class="preprocessor">                                        ((INSTANCE) == SPI5))</span></div>
<div class="line"><a id="l07099" name="l07099"></a><span class="lineno"> 7099</span> </div>
<div class="line"><a id="l07100" name="l07100"></a><span class="lineno"> 7100</span> </div>
<div class="line"><a id="l07101" name="l07101"></a><span class="lineno"> 7101</span><span class="comment">/******************************* LPTIM Instances ******************************/</span></div>
<div class="line"><a id="l07102" name="l07102"></a><span class="lineno"> 7102</span><span class="preprocessor">#define IS_LPTIM_INSTANCE(INSTANCE) ((INSTANCE) == LPTIM1)</span></div>
<div class="line"><a id="l07103" name="l07103"></a><span class="lineno"> 7103</span> </div>
<div class="line"><a id="l07104" name="l07104"></a><span class="lineno"> 7104</span><span class="comment">/******************************* RNG Instances ********************************/</span></div>
<div class="line"><a id="l07105" name="l07105"></a><span class="lineno"> 7105</span><span class="preprocessor">#define IS_RNG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RNG)</span></div>
<div class="line"><a id="l07106" name="l07106"></a><span class="lineno"> 7106</span> </div>
<div class="line"><a id="l07107" name="l07107"></a><span class="lineno"> 7107</span> </div>
<div class="line"><a id="l07108" name="l07108"></a><span class="lineno"> 7108</span> </div>
<div class="line"><a id="l07109" name="l07109"></a><span class="lineno"> 7109</span><span class="comment">/****************************** RTC Instances *********************************/</span></div>
<div class="line"><a id="l07110" name="l07110"></a><span class="lineno"> 7110</span><span class="preprocessor">#define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)</span></div>
<div class="line"><a id="l07111" name="l07111"></a><span class="lineno"> 7111</span> </div>
<div class="line"><a id="l07112" name="l07112"></a><span class="lineno"> 7112</span> </div>
<div class="line"><a id="l07113" name="l07113"></a><span class="lineno"> 7113</span><span class="comment">/******************************** SPI Instances *******************************/</span></div>
<div class="line"><a id="l07114" name="l07114"></a><span class="lineno"> 7114</span><span class="preprocessor">#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1)  || \</span></div>
<div class="line"><a id="l07115" name="l07115"></a><span class="lineno"> 7115</span><span class="preprocessor">                                       ((INSTANCE) == SPI2)  || \</span></div>
<div class="line"><a id="l07116" name="l07116"></a><span class="lineno"> 7116</span><span class="preprocessor">                                       ((INSTANCE) == SPI5))</span></div>
<div class="line"><a id="l07117" name="l07117"></a><span class="lineno"> 7117</span> </div>
<div class="line"><a id="l07118" name="l07118"></a><span class="lineno"> 7118</span> </div>
<div class="line"><a id="l07119" name="l07119"></a><span class="lineno"> 7119</span><span class="comment">/*************************** SPI Extended Instances ***************************/</span></div>
<div class="line"><a id="l07120" name="l07120"></a><span class="lineno"> 7120</span><span class="preprocessor">#define IS_SPI_ALL_INSTANCE_EXT(INSTANCE) (((INSTANCE) == SPI1)    || \</span></div>
<div class="line"><a id="l07121" name="l07121"></a><span class="lineno"> 7121</span><span class="preprocessor">                                           ((INSTANCE) == SPI2)    || \</span></div>
<div class="line"><a id="l07122" name="l07122"></a><span class="lineno"> 7122</span><span class="preprocessor">                                           ((INSTANCE) == SPI5))</span></div>
<div class="line"><a id="l07123" name="l07123"></a><span class="lineno"> 7123</span><span class="comment">/****************** TIM Instances : All supported instances *******************/</span></div>
<div class="line"><a id="l07124" name="l07124"></a><span class="lineno"> 7124</span><span class="preprocessor">#define IS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l07125" name="l07125"></a><span class="lineno"> 7125</span><span class="preprocessor">                                   ((INSTANCE) == TIM5)   || \</span></div>
<div class="line"><a id="l07126" name="l07126"></a><span class="lineno"> 7126</span><span class="preprocessor">                                   ((INSTANCE) == TIM6)   || \</span></div>
<div class="line"><a id="l07127" name="l07127"></a><span class="lineno"> 7127</span><span class="preprocessor">                                   ((INSTANCE) == TIM9)   || \</span></div>
<div class="line"><a id="l07128" name="l07128"></a><span class="lineno"> 7128</span><span class="preprocessor">                                   ((INSTANCE) == TIM11))</span></div>
<div class="line"><a id="l07129" name="l07129"></a><span class="lineno"> 7129</span> </div>
<div class="line"><a id="l07130" name="l07130"></a><span class="lineno"> 7130</span><span class="comment">/************* TIM Instances : at least 1 capture/compare channel *************/</span></div>
<div class="line"><a id="l07131" name="l07131"></a><span class="lineno"> 7131</span><span class="preprocessor">#define IS_TIM_CC1_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)  || \</span></div>
<div class="line"><a id="l07132" name="l07132"></a><span class="lineno"> 7132</span><span class="preprocessor">                                         ((INSTANCE) == TIM5)  || \</span></div>
<div class="line"><a id="l07133" name="l07133"></a><span class="lineno"> 7133</span><span class="preprocessor">                                         ((INSTANCE) == TIM9)  || \</span></div>
<div class="line"><a id="l07134" name="l07134"></a><span class="lineno"> 7134</span><span class="preprocessor">                                         ((INSTANCE) == TIM11))</span></div>
<div class="line"><a id="l07135" name="l07135"></a><span class="lineno"> 7135</span> </div>
<div class="line"><a id="l07136" name="l07136"></a><span class="lineno"> 7136</span><span class="comment">/************ TIM Instances : at least 2 capture/compare channels *************/</span></div>
<div class="line"><a id="l07137" name="l07137"></a><span class="lineno"> 7137</span><span class="preprocessor">#define IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l07138" name="l07138"></a><span class="lineno"> 7138</span><span class="preprocessor">                                       ((INSTANCE) == TIM5) || \</span></div>
<div class="line"><a id="l07139" name="l07139"></a><span class="lineno"> 7139</span><span class="preprocessor">                                       ((INSTANCE) == TIM9))</span></div>
<div class="line"><a id="l07140" name="l07140"></a><span class="lineno"> 7140</span> </div>
<div class="line"><a id="l07141" name="l07141"></a><span class="lineno"> 7141</span><span class="comment">/************ TIM Instances : at least 3 capture/compare channels *************/</span></div>
<div class="line"><a id="l07142" name="l07142"></a><span class="lineno"> 7142</span><span class="preprocessor">#define IS_TIM_CC3_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l07143" name="l07143"></a><span class="lineno"> 7143</span><span class="preprocessor">                                         ((INSTANCE) == TIM5))</span></div>
<div class="line"><a id="l07144" name="l07144"></a><span class="lineno"> 7144</span> </div>
<div class="line"><a id="l07145" name="l07145"></a><span class="lineno"> 7145</span><span class="comment">/************ TIM Instances : at least 4 capture/compare channels *************/</span></div>
<div class="line"><a id="l07146" name="l07146"></a><span class="lineno"> 7146</span><span class="preprocessor">#define IS_TIM_CC4_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l07147" name="l07147"></a><span class="lineno"> 7147</span><span class="preprocessor">                                       ((INSTANCE) == TIM5))</span></div>
<div class="line"><a id="l07148" name="l07148"></a><span class="lineno"> 7148</span> </div>
<div class="line"><a id="l07149" name="l07149"></a><span class="lineno"> 7149</span><span class="comment">/******************** TIM Instances : Advanced-control timers *****************/</span></div>
<div class="line"><a id="l07150" name="l07150"></a><span class="lineno"> 7150</span><span class="preprocessor">#define IS_TIM_ADVANCED_INSTANCE(INSTANCE) ((INSTANCE) == TIM1)</span></div>
<div class="line"><a id="l07151" name="l07151"></a><span class="lineno"> 7151</span> </div>
<div class="line"><a id="l07152" name="l07152"></a><span class="lineno"> 7152</span><span class="comment">/******************* TIM Instances : Timer input XOR function *****************/</span></div>
<div class="line"><a id="l07153" name="l07153"></a><span class="lineno"> 7153</span><span class="preprocessor">#define IS_TIM_XOR_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l07154" name="l07154"></a><span class="lineno"> 7154</span><span class="preprocessor">                                         ((INSTANCE) == TIM5))</span></div>
<div class="line"><a id="l07155" name="l07155"></a><span class="lineno"> 7155</span> </div>
<div class="line"><a id="l07156" name="l07156"></a><span class="lineno"> 7156</span><span class="comment">/****************** TIM Instances : DMA requests generation (UDE) *************/</span></div>
<div class="line"><a id="l07157" name="l07157"></a><span class="lineno"> 7157</span><span class="preprocessor">#define IS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l07158" name="l07158"></a><span class="lineno"> 7158</span><span class="preprocessor">                                       ((INSTANCE) == TIM5) || \</span></div>
<div class="line"><a id="l07159" name="l07159"></a><span class="lineno"> 7159</span><span class="preprocessor">                                       ((INSTANCE) == TIM6))</span></div>
<div class="line"><a id="l07160" name="l07160"></a><span class="lineno"> 7160</span> </div>
<div class="line"><a id="l07161" name="l07161"></a><span class="lineno"> 7161</span><span class="comment">/************ TIM Instances : DMA requests generation (CCxDE) *****************/</span></div>
<div class="line"><a id="l07162" name="l07162"></a><span class="lineno"> 7162</span><span class="preprocessor">#define IS_TIM_DMA_CC_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l07163" name="l07163"></a><span class="lineno"> 7163</span><span class="preprocessor">                                          ((INSTANCE) == TIM5))</span></div>
<div class="line"><a id="l07164" name="l07164"></a><span class="lineno"> 7164</span> </div>
<div class="line"><a id="l07165" name="l07165"></a><span class="lineno"> 7165</span><span class="comment">/************ TIM Instances : DMA requests generation (COMDE) *****************/</span></div>
<div class="line"><a id="l07166" name="l07166"></a><span class="lineno"> 7166</span><span class="preprocessor">#define IS_TIM_CCDMA_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l07167" name="l07167"></a><span class="lineno"> 7167</span><span class="preprocessor">                                          ((INSTANCE) == TIM5))</span></div>
<div class="line"><a id="l07168" name="l07168"></a><span class="lineno"> 7168</span> </div>
<div class="line"><a id="l07169" name="l07169"></a><span class="lineno"> 7169</span><span class="comment">/******************** TIM Instances : DMA burst feature ***********************/</span></div>
<div class="line"><a id="l07170" name="l07170"></a><span class="lineno"> 7170</span><span class="preprocessor">#define IS_TIM_DMABURST_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l07171" name="l07171"></a><span class="lineno"> 7171</span><span class="preprocessor">                                             ((INSTANCE) == TIM5))</span></div>
<div class="line"><a id="l07172" name="l07172"></a><span class="lineno"> 7172</span> </div>
<div class="line"><a id="l07173" name="l07173"></a><span class="lineno"> 7173</span><span class="comment">/****** TIM Instances : master mode available (TIMx_CR2.MMS available )********/</span></div>
<div class="line"><a id="l07174" name="l07174"></a><span class="lineno"> 7174</span><span class="preprocessor">#define IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l07175" name="l07175"></a><span class="lineno"> 7175</span><span class="preprocessor">                                          ((INSTANCE) == TIM5) || \</span></div>
<div class="line"><a id="l07176" name="l07176"></a><span class="lineno"> 7176</span><span class="preprocessor">                                          ((INSTANCE) == TIM6))</span></div>
<div class="line"><a id="l07177" name="l07177"></a><span class="lineno"> 7177</span> </div>
<div class="line"><a id="l07178" name="l07178"></a><span class="lineno"> 7178</span><span class="comment">/*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/</span></div>
<div class="line"><a id="l07179" name="l07179"></a><span class="lineno"> 7179</span><span class="preprocessor">#define IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l07180" name="l07180"></a><span class="lineno"> 7180</span><span class="preprocessor">                                         ((INSTANCE) == TIM5) || \</span></div>
<div class="line"><a id="l07181" name="l07181"></a><span class="lineno"> 7181</span><span class="preprocessor">                                         ((INSTANCE) == TIM9))</span></div>
<div class="line"><a id="l07182" name="l07182"></a><span class="lineno"> 7182</span><span class="comment">/********************** TIM Instances : 32 bit Counter ************************/</span></div>
<div class="line"><a id="l07183" name="l07183"></a><span class="lineno"> 7183</span><span class="preprocessor">#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE)((INSTANCE) == TIM5)</span></div>
<div class="line"><a id="l07184" name="l07184"></a><span class="lineno"> 7184</span> </div>
<div class="line"><a id="l07185" name="l07185"></a><span class="lineno"> 7185</span><span class="comment">/***************** TIM Instances : external trigger input available ************/</span></div>
<div class="line"><a id="l07186" name="l07186"></a><span class="lineno"> 7186</span><span class="preprocessor">#define IS_TIM_ETR_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l07187" name="l07187"></a><span class="lineno"> 7187</span><span class="preprocessor">                                        ((INSTANCE) == TIM5))</span></div>
<div class="line"><a id="l07188" name="l07188"></a><span class="lineno"> 7188</span> </div>
<div class="line"><a id="l07189" name="l07189"></a><span class="lineno"> 7189</span><span class="comment">/****************** TIM Instances : remapping capability **********************/</span></div>
<div class="line"><a id="l07190" name="l07190"></a><span class="lineno"> 7190</span><span class="preprocessor">#define IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM5)  || \</span></div>
<div class="line"><a id="l07191" name="l07191"></a><span class="lineno"> 7191</span><span class="preprocessor">                                         ((INSTANCE) == TIM11))</span></div>
<div class="line"><a id="l07192" name="l07192"></a><span class="lineno"> 7192</span> </div>
<div class="line"><a id="l07193" name="l07193"></a><span class="lineno"> 7193</span><span class="comment">/******************* TIM Instances : output(s) available **********************/</span></div>
<div class="line"><a id="l07194" name="l07194"></a><span class="lineno"> 7194</span><span class="preprocessor">#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \</span></div>
<div class="line"><a id="l07195" name="l07195"></a><span class="lineno"> 7195</span><span class="preprocessor">    ((((INSTANCE) == TIM1) &amp;&amp;                  \</span></div>
<div class="line"><a id="l07196" name="l07196"></a><span class="lineno"> 7196</span><span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a id="l07197" name="l07197"></a><span class="lineno"> 7197</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div>
<div class="line"><a id="l07198" name="l07198"></a><span class="lineno"> 7198</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div>
<div class="line"><a id="l07199" name="l07199"></a><span class="lineno"> 7199</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div>
<div class="line"><a id="l07200" name="l07200"></a><span class="lineno"> 7200</span><span class="preprocessor">    ||                                         \</span></div>
<div class="line"><a id="l07201" name="l07201"></a><span class="lineno"> 7201</span><span class="preprocessor">    (((INSTANCE) == TIM5) &amp;&amp;                   \</span></div>
<div class="line"><a id="l07202" name="l07202"></a><span class="lineno"> 7202</span><span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a id="l07203" name="l07203"></a><span class="lineno"> 7203</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||          \</span></div>
<div class="line"><a id="l07204" name="l07204"></a><span class="lineno"> 7204</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3) ||          \</span></div>
<div class="line"><a id="l07205" name="l07205"></a><span class="lineno"> 7205</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_4)))           \</span></div>
<div class="line"><a id="l07206" name="l07206"></a><span class="lineno"> 7206</span><span class="preprocessor">    ||                                         \</span></div>
<div class="line"><a id="l07207" name="l07207"></a><span class="lineno"> 7207</span><span class="preprocessor">    (((INSTANCE) == TIM9) &amp;&amp;                   \</span></div>
<div class="line"><a id="l07208" name="l07208"></a><span class="lineno"> 7208</span><span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||          \</span></div>
<div class="line"><a id="l07209" name="l07209"></a><span class="lineno"> 7209</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2)))           \</span></div>
<div class="line"><a id="l07210" name="l07210"></a><span class="lineno"> 7210</span><span class="preprocessor">    ||                                         \</span></div>
<div class="line"><a id="l07211" name="l07211"></a><span class="lineno"> 7211</span><span class="preprocessor">    (((INSTANCE) == TIM11) &amp;&amp;                  \</span></div>
<div class="line"><a id="l07212" name="l07212"></a><span class="lineno"> 7212</span><span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1))))</span></div>
<div class="line"><a id="l07213" name="l07213"></a><span class="lineno"> 7213</span> </div>
<div class="line"><a id="l07214" name="l07214"></a><span class="lineno"> 7214</span><span class="comment">/************ TIM Instances : complementary output(s) available ***************/</span></div>
<div class="line"><a id="l07215" name="l07215"></a><span class="lineno"> 7215</span><span class="preprocessor">#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \</span></div>
<div class="line"><a id="l07216" name="l07216"></a><span class="lineno"> 7216</span><span class="preprocessor">   ((((INSTANCE) == TIM1) &amp;&amp;                    \</span></div>
<div class="line"><a id="l07217" name="l07217"></a><span class="lineno"> 7217</span><span class="preprocessor">     (((CHANNEL) == TIM_CHANNEL_1) ||           \</span></div>
<div class="line"><a id="l07218" name="l07218"></a><span class="lineno"> 7218</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_2) ||           \</span></div>
<div class="line"><a id="l07219" name="l07219"></a><span class="lineno"> 7219</span><span class="preprocessor">      ((CHANNEL) == TIM_CHANNEL_3))))</span></div>
<div class="line"><a id="l07220" name="l07220"></a><span class="lineno"> 7220</span> </div>
<div class="line"><a id="l07221" name="l07221"></a><span class="lineno"> 7221</span><span class="comment">/****************** TIM Instances : supporting counting mode selection ********/</span></div>
<div class="line"><a id="l07222" name="l07222"></a><span class="lineno"> 7222</span><span class="preprocessor">#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l07223" name="l07223"></a><span class="lineno"> 7223</span><span class="preprocessor">                                                        ((INSTANCE) == TIM5))</span></div>
<div class="line"><a id="l07224" name="l07224"></a><span class="lineno"> 7224</span> </div>
<div class="line"><a id="l07225" name="l07225"></a><span class="lineno"> 7225</span><span class="comment">/****************** TIM Instances : supporting clock division *****************/</span></div>
<div class="line"><a id="l07226" name="l07226"></a><span class="lineno"> 7226</span><span class="preprocessor">#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \</span></div>
<div class="line"><a id="l07227" name="l07227"></a><span class="lineno"> 7227</span><span class="preprocessor">                                                  ((INSTANCE) == TIM5)   || \</span></div>
<div class="line"><a id="l07228" name="l07228"></a><span class="lineno"> 7228</span><span class="preprocessor">                                                  ((INSTANCE) == TIM9)   || \</span></div>
<div class="line"><a id="l07229" name="l07229"></a><span class="lineno"> 7229</span><span class="preprocessor">                                                  ((INSTANCE) == TIM11))</span></div>
<div class="line"><a id="l07230" name="l07230"></a><span class="lineno"> 7230</span> </div>
<div class="line"><a id="l07231" name="l07231"></a><span class="lineno"> 7231</span><span class="comment">/****************** TIM Instances : supporting commutation event generation ***/</span></div>
<div class="line"><a id="l07232" name="l07232"></a><span class="lineno"> 7232</span> </div>
<div class="line"><a id="l07233" name="l07233"></a><span class="lineno"> 7233</span><span class="preprocessor">#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) ((INSTANCE) == TIM1)</span></div>
<div class="line"><a id="l07234" name="l07234"></a><span class="lineno"> 7234</span> </div>
<div class="line"><a id="l07235" name="l07235"></a><span class="lineno"> 7235</span><span class="comment">/****************** TIM Instances : supporting OCxREF clear *******************/</span></div>
<div class="line"><a id="l07236" name="l07236"></a><span class="lineno"> 7236</span><span class="preprocessor">#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)        (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l07237" name="l07237"></a><span class="lineno"> 7237</span><span class="preprocessor">                                                       ((INSTANCE) == TIM5))</span></div>
<div class="line"><a id="l07238" name="l07238"></a><span class="lineno"> 7238</span> </div>
<div class="line"><a id="l07239" name="l07239"></a><span class="lineno"> 7239</span><span class="comment">/****** TIM Instances : supporting external clock mode 1 for ETRF input *******/</span></div>
<div class="line"><a id="l07240" name="l07240"></a><span class="lineno"> 7240</span><span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l07241" name="l07241"></a><span class="lineno"> 7241</span><span class="preprocessor">                                                        ((INSTANCE) == TIM5) || \</span></div>
<div class="line"><a id="l07242" name="l07242"></a><span class="lineno"> 7242</span><span class="preprocessor">                                                        ((INSTANCE) == TIM9))</span></div>
<div class="line"><a id="l07243" name="l07243"></a><span class="lineno"> 7243</span> </div>
<div class="line"><a id="l07244" name="l07244"></a><span class="lineno"> 7244</span><span class="comment">/****** TIM Instances : supporting external clock mode 2 for ETRF input *******/</span></div>
<div class="line"><a id="l07245" name="l07245"></a><span class="lineno"> 7245</span><span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l07246" name="l07246"></a><span class="lineno"> 7246</span><span class="preprocessor">                                                        ((INSTANCE) == TIM5))</span></div>
<div class="line"><a id="l07247" name="l07247"></a><span class="lineno"> 7247</span> </div>
<div class="line"><a id="l07248" name="l07248"></a><span class="lineno"> 7248</span><span class="comment">/****** TIM Instances : supporting external clock mode 1 for TIX inputs ******/</span></div>
<div class="line"><a id="l07249" name="l07249"></a><span class="lineno"> 7249</span><span class="preprocessor">#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l07250" name="l07250"></a><span class="lineno"> 7250</span><span class="preprocessor">                                                        ((INSTANCE) == TIM5) || \</span></div>
<div class="line"><a id="l07251" name="l07251"></a><span class="lineno"> 7251</span><span class="preprocessor">                                                        ((INSTANCE) == TIM9))</span></div>
<div class="line"><a id="l07252" name="l07252"></a><span class="lineno"> 7252</span> </div>
<div class="line"><a id="l07253" name="l07253"></a><span class="lineno"> 7253</span><span class="comment">/********** TIM Instances : supporting internal trigger inputs(ITRX) *********/</span></div>
<div class="line"><a id="l07254" name="l07254"></a><span class="lineno"> 7254</span><span class="preprocessor">#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)     (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l07255" name="l07255"></a><span class="lineno"> 7255</span><span class="preprocessor">                                                        ((INSTANCE) == TIM5) || \</span></div>
<div class="line"><a id="l07256" name="l07256"></a><span class="lineno"> 7256</span><span class="preprocessor">                                                        ((INSTANCE) == TIM9))</span></div>
<div class="line"><a id="l07257" name="l07257"></a><span class="lineno"> 7257</span> </div>
<div class="line"><a id="l07258" name="l07258"></a><span class="lineno"> 7258</span><span class="comment">/****************** TIM Instances : supporting repetition counter *************/</span></div>
<div class="line"><a id="l07259" name="l07259"></a><span class="lineno"> 7259</span><span class="preprocessor">#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1))</span></div>
<div class="line"><a id="l07260" name="l07260"></a><span class="lineno"> 7260</span> </div>
<div class="line"><a id="l07261" name="l07261"></a><span class="lineno"> 7261</span><span class="comment">/****************** TIM Instances : supporting encoder interface **************/</span></div>
<div class="line"><a id="l07262" name="l07262"></a><span class="lineno"> 7262</span><span class="preprocessor">#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l07263" name="l07263"></a><span class="lineno"> 7263</span><span class="preprocessor">                                                      ((INSTANCE) == TIM5) || \</span></div>
<div class="line"><a id="l07264" name="l07264"></a><span class="lineno"> 7264</span><span class="preprocessor">                                                      ((INSTANCE) == TIM9))</span></div>
<div class="line"><a id="l07265" name="l07265"></a><span class="lineno"> 7265</span><span class="comment">/****************** TIM Instances : supporting Hall sensor interface **********/</span></div>
<div class="line"><a id="l07266" name="l07266"></a><span class="lineno"> 7266</span><span class="preprocessor">#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \</span></div>
<div class="line"><a id="l07267" name="l07267"></a><span class="lineno"> 7267</span><span class="preprocessor">                                                          ((INSTANCE) == TIM5))</span></div>
<div class="line"><a id="l07268" name="l07268"></a><span class="lineno"> 7268</span><span class="comment">/****************** TIM Instances : supporting the break function *************/</span></div>
<div class="line"><a id="l07269" name="l07269"></a><span class="lineno"> 7269</span><span class="preprocessor">#define IS_TIM_BREAK_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1))</span></div>
<div class="line"><a id="l07270" name="l07270"></a><span class="lineno"> 7270</span> </div>
<div class="line"><a id="l07271" name="l07271"></a><span class="lineno"> 7271</span><span class="comment">/******************** USART Instances : Synchronous mode **********************/</span></div>
<div class="line"><a id="l07272" name="l07272"></a><span class="lineno"> 7272</span><span class="preprocessor">#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l07273" name="l07273"></a><span class="lineno"> 7273</span><span class="preprocessor">                                     ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a id="l07274" name="l07274"></a><span class="lineno"> 7274</span><span class="preprocessor">                                     ((INSTANCE) == USART6))</span></div>
<div class="line"><a id="l07275" name="l07275"></a><span class="lineno"> 7275</span> </div>
<div class="line"><a id="l07276" name="l07276"></a><span class="lineno"> 7276</span><span class="comment">/******************** UART Instances : Half-Duplex mode **********************/</span></div>
<div class="line"><a id="l07277" name="l07277"></a><span class="lineno"> 7277</span><span class="preprocessor">#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l07278" name="l07278"></a><span class="lineno"> 7278</span><span class="preprocessor">                                               ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a id="l07279" name="l07279"></a><span class="lineno"> 7279</span><span class="preprocessor">                                               ((INSTANCE) == USART6))</span></div>
<div class="line"><a id="l07280" name="l07280"></a><span class="lineno"> 7280</span> </div>
<div class="line"><a id="l07281" name="l07281"></a><span class="lineno"> 7281</span><span class="comment">/* Legacy defines */</span></div>
<div class="line"><a id="l07282" name="l07282"></a><span class="lineno"> 7282</span><span class="preprocessor">#define IS_UART_INSTANCE          IS_UART_HALFDUPLEX_INSTANCE</span></div>
<div class="line"><a id="l07283" name="l07283"></a><span class="lineno"> 7283</span> </div>
<div class="line"><a id="l07284" name="l07284"></a><span class="lineno"> 7284</span><span class="comment">/****************** UART Instances : Hardware Flow control ********************/</span></div>
<div class="line"><a id="l07285" name="l07285"></a><span class="lineno"> 7285</span><span class="preprocessor">#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l07286" name="l07286"></a><span class="lineno"> 7286</span><span class="preprocessor">                                           ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a id="l07287" name="l07287"></a><span class="lineno"> 7287</span><span class="preprocessor">                                           ((INSTANCE) == USART6))</span></div>
<div class="line"><a id="l07288" name="l07288"></a><span class="lineno"> 7288</span><span class="comment">/******************** UART Instances : LIN mode **********************/</span></div>
<div class="line"><a id="l07289" name="l07289"></a><span class="lineno"> 7289</span><span class="preprocessor">#define IS_UART_LIN_INSTANCE          IS_UART_HALFDUPLEX_INSTANCE</span></div>
<div class="line"><a id="l07290" name="l07290"></a><span class="lineno"> 7290</span> </div>
<div class="line"><a id="l07291" name="l07291"></a><span class="lineno"> 7291</span><span class="comment">/********************* UART Instances : Smart card mode ***********************/</span></div>
<div class="line"><a id="l07292" name="l07292"></a><span class="lineno"> 7292</span><span class="preprocessor">#define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l07293" name="l07293"></a><span class="lineno"> 7293</span><span class="preprocessor">                                         ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a id="l07294" name="l07294"></a><span class="lineno"> 7294</span><span class="preprocessor">                                         ((INSTANCE) == USART6))</span></div>
<div class="line"><a id="l07295" name="l07295"></a><span class="lineno"> 7295</span> </div>
<div class="line"><a id="l07296" name="l07296"></a><span class="lineno"> 7296</span><span class="comment">/*********************** UART Instances : IRDA mode ***************************/</span></div>
<div class="line"><a id="l07297" name="l07297"></a><span class="lineno"> 7297</span><span class="preprocessor">#define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \</span></div>
<div class="line"><a id="l07298" name="l07298"></a><span class="lineno"> 7298</span><span class="preprocessor">                                    ((INSTANCE) == USART2) || \</span></div>
<div class="line"><a id="l07299" name="l07299"></a><span class="lineno"> 7299</span><span class="preprocessor">                                    ((INSTANCE) == USART6))</span></div>
<div class="line"><a id="l07300" name="l07300"></a><span class="lineno"> 7300</span> </div>
<div class="line"><a id="l07301" name="l07301"></a><span class="lineno"> 7301</span><span class="comment">/****************************** IWDG Instances ********************************/</span></div>
<div class="line"><a id="l07302" name="l07302"></a><span class="lineno"> 7302</span><span class="preprocessor">#define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)</span></div>
<div class="line"><a id="l07303" name="l07303"></a><span class="lineno"> 7303</span> </div>
<div class="line"><a id="l07304" name="l07304"></a><span class="lineno"> 7304</span><span class="comment">/****************************** WWDG Instances ********************************/</span></div>
<div class="line"><a id="l07305" name="l07305"></a><span class="lineno"> 7305</span><span class="preprocessor">#define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)</span></div>
<div class="line"><a id="l07306" name="l07306"></a><span class="lineno"> 7306</span> </div>
<div class="line"><a id="l07307" name="l07307"></a><span class="lineno"> 7307</span> </div>
<div class="line"><a id="l07308" name="l07308"></a><span class="lineno"> 7308</span><span class="comment">/***************************** FMPI2C Instances *******************************/</span></div>
<div class="line"><a id="l07309" name="l07309"></a><span class="lineno"> 7309</span><span class="preprocessor">#define IS_FMPI2C_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == FMPI2C1)</span></div>
<div class="line"><a id="l07310" name="l07310"></a><span class="lineno"> 7310</span><span class="preprocessor">#define IS_FMPSMBUS_ALL_INSTANCE         IS_FMPI2C_ALL_INSTANCE</span></div>
<div class="line"><a id="l07311" name="l07311"></a><span class="lineno"> 7311</span> </div>
<div class="line"><a id="l07312" name="l07312"></a><span class="lineno"> 7312</span><span class="comment">/*</span></div>
<div class="line"><a id="l07313" name="l07313"></a><span class="lineno"> 7313</span><span class="comment"> * @brief Specific devices reset values definitions</span></div>
<div class="line"><a id="l07314" name="l07314"></a><span class="lineno"> 7314</span><span class="comment"> */</span></div>
<div class="line"><a id="l07315" name="l07315"></a><span class="lineno"> 7315</span><span class="preprocessor">#define RCC_PLLCFGR_RST_VALUE              0x7F003010U</span></div>
<div class="line"><a id="l07316" name="l07316"></a><span class="lineno"> 7316</span><span class="preprocessor">#define RCC_PLLI2SCFGR_RST_VALUE           0x24003000U</span></div>
<div class="line"><a id="l07317" name="l07317"></a><span class="lineno"> 7317</span> </div>
<div class="line"><a id="l07318" name="l07318"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga08aeea283003a2c787227347087b5b1f"> 7318</a></span><span class="preprocessor">#define RCC_MAX_FREQUENCY           100000000U         </span></div>
<div class="line"><a id="l07319" name="l07319"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga152c4bb0b78589a06d72e0170dd3b304"> 7319</a></span><span class="preprocessor">#define RCC_MAX_FREQUENCY_SCALE1    RCC_MAX_FREQUENCY  </span></div>
<div class="line"><a id="l07320" name="l07320"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gafcb2c5211d9cbed86b111c83a0ce427b"> 7320</a></span><span class="preprocessor">#define RCC_MAX_FREQUENCY_SCALE2     84000000U         </span></div>
<div class="line"><a id="l07321" name="l07321"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga60fbed15643b623aa4541b9d8828d0f1"> 7321</a></span><span class="preprocessor">#define RCC_MAX_FREQUENCY_SCALE3     64000000U         </span></div>
<div class="line"><a id="l07322" name="l07322"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga85746dffdc6d015f5142d7e16489ca84"> 7322</a></span><span class="preprocessor">#define RCC_PLLVCO_OUTPUT_MIN       100000000U       </span></div>
<div class="line"><a id="l07323" name="l07323"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga288d68c2604cea8548eccdef3873923f"> 7323</a></span><span class="preprocessor">#define RCC_PLLVCO_INPUT_MIN           950000U       </span></div>
<div class="line"><a id="l07324" name="l07324"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gad3fd37dbfa74739a3c698ab4755fa27e"> 7324</a></span><span class="preprocessor">#define RCC_PLLVCO_INPUT_MAX          2100000U       </span></div>
<div class="line"><a id="l07325" name="l07325"></a><span class="lineno"><a class="line" href="group___exported__macros.html#gaba6ddae0375763847f8dc3e91173d714"> 7325</a></span><span class="preprocessor">#define RCC_PLLVCO_OUTPUT_MAX       432000000U       </span></div>
<div class="line"><a id="l07327" name="l07327"></a><span class="lineno"> 7327</span><span class="preprocessor">#define RCC_PLLN_MIN_VALUE                 50U</span></div>
<div class="line"><a id="l07328" name="l07328"></a><span class="lineno"> 7328</span><span class="preprocessor">#define RCC_PLLN_MAX_VALUE                432U</span></div>
<div class="line"><a id="l07329" name="l07329"></a><span class="lineno"> 7329</span> </div>
<div class="line"><a id="l07330" name="l07330"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga980965268c210a75ca5bb1e6b59b4052"> 7330</a></span><span class="preprocessor">#define FLASH_SCALE1_LATENCY1_FREQ   30000000U      </span></div>
<div class="line"><a id="l07331" name="l07331"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga53673600707f291baa71c30919f8da98"> 7331</a></span><span class="preprocessor">#define FLASH_SCALE1_LATENCY2_FREQ   64000000U      </span></div>
<div class="line"><a id="l07332" name="l07332"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga547cb8d59cf6a2a73a0f76331e4492df"> 7332</a></span><span class="preprocessor">#define FLASH_SCALE1_LATENCY3_FREQ   90000000U      </span></div>
<div class="line"><a id="l07334" name="l07334"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga19ba80e0c72cd041274f831901f302f9"> 7334</a></span><span class="preprocessor">#define FLASH_SCALE2_LATENCY1_FREQ   30000000U      </span></div>
<div class="line"><a id="l07335" name="l07335"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga98847021d5de23ea0458b490c74e6299"> 7335</a></span><span class="preprocessor">#define FLASH_SCALE2_LATENCY2_FREQ   64000000U      </span></div>
<div class="line"><a id="l07337" name="l07337"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga322840abc74aeafafe710d45e4f9c7cd"> 7337</a></span><span class="preprocessor">#define FLASH_SCALE3_LATENCY1_FREQ   30000000U      </span></div>
<div class="line"><a id="l07338" name="l07338"></a><span class="lineno"><a class="line" href="group___exported__macros.html#ga9a6fd257610db9111ae2a291825a86d0"> 7338</a></span><span class="preprocessor">#define FLASH_SCALE3_LATENCY2_FREQ   64000000U      </span></div>
<div class="line"><a id="l07353" name="l07353"></a><span class="lineno"> 7353</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l07354" name="l07354"></a><span class="lineno"> 7354</span>}</div>
<div class="line"><a id="l07355" name="l07355"></a><span class="lineno"> 7355</span><span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l07356" name="l07356"></a><span class="lineno"> 7356</span> </div>
<div class="line"><a id="l07357" name="l07357"></a><span class="lineno"> 7357</span><span class="preprocessor">#endif </span><span class="comment">/* __STM32F410Cx_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="a_core_2_include_2core__armv81mml_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="_core_2_include_2core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:290</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">STM32F4XX Interrupt Number Definition, according to the selected device in Library_configuration_sect...</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:66</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdeci">@ PendSV_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:74</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a></div><div class="ttdeci">@ EXTI2_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:85</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8">DMA1_Stream2_IRQn</a></div><div class="ttdeci">@ DMA1_Stream2_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:90</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777">RTC_WKUP_IRQn</a></div><div class="ttdeci">@ RTC_WKUP_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:80</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb">DMA2_Stream0_IRQn</a></div><div class="ttdeci">@ DMA2_Stream0_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:114</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800">DMA2_Stream6_IRQn</a></div><div class="ttdeci">@ DMA2_Stream6_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:120</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a></div><div class="ttdeci">@ I2C1_ER_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:102</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a></div><div class="ttdeci">@ I2C2_EV_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:103</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a></div><div class="ttdeci">@ MemoryManagement_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:69</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77">DMA2_Stream7_IRQn</a></div><div class="ttdeci">@ DMA2_Stream7_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:121</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a></div><div class="ttdeci">@ USART2_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:108</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4">DMA2_Stream3_IRQn</a></div><div class="ttdeci">@ DMA2_Stream3_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:117</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdeci">@ SVCall_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:72</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3">ADC_IRQn</a></div><div class="ttdeci">@ ADC_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:95</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a></div><div class="ttdeci">@ SPI2_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:106</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a></div><div class="ttdeci">@ RCC_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:82</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a></div><div class="ttdeci">@ TIM6_DAC_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:113</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a></div><div class="ttdeci">@ I2C2_ER_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:104</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a></div><div class="ttdeci">@ UsageFault_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:71</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdeci">@ SysTick_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:75</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a7864e18739e921e82f8b0e18cdafe2c0"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7864e18739e921e82f8b0e18cdafe2c0">FMPI2C1_ER_IRQn</a></div><div class="ttdeci">@ FMPI2C1_ER_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:127</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9">TIM1_UP_IRQn</a></div><div class="ttdeci">@ TIM1_UP_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:98</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a></div><div class="ttdeci">@ BusFault_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:70</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8de7284a27e86fea60363a80fcd74d77"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8de7284a27e86fea60363a80fcd74d77">SPI5_IRQn</a></div><div class="ttdeci">@ SPI5_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:125</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a></div><div class="ttdeci">@ DebugMonitor_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:73</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5">RNG_IRQn</a></div><div class="ttdeci">@ RNG_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:123</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a></div><div class="ttdeci">@ FLASH_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:81</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03">DMA2_Stream5_IRQn</a></div><div class="ttdeci">@ DMA2_Stream5_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:119</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a></div><div class="ttdeci">@ WWDG_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:77</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a></div><div class="ttdeci">@ I2C1_EV_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:101</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb">DMA2_Stream1_IRQn</a></div><div class="ttdeci">@ DMA2_Stream1_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:115</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c">DMA1_Stream0_IRQn</a></div><div class="ttdeci">@ DMA1_Stream0_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:88</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a></div><div class="ttdeci">@ EXTI15_10_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:109</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a></div><div class="ttdeci">@ EXTI9_5_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:96</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285">DMA1_Stream1_IRQn</a></div><div class="ttdeci">@ DMA1_Stream1_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:89</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6">LPTIM1_IRQn</a></div><div class="ttdeci">@ LPTIM1_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:128</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f">FPU_IRQn</a></div><div class="ttdeci">@ FPU_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:124</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c">USART6_IRQn</a></div><div class="ttdeci">@ USART6_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:122</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdeci">@ SPI1_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:105</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a></div><div class="ttdeci">@ PVD_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:78</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a></div><div class="ttdeci">@ TIM1_TRG_COM_TIM11_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:99</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a></div><div class="ttdeci">@ TIM1_BRK_TIM9_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:97</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a></div><div class="ttdeci">@ EXTI0_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:83</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a></div><div class="ttdeci">@ EXTI4_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:87</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36">DMA2_Stream2_IRQn</a></div><div class="ttdeci">@ DMA2_Stream2_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:116</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1">TAMP_STAMP_IRQn</a></div><div class="ttdeci">@ TAMP_STAMP_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:79</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e">DMA1_Stream5_IRQn</a></div><div class="ttdeci">@ DMA1_Stream5_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:93</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a></div><div class="ttdeci">@ USART1_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:107</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a></div><div class="ttdeci">@ EXTI3_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:86</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdeci">@ NonMaskableInt_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:68</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a></div><div class="ttdeci">@ EXTI1_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:84</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0">DMA2_Stream4_IRQn</a></div><div class="ttdeci">@ DMA2_Stream4_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:118</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8ae9ea903d536521f9b94e5d0d538ca501"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae9ea903d536521f9b94e5d0d538ca501">FMPI2C1_EV_IRQn</a></div><div class="ttdeci">@ FMPI2C1_EV_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:126</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a></div><div class="ttdeci">@ TIM5_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:112</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8">DMA1_Stream7_IRQn</a></div><div class="ttdeci">@ DMA1_Stream7_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:111</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a">DMA1_Stream4_IRQn</a></div><div class="ttdeci">@ DMA1_Stream4_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:92</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486">DMA1_Stream6_IRQn</a></div><div class="ttdeci">@ DMA1_Stream6_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:94</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a></div><div class="ttdeci">@ TIM1_CC_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:100</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2">DMA1_Stream3_IRQn</a></div><div class="ttdeci">@ DMA1_Stream3_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:91</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a></div><div class="ttdeci">@ RTC_Alarm_IRQn</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:110</div></div>
<div class="ttc" id="astruct_a_d_c___common___type_def_html"><div class="ttname"><a href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></div><div class="ttdef"><b>Definition</b> stm32f401xc.h:176</div></div>
<div class="ttc" id="astruct_a_d_c___type_def_html"><div class="ttname"><a href="struct_a_d_c___type_def.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to Digital Converter.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:152</div></div>
<div class="ttc" id="astruct_c_r_c___type_def_html"><div class="ttname"><a href="struct_c_r_c___type_def.html">CRC_TypeDef</a></div><div class="ttdoc">CRC calculation unit.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:188</div></div>
<div class="ttc" id="astruct_d_a_c___type_def_html"><div class="ttname"><a href="struct_d_a_c___type_def.html">DAC_TypeDef</a></div><div class="ttdoc">Digital to Analog Converter.</div><div class="ttdef"><b>Definition</b> stm32f405xx.h:290</div></div>
<div class="ttc" id="astruct_d_b_g_m_c_u___type_def_html"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a></div><div class="ttdoc">Debug MCU.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:201</div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a></div><div class="ttdoc">DMA Controller.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:214</div></div>
<div class="ttc" id="astruct_d_m_a___type_def_html"><div class="ttname"><a href="struct_d_m_a___type_def.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition</b> stm32f401xc.h:224</div></div>
<div class="ttc" id="astruct_e_x_t_i___type_def_html"><div class="ttname"><a href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a></div><div class="ttdoc">External Interrupt/Event Controller.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:236</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___type_def_html"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a></div><div class="ttdoc">FLASH Registers.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:250</div></div>
<div class="ttc" id="astruct_f_m_p_i2_c___type_def_html"><div class="ttname"><a href="struct_f_m_p_i2_c___type_def.html">FMPI2C_TypeDef</a></div><div class="ttdoc">Inter-integrated Circuit Interface.</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:333</div></div>
<div class="ttc" id="astruct_f_m_p_i2_c___type_def_html_a08b4be0d626a00f26bc295b379b3bba6"><div class="ttname"><a href="struct_f_m_p_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6">FMPI2C_TypeDef::OAR1</a></div><div class="ttdeci">__IO uint32_t OAR1</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:336</div></div>
<div class="ttc" id="astruct_f_m_p_i2_c___type_def_html_a0a8c8230846fd8ff154b9fde8dfa0399"><div class="ttname"><a href="struct_f_m_p_i2_c___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">FMPI2C_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:341</div></div>
<div class="ttc" id="astruct_f_m_p_i2_c___type_def_html_a5576a30ffbe0a0800ce7788610327677"><div class="ttname"><a href="struct_f_m_p_i2_c___type_def.html#a5576a30ffbe0a0800ce7788610327677">FMPI2C_TypeDef::TIMINGR</a></div><div class="ttdeci">__IO uint32_t TIMINGR</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:338</div></div>
<div class="ttc" id="astruct_f_m_p_i2_c___type_def_html_a95187d83f061ebbddd8668d0db3fbaa5"><div class="ttname"><a href="struct_f_m_p_i2_c___type_def.html#a95187d83f061ebbddd8668d0db3fbaa5">FMPI2C_TypeDef::TIMEOUTR</a></div><div class="ttdeci">__IO uint32_t TIMEOUTR</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:339</div></div>
<div class="ttc" id="astruct_f_m_p_i2_c___type_def_html_a9bf29a9104cb5569823ab892174f9c8c"><div class="ttname"><a href="struct_f_m_p_i2_c___type_def.html#a9bf29a9104cb5569823ab892174f9c8c">FMPI2C_TypeDef::RXDR</a></div><div class="ttdeci">__IO uint32_t RXDR</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:343</div></div>
<div class="ttc" id="astruct_f_m_p_i2_c___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_f_m_p_i2_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">FMPI2C_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:334</div></div>
<div class="ttc" id="astruct_f_m_p_i2_c___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_f_m_p_i2_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">FMPI2C_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:340</div></div>
<div class="ttc" id="astruct_f_m_p_i2_c___type_def_html_ab5c57ffed0351fa064038939a6c0bbf6"><div class="ttname"><a href="struct_f_m_p_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6">FMPI2C_TypeDef::OAR2</a></div><div class="ttdeci">__IO uint32_t OAR2</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:337</div></div>
<div class="ttc" id="astruct_f_m_p_i2_c___type_def_html_ad7e8d785fff2acfeb8814e43bda8dd72"><div class="ttname"><a href="struct_f_m_p_i2_c___type_def.html#ad7e8d785fff2acfeb8814e43bda8dd72">FMPI2C_TypeDef::TXDR</a></div><div class="ttdeci">__IO uint32_t TXDR</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:344</div></div>
<div class="ttc" id="astruct_f_m_p_i2_c___type_def_html_af427631ab4515bb1f16bf5869682c18b"><div class="ttname"><a href="struct_f_m_p_i2_c___type_def.html#af427631ab4515bb1f16bf5869682c18b">FMPI2C_TypeDef::PECR</a></div><div class="ttdeci">__IO uint32_t PECR</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:342</div></div>
<div class="ttc" id="astruct_f_m_p_i2_c___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_f_m_p_i2_c___type_def.html#afdfa307571967afb1d97943e982b6586">FMPI2C_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:335</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html"><div class="ttname"><a href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></div><div class="ttdoc">General Purpose I/O.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:265</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html"><div class="ttname"><a href="struct_i2_c___type_def.html">I2C_TypeDef</a></div><div class="ttdoc">Inter-integrated Circuit Interface.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:295</div></div>
<div class="ttc" id="astruct_i_w_d_g___type_def_html"><div class="ttname"><a href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a></div><div class="ttdoc">Independent WATCHDOG.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:313</div></div>
<div class="ttc" id="astruct_l_p_t_i_m___type_def_html"><div class="ttname"><a href="struct_l_p_t_i_m___type_def.html">LPTIM_TypeDef</a></div><div class="ttdoc">LPTIMER.</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:542</div></div>
<div class="ttc" id="astruct_l_p_t_i_m___type_def_html_a0a8c8230846fd8ff154b9fde8dfa0399"><div class="ttname"><a href="struct_l_p_t_i_m___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">LPTIM_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:544</div></div>
<div class="ttc" id="astruct_l_p_t_i_m___type_def_html_a12521d40371a2f123a6834c74f2b2041"><div class="ttname"><a href="struct_l_p_t_i_m___type_def.html#a12521d40371a2f123a6834c74f2b2041">LPTIM_TypeDef::CMP</a></div><div class="ttdeci">__IO uint32_t CMP</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:548</div></div>
<div class="ttc" id="astruct_l_p_t_i_m___type_def_html_a26f1e746ccbf9c9f67e7c60e61085ec1"><div class="ttname"><a href="struct_l_p_t_i_m___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">LPTIM_TypeDef::CFGR</a></div><div class="ttdeci">__IO uint32_t CFGR</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:546</div></div>
<div class="ttc" id="astruct_l_p_t_i_m___type_def_html_a6095a27d764d06750fc0d642e08f8b2a"><div class="ttname"><a href="struct_l_p_t_i_m___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">LPTIM_TypeDef::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:550</div></div>
<div class="ttc" id="astruct_l_p_t_i_m___type_def_html_a6566f8cfbd1d8aa7e8db046aa35e77db"><div class="ttname"><a href="struct_l_p_t_i_m___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">LPTIM_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:545</div></div>
<div class="ttc" id="astruct_l_p_t_i_m___type_def_html_a75ade4a9b3d40781fd80ce3e6589e98b"><div class="ttname"><a href="struct_l_p_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b">LPTIM_TypeDef::OR</a></div><div class="ttdeci">__IO uint32_t OR</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:551</div></div>
<div class="ttc" id="astruct_l_p_t_i_m___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_l_p_t_i_m___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">LPTIM_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:543</div></div>
<div class="ttc" id="astruct_l_p_t_i_m___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_l_p_t_i_m___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">LPTIM_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:547</div></div>
<div class="ttc" id="astruct_l_p_t_i_m___type_def_html_af17f19bb4aeea3cc14fa73dfa7772cb8"><div class="ttname"><a href="struct_l_p_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8">LPTIM_TypeDef::ARR</a></div><div class="ttdeci">__IO uint32_t ARR</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:549</div></div>
<div class="ttc" id="astruct_p_w_r___type_def_html"><div class="ttname"><a href="struct_p_w_r___type_def.html">PWR_TypeDef</a></div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:326</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html"><div class="ttname"><a href="struct_r_c_c___type_def.html">RCC_TypeDef</a></div><div class="ttdoc">Reset and Clock Control.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:336</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_a968181c52f663e22dd22d2622deb2455"><div class="ttname"><a href="struct_r_c_c___type_def.html#a968181c52f663e22dd22d2622deb2455">RCC_TypeDef::CKGATENR</a></div><div class="ttdeci">__IO uint32_t CKGATENR</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:401</div></div>
<div class="ttc" id="astruct_r_c_c___type_def_html_af5c08405ec6124981a61e07985ef3bc9"><div class="ttname"><a href="struct_r_c_c___type_def.html#af5c08405ec6124981a61e07985ef3bc9">RCC_TypeDef::DCKCFGR2</a></div><div class="ttdeci">__IO uint32_t DCKCFGR2</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:402</div></div>
<div class="ttc" id="astruct_r_n_g___type_def_html"><div class="ttname"><a href="struct_r_n_g___type_def.html">RNG_TypeDef</a></div><div class="ttdoc">RNG.</div><div class="ttdef"><b>Definition</b> stm32f405xx.h:688</div></div>
<div class="ttc" id="astruct_r_t_c___type_def_html"><div class="ttname"><a href="struct_r_t_c___type_def.html">RTC_TypeDef</a></div><div class="ttdoc">Real-Time Clock.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:376</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html"><div class="ttname"><a href="struct_s_p_i___type_def.html">SPI_TypeDef</a></div><div class="ttdoc">Serial Peripheral Interface.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:452</div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___type_def_html"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html">SYSCFG_TypeDef</a></div><div class="ttdoc">System configuration controller.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:282</div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___type_def_html_a26f1e746ccbf9c9f67e7c60e61085ec1"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">SYSCFG_TypeDef::CFGR</a></div><div class="ttdeci">__IO uint32_t CFGR</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:307</div></div>
<div class="ttc" id="astruct_s_y_s_c_f_g___type_def_html_ad587bd6f59142b90c879b7c8aaf1bb8c"><div class="ttname"><a href="struct_s_y_s_c_f_g___type_def.html#ad587bd6f59142b90c879b7c8aaf1bb8c">SYSCFG_TypeDef::CFGR2</a></div><div class="ttdeci">__IO uint32_t CFGR2</div><div class="ttdef"><b>Definition</b> stm32f410cx.h:305</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html"><div class="ttname"><a href="struct_t_i_m___type_def.html">TIM_TypeDef</a></div><div class="ttdoc">TIM.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:470</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a></div><div class="ttdoc">Universal Synchronous Asynchronous Receiver Transmitter.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:499</div></div>
<div class="ttc" id="astruct_w_w_d_g___type_def_html"><div class="ttname"><a href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a></div><div class="ttdoc">Window WATCHDOG.</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:514</div></div>
<div class="ttc" id="asystem__stm32f4xx_8h_html"><div class="ttname"><a href="system__stm32f4xx_8h.html">system_stm32f4xx.h</a></div><div class="ttdoc">CMSIS Cortex-M4 Device System Source File for STM32F4xx devices.</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
