--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml fft_chip.twx fft_chip.ncd -o fft_chip.twr fft_chip.pcf

Design file:              fft_chip.ncd
Physical constraint file: fft_chip.pcf
Device,package,speed:     xc7vx330t,ffg1157,C,-2 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
data_in<0>  |    1.989(R)|      SLOW  |    0.412(R)|      SLOW  |clk_buf_BUFG      |   0.000|
data_in<1>  |    1.724(R)|      SLOW  |    0.517(R)|      SLOW  |clk_buf_BUFG      |   0.000|
data_in<2>  |    2.318(R)|      SLOW  |    0.657(R)|      SLOW  |clk_buf_BUFG      |   0.000|
data_in<3>  |    2.281(R)|      SLOW  |    0.286(R)|      SLOW  |clk_buf_BUFG      |   0.000|
data_in<4>  |    1.894(R)|      SLOW  |    0.269(R)|      SLOW  |clk_buf_BUFG      |   0.000|
data_in<5>  |    2.059(R)|      SLOW  |    0.757(R)|      SLOW  |clk_buf_BUFG      |   0.000|
data_in<6>  |    2.226(R)|      SLOW  |    0.237(R)|      SLOW  |clk_buf_BUFG      |   0.000|
data_in<7>  |    3.392(R)|      SLOW  |    0.542(R)|      SLOW  |clk_buf_BUFG      |   0.000|
data_in<8>  |    2.824(R)|      SLOW  |    0.220(R)|      FAST  |clk_buf_BUFG      |   0.000|
data_in<9>  |    3.323(R)|      SLOW  |    0.101(R)|      SLOW  |clk_buf_BUFG      |   0.000|
data_in<10> |    3.723(R)|      SLOW  |    0.036(R)|      SLOW  |clk_buf_BUFG      |   0.000|
data_in<11> |    3.770(R)|      SLOW  |   -0.365(R)|      FAST  |clk_buf_BUFG      |   0.000|
data_in<12> |    1.440(R)|      SLOW  |    0.342(R)|      SLOW  |clk_buf_BUFG      |   0.000|
data_in<13> |    2.206(R)|      SLOW  |    0.245(R)|      SLOW  |clk_buf_BUFG      |   0.000|
data_in<14> |    2.490(R)|      SLOW  |    0.017(R)|      SLOW  |clk_buf_BUFG      |   0.000|
data_in<15> |    3.398(R)|      SLOW  |    0.244(R)|      SLOW  |clk_buf_BUFG      |   0.000|
data_in<16> |    1.784(R)|      SLOW  |    0.532(R)|      SLOW  |clk_buf_BUFG      |   0.000|
data_in<17> |    2.666(R)|      SLOW  |    0.212(R)|      SLOW  |clk_buf_BUFG      |   0.000|
data_in<18> |    2.619(R)|      SLOW  |    0.374(R)|      SLOW  |clk_buf_BUFG      |   0.000|
data_in<19> |    2.573(R)|      SLOW  |    0.367(R)|      SLOW  |clk_buf_BUFG      |   0.000|
data_in<20> |    2.725(R)|      SLOW  |    0.121(R)|      SLOW  |clk_buf_BUFG      |   0.000|
data_in<21> |    2.231(R)|      SLOW  |    0.265(R)|      SLOW  |clk_buf_BUFG      |   0.000|
data_in<22> |    1.790(R)|      SLOW  |    0.516(R)|      SLOW  |clk_buf_BUFG      |   0.000|
data_in<23> |    2.186(R)|      SLOW  |    0.259(R)|      SLOW  |clk_buf_BUFG      |   0.000|
data_in<24> |    2.166(R)|      SLOW  |    0.397(R)|      SLOW  |clk_buf_BUFG      |   0.000|
data_in<25> |    2.888(R)|      SLOW  |    0.295(R)|      SLOW  |clk_buf_BUFG      |   0.000|
data_in<26> |    2.358(R)|      SLOW  |    0.329(R)|      SLOW  |clk_buf_BUFG      |   0.000|
data_in<27> |    2.183(R)|      SLOW  |    0.205(R)|      SLOW  |clk_buf_BUFG      |   0.000|
data_in<28> |    2.144(R)|      SLOW  |    0.529(R)|      SLOW  |clk_buf_BUFG      |   0.000|
data_in<29> |    3.142(R)|      SLOW  |    0.119(R)|      SLOW  |clk_buf_BUFG      |   0.000|
data_in<30> |    2.975(R)|      SLOW  |   -0.262(R)|      SLOW  |clk_buf_BUFG      |   0.000|
data_in<31> |    3.260(R)|      SLOW  |   -0.235(R)|      SLOW  |clk_buf_BUFG      |   0.000|
data_in<32> |    2.692(R)|      SLOW  |   -0.178(R)|      SLOW  |clk_buf_BUFG      |   0.000|
data_in<33> |    2.067(R)|      SLOW  |    0.167(R)|      SLOW  |clk_buf_BUFG      |   0.000|
rst_n       |    1.774(R)|      SLOW  |    1.435(R)|      SLOW  |clk_buf_BUFG      |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
data_out<0> |         9.255(R)|      SLOW  |         4.303(R)|      FAST  |clk_buf_BUFG      |   0.000|
data_out<1> |         9.171(R)|      SLOW  |         4.223(R)|      FAST  |clk_buf_BUFG      |   0.000|
data_out<2> |         9.325(R)|      SLOW  |         4.330(R)|      FAST  |clk_buf_BUFG      |   0.000|
data_out<3> |         9.544(R)|      SLOW  |         4.423(R)|      FAST  |clk_buf_BUFG      |   0.000|
data_out<4> |         9.443(R)|      SLOW  |         4.354(R)|      FAST  |clk_buf_BUFG      |   0.000|
data_out<5> |         9.319(R)|      SLOW  |         4.313(R)|      FAST  |clk_buf_BUFG      |   0.000|
data_out<6> |         9.428(R)|      SLOW  |         4.379(R)|      FAST  |clk_buf_BUFG      |   0.000|
data_out<7> |         9.865(R)|      SLOW  |         4.574(R)|      FAST  |clk_buf_BUFG      |   0.000|
data_out<8> |         9.489(R)|      SLOW  |         4.412(R)|      FAST  |clk_buf_BUFG      |   0.000|
data_out<9> |         9.333(R)|      SLOW  |         4.323(R)|      FAST  |clk_buf_BUFG      |   0.000|
data_out<10>|         9.825(R)|      SLOW  |         4.533(R)|      FAST  |clk_buf_BUFG      |   0.000|
data_out<11>|         9.401(R)|      SLOW  |         4.357(R)|      FAST  |clk_buf_BUFG      |   0.000|
data_out<12>|         9.626(R)|      SLOW  |         4.495(R)|      FAST  |clk_buf_BUFG      |   0.000|
data_out<13>|         9.884(R)|      SLOW  |         4.622(R)|      FAST  |clk_buf_BUFG      |   0.000|
data_out<14>|         9.738(R)|      SLOW  |         4.474(R)|      FAST  |clk_buf_BUFG      |   0.000|
data_out<15>|         9.590(R)|      SLOW  |         4.392(R)|      FAST  |clk_buf_BUFG      |   0.000|
data_out<16>|         9.808(R)|      SLOW  |         4.523(R)|      FAST  |clk_buf_BUFG      |   0.000|
data_out<17>|         9.630(R)|      SLOW  |         4.495(R)|      FAST  |clk_buf_BUFG      |   0.000|
data_out<18>|        10.117(R)|      SLOW  |         4.680(R)|      FAST  |clk_buf_BUFG      |   0.000|
data_out<19>|         9.510(R)|      SLOW  |         4.412(R)|      FAST  |clk_buf_BUFG      |   0.000|
data_out<20>|         9.785(R)|      SLOW  |         4.492(R)|      FAST  |clk_buf_BUFG      |   0.000|
data_out<21>|         9.460(R)|      SLOW  |         4.387(R)|      FAST  |clk_buf_BUFG      |   0.000|
data_out<22>|         9.806(R)|      SLOW  |         4.497(R)|      FAST  |clk_buf_BUFG      |   0.000|
data_out<23>|         9.544(R)|      SLOW  |         4.431(R)|      FAST  |clk_buf_BUFG      |   0.000|
data_out<24>|         9.998(R)|      SLOW  |         4.657(R)|      FAST  |clk_buf_BUFG      |   0.000|
data_out<25>|         9.429(R)|      SLOW  |         4.379(R)|      FAST  |clk_buf_BUFG      |   0.000|
data_out<26>|         9.617(R)|      SLOW  |         4.455(R)|      FAST  |clk_buf_BUFG      |   0.000|
data_out<27>|         9.527(R)|      SLOW  |         4.426(R)|      FAST  |clk_buf_BUFG      |   0.000|
data_out<28>|        10.046(R)|      SLOW  |         4.629(R)|      FAST  |clk_buf_BUFG      |   0.000|
data_out<29>|        10.124(R)|      SLOW  |         4.652(R)|      FAST  |clk_buf_BUFG      |   0.000|
data_out<30>|         9.500(R)|      SLOW  |         4.396(R)|      FAST  |clk_buf_BUFG      |   0.000|
data_out<31>|         9.645(R)|      SLOW  |         4.465(R)|      FAST  |clk_buf_BUFG      |   0.000|
data_out<32>|        10.115(R)|      SLOW  |         4.654(R)|      FAST  |clk_buf_BUFG      |   0.000|
data_out<33>|        10.098(R)|      SLOW  |         4.654(R)|      FAST  |clk_buf_BUFG      |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.155|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed May 22 09:23:48 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1209 MB



