Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Jun 27 15:40:36 2025
| Host         : jubu running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file kria_bd_wrapper_control_sets_placed.rpt
| Design       : kria_bd_wrapper
| Device       : xck26
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   102 |
|    Minimum number of control sets                        |   102 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   129 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   102 |
| >= 0 to < 4        |    30 |
| >= 4 to < 6        |    22 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    14 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    30 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             478 |          137 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             339 |           87 |
| Yes          | No                    | No                     |             497 |           71 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             329 |           84 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|            Clock Signal            |                                                                      Enable Signal                                                                      |                                                         Set/Reset Signal                                                        | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                    | kria_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                1 |              1 |         1.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                         | kria_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                1 |              1 |         1.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                       | kria_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                1 |              1 |         1.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                    | kria_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                1 |              1 |         1.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                  | kria_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                1 |              1 |         1.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                  | kria_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                1 |              1 |         1.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                         | kria_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                1 |              1 |         1.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                              | kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]       |                1 |              2 |         2.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                 | kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                             |                1 |              2 |         2.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                  | kria_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                1 |              2 |         2.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                    | kria_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                2 |              2 |         1.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                              | kria_bd_i/pmod_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                1 |              2 |         2.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                  | kria_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                1 |              2 |         2.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                  | kria_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                1 |              2 |         2.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                | kria_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                1 |              2 |         2.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                | kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                             |                1 |              2 |         2.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/pmod_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                   | kria_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                  |                2 |              2 |         1.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                          |                                                                                                                                 |                1 |              2 |         2.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/pmod_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                  | kria_bd_i/pmod_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                1 |              2 |         2.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                         | kria_bd_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].ier[0]_i_1_n_0                                                                   |                2 |              2 |         1.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                         | kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                |                2 |              2 |         1.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                         | kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                   |                1 |              2 |         2.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                    | kria_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                2 |              3 |         1.50 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                    | kria_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                2 |              3 |         1.50 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                         | kria_bd_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar[0]_i_1_n_0                                               |                3 |              3 |         1.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                         | kria_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                  |                1 |              3 |         3.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/pmod_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                    | kria_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                  |                3 |              3 |         1.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                         | kria_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                1 |              3 |         3.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                         | kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_1_n_0                                  |                1 |              3 |         3.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                       | kria_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                  |                1 |              3 |         3.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/pmod_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                           | kria_bd_i/pmod_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                      |                2 |              4 |         2.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                           | kria_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                      |                1 |              4 |         4.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                         | kria_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                2 |              4 |         2.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                | kria_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                  |                2 |              4 |         2.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/pmod_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                         | kria_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                  |                1 |              4 |         4.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                           | kria_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                      |                2 |              4 |         2.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                           | kria_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                      |                1 |              4 |         4.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                         | kria_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                    |                1 |              4 |         4.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                         | kria_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                    |                1 |              4 |         4.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                         | kria_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                    |                1 |              4 |         4.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                         | kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_1  |                1 |              4 |         4.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                         | kria_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                  |                1 |              4 |         4.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                         | kria_bd_i/pmod_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                    |                1 |              4 |         4.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                         | kria_bd_i/proc_sys_reset_2/U0/EXT_LPF/lpf_int                                                                                   |                1 |              4 |         4.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                         | kria_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                |                1 |              4 |         4.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                         | kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg_n_0_[1] |                2 |              4 |         2.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                         | kria_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                    |                2 |              4 |         2.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/pmod_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                    | kria_bd_i/pmod_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                3 |              5 |         1.67 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0         | kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                             |                2 |              5 |         2.50 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                    | kria_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                4 |              5 |         1.25 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0          | kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                             |                1 |              5 |         5.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                    | kria_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                2 |              5 |         2.50 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/pmod_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                   | kria_bd_i/pmod_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                3 |              6 |         2.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                         | kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                             |                4 |              6 |         1.50 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/proc_sys_reset_2/U0/SEQ/seq_cnt_en                                                                                                            | kria_bd_i/proc_sys_reset_2/U0/SEQ/seq_clr                                                                                       |                2 |              6 |         3.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                    | kria_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                3 |              7 |         2.33 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                         | kria_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                  |                4 |              8 |         2.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                   | kria_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                4 |              8 |         2.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                   | kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]       |                3 |              8 |         2.67 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                    | kria_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                4 |              8 |         2.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                     | kria_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                  |                1 |              8 |         8.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                    | kria_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                  |                3 |              8 |         2.67 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                    | kria_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                  |                2 |              8 |         4.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                   | kria_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                  |                2 |              8 |         4.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                   | kria_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                  |                4 |              8 |         2.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0] |                                                                                                                                 |                5 |              9 |         1.80 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0] |                                                                                                                                 |                7 |              9 |         1.29 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg[0]                 |                                                                                                                                 |                5 |              9 |         1.80 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/pmod_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                    | kria_bd_i/pmod_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                2 |              9 |         4.50 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                             |                                                                                                                                 |                3 |              9 |         3.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                         | kria_bd_i/proc_sys_reset_2/U0/peripheral_aresetn[0]                                                                             |                5 |             11 |         2.20 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                         | kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                         |                7 |             14 |         2.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                         | kria_bd_i/pmod_2/U0/gpio_core_1/Read_Reg_Rst                                                                                    |                4 |             16 |         4.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                         | kria_bd_i/pmod_3/U0/gpio_core_1/Read_Reg_Rst                                                                                    |                4 |             16 |         4.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                         | kria_bd_i/pmod_4/U0/gpio_core_1/Read_Reg_Rst                                                                                    |                4 |             16 |         4.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                         | kria_bd_i/pmod_1/U0/gpio_core_1/Read_Reg_Rst                                                                                    |                4 |             16 |         4.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                       |                                                                                                                                 |                3 |             17 |         5.67 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                        |                                                                                                                                 |                3 |             18 |         6.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                               |                                                                                                                                 |                3 |             18 |         6.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                       | kria_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                  |                4 |             19 |         4.75 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                         | kria_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |               10 |             20 |         2.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                         | kria_bd_i/pmod_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |                8 |             21 |         2.62 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]               |                                                                                                                                 |                9 |             22 |         2.44 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                             |                                                                                                                                 |               10 |             22 |         2.20 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                         | kria_bd_i/pmod_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |               10 |             24 |         2.40 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[1]                  |                                                                                                                                 |                2 |             24 |        12.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                         | kria_bd_i/pmod_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |               11 |             27 |         2.45 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                  | kria_bd_i/pmod_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                    |               13 |             27 |         2.08 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                  | kria_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                  |                4 |             28 |         7.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                 | kria_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                  |                4 |             28 |         7.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                              | kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                         |               10 |             31 |         3.10 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                          |                                                                                                                                 |                5 |             34 |         6.80 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                    |                                                                                                                                 |                6 |             35 |         5.83 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                         | kria_bd_i/rpi_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                  |               20 |             40 |         2.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                        |                                                                                                                                 |                7 |             51 |         7.29 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                               |                                                                                                                                 |                7 |             51 |         7.29 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                         | kria_bd_i/rpi_gpio/U0/gpio_core_1/Read_Reg_Rst                                                                                  |               14 |             56 |         4.00 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                             |                                                                                                                                 |               16 |             61 |         3.81 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                             |                                                                                                                                 |               16 |             61 |         3.81 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                 |                                                                                                                                 |               15 |             61 |         4.07 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 | kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0] |                                                                                                                                 |               14 |             61 |         4.36 |
|  kria_bd_i/clk_wiz_0/inst/clk_out2 |                                                                                                                                                         |                                                                                                                                 |              137 |            479 |         3.50 |
+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


