# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../task4.srcs/sources_1/new/factor_58.vhd" \
"../../../../task4.srcs/sim_1/new/task4_test.vhd" \

# Do not sort compile order
nosort
