// Seed: 574030487
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input id_14;
  output id_13;
  input id_12;
  output id_11;
  output id_10;
  input id_9;
  output id_8;
  input id_7;
  input id_6;
  input id_5;
  input id_4;
  output id_3;
  input id_2;
  output id_1;
  logic id_15;
  logic id_16;
  assign id_2  = 1'd0;
  assign id_14 = id_12;
  logic id_17, id_18, id_19, id_20, id_21;
  assign id_11 = id_12;
  real id_22 (
      1 !== 1,
      id_7,
      1 - 1,
      id_18
  );
endmodule
