// Seed: 1991293903
module module_0 (
    input tri id_0,
    input uwire id_1,
    output tri1 id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri id_5,
    input wand id_6,
    output wand id_7,
    output supply1 id_8,
    output supply0 id_9,
    output wor id_10
);
  id_12(
      .id_0(1), .id_1(1), .id_2(1), .id_3(1 == id_5), .id_4(1)
  );
  assign module_1.id_4 = 0;
  wire id_13;
  timeunit 1ps;
  wire id_14;
endmodule
module module_1 (
    output supply0 id_0,
    output uwire id_1,
    input wor id_2,
    input uwire id_3,
    input wor id_4,
    output tri0 id_5,
    output tri1 id_6,
    input wor id_7,
    output uwire id_8,
    output tri0 id_9,
    output wand id_10,
    output wor id_11,
    output supply1 id_12,
    input tri0 id_13,
    output tri0 id_14,
    output tri0 id_15,
    input uwire id_16,
    input supply1 id_17,
    input tri1 id_18,
    input supply0 id_19,
    input supply0 id_20,
    output logic id_21,
    output wor id_22,
    output tri1 id_23
);
  initial begin : LABEL_0
    if (1) id_21 <= id_13 != id_19;
  end
  module_0 modCall_1 (
      id_2,
      id_18,
      id_15,
      id_13,
      id_16,
      id_16,
      id_18,
      id_23,
      id_22,
      id_9,
      id_22
  );
endmodule
