///Register `CKGAENR` reader
pub struct R(crate::R<CKGAENR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<CKGAENR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<CKGAENR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<CKGAENR_SPEC>) -> Self {
        R(reader)
    }
}
///Register `CKGAENR` writer
pub struct W(crate::W<CKGAENR_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<CKGAENR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<CKGAENR_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<CKGAENR_SPEC>) -> Self {
        W(writer)
    }
}
///Field `AXICKG` reader - AXI interconnect matrix clock gating This bit is set and reset by software.
pub type AXICKG_R = crate::BitReader<bool>;
///Field `AXICKG` writer - AXI interconnect matrix clock gating This bit is set and reset by software.
pub type AXICKG_W<'a, const O: u8> = crate::BitWriter<'a, u32, CKGAENR_SPEC, bool, O>;
///Field `AHBCKG` reader - AXI master AHB clock gating This bit is set and reset by software.
pub type AHBCKG_R = crate::BitReader<bool>;
///Field `AHBCKG` writer - AXI master AHB clock gating This bit is set and reset by software.
pub type AHBCKG_W<'a, const O: u8> = crate::BitWriter<'a, u32, CKGAENR_SPEC, bool, O>;
///Field `CPUCKG` reader - AXI master CPU clock gating This bit is set and reset by software.
pub type CPUCKG_R = crate::BitReader<bool>;
///Field `CPUCKG` writer - AXI master CPU clock gating This bit is set and reset by software.
pub type CPUCKG_W<'a, const O: u8> = crate::BitWriter<'a, u32, CKGAENR_SPEC, bool, O>;
///Field `SDMMCCKG` reader - AXI master SDMMC clock gating This bit is set and reset by software.
pub type SDMMCCKG_R = crate::BitReader<bool>;
///Field `SDMMCCKG` writer - AXI master SDMMC clock gating This bit is set and reset by software.
pub type SDMMCCKG_W<'a, const O: u8> = crate::BitWriter<'a, u32, CKGAENR_SPEC, bool, O>;
///Field `MDMACKG` reader - AXI master MDMA clock gating This bit is set and reset by software.
pub type MDMACKG_R = crate::BitReader<bool>;
///Field `MDMACKG` writer - AXI master MDMA clock gating This bit is set and reset by software.
pub type MDMACKG_W<'a, const O: u8> = crate::BitWriter<'a, u32, CKGAENR_SPEC, bool, O>;
///Field `DMA2DCKG` reader - AXI master DMA2D clock gating This bit is set and reset by software.
pub type DMA2DCKG_R = crate::BitReader<bool>;
///Field `DMA2DCKG` writer - AXI master DMA2D clock gating This bit is set and reset by software.
pub type DMA2DCKG_W<'a, const O: u8> = crate::BitWriter<'a, u32, CKGAENR_SPEC, bool, O>;
///Field `LTDCCKG` reader - AXI master LTDC clock gating This bit is set and reset by software.
pub type LTDCCKG_R = crate::BitReader<bool>;
///Field `LTDCCKG` writer - AXI master LTDC clock gating This bit is set and reset by software.
pub type LTDCCKG_W<'a, const O: u8> = crate::BitWriter<'a, u32, CKGAENR_SPEC, bool, O>;
///Field `GFXMMUMCKG` reader - AXI master GFXMMU clock gating This bit is set and reset by software.
pub type GFXMMUMCKG_R = crate::BitReader<bool>;
///Field `GFXMMUMCKG` writer - AXI master GFXMMU clock gating This bit is set and reset by software.
pub type GFXMMUMCKG_W<'a, const O: u8> = crate::BitWriter<'a, u32, CKGAENR_SPEC, bool, O>;
///Field `AHB12CKG` reader - AXI slave AHB12 clock gating This bit is set and reset by software.
pub type AHB12CKG_R = crate::BitReader<bool>;
///Field `AHB12CKG` writer - AXI slave AHB12 clock gating This bit is set and reset by software.
pub type AHB12CKG_W<'a, const O: u8> = crate::BitWriter<'a, u32, CKGAENR_SPEC, bool, O>;
///Field `AHB34CKG` reader - AXI slave AHB34 clock gating This bit is set and reset by software.
pub type AHB34CKG_R = crate::BitReader<bool>;
///Field `AHB34CKG` writer - AXI slave AHB34 clock gating This bit is set and reset by software.
pub type AHB34CKG_W<'a, const O: u8> = crate::BitWriter<'a, u32, CKGAENR_SPEC, bool, O>;
///Field `FLIFTCKG` reader - AXI slave Flash interface (FLIFT) clock gating This bit is set and reset by software.
pub type FLIFTCKG_R = crate::BitReader<bool>;
///Field `FLIFTCKG` writer - AXI slave Flash interface (FLIFT) clock gating This bit is set and reset by software.
pub type FLIFTCKG_W<'a, const O: u8> = crate::BitWriter<'a, u32, CKGAENR_SPEC, bool, O>;
///Field `OCTOSPI2CKG` reader - AXI slave OCTOSPI2 clock gating This bit is set and reset by software.
pub type OCTOSPI2CKG_R = crate::BitReader<bool>;
///Field `OCTOSPI2CKG` writer - AXI slave OCTOSPI2 clock gating This bit is set and reset by software.
pub type OCTOSPI2CKG_W<'a, const O: u8> = crate::BitWriter<'a, u32, CKGAENR_SPEC, bool, O>;
///Field `FMCCKG` reader - AXI slave FMC clock gating This bit is set and reset by software.
pub type FMCCKG_R = crate::BitReader<bool>;
///Field `FMCCKG` writer - AXI slave FMC clock gating This bit is set and reset by software.
pub type FMCCKG_W<'a, const O: u8> = crate::BitWriter<'a, u32, CKGAENR_SPEC, bool, O>;
///Field `OCTOSPI1CKG` reader - AXI slave OCTOSPI1 clock gating This bit is set and reset by software.
pub type OCTOSPI1CKG_R = crate::BitReader<bool>;
///Field `OCTOSPI1CKG` writer - AXI slave OCTOSPI1 clock gating This bit is set and reset by software.
pub type OCTOSPI1CKG_W<'a, const O: u8> = crate::BitWriter<'a, u32, CKGAENR_SPEC, bool, O>;
///Field `AXIRAM1CKG` reader - AXI slave SRAM1 clock gating This bit is set and reset by software.
pub type AXIRAM1CKG_R = crate::BitReader<bool>;
///Field `AXIRAM1CKG` writer - AXI slave SRAM1 clock gating This bit is set and reset by software.
pub type AXIRAM1CKG_W<'a, const O: u8> = crate::BitWriter<'a, u32, CKGAENR_SPEC, bool, O>;
///Field `AXIRAM2CKG` reader - AXI matrix slave SRAM2 clock gating This bit is set and reset by software.
pub type AXIRAM2CKG_R = crate::BitReader<bool>;
///Field `AXIRAM2CKG` writer - AXI matrix slave SRAM2 clock gating This bit is set and reset by software.
pub type AXIRAM2CKG_W<'a, const O: u8> = crate::BitWriter<'a, u32, CKGAENR_SPEC, bool, O>;
///Field `AXIRAM3CKG` reader - AXI matrix slave SRAM3 clock gating This bit is set and reset by software.
pub type AXIRAM3CKG_R = crate::BitReader<bool>;
///Field `AXIRAM3CKG` writer - AXI matrix slave SRAM3 clock gating This bit is set and reset by software.
pub type AXIRAM3CKG_W<'a, const O: u8> = crate::BitWriter<'a, u32, CKGAENR_SPEC, bool, O>;
///Field `GFXMMUSCKG` reader - AXI matrix slave GFXMMU clock gating This bit is set and reset by software.
pub type GFXMMUSCKG_R = crate::BitReader<bool>;
///Field `GFXMMUSCKG` writer - AXI matrix slave GFXMMU clock gating This bit is set and reset by software.
pub type GFXMMUSCKG_W<'a, const O: u8> = crate::BitWriter<'a, u32, CKGAENR_SPEC, bool, O>;
///Field `ECCRAMCKG` reader - RAM error code correction (ECC) clock gating This bit is set and reset by software.
pub type ECCRAMCKG_R = crate::BitReader<bool>;
///Field `ECCRAMCKG` writer - RAM error code correction (ECC) clock gating This bit is set and reset by software.
pub type ECCRAMCKG_W<'a, const O: u8> = crate::BitWriter<'a, u32, CKGAENR_SPEC, bool, O>;
///Field `EXTICKG` reader - EXTI clock gating This bit is set and reset by software.
pub type EXTICKG_R = crate::BitReader<bool>;
///Field `EXTICKG` writer - EXTI clock gating This bit is set and reset by software.
pub type EXTICKG_W<'a, const O: u8> = crate::BitWriter<'a, u32, CKGAENR_SPEC, bool, O>;
///Field `JTAGCKG` reader - JTAG automatic clock gating This bit is set and reset by software.
pub type JTAGCKG_R = crate::BitReader<bool>;
///Field `JTAGCKG` writer - JTAG automatic clock gating This bit is set and reset by software.
pub type JTAGCKG_W<'a, const O: u8> = crate::BitWriter<'a, u32, CKGAENR_SPEC, bool, O>;
impl R {
    ///Bit 0 - AXI interconnect matrix clock gating This bit is set and reset by software.
    #[inline(always)]
    pub fn axickg(&self) -> AXICKG_R {
        AXICKG_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - AXI master AHB clock gating This bit is set and reset by software.
    #[inline(always)]
    pub fn ahbckg(&self) -> AHBCKG_R {
        AHBCKG_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - AXI master CPU clock gating This bit is set and reset by software.
    #[inline(always)]
    pub fn cpuckg(&self) -> CPUCKG_R {
        CPUCKG_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - AXI master SDMMC clock gating This bit is set and reset by software.
    #[inline(always)]
    pub fn sdmmcckg(&self) -> SDMMCCKG_R {
        SDMMCCKG_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - AXI master MDMA clock gating This bit is set and reset by software.
    #[inline(always)]
    pub fn mdmackg(&self) -> MDMACKG_R {
        MDMACKG_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - AXI master DMA2D clock gating This bit is set and reset by software.
    #[inline(always)]
    pub fn dma2dckg(&self) -> DMA2DCKG_R {
        DMA2DCKG_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - AXI master LTDC clock gating This bit is set and reset by software.
    #[inline(always)]
    pub fn ltdcckg(&self) -> LTDCCKG_R {
        LTDCCKG_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - AXI master GFXMMU clock gating This bit is set and reset by software.
    #[inline(always)]
    pub fn gfxmmumckg(&self) -> GFXMMUMCKG_R {
        GFXMMUMCKG_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - AXI slave AHB12 clock gating This bit is set and reset by software.
    #[inline(always)]
    pub fn ahb12ckg(&self) -> AHB12CKG_R {
        AHB12CKG_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - AXI slave AHB34 clock gating This bit is set and reset by software.
    #[inline(always)]
    pub fn ahb34ckg(&self) -> AHB34CKG_R {
        AHB34CKG_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - AXI slave Flash interface (FLIFT) clock gating This bit is set and reset by software.
    #[inline(always)]
    pub fn fliftckg(&self) -> FLIFTCKG_R {
        FLIFTCKG_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - AXI slave OCTOSPI2 clock gating This bit is set and reset by software.
    #[inline(always)]
    pub fn octospi2ckg(&self) -> OCTOSPI2CKG_R {
        OCTOSPI2CKG_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - AXI slave FMC clock gating This bit is set and reset by software.
    #[inline(always)]
    pub fn fmcckg(&self) -> FMCCKG_R {
        FMCCKG_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - AXI slave OCTOSPI1 clock gating This bit is set and reset by software.
    #[inline(always)]
    pub fn octospi1ckg(&self) -> OCTOSPI1CKG_R {
        OCTOSPI1CKG_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - AXI slave SRAM1 clock gating This bit is set and reset by software.
    #[inline(always)]
    pub fn axiram1ckg(&self) -> AXIRAM1CKG_R {
        AXIRAM1CKG_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - AXI matrix slave SRAM2 clock gating This bit is set and reset by software.
    #[inline(always)]
    pub fn axiram2ckg(&self) -> AXIRAM2CKG_R {
        AXIRAM2CKG_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - AXI matrix slave SRAM3 clock gating This bit is set and reset by software.
    #[inline(always)]
    pub fn axiram3ckg(&self) -> AXIRAM3CKG_R {
        AXIRAM3CKG_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - AXI matrix slave GFXMMU clock gating This bit is set and reset by software.
    #[inline(always)]
    pub fn gfxmmusckg(&self) -> GFXMMUSCKG_R {
        GFXMMUSCKG_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 29 - RAM error code correction (ECC) clock gating This bit is set and reset by software.
    #[inline(always)]
    pub fn eccramckg(&self) -> ECCRAMCKG_R {
        ECCRAMCKG_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - EXTI clock gating This bit is set and reset by software.
    #[inline(always)]
    pub fn extickg(&self) -> EXTICKG_R {
        EXTICKG_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - JTAG automatic clock gating This bit is set and reset by software.
    #[inline(always)]
    pub fn jtagckg(&self) -> JTAGCKG_R {
        JTAGCKG_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    ///Bit 0 - AXI interconnect matrix clock gating This bit is set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn axickg(&mut self) -> AXICKG_W<0> {
        AXICKG_W::new(self)
    }
    ///Bit 1 - AXI master AHB clock gating This bit is set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn ahbckg(&mut self) -> AHBCKG_W<1> {
        AHBCKG_W::new(self)
    }
    ///Bit 2 - AXI master CPU clock gating This bit is set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn cpuckg(&mut self) -> CPUCKG_W<2> {
        CPUCKG_W::new(self)
    }
    ///Bit 3 - AXI master SDMMC clock gating This bit is set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn sdmmcckg(&mut self) -> SDMMCCKG_W<3> {
        SDMMCCKG_W::new(self)
    }
    ///Bit 4 - AXI master MDMA clock gating This bit is set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn mdmackg(&mut self) -> MDMACKG_W<4> {
        MDMACKG_W::new(self)
    }
    ///Bit 5 - AXI master DMA2D clock gating This bit is set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn dma2dckg(&mut self) -> DMA2DCKG_W<5> {
        DMA2DCKG_W::new(self)
    }
    ///Bit 6 - AXI master LTDC clock gating This bit is set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn ltdcckg(&mut self) -> LTDCCKG_W<6> {
        LTDCCKG_W::new(self)
    }
    ///Bit 7 - AXI master GFXMMU clock gating This bit is set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn gfxmmumckg(&mut self) -> GFXMMUMCKG_W<7> {
        GFXMMUMCKG_W::new(self)
    }
    ///Bit 8 - AXI slave AHB12 clock gating This bit is set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn ahb12ckg(&mut self) -> AHB12CKG_W<8> {
        AHB12CKG_W::new(self)
    }
    ///Bit 9 - AXI slave AHB34 clock gating This bit is set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn ahb34ckg(&mut self) -> AHB34CKG_W<9> {
        AHB34CKG_W::new(self)
    }
    ///Bit 10 - AXI slave Flash interface (FLIFT) clock gating This bit is set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn fliftckg(&mut self) -> FLIFTCKG_W<10> {
        FLIFTCKG_W::new(self)
    }
    ///Bit 11 - AXI slave OCTOSPI2 clock gating This bit is set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn octospi2ckg(&mut self) -> OCTOSPI2CKG_W<11> {
        OCTOSPI2CKG_W::new(self)
    }
    ///Bit 12 - AXI slave FMC clock gating This bit is set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn fmcckg(&mut self) -> FMCCKG_W<12> {
        FMCCKG_W::new(self)
    }
    ///Bit 13 - AXI slave OCTOSPI1 clock gating This bit is set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn octospi1ckg(&mut self) -> OCTOSPI1CKG_W<13> {
        OCTOSPI1CKG_W::new(self)
    }
    ///Bit 14 - AXI slave SRAM1 clock gating This bit is set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn axiram1ckg(&mut self) -> AXIRAM1CKG_W<14> {
        AXIRAM1CKG_W::new(self)
    }
    ///Bit 15 - AXI matrix slave SRAM2 clock gating This bit is set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn axiram2ckg(&mut self) -> AXIRAM2CKG_W<15> {
        AXIRAM2CKG_W::new(self)
    }
    ///Bit 16 - AXI matrix slave SRAM3 clock gating This bit is set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn axiram3ckg(&mut self) -> AXIRAM3CKG_W<16> {
        AXIRAM3CKG_W::new(self)
    }
    ///Bit 17 - AXI matrix slave GFXMMU clock gating This bit is set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn gfxmmusckg(&mut self) -> GFXMMUSCKG_W<17> {
        GFXMMUSCKG_W::new(self)
    }
    ///Bit 29 - RAM error code correction (ECC) clock gating This bit is set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn eccramckg(&mut self) -> ECCRAMCKG_W<29> {
        ECCRAMCKG_W::new(self)
    }
    ///Bit 30 - EXTI clock gating This bit is set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn extickg(&mut self) -> EXTICKG_W<30> {
        EXTICKG_W::new(self)
    }
    ///Bit 31 - JTAG automatic clock gating This bit is set and reset by software.
    #[inline(always)]
    #[must_use]
    pub fn jtagckg(&mut self) -> JTAGCKG_W<31> {
        JTAGCKG_W::new(self)
    }
    ///Writes raw bits to the register.
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
///RCC AXI clocks gating enable register
///
///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [ckgaenr](index.html) module
pub struct CKGAENR_SPEC;
impl crate::RegisterSpec for CKGAENR_SPEC {
    type Ux = u32;
}
///`read()` method returns [ckgaenr::R](R) reader structure
impl crate::Readable for CKGAENR_SPEC {
    type Reader = R;
}
///`write(|w| ..)` method takes [ckgaenr::W](W) writer structure
impl crate::Writable for CKGAENR_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
///`reset()` method sets CKGAENR to value 0
impl crate::Resettable for CKGAENR_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
