
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/libquantum_964B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000001 cycles: 2500058 heartbeat IPC: 3.99991 cumulative IPC: 3.99991 (Simulation time: 0 hr 0 min 26 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500058 (Simulation time: 0 hr 0 min 26 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 18173092 heartbeat IPC: 0.638039 cumulative IPC: 0.638039 (Simulation time: 0 hr 1 min 27 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 42782008 heartbeat IPC: 0.406357 cumulative IPC: 0.4965 (Simulation time: 0 hr 3 min 39 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 64076215 heartbeat IPC: 0.469611 cumulative IPC: 0.487202 (Simulation time: 0 hr 5 min 59 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 69090708 heartbeat IPC: 1.99422 cumulative IPC: 0.600685 (Simulation time: 0 hr 6 min 50 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 79522518 heartbeat IPC: 0.958607 cumulative IPC: 0.649161 (Simulation time: 0 hr 7 min 45 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 95458275 heartbeat IPC: 0.62752 cumulative IPC: 0.645451 (Simulation time: 0 hr 8 min 47 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 122431960 heartbeat IPC: 0.370732 cumulative IPC: 0.583665 (Simulation time: 0 hr 11 min 23 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 138834261 heartbeat IPC: 0.609671 cumulative IPC: 0.586793 (Simulation time: 0 hr 13 min 16 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 143756457 heartbeat IPC: 2.03161 cumulative IPC: 0.637139 (Simulation time: 0 hr 14 min 6 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 168804524 heartbeat IPC: 0.399232 cumulative IPC: 0.601307 (Simulation time: 0 hr 16 min 46 sec) 
Finished CPU 0 instructions: 100000002 cycles: 166304466 cumulative IPC: 0.601307 (Simulation time: 0 hr 16 min 46 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.601307 instructions: 100000002 cycles: 166304466
cpu0_DTLB TOTAL     ACCESS:    9084202  HIT:    9031204  MISS:      52998
cpu0_DTLB LOAD      ACCESS:    6205193  HIT:    6174003  MISS:      31190
cpu0_DTLB RFO       ACCESS:    2879009  HIT:    2857201  MISS:      21808
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 38.7912 cycles
cpu0_ITLB TOTAL     ACCESS:    1926792  HIT:    1926791  MISS:          1
cpu0_ITLB LOAD      ACCESS:    1926792  HIT:    1926791  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 217 cycles
cpu0_L1I TOTAL     ACCESS:         11  HIT:          7  MISS:          4
cpu0_L1I LOAD      ACCESS:         11  HIT:          7  MISS:          4
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 237.75 cycles
cpu0_STLB TOTAL     ACCESS:      52999  HIT:          0  MISS:      52999
cpu0_STLB LOAD      ACCESS:      31191  HIT:          0  MISS:      31191
cpu0_STLB RFO       ACCESS:      21808  HIT:          0  MISS:      21808
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 29.7946 cycles
cpu0_L1D TOTAL     ACCESS:    9384289  HIT:    5993849  MISS:    3390440
cpu0_L1D LOAD      ACCESS:    3615563  HIT:     225184  MISS:    3390379
cpu0_L1D RFO       ACCESS:    5715727  HIT:    5715703  MISS:         24
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      52999  HIT:      52962  MISS:         37
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 420.178 cycles
cpu0_L2C TOTAL     ACCESS:    4919978  HIT:    1529534  MISS:    3390444
cpu0_L2C LOAD      ACCESS:    3390383  HIT:          0  MISS:    3390383
cpu0_L2C RFO       ACCESS:         24  HIT:          0  MISS:         24
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    1529534  HIT:    1529534  MISS:          0
cpu0_L2C TRANSLATION ACCESS:         37  HIT:          0  MISS:         37
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 409.176 cycles
LLC TOTAL     ACCESS:    4913667  HIT:     269867  MISS:    4643800
LLC LOAD      ACCESS:    3390383  HIT:     178348  MISS:    3212035
LLC RFO       ACCESS:         24  HIT:         20  MISS:          4
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    1523223  HIT:      91478  MISS:    1431745
LLC TRANSLATION ACCESS:         37  HIT:         21  MISS:         16
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 283.019 cycles
Insertion Distribution: 
	LOAD 23457 0 0 0 0 81966 3383613 
	RFO 0 0 0 0 0 8 0 
	PREF 0 0 0 0 0 0 0 
	WRITEBACK 0 0 0 0 0 0 1445001 
	 4 0 0 0 0 16 9 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:    1768731  ROW_BUFFER_MISS:    1443290
 DBUS AVG_CONGESTED_CYCLE:    3.89811
 WQ ROW_BUFFER_HIT:     258597  ROW_BUFFER_MISS:    1192854  FULL:     361196


CPU 0 Branch Prediction Accuracy: 98.7463% MPKI: 2.70066 Average ROB Occupancy at Mispredict: 44.7818
Branch type MPKI
BRANCH_DIRECT_JUMP: 1e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 2.70053
BRANCH_DIRECT_CALL: 6e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 6e-05

