// Seed: 596275428
module module_0 (
    id_1,
    id_2,
    id_3,
    module_0,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(posedge (id_8) or negedge id_1) begin
    while (id_4) begin
      id_3 = id_7;
    end
  end
endmodule
module module_1 (
    output wor  id_0,
    input  wor  id_1,
    output wire id_2
);
  wire id_4;
  module_0(
      id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4
  );
  wire id_6;
  id_7(
      id_0, (1)
  );
endmodule
