# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 197 \
    name void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9 \
    op interface \
    ports { void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_address1 { O 6 vector } void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_ce1 { O 1 bit } void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_we1 { O 1 bit } void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 198 \
    name void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8 \
    op interface \
    ports { void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_address1 { O 6 vector } void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_ce1 { O 1 bit } void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_we1 { O 1 bit } void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 199 \
    name void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7 \
    op interface \
    ports { void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_address1 { O 6 vector } void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_ce1 { O 1 bit } void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_we1 { O 1 bit } void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 200 \
    name void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6 \
    op interface \
    ports { void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_address1 { O 6 vector } void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_ce1 { O 1 bit } void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_we1 { O 1 bit } void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 201 \
    name void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5 \
    op interface \
    ports { void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_address1 { O 6 vector } void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_ce1 { O 1 bit } void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_we1 { O 1 bit } void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 202 \
    name void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4 \
    op interface \
    ports { void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_address1 { O 6 vector } void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_ce1 { O 1 bit } void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_we1 { O 1 bit } void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 203 \
    name void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3 \
    op interface \
    ports { void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_address1 { O 6 vector } void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_ce1 { O 1 bit } void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_we1 { O 1 bit } void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 204 \
    name void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2 \
    op interface \
    ports { void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_address1 { O 6 vector } void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_ce1 { O 1 bit } void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_we1 { O 1 bit } void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 205 \
    name void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1 \
    op interface \
    ports { void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_address1 { O 6 vector } void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_ce1 { O 1 bit } void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_we1 { O 1 bit } void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 206 \
    name void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A \
    op interface \
    ports { void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_address1 { O 6 vector } void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_ce1 { O 1 bit } void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_we1 { O 1 bit } void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'void_SMM_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_A'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 207 \
    name p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10 \
    op interface \
    ports { p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_address1 { O 6 vector } p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_ce1 { O 1 bit } p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_we1 { O 1 bit } p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10_d1 { O 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'p_ZZ3SMMILj1ELj500ELj50EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1A_10'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 195 \
    name connect_4 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_connect_4 \
    op interface \
    ports { connect_4_dout { I 32 vector } connect_4_num_data_valid { I 7 vector } connect_4_fifo_cap { I 7 vector } connect_4_empty_n { I 1 bit } connect_4_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 196 \
    name B_ROW_load \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_B_ROW_load \
    op interface \
    ports { B_ROW_load { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName LeNet_wrapper_flow_control_loop_pipe_sequential_init_U
set CompName LeNet_wrapper_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix LeNet_wrapper_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


