// Seed: 2662768032
module module_0 ();
  reg id_1, id_2, id_3, id_4, id_5, id_6, id_7, id_8, id_9, id_10;
  always @(posedge id_2 == id_3 or negedge 1 - -1) if (1) id_1 <= id_4;
  assign {id_10, -1'b0} = (1);
  assign module_1.id_9  = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd59,
    parameter id_9 = 32'd57
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5
);
  input wire id_5;
  module_0 modCall_1 ();
  input wire _id_4;
  output wire id_3;
  input wire id_2;
  inout logic [7:0] id_1;
  assign id_1[-1'b0] = id_4;
  wire id_6;
  parameter id_7 = -1;
  wand id_8 = 1'h0;
  wire [id_4 : 1 'b0] _id_9;
  xnor primCall (id_1, id_2, id_5);
  always @(posedge id_9) begin : LABEL_0
    `define pp_10 0
  end
  wire [id_9 : -1] id_11;
  logic id_12, id_13, id_14;
endmodule
