<session version="1.1" release="S-2021.09-SP2" timestp="2022-07-22 21:32:57 GMT">
  <info>
    <attr name="datetime" value="Sat Jul 23 09:01:44 2022
"/>
    <attr name="command" value="urg -report cov_rep -dir results/BOOT/config_ss_boot_test.vdb/ results/DDR/acpu_bfm_ddr_init_test.vdb/ results/DDR/bcpu_bfm_ddr_init_test.vdb/ results/DDR/fpga_bfm_ddr_init_test.vdb/ results/DMA/acpu_bfm_dma_test.vdb/ results/DMA/bcpu_bfm_dma_base_test.vdb/ results/DMA/bcpu_bfm_dma_MemToPeripheral_test.vdb/ results/DMA/bcpu_bfm_dma_PeripheralToMemory_test.vdb/ results/DMA/bcpu_bfm_dma_SpiToMemory_test.vdb/ results/DMA/bcpu_bfm_dma_SramBanks_test.vdb/ results/DMA/bcpu_bfm_dma_SramIntraBankFixedBurst_test.vdb/ results/DMA/bcpu_bfm_dma_SramIntraBank_test.vdb/ results/DMA/bcpu_bfm_dma_SramToUart0ToUart1_test.vdb/ results/DMA/bcpu_bfm_dma_test.vdb/ results/GPIO/acpu_bfm_gpio_test.vdb/ results/GPIO/bcpu_bfm_gpio_test.vdb/ results/GPT/acpu_bfm_gpt_test.vdb/ results/GPT/bcpu_bfm_gpt_test.vdb/ results/I2C/acpu_bfm_i2c_test.vdb/ results/I2C/bcpu_bfm_i2c_master_rx_without_dma_test.vdb/ results/I2C/bcpu_bfm_i2c_master_tx_without_dma_test.vdb/ results/I2C/bcpu_bfm_i2c_reset_state_test.vdb/ results/I2C/bcpu_bfm_i2c_rw_inverting_bits_test.vdb/ results/I2C/bcpu_bfm_i2c_slv_rx_without_dma_test.vdb/ results/I2C/bcpu_bfm_i2c_slv_tx_without_dma_test.vdb/ results/I2C/bcpu_bfm_i2c_test.vdb/ results/SCU/acpu_bfm_scu_test.vdb/ results/SCU/bcpu_bfm_scu_test.vdb/ results/SPI/acpu_bfm_spi_test.vdb/ results/SPI/bcpu_bfm_spi_test.vdb/ results/SRAM/acpu_bfm_sram_test.vdb/ results/SRAM/bcpu_bfm_sram_test.vdb/ results/UART0/acpu_bfm_uart0_test.vdb/ results/UART0/bcpu_bfm_uart0_directed_test.vdb/ results/UART0/bcpu_bfm_uart0_test.vdb/ results/UART1/acpu_bfm_uart1_test.vdb/ results/UART1/bcpu_bfm_uart1_test.vdb/ results/WDT/acpu_bfm_wdt_test.vdb/ results/WDT/bcpu_bfm_wdt_test.vdb/ -full64 -elfile tb_src/usr_envs/DMA/dma_exclusion.el tb_src/usr_envs/I2C/only_interface.el tb_src/usr_envs/UART0/Uart0_top_exclusion.el tb_src/usr_envs/UART1/Uart1_top_exclusion.el tb_src/usr_envs/DDR/exclusions_rtl_0.2/ddr_exclusions.el"/>
    <attr name="top_instance" value="config_ss_tb"/>
  </info>
  <hvp>
    <datadef>
      <metdef name="Line" type="ratio" aggregator="average" builtin="1" />
      <metdef name="Cond" type="ratio" aggregator="average" builtin="1" />
      <metdef name="Toggle" type="ratio" aggregator="average" builtin="1" />
      <metdef name="FSM" type="ratio" aggregator="average" builtin="1" />
      <metdef name="Branch" type="ratio" aggregator="average" builtin="1" />
      <metdef name="Assert" type="ratio" aggregator="average" builtin="1" />
    </datadef>
  </hvp>
  <old_coverage>
  <scope type="top" name="top">
    <metric name="Line" value="53879/88030" />
    <metric name="Cond" value="51615/92175" />
    <metric name="Toggle" value="1879439/6584392" />
    <metric name="FSM" value="187/1435" />
    <metric name="Branch" value="71437/121297" />
    <metric name="Assert" value="20/416" />
  </scope>
  <scope type="instance" name="top">
  </scope>
  <scope type="group" name="top">
  </scope>
  <scope type="assert" name="Statistics">
    <scorelist type="total" name="Design Hierarchy Assert">
      <score name="Assert" value="20/416" />
      <score name="Score" value="4.81" />
    </scorelist>
    <scorelist type="total" name="Module List Assert">
      <score name="Assert" value="8/207" />
      <score name="Score" value="3.86" />
    </scorelist>
    <scorelist type="total" name="Assertion">
      <score name="Assert" value="26/446" />
      <score name="Score" value="5.83" />
    </scorelist>
  </scope>
  </old_coverage>
</session>