{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1460537123863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition " "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1460537123864 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 13 04:45:23 2016 " "Processing started: Wed Apr 13 04:45:23 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1460537123864 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537123864 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SoCKit_DDR3_RTL_Test -c SoCKit_DDR3_RTL_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off SoCKit_DDR3_RTL_Test -c SoCKit_DDR3_RTL_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537123864 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1460537128588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/Avalon_bus_RW_Test.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/Avalon_bus_RW_Test.v" { { "Info" "ISGN_ENTITY_NAME" "1 Avalon_bus_RW_Test " "Found entity 1: Avalon_bus_RW_Test" {  } { { "FPGA_DDR3/Avalon_bus_RW_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/Avalon_bus_RW_Test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3 " "Found entity 1: fpga_ddr3" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_0002 " "Found entity 1: fpga_ddr3_0002" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_mm_interconnect_1 " "Found entity 1: fpga_ddr3_mm_interconnect_1" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_mm_interconnect_1.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_translator.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_master_translator.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_dmaster " "Found entity 1: fpga_ddr3_dmaster" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_controller.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_synchronizer.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_dmaster_p2b_adapter " "Found entity 1: fpga_ddr3_dmaster_p2b_adapter" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_p2b_adapter.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_dmaster_b2p_adapter " "Found entity 1: fpga_ddr3_dmaster_b2p_adapter" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_b2p_adapter.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142624 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142624 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142624 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142624 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142624 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142624 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_sc_fifo.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_dmaster_timing_adt " "Found entity 1: fpga_ddr3_dmaster_timing_adt" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_timing_adt.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_jtag_interface.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142633 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142633 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_sld_node.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_clock_crosser.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_std_synchronizer_nocut.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_pipeline_base.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_idle_remover.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_idle_inserter.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0 " "Found entity 1: fpga_ddr3_s0" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142642 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_ddr3_s0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at fpga_ddr3_s0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460537142643 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_ddr3_s0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at fpga_ddr3_s0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460537142643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_mm_interconnect_0_router_002_default_decode " "Found entity 1: fpga_ddr3_s0_mm_interconnect_0_router_002_default_decode" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142644 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_ddr3_s0_mm_interconnect_0_router_002 " "Found entity 2: fpga_ddr3_s0_mm_interconnect_0_router_002" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_agent.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_mm_interconnect_0_cmd_mux " "Found entity 1: fpga_ddr3_s0_mm_interconnect_0_cmd_mux" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001 " "Found entity 1: fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_reorder_memory.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142651 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_reorder_memory.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_ddr3_s0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at fpga_ddr3_s0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460537142651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_ddr3_s0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at fpga_ddr3_s0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460537142651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_mm_interconnect_0_router_003_default_decode " "Found entity 1: fpga_ddr3_s0_mm_interconnect_0_router_003_default_decode" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142652 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_ddr3_s0_mm_interconnect_0_router_003 " "Found entity 2: fpga_ddr3_s0_mm_interconnect_0_router_003" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142653 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_mm_interconnect_0_rsp_mux_002 " "Found entity 1: fpga_ddr3_s0_mm_interconnect_0_rsp_mux_002" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_mux_002.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: fpga_ddr3_s0_mm_interconnect_0_rsp_mux_001" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_reg_file.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_siii_phase_decode.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003 " "Found entity 1: fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_wrapper.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_irq_mapper " "Found entity 1: fpga_ddr3_s0_irq_mapper" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_irq_mapper.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142661 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_ddr3_s0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at fpga_ddr3_s0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460537142662 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_ddr3_s0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at fpga_ddr3_s0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460537142662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_mm_interconnect_0_router_001_default_decode " "Found entity 1: fpga_ddr3_s0_mm_interconnect_0_router_001_default_decode" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142663 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_ddr3_s0_mm_interconnect_0_router_001 " "Found entity 2: fpga_ddr3_s0_mm_interconnect_0_router_001" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_mm_bridge.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_mm_interconnect_0_rsp_demux_001 " "Found entity 1: fpga_ddr3_s0_mm_interconnect_0_rsp_demux_001" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_traffic_limiter.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_sv_phase_decode.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142677 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142677 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142677 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_ddr3_s0_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at fpga_ddr3_s0_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460537142678 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_ddr3_s0_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at fpga_ddr3_s0_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460537142678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_mm_interconnect_0_router_006_default_decode " "Found entity 1: fpga_ddr3_s0_mm_interconnect_0_router_006_default_decode" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142679 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_ddr3_s0_mm_interconnect_0_router_006 " "Found entity 2: fpga_ddr3_s0_mm_interconnect_0_router_006" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142679 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_ddr3_s0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at fpga_ddr3_s0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460537142679 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_ddr3_s0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at fpga_ddr3_s0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460537142679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_mm_interconnect_0_router_default_decode " "Found entity 1: fpga_ddr3_s0_mm_interconnect_0_router_default_decode" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142680 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_ddr3_s0_mm_interconnect_0_router " "Found entity 2: fpga_ddr3_s0_mm_interconnect_0_router" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_mm_interconnect_0 " "Found entity 1: fpga_ddr3_s0_mm_interconnect_0" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142688 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_ddr3_s0_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at fpga_ddr3_s0_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_004.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460537142689 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_ddr3_s0_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at fpga_ddr3_s0_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_004.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1460537142689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_mm_interconnect_0_router_004_default_decode " "Found entity 1: fpga_ddr3_s0_mm_interconnect_0_router_004_default_decode" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_004.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142690 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_ddr3_s0_mm_interconnect_0_router_004 " "Found entity 2: fpga_ddr3_s0_mm_interconnect_0_router_004" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_004.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_mm_interconnect_0_cmd_demux_002 " "Found entity 1: fpga_ddr3_s0_mm_interconnect_0_cmd_demux_002" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_rst.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_mm_interconnect_0_rsp_mux " "Found entity 1: fpga_ddr3_s0_mm_interconnect_0_rsp_mux" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_sv_wrapper.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_burst_uncompressor.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_reg_file.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_simple_avalon_mm_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_simple_avalon_mm_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_simple_avalon_mm_bridge " "Found entity 1: altera_mem_if_simple_avalon_mm_bridge" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_simple_avalon_mm_bridge.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_simple_avalon_mm_bridge.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_master_agent.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: fpga_ddr3_s0_mm_interconnect_0_cmd_demux_001" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_phase_decode.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_mgr.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_mm_interconnect_0_cmd_demux " "Found entity 1: fpga_ddr3_s0_mm_interconnect_0_cmd_demux" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_s0_mm_interconnect_0_rsp_demux_003 " "Found entity 1: fpga_ddr3_s0_mm_interconnect_0_rsp_demux_003" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_demux_003.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_siii_wrapper.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_clock_pair_generator " "Found entity 1: fpga_ddr3_p0_clock_pair_generator" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_clock_pair_generator.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_acv_hard_addr_cmd_pads " "Found entity 1: fpga_ddr3_p0_acv_hard_addr_cmd_pads" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_acv_hard_memphy " "Found entity 1: fpga_ddr3_p0_acv_hard_memphy" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_memphy.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_acv_ldc " "Found entity 1: fpga_ddr3_p0_acv_ldc" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_ldc.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_acv_hard_io_pads " "Found entity 1: fpga_ddr3_p0_acv_hard_io_pads" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_io_pads.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_generic_ddio " "Found entity 1: fpga_ddr3_p0_generic_ddio" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_generic_ddio.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_reset " "Found entity 1: fpga_ddr3_p0_reset" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_reset_sync " "Found entity 1: fpga_ddr3_p0_reset_sync" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset_sync.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_phy_csr " "Found entity 1: fpga_ddr3_p0_phy_csr" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_phy_csr.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_iss_probe " "Found entity 1: fpga_ddr3_p0_iss_probe" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_iss_probe.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0 " "Found entity 1: fpga_ddr3_p0" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_p0_altdqdqs " "Found entity 1: fpga_ddr3_p0_altdqdqs" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_altdqdqs.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_ddr3_pll0 " "Found entity 1: fpga_ddr3_pll0" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_pll0.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537142779 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "SoCKit_DDR3_RTL_Test.v(498) " "Verilog HDL Module Instantiation warning at SoCKit_DDR3_RTL_Test.v(498): ignored dangling comma in List of Port Connections" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 498 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1460537142978 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "SoCKit_DDR3_RTL_Test SoCKit_DDR3_RTL_Test.v(224) " "Verilog Module Declaration warning at SoCKit_DDR3_RTL_Test.v(224): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"SoCKit_DDR3_RTL_Test\"" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 224 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537142978 ""}
{ "Warning" "WSGN_SEARCH_FILE" "SoCKit_DDR3_RTL_Test.v 1 1 " "Using design file SoCKit_DDR3_RTL_Test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SoCKit_DDR3_RTL_Test " "Found entity 1: SoCKit_DDR3_RTL_Test" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537142979 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1460537142979 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SoCKit_DDR3_RTL_Test " "Elaborating entity \"SoCKit_DDR3_RTL_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1460537142995 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 SoCKit_DDR3_RTL_Test.v(535) " "Verilog HDL assignment warning at SoCKit_DDR3_RTL_Test.v(535): truncated value with size 4 to match size of target (3)" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460537142999 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 SoCKit_DDR3_RTL_Test.v(540) " "Verilog HDL assignment warning at SoCKit_DDR3_RTL_Test.v(540): truncated value with size 32 to match size of target (24)" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460537142999 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[3\] SoCKit_DDR3_RTL_Test.v(358) " "Output port \"LED\[3\]\" at SoCKit_DDR3_RTL_Test.v(358) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 358 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460537143000 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B SoCKit_DDR3_RTL_Test.v(399) " "Output port \"VGA_B\" at SoCKit_DDR3_RTL_Test.v(399) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 399 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460537143000 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G SoCKit_DDR3_RTL_Test.v(402) " "Output port \"VGA_G\" at SoCKit_DDR3_RTL_Test.v(402) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 402 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460537143000 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R SoCKit_DDR3_RTL_Test.v(404) " "Output port \"VGA_R\" at SoCKit_DDR3_RTL_Test.v(404) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 404 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460537143000 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT SoCKit_DDR3_RTL_Test.v(234) " "Output port \"AUD_DACDAT\" at SoCKit_DDR3_RTL_Test.v(234) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 234 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460537143001 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_I2C_SCLK SoCKit_DDR3_RTL_Test.v(236) " "Output port \"AUD_I2C_SCLK\" at SoCKit_DDR3_RTL_Test.v(236) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 236 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460537143001 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_MUTE SoCKit_DDR3_RTL_Test.v(238) " "Output port \"AUD_MUTE\" at SoCKit_DDR3_RTL_Test.v(238) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 238 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460537143001 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK SoCKit_DDR3_RTL_Test.v(239) " "Output port \"AUD_XCK\" at SoCKit_DDR3_RTL_Test.v(239) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460537143001 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_SCL SoCKit_DDR3_RTL_Test.v(346) " "Output port \"HSMC_SCL\" at SoCKit_DDR3_RTL_Test.v(346) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 346 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460537143001 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TEMP_CS_n SoCKit_DDR3_RTL_Test.v(381) " "Output port \"TEMP_CS_n\" at SoCKit_DDR3_RTL_Test.v(381) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 381 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460537143001 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TEMP_DIN SoCKit_DDR3_RTL_Test.v(382) " "Output port \"TEMP_DIN\" at SoCKit_DDR3_RTL_Test.v(382) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 382 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460537143001 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TEMP_SCLK SoCKit_DDR3_RTL_Test.v(384) " "Output port \"TEMP_SCLK\" at SoCKit_DDR3_RTL_Test.v(384) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 384 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460537143001 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "USB_EMPTY SoCKit_DDR3_RTL_Test.v(389) " "Output port \"USB_EMPTY\" at SoCKit_DDR3_RTL_Test.v(389) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 389 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460537143001 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "USB_FULL SoCKit_DDR3_RTL_Test.v(390) " "Output port \"USB_FULL\" at SoCKit_DDR3_RTL_Test.v(390) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 390 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460537143001 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_n SoCKit_DDR3_RTL_Test.v(400) " "Output port \"VGA_BLANK_n\" at SoCKit_DDR3_RTL_Test.v(400) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 400 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460537143001 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK SoCKit_DDR3_RTL_Test.v(401) " "Output port \"VGA_CLK\" at SoCKit_DDR3_RTL_Test.v(401) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 401 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460537143001 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS SoCKit_DDR3_RTL_Test.v(403) " "Output port \"VGA_HS\" at SoCKit_DDR3_RTL_Test.v(403) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 403 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460537143001 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_n SoCKit_DDR3_RTL_Test.v(405) " "Output port \"VGA_SYNC_n\" at SoCKit_DDR3_RTL_Test.v(405) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 405 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460537143001 "|SoCKit_DDR3_RTL_Test"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS SoCKit_DDR3_RTL_Test.v(406) " "Output port \"VGA_VS\" at SoCKit_DDR3_RTL_Test.v(406) has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 406 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460537143001 "|SoCKit_DDR3_RTL_Test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3 fpga_ddr3:fpga_ddr3_inst " "Elaborating entity \"fpga_ddr3\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\"" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_inst" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537143026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_0002 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst " "Elaborating entity \"fpga_ddr3_0002\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3.v" "fpga_ddr3_inst" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537143038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_pll0 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0 " "Elaborating entity \"fpga_ddr3_pll0\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" "pll0" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537143104 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular pll emif simulation models fpga_ddr3_pll0.sv(159) " "Verilog HDL Display System Task info at fpga_ddr3_pll0.sv(159): Using Regular pll emif simulation models" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_pll0.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_pll0.sv" 159 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537143106 "|SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_pll0:pll0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0 " "Elaborating entity \"fpga_ddr3_p0\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" "p0" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537143126 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models fpga_ddr3_p0.sv(405) " "Verilog HDL Display System Task info at fpga_ddr3_p0.sv(405): Using Regular core emif simulation models" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537143130 "|SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_acv_hard_memphy fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy " "Elaborating entity \"fpga_ddr3_p0_acv_hard_memphy\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0.sv" "umemphy" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537143183 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seq_calib_init_reg fpga_ddr3_p0_acv_hard_memphy.v(436) " "Verilog HDL or VHDL warning at fpga_ddr3_p0_acv_hard_memphy.v(436): object \"seq_calib_init_reg\" assigned a value but never read" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_memphy.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_memphy.v" 436 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1460537143187 "|SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 fpga_ddr3_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at fpga_ddr3_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_memphy.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460537143188 "|SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_reset fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_reset:ureset " "Elaborating entity \"fpga_ddr3_p0_reset\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_reset:ureset\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_memphy.v" "ureset" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_memphy.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537143286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_reset_sync fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_reset:ureset\|fpga_ddr3_p0_reset_sync:ureset_afi_clk " "Elaborating entity \"fpga_ddr3_p0_reset_sync\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_reset:ureset\|fpga_ddr3_p0_reset_sync:ureset_afi_clk\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset.v" "ureset_afi_clk" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537143292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_reset_sync fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_reset:ureset\|fpga_ddr3_p0_reset_sync:ureset_ctl_reset_clk " "Elaborating entity \"fpga_ddr3_p0_reset_sync\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_reset:ureset\|fpga_ddr3_p0_reset_sync:ureset_ctl_reset_clk\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset.v" "ureset_ctl_reset_clk" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537143301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_reset_sync fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_reset:ureset\|fpga_ddr3_p0_reset_sync:ureset_addr_cmd_clk " "Elaborating entity \"fpga_ddr3_p0_reset_sync\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_reset:ureset\|fpga_ddr3_p0_reset_sync:ureset_addr_cmd_clk\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset.v" "ureset_addr_cmd_clk" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537143309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_reset_sync fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_reset:ureset\|fpga_ddr3_p0_reset_sync:ureset_avl_clk " "Elaborating entity \"fpga_ddr3_p0_reset_sync\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_reset:ureset\|fpga_ddr3_p0_reset_sync:ureset_avl_clk\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset.v" "ureset_avl_clk" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_reset.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537143322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_acv_ldc fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_ldc:memphy_ldc " "Elaborating entity \"fpga_ddr3_p0_acv_ldc\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_ldc:memphy_ldc\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537143330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_acv_hard_io_pads fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"fpga_ddr3_p0_acv_hard_io_pads\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537143337 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..68\] fpga_ddr3_p0_acv_hard_io_pads.v(192) " "Output port \"ddio_phy_dqdin\[179..68\]\" at fpga_ddr3_p0_acv_hard_io_pads.v(192) has no driver" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_io_pads.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_io_pads.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460537143347 "|SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] fpga_ddr3_p0_acv_hard_io_pads.v(192) " "Output port \"ddio_phy_dqdin\[35..32\]\" at fpga_ddr3_p0_acv_hard_io_pads.v(192) has no driver" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_io_pads.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_io_pads.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1460537143347 "|SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_acv_hard_addr_cmd_pads fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"fpga_ddr3_p0_acv_hard_addr_cmd_pads\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_io_pads.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537143363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_generic_ddio fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|fpga_ddr3_p0_generic_ddio:uaddress_pad " "Elaborating entity \"fpga_ddr3_p0_generic_ddio\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|fpga_ddr3_p0_generic_ddio:uaddress_pad\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537143434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_generic_ddio fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|fpga_ddr3_p0_generic_ddio:ubank_pad " "Elaborating entity \"fpga_ddr3_p0_generic_ddio\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|fpga_ddr3_p0_generic_ddio:ubank_pad\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537143473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_generic_ddio fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|fpga_ddr3_p0_generic_ddio:ucmd_pad " "Elaborating entity \"fpga_ddr3_p0_generic_ddio\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|fpga_ddr3_p0_generic_ddio:ucmd_pad\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537143485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_generic_ddio fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|fpga_ddr3_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"fpga_ddr3_p0_generic_ddio\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|fpga_ddr3_p0_generic_ddio:ureset_n_pad\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537143504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537143548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537143556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537143556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537143556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537143556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537143556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537143556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537143556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537143556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537143556 ""}  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460537143556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537143603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537143603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537143604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_clock_pair_generator fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|fpga_ddr3_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"fpga_ddr3_p0_clock_pair_generator\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|fpga_ddr3_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537143610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_p0_altdqdqs fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"fpga_ddr3_p0_altdqdqs\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537143616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_altdqdqs.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537143627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0 " "Elaborating entity \"fpga_ddr3_s0\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" "s0" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537143817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_rst fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst " "Elaborating entity \"altera_mem_if_sequencer_rst\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "sequencer_rst" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537143850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "cpu_inst" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537143855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537143983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537143998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altsyncram" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537144034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537144046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144046 ""}  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460537144046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mri1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mri1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mri1 " "Found entity 1: altsyncram_mri1" {  } { { "db/altsyncram_mri1.tdf" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/db/altsyncram_mri1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537144099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537144099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mri1 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated " "Elaborating entity \"altsyncram_mri1\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537144100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537144124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_mgr fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst " "Elaborating entity \"sequencer_scc_mgr\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "sequencer_scc_mgr_inst" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537144140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_reg_file fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst " "Elaborating entity \"sequencer_scc_reg_file\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_mgr.sv" "sequencer_scc_reg_file_inst" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_mgr.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537144257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_reg_file.v" "altdpram_component" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537144306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_reg_file.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537144317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Instantiated megafunction \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 19 " "Parameter \"width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 6 " "Parameter \"widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144318 ""}  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_reg_file.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460537144318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_k3s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_k3s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_k3s1 " "Found entity 1: dpram_k3s1" {  } { { "db/dpram_k3s1.tdf" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/db/dpram_k3s1.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537144366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537144366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_k3s1 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated " "Elaborating entity \"dpram_k3s1\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537144367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537144438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537144438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode " "Elaborating entity \"decode_5la\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode\"" {  } { { "db/dpram_k3s1.tdf" "wr_decode" { Text "/home/diana/SoCKit_DDR3_RTL_Test/db/dpram_k3s1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537144439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537144486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537144486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux " "Elaborating entity \"mux_7hb\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux\"" {  } { { "db/dpram_k3s1.tdf" "rd_mux" { Text "/home/diana/SoCKit_DDR3_RTL_Test/db/dpram_k3s1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537144487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_wrapper fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper " "Elaborating entity \"sequencer_scc_acv_wrapper\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_mgr.sv" "sequencer_scc_family_wrapper" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_mgr.sv" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537144494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_phase_decode fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst " "Elaborating entity \"sequencer_scc_acv_phase_decode\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_wrapper.sv" "sequencer_scc_phase_decode_dqe_inst" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_scc_acv_wrapper.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537144506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_reg_file fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst " "Elaborating entity \"sequencer_reg_file\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "sequencer_reg_file_inst" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537144511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_reg_file.sv" "altsyncram_component" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_reg_file.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537144523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_reg_file.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_reg_file.sv" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537144534 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144534 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144534 ""}  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_reg_file.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/sequencer_reg_file.sv" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460537144534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9v1 " "Found entity 1: altsyncram_c9v1" {  } { { "db/altsyncram_c9v1.tdf" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/db/altsyncram_c9v1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537144584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537144584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9v1 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated " "Elaborating entity \"altsyncram_c9v1\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537144585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_simple_avalon_mm_bridge fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge " "Elaborating entity \"altera_mem_if_simple_avalon_mm_bridge\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "hphy_bridge" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537144612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_mem_no_ifdef_params fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem " "Elaborating entity \"altera_mem_if_sequencer_mem_no_ifdef_params\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "sequencer_mem" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537144618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "the_altsyncram" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537144628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537144638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5888 " "Parameter \"maximum_depth\" = \"5888\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5888 " "Parameter \"numwords_a\" = \"5888\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fpga_ddr3_s0_sequencer_mem.hex " "Parameter \"init_file\" = \"fpga_ddr3_s0_sequencer_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537144639 ""}  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460537144639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qfj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qfj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qfj1 " "Found entity 1: altsyncram_qfj1" {  } { { "db/altsyncram_qfj1.tdf" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/db/altsyncram_qfj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537144693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537144693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qfj1 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_qfj1:auto_generated " "Elaborating entity \"altsyncram_qfj1\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_qfj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537144694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_avalon_mm_bridge:seq_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|altera_avalon_mm_bridge:seq_bridge\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "seq_bridge" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537144954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_mm_interconnect_0 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"fpga_ddr3_s0_mm_interconnect_0\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "mm_interconnect_0" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537144977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" "cpu_inst_data_master_translator" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:seq_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:seq_bridge_m0_translator\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" "seq_bridge_m0_translator" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_translator" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" "hphy_bridge_s0_translator" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" 663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" "sequencer_mem_s1_translator" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" "sequencer_scc_mgr_inst_avl_translator" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" 791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" "sequencer_reg_file_inst_avl_translator" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" "cpu_inst_data_master_agent" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:seq_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:seq_bridge_m0_agent\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" "seq_bridge_m0_agent" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" 1017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_agent" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" 1098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" "hphy_bridge_s0_agent" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" "hphy_bridge_s0_agent_rsp_fifo" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" 1223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_mm_interconnect_0_router fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_router:router " "Elaborating entity \"fpga_ddr3_s0_mm_interconnect_0_router\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_router:router\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" "router" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" 1614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_mm_interconnect_0_router_default_decode fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_router:router\|fpga_ddr3_s0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"fpga_ddr3_s0_mm_interconnect_0_router_default_decode\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_router:router\|fpga_ddr3_s0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_mm_interconnect_0_router_001 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"fpga_ddr3_s0_mm_interconnect_0_router_001\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_router_001:router_001\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" "router_001" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" 1630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_mm_interconnect_0_router_001_default_decode fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_router_001:router_001\|fpga_ddr3_s0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"fpga_ddr3_s0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_router_001:router_001\|fpga_ddr3_s0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_mm_interconnect_0_router_002 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"fpga_ddr3_s0_mm_interconnect_0_router_002\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_router_002:router_002\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" "router_002" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" 1646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_mm_interconnect_0_router_002_default_decode fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_router_002:router_002\|fpga_ddr3_s0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"fpga_ddr3_s0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_router_002:router_002\|fpga_ddr3_s0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_mm_interconnect_0_router_003 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"fpga_ddr3_s0_mm_interconnect_0_router_003\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_router_003:router_003\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" "router_003" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" 1662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_mm_interconnect_0_router_003_default_decode fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_router_003:router_003\|fpga_ddr3_s0_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"fpga_ddr3_s0_mm_interconnect_0_router_003_default_decode\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_router_003:router_003\|fpga_ddr3_s0_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_mm_interconnect_0_router_004 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"fpga_ddr3_s0_mm_interconnect_0_router_004\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_router_004:router_004\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" "router_004" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_mm_interconnect_0_router_004_default_decode fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_router_004:router_004\|fpga_ddr3_s0_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"fpga_ddr3_s0_mm_interconnect_0_router_004_default_decode\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_router_004:router_004\|fpga_ddr3_s0_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_mm_interconnect_0_router_006 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"fpga_ddr3_s0_mm_interconnect_0_router_006\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_router_006:router_006\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" "router_006" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" 1710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_mm_interconnect_0_router_006_default_decode fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_router_006:router_006\|fpga_ddr3_s0_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"fpga_ddr3_s0_mm_interconnect_0_router_006_default_decode\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_router_006:router_006\|fpga_ddr3_s0_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:seq_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:seq_bridge_m0_limiter\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" "seq_bridge_m0_limiter" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" 1760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_mm_interconnect_0_cmd_demux fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"fpga_ddr3_s0_mm_interconnect_0_cmd_demux\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" "cmd_demux" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" 1795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_mm_interconnect_0_cmd_demux_001 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"fpga_ddr3_s0_mm_interconnect_0_cmd_demux_001\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" 1818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_mm_interconnect_0_cmd_demux_002 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"fpga_ddr3_s0_mm_interconnect_0_cmd_demux_002\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" "cmd_demux_002" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" 1835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_mm_interconnect_0_cmd_mux fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"fpga_ddr3_s0_mm_interconnect_0_cmd_mux\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" "cmd_mux" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" 1852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" 1881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001.sv" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv" "adder" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" "cmd_mux_003" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" 1921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv" "adder" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_mm_interconnect_0_rsp_demux_001 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"fpga_ddr3_s0_mm_interconnect_0_rsp_demux_001\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" 1967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_mm_interconnect_0_rsp_demux_003 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"fpga_ddr3_s0_mm_interconnect_0_rsp_demux_003\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" "rsp_demux_003" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" 2007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_mm_interconnect_0_rsp_mux fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"fpga_ddr3_s0_mm_interconnect_0_rsp_mux\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" "rsp_mux" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" 2042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv" "adder" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_mm_interconnect_0_rsp_mux_001 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"fpga_ddr3_s0_mm_interconnect_0_rsp_mux_001\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_mm_interconnect_0_rsp_mux_002 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"fpga_ddr3_s0_mm_interconnect_0_rsp_mux_002\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" "rsp_mux_002" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0.v" 2111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_mm_interconnect_0:mm_interconnect_0\|fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_s0_irq_mapper fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_irq_mapper:irq_mapper " "Elaborating entity \"fpga_ddr3_s0_irq_mapper\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_s0:s0\|fpga_ddr3_s0_irq_mapper:irq_mapper\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" "irq_mapper" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_s0.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_dmaster fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster " "Elaborating entity \"fpga_ddr3_dmaster\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" "dmaster" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" "jtag_phy_embedded_in_jtag_master" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_jtag_interface.v" "node" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_sld_node.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145850 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537145850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537145850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537145850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537145850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537145850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537145850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537145850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537145850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537145850 ""}  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_sld_node.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460537145850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145852 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_sld_node.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537145857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537146351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/diana/altera_lite/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537146413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537146430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" "synchronizer" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537146441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537146444 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537146444 ""}  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460537146444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537146447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537146517 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537146520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537146520 ""}  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460537146520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v" "idle_remover" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537146522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v" "idle_inserter" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537146527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" "sink_crosser" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537146532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537146539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537146543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537146549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" "source_crosser" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537146556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" "crosser" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537146563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_dmaster_timing_adt fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|fpga_ddr3_dmaster_timing_adt:timing_adt " "Elaborating entity \"fpga_ddr3_dmaster_timing_adt\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|fpga_ddr3_dmaster_timing_adt:timing_adt\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" "timing_adt" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537146570 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready fpga_ddr3_dmaster_timing_adt.sv(82) " "Verilog HDL or VHDL warning at fpga_ddr3_dmaster_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_timing_adt.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1460537146570 "|SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|fpga_ddr3_dmaster_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" "fifo" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537146573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" "b2p" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537146594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" "p2b" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537146602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" "transacto" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537146617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" "p2m" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537146625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_dmaster_b2p_adapter fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|fpga_ddr3_dmaster_b2p_adapter:b2p_adapter " "Elaborating entity \"fpga_ddr3_dmaster_b2p_adapter\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|fpga_ddr3_dmaster_b2p_adapter:b2p_adapter\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" "b2p_adapter" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537146694 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel fpga_ddr3_dmaster_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at fpga_ddr3_dmaster_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_b2p_adapter.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1460537146694 "|SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|fpga_ddr3_dmaster_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 fpga_ddr3_dmaster_b2p_adapter.sv(90) " "Verilog HDL assignment warning at fpga_ddr3_dmaster_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_b2p_adapter.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460537146694 "|SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|fpga_ddr3_dmaster_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_dmaster_p2b_adapter fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|fpga_ddr3_dmaster_p2b_adapter:p2b_adapter " "Elaborating entity \"fpga_ddr3_dmaster_p2b_adapter\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|fpga_ddr3_dmaster_p2b_adapter:p2b_adapter\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" "p2b_adapter" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537146698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_reset_controller:rst_controller\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" "rst_controller" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_dmaster.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537146702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537146709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537146713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" "c0" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537146724 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 32 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (32)" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460537146765 "|SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460537146765 "|SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460537146765 "|SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460537146766 "|SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460537146766 "|SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460537146766 "|SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|altera_mem_if_oct_cyclonev:oct0 " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|altera_mem_if_oct_cyclonev:oct0\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" "oct0" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" 901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537147269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|altera_mem_if_dll_cyclonev:dll0 " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|altera_mem_if_dll_cyclonev:dll0\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" "dll0" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" 913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537147274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_ddr3_mm_interconnect_1 fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"fpga_ddr3_mm_interconnect_1\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_mm_interconnect_1:mm_interconnect_1\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" "mm_interconnect_1" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537147278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dmaster_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dmaster_master_translator\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_mm_interconnect_1.v" "dmaster_master_translator" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_mm_interconnect_1.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537147293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:s0_seq_debug_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:s0_seq_debug_translator\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_mm_interconnect_1.v" "s0_seq_debug_translator" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_mm_interconnect_1.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537147306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Avalon_bus_RW_Test Avalon_bus_RW_Test:fpga_ddr3_Verify " "Elaborating entity \"Avalon_bus_RW_Test\" for hierarchy \"Avalon_bus_RW_Test:fpga_ddr3_Verify\"" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_Verify" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537147321 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "70 64 Avalon_bus_RW_Test.v(72) " "Verilog HDL assignment warning at Avalon_bus_RW_Test.v(72): truncated value with size 70 to match size of target (64)" {  } { { "FPGA_DDR3/Avalon_bus_RW_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/Avalon_bus_RW_Test.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460537147322 "|SoCKit_DDR3_RTL_Test|Avalon_bus_RW_Test:fpga_ddr3_Verify"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "129 128 Avalon_bus_RW_Test.v(76) " "Verilog HDL assignment warning at Avalon_bus_RW_Test.v(76): truncated value with size 129 to match size of target (128)" {  } { { "FPGA_DDR3/Avalon_bus_RW_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/Avalon_bus_RW_Test.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460537147323 "|SoCKit_DDR3_RTL_Test|Avalon_bus_RW_Test:fpga_ddr3_Verify"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Avalon_bus_RW_Test.v(199) " "Verilog HDL assignment warning at Avalon_bus_RW_Test.v(199): truncated value with size 32 to match size of target (1)" {  } { { "FPGA_DDR3/Avalon_bus_RW_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/Avalon_bus_RW_Test.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460537147330 "|SoCKit_DDR3_RTL_Test|Avalon_bus_RW_Test:fpga_ddr3_Verify"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Avalon_bus_RW_Test.v(200) " "Verilog HDL assignment warning at Avalon_bus_RW_Test.v(200): truncated value with size 32 to match size of target (1)" {  } { { "FPGA_DDR3/Avalon_bus_RW_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/Avalon_bus_RW_Test.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1460537147330 "|SoCKit_DDR3_RTL_Test|Avalon_bus_RW_Test:fpga_ddr3_Verify"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ir_out node 1 3 " "Port \"ir_out\" on the entity instantiation of \"node\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_jtag_interface.v" "node" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1460537149022 "|SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_address uaddr_cmd_pads 64 60 " "Port \"phy_ddio_address\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 64. The formal width of the signal in the module is 60.  The extra bits will be ignored." {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_io_pads.v" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1460537149155 "|SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_cke uaddr_cmd_pads 8 4 " "Port \"phy_ddio_cke\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_io_pads.v" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1460537149155 "|SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_cs_n uaddr_cmd_pads 8 4 " "Port \"phy_ddio_cs_n\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_io_pads.v" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1460537149155 "|SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "phy_ddio_odt uaddr_cmd_pads 8 4 " "Port \"phy_ddio_odt\" on the entity instantiation of \"uaddr_cmd_pads\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_io_pads.v" 245 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1460537149155 "|SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads|fpga_ddr3_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "phy_ddio_dmdout uio_pads 20 25 " "Port \"phy_ddio_dmdout\" on the entity instantiation of \"uio_pads\" is connected to a signal of width 20. The formal width of the signal in the module is 25.  The extra bits will be driven by GND." {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1460537149158 "|SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "read_capture_clk ureset 1 2 " "Port \"read_capture_clk\" on the entity instantiation of \"ureset\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_memphy.v" "ureset" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_p0_acv_hard_memphy.v" 487 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1460537149165 "|SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_p0:p0|fpga_ddr3_p0_acv_hard_memphy:umemphy|fpga_ddr3_p0_reset:ureset"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[127\] " "Net \"fpga_ddr3_avl_rdata\[127\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[127\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[126\] " "Net \"fpga_ddr3_avl_rdata\[126\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[126\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[125\] " "Net \"fpga_ddr3_avl_rdata\[125\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[125\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[124\] " "Net \"fpga_ddr3_avl_rdata\[124\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[124\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[123\] " "Net \"fpga_ddr3_avl_rdata\[123\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[123\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[122\] " "Net \"fpga_ddr3_avl_rdata\[122\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[122\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[121\] " "Net \"fpga_ddr3_avl_rdata\[121\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[121\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[120\] " "Net \"fpga_ddr3_avl_rdata\[120\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[120\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[119\] " "Net \"fpga_ddr3_avl_rdata\[119\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[119\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[118\] " "Net \"fpga_ddr3_avl_rdata\[118\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[118\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[117\] " "Net \"fpga_ddr3_avl_rdata\[117\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[117\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[116\] " "Net \"fpga_ddr3_avl_rdata\[116\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[116\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[115\] " "Net \"fpga_ddr3_avl_rdata\[115\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[115\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[114\] " "Net \"fpga_ddr3_avl_rdata\[114\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[114\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[113\] " "Net \"fpga_ddr3_avl_rdata\[113\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[113\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[112\] " "Net \"fpga_ddr3_avl_rdata\[112\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[112\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[111\] " "Net \"fpga_ddr3_avl_rdata\[111\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[111\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[110\] " "Net \"fpga_ddr3_avl_rdata\[110\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[110\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[109\] " "Net \"fpga_ddr3_avl_rdata\[109\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[109\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[108\] " "Net \"fpga_ddr3_avl_rdata\[108\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[108\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[107\] " "Net \"fpga_ddr3_avl_rdata\[107\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[107\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[106\] " "Net \"fpga_ddr3_avl_rdata\[106\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[106\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[105\] " "Net \"fpga_ddr3_avl_rdata\[105\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[105\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[104\] " "Net \"fpga_ddr3_avl_rdata\[104\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[104\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[103\] " "Net \"fpga_ddr3_avl_rdata\[103\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[103\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[102\] " "Net \"fpga_ddr3_avl_rdata\[102\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[102\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[101\] " "Net \"fpga_ddr3_avl_rdata\[101\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[101\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[100\] " "Net \"fpga_ddr3_avl_rdata\[100\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[100\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[99\] " "Net \"fpga_ddr3_avl_rdata\[99\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[99\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[98\] " "Net \"fpga_ddr3_avl_rdata\[98\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[98\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[97\] " "Net \"fpga_ddr3_avl_rdata\[97\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[97\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[96\] " "Net \"fpga_ddr3_avl_rdata\[96\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[96\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[95\] " "Net \"fpga_ddr3_avl_rdata\[95\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[95\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[94\] " "Net \"fpga_ddr3_avl_rdata\[94\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[94\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[93\] " "Net \"fpga_ddr3_avl_rdata\[93\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[93\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[92\] " "Net \"fpga_ddr3_avl_rdata\[92\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[92\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[91\] " "Net \"fpga_ddr3_avl_rdata\[91\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[91\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[90\] " "Net \"fpga_ddr3_avl_rdata\[90\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[90\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[89\] " "Net \"fpga_ddr3_avl_rdata\[89\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[89\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[88\] " "Net \"fpga_ddr3_avl_rdata\[88\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[88\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[87\] " "Net \"fpga_ddr3_avl_rdata\[87\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[87\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[86\] " "Net \"fpga_ddr3_avl_rdata\[86\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[86\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[85\] " "Net \"fpga_ddr3_avl_rdata\[85\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[85\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[84\] " "Net \"fpga_ddr3_avl_rdata\[84\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[84\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[83\] " "Net \"fpga_ddr3_avl_rdata\[83\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[83\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[82\] " "Net \"fpga_ddr3_avl_rdata\[82\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[82\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[81\] " "Net \"fpga_ddr3_avl_rdata\[81\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[81\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[80\] " "Net \"fpga_ddr3_avl_rdata\[80\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[80\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[79\] " "Net \"fpga_ddr3_avl_rdata\[79\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[79\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[78\] " "Net \"fpga_ddr3_avl_rdata\[78\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[78\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[77\] " "Net \"fpga_ddr3_avl_rdata\[77\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[77\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[76\] " "Net \"fpga_ddr3_avl_rdata\[76\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[76\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[75\] " "Net \"fpga_ddr3_avl_rdata\[75\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[75\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[74\] " "Net \"fpga_ddr3_avl_rdata\[74\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[74\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[73\] " "Net \"fpga_ddr3_avl_rdata\[73\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[73\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[72\] " "Net \"fpga_ddr3_avl_rdata\[72\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[72\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[71\] " "Net \"fpga_ddr3_avl_rdata\[71\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[71\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[70\] " "Net \"fpga_ddr3_avl_rdata\[70\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[70\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[69\] " "Net \"fpga_ddr3_avl_rdata\[69\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[69\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[68\] " "Net \"fpga_ddr3_avl_rdata\[68\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[68\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[67\] " "Net \"fpga_ddr3_avl_rdata\[67\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[67\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[66\] " "Net \"fpga_ddr3_avl_rdata\[66\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[66\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[65\] " "Net \"fpga_ddr3_avl_rdata\[65\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[65\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[64\] " "Net \"fpga_ddr3_avl_rdata\[64\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[64\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[63\] " "Net \"fpga_ddr3_avl_rdata\[63\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[63\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[62\] " "Net \"fpga_ddr3_avl_rdata\[62\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[62\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[61\] " "Net \"fpga_ddr3_avl_rdata\[61\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[61\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[60\] " "Net \"fpga_ddr3_avl_rdata\[60\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[60\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[59\] " "Net \"fpga_ddr3_avl_rdata\[59\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[59\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[58\] " "Net \"fpga_ddr3_avl_rdata\[58\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[58\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[57\] " "Net \"fpga_ddr3_avl_rdata\[57\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[57\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[56\] " "Net \"fpga_ddr3_avl_rdata\[56\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[56\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[55\] " "Net \"fpga_ddr3_avl_rdata\[55\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[55\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[54\] " "Net \"fpga_ddr3_avl_rdata\[54\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[54\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[53\] " "Net \"fpga_ddr3_avl_rdata\[53\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[53\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[52\] " "Net \"fpga_ddr3_avl_rdata\[52\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[52\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[51\] " "Net \"fpga_ddr3_avl_rdata\[51\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[51\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[50\] " "Net \"fpga_ddr3_avl_rdata\[50\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[50\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[49\] " "Net \"fpga_ddr3_avl_rdata\[49\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[49\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[48\] " "Net \"fpga_ddr3_avl_rdata\[48\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[48\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[47\] " "Net \"fpga_ddr3_avl_rdata\[47\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[47\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[46\] " "Net \"fpga_ddr3_avl_rdata\[46\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[46\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[45\] " "Net \"fpga_ddr3_avl_rdata\[45\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[45\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[44\] " "Net \"fpga_ddr3_avl_rdata\[44\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[44\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[43\] " "Net \"fpga_ddr3_avl_rdata\[43\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[43\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[42\] " "Net \"fpga_ddr3_avl_rdata\[42\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[42\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[41\] " "Net \"fpga_ddr3_avl_rdata\[41\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[41\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[40\] " "Net \"fpga_ddr3_avl_rdata\[40\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[40\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[39\] " "Net \"fpga_ddr3_avl_rdata\[39\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[39\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[38\] " "Net \"fpga_ddr3_avl_rdata\[38\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[38\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[37\] " "Net \"fpga_ddr3_avl_rdata\[37\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[37\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[36\] " "Net \"fpga_ddr3_avl_rdata\[36\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[36\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[35\] " "Net \"fpga_ddr3_avl_rdata\[35\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[35\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[34\] " "Net \"fpga_ddr3_avl_rdata\[34\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[34\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[33\] " "Net \"fpga_ddr3_avl_rdata\[33\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[33\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "fpga_ddr3_avl_rdata\[32\] " "Net \"fpga_ddr3_avl_rdata\[32\]\" is missing source, defaulting to GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_avl_rdata\[32\]" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 472 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1460537149216 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1460537149216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u484.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u484.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u484 " "Found entity 1: altsyncram_u484" {  } { { "db/altsyncram_u484.tdf" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/db/altsyncram_u484.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537150525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537150525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537150697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537150697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537150766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537150766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_49i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_49i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_49i " "Found entity 1: cntr_49i" {  } { { "db/cntr_49i.tdf" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/db/cntr_49i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537150866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537150866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/db/cmpr_f9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537150917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537150917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537150985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537150985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537151070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537151070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537151118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537151118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537151184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537151184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537151233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537151233 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537151482 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1460537151663 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.04.13.04:45:58 Progress: Loading sld8ca496b4/alt_sld_fab_wrapper_hw.tcl " "2016.04.13.04:45:58 Progress: Loading sld8ca496b4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537158556 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537161434 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537161718 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537162540 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537162589 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537162650 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537162754 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537162765 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537162765 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1460537167450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8ca496b4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8ca496b4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld8ca496b4/alt_sld_fab.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/db/ip/sld8ca496b4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537167670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537167670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537167727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537167727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537167728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537167728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537167752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537167752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537167805 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537167805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537167805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/db/ip/sld8ca496b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537167834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537167834 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0\|afi_phy_clk " "Synthesized away node \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0\|afi_phy_clk\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_pll0.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_pll0.sv" 202 -1 0 } } { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" 162 0 0 } } { "FPGA_DDR3/fpga_ddr3/fpga_ddr3.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3.v" 116 0 0 } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 465 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460537168814 "|SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_pll0:pll0|pll1_phy"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0\|pll_mem_clk " "Synthesized away node \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0\|pll_mem_clk\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_pll0.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_pll0.sv" 235 -1 0 } } { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" 162 0 0 } } { "FPGA_DDR3/fpga_ddr3/fpga_ddr3.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3.v" 116 0 0 } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 465 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460537168814 "|SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_pll0:pll0|pll2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0\|pll_addr_cmd_clk " "Synthesized away node \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_pll0:pll0\|pll_addr_cmd_clk\"" {  } { { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_pll0.sv" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_pll0.sv" 331 -1 0 } } { "FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3/fpga_ddr3_0002.v" 162 0 0 } } { "FPGA_DDR3/fpga_ddr3/fpga_ddr3.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/FPGA_DDR3/fpga_ddr3/fpga_ddr3.v" 116 0 0 } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 465 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1460537168814 "|SoCKit_DDR3_RTL_Test|fpga_ddr3:fpga_ddr3_inst|fpga_ddr3_0002:fpga_ddr3_inst|fpga_ddr3_pll0:pll0|pll4"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1460537168814 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1460537168814 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1460537172365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1460537172365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1460537172365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1460537172365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1460537172365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1460537172365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1460537172365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1460537172365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1460537172365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1460537172365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1460537172365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1460537172365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1460537172365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1460537172365 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1460537172365 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1460537172365 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1460537172365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537172396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_dmaster:dmaster\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537172396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537172396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537172396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537172396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537172396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537172396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537172396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537172396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537172396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537172396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537172396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537172396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537172396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537172396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1460537172396 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1460537172396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/db/altsyncram_g0n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460537172447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537172447 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1460537172829 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR3_DQ\[16\] " "bidirectional pin \"DDR3_DQ\[16\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR3_DQ\[17\] " "bidirectional pin \"DDR3_DQ\[17\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR3_DQ\[18\] " "bidirectional pin \"DDR3_DQ\[18\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR3_DQ\[19\] " "bidirectional pin \"DDR3_DQ\[19\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR3_DQ\[20\] " "bidirectional pin \"DDR3_DQ\[20\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR3_DQ\[21\] " "bidirectional pin \"DDR3_DQ\[21\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR3_DQ\[22\] " "bidirectional pin \"DDR3_DQ\[22\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR3_DQ\[23\] " "bidirectional pin \"DDR3_DQ\[23\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR3_DQ\[24\] " "bidirectional pin \"DDR3_DQ\[24\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR3_DQ\[25\] " "bidirectional pin \"DDR3_DQ\[25\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR3_DQ\[26\] " "bidirectional pin \"DDR3_DQ\[26\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR3_DQ\[27\] " "bidirectional pin \"DDR3_DQ\[27\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR3_DQ\[28\] " "bidirectional pin \"DDR3_DQ\[28\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR3_DQ\[29\] " "bidirectional pin \"DDR3_DQ\[29\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR3_DQ\[30\] " "bidirectional pin \"DDR3_DQ\[30\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DDR3_DQ\[31\] " "bidirectional pin \"DDR3_DQ\[31\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 232 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 233 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 235 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_I2C_SDAT " "bidirectional pin \"AUD_I2C_SDAT\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 237 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_CLKIN_n\[1\] " "bidirectional pin \"HSMC_CLKIN_n\[1\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 330 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_CLKIN_n\[2\] " "bidirectional pin \"HSMC_CLKIN_n\[2\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 330 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_CLKIN_p\[1\] " "bidirectional pin \"HSMC_CLKIN_p\[1\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 331 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_CLKIN_p\[2\] " "bidirectional pin \"HSMC_CLKIN_p\[2\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 331 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_CLKOUT_n\[1\] " "bidirectional pin \"HSMC_CLKOUT_n\[1\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 332 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_CLKOUT_n\[2\] " "bidirectional pin \"HSMC_CLKOUT_n\[2\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 332 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_CLKOUT_p\[1\] " "bidirectional pin \"HSMC_CLKOUT_p\[1\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 333 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_CLKOUT_p\[2\] " "bidirectional pin \"HSMC_CLKOUT_p\[2\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 333 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_CLK_IN0 " "bidirectional pin \"HSMC_CLK_IN0\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 334 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_CLK_OUT0 " "bidirectional pin \"HSMC_CLK_OUT0\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 335 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[0\] " "bidirectional pin \"HSMC_D\[0\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 336 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[1\] " "bidirectional pin \"HSMC_D\[1\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 336 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[2\] " "bidirectional pin \"HSMC_D\[2\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 336 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_D\[3\] " "bidirectional pin \"HSMC_D\[3\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 336 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[0\] " "bidirectional pin \"HSMC_RX_n\[0\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[1\] " "bidirectional pin \"HSMC_RX_n\[1\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[2\] " "bidirectional pin \"HSMC_RX_n\[2\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[3\] " "bidirectional pin \"HSMC_RX_n\[3\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[4\] " "bidirectional pin \"HSMC_RX_n\[4\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[5\] " "bidirectional pin \"HSMC_RX_n\[5\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[6\] " "bidirectional pin \"HSMC_RX_n\[6\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[7\] " "bidirectional pin \"HSMC_RX_n\[7\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[8\] " "bidirectional pin \"HSMC_RX_n\[8\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[9\] " "bidirectional pin \"HSMC_RX_n\[9\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[10\] " "bidirectional pin \"HSMC_RX_n\[10\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[11\] " "bidirectional pin \"HSMC_RX_n\[11\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[12\] " "bidirectional pin \"HSMC_RX_n\[12\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[13\] " "bidirectional pin \"HSMC_RX_n\[13\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[14\] " "bidirectional pin \"HSMC_RX_n\[14\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[15\] " "bidirectional pin \"HSMC_RX_n\[15\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_n\[16\] " "bidirectional pin \"HSMC_RX_n\[16\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[0\] " "bidirectional pin \"HSMC_RX_p\[0\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[1\] " "bidirectional pin \"HSMC_RX_p\[1\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[2\] " "bidirectional pin \"HSMC_RX_p\[2\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[3\] " "bidirectional pin \"HSMC_RX_p\[3\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[4\] " "bidirectional pin \"HSMC_RX_p\[4\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[5\] " "bidirectional pin \"HSMC_RX_p\[5\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[6\] " "bidirectional pin \"HSMC_RX_p\[6\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[7\] " "bidirectional pin \"HSMC_RX_p\[7\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[8\] " "bidirectional pin \"HSMC_RX_p\[8\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[9\] " "bidirectional pin \"HSMC_RX_p\[9\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[10\] " "bidirectional pin \"HSMC_RX_p\[10\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[11\] " "bidirectional pin \"HSMC_RX_p\[11\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[12\] " "bidirectional pin \"HSMC_RX_p\[12\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[13\] " "bidirectional pin \"HSMC_RX_p\[13\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[14\] " "bidirectional pin \"HSMC_RX_p\[14\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[15\] " "bidirectional pin \"HSMC_RX_p\[15\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_RX_p\[16\] " "bidirectional pin \"HSMC_RX_p\[16\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_SDA " "bidirectional pin \"HSMC_SDA\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 347 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[0\] " "bidirectional pin \"HSMC_TX_n\[0\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[1\] " "bidirectional pin \"HSMC_TX_n\[1\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[2\] " "bidirectional pin \"HSMC_TX_n\[2\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[3\] " "bidirectional pin \"HSMC_TX_n\[3\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[4\] " "bidirectional pin \"HSMC_TX_n\[4\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[5\] " "bidirectional pin \"HSMC_TX_n\[5\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[6\] " "bidirectional pin \"HSMC_TX_n\[6\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[7\] " "bidirectional pin \"HSMC_TX_n\[7\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[8\] " "bidirectional pin \"HSMC_TX_n\[8\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[9\] " "bidirectional pin \"HSMC_TX_n\[9\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[10\] " "bidirectional pin \"HSMC_TX_n\[10\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[11\] " "bidirectional pin \"HSMC_TX_n\[11\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[12\] " "bidirectional pin \"HSMC_TX_n\[12\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[13\] " "bidirectional pin \"HSMC_TX_n\[13\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[14\] " "bidirectional pin \"HSMC_TX_n\[14\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[15\] " "bidirectional pin \"HSMC_TX_n\[15\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_n\[16\] " "bidirectional pin \"HSMC_TX_n\[16\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[0\] " "bidirectional pin \"HSMC_TX_p\[0\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[1\] " "bidirectional pin \"HSMC_TX_p\[1\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[2\] " "bidirectional pin \"HSMC_TX_p\[2\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[3\] " "bidirectional pin \"HSMC_TX_p\[3\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[4\] " "bidirectional pin \"HSMC_TX_p\[4\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[5\] " "bidirectional pin \"HSMC_TX_p\[5\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[6\] " "bidirectional pin \"HSMC_TX_p\[6\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[7\] " "bidirectional pin \"HSMC_TX_p\[7\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[8\] " "bidirectional pin \"HSMC_TX_p\[8\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[9\] " "bidirectional pin \"HSMC_TX_p\[9\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[10\] " "bidirectional pin \"HSMC_TX_p\[10\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[11\] " "bidirectional pin \"HSMC_TX_p\[11\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[12\] " "bidirectional pin \"HSMC_TX_p\[12\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[13\] " "bidirectional pin \"HSMC_TX_p\[13\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[14\] " "bidirectional pin \"HSMC_TX_p\[14\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[15\] " "bidirectional pin \"HSMC_TX_p\[15\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_TX_p\[16\] " "bidirectional pin \"HSMC_TX_p\[16\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SI5338_SCL " "bidirectional pin \"SI5338_SCL\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 374 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SI5338_SDA " "bidirectional pin \"SI5338_SDA\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 375 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[0\] " "bidirectional pin \"USB_B2_DATA\[0\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 388 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[1\] " "bidirectional pin \"USB_B2_DATA\[1\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 388 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[2\] " "bidirectional pin \"USB_B2_DATA\[2\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 388 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[3\] " "bidirectional pin \"USB_B2_DATA\[3\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 388 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[4\] " "bidirectional pin \"USB_B2_DATA\[4\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 388 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[5\] " "bidirectional pin \"USB_B2_DATA\[5\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 388 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[6\] " "bidirectional pin \"USB_B2_DATA\[6\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 388 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[7\] " "bidirectional pin \"USB_B2_DATA\[7\]\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 388 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_SCL " "bidirectional pin \"USB_SCL\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 394 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_SDA " "bidirectional pin \"USB_SDA\" has no driver" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 395 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1460537173014 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1460537173014 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 234 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_I2C_SCLK GND " "Pin \"AUD_I2C_SCLK\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 236 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|AUD_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_MUTE GND " "Pin \"AUD_MUTE\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 238 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|AUD_MUTE"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR3_DM\[2\] GND " "Pin \"DDR3_DM\[2\]\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|DDR3_DM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR3_DM\[3\] GND " "Pin \"DDR3_DM\[3\]\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|DDR3_DM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_SCL GND " "Pin \"HSMC_SCL\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 346 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|HSMC_SCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] VCC " "Pin \"LED\[0\]\" is stuck at VCC" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 358 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TEMP_CS_n GND " "Pin \"TEMP_CS_n\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 381 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|TEMP_CS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "TEMP_DIN GND " "Pin \"TEMP_DIN\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 382 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|TEMP_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "TEMP_SCLK GND " "Pin \"TEMP_SCLK\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 384 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|TEMP_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "USB_EMPTY GND " "Pin \"USB_EMPTY\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 389 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|USB_EMPTY"} { "Warning" "WMLS_MLS_STUCK_PIN" "USB_FULL GND " "Pin \"USB_FULL\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 390 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|USB_FULL"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 399 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 399 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 399 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 399 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 399 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 399 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 399 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 399 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_n GND " "Pin \"VGA_BLANK_n\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|VGA_BLANK_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 403 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_n GND " "Pin \"VGA_SYNC_n\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|VGA_SYNC_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1460537175362 "|SoCKit_DDR3_RTL_Test|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1460537175362 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537175705 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "113 " "113 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1460537179411 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "fpga_ddr3_local_init_done " "Logic cell \"fpga_ddr3_local_init_done\"" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_local_init_done" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 418 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1460537179463 ""} { "Info" "ISCL_SCL_CELL_NAME" "fpga_ddr3_local_cal_success " "Logic cell \"fpga_ddr3_local_cal_success\"" {  } { { "SoCKit_DDR3_RTL_Test.v" "fpga_ddr3_local_cal_success" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 419 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1460537179463 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1460537179463 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.map.smsg " "Generated suppressed messages file /home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537179792 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 173 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 173 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1460537182226 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "742 180 7 0 75 " "Adding 742 node(s), including 180 DDIO, 7 PLL, 0 transceiver and 75 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1460537182552 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460537182552 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460537183531 "|SoCKit_DDR3_RTL_Test|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 352 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460537183531 "|SoCKit_DDR3_RTL_Test|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 355 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460537183531 "|SoCKit_DDR3_RTL_Test|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 355 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460537183531 "|SoCKit_DDR3_RTL_Test|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 355 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460537183531 "|SoCKit_DDR3_RTL_Test|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_B5B " "No output dependent on input pin \"OSC_50_B5B\"" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 363 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460537183531 "|SoCKit_DDR3_RTL_Test|OSC_50_B5B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_B8A " "No output dependent on input pin \"OSC_50_B8A\"" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 364 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460537183531 "|SoCKit_DDR3_RTL_Test|OSC_50_B8A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCIE_PERST_n " "No output dependent on input pin \"PCIE_PERST_n\"" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 367 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460537183531 "|SoCKit_DDR3_RTL_Test|PCIE_PERST_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PCIE_WAKE_n " "No output dependent on input pin \"PCIE_WAKE_n\"" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 368 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460537183531 "|SoCKit_DDR3_RTL_Test|PCIE_WAKE_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET_n " "No output dependent on input pin \"RESET_n\"" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 371 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460537183531 "|SoCKit_DDR3_RTL_Test|RESET_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 378 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460537183531 "|SoCKit_DDR3_RTL_Test|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 378 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460537183531 "|SoCKit_DDR3_RTL_Test|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 378 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460537183531 "|SoCKit_DDR3_RTL_Test|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 378 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460537183531 "|SoCKit_DDR3_RTL_Test|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TEMP_DOUT " "No output dependent on input pin \"TEMP_DOUT\"" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 383 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460537183531 "|SoCKit_DDR3_RTL_Test|TEMP_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_B2_CLK " "No output dependent on input pin \"USB_B2_CLK\"" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 387 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460537183531 "|SoCKit_DDR3_RTL_Test|USB_B2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_OE_n " "No output dependent on input pin \"USB_OE_n\"" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 391 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460537183531 "|SoCKit_DDR3_RTL_Test|USB_OE_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_RD_n " "No output dependent on input pin \"USB_RD_n\"" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 392 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460537183531 "|SoCKit_DDR3_RTL_Test|USB_RD_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_RESET_n " "No output dependent on input pin \"USB_RESET_n\"" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 393 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460537183531 "|SoCKit_DDR3_RTL_Test|USB_RESET_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_WR_n " "No output dependent on input pin \"USB_WR_n\"" {  } { { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 396 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1460537183531 "|SoCKit_DDR3_RTL_Test|USB_WR_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1460537183531 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5022 " "Implemented 5022 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1460537183550 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1460537183550 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "135 " "Implemented 135 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1460537183550 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4119 " "Implemented 4119 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1460537183550 ""} { "Info" "ICUT_CUT_TM_RAMS" "244 " "Implemented 244 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1460537183550 ""} { "Info" "ICUT_CUT_TM_PLLS" "7 " "Implemented 7 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1460537183550 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1460537183550 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1460537183550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 332 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 332 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1580 " "Peak virtual memory: 1580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1460537183678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 13 04:46:23 2016 " "Processing ended: Wed Apr 13 04:46:23 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1460537183678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1460537183678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:45 " "Total CPU time (on all processors): 00:01:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1460537183678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1460537183678 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1460537189289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition " "Version 15.1.2 Build 193 02/01/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1460537189291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 13 04:46:27 2016 " "Processing started: Wed Apr 13 04:46:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1460537189291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1460537189291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SoCKit_DDR3_RTL_Test -c SoCKit_DDR3_RTL_Test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SoCKit_DDR3_RTL_Test -c SoCKit_DDR3_RTL_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1460537189291 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1460537189341 ""}
{ "Info" "0" "" "Project  = SoCKit_DDR3_RTL_Test" {  } {  } 0 0 "Project  = SoCKit_DDR3_RTL_Test" 0 0 "Fitter" 0 0 1460537189342 ""}
{ "Info" "0" "" "Revision = SoCKit_DDR3_RTL_Test" {  } {  } 0 0 "Revision = SoCKit_DDR3_RTL_Test" 0 0 "Fitter" 0 0 1460537189342 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1460537189714 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SoCKit_DDR3_RTL_Test 5CSXFC6D6F31C8ES " "Selected device 5CSXFC6D6F31C8ES for design \"SoCKit_DDR3_RTL_Test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1460537189768 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1460537189813 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1460537189813 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1460537190578 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1460537190604 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1460537193122 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1460537193578 ""}
{ "Error" "EFOCT_OCT_BIDIR_USES_RT_BUT_NOT_DYNAMIC_TERMINATION_CONTROL" "DDR3_DQ\[16\] " "Bidirectional I/O \"DDR3_DQ\[16\]\" uses parallel termination, but does not have dynamic termination control connected" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[16] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[16\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 331 10611 11489 0 0 ""}  }  } }  } 0 174051 "Bidirectional I/O \"%1!s!\" uses parallel termination, but does not have dynamic termination control connected" 0 0 "Fitter" 0 -1 1460537193851 ""}
{ "Warning" "WFOCT_OCT_DYNAMIC_TERMINATION_CONTROL_NOT_CONNECTED" "DDR3_DQ\[16\] " "I/O \"DDR3_DQ\[16\]\" uses both input and output termination, but does not have dynamicterminationcontrol connected" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[16] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[16\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 331 10611 11489 0 0 ""}  }  } }  } 0 174056 "I/O \"%1!s!\" uses both input and output termination, but does not have dynamicterminationcontrol connected" 0 0 "Fitter" 0 -1 1460537193851 ""}
{ "Error" "EFOCT_OCT_BIDIR_USES_RT_BUT_NOT_DYNAMIC_TERMINATION_CONTROL" "DDR3_DQ\[17\] " "Bidirectional I/O \"DDR3_DQ\[17\]\" uses parallel termination, but does not have dynamic termination control connected" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[17] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[17\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 332 10611 11489 0 0 ""}  }  } }  } 0 174051 "Bidirectional I/O \"%1!s!\" uses parallel termination, but does not have dynamic termination control connected" 0 0 "Fitter" 0 -1 1460537193852 ""}
{ "Warning" "WFOCT_OCT_DYNAMIC_TERMINATION_CONTROL_NOT_CONNECTED" "DDR3_DQ\[17\] " "I/O \"DDR3_DQ\[17\]\" uses both input and output termination, but does not have dynamicterminationcontrol connected" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[17] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[17\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 332 10611 11489 0 0 ""}  }  } }  } 0 174056 "I/O \"%1!s!\" uses both input and output termination, but does not have dynamicterminationcontrol connected" 0 0 "Fitter" 0 -1 1460537193852 ""}
{ "Error" "EFOCT_OCT_BIDIR_USES_RT_BUT_NOT_DYNAMIC_TERMINATION_CONTROL" "DDR3_DQ\[18\] " "Bidirectional I/O \"DDR3_DQ\[18\]\" uses parallel termination, but does not have dynamic termination control connected" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[18] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[18\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 333 10611 11489 0 0 ""}  }  } }  } 0 174051 "Bidirectional I/O \"%1!s!\" uses parallel termination, but does not have dynamic termination control connected" 0 0 "Fitter" 0 -1 1460537193852 ""}
{ "Warning" "WFOCT_OCT_DYNAMIC_TERMINATION_CONTROL_NOT_CONNECTED" "DDR3_DQ\[18\] " "I/O \"DDR3_DQ\[18\]\" uses both input and output termination, but does not have dynamicterminationcontrol connected" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[18] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[18\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 333 10611 11489 0 0 ""}  }  } }  } 0 174056 "I/O \"%1!s!\" uses both input and output termination, but does not have dynamicterminationcontrol connected" 0 0 "Fitter" 0 -1 1460537193852 ""}
{ "Error" "EFOCT_OCT_BIDIR_USES_RT_BUT_NOT_DYNAMIC_TERMINATION_CONTROL" "DDR3_DQ\[19\] " "Bidirectional I/O \"DDR3_DQ\[19\]\" uses parallel termination, but does not have dynamic termination control connected" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[19] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[19\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 334 10611 11489 0 0 ""}  }  } }  } 0 174051 "Bidirectional I/O \"%1!s!\" uses parallel termination, but does not have dynamic termination control connected" 0 0 "Fitter" 0 -1 1460537193852 ""}
{ "Warning" "WFOCT_OCT_DYNAMIC_TERMINATION_CONTROL_NOT_CONNECTED" "DDR3_DQ\[19\] " "I/O \"DDR3_DQ\[19\]\" uses both input and output termination, but does not have dynamicterminationcontrol connected" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[19] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[19\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 334 10611 11489 0 0 ""}  }  } }  } 0 174056 "I/O \"%1!s!\" uses both input and output termination, but does not have dynamicterminationcontrol connected" 0 0 "Fitter" 0 -1 1460537193852 ""}
{ "Error" "EFOCT_OCT_BIDIR_USES_RT_BUT_NOT_DYNAMIC_TERMINATION_CONTROL" "DDR3_DQ\[20\] " "Bidirectional I/O \"DDR3_DQ\[20\]\" uses parallel termination, but does not have dynamic termination control connected" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[20] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[20\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 335 10611 11489 0 0 ""}  }  } }  } 0 174051 "Bidirectional I/O \"%1!s!\" uses parallel termination, but does not have dynamic termination control connected" 0 0 "Fitter" 0 -1 1460537193852 ""}
{ "Warning" "WFOCT_OCT_DYNAMIC_TERMINATION_CONTROL_NOT_CONNECTED" "DDR3_DQ\[20\] " "I/O \"DDR3_DQ\[20\]\" uses both input and output termination, but does not have dynamicterminationcontrol connected" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[20] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[20\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 335 10611 11489 0 0 ""}  }  } }  } 0 174056 "I/O \"%1!s!\" uses both input and output termination, but does not have dynamicterminationcontrol connected" 0 0 "Fitter" 0 -1 1460537193852 ""}
{ "Error" "EFOCT_OCT_BIDIR_USES_RT_BUT_NOT_DYNAMIC_TERMINATION_CONTROL" "DDR3_DQ\[21\] " "Bidirectional I/O \"DDR3_DQ\[21\]\" uses parallel termination, but does not have dynamic termination control connected" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[21] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[21\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 336 10611 11489 0 0 ""}  }  } }  } 0 174051 "Bidirectional I/O \"%1!s!\" uses parallel termination, but does not have dynamic termination control connected" 0 0 "Fitter" 0 -1 1460537193852 ""}
{ "Warning" "WFOCT_OCT_DYNAMIC_TERMINATION_CONTROL_NOT_CONNECTED" "DDR3_DQ\[21\] " "I/O \"DDR3_DQ\[21\]\" uses both input and output termination, but does not have dynamicterminationcontrol connected" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[21] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[21\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 336 10611 11489 0 0 ""}  }  } }  } 0 174056 "I/O \"%1!s!\" uses both input and output termination, but does not have dynamicterminationcontrol connected" 0 0 "Fitter" 0 -1 1460537193852 ""}
{ "Error" "EFOCT_OCT_BIDIR_USES_RT_BUT_NOT_DYNAMIC_TERMINATION_CONTROL" "DDR3_DQ\[22\] " "Bidirectional I/O \"DDR3_DQ\[22\]\" uses parallel termination, but does not have dynamic termination control connected" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[22] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[22\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 337 10611 11489 0 0 ""}  }  } }  } 0 174051 "Bidirectional I/O \"%1!s!\" uses parallel termination, but does not have dynamic termination control connected" 0 0 "Fitter" 0 -1 1460537193852 ""}
{ "Warning" "WFOCT_OCT_DYNAMIC_TERMINATION_CONTROL_NOT_CONNECTED" "DDR3_DQ\[22\] " "I/O \"DDR3_DQ\[22\]\" uses both input and output termination, but does not have dynamicterminationcontrol connected" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[22] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[22\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 337 10611 11489 0 0 ""}  }  } }  } 0 174056 "I/O \"%1!s!\" uses both input and output termination, but does not have dynamicterminationcontrol connected" 0 0 "Fitter" 0 -1 1460537193852 ""}
{ "Error" "EFOCT_OCT_BIDIR_USES_RT_BUT_NOT_DYNAMIC_TERMINATION_CONTROL" "DDR3_DQ\[23\] " "Bidirectional I/O \"DDR3_DQ\[23\]\" uses parallel termination, but does not have dynamic termination control connected" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[23] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[23\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 338 10611 11489 0 0 ""}  }  } }  } 0 174051 "Bidirectional I/O \"%1!s!\" uses parallel termination, but does not have dynamic termination control connected" 0 0 "Fitter" 0 -1 1460537193852 ""}
{ "Warning" "WFOCT_OCT_DYNAMIC_TERMINATION_CONTROL_NOT_CONNECTED" "DDR3_DQ\[23\] " "I/O \"DDR3_DQ\[23\]\" uses both input and output termination, but does not have dynamicterminationcontrol connected" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[23] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[23\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 338 10611 11489 0 0 ""}  }  } }  } 0 174056 "I/O \"%1!s!\" uses both input and output termination, but does not have dynamicterminationcontrol connected" 0 0 "Fitter" 0 -1 1460537193852 ""}
{ "Error" "EFOCT_OCT_BIDIR_USES_RT_BUT_NOT_DYNAMIC_TERMINATION_CONTROL" "DDR3_DQ\[24\] " "Bidirectional I/O \"DDR3_DQ\[24\]\" uses parallel termination, but does not have dynamic termination control connected" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[24] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[24\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 339 10611 11489 0 0 ""}  }  } }  } 0 174051 "Bidirectional I/O \"%1!s!\" uses parallel termination, but does not have dynamic termination control connected" 0 0 "Fitter" 0 -1 1460537193852 ""}
{ "Warning" "WFOCT_OCT_DYNAMIC_TERMINATION_CONTROL_NOT_CONNECTED" "DDR3_DQ\[24\] " "I/O \"DDR3_DQ\[24\]\" uses both input and output termination, but does not have dynamicterminationcontrol connected" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[24] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[24\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 339 10611 11489 0 0 ""}  }  } }  } 0 174056 "I/O \"%1!s!\" uses both input and output termination, but does not have dynamicterminationcontrol connected" 0 0 "Fitter" 0 -1 1460537193852 ""}
{ "Error" "EFOCT_OCT_BIDIR_USES_RT_BUT_NOT_DYNAMIC_TERMINATION_CONTROL" "DDR3_DQ\[25\] " "Bidirectional I/O \"DDR3_DQ\[25\]\" uses parallel termination, but does not have dynamic termination control connected" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[25] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[25\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 340 10611 11489 0 0 ""}  }  } }  } 0 174051 "Bidirectional I/O \"%1!s!\" uses parallel termination, but does not have dynamic termination control connected" 0 0 "Fitter" 0 -1 1460537193852 ""}
{ "Warning" "WFOCT_OCT_DYNAMIC_TERMINATION_CONTROL_NOT_CONNECTED" "DDR3_DQ\[25\] " "I/O \"DDR3_DQ\[25\]\" uses both input and output termination, but does not have dynamicterminationcontrol connected" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[25] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[25\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 340 10611 11489 0 0 ""}  }  } }  } 0 174056 "I/O \"%1!s!\" uses both input and output termination, but does not have dynamicterminationcontrol connected" 0 0 "Fitter" 0 -1 1460537193852 ""}
{ "Error" "EFOCT_OCT_BIDIR_USES_RT_BUT_NOT_DYNAMIC_TERMINATION_CONTROL" "DDR3_DQ\[26\] " "Bidirectional I/O \"DDR3_DQ\[26\]\" uses parallel termination, but does not have dynamic termination control connected" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[26] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[26\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 341 10611 11489 0 0 ""}  }  } }  } 0 174051 "Bidirectional I/O \"%1!s!\" uses parallel termination, but does not have dynamic termination control connected" 0 0 "Fitter" 0 -1 1460537193852 ""}
{ "Warning" "WFOCT_OCT_DYNAMIC_TERMINATION_CONTROL_NOT_CONNECTED" "DDR3_DQ\[26\] " "I/O \"DDR3_DQ\[26\]\" uses both input and output termination, but does not have dynamicterminationcontrol connected" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[26] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[26\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 341 10611 11489 0 0 ""}  }  } }  } 0 174056 "I/O \"%1!s!\" uses both input and output termination, but does not have dynamicterminationcontrol connected" 0 0 "Fitter" 0 -1 1460537193852 ""}
{ "Error" "EFOCT_OCT_BIDIR_USES_RT_BUT_NOT_DYNAMIC_TERMINATION_CONTROL" "DDR3_DQ\[27\] " "Bidirectional I/O \"DDR3_DQ\[27\]\" uses parallel termination, but does not have dynamic termination control connected" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[27] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[27\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 342 10611 11489 0 0 ""}  }  } }  } 0 174051 "Bidirectional I/O \"%1!s!\" uses parallel termination, but does not have dynamic termination control connected" 0 0 "Fitter" 0 -1 1460537193852 ""}
{ "Warning" "WFOCT_OCT_DYNAMIC_TERMINATION_CONTROL_NOT_CONNECTED" "DDR3_DQ\[27\] " "I/O \"DDR3_DQ\[27\]\" uses both input and output termination, but does not have dynamicterminationcontrol connected" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[27] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[27\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 342 10611 11489 0 0 ""}  }  } }  } 0 174056 "I/O \"%1!s!\" uses both input and output termination, but does not have dynamicterminationcontrol connected" 0 0 "Fitter" 0 -1 1460537193852 ""}
{ "Error" "EFOCT_OCT_BIDIR_USES_RT_BUT_NOT_DYNAMIC_TERMINATION_CONTROL" "DDR3_DQ\[28\] " "Bidirectional I/O \"DDR3_DQ\[28\]\" uses parallel termination, but does not have dynamic termination control connected" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[28] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[28\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 343 10611 11489 0 0 ""}  }  } }  } 0 174051 "Bidirectional I/O \"%1!s!\" uses parallel termination, but does not have dynamic termination control connected" 0 0 "Fitter" 0 -1 1460537193852 ""}
{ "Warning" "WFOCT_OCT_DYNAMIC_TERMINATION_CONTROL_NOT_CONNECTED" "DDR3_DQ\[28\] " "I/O \"DDR3_DQ\[28\]\" uses both input and output termination, but does not have dynamicterminationcontrol connected" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[28] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[28\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 343 10611 11489 0 0 ""}  }  } }  } 0 174056 "I/O \"%1!s!\" uses both input and output termination, but does not have dynamicterminationcontrol connected" 0 0 "Fitter" 0 -1 1460537193852 ""}
{ "Error" "EFOCT_OCT_BIDIR_USES_RT_BUT_NOT_DYNAMIC_TERMINATION_CONTROL" "DDR3_DQ\[29\] " "Bidirectional I/O \"DDR3_DQ\[29\]\" uses parallel termination, but does not have dynamic termination control connected" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[29] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[29\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 344 10611 11489 0 0 ""}  }  } }  } 0 174051 "Bidirectional I/O \"%1!s!\" uses parallel termination, but does not have dynamic termination control connected" 0 0 "Fitter" 0 -1 1460537193853 ""}
{ "Warning" "WFOCT_OCT_DYNAMIC_TERMINATION_CONTROL_NOT_CONNECTED" "DDR3_DQ\[29\] " "I/O \"DDR3_DQ\[29\]\" uses both input and output termination, but does not have dynamicterminationcontrol connected" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[29] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[29\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 344 10611 11489 0 0 ""}  }  } }  } 0 174056 "I/O \"%1!s!\" uses both input and output termination, but does not have dynamicterminationcontrol connected" 0 0 "Fitter" 0 -1 1460537193853 ""}
{ "Error" "EFOCT_OCT_BIDIR_USES_RT_BUT_NOT_DYNAMIC_TERMINATION_CONTROL" "DDR3_DQ\[30\] " "Bidirectional I/O \"DDR3_DQ\[30\]\" uses parallel termination, but does not have dynamic termination control connected" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[30] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[30\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 345 10611 11489 0 0 ""}  }  } }  } 0 174051 "Bidirectional I/O \"%1!s!\" uses parallel termination, but does not have dynamic termination control connected" 0 0 "Fitter" 0 -1 1460537193853 ""}
{ "Warning" "WFOCT_OCT_DYNAMIC_TERMINATION_CONTROL_NOT_CONNECTED" "DDR3_DQ\[30\] " "I/O \"DDR3_DQ\[30\]\" uses both input and output termination, but does not have dynamicterminationcontrol connected" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[30] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[30\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 345 10611 11489 0 0 ""}  }  } }  } 0 174056 "I/O \"%1!s!\" uses both input and output termination, but does not have dynamicterminationcontrol connected" 0 0 "Fitter" 0 -1 1460537193853 ""}
{ "Error" "EFOCT_OCT_BIDIR_USES_RT_BUT_NOT_DYNAMIC_TERMINATION_CONTROL" "DDR3_DQ\[31\] " "Bidirectional I/O \"DDR3_DQ\[31\]\" uses parallel termination, but does not have dynamic termination control connected" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[31] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[31\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 346 10611 11489 0 0 ""}  }  } }  } 0 174051 "Bidirectional I/O \"%1!s!\" uses parallel termination, but does not have dynamic termination control connected" 0 0 "Fitter" 0 -1 1460537193853 ""}
{ "Warning" "WFOCT_OCT_DYNAMIC_TERMINATION_CONTROL_NOT_CONNECTED" "DDR3_DQ\[31\] " "I/O \"DDR3_DQ\[31\]\" uses both input and output termination, but does not have dynamicterminationcontrol connected" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[31] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[31\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 346 10611 11489 0 0 ""}  }  } }  } 0 174056 "I/O \"%1!s!\" uses both input and output termination, but does not have dynamicterminationcontrol connected" 0 0 "Fitter" 0 -1 1460537193853 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1460537193858 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1460537201159 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "115 " "Following 115 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 477 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 478 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 235 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 480 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_I2C_SDAT a permanently disabled " "Pin AUD_I2C_SDAT has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { AUD_I2C_SDAT } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_I2C_SDAT" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 237 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 482 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLKIN_n\[1\] a permanently disabled " "Pin HSMC_CLKIN_n\[1\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_CLKIN_n[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_n\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 330 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 351 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLKIN_n\[2\] a permanently disabled " "Pin HSMC_CLKIN_n\[2\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_CLKIN_n[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_n\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 330 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 352 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLKIN_p\[1\] a permanently disabled " "Pin HSMC_CLKIN_p\[1\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_CLKIN_p[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_p\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 331 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 353 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLKIN_p\[2\] a permanently disabled " "Pin HSMC_CLKIN_p\[2\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_CLKIN_p[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_p\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 331 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 354 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLKOUT_n\[1\] a permanently disabled " "Pin HSMC_CLKOUT_n\[1\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_CLKOUT_n[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_n\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 332 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 355 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLKOUT_n\[2\] a permanently disabled " "Pin HSMC_CLKOUT_n\[2\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_CLKOUT_n[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_n\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 332 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 356 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLKOUT_p\[1\] a permanently disabled " "Pin HSMC_CLKOUT_p\[1\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_CLKOUT_p[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_p\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 333 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 357 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLKOUT_p\[2\] a permanently disabled " "Pin HSMC_CLKOUT_p\[2\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_CLKOUT_p[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_p\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 333 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 358 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLK_IN0 a permanently disabled " "Pin HSMC_CLK_IN0 has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_CLK_IN0 } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLK_IN0" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 334 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 495 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_CLK_OUT0 a permanently disabled " "Pin HSMC_CLK_OUT0 has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_CLK_OUT0 } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLK_OUT0" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 335 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 496 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[0\] a permanently disabled " "Pin HSMC_D\[0\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_D[0] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 336 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 359 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[1\] a permanently disabled " "Pin HSMC_D\[1\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_D[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 336 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 360 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[2\] a permanently disabled " "Pin HSMC_D\[2\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_D[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 336 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 361 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_D\[3\] a permanently disabled " "Pin HSMC_D\[3\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_D[3] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 336 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 362 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[0\] a permanently disabled " "Pin HSMC_RX_n\[0\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[0] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[0\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 363 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[1\] a permanently disabled " "Pin HSMC_RX_n\[1\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 364 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[2\] a permanently disabled " "Pin HSMC_RX_n\[2\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 365 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[3\] a permanently disabled " "Pin HSMC_RX_n\[3\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[3] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[3\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 366 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[4\] a permanently disabled " "Pin HSMC_RX_n\[4\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[4] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[4\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 367 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[5\] a permanently disabled " "Pin HSMC_RX_n\[5\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[5] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[5\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 368 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[6\] a permanently disabled " "Pin HSMC_RX_n\[6\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[6] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[6\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 369 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[7\] a permanently disabled " "Pin HSMC_RX_n\[7\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[7] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[7\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 370 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[8\] a permanently disabled " "Pin HSMC_RX_n\[8\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[8] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[8\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 371 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[9\] a permanently disabled " "Pin HSMC_RX_n\[9\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[9] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[9\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 372 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[10\] a permanently disabled " "Pin HSMC_RX_n\[10\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[10] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[10\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 373 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[11\] a permanently disabled " "Pin HSMC_RX_n\[11\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[11] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[11\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 374 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[12\] a permanently disabled " "Pin HSMC_RX_n\[12\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[12] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[12\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 375 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[13\] a permanently disabled " "Pin HSMC_RX_n\[13\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[13] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[13\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 376 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[14\] a permanently disabled " "Pin HSMC_RX_n\[14\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[14] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[14\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 377 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[15\] a permanently disabled " "Pin HSMC_RX_n\[15\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[15] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[15\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 378 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_n\[16\] a permanently disabled " "Pin HSMC_RX_n\[16\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[16] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[16\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 379 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[0\] a permanently disabled " "Pin HSMC_RX_p\[0\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[0] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[0\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 380 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[1\] a permanently disabled " "Pin HSMC_RX_p\[1\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 381 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[2\] a permanently disabled " "Pin HSMC_RX_p\[2\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 382 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[3\] a permanently disabled " "Pin HSMC_RX_p\[3\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[3] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[3\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 383 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[4\] a permanently disabled " "Pin HSMC_RX_p\[4\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[4] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[4\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 384 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[5\] a permanently disabled " "Pin HSMC_RX_p\[5\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[5] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[5\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 385 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[6\] a permanently disabled " "Pin HSMC_RX_p\[6\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[6] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[6\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 386 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[7\] a permanently disabled " "Pin HSMC_RX_p\[7\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[7] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[7\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 387 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[8\] a permanently disabled " "Pin HSMC_RX_p\[8\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[8] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[8\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 388 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[9\] a permanently disabled " "Pin HSMC_RX_p\[9\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[9] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[9\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 389 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[10\] a permanently disabled " "Pin HSMC_RX_p\[10\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[10] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[10\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 390 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[11\] a permanently disabled " "Pin HSMC_RX_p\[11\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[11] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[11\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 391 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[12\] a permanently disabled " "Pin HSMC_RX_p\[12\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[12] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[12\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 392 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[13\] a permanently disabled " "Pin HSMC_RX_p\[13\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[13] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[13\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 393 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[14\] a permanently disabled " "Pin HSMC_RX_p\[14\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[14] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[14\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 394 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[15\] a permanently disabled " "Pin HSMC_RX_p\[15\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[15] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[15\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 395 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_RX_p\[16\] a permanently disabled " "Pin HSMC_RX_p\[16\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[16] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[16\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 396 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_SDA a permanently disabled " "Pin HSMC_SDA has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_SDA } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_SDA" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 498 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[0\] a permanently disabled " "Pin HSMC_TX_n\[0\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[0] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[0\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 397 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[1\] a permanently disabled " "Pin HSMC_TX_n\[1\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 398 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[2\] a permanently disabled " "Pin HSMC_TX_n\[2\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 399 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[3\] a permanently disabled " "Pin HSMC_TX_n\[3\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[3] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[3\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 400 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[4\] a permanently disabled " "Pin HSMC_TX_n\[4\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[4] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[4\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 401 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[5\] a permanently disabled " "Pin HSMC_TX_n\[5\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[5] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[5\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 402 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[6\] a permanently disabled " "Pin HSMC_TX_n\[6\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[6] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[6\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 403 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[7\] a permanently disabled " "Pin HSMC_TX_n\[7\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[7] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[7\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 404 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[8\] a permanently disabled " "Pin HSMC_TX_n\[8\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[8] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[8\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 405 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[9\] a permanently disabled " "Pin HSMC_TX_n\[9\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[9] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[9\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 406 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[10\] a permanently disabled " "Pin HSMC_TX_n\[10\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[10] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[10\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 407 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[11\] a permanently disabled " "Pin HSMC_TX_n\[11\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[11] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[11\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 408 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[12\] a permanently disabled " "Pin HSMC_TX_n\[12\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[12] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[12\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 409 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[13\] a permanently disabled " "Pin HSMC_TX_n\[13\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[13] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[13\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 410 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[14\] a permanently disabled " "Pin HSMC_TX_n\[14\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[14] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[14\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 411 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[15\] a permanently disabled " "Pin HSMC_TX_n\[15\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[15] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[15\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 412 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_n\[16\] a permanently disabled " "Pin HSMC_TX_n\[16\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[16] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[16\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 413 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[0\] a permanently disabled " "Pin HSMC_TX_p\[0\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[0] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[0\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 414 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[1\] a permanently disabled " "Pin HSMC_TX_p\[1\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 415 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[2\] a permanently disabled " "Pin HSMC_TX_p\[2\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 416 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[3\] a permanently disabled " "Pin HSMC_TX_p\[3\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[3] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[3\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 417 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[4\] a permanently disabled " "Pin HSMC_TX_p\[4\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[4] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[4\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 418 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[5\] a permanently disabled " "Pin HSMC_TX_p\[5\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[5] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[5\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 419 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[6\] a permanently disabled " "Pin HSMC_TX_p\[6\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[6] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[6\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 420 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[7\] a permanently disabled " "Pin HSMC_TX_p\[7\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[7] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[7\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 421 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[8\] a permanently disabled " "Pin HSMC_TX_p\[8\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[8] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[8\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 422 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[9\] a permanently disabled " "Pin HSMC_TX_p\[9\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[9] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[9\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 423 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[10\] a permanently disabled " "Pin HSMC_TX_p\[10\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[10] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[10\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 424 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[11\] a permanently disabled " "Pin HSMC_TX_p\[11\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[11] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[11\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 425 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[12\] a permanently disabled " "Pin HSMC_TX_p\[12\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[12] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[12\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 426 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[13\] a permanently disabled " "Pin HSMC_TX_p\[13\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[13] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[13\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 427 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[14\] a permanently disabled " "Pin HSMC_TX_p\[14\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[14] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[14\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 428 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[15\] a permanently disabled " "Pin HSMC_TX_p\[15\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[15] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[15\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 429 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_TX_p\[16\] a permanently disabled " "Pin HSMC_TX_p\[16\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[16] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[16\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 430 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SI5338_SCL a permanently disabled " "Pin SI5338_SCL has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SI5338_SCL } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SI5338_SCL" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 374 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 507 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SI5338_SDA a permanently disabled " "Pin SI5338_SDA has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SI5338_SDA } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SI5338_SDA" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 375 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 508 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[0\] a permanently disabled " "Pin USB_B2_DATA\[0\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_B2_DATA[0] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 388 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 443 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[1\] a permanently disabled " "Pin USB_B2_DATA\[1\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_B2_DATA[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 388 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 444 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[2\] a permanently disabled " "Pin USB_B2_DATA\[2\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_B2_DATA[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 388 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 445 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[3\] a permanently disabled " "Pin USB_B2_DATA\[3\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_B2_DATA[3] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 388 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 446 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[4\] a permanently disabled " "Pin USB_B2_DATA\[4\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_B2_DATA[4] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 388 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 447 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[5\] a permanently disabled " "Pin USB_B2_DATA\[5\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_B2_DATA[5] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 388 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 448 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[6\] a permanently disabled " "Pin USB_B2_DATA\[6\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_B2_DATA[6] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 388 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 449 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[7\] a permanently disabled " "Pin USB_B2_DATA\[7\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_B2_DATA[7] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 388 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 450 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_SCL a permanently disabled " "Pin USB_SCL has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_SCL } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 394 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 519 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_SDA a permanently disabled " "Pin USB_SDA has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_SDA } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 395 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 520 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[16\] a permanently disabled " "Pin DDR3_DQ\[16\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[16] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[16\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 331 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[17\] a permanently disabled " "Pin DDR3_DQ\[17\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[17] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[17\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 332 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[18\] a permanently disabled " "Pin DDR3_DQ\[18\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[18] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[18\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 333 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[19\] a permanently disabled " "Pin DDR3_DQ\[19\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[19] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[19\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 334 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[20\] a permanently disabled " "Pin DDR3_DQ\[20\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[20] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[20\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 335 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[21\] a permanently disabled " "Pin DDR3_DQ\[21\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[21] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[21\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 336 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[22\] a permanently disabled " "Pin DDR3_DQ\[22\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[22] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[22\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 337 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[23\] a permanently disabled " "Pin DDR3_DQ\[23\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[23] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[23\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 338 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[24\] a permanently disabled " "Pin DDR3_DQ\[24\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[24] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[24\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 339 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[25\] a permanently disabled " "Pin DDR3_DQ\[25\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[25] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[25\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 340 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[26\] a permanently disabled " "Pin DDR3_DQ\[26\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[26] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[26\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 341 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[27\] a permanently disabled " "Pin DDR3_DQ\[27\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[27] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[27\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 342 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[28\] a permanently disabled " "Pin DDR3_DQ\[28\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[28] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[28\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 343 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[29\] a permanently disabled " "Pin DDR3_DQ\[29\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[29] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[29\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 344 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[30\] a permanently disabled " "Pin DDR3_DQ\[30\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[30] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[30\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 345 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DDR3_DQ\[31\] a permanently disabled " "Pin DDR3_DQ\[31\] has a permanently disabled output enable" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[31] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[31\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 346 10611 11489 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1460537201204 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1460537201204 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "159 " "Following 159 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_DACDAT GND " "Pin AUD_DACDAT has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { AUD_DACDAT } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 234 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 479 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_I2C_SCLK GND " "Pin AUD_I2C_SCLK has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { AUD_I2C_SCLK } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_I2C_SCLK" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 236 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 481 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_MUTE GND " "Pin AUD_MUTE has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { AUD_MUTE } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_MUTE" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 238 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 483 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_XCK GND " "Pin AUD_XCK has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { AUD_XCK } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 484 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DM\[2\] GND " "Pin DDR3_DM\[2\] has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DM[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 250 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 313 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DM\[3\] GND " "Pin DDR3_DM\[3\] has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DM[3] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DM\[3\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 250 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 314 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "FAN_CTRL VCC " "Pin FAN_CTRL has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { FAN_CTRL } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 262 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 475 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_SCL GND " "Pin HSMC_SCL has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_SCL } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_SCL" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 346 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 497 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[0\] VCC " "Pin LED\[0\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { LED[0] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[0\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 358 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 435 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LED\[3\] GND " "Pin LED\[3\] has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { LED[3] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LED\[3\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 358 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 438 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TEMP_CS_n GND " "Pin TEMP_CS_n has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { TEMP_CS_n } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TEMP_CS_n" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 381 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 509 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TEMP_DIN GND " "Pin TEMP_DIN has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { TEMP_DIN } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TEMP_DIN" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 382 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 510 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "TEMP_SCLK GND " "Pin TEMP_SCLK has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { TEMP_SCLK } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TEMP_SCLK" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 384 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 512 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "USB_EMPTY GND " "Pin USB_EMPTY has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_EMPTY } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 389 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 514 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "USB_FULL GND " "Pin USB_FULL has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_FULL } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 390 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 515 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[0\] GND " "Pin VGA_B\[0\] has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { VGA_B[0] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 399 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 451 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[1\] GND " "Pin VGA_B\[1\] has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { VGA_B[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 399 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 452 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[2\] GND " "Pin VGA_B\[2\] has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { VGA_B[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 399 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 453 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[3\] GND " "Pin VGA_B\[3\] has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { VGA_B[3] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 399 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 454 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[4\] GND " "Pin VGA_B\[4\] has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { VGA_B[4] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 399 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 455 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[5\] GND " "Pin VGA_B\[5\] has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { VGA_B[5] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 399 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 456 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[6\] GND " "Pin VGA_B\[6\] has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { VGA_B[6] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 399 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 457 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_B\[7\] GND " "Pin VGA_B\[7\] has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { VGA_B[7] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 399 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 458 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_BLANK_n GND " "Pin VGA_BLANK_n has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { VGA_BLANK_n } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_n" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 400 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 522 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_CLK GND " "Pin VGA_CLK has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { VGA_CLK } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 401 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 523 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[0\] GND " "Pin VGA_G\[0\] has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { VGA_G[0] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 459 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[1\] GND " "Pin VGA_G\[1\] has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { VGA_G[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 460 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[2\] GND " "Pin VGA_G\[2\] has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { VGA_G[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 461 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[3\] GND " "Pin VGA_G\[3\] has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { VGA_G[3] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 462 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[4\] GND " "Pin VGA_G\[4\] has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { VGA_G[4] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 463 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[5\] GND " "Pin VGA_G\[5\] has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { VGA_G[5] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 464 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[6\] GND " "Pin VGA_G\[6\] has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { VGA_G[6] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 465 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_G\[7\] GND " "Pin VGA_G\[7\] has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { VGA_G[7] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 402 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 466 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_HS GND " "Pin VGA_HS has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { VGA_HS } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 403 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 524 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[0\] GND " "Pin VGA_R\[0\] has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { VGA_R[0] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 467 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[1\] GND " "Pin VGA_R\[1\] has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { VGA_R[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 468 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[2\] GND " "Pin VGA_R\[2\] has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { VGA_R[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 469 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[3\] GND " "Pin VGA_R\[3\] has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { VGA_R[3] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 470 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[4\] GND " "Pin VGA_R\[4\] has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { VGA_R[4] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 471 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[5\] GND " "Pin VGA_R\[5\] has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { VGA_R[5] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 472 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[6\] GND " "Pin VGA_R\[6\] has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { VGA_R[6] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 473 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_R\[7\] GND " "Pin VGA_R\[7\] has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { VGA_R[7] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 404 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 474 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_SYNC_n GND " "Pin VGA_SYNC_n has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { VGA_SYNC_n } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_n" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 405 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 525 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "VGA_VS GND " "Pin VGA_VS has GND driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { VGA_VS } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 406 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 526 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_ADCLRCK VCC " "Pin AUD_ADCLRCK has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { AUD_ADCLRCK } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 232 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 477 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_BCLK VCC " "Pin AUD_BCLK has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { AUD_BCLK } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 233 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 478 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_DACLRCK VCC " "Pin AUD_DACLRCK has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { AUD_DACLRCK } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 235 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 480 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "AUD_I2C_SDAT VCC " "Pin AUD_I2C_SDAT has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { AUD_I2C_SDAT } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_I2C_SDAT" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 237 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 482 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_CLKIN_n\[1\] VCC " "Pin HSMC_CLKIN_n\[1\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_CLKIN_n[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_n\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 330 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 351 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_CLKIN_n\[2\] VCC " "Pin HSMC_CLKIN_n\[2\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_CLKIN_n[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_n\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 330 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 352 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_CLKIN_p\[1\] VCC " "Pin HSMC_CLKIN_p\[1\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_CLKIN_p[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_p\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 331 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 353 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_CLKIN_p\[2\] VCC " "Pin HSMC_CLKIN_p\[2\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_CLKIN_p[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_p\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 331 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 354 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_CLKOUT_n\[1\] VCC " "Pin HSMC_CLKOUT_n\[1\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_CLKOUT_n[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_n\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 332 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 355 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_CLKOUT_n\[2\] VCC " "Pin HSMC_CLKOUT_n\[2\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_CLKOUT_n[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_n\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 332 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 356 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_CLKOUT_p\[1\] VCC " "Pin HSMC_CLKOUT_p\[1\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_CLKOUT_p[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_p\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 333 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 357 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_CLKOUT_p\[2\] VCC " "Pin HSMC_CLKOUT_p\[2\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_CLKOUT_p[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_p\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 333 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 358 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_CLK_IN0 VCC " "Pin HSMC_CLK_IN0 has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_CLK_IN0 } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLK_IN0" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 334 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 495 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_CLK_OUT0 VCC " "Pin HSMC_CLK_OUT0 has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_CLK_OUT0 } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLK_OUT0" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 335 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 496 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_D\[0\] VCC " "Pin HSMC_D\[0\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_D[0] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 336 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 359 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_D\[1\] VCC " "Pin HSMC_D\[1\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_D[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 336 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 360 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_D\[2\] VCC " "Pin HSMC_D\[2\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_D[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 336 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 361 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_D\[3\] VCC " "Pin HSMC_D\[3\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_D[3] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 336 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 362 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_RX_n\[0\] VCC " "Pin HSMC_RX_n\[0\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[0] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[0\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 363 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_RX_n\[1\] VCC " "Pin HSMC_RX_n\[1\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 364 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_RX_n\[2\] VCC " "Pin HSMC_RX_n\[2\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 365 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_RX_n\[3\] VCC " "Pin HSMC_RX_n\[3\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[3] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[3\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 366 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_RX_n\[4\] VCC " "Pin HSMC_RX_n\[4\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[4] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[4\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 367 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_RX_n\[5\] VCC " "Pin HSMC_RX_n\[5\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[5] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[5\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 368 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_RX_n\[6\] VCC " "Pin HSMC_RX_n\[6\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[6] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[6\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 369 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_RX_n\[7\] VCC " "Pin HSMC_RX_n\[7\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[7] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[7\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 370 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_RX_n\[8\] VCC " "Pin HSMC_RX_n\[8\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[8] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[8\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 371 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_RX_n\[9\] VCC " "Pin HSMC_RX_n\[9\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[9] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[9\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 372 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_RX_n\[10\] VCC " "Pin HSMC_RX_n\[10\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[10] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[10\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 373 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_RX_n\[11\] VCC " "Pin HSMC_RX_n\[11\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[11] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[11\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 374 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_RX_n\[12\] VCC " "Pin HSMC_RX_n\[12\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[12] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[12\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 375 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_RX_n\[13\] VCC " "Pin HSMC_RX_n\[13\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[13] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[13\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 376 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_RX_n\[14\] VCC " "Pin HSMC_RX_n\[14\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[14] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[14\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 377 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_RX_n\[15\] VCC " "Pin HSMC_RX_n\[15\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[15] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[15\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 378 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_RX_n\[16\] VCC " "Pin HSMC_RX_n\[16\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_n[16] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_n\[16\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 344 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 379 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_RX_p\[0\] VCC " "Pin HSMC_RX_p\[0\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[0] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[0\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 380 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_RX_p\[1\] VCC " "Pin HSMC_RX_p\[1\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 381 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_RX_p\[2\] VCC " "Pin HSMC_RX_p\[2\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 382 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_RX_p\[3\] VCC " "Pin HSMC_RX_p\[3\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[3] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[3\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 383 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_RX_p\[4\] VCC " "Pin HSMC_RX_p\[4\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[4] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[4\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 384 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_RX_p\[5\] VCC " "Pin HSMC_RX_p\[5\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[5] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[5\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 385 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_RX_p\[6\] VCC " "Pin HSMC_RX_p\[6\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[6] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[6\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 386 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_RX_p\[7\] VCC " "Pin HSMC_RX_p\[7\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[7] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[7\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 387 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_RX_p\[8\] VCC " "Pin HSMC_RX_p\[8\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[8] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[8\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 388 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_RX_p\[9\] VCC " "Pin HSMC_RX_p\[9\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[9] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[9\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 389 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_RX_p\[10\] VCC " "Pin HSMC_RX_p\[10\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[10] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[10\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 390 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_RX_p\[11\] VCC " "Pin HSMC_RX_p\[11\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[11] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[11\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 391 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_RX_p\[12\] VCC " "Pin HSMC_RX_p\[12\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[12] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[12\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 392 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_RX_p\[13\] VCC " "Pin HSMC_RX_p\[13\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[13] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[13\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 393 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_RX_p\[14\] VCC " "Pin HSMC_RX_p\[14\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[14] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[14\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 394 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_RX_p\[15\] VCC " "Pin HSMC_RX_p\[15\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[15] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[15\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 395 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_RX_p\[16\] VCC " "Pin HSMC_RX_p\[16\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_RX_p[16] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_p\[16\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 345 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 396 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_SDA VCC " "Pin HSMC_SDA has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_SDA } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_SDA" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 347 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 498 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_TX_n\[0\] VCC " "Pin HSMC_TX_n\[0\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[0] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[0\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 397 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_TX_n\[1\] VCC " "Pin HSMC_TX_n\[1\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 398 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_TX_n\[2\] VCC " "Pin HSMC_TX_n\[2\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 399 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_TX_n\[3\] VCC " "Pin HSMC_TX_n\[3\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[3] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[3\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 400 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_TX_n\[4\] VCC " "Pin HSMC_TX_n\[4\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[4] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[4\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 401 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_TX_n\[5\] VCC " "Pin HSMC_TX_n\[5\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[5] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[5\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 402 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_TX_n\[6\] VCC " "Pin HSMC_TX_n\[6\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[6] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[6\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 403 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_TX_n\[7\] VCC " "Pin HSMC_TX_n\[7\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[7] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[7\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 404 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_TX_n\[8\] VCC " "Pin HSMC_TX_n\[8\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[8] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[8\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 405 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_TX_n\[9\] VCC " "Pin HSMC_TX_n\[9\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[9] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[9\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 406 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_TX_n\[10\] VCC " "Pin HSMC_TX_n\[10\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[10] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[10\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 407 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_TX_n\[11\] VCC " "Pin HSMC_TX_n\[11\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[11] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[11\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 408 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_TX_n\[12\] VCC " "Pin HSMC_TX_n\[12\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[12] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[12\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 409 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_TX_n\[13\] VCC " "Pin HSMC_TX_n\[13\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[13] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[13\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 410 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_TX_n\[14\] VCC " "Pin HSMC_TX_n\[14\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[14] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[14\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 411 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_TX_n\[15\] VCC " "Pin HSMC_TX_n\[15\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[15] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[15\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 412 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_TX_n\[16\] VCC " "Pin HSMC_TX_n\[16\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_n[16] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_n\[16\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 348 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 413 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_TX_p\[0\] VCC " "Pin HSMC_TX_p\[0\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[0] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[0\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 414 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_TX_p\[1\] VCC " "Pin HSMC_TX_p\[1\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 415 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_TX_p\[2\] VCC " "Pin HSMC_TX_p\[2\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 416 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_TX_p\[3\] VCC " "Pin HSMC_TX_p\[3\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[3] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[3\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 417 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_TX_p\[4\] VCC " "Pin HSMC_TX_p\[4\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[4] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[4\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 418 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_TX_p\[5\] VCC " "Pin HSMC_TX_p\[5\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[5] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[5\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 419 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_TX_p\[6\] VCC " "Pin HSMC_TX_p\[6\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[6] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[6\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 420 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_TX_p\[7\] VCC " "Pin HSMC_TX_p\[7\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[7] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[7\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 421 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_TX_p\[8\] VCC " "Pin HSMC_TX_p\[8\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[8] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[8\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 422 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_TX_p\[9\] VCC " "Pin HSMC_TX_p\[9\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[9] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[9\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 423 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_TX_p\[10\] VCC " "Pin HSMC_TX_p\[10\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[10] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[10\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 424 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_TX_p\[11\] VCC " "Pin HSMC_TX_p\[11\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[11] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[11\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 425 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_TX_p\[12\] VCC " "Pin HSMC_TX_p\[12\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[12] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[12\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 426 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_TX_p\[13\] VCC " "Pin HSMC_TX_p\[13\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[13] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[13\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 427 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_TX_p\[14\] VCC " "Pin HSMC_TX_p\[14\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[14] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[14\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 428 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_TX_p\[15\] VCC " "Pin HSMC_TX_p\[15\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[15] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[15\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 429 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "HSMC_TX_p\[16\] VCC " "Pin HSMC_TX_p\[16\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { HSMC_TX_p[16] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_p\[16\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 349 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 430 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SI5338_SCL VCC " "Pin SI5338_SCL has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SI5338_SCL } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SI5338_SCL" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 374 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 507 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "SI5338_SDA VCC " "Pin SI5338_SDA has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { SI5338_SDA } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SI5338_SDA" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 375 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 508 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "USB_B2_DATA\[0\] VCC " "Pin USB_B2_DATA\[0\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_B2_DATA[0] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 388 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 443 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "USB_B2_DATA\[1\] VCC " "Pin USB_B2_DATA\[1\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_B2_DATA[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 388 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 444 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "USB_B2_DATA\[2\] VCC " "Pin USB_B2_DATA\[2\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_B2_DATA[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 388 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 445 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "USB_B2_DATA\[3\] VCC " "Pin USB_B2_DATA\[3\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_B2_DATA[3] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 388 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 446 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "USB_B2_DATA\[4\] VCC " "Pin USB_B2_DATA\[4\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_B2_DATA[4] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 388 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 447 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "USB_B2_DATA\[5\] VCC " "Pin USB_B2_DATA\[5\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_B2_DATA[5] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 388 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 448 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "USB_B2_DATA\[6\] VCC " "Pin USB_B2_DATA\[6\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_B2_DATA[6] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 388 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 449 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "USB_B2_DATA\[7\] VCC " "Pin USB_B2_DATA\[7\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_B2_DATA[7] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 388 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 450 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "USB_SCL VCC " "Pin USB_SCL has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_SCL } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 394 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 519 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "USB_SDA VCC " "Pin USB_SDA has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { USB_SDA } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 395 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 520 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[16\] VCC " "Pin DDR3_DQ\[16\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[16] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[16\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 331 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[17\] VCC " "Pin DDR3_DQ\[17\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[17] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[17\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 332 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[18\] VCC " "Pin DDR3_DQ\[18\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[18] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[18\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 333 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[19\] VCC " "Pin DDR3_DQ\[19\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[19] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[19\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 334 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[20\] VCC " "Pin DDR3_DQ\[20\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[20] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[20\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 335 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[21\] VCC " "Pin DDR3_DQ\[21\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[21] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[21\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 336 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[22\] VCC " "Pin DDR3_DQ\[22\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[22] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[22\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 337 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[23\] VCC " "Pin DDR3_DQ\[23\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[23] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[23\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 338 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[24\] VCC " "Pin DDR3_DQ\[24\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[24] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[24\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 339 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[25\] VCC " "Pin DDR3_DQ\[25\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[25] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[25\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 340 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[26\] VCC " "Pin DDR3_DQ\[26\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[26] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[26\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 341 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[27\] VCC " "Pin DDR3_DQ\[27\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[27] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[27\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 342 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[28\] VCC " "Pin DDR3_DQ\[28\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[28] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[28\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 343 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[29\] VCC " "Pin DDR3_DQ\[29\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[29] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[29\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 344 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[30\] VCC " "Pin DDR3_DQ\[30\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[30] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[30\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 345 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "DDR3_DQ\[31\] VCC " "Pin DDR3_DQ\[31\] has VCC driving its datain port" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[31] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[31\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 346 10611 11489 0 0 ""}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1460537201210 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1460537201210 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[15] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[15\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 330 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460537201217 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460537201217 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[14] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[14\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 329 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460537201217 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460537201217 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[13] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[13\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 328 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460537201217 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460537201217 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[12] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[12\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 327 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460537201217 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460537201217 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[11] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[11\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 326 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460537201217 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460537201217 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[10] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[10\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 325 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460537201217 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460537201217 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[0] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[0\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 315 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460537201217 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460537201217 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 316 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460537201217 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460537201217 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQS_n\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_DQS_n\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQS_n[0] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[0\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 347 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460537201217 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460537201217 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[2] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[2\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 317 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460537201217 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460537201217 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQS_n\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_DQS_n\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQS_n[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_n\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 348 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460537201217 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460537201217 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[3] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[3\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 318 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460537201217 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460537201217 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQS_p\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_DQS_p\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQS_p[0] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[0\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 253 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 349 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460537201217 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460537201217 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[4] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[4\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 319 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460537201217 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460537201217 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQS_p\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin DDR3_DQS_p\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQS_p[1] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQS_p\[1\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 253 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 350 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460537201217 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460537201217 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[5] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[5\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 320 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460537201217 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460537201217 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[6] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[6\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 321 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460537201217 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460537201217 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[7] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[7\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 322 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460537201217 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460537201217 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[8] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[8\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 323 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460537201217 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460537201217 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: fpga_ddr3:fpga_ddr3_inst\|fpga_ddr3_0002:fpga_ddr3_inst\|fpga_ddr3_p0:p0\|fpga_ddr3_p0_acv_hard_memphy:umemphy\|fpga_ddr3_p0_acv_hard_io_pads:uio_pads\|fpga_ddr3_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diana/altera_lite/15.1/quartus/linux64/pin_planner.ppl" { DDR3_DQ[9] } } } { "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/diana/altera_lite/15.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DDR3_DQ\[9\]" } } } } { "SoCKit_DDR3_RTL_Test.v" "" { Text "/home/diana/SoCKit_DDR3_RTL_Test/SoCKit_DDR3_RTL_Test.v" 251 0 0 } } { "temporary_test_loc" "" { Generic "/home/diana/SoCKit_DDR3_RTL_Test/" { { 0 { 0 ""} 0 324 10611 11489 0 0 ""}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1460537201217 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1460537201217 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1460537201217 ""}
{ "Error" "EFSV_FITCC_FAIL" "" "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } {  } 0 11802 "Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Fitter" 0 -1 1460537201220 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 17 s 21 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 17 errors, 21 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1393 " "Peak virtual memory: 1393 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1460537201934 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 13 04:46:41 2016 " "Processing ended: Wed Apr 13 04:46:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1460537201934 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1460537201934 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1460537201934 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1460537201934 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 19 s 353 s " "Quartus Prime Full Compilation was unsuccessful. 19 errors, 353 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1460537204961 ""}
