Analysis & Synthesis report for calabp3
Sat Dec 14 03:07:22 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Logic Cells Representing Combinational Loops
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: ID_Stage:id_stage|ControlUnit:CU
 16. Parameter Settings for User Entity Instance: EXE_Stage:exe_stage|ALU:alu
 17. Parameter Settings for User Entity Instance: MEM_Stage:mem_stage|SRAM_Controller:sram_controller
 18. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 19. Port Connectivity Checks: "MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Counter3bit:counter"
 20. Port Connectivity Checks: "ID_Stage_Reg:id_stage_reg"
 21. Port Connectivity Checks: "ID_Stage:id_stage|ControlUnit:CU"
 22. Port Connectivity Checks: "ID_Stage:id_stage"
 23. Port Connectivity Checks: "IF_Stage:if_stage"
 24. SignalTap II Logic Analyzer Settings
 25. Elapsed Time Per Partition
 26. Connections to In-System Debugging Instance "auto_signaltap_0"
 27. Analysis & Synthesis Messages
 28. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Dec 14 03:07:21 2019           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; calabp3                                         ;
; Top-level Entity Name              ; ARM                                             ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 4,790                                           ;
;     Total combinational functions  ; 3,154                                           ;
;     Dedicated logic registers      ; 2,435                                           ;
; Total registers                    ; 2435                                            ;
; Total pins                         ; 454                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 51,712                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; ARM                ; calabp3            ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                      ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+
; ../Counter.v                     ; yes             ; User Verilog HDL File        ; C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Counter.v                           ;         ;
; ../WB_Stage.v                    ; yes             ; User Verilog HDL File        ; C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/WB_Stage.v                          ;         ;
; ../Val2Generate.v                ; yes             ; User Verilog HDL File        ; C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Val2Generate.v                      ;         ;
; ../SRAM_Controller.v             ; yes             ; User Verilog HDL File        ; C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/SRAM_Controller.v                   ;         ;
; ../RegisterFile.v                ; yes             ; User Verilog HDL File        ; C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/RegisterFile.v                      ;         ;
; ../reg32.v                       ; yes             ; User Verilog HDL File        ; C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/reg32.v                             ;         ;
; ../reg4neg.v                     ; yes             ; User Verilog HDL File        ; C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/reg4neg.v                           ;         ;
; ../MEM_Stage_Reg.v               ; yes             ; User Verilog HDL File        ; C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/MEM_Stage_Reg.v                     ;         ;
; ../MEM_Stage.v                   ; yes             ; User Verilog HDL File        ; C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/MEM_Stage.v                         ;         ;
; ../IF_Stage_Reg.v                ; yes             ; User Verilog HDL File        ; C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage_Reg.v                      ;         ;
; ../IF_Stage.v                    ; yes             ; User Verilog HDL File        ; C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/IF_Stage.v                          ;         ;
; ../ID_Stage_Reg.v                ; yes             ; User Verilog HDL File        ; C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ID_Stage_Reg.v                      ;         ;
; ../ID_Stage.v                    ; yes             ; User Verilog HDL File        ; C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ID_Stage.v                          ;         ;
; ../Hazard_Detection_Unit.v       ; yes             ; User Verilog HDL File        ; C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Hazard_Detection_Unit.v             ;         ;
; ../Forwarding_Unit.v             ; yes             ; User Verilog HDL File        ; C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/Forwarding_Unit.v                   ;         ;
; ../EXE_Stage_Reg.v               ; yes             ; User Verilog HDL File        ; C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/EXE_Stage_Reg.v                     ;         ;
; ../EXE_Stage.v                   ; yes             ; User Verilog HDL File        ; C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/EXE_Stage.v                         ;         ;
; ../ControlUnit.v                 ; yes             ; User Verilog HDL File        ; C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ControlUnit.v                       ;         ;
; ../ConditionCheck.v              ; yes             ; User Verilog HDL File        ; C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ConditionCheck.v                    ;         ;
; ../ARM.v                         ; yes             ; User Verilog HDL File        ; C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ARM.v                               ;         ;
; ../ALU.v                         ; yes             ; User Verilog HDL File        ; C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/ALU.v                               ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd                               ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                          ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd                             ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc                                ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                                      ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                  ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                   ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                    ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                  ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                           ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                     ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                  ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                   ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                                      ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                                      ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                    ;         ;
; db/altsyncram_ms14.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/output_files/db/altsyncram_ms14.tdf ;         ;
; db/altsyncram_ugq1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/output_files/db/altsyncram_ugq1.tdf ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                                    ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc                                  ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                                     ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                             ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc                                  ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                                     ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                                      ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                                    ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                                    ;         ;
; db/mux_eoc.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/output_files/db/mux_eoc.tdf         ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf                                  ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                                      ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                                 ;         ;
; db/decode_rqf.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/output_files/db/decode_rqf.tdf      ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf                                 ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                                 ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                                    ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc                                 ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc                         ;         ;
; db/cntr_bdi.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/output_files/db/cntr_bdi.tdf        ;         ;
; db/cmpr_bcc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/output_files/db/cmpr_bcc.tdf        ;         ;
; db/cntr_v1j.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/output_files/db/cntr_v1j.tdf        ;         ;
; db/cntr_1ci.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/output_files/db/cntr_1ci.tdf        ;         ;
; db/cmpr_9cc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/output_files/db/cmpr_9cc.tdf        ;         ;
; db/cntr_gui.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/output_files/db/cntr_gui.tdf        ;         ;
; db/cmpr_5cc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/output_files/db/cmpr_5cc.tdf        ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                  ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                                     ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 4,790    ;
;                                             ;          ;
; Total combinational functions               ; 3154     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 1987     ;
;     -- 3 input functions                    ; 771      ;
;     -- <=2 input functions                  ; 396      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 2997     ;
;     -- arithmetic mode                      ; 157      ;
;                                             ;          ;
; Total registers                             ; 2435     ;
;     -- Dedicated logic registers            ; 2435     ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 454      ;
; Total memory bits                           ; 51712    ;
; Embedded Multiplier 9-bit elements          ; 0        ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 1916     ;
; Total fan-out                               ; 21390    ;
; Average fan-out                             ; 3.48     ;
+---------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                        ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ARM                                                                                                    ; 3154 (2)          ; 2435 (0)     ; 51712       ; 0            ; 0       ; 0         ; 454  ; 0            ; |ARM                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |EXE_Stage:exe_stage|                                                                                ; 1206 (135)        ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|EXE_Stage:exe_stage                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |ALU:alu|                                                                                         ; 315 (315)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|EXE_Stage:exe_stage|ALU:alu                                                                                                                                                                                                                                                                                                           ; work         ;
;       |Val2Generate:v2g|                                                                                ; 756 (756)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|EXE_Stage:exe_stage|Val2Generate:v2g                                                                                                                                                                                                                                                                                                  ; work         ;
;    |EXE_Stage_Reg:exe_stage_reg|                                                                        ; 0 (0)             ; 71 (71)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|EXE_Stage_Reg:exe_stage_reg                                                                                                                                                                                                                                                                                                           ; work         ;
;    |Forwarding_Unit:forwarding_unit|                                                                    ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|Forwarding_Unit:forwarding_unit                                                                                                                                                                                                                                                                                                       ; work         ;
;    |Hazard_Detection_Unit:hazard_detection_unit|                                                        ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|Hazard_Detection_Unit:hazard_detection_unit                                                                                                                                                                                                                                                                                           ; work         ;
;    |ID_Stage:id_stage|                                                                                  ; 86 (13)           ; 512 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|ID_Stage:id_stage                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |ConditionCheck:CC|                                                                               ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|ID_Stage:id_stage|ConditionCheck:CC                                                                                                                                                                                                                                                                                                   ; work         ;
;       |ControlUnit:CU|                                                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|ID_Stage:id_stage|ControlUnit:CU                                                                                                                                                                                                                                                                                                      ; work         ;
;       |RegisterFile:RF|                                                                                 ; 63 (63)           ; 512 (512)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|ID_Stage:id_stage|RegisterFile:RF                                                                                                                                                                                                                                                                                                     ; work         ;
;    |ID_Stage_Reg:id_stage_reg|                                                                          ; 709 (709)         ; 132 (132)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|ID_Stage_Reg:id_stage_reg                                                                                                                                                                                                                                                                                                             ; work         ;
;    |IF_Stage:if_stage|                                                                                  ; 231 (199)         ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|IF_Stage:if_stage                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |reg32:pc|                                                                                        ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|IF_Stage:if_stage|reg32:pc                                                                                                                                                                                                                                                                                                            ; work         ;
;    |IF_Stage_Reg:if_stage_reg|                                                                          ; 62 (62)           ; 61 (61)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|IF_Stage_Reg:if_stage_reg                                                                                                                                                                                                                                                                                                             ; work         ;
;    |MEM_Stage:mem_stage|                                                                                ; 103 (1)           ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|MEM_Stage:mem_stage                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |SRAM_Controller:sram_controller|                                                                 ; 102 (99)          ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller                                                                                                                                                                                                                                                                                   ; work         ;
;          |Counter3bit:counter|                                                                          ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Counter3bit:counter                                                                                                                                                                                                                                                               ; work         ;
;    |MEM_Stage_Reg:mem_stage_reg|                                                                        ; 0 (0)             ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|MEM_Stage_Reg:mem_stage_reg                                                                                                                                                                                                                                                                                                           ; work         ;
;    |WB_Stage:wb_stage|                                                                                  ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|WB_Stage:wb_stage                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |reg4neg:SReg|                                                                                       ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|reg4neg:SReg                                                                                                                                                                                                                                                                                                                          ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 117 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 116 (78)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                 ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                               ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 572 (1)           ; 1464 (202)   ; 51712       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 571 (0)           ; 1262 (0)     ; 51712       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 571 (21)          ; 1262 (434)   ; 51712       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 21 (0)            ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; work         ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                              ; work         ;
;                |lpm_mux:mux|                                                                            ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ; work         ;
;                   |mux_eoc:auto_generated|                                                              ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_eoc:auto_generated                                                                                                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 51712       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; work         ;
;                |altsyncram_ms14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 51712       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ms14:auto_generated                                                                                                                                            ; work         ;
;                   |altsyncram_ugq1:altsyncram1|                                                         ; 0 (0)             ; 0 (0)        ; 51712       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ms14:auto_generated|altsyncram_ugq1:altsyncram1                                                                                                                ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 74 (74)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 238 (1)           ; 521 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 202 (0)           ; 505 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 303 (303)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 202 (0)           ; 202 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 35 (35)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 180 (13)          ; 161 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; work         ;
;                   |cntr_bdi:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_bdi:auto_generated                                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 9 (0)             ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; work         ;
;                   |cntr_v1j:auto_generated|                                                             ; 9 (9)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v1j:auto_generated                                                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; work         ;
;                   |cntr_1ci:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_1ci:auto_generated                                                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; work         ;
;                   |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 101 (101)         ; 101 (101)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 19 (19)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ARM|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                              ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ms14:auto_generated|altsyncram_ugq1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 512          ; 101          ; 512          ; 101          ; 51712 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                            ;
+------------------------------------------------------------------------+--------------------------------------------------------------+------------------------+
; Latch Name                                                             ; Latch Enable Signal                                          ; Free of Timing Hazards ;
+------------------------------------------------------------------------+--------------------------------------------------------------+------------------------+
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|SRAM_ADDR[0]       ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Mux19    ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|SRAM_ADDR[1]       ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Mux19    ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|SRAM_ADDR[2]       ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Mux19    ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|SRAM_ADDR[3]       ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Mux19    ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|SRAM_ADDR[4]       ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Mux19    ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|SRAM_ADDR[5]       ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Mux19    ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|SRAM_ADDR[6]       ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Mux19    ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|SRAM_ADDR[7]       ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Mux19    ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|SRAM_ADDR[8]       ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Mux19    ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|SRAM_ADDR[9]       ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Mux19    ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|SRAM_ADDR[10]      ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Mux19    ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|SRAM_ADDR[11]      ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Mux19    ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|SRAM_ADDR[12]      ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Mux19    ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|SRAM_ADDR[13]      ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Mux19    ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|SRAM_ADDR[14]      ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Mux19    ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|SRAM_ADDR[15]      ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Mux19    ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|SRAM_ADDR[16]      ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Mux19    ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|SRAM_ADDR[17]      ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Mux19    ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|readData[0]        ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Decoder0 ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|readData[1]        ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Decoder0 ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|readData[2]        ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Decoder0 ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|readData[3]        ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Decoder0 ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|readData[4]        ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Decoder0 ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|readData[5]        ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Decoder0 ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|readData[6]        ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Decoder0 ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|readData[7]        ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Decoder0 ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|readData[8]        ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Decoder0 ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|readData[9]        ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Decoder0 ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|readData[10]       ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Decoder0 ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|readData[11]       ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Decoder0 ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|readData[12]       ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Decoder0 ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|readData[13]       ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Decoder0 ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|readData[14]       ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Decoder0 ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|readData[15]       ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Decoder0 ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|readData[16]       ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Decoder0 ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|readData[17]       ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Decoder0 ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|readData[18]       ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Decoder0 ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|readData[19]       ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Decoder0 ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|readData[20]       ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Decoder0 ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|readData[21]       ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Decoder0 ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|readData[22]       ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Decoder0 ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|readData[23]       ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Decoder0 ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|readData[24]       ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Decoder0 ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|readData[25]       ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Decoder0 ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|readData[26]       ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Decoder0 ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|readData[27]       ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Decoder0 ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|readData[28]       ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Decoder0 ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|readData[29]       ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Decoder0 ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|readData[30]       ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Decoder0 ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|readData[31]       ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Decoder0 ; yes                    ;
; IF_Stage:if_stage|ins[16]                                              ; IF_Stage:if_stage|WideNor0                                   ; yes                    ;
; IF_Stage:if_stage|ins[17]                                              ; IF_Stage:if_stage|WideNor0                                   ; yes                    ;
; IF_Stage:if_stage|ins[18]                                              ; IF_Stage:if_stage|WideNor0                                   ; yes                    ;
; IF_Stage:if_stage|ins[19]                                              ; IF_Stage:if_stage|WideNor0                                   ; yes                    ;
; IF_Stage:if_stage|ins[0]                                               ; IF_Stage:if_stage|WideNor0                                   ; yes                    ;
; IF_Stage:if_stage|ins[12]                                              ; IF_Stage:if_stage|WideNor0                                   ; yes                    ;
; IF_Stage:if_stage|ins[20]                                              ; IF_Stage:if_stage|WideNor0                                   ; yes                    ;
; IF_Stage:if_stage|ins[27]                                              ; IF_Stage:if_stage|WideNor0                                   ; yes                    ;
; IF_Stage:if_stage|ins[26]                                              ; IF_Stage:if_stage|WideNor0                                   ; yes                    ;
; IF_Stage:if_stage|ins[1]                                               ; IF_Stage:if_stage|WideNor0                                   ; yes                    ;
; IF_Stage:if_stage|ins[13]                                              ; IF_Stage:if_stage|WideNor0                                   ; yes                    ;
; IF_Stage:if_stage|ins[2]                                               ; IF_Stage:if_stage|WideNor0                                   ; yes                    ;
; IF_Stage:if_stage|ins[14]                                              ; IF_Stage:if_stage|WideNor0                                   ; yes                    ;
; IF_Stage:if_stage|ins[3]                                               ; IF_Stage:if_stage|WideNor0                                   ; yes                    ;
; IF_Stage:if_stage|ins[15]                                              ; IF_Stage:if_stage|WideNor0                                   ; yes                    ;
; IF_Stage:if_stage|ins[24]                                              ; IF_Stage:if_stage|WideNor0                                   ; yes                    ;
; IF_Stage:if_stage|ins[23]                                              ; IF_Stage:if_stage|WideNor0                                   ; yes                    ;
; IF_Stage:if_stage|ins[22]                                              ; IF_Stage:if_stage|WideNor0                                   ; yes                    ;
; IF_Stage:if_stage|ins[21]                                              ; IF_Stage:if_stage|WideNor0                                   ; yes                    ;
; IF_Stage:if_stage|ins[25]                                              ; IF_Stage:if_stage|WideNor0                                   ; yes                    ;
; IF_Stage:if_stage|ins[29]                                              ; IF_Stage:if_stage|WideNor0                                   ; yes                    ;
; IF_Stage:if_stage|ins[28]                                              ; IF_Stage:if_stage|WideNor0                                   ; yes                    ;
; IF_Stage:if_stage|ins[31]                                              ; IF_Stage:if_stage|WideNor0                                   ; yes                    ;
; IF_Stage:if_stage|ins[30]                                              ; IF_Stage:if_stage|WideNor0                                   ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|OUT_SRAM_DQ[0]~0   ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Mux19    ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|OUT_SRAM_DQ[0]_708 ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Mux19    ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|OUT_SRAM_DQ[1]~1   ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Mux19    ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|OUT_SRAM_DQ[2]~2   ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Mux19    ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|OUT_SRAM_DQ[3]~3   ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Mux19    ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|OUT_SRAM_DQ[4]~4   ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Mux19    ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|OUT_SRAM_DQ[5]~5   ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Mux19    ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|OUT_SRAM_DQ[6]~6   ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Mux19    ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|OUT_SRAM_DQ[7]~7   ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Mux19    ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|OUT_SRAM_DQ[8]~8   ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Mux19    ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|OUT_SRAM_DQ[9]~9   ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Mux19    ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|OUT_SRAM_DQ[10]~10 ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Mux19    ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|OUT_SRAM_DQ[11]~11 ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Mux19    ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|OUT_SRAM_DQ[12]~12 ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Mux19    ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|OUT_SRAM_DQ[13]~13 ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Mux19    ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|OUT_SRAM_DQ[14]~14 ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Mux19    ; yes                    ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|OUT_SRAM_DQ[15]~15 ; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Mux19    ; yes                    ;
; IF_Stage:if_stage|ins[6]                                               ; IF_Stage:if_stage|WideNor0                                   ; yes                    ;
; IF_Stage:if_stage|ins[4]                                               ; IF_Stage:if_stage|WideNor0                                   ; yes                    ;
; IF_Stage:if_stage|ins[11]                                              ; IF_Stage:if_stage|WideNor0                                   ; yes                    ;
; IF_Stage:if_stage|ins[10]                                              ; IF_Stage:if_stage|WideNor0                                   ; yes                    ;
; IF_Stage:if_stage|ins[9]                                               ; IF_Stage:if_stage|WideNor0                                   ; yes                    ;
; IF_Stage:if_stage|ins[8]                                               ; IF_Stage:if_stage|WideNor0                                   ; yes                    ;
; IF_Stage:if_stage|ins[5]                                               ; IF_Stage:if_stage|WideNor0                                   ; yes                    ;
; IF_Stage:if_stage|ins[7]                                               ; IF_Stage:if_stage|WideNor0                                   ; yes                    ;
; Number of user-specified and inferred latches = 99                     ;                                                              ;                        ;
+------------------------------------------------------------------------+--------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; ID_Stage:id_stage|commands~0                           ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                     ;
+----------------------------------------------+---------------------------------------------------------+
; Register name                                ; Reason for Removal                                      ;
+----------------------------------------------+---------------------------------------------------------+
; ID_Stage_Reg:id_stage_reg|Signed_imm_24[15]  ; Merged with ID_Stage_Reg:id_stage_reg|Dest[3]           ;
; ID_Stage_Reg:id_stage_reg|Signed_imm_24[14]  ; Merged with ID_Stage_Reg:id_stage_reg|Dest[2]           ;
; ID_Stage_Reg:id_stage_reg|Signed_imm_24[13]  ; Merged with ID_Stage_Reg:id_stage_reg|Dest[1]           ;
; ID_Stage_Reg:id_stage_reg|Signed_imm_24[12]  ; Merged with ID_Stage_Reg:id_stage_reg|Dest[0]           ;
; ID_Stage_Reg:id_stage_reg|ID_reg_out_src1[3] ; Merged with ID_Stage_Reg:id_stage_reg|Signed_imm_24[19] ;
; ID_Stage_Reg:id_stage_reg|ID_reg_out_src1[2] ; Merged with ID_Stage_Reg:id_stage_reg|Signed_imm_24[18] ;
; ID_Stage_Reg:id_stage_reg|ID_reg_out_src1[1] ; Merged with ID_Stage_Reg:id_stage_reg|Signed_imm_24[17] ;
; ID_Stage_Reg:id_stage_reg|ID_reg_out_src1[0] ; Merged with ID_Stage_Reg:id_stage_reg|Signed_imm_24[16] ;
; ID_Stage_Reg:id_stage_reg|Shift_operand[11]  ; Merged with ID_Stage_Reg:id_stage_reg|Signed_imm_24[11] ;
; ID_Stage_Reg:id_stage_reg|Shift_operand[10]  ; Merged with ID_Stage_Reg:id_stage_reg|Signed_imm_24[10] ;
; ID_Stage_Reg:id_stage_reg|Shift_operand[8]   ; Merged with ID_Stage_Reg:id_stage_reg|Signed_imm_24[8]  ;
; ID_Stage_Reg:id_stage_reg|Shift_operand[7]   ; Merged with ID_Stage_Reg:id_stage_reg|Signed_imm_24[7]  ;
; ID_Stage_Reg:id_stage_reg|Shift_operand[6]   ; Merged with ID_Stage_Reg:id_stage_reg|Signed_imm_24[6]  ;
; ID_Stage_Reg:id_stage_reg|Shift_operand[5]   ; Merged with ID_Stage_Reg:id_stage_reg|Signed_imm_24[5]  ;
; ID_Stage_Reg:id_stage_reg|Shift_operand[4]   ; Merged with ID_Stage_Reg:id_stage_reg|Signed_imm_24[4]  ;
; ID_Stage_Reg:id_stage_reg|Shift_operand[3]   ; Merged with ID_Stage_Reg:id_stage_reg|Signed_imm_24[3]  ;
; ID_Stage_Reg:id_stage_reg|Shift_operand[2]   ; Merged with ID_Stage_Reg:id_stage_reg|Signed_imm_24[2]  ;
; ID_Stage_Reg:id_stage_reg|Shift_operand[1]   ; Merged with ID_Stage_Reg:id_stage_reg|Signed_imm_24[1]  ;
; ID_Stage_Reg:id_stage_reg|Shift_operand[0]   ; Merged with ID_Stage_Reg:id_stage_reg|Signed_imm_24[0]  ;
; ID_Stage_Reg:id_stage_reg|Shift_operand[9]   ; Merged with ID_Stage_Reg:id_stage_reg|Signed_imm_24[9]  ;
; IF_Stage_Reg:if_stage_reg|Instruction[10]    ; Merged with IF_Stage_Reg:if_stage_reg|Instruction[27]   ;
; IF_Stage_Reg:if_stage_reg|Instruction[9]     ; Merged with IF_Stage_Reg:if_stage_reg|Instruction[11]   ;
; IF_Stage_Reg:if_stage_reg|Instruction[7]     ; Merged with IF_Stage_Reg:if_stage_reg|Instruction[5]    ;
; ID_Stage_Reg:id_stage_reg|Signed_imm_24[9]   ; Merged with ID_Stage_Reg:id_stage_reg|Signed_imm_24[11] ;
; ID_Stage_Reg:id_stage_reg|Signed_imm_24[7]   ; Merged with ID_Stage_Reg:id_stage_reg|Signed_imm_24[5]  ;
; Total Number of Removed Registers = 25       ;                                                         ;
+----------------------------------------------+---------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2435  ;
; Number of registers using Synchronous Clear  ; 80    ;
; Number of registers using Synchronous Load   ; 64    ;
; Number of registers using Asynchronous Clear ; 1409  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1414  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ID_Stage:id_stage|RegisterFile:RF|registerFile[10][1]                                                                                                                         ; 3       ;
; ID_Stage:id_stage|RegisterFile:RF|registerFile[10][3]                                                                                                                         ; 3       ;
; ID_Stage:id_stage|RegisterFile:RF|registerFile[3][0]                                                                                                                          ; 4       ;
; ID_Stage:id_stage|RegisterFile:RF|registerFile[3][1]                                                                                                                          ; 4       ;
; ID_Stage:id_stage|RegisterFile:RF|registerFile[4][2]                                                                                                                          ; 4       ;
; MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Counter3bit:counter|cout[1]                                                                                               ; 8       ;
; ID_Stage:id_stage|RegisterFile:RF|registerFile[1][0]                                                                                                                          ; 3       ;
; ID_Stage:id_stage|RegisterFile:RF|registerFile[2][1]                                                                                                                          ; 3       ;
; ID_Stage:id_stage|RegisterFile:RF|registerFile[5][2]                                                                                                                          ; 2       ;
; ID_Stage:id_stage|RegisterFile:RF|registerFile[6][2]                                                                                                                          ; 2       ;
; ID_Stage:id_stage|RegisterFile:RF|registerFile[7][2]                                                                                                                          ; 2       ;
; ID_Stage:id_stage|RegisterFile:RF|registerFile[13][2]                                                                                                                         ; 2       ;
; ID_Stage:id_stage|RegisterFile:RF|registerFile[14][2]                                                                                                                         ; 2       ;
; ID_Stage:id_stage|RegisterFile:RF|registerFile[12][2]                                                                                                                         ; 2       ;
; ID_Stage:id_stage|RegisterFile:RF|registerFile[5][0]                                                                                                                          ; 2       ;
; ID_Stage:id_stage|RegisterFile:RF|registerFile[7][0]                                                                                                                          ; 2       ;
; ID_Stage:id_stage|RegisterFile:RF|registerFile[9][0]                                                                                                                          ; 2       ;
; ID_Stage:id_stage|RegisterFile:RF|registerFile[11][0]                                                                                                                         ; 2       ;
; ID_Stage:id_stage|RegisterFile:RF|registerFile[13][0]                                                                                                                         ; 2       ;
; ID_Stage:id_stage|RegisterFile:RF|registerFile[11][1]                                                                                                                         ; 2       ;
; ID_Stage:id_stage|RegisterFile:RF|registerFile[6][1]                                                                                                                          ; 2       ;
; ID_Stage:id_stage|RegisterFile:RF|registerFile[7][1]                                                                                                                          ; 2       ;
; ID_Stage:id_stage|RegisterFile:RF|registerFile[14][1]                                                                                                                         ; 2       ;
; ID_Stage:id_stage|RegisterFile:RF|registerFile[14][3]                                                                                                                         ; 2       ;
; ID_Stage:id_stage|RegisterFile:RF|registerFile[9][3]                                                                                                                          ; 2       ;
; ID_Stage:id_stage|RegisterFile:RF|registerFile[13][3]                                                                                                                         ; 2       ;
; ID_Stage:id_stage|RegisterFile:RF|registerFile[8][3]                                                                                                                          ; 2       ;
; ID_Stage:id_stage|RegisterFile:RF|registerFile[12][3]                                                                                                                         ; 2       ;
; ID_Stage:id_stage|RegisterFile:RF|registerFile[11][3]                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 43                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |ARM|ID_Stage_Reg:id_stage_reg|ID_reg_out_src2[1]                                                          ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |ARM|IF_Stage_Reg:if_stage_reg|PC[15]                                                                      ;
; 18:1               ; 32 bits   ; 384 LEs       ; 352 LEs              ; 32 LEs                 ; Yes        ; |ARM|ID_Stage_Reg:id_stage_reg|Val_Rn[27]                                                                  ;
; 18:1               ; 32 bits   ; 384 LEs       ; 352 LEs              ; 32 LEs                 ; Yes        ; |ARM|ID_Stage_Reg:id_stage_reg|Val_Rm[13]                                                                  ;
; 20:1               ; 2 bits    ; 26 LEs        ; 12 LEs               ; 14 LEs                 ; Yes        ; |ARM|ID_Stage_Reg:id_stage_reg|EXE_CMD[2]                                                                  ;
; 1:1                ; 17 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |ARM|MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Mux6                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ARM|EXE_Stage:exe_stage|val2GenIn[30]                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ARM|EXE_Stage:exe_stage|aluIn1[5]                                                                         ;
; 4:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; No         ; |ARM|EXE_Stage:exe_stage|ALU:alu|Add0                                                                      ;
; 10:1               ; 32 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |ARM|EXE_Stage:exe_stage|ALU:alu|Mux10                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |ARM|EXE_Stage:exe_stage|ALU:alu|Add0                                                                      ;
; 28:1               ; 2 bits    ; 36 LEs        ; 34 LEs               ; 2 LEs                  ; No         ; |ARM|EXE_Stage:exe_stage|Val2Generate:v2g|out[9]                                                           ;
; 29:1               ; 2 bits    ; 38 LEs        ; 34 LEs               ; 4 LEs                  ; No         ; |ARM|EXE_Stage:exe_stage|Val2Generate:v2g|out[10]                                                          ;
; 30:1               ; 2 bits    ; 40 LEs        ; 36 LEs               ; 4 LEs                  ; No         ; |ARM|EXE_Stage:exe_stage|Val2Generate:v2g|out[12]                                                          ;
; 31:1               ; 2 bits    ; 40 LEs        ; 36 LEs               ; 4 LEs                  ; No         ; |ARM|EXE_Stage:exe_stage|Val2Generate:v2g|out[15]                                                          ;
; 32:1               ; 2 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; No         ; |ARM|EXE_Stage:exe_stage|Val2Generate:v2g|out[17]                                                          ;
; 33:1               ; 2 bits    ; 44 LEs        ; 36 LEs               ; 8 LEs                  ; No         ; |ARM|EXE_Stage:exe_stage|Val2Generate:v2g|out[19]                                                          ;
; 34:1               ; 2 bits    ; 44 LEs        ; 36 LEs               ; 8 LEs                  ; No         ; |ARM|EXE_Stage:exe_stage|Val2Generate:v2g|out[21]                                                          ;
; 35:1               ; 2 bits    ; 46 LEs        ; 36 LEs               ; 10 LEs                 ; No         ; |ARM|EXE_Stage:exe_stage|Val2Generate:v2g|out[23]                                                          ;
; 37:1               ; 2 bits    ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; No         ; |ARM|EXE_Stage:exe_stage|Val2Generate:v2g|out[25]                                                          ;
; 38:1               ; 2 bits    ; 50 LEs        ; 36 LEs               ; 14 LEs                 ; No         ; |ARM|EXE_Stage:exe_stage|Val2Generate:v2g|out[27]                                                          ;
; 40:1               ; 2 bits    ; 52 LEs        ; 34 LEs               ; 18 LEs                 ; No         ; |ARM|EXE_Stage:exe_stage|Val2Generate:v2g|out[7]                                                           ;
; 40:1               ; 2 bits    ; 52 LEs        ; 34 LEs               ; 18 LEs                 ; No         ; |ARM|EXE_Stage:exe_stage|Val2Generate:v2g|out[5]                                                           ;
; 40:1               ; 2 bits    ; 52 LEs        ; 38 LEs               ; 14 LEs                 ; No         ; |ARM|EXE_Stage:exe_stage|Val2Generate:v2g|out[29]                                                          ;
; 41:1               ; 2 bits    ; 54 LEs        ; 36 LEs               ; 18 LEs                 ; No         ; |ARM|EXE_Stage:exe_stage|Val2Generate:v2g|out[3]                                                           ;
; 42:1               ; 2 bits    ; 56 LEs        ; 34 LEs               ; 22 LEs                 ; No         ; |ARM|EXE_Stage:exe_stage|Val2Generate:v2g|out[1]                                                           ;
; 42:1               ; 2 bits    ; 56 LEs        ; 38 LEs               ; 18 LEs                 ; No         ; |ARM|EXE_Stage:exe_stage|Val2Generate:v2g|out[31]                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ARM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ARM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ARM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |ARM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 52 LEs               ; 36 LEs                 ; Yes        ; |ARM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |ARM|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_Stage:id_stage|ControlUnit:CU ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; ARITHMETIC     ; 0     ; Signed Integer                                       ;
; MEMOP          ; 1     ; Signed Integer                                       ;
; BR             ; 2     ; Signed Integer                                       ;
; ALU_MOV        ; 1     ; Signed Integer                                       ;
; ALU_MVN        ; 9     ; Signed Integer                                       ;
; ALU_ADD        ; 2     ; Signed Integer                                       ;
; ALU_ADC        ; 3     ; Signed Integer                                       ;
; ALU_SUB        ; 4     ; Signed Integer                                       ;
; ALU_SBC        ; 5     ; Signed Integer                                       ;
; ALU_AND        ; 6     ; Signed Integer                                       ;
; ALU_ORR        ; 7     ; Signed Integer                                       ;
; ALU_EOR        ; 8     ; Signed Integer                                       ;
; ALU_CMP        ; 4     ; Signed Integer                                       ;
; ALU_TST        ; 6     ; Signed Integer                                       ;
; ALU_LDR        ; 2     ; Signed Integer                                       ;
; ALU_STR        ; 2     ; Signed Integer                                       ;
; ALU_BRANCH     ; XXXX  ; Unsigned Binary                                      ;
; NOP            ; 0     ; Signed Integer                                       ;
; MOV            ; 13    ; Signed Integer                                       ;
; MVN            ; 15    ; Signed Integer                                       ;
; ADD            ; 4     ; Signed Integer                                       ;
; ADC            ; 5     ; Signed Integer                                       ;
; SUB            ; 2     ; Signed Integer                                       ;
; SBC            ; 6     ; Signed Integer                                       ;
; AND            ; 0     ; Signed Integer                                       ;
; ORR            ; 12    ; Signed Integer                                       ;
; EOR            ; 1     ; Signed Integer                                       ;
; CMP            ; 10    ; Signed Integer                                       ;
; TST            ; 8     ; Signed Integer                                       ;
; LDR            ; 4     ; Signed Integer                                       ;
; STR            ; 4     ; Signed Integer                                       ;
; BRANCH         ; XXXX  ; Unsigned Binary                                      ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EXE_Stage:exe_stage|ALU:alu ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; ALU_MOV        ; 1     ; Signed Integer                                  ;
; ALU_MVN        ; 9     ; Signed Integer                                  ;
; ALU_ADD        ; 2     ; Signed Integer                                  ;
; ALU_ADC        ; 3     ; Signed Integer                                  ;
; ALU_SUB        ; 4     ; Signed Integer                                  ;
; ALU_SBC        ; 5     ; Signed Integer                                  ;
; ALU_AND        ; 6     ; Signed Integer                                  ;
; ALU_ORR        ; 7     ; Signed Integer                                  ;
; ALU_EOR        ; 8     ; Signed Integer                                  ;
; ALU_CMP        ; 4     ; Signed Integer                                  ;
; ALU_TST        ; 6     ; Signed Integer                                  ;
; ALU_LDR        ; 2     ; Signed Integer                                  ;
; ALU_STR        ; 2     ; Signed Integer                                  ;
; ALU_BRANCH     ; XXXX  ; Unsigned Binary                                 ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_Stage:mem_stage|SRAM_Controller:sram_controller ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; COUNT_LOAD     ; 010   ; Unsigned Binary                                                         ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                  ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_data_bits                                   ; 101                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 101                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_node_crc_hiword                             ; 52197                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_node_crc_loword                             ; 63770                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_sample_depth                                ; 512                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_segment_size                                ; 512                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                   ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                   ; String         ;
; sld_inversion_mask_length                       ; 326                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                              ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                      ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Counter3bit:counter"             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; ld[2] ; Input  ; Info     ; Stuck at GND                                                                        ;
; ld[1] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ld[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; c     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_Stage_Reg:id_stage_reg"                                                                                            ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; SR   ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "SR[3..1]" have no fanouts ;
; SR   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                   ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_Stage:id_stage|ControlUnit:CU"                                                                                                            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; i    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; Imm  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_Stage:id_stage"                                                                         ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; destAddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sreg1       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sreg2       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sreg3       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sreg4       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rf0         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rf3[31..9]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rf4[31..18] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rf5         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rf6         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rf7         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rf8         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rf9         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF_Stage:if_stage"                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; out_clk ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 101                 ; 101              ; 512          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:11     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                         ;
+------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------+---------+
; Name       ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                              ; Details ;
+------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------+---------+
; CLOCK_50   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLOCK_50                                                       ; N/A     ;
; GPIO_0[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[0]                                                      ; N/A     ;
; GPIO_0[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[0]                                                      ; N/A     ;
; GPIO_0[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[10]                                                     ; N/A     ;
; GPIO_0[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[10]                                                     ; N/A     ;
; GPIO_0[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[11]                                                     ; N/A     ;
; GPIO_0[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[11]                                                     ; N/A     ;
; GPIO_0[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[12]                                                     ; N/A     ;
; GPIO_0[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[12]                                                     ; N/A     ;
; GPIO_0[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[13]                                                     ; N/A     ;
; GPIO_0[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[13]                                                     ; N/A     ;
; GPIO_0[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[14]                                                     ; N/A     ;
; GPIO_0[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[14]                                                     ; N/A     ;
; GPIO_0[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[15]                                                     ; N/A     ;
; GPIO_0[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[15]                                                     ; N/A     ;
; GPIO_0[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[16]                                                     ; N/A     ;
; GPIO_0[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[16]                                                     ; N/A     ;
; GPIO_0[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[17]                                                     ; N/A     ;
; GPIO_0[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[17]                                                     ; N/A     ;
; GPIO_0[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[18]                                                     ; N/A     ;
; GPIO_0[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[18]                                                     ; N/A     ;
; GPIO_0[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[19]                                                     ; N/A     ;
; GPIO_0[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[19]                                                     ; N/A     ;
; GPIO_0[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[1]                                                      ; N/A     ;
; GPIO_0[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[1]                                                      ; N/A     ;
; GPIO_0[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[20]                                                     ; N/A     ;
; GPIO_0[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[20]                                                     ; N/A     ;
; GPIO_0[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[21]                                                     ; N/A     ;
; GPIO_0[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[21]                                                     ; N/A     ;
; GPIO_0[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[22]                                                     ; N/A     ;
; GPIO_0[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[22]                                                     ; N/A     ;
; GPIO_0[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[23]                                                     ; N/A     ;
; GPIO_0[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[23]                                                     ; N/A     ;
; GPIO_0[24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[24]                                                     ; N/A     ;
; GPIO_0[24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[24]                                                     ; N/A     ;
; GPIO_0[25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[25]                                                     ; N/A     ;
; GPIO_0[25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[25]                                                     ; N/A     ;
; GPIO_0[26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[26]                                                     ; N/A     ;
; GPIO_0[26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[26]                                                     ; N/A     ;
; GPIO_0[27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[27]                                                     ; N/A     ;
; GPIO_0[27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[27]                                                     ; N/A     ;
; GPIO_0[28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[28]                                                     ; N/A     ;
; GPIO_0[28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[28]                                                     ; N/A     ;
; GPIO_0[29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[29]                                                     ; N/A     ;
; GPIO_0[29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[29]                                                     ; N/A     ;
; GPIO_0[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[2]                                                      ; N/A     ;
; GPIO_0[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[2]                                                      ; N/A     ;
; GPIO_0[30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[30]                                                     ; N/A     ;
; GPIO_0[30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[30]                                                     ; N/A     ;
; GPIO_0[31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[31]                                                     ; N/A     ;
; GPIO_0[31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[31]                                                     ; N/A     ;
; GPIO_0[32] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[32]                                                     ; N/A     ;
; GPIO_0[32] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[32]                                                     ; N/A     ;
; GPIO_0[33] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[33]                                                     ; N/A     ;
; GPIO_0[33] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[33]                                                     ; N/A     ;
; GPIO_0[34] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[34]                                                     ; N/A     ;
; GPIO_0[34] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[34]                                                     ; N/A     ;
; GPIO_0[35] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[35]                                                     ; N/A     ;
; GPIO_0[35] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[35]                                                     ; N/A     ;
; GPIO_0[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[3]                                                      ; N/A     ;
; GPIO_0[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[3]                                                      ; N/A     ;
; GPIO_0[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[4]                                                      ; N/A     ;
; GPIO_0[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[4]                                                      ; N/A     ;
; GPIO_0[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[5]                                                      ; N/A     ;
; GPIO_0[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[5]                                                      ; N/A     ;
; GPIO_0[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[6]                                                      ; N/A     ;
; GPIO_0[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[6]                                                      ; N/A     ;
; GPIO_0[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[7]                                                      ; N/A     ;
; GPIO_0[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[7]                                                      ; N/A     ;
; GPIO_0[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[8]                                                      ; N/A     ;
; GPIO_0[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[8]                                                      ; N/A     ;
; GPIO_0[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[9]                                                      ; N/A     ;
; GPIO_0[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_0[9]                                                      ; N/A     ;
; GPIO_1[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[0]                                                      ; N/A     ;
; GPIO_1[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[0]                                                      ; N/A     ;
; GPIO_1[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[10]                                                     ; N/A     ;
; GPIO_1[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[10]                                                     ; N/A     ;
; GPIO_1[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[11]                                                     ; N/A     ;
; GPIO_1[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[11]                                                     ; N/A     ;
; GPIO_1[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[12]                                                     ; N/A     ;
; GPIO_1[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[12]                                                     ; N/A     ;
; GPIO_1[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[13]                                                     ; N/A     ;
; GPIO_1[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[13]                                                     ; N/A     ;
; GPIO_1[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[14]                                                     ; N/A     ;
; GPIO_1[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[14]                                                     ; N/A     ;
; GPIO_1[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[15]                                                     ; N/A     ;
; GPIO_1[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[15]                                                     ; N/A     ;
; GPIO_1[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[16]                                                     ; N/A     ;
; GPIO_1[16] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[16]                                                     ; N/A     ;
; GPIO_1[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[17]                                                     ; N/A     ;
; GPIO_1[17] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[17]                                                     ; N/A     ;
; GPIO_1[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[18]                                                     ; N/A     ;
; GPIO_1[18] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[18]                                                     ; N/A     ;
; GPIO_1[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[19]                                                     ; N/A     ;
; GPIO_1[19] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[19]                                                     ; N/A     ;
; GPIO_1[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[1]                                                      ; N/A     ;
; GPIO_1[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[1]                                                      ; N/A     ;
; GPIO_1[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[20]                                                     ; N/A     ;
; GPIO_1[20] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[20]                                                     ; N/A     ;
; GPIO_1[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[21]                                                     ; N/A     ;
; GPIO_1[21] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[21]                                                     ; N/A     ;
; GPIO_1[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[22]                                                     ; N/A     ;
; GPIO_1[22] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[22]                                                     ; N/A     ;
; GPIO_1[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[23]                                                     ; N/A     ;
; GPIO_1[23] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[23]                                                     ; N/A     ;
; GPIO_1[24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[24]                                                     ; N/A     ;
; GPIO_1[24] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[24]                                                     ; N/A     ;
; GPIO_1[25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[25]                                                     ; N/A     ;
; GPIO_1[25] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[25]                                                     ; N/A     ;
; GPIO_1[26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[26]                                                     ; N/A     ;
; GPIO_1[26] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[26]                                                     ; N/A     ;
; GPIO_1[27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[27]                                                     ; N/A     ;
; GPIO_1[27] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[27]                                                     ; N/A     ;
; GPIO_1[28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[28]                                                     ; N/A     ;
; GPIO_1[28] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[28]                                                     ; N/A     ;
; GPIO_1[29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[29]                                                     ; N/A     ;
; GPIO_1[29] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[29]                                                     ; N/A     ;
; GPIO_1[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[2]                                                      ; N/A     ;
; GPIO_1[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[2]                                                      ; N/A     ;
; GPIO_1[30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[30]                                                     ; N/A     ;
; GPIO_1[30] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[30]                                                     ; N/A     ;
; GPIO_1[31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[31]                                                     ; N/A     ;
; GPIO_1[31] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[31]                                                     ; N/A     ;
; GPIO_1[32] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[32]                                                     ; N/A     ;
; GPIO_1[32] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[32]                                                     ; N/A     ;
; GPIO_1[33] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[33]                                                     ; N/A     ;
; GPIO_1[33] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[33]                                                     ; N/A     ;
; GPIO_1[34] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[34]                                                     ; N/A     ;
; GPIO_1[34] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[34]                                                     ; N/A     ;
; GPIO_1[35] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[35]                                                     ; N/A     ;
; GPIO_1[35] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[35]                                                     ; N/A     ;
; GPIO_1[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[3]                                                      ; N/A     ;
; GPIO_1[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[3]                                                      ; N/A     ;
; GPIO_1[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[4]                                                      ; N/A     ;
; GPIO_1[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[4]                                                      ; N/A     ;
; GPIO_1[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[5]                                                      ; N/A     ;
; GPIO_1[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[5]                                                      ; N/A     ;
; GPIO_1[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[6]                                                      ; N/A     ;
; GPIO_1[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[6]                                                      ; N/A     ;
; GPIO_1[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[7]                                                      ; N/A     ;
; GPIO_1[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[7]                                                      ; N/A     ;
; GPIO_1[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[8]                                                      ; N/A     ;
; GPIO_1[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[8]                                                      ; N/A     ;
; GPIO_1[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[9]                                                      ; N/A     ;
; GPIO_1[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GPIO_1[9]                                                      ; N/A     ;
; LEDG[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[3][0]~_wirecell ; N/A     ;
; LEDG[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[3][0]~_wirecell ; N/A     ;
; LEDG[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[3][1]~_wirecell ; N/A     ;
; LEDG[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[3][1]~_wirecell ; N/A     ;
; LEDG[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[3][2]           ; N/A     ;
; LEDG[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[3][2]           ; N/A     ;
; LEDG[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[3][3]           ; N/A     ;
; LEDG[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[3][3]           ; N/A     ;
; LEDG[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[3][4]           ; N/A     ;
; LEDG[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[3][4]           ; N/A     ;
; LEDG[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[3][5]           ; N/A     ;
; LEDG[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[3][5]           ; N/A     ;
; LEDG[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[3][6]           ; N/A     ;
; LEDG[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[3][6]           ; N/A     ;
; LEDG[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[3][7]           ; N/A     ;
; LEDG[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[3][7]           ; N/A     ;
; LEDG[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[3][8]           ; N/A     ;
; LEDG[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[3][8]           ; N/A     ;
; LEDR[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[4][0]           ; N/A     ;
; LEDR[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[4][0]           ; N/A     ;
; LEDR[10]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[4][10]          ; N/A     ;
; LEDR[10]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[4][10]          ; N/A     ;
; LEDR[11]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[4][11]          ; N/A     ;
; LEDR[11]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[4][11]          ; N/A     ;
; LEDR[12]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[4][12]          ; N/A     ;
; LEDR[12]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[4][12]          ; N/A     ;
; LEDR[13]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[4][13]          ; N/A     ;
; LEDR[13]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[4][13]          ; N/A     ;
; LEDR[14]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[4][14]          ; N/A     ;
; LEDR[14]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[4][14]          ; N/A     ;
; LEDR[15]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[4][15]          ; N/A     ;
; LEDR[15]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[4][15]          ; N/A     ;
; LEDR[16]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[4][16]          ; N/A     ;
; LEDR[16]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[4][16]          ; N/A     ;
; LEDR[17]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[4][17]          ; N/A     ;
; LEDR[17]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[4][17]          ; N/A     ;
; LEDR[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[4][1]           ; N/A     ;
; LEDR[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[4][1]           ; N/A     ;
; LEDR[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[4][2]~_wirecell ; N/A     ;
; LEDR[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[4][2]~_wirecell ; N/A     ;
; LEDR[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[4][3]           ; N/A     ;
; LEDR[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[4][3]           ; N/A     ;
; LEDR[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[4][4]           ; N/A     ;
; LEDR[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[4][4]           ; N/A     ;
; LEDR[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[4][5]           ; N/A     ;
; LEDR[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[4][5]           ; N/A     ;
; LEDR[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[4][6]           ; N/A     ;
; LEDR[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[4][6]           ; N/A     ;
; LEDR[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[4][7]           ; N/A     ;
; LEDR[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[4][7]           ; N/A     ;
; LEDR[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[4][8]           ; N/A     ;
; LEDR[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[4][8]           ; N/A     ;
; LEDR[9]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[4][9]           ; N/A     ;
; LEDR[9]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ID_Stage:id_stage|RegisterFile:RF|registerFile[4][9]           ; N/A     ;
; SW[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[0]                                                          ; N/A     ;
; SW[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[0]                                                          ; N/A     ;
; SW[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[1]                                                          ; N/A     ;
; SW[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[1]                                                          ; N/A     ;
+------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Dec 14 03:06:57 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off calabp3 -c calabp3
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/counter.v
    Info (12023): Found entity 1: Counter3bit
Info (12021): Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/wb_stage.v
    Info (12023): Found entity 1: WB_Stage
Info (12021): Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/val2generate.v
    Info (12023): Found entity 1: Val2Generate
Info (12021): Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/sram_controller.v
    Info (12023): Found entity 1: SRAM_Controller
Info (12021): Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/sarmtb.v
    Info (12023): Found entity 1: SARMTB
Info (12021): Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/sarm.v
    Info (12023): Found entity 1: SARM
Info (12021): Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/registerfile.v
    Info (12023): Found entity 1: RegisterFile
Info (12021): Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/reg32.v
    Info (12023): Found entity 1: reg32
Info (12021): Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/reg4neg.v
    Info (12023): Found entity 1: reg4neg
Info (12021): Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/mem_stage_reg.v
    Info (12023): Found entity 1: MEM_Stage_Reg
Info (12021): Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/mem_stage.v
    Info (12023): Found entity 1: MEM_Stage
Info (12021): Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/if_stage_tb.v
    Info (12023): Found entity 1: iftb
Info (12021): Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/if_stage_reg.v
    Info (12023): Found entity 1: IF_Stage_Reg
Info (12021): Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/if_stage.v
    Info (12023): Found entity 1: IF_Stage
Info (12021): Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/id_stage_reg.v
    Info (12023): Found entity 1: ID_Stage_Reg
Info (12021): Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/id_stage.v
    Info (12023): Found entity 1: ID_Stage
Info (12021): Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/hazard_detection_unit.v
    Info (12023): Found entity 1: Hazard_Detection_Unit
Info (12021): Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/forwarding_unit.v
    Info (12023): Found entity 1: Forwarding_Unit
Info (12021): Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/exe_stage_reg.v
    Info (12023): Found entity 1: EXE_Stage_Reg
Info (12021): Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/exe_stage.v
    Info (12023): Found entity 1: EXE_Stage
Info (12021): Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/controlunit.v
    Info (12023): Found entity 1: ControlUnit
Info (12021): Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/conditioncheck.v
    Info (12023): Found entity 1: ConditionCheck
Info (12021): Found 1 design units, including 1 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/arm.v
    Info (12023): Found entity 1: ARM
Info (12021): Found 2 design units, including 2 entities, in source file /users/javad/desktop/ca-lab/calabp2/computerarchitecturelab/alu.v
    Info (12023): Found entity 1: ALU
    Info (12023): Found entity 2: ALUTB
Warning (10236): Verilog HDL Implicit Net warning at SARM.v(79): created implicit net for "out_clk"
Warning (10236): Verilog HDL Implicit Net warning at SARM.v(157): created implicit net for "ID_SR"
Warning (10236): Verilog HDL Implicit Net warning at ARM.v(394): created implicit net for "out_clk"
Warning (10236): Verilog HDL Implicit Net warning at ARM.v(483): created implicit net for "ID_SR"
Info (12127): Elaborating entity "ARM" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at ARM.v(609): truncated value with size 16 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at ARM.v(610): truncated value with size 32 to match size of target (18)
Warning (10034): Output port "HEX0" at ARM.v(190) has no driver
Warning (10034): Output port "HEX1" at ARM.v(191) has no driver
Warning (10034): Output port "HEX2" at ARM.v(192) has no driver
Warning (10034): Output port "HEX3" at ARM.v(193) has no driver
Warning (10034): Output port "HEX4" at ARM.v(194) has no driver
Warning (10034): Output port "HEX5" at ARM.v(195) has no driver
Warning (10034): Output port "HEX6" at ARM.v(196) has no driver
Warning (10034): Output port "HEX7" at ARM.v(197) has no driver
Warning (10034): Output port "DRAM_ADDR" at ARM.v(209) has no driver
Warning (10034): Output port "FL_ADDR" at ARM.v(222) has no driver
Warning (10034): Output port "OTG_ADDR" at ARM.v(237) has no driver
Warning (10034): Output port "VGA_R" at ARM.v(279) has no driver
Warning (10034): Output port "VGA_G" at ARM.v(280) has no driver
Warning (10034): Output port "VGA_B" at ARM.v(281) has no driver
Warning (10034): Output port "DRAM_LDQM" at ARM.v(210) has no driver
Warning (10034): Output port "DRAM_UDQM" at ARM.v(211) has no driver
Warning (10034): Output port "DRAM_WE_N" at ARM.v(212) has no driver
Warning (10034): Output port "DRAM_CAS_N" at ARM.v(213) has no driver
Warning (10034): Output port "DRAM_RAS_N" at ARM.v(214) has no driver
Warning (10034): Output port "DRAM_CS_N" at ARM.v(215) has no driver
Warning (10034): Output port "DRAM_BA_0" at ARM.v(216) has no driver
Warning (10034): Output port "DRAM_BA_1" at ARM.v(217) has no driver
Warning (10034): Output port "DRAM_CLK" at ARM.v(218) has no driver
Warning (10034): Output port "DRAM_CKE" at ARM.v(219) has no driver
Warning (10034): Output port "FL_WE_N" at ARM.v(223) has no driver
Warning (10034): Output port "FL_RST_N" at ARM.v(224) has no driver
Warning (10034): Output port "FL_OE_N" at ARM.v(225) has no driver
Warning (10034): Output port "FL_CE_N" at ARM.v(226) has no driver
Warning (10034): Output port "OTG_CS_N" at ARM.v(238) has no driver
Warning (10034): Output port "OTG_RD_N" at ARM.v(239) has no driver
Warning (10034): Output port "OTG_WR_N" at ARM.v(240) has no driver
Warning (10034): Output port "OTG_RST_N" at ARM.v(241) has no driver
Warning (10034): Output port "OTG_FSPEED" at ARM.v(242) has no driver
Warning (10034): Output port "OTG_LSPEED" at ARM.v(243) has no driver
Warning (10034): Output port "OTG_DACK0_N" at ARM.v(248) has no driver
Warning (10034): Output port "OTG_DACK1_N" at ARM.v(249) has no driver
Warning (10034): Output port "LCD_ON" at ARM.v(252) has no driver
Warning (10034): Output port "LCD_BLON" at ARM.v(253) has no driver
Warning (10034): Output port "LCD_RW" at ARM.v(254) has no driver
Warning (10034): Output port "LCD_EN" at ARM.v(255) has no driver
Warning (10034): Output port "LCD_RS" at ARM.v(256) has no driver
Warning (10034): Output port "TDO" at ARM.v(272) has no driver
Warning (10034): Output port "I2C_SCLK" at ARM.v(264) has no driver
Warning (10034): Output port "VGA_CLK" at ARM.v(274) has no driver
Warning (10034): Output port "VGA_HS" at ARM.v(275) has no driver
Warning (10034): Output port "VGA_VS" at ARM.v(276) has no driver
Warning (10034): Output port "VGA_BLANK" at ARM.v(277) has no driver
Warning (10034): Output port "VGA_SYNC" at ARM.v(278) has no driver
Warning (10034): Output port "ENET_CMD" at ARM.v(288) has no driver
Warning (10034): Output port "ENET_CS_N" at ARM.v(289) has no driver
Warning (10034): Output port "ENET_WR_N" at ARM.v(290) has no driver
Warning (10034): Output port "ENET_RD_N" at ARM.v(291) has no driver
Warning (10034): Output port "ENET_RST_N" at ARM.v(292) has no driver
Warning (10034): Output port "ENET_CLK" at ARM.v(294) has no driver
Warning (10034): Output port "AUD_DACDAT" at ARM.v(299) has no driver
Warning (10034): Output port "AUD_XCK" at ARM.v(301) has no driver
Warning (10034): Output port "TD_RESET" at ARM.v(306) has no driver
Info (12128): Elaborating entity "IF_Stage" for hierarchy "IF_Stage:if_stage"
Warning (10762): Verilog HDL Case Statement warning at IF_Stage.v(13): can't check case statement for completeness because the case expression has too many possible states
Warning (10270): Verilog HDL Case Statement warning at IF_Stage.v(13): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at IF_Stage.v(13): inferring latch(es) for variable "ins", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "ins[0]" at IF_Stage.v(13)
Info (10041): Inferred latch for "ins[1]" at IF_Stage.v(13)
Info (10041): Inferred latch for "ins[2]" at IF_Stage.v(13)
Info (10041): Inferred latch for "ins[3]" at IF_Stage.v(13)
Info (10041): Inferred latch for "ins[4]" at IF_Stage.v(13)
Info (10041): Inferred latch for "ins[5]" at IF_Stage.v(13)
Info (10041): Inferred latch for "ins[6]" at IF_Stage.v(13)
Info (10041): Inferred latch for "ins[7]" at IF_Stage.v(13)
Info (10041): Inferred latch for "ins[8]" at IF_Stage.v(13)
Info (10041): Inferred latch for "ins[9]" at IF_Stage.v(13)
Info (10041): Inferred latch for "ins[10]" at IF_Stage.v(13)
Info (10041): Inferred latch for "ins[11]" at IF_Stage.v(13)
Info (10041): Inferred latch for "ins[12]" at IF_Stage.v(13)
Info (10041): Inferred latch for "ins[13]" at IF_Stage.v(13)
Info (10041): Inferred latch for "ins[14]" at IF_Stage.v(13)
Info (10041): Inferred latch for "ins[15]" at IF_Stage.v(13)
Info (10041): Inferred latch for "ins[16]" at IF_Stage.v(13)
Info (10041): Inferred latch for "ins[17]" at IF_Stage.v(13)
Info (10041): Inferred latch for "ins[18]" at IF_Stage.v(13)
Info (10041): Inferred latch for "ins[19]" at IF_Stage.v(13)
Info (10041): Inferred latch for "ins[20]" at IF_Stage.v(13)
Info (10041): Inferred latch for "ins[21]" at IF_Stage.v(13)
Info (10041): Inferred latch for "ins[22]" at IF_Stage.v(13)
Info (10041): Inferred latch for "ins[23]" at IF_Stage.v(13)
Info (10041): Inferred latch for "ins[24]" at IF_Stage.v(13)
Info (10041): Inferred latch for "ins[25]" at IF_Stage.v(13)
Info (10041): Inferred latch for "ins[26]" at IF_Stage.v(13)
Info (10041): Inferred latch for "ins[27]" at IF_Stage.v(13)
Info (10041): Inferred latch for "ins[28]" at IF_Stage.v(13)
Info (10041): Inferred latch for "ins[29]" at IF_Stage.v(13)
Info (10041): Inferred latch for "ins[30]" at IF_Stage.v(13)
Info (10041): Inferred latch for "ins[31]" at IF_Stage.v(13)
Info (12128): Elaborating entity "reg32" for hierarchy "IF_Stage:if_stage|reg32:pc"
Info (12128): Elaborating entity "IF_Stage_Reg" for hierarchy "IF_Stage_Reg:if_stage_reg"
Info (12128): Elaborating entity "ID_Stage" for hierarchy "ID_Stage:id_stage"
Info (12128): Elaborating entity "ControlUnit" for hierarchy "ID_Stage:id_stage|ControlUnit:CU"
Warning (10230): Verilog HDL assignment warning at ControlUnit.v(31): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "ConditionCheck" for hierarchy "ID_Stage:id_stage|ConditionCheck:CC"
Info (12128): Elaborating entity "RegisterFile" for hierarchy "ID_Stage:id_stage|RegisterFile:RF"
Warning (10240): Verilog HDL Always Construct warning at RegisterFile.v(24): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "ID_Stage_Reg" for hierarchy "ID_Stage_Reg:id_stage_reg"
Info (12128): Elaborating entity "EXE_Stage" for hierarchy "EXE_Stage:exe_stage"
Info (12128): Elaborating entity "ALU" for hierarchy "EXE_Stage:exe_stage|ALU:alu"
Warning (10272): Verilog HDL Case Statement warning at ALU.v(22): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at ALU.v(23): case item expression covers a value already covered by a previous case item
Warning (10272): Verilog HDL Case Statement warning at ALU.v(24): case item expression covers a value already covered by a previous case item
Warning (10270): Verilog HDL Case Statement warning at ALU.v(12): incomplete case statement has no default case item
Warning (10230): Verilog HDL assignment warning at ALU.v(28): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ALU.v(29): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "Val2Generate" for hierarchy "EXE_Stage:exe_stage|Val2Generate:v2g"
Info (12128): Elaborating entity "EXE_Stage_Reg" for hierarchy "EXE_Stage_Reg:exe_stage_reg"
Info (12128): Elaborating entity "MEM_Stage" for hierarchy "MEM_Stage:mem_stage"
Info (12128): Elaborating entity "SRAM_Controller" for hierarchy "MEM_Stage:mem_stage|SRAM_Controller:sram_controller"
Warning (10230): Verilog HDL assignment warning at SRAM_Controller.v(40): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at SRAM_Controller.v(45): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at SRAM_Controller.v(56): truncated value with size 32 to match size of target (18)
Warning (10240): Verilog HDL Always Construct warning at SRAM_Controller.v(37): inferring latch(es) for variable "OUT_SRAM_DQ", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SRAM_Controller.v(37): inferring latch(es) for variable "SRAM_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at SRAM_Controller.v(37): inferring latch(es) for variable "readData", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "readData[0]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "readData[1]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "readData[2]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "readData[3]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "readData[4]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "readData[5]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "readData[6]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "readData[7]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "readData[8]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "readData[9]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "readData[10]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "readData[11]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "readData[12]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "readData[13]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "readData[14]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "readData[15]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "readData[16]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "readData[17]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "readData[18]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "readData[19]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "readData[20]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "readData[21]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "readData[22]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "readData[23]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "readData[24]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "readData[25]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "readData[26]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "readData[27]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "readData[28]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "readData[29]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "readData[30]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "readData[31]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "SRAM_ADDR[0]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "SRAM_ADDR[1]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "SRAM_ADDR[2]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "SRAM_ADDR[3]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "SRAM_ADDR[4]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "SRAM_ADDR[5]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "SRAM_ADDR[6]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "SRAM_ADDR[7]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "SRAM_ADDR[8]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "SRAM_ADDR[9]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "SRAM_ADDR[10]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "SRAM_ADDR[11]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "SRAM_ADDR[12]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "SRAM_ADDR[13]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "SRAM_ADDR[14]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "SRAM_ADDR[15]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "SRAM_ADDR[16]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "SRAM_ADDR[17]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "OUT_SRAM_DQ[0]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "OUT_SRAM_DQ[1]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "OUT_SRAM_DQ[2]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "OUT_SRAM_DQ[3]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "OUT_SRAM_DQ[4]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "OUT_SRAM_DQ[5]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "OUT_SRAM_DQ[6]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "OUT_SRAM_DQ[7]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "OUT_SRAM_DQ[8]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "OUT_SRAM_DQ[9]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "OUT_SRAM_DQ[10]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "OUT_SRAM_DQ[11]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "OUT_SRAM_DQ[12]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "OUT_SRAM_DQ[13]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "OUT_SRAM_DQ[14]" at SRAM_Controller.v(37)
Info (10041): Inferred latch for "OUT_SRAM_DQ[15]" at SRAM_Controller.v(37)
Info (12128): Elaborating entity "Counter3bit" for hierarchy "MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Counter3bit:counter"
Info (12128): Elaborating entity "MEM_Stage_Reg" for hierarchy "MEM_Stage_Reg:mem_stage_reg"
Info (12128): Elaborating entity "WB_Stage" for hierarchy "WB_Stage:wb_stage"
Info (12128): Elaborating entity "Hazard_Detection_Unit" for hierarchy "Hazard_Detection_Unit:hazard_detection_unit"
Warning (10230): Verilog HDL assignment warning at Hazard_Detection_Unit.v(16): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "Forwarding_Unit" for hierarchy "Forwarding_Unit:forwarding_unit"
Info (12128): Elaborating entity "reg4neg" for hierarchy "reg4neg:SReg"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ms14.tdf
    Info (12023): Found entity 1: altsyncram_ms14
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ugq1.tdf
    Info (12023): Found entity 1: altsyncram_ugq1
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_eoc.tdf
    Info (12023): Found entity 1: mux_eoc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bdi.tdf
    Info (12023): Found entity 1: cntr_bdi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_bcc.tdf
    Info (12023): Found entity 1: cmpr_bcc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v1j.tdf
    Info (12023): Found entity 1: cntr_v1j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ci.tdf
    Info (12023): Found entity 1: cntr_1ci
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info (12023): Found entity 1: cmpr_9cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[0]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[2]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[4]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[7]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[8]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[9]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[10]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[11]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[12]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[13]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[14]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[15]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[16]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[17]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[18]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[19]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[20]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[21]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[22]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[23]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[24]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[25]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[26]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[27]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[28]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[29]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[30]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[31]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[32]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[33]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[34]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[35]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[0]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[2]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[4]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[7]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[8]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[9]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[10]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[11]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[12]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[13]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[14]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[15]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[16]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[17]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[18]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[19]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[20]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[21]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[22]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[23]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[24]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[25]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[26]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[27]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[28]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[29]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[30]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[31]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[32]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[33]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[34]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[35]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "DRAM_DQ[0]" has no driver
    Warning (13040): Bidir "DRAM_DQ[1]" has no driver
    Warning (13040): Bidir "DRAM_DQ[2]" has no driver
    Warning (13040): Bidir "DRAM_DQ[3]" has no driver
    Warning (13040): Bidir "DRAM_DQ[4]" has no driver
    Warning (13040): Bidir "DRAM_DQ[5]" has no driver
    Warning (13040): Bidir "DRAM_DQ[6]" has no driver
    Warning (13040): Bidir "DRAM_DQ[7]" has no driver
    Warning (13040): Bidir "DRAM_DQ[8]" has no driver
    Warning (13040): Bidir "DRAM_DQ[9]" has no driver
    Warning (13040): Bidir "DRAM_DQ[10]" has no driver
    Warning (13040): Bidir "DRAM_DQ[11]" has no driver
    Warning (13040): Bidir "DRAM_DQ[12]" has no driver
    Warning (13040): Bidir "DRAM_DQ[13]" has no driver
    Warning (13040): Bidir "DRAM_DQ[14]" has no driver
    Warning (13040): Bidir "DRAM_DQ[15]" has no driver
    Warning (13040): Bidir "FL_DQ[0]" has no driver
    Warning (13040): Bidir "FL_DQ[1]" has no driver
    Warning (13040): Bidir "FL_DQ[2]" has no driver
    Warning (13040): Bidir "FL_DQ[3]" has no driver
    Warning (13040): Bidir "FL_DQ[4]" has no driver
    Warning (13040): Bidir "FL_DQ[5]" has no driver
    Warning (13040): Bidir "FL_DQ[6]" has no driver
    Warning (13040): Bidir "FL_DQ[7]" has no driver
    Warning (13040): Bidir "OTG_DATA[0]" has no driver
    Warning (13040): Bidir "OTG_DATA[1]" has no driver
    Warning (13040): Bidir "OTG_DATA[2]" has no driver
    Warning (13040): Bidir "OTG_DATA[3]" has no driver
    Warning (13040): Bidir "OTG_DATA[4]" has no driver
    Warning (13040): Bidir "OTG_DATA[5]" has no driver
    Warning (13040): Bidir "OTG_DATA[6]" has no driver
    Warning (13040): Bidir "OTG_DATA[7]" has no driver
    Warning (13040): Bidir "OTG_DATA[8]" has no driver
    Warning (13040): Bidir "OTG_DATA[9]" has no driver
    Warning (13040): Bidir "OTG_DATA[10]" has no driver
    Warning (13040): Bidir "OTG_DATA[11]" has no driver
    Warning (13040): Bidir "OTG_DATA[12]" has no driver
    Warning (13040): Bidir "OTG_DATA[13]" has no driver
    Warning (13040): Bidir "OTG_DATA[14]" has no driver
    Warning (13040): Bidir "OTG_DATA[15]" has no driver
    Warning (13040): Bidir "LCD_DATA[0]" has no driver
    Warning (13040): Bidir "LCD_DATA[1]" has no driver
    Warning (13040): Bidir "LCD_DATA[2]" has no driver
    Warning (13040): Bidir "LCD_DATA[3]" has no driver
    Warning (13040): Bidir "LCD_DATA[4]" has no driver
    Warning (13040): Bidir "LCD_DATA[5]" has no driver
    Warning (13040): Bidir "LCD_DATA[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[7]" has no driver
    Warning (13040): Bidir "I2C_SDAT" has no driver
    Warning (13040): Bidir "ENET_DATA[0]" has no driver
    Warning (13040): Bidir "ENET_DATA[1]" has no driver
    Warning (13040): Bidir "ENET_DATA[2]" has no driver
    Warning (13040): Bidir "ENET_DATA[3]" has no driver
    Warning (13040): Bidir "ENET_DATA[4]" has no driver
    Warning (13040): Bidir "ENET_DATA[5]" has no driver
    Warning (13040): Bidir "ENET_DATA[6]" has no driver
    Warning (13040): Bidir "ENET_DATA[7]" has no driver
    Warning (13040): Bidir "ENET_DATA[8]" has no driver
    Warning (13040): Bidir "ENET_DATA[9]" has no driver
    Warning (13040): Bidir "ENET_DATA[10]" has no driver
    Warning (13040): Bidir "ENET_DATA[11]" has no driver
    Warning (13040): Bidir "ENET_DATA[12]" has no driver
    Warning (13040): Bidir "ENET_DATA[13]" has no driver
    Warning (13040): Bidir "ENET_DATA[14]" has no driver
    Warning (13040): Bidir "ENET_DATA[15]" has no driver
    Warning (13040): Bidir "AUD_ADCLRCK" has no driver
    Warning (13040): Bidir "AUD_DACLRCK" has no driver
    Warning (13040): Bidir "AUD_BCLK" has no driver
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "IF_Stage:if_stage|ins[10]" merged with LATCH primitive "IF_Stage:if_stage|ins[27]"
    Info (13026): Duplicate LATCH primitive "IF_Stage:if_stage|ins[9]" merged with LATCH primitive "IF_Stage:if_stage|ins[11]"
    Info (13026): Duplicate LATCH primitive "IF_Stage:if_stage|ins[7]" merged with LATCH primitive "IF_Stage:if_stage|ins[5]"
Warning (13012): Latch MEM_Stage:mem_stage|SRAM_Controller:sram_controller|SRAM_ADDR[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Counter3bit:counter|cout[0]
Warning (13012): Latch IF_Stage:if_stage|ins[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage|reg32:pc|reg_out[0]
Warning (13012): Latch IF_Stage:if_stage|ins[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage|reg32:pc|reg_out[0]
Warning (13012): Latch IF_Stage:if_stage|ins[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage|reg32:pc|reg_out[0]
Warning (13012): Latch IF_Stage:if_stage|ins[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage|reg32:pc|reg_out[0]
Warning (13012): Latch IF_Stage:if_stage|ins[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage|reg32:pc|reg_out[0]
Warning (13012): Latch IF_Stage:if_stage|ins[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage|reg32:pc|reg_out[0]
Warning (13012): Latch IF_Stage:if_stage|ins[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage|reg32:pc|reg_out[0]
Warning (13012): Latch IF_Stage:if_stage|ins[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage|reg32:pc|reg_out[0]
Warning (13012): Latch IF_Stage:if_stage|ins[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage|reg32:pc|reg_out[0]
Warning (13012): Latch IF_Stage:if_stage|ins[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage|reg32:pc|reg_out[0]
Warning (13012): Latch IF_Stage:if_stage|ins[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage|reg32:pc|reg_out[0]
Warning (13012): Latch IF_Stage:if_stage|ins[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage|reg32:pc|reg_out[0]
Warning (13012): Latch IF_Stage:if_stage|ins[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage|reg32:pc|reg_out[0]
Warning (13012): Latch IF_Stage:if_stage|ins[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage|reg32:pc|reg_out[0]
Warning (13012): Latch IF_Stage:if_stage|ins[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage|reg32:pc|reg_out[0]
Warning (13012): Latch IF_Stage:if_stage|ins[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage|reg32:pc|reg_out[0]
Warning (13012): Latch IF_Stage:if_stage|ins[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage|reg32:pc|reg_out[0]
Warning (13012): Latch IF_Stage:if_stage|ins[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage|reg32:pc|reg_out[0]
Warning (13012): Latch IF_Stage:if_stage|ins[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage|reg32:pc|reg_out[0]
Warning (13012): Latch IF_Stage:if_stage|ins[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage|reg32:pc|reg_out[0]
Warning (13012): Latch IF_Stage:if_stage|ins[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage|reg32:pc|reg_out[0]
Warning (13012): Latch IF_Stage:if_stage|ins[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage|reg32:pc|reg_out[0]
Warning (13012): Latch IF_Stage:if_stage|ins[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage|reg32:pc|reg_out[0]
Warning (13012): Latch IF_Stage:if_stage|ins[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage|reg32:pc|reg_out[0]
Warning (13012): Latch MEM_Stage:mem_stage|SRAM_Controller:sram_controller|OUT_SRAM_DQ[0]~0 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Counter3bit:counter|cout[0]
Warning (13012): Latch MEM_Stage:mem_stage|SRAM_Controller:sram_controller|OUT_SRAM_DQ[0]_708 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Counter3bit:counter|cout[0]
Warning (13012): Latch MEM_Stage:mem_stage|SRAM_Controller:sram_controller|OUT_SRAM_DQ[1]~1 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Counter3bit:counter|cout[0]
Warning (13012): Latch MEM_Stage:mem_stage|SRAM_Controller:sram_controller|OUT_SRAM_DQ[2]~2 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Counter3bit:counter|cout[0]
Warning (13012): Latch MEM_Stage:mem_stage|SRAM_Controller:sram_controller|OUT_SRAM_DQ[3]~3 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Counter3bit:counter|cout[0]
Warning (13012): Latch MEM_Stage:mem_stage|SRAM_Controller:sram_controller|OUT_SRAM_DQ[4]~4 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Counter3bit:counter|cout[0]
Warning (13012): Latch MEM_Stage:mem_stage|SRAM_Controller:sram_controller|OUT_SRAM_DQ[5]~5 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Counter3bit:counter|cout[0]
Warning (13012): Latch MEM_Stage:mem_stage|SRAM_Controller:sram_controller|OUT_SRAM_DQ[6]~6 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Counter3bit:counter|cout[0]
Warning (13012): Latch MEM_Stage:mem_stage|SRAM_Controller:sram_controller|OUT_SRAM_DQ[7]~7 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Counter3bit:counter|cout[0]
Warning (13012): Latch MEM_Stage:mem_stage|SRAM_Controller:sram_controller|OUT_SRAM_DQ[8]~8 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Counter3bit:counter|cout[0]
Warning (13012): Latch MEM_Stage:mem_stage|SRAM_Controller:sram_controller|OUT_SRAM_DQ[9]~9 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Counter3bit:counter|cout[0]
Warning (13012): Latch MEM_Stage:mem_stage|SRAM_Controller:sram_controller|OUT_SRAM_DQ[10]~10 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Counter3bit:counter|cout[0]
Warning (13012): Latch MEM_Stage:mem_stage|SRAM_Controller:sram_controller|OUT_SRAM_DQ[11]~11 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Counter3bit:counter|cout[0]
Warning (13012): Latch MEM_Stage:mem_stage|SRAM_Controller:sram_controller|OUT_SRAM_DQ[12]~12 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Counter3bit:counter|cout[0]
Warning (13012): Latch MEM_Stage:mem_stage|SRAM_Controller:sram_controller|OUT_SRAM_DQ[13]~13 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Counter3bit:counter|cout[0]
Warning (13012): Latch MEM_Stage:mem_stage|SRAM_Controller:sram_controller|OUT_SRAM_DQ[14]~14 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Counter3bit:counter|cout[0]
Warning (13012): Latch MEM_Stage:mem_stage|SRAM_Controller:sram_controller|OUT_SRAM_DQ[15]~15 has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MEM_Stage:mem_stage|SRAM_Controller:sram_controller|Counter3bit:counter|cout[0]
Warning (13012): Latch IF_Stage:if_stage|ins[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage|reg32:pc|reg_out[0]
Warning (13012): Latch IF_Stage:if_stage|ins[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage|reg32:pc|reg_out[0]
Warning (13012): Latch IF_Stage:if_stage|ins[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage|reg32:pc|reg_out[0]
Warning (13012): Latch IF_Stage:if_stage|ins[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage|reg32:pc|reg_out[0]
Warning (13012): Latch IF_Stage:if_stage|ins[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal IF_Stage:if_stage|reg32:pc|reg_out[0]
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[0]~synth"
    Warning (13010): Node "GPIO_0[1]~synth"
    Warning (13010): Node "GPIO_0[2]~synth"
    Warning (13010): Node "GPIO_0[3]~synth"
    Warning (13010): Node "GPIO_0[4]~synth"
    Warning (13010): Node "GPIO_0[5]~synth"
    Warning (13010): Node "GPIO_0[6]~synth"
    Warning (13010): Node "GPIO_0[7]~synth"
    Warning (13010): Node "GPIO_0[8]~synth"
    Warning (13010): Node "GPIO_0[9]~synth"
    Warning (13010): Node "GPIO_0[10]~synth"
    Warning (13010): Node "GPIO_0[11]~synth"
    Warning (13010): Node "GPIO_0[12]~synth"
    Warning (13010): Node "GPIO_0[13]~synth"
    Warning (13010): Node "GPIO_0[14]~synth"
    Warning (13010): Node "GPIO_0[15]~synth"
    Warning (13010): Node "GPIO_0[16]~synth"
    Warning (13010): Node "GPIO_0[17]~synth"
    Warning (13010): Node "GPIO_0[18]~synth"
    Warning (13010): Node "GPIO_0[19]~synth"
    Warning (13010): Node "GPIO_0[20]~synth"
    Warning (13010): Node "GPIO_0[21]~synth"
    Warning (13010): Node "GPIO_0[22]~synth"
    Warning (13010): Node "GPIO_0[23]~synth"
    Warning (13010): Node "GPIO_0[24]~synth"
    Warning (13010): Node "GPIO_0[25]~synth"
    Warning (13010): Node "GPIO_0[26]~synth"
    Warning (13010): Node "GPIO_0[27]~synth"
    Warning (13010): Node "GPIO_0[28]~synth"
    Warning (13010): Node "GPIO_0[29]~synth"
    Warning (13010): Node "GPIO_0[30]~synth"
    Warning (13010): Node "GPIO_0[31]~synth"
    Warning (13010): Node "GPIO_0[32]~synth"
    Warning (13010): Node "GPIO_0[33]~synth"
    Warning (13010): Node "GPIO_0[34]~synth"
    Warning (13010): Node "GPIO_0[35]~synth"
    Warning (13010): Node "GPIO_1[0]~synth"
    Warning (13010): Node "GPIO_1[1]~synth"
    Warning (13010): Node "GPIO_1[2]~synth"
    Warning (13010): Node "GPIO_1[3]~synth"
    Warning (13010): Node "GPIO_1[4]~synth"
    Warning (13010): Node "GPIO_1[5]~synth"
    Warning (13010): Node "GPIO_1[6]~synth"
    Warning (13010): Node "GPIO_1[7]~synth"
    Warning (13010): Node "GPIO_1[8]~synth"
    Warning (13010): Node "GPIO_1[9]~synth"
    Warning (13010): Node "GPIO_1[10]~synth"
    Warning (13010): Node "GPIO_1[11]~synth"
    Warning (13010): Node "GPIO_1[12]~synth"
    Warning (13010): Node "GPIO_1[13]~synth"
    Warning (13010): Node "GPIO_1[14]~synth"
    Warning (13010): Node "GPIO_1[15]~synth"
    Warning (13010): Node "GPIO_1[16]~synth"
    Warning (13010): Node "GPIO_1[17]~synth"
    Warning (13010): Node "GPIO_1[18]~synth"
    Warning (13010): Node "GPIO_1[19]~synth"
    Warning (13010): Node "GPIO_1[20]~synth"
    Warning (13010): Node "GPIO_1[21]~synth"
    Warning (13010): Node "GPIO_1[22]~synth"
    Warning (13010): Node "GPIO_1[23]~synth"
    Warning (13010): Node "GPIO_1[24]~synth"
    Warning (13010): Node "GPIO_1[25]~synth"
    Warning (13010): Node "GPIO_1[26]~synth"
    Warning (13010): Node "GPIO_1[27]~synth"
    Warning (13010): Node "GPIO_1[28]~synth"
    Warning (13010): Node "GPIO_1[29]~synth"
    Warning (13010): Node "GPIO_1[30]~synth"
    Warning (13010): Node "GPIO_1[31]~synth"
    Warning (13010): Node "GPIO_1[32]~synth"
    Warning (13010): Node "GPIO_1[33]~synth"
    Warning (13010): Node "GPIO_1[34]~synth"
    Warning (13010): Node "GPIO_1[35]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at GND
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at GND
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_BA_0" is stuck at GND
    Warning (13410): Pin "DRAM_BA_1" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_WR_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "OTG_FSPEED" is stuck at GND
    Warning (13410): Pin "OTG_LSPEED" is stuck at GND
    Warning (13410): Pin "OTG_DACK0_N" is stuck at GND
    Warning (13410): Pin "OTG_DACK1_N" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "TDO" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "VGA_CLK" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "VGA_BLANK" is stuck at GND
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_R[8]" is stuck at GND
    Warning (13410): Pin "VGA_R[9]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_G[8]" is stuck at GND
    Warning (13410): Pin "VGA_G[9]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
    Warning (13410): Pin "VGA_B[8]" is stuck at GND
    Warning (13410): Pin "VGA_B[9]" is stuck at GND
    Warning (13410): Pin "ENET_CMD" is stuck at GND
    Warning (13410): Pin "ENET_CS_N" is stuck at GND
    Warning (13410): Pin "ENET_WR_N" is stuck at GND
    Warning (13410): Pin "ENET_RD_N" is stuck at GND
    Warning (13410): Pin "ENET_RST_N" is stuck at GND
    Warning (13410): Pin "ENET_CLK" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "TD_RESET" is stuck at GND
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (144001): Generated suppressed messages file C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/output_files/output_files/calabp3.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 203 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 44 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_27"
    Warning (15610): No output dependent on input pin "EXT_CLOCK"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "OTG_INT0"
    Warning (15610): No output dependent on input pin "OTG_INT1"
    Warning (15610): No output dependent on input pin "OTG_DREQ0"
    Warning (15610): No output dependent on input pin "OTG_DREQ1"
    Warning (15610): No output dependent on input pin "TDI"
    Warning (15610): No output dependent on input pin "TCK"
    Warning (15610): No output dependent on input pin "TCS"
    Warning (15610): No output dependent on input pin "PS2_DAT"
    Warning (15610): No output dependent on input pin "PS2_CLK"
    Warning (15610): No output dependent on input pin "ENET_INT"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
    Warning (15610): No output dependent on input pin "TD_CLK27"
Info (21057): Implemented 5495 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 50 input pins
    Info (21059): Implemented 252 output pins
    Info (21060): Implemented 156 bidirectional pins
    Info (21061): Implemented 4935 logic cells
    Info (21064): Implemented 101 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 608 warnings
    Info: Peak virtual memory: 4718 megabytes
    Info: Processing ended: Sat Dec 14 03:07:22 2019
    Info: Elapsed time: 00:00:25
    Info: Total CPU time (on all processors): 00:00:18


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Javad/Desktop/CA-LAB/calabp2/ComputerArchitectureLab/output_files/output_files/calabp3.map.smsg.


