[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  14342       tick       2328808       1053005       1004105       2328808 
      2  14342       tick       4254926       2073454       2058034       4254926 
      3  14342       tick       4259481       2074686       2053494       4259481 
      4  14342       tick       4242900       2068001       2051498       4242900 
      5  14342       tick       4250808       2070407       2054502       4250808 
      6  14342       tick       4256259       2073485       2055255       4256259 
      7  14342       tick       4254198       2073252       2055394       4254198 
      8  14342       tick       4256684       2073998       2054462       4256684 
      9  14342       tick       4257451       2075467       2054897       4257451 
     10  14342       tick       4258643       2074899       2055622       4258643 
     11  14342       tick       4260256       2075395       2054769       4260256 
     12  14342       tick       4255552       2072970       2057746       4255552 
     13  14342       tick       4255337       2073290       2048814       4255337 
     14  14342       tick       4249445       2070021       2052951       4249445 
     15  14342       tick       4251898       2071758       2053300       4251898 
     16  14342       tick       4258541       2074901       2051291       4258541 
     17  14342       tick       4258500       2074539       2056542       4258500 
     18  14342       tick       4256174       2073554       2054997       4256174 
     19  14342       tick       4247310       2067997       2049085       4247310 
     20  14342       tick       4257213       2074364       2058064       4257213 
     21  14342       tick       4259416       2074297       2055990       4259416 
     22  14342       exit       2918222       1421785       1407485       2918222 
