vhdl xpm  \
"C:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_VCOMP.vhd" \

vhdl fifo_generator_v13_2_11  \
"../../ipstatic/hdl/fifo_generator_v13_2_rfs.vhd" \

vhdl xbip_utils_v3_0_14  \
"../../ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" \

vhdl c_reg_fd_v12_0_10  \
"../../ipstatic/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \

vhdl xbip_dsp48_wrapper_v3_0_6  \
"../../ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \

vhdl xbip_pipe_v3_0_10  \
"../../ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \

vhdl c_addsub_v12_0_19  \
"../../ipstatic/hdl/c_addsub_v12_0_vh_rfs.vhd" \

vhdl mult_gen_v12_0_22  \
"../../ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd" \

vhdl axi_utils_v2_0_10  \
"../../ipstatic/hdl/axi_utils_v2_0_vh_rfs.vhd" \

vhdl cordic_v6_0_23  \
"../../ipstatic/hdl/cordic_v6_0_vh_rfs.vhd" \

vhdl xil_defaultlib  \
"../../../a7_mic_processing_2.gen/sources_1/ip/cordic_0_1/sim/cordic_0.vhd" \

# Do not sort compile order
nosort
