Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Xilinx2022/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_7 -L blk_mem_gen_v8_4_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Multicore_TB_behav xil_defaultlib.Multicore_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 18 is different from right argument length 8 for 'std_ulogic_vector' array [C:/Users/johnh/Desktop/IMP/IMP.srcs/sources_1/new/ISP/RGB2HSV/calculate_h.vhd:288]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.numeric_std_unsigned
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_textio
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.vector_delay_line [\vector_delay_line(width=1,depth...]
Compiling architecture rtl of entity xil_defaultlib.pixel_flow_controller [pixel_flow_controller_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mreg=0,use_mult="NONE",...]
Compiling architecture rtl of entity xil_defaultlib.calculate_min_max [calculate_min_max_default]
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.inverse_value_rom
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(1,8)(1,6)(1,6)(0,47)(0,...]
Compiling architecture rtl of entity xil_defaultlib.vector_delay_line [\vector_delay_line(width=18,dept...]
Compiling architecture rtl of entity xil_defaultlib.vector_delay_line [\vector_delay_line(depth=5)\]
Compiling architecture rtl of entity xil_defaultlib.calculate_s [calculate_s_default]
Compiling architecture rtl of entity xil_defaultlib.vector_delay_line [\vector_delay_line(width=3,depth...]
Compiling architecture rtl of entity xil_defaultlib.calculate_h [calculate_h_default]
Compiling architecture rtl of entity xil_defaultlib.vector_delay_line [\vector_delay_line(depth=2)\]
Compiling architecture rtl of entity xil_defaultlib.vector_delay_line [\vector_delay_line(width=3,depth...]
Compiling architecture rtl of entity xil_defaultlib.vector_delay_line [\vector_delay_line(depth=10)\]
Compiling module xil_defaultlib.RGB2HSV_Top
Compiling architecture behavioral of entity xil_defaultlib.input_pixel_flow_controller [input_pixel_flow_controller_defa...]
Compiling architecture rtl of entity xil_defaultlib.vector_delay_line [\vector_delay_line(depth=6)\]
Compiling architecture rtl of entity xil_defaultlib.vector_delay_line [\vector_delay_line(width=24,dept...]
Compiling architecture behavioral of entity xil_defaultlib.back_calculate_d [back_calculate_d_default]
Compiling architecture rtl of entity xil_defaultlib.vector_delay_line [\vector_delay_line(depth=7)\]
Compiling architecture rtl of entity xil_defaultlib.vector_delay_line [vector_delay_line_default]
Compiling architecture rtl of entity xil_defaultlib.vector_delay_line [\vector_delay_line(width=3,depth...]
Compiling architecture rtl of entity xil_defaultlib.vector_delay_line [\vector_delay_line(width=24,dept...]
Compiling architecture behavioral of entity xil_defaultlib.back_calculate_c_m [back_calculate_c_m_default]
Compiling architecture rtl of entity xil_defaultlib.vector_delay_line [\vector_delay_line(width=3,depth...]
Compiling architecture behavioral of entity xil_defaultlib.back_calculate_i [back_calculate_i_default]
Compiling architecture rtl of entity xil_defaultlib.vector_delay_line [\vector_delay_line(width=1,depth...]
Compiling architecture rtl of entity xil_defaultlib.vector_delay_line [\vector_delay_line(width=3,depth...]
Compiling architecture behavioral of entity xil_defaultlib.generate_rgb_out [generate_rgb_out_default]
Compiling module xil_defaultlib.HSV2RGB_Top
Compiling module xil_defaultlib.ISPCore
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_s...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_bhv_ver_p...
Compiling module fifo_generator_v13_2_7.fifo_generator_v13_2_7_CONV_VER(...
Compiling module fifo_generator_v13_2_7.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.ISP_Top
Compiling architecture sim of entity xil_defaultlib.multicore_tb
Built simulation snapshot Multicore_TB_behav
