design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/thomas/Documents/Projects/tilerisc/openlane/risc16,risc16,23_11_10_09_32,flow completed,0h1m11s0ms,0h0m51s0ms,11195.3125,0.32,4478.125,42.88,-1,455.87,1206,0,0,0,0,0,0,0,0,0,0,-1,-1,75485,9623,0.0,-1,-1,-1,-1,0.0,-1,-1,-1,-1,119915300.0,0.0,38.11,53.62,-1,46.06,-1,993,1446,44,497,0,0,0,1142,20,0,23,44,254,55,10,78,161,161,27,816,429,763,1692,1433,5133,65131.583999999995,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,25.0,40.0,24.0,1,40,42.140,96.600,0.3,1,4,0.45,1,gf180mcu_fd_sc_mcu7t5v0,AREA 0
