Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Dec 22 18:27:41 2022
| Host         : Alex-G3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TicTacToe_shell_timing_summary_routed.rpt -pb TicTacToe_shell_timing_summary_routed.pb -rpx TicTacToe_shell_timing_summary_routed.rpx -warn_on_violation
| Design       : TicTacToe_shell
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  129         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (129)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (271)
5. checking no_input_delay (7)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (129)
--------------------------
 There are 129 register/latch pins with no clock driven by root clock pin: clocking/system_clk_tog_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (271)
--------------------------------------------------
 There are 271 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.161        0.000                      0                    2        0.440        0.000                      0                    2        4.500        0.000                       0                     3  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.161        0.000                      0                    2        0.440        0.000                      0                    2        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.440ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.161ns  (required time - arrival time)
  Source:                 clocking/system_clk_divider_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocking/system_clk_divider_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.832ns  (logic 0.580ns (31.651%)  route 1.252ns (68.349%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_ext_port_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.625     5.228    clocking/clk_ext_port_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clocking/system_clk_divider_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  clocking/system_clk_divider_counter_reg[0]/Q
                         net (fo=2, routed)           1.252     6.936    clocking/system_clk_divider_counter
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     7.060 r  clocking/system_clk_divider_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     7.060    clocking/p_0_in
    SLICE_X52Y96         FDRE                                         r  clocking/system_clk_divider_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_ext_port_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.504    14.927    clocking/clk_ext_port_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clocking/system_clk_divider_counter_reg[0]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.029    15.221    clocking/system_clk_divider_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -7.060    
  -------------------------------------------------------------------
                         slack                                  8.161    

Slack (MET) :             8.179ns  (required time - arrival time)
  Source:                 clocking/system_clk_divider_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocking/system_clk_tog_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.608ns (32.680%)  route 1.252ns (67.320%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_ext_port_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.625     5.228    clocking/clk_ext_port_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clocking/system_clk_divider_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  clocking/system_clk_divider_counter_reg[0]/Q
                         net (fo=2, routed)           1.252     6.936    clocking/system_clk_divider_counter
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.152     7.088 r  clocking/system_clk_tog_i_1/O
                         net (fo=1, routed)           0.000     7.088    clocking/system_clk_tog_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clocking/system_clk_tog_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000    10.000    clk_ext_port
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_ext_port_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.504    14.927    clocking/clk_ext_port_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clocking/system_clk_tog_reg/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.075    15.267    clocking/system_clk_tog_reg
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -7.088    
  -------------------------------------------------------------------
                         slack                                  8.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 clocking/system_clk_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocking/system_clk_tog_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.228ns (41.713%)  route 0.319ns (58.287%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_ext_port_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.564     1.483    clocking/clk_ext_port_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clocking/system_clk_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.128     1.611 r  clocking/system_clk_tog_reg/Q
                         net (fo=2, routed)           0.319     1.930    clocking/I
    SLICE_X52Y96         LUT2 (Prop_lut2_I1_O)        0.100     2.030 r  clocking/system_clk_tog_i_1/O
                         net (fo=1, routed)           0.000     2.030    clocking/system_clk_tog_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  clocking/system_clk_tog_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_ext_port_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.834     1.999    clocking/clk_ext_port_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clocking/system_clk_tog_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.107     1.590    clocking/system_clk_tog_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 clocking/system_clk_divider_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocking/system_clk_divider_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.041%)  route 0.454ns (70.959%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_ext_port_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.564     1.483    clocking/clk_ext_port_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clocking/system_clk_divider_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  clocking/system_clk_divider_counter_reg[0]/Q
                         net (fo=2, routed)           0.454     2.079    clocking/system_clk_divider_counter
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     2.124 r  clocking/system_clk_divider_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.124    clocking/p_0_in
    SLICE_X52Y96         FDRE                                         r  clocking/system_clk_divider_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_ext_port (IN)
                         net (fo=0)                   0.000     0.000    clk_ext_port
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_ext_port_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_ext_port_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_ext_port_IBUF_BUFG_inst/O
                         net (fo=2, routed)           0.834     1.999    clocking/clk_ext_port_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clocking/system_clk_divider_counter_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091     1.574    clocking/system_clk_divider_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.124    
  -------------------------------------------------------------------
                         slack                                  0.549    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_ext_port }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_ext_port_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clocking/system_clk_divider_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clocking/system_clk_tog_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clocking/system_clk_divider_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clocking/system_clk_divider_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clocking/system_clk_tog_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clocking/system_clk_tog_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clocking/system_clk_divider_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clocking/system_clk_divider_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clocking/system_clk_tog_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clocking/system_clk_tog_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           279 Endpoints
Min Delay           279 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_control/h_counter_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            color_ext_port[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.871ns  (logic 11.271ns (39.038%)  route 17.600ns (60.962%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y79         FDRE                         0.000     0.000 r  vga_control/h_counter_reg[8]/C
    SLICE_X11Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_control/h_counter_reg[8]/Q
                         net (fo=43, routed)          3.120     3.576    vga_control/Q[8]
    SLICE_X10Y89         LUT6 (Prop_lut6_I0_O)        0.124     3.700 r  vga_control/color_port4_i_1/O
                         net (fo=28, routed)          1.604     5.304    pixel_generation_datapath/B[10]
    DSP48_X0Y36          DSP48E1 (Prop_dsp48e1_A[10]_P[20])
                                                      3.841     9.145 r  pixel_generation_datapath/color_port4/P[20]
                         net (fo=56, routed)          1.832    10.977    pixel_generation_datapath/color_port4_n_85
    DSP48_X0Y39          DSP48E1 (Prop_dsp48e1_C[31]_P[8])
                                                      1.820    12.797 r  pixel_generation_datapath/color_port3__3/P[8]
                         net (fo=3, routed)           1.350    14.147    pixel_generation_datapath/color_port3__3_n_97
    SLICE_X12Y94         LUT2 (Prop_lut2_I0_O)        0.124    14.271 r  pixel_generation_datapath/i__carry_i_4__16/O
                         net (fo=1, routed)           0.000    14.271    pixel_generation_datapath/i__carry_i_4__16_n_0
    SLICE_X12Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.647 r  pixel_generation_datapath/color_port2_inferred__6/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.647    pixel_generation_datapath/color_port2_inferred__6/i__carry_n_0
    SLICE_X12Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.764 r  pixel_generation_datapath/color_port2_inferred__6/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.764    pixel_generation_datapath/color_port2_inferred__6/i__carry__0_n_0
    SLICE_X12Y96         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.921 f  pixel_generation_datapath/color_port2_inferred__6/i__carry__1/CO[1]
                         net (fo=1, routed)           1.372    16.294    pixel_generation_datapath/color_port221_in
    SLICE_X5Y86          LUT4 (Prop_lut4_I2_O)        0.332    16.626 f  pixel_generation_datapath/color_ext_port_OBUF[11]_inst_i_39/O
                         net (fo=2, routed)           1.329    17.955    game_logic_control/color_ext_port_OBUF[10]_inst_i_6_0
    SLICE_X3Y80          LUT6 (Prop_lut6_I2_O)        0.124    18.079 r  game_logic_control/color_ext_port_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.516    18.594    game_logic_control/color_ext_port_OBUF[11]_inst_i_10_n_0
    SLICE_X4Y80          LUT6 (Prop_lut6_I3_O)        0.124    18.718 r  game_logic_control/color_ext_port_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           1.094    19.813    game_logic_control/color_ext_port_OBUF[11]_inst_i_2_n_0
    SLICE_X5Y82          LUT5 (Prop_lut5_I0_O)        0.124    19.937 r  game_logic_control/color_ext_port_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           5.382    25.319    color_ext_port_OBUF[11]
    A4                   OBUF (Prop_obuf_I_O)         3.552    28.871 r  color_ext_port_OBUF[11]_inst/O
                         net (fo=0)                   0.000    28.871    color_ext_port[11]
    A4                                                                r  color_ext_port[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/h_counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            color_ext_port[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.740ns  (logic 11.769ns (40.951%)  route 16.970ns (59.049%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE                         0.000     0.000 r  vga_control/h_counter_reg[5]/C
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_control/h_counter_reg[5]/Q
                         net (fo=58, routed)          1.489     2.007    vga_control/Q[5]
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.124     2.131 f  vga_control/color_port4__1_i_11/O
                         net (fo=4, routed)           0.610     2.741    vga_control/color_port4__1_i_11_n_0
    SLICE_X10Y79         LUT4 (Prop_lut4_I0_O)        0.150     2.891 r  vga_control/color_port4__1_i_1/O
                         net (fo=48, routed)          2.245     5.136    pixel_generation_datapath/color_port4__1_0[9]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[10]_P[21])
                                                      4.045     9.181 r  pixel_generation_datapath/color_port4__1/P[21]
                         net (fo=54, routed)          1.832    11.013    pixel_generation_datapath/color_port4__1_n_84
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[42]_P[2])
                                                      1.820    12.833 f  pixel_generation_datapath/color_port3__5/P[2]
                         net (fo=4, routed)           1.135    13.968    pixel_generation_datapath/color_port3__5_n_103
    SLICE_X11Y64         LUT2 (Prop_lut2_I1_O)        0.124    14.092 r  pixel_generation_datapath/i__carry_i_5__14/O
                         net (fo=1, routed)           0.000    14.092    pixel_generation_datapath/i__carry_i_5__14_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.642 r  pixel_generation_datapath/color_port2_inferred__12/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.642    pixel_generation_datapath/color_port2_inferred__12/i__carry_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.756 r  pixel_generation_datapath/color_port2_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.756    pixel_generation_datapath/color_port2_inferred__12/i__carry__0_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.984 f  pixel_generation_datapath/color_port2_inferred__12/i__carry__1/CO[2]
                         net (fo=1, routed)           1.418    16.402    pixel_generation_datapath/color_port234_in
    SLICE_X8Y80          LUT4 (Prop_lut4_I0_O)        0.313    16.715 f  pixel_generation_datapath/color_ext_port_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           1.166    17.881    game_logic_control/color_ext_port_OBUF[11]_inst_i_2_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I4_O)        0.124    18.005 r  game_logic_control/color_ext_port_OBUF[10]_inst_i_5/O
                         net (fo=1, routed)           0.883    18.888    vga_control/color_ext_port[2]_1
    SLICE_X6Y82          LUT6 (Prop_lut6_I3_O)        0.124    19.012 r  vga_control/color_ext_port_OBUF[10]_inst_i_1/O
                         net (fo=4, routed)           6.192    25.204    color_ext_port_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    28.740 r  color_ext_port_OBUF[10]_inst/O
                         net (fo=0)                   0.000    28.740    color_ext_port[10]
    C5                                                                r  color_ext_port[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/h_counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            color_ext_port[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.610ns  (logic 11.780ns (41.176%)  route 16.829ns (58.824%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE                         0.000     0.000 r  vga_control/h_counter_reg[5]/C
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_control/h_counter_reg[5]/Q
                         net (fo=58, routed)          1.489     2.007    vga_control/Q[5]
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.124     2.131 f  vga_control/color_port4__1_i_11/O
                         net (fo=4, routed)           0.610     2.741    vga_control/color_port4__1_i_11_n_0
    SLICE_X10Y79         LUT4 (Prop_lut4_I0_O)        0.150     2.891 r  vga_control/color_port4__1_i_1/O
                         net (fo=48, routed)          2.245     5.136    pixel_generation_datapath/color_port4__1_0[9]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[10]_P[21])
                                                      4.045     9.181 r  pixel_generation_datapath/color_port4__1/P[21]
                         net (fo=54, routed)          1.832    11.013    pixel_generation_datapath/color_port4__1_n_84
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[42]_P[2])
                                                      1.820    12.833 f  pixel_generation_datapath/color_port3__5/P[2]
                         net (fo=4, routed)           1.135    13.968    pixel_generation_datapath/color_port3__5_n_103
    SLICE_X11Y64         LUT2 (Prop_lut2_I1_O)        0.124    14.092 r  pixel_generation_datapath/i__carry_i_5__14/O
                         net (fo=1, routed)           0.000    14.092    pixel_generation_datapath/i__carry_i_5__14_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.642 r  pixel_generation_datapath/color_port2_inferred__12/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.642    pixel_generation_datapath/color_port2_inferred__12/i__carry_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.756 r  pixel_generation_datapath/color_port2_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.756    pixel_generation_datapath/color_port2_inferred__12/i__carry__0_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.984 f  pixel_generation_datapath/color_port2_inferred__12/i__carry__1/CO[2]
                         net (fo=1, routed)           1.418    16.402    pixel_generation_datapath/color_port234_in
    SLICE_X8Y80          LUT4 (Prop_lut4_I0_O)        0.313    16.715 f  pixel_generation_datapath/color_ext_port_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           1.166    17.881    game_logic_control/color_ext_port_OBUF[11]_inst_i_2_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I4_O)        0.124    18.005 r  game_logic_control/color_ext_port_OBUF[10]_inst_i_5/O
                         net (fo=1, routed)           0.883    18.888    vga_control/color_ext_port[2]_1
    SLICE_X6Y82          LUT6 (Prop_lut6_I3_O)        0.124    19.012 r  vga_control/color_ext_port_OBUF[10]_inst_i_1/O
                         net (fo=4, routed)           6.051    25.063    color_ext_port_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    28.610 r  color_ext_port_OBUF[2]_inst/O
                         net (fo=0)                   0.000    28.610    color_ext_port[2]
    B6                                                                r  color_ext_port[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/h_counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            color_ext_port[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.462ns  (logic 11.786ns (41.408%)  route 16.677ns (58.592%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE                         0.000     0.000 r  vga_control/h_counter_reg[5]/C
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_control/h_counter_reg[5]/Q
                         net (fo=58, routed)          1.489     2.007    vga_control/Q[5]
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.124     2.131 f  vga_control/color_port4__1_i_11/O
                         net (fo=4, routed)           0.610     2.741    vga_control/color_port4__1_i_11_n_0
    SLICE_X10Y79         LUT4 (Prop_lut4_I0_O)        0.150     2.891 r  vga_control/color_port4__1_i_1/O
                         net (fo=48, routed)          2.245     5.136    pixel_generation_datapath/color_port4__1_0[9]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[10]_P[21])
                                                      4.045     9.181 r  pixel_generation_datapath/color_port4__1/P[21]
                         net (fo=54, routed)          1.832    11.013    pixel_generation_datapath/color_port4__1_n_84
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[42]_P[2])
                                                      1.820    12.833 f  pixel_generation_datapath/color_port3__5/P[2]
                         net (fo=4, routed)           1.135    13.968    pixel_generation_datapath/color_port3__5_n_103
    SLICE_X11Y64         LUT2 (Prop_lut2_I1_O)        0.124    14.092 r  pixel_generation_datapath/i__carry_i_5__14/O
                         net (fo=1, routed)           0.000    14.092    pixel_generation_datapath/i__carry_i_5__14_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.642 r  pixel_generation_datapath/color_port2_inferred__12/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.642    pixel_generation_datapath/color_port2_inferred__12/i__carry_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.756 r  pixel_generation_datapath/color_port2_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.756    pixel_generation_datapath/color_port2_inferred__12/i__carry__0_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.984 f  pixel_generation_datapath/color_port2_inferred__12/i__carry__1/CO[2]
                         net (fo=1, routed)           1.418    16.402    pixel_generation_datapath/color_port234_in
    SLICE_X8Y80          LUT4 (Prop_lut4_I0_O)        0.313    16.715 f  pixel_generation_datapath/color_ext_port_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           1.166    17.881    game_logic_control/color_ext_port_OBUF[11]_inst_i_2_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I4_O)        0.124    18.005 r  game_logic_control/color_ext_port_OBUF[10]_inst_i_5/O
                         net (fo=1, routed)           0.883    18.888    vga_control/color_ext_port[2]_1
    SLICE_X6Y82          LUT6 (Prop_lut6_I3_O)        0.124    19.012 r  vga_control/color_ext_port_OBUF[10]_inst_i_1/O
                         net (fo=4, routed)           5.898    24.911    color_ext_port_OBUF[2]
    D8                   OBUF (Prop_obuf_I_O)         3.552    28.462 r  color_ext_port_OBUF[7]_inst/O
                         net (fo=0)                   0.000    28.462    color_ext_port[7]
    D8                                                                r  color_ext_port[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/h_counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            color_ext_port[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.223ns  (logic 11.757ns (41.660%)  route 16.465ns (58.340%))
  Logic Levels:           13  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE                         0.000     0.000 r  vga_control/h_counter_reg[5]/C
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  vga_control/h_counter_reg[5]/Q
                         net (fo=58, routed)          1.489     2.007    vga_control/Q[5]
    SLICE_X9Y79          LUT6 (Prop_lut6_I4_O)        0.124     2.131 f  vga_control/color_port4__1_i_11/O
                         net (fo=4, routed)           0.610     2.741    vga_control/color_port4__1_i_11_n_0
    SLICE_X10Y79         LUT4 (Prop_lut4_I0_O)        0.150     2.891 r  vga_control/color_port4__1_i_1/O
                         net (fo=48, routed)          2.245     5.136    pixel_generation_datapath/color_port4__1_0[9]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_A[10]_P[21])
                                                      4.045     9.181 r  pixel_generation_datapath/color_port4__1/P[21]
                         net (fo=54, routed)          1.832    11.013    pixel_generation_datapath/color_port4__1_n_84
    DSP48_X0Y26          DSP48E1 (Prop_dsp48e1_C[42]_P[2])
                                                      1.820    12.833 f  pixel_generation_datapath/color_port3__5/P[2]
                         net (fo=4, routed)           1.135    13.968    pixel_generation_datapath/color_port3__5_n_103
    SLICE_X11Y64         LUT2 (Prop_lut2_I1_O)        0.124    14.092 r  pixel_generation_datapath/i__carry_i_5__14/O
                         net (fo=1, routed)           0.000    14.092    pixel_generation_datapath/i__carry_i_5__14_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.642 r  pixel_generation_datapath/color_port2_inferred__12/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.642    pixel_generation_datapath/color_port2_inferred__12/i__carry_n_0
    SLICE_X11Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.756 r  pixel_generation_datapath/color_port2_inferred__12/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.756    pixel_generation_datapath/color_port2_inferred__12/i__carry__0_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.984 f  pixel_generation_datapath/color_port2_inferred__12/i__carry__1/CO[2]
                         net (fo=1, routed)           1.418    16.402    pixel_generation_datapath/color_port234_in
    SLICE_X8Y80          LUT4 (Prop_lut4_I0_O)        0.313    16.715 f  pixel_generation_datapath/color_ext_port_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           1.166    17.881    game_logic_control/color_ext_port_OBUF[11]_inst_i_2_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I4_O)        0.124    18.005 r  game_logic_control/color_ext_port_OBUF[10]_inst_i_5/O
                         net (fo=1, routed)           0.883    18.888    vga_control/color_ext_port[2]_1
    SLICE_X6Y82          LUT6 (Prop_lut6_I3_O)        0.124    19.012 r  vga_control/color_ext_port_OBUF[10]_inst_i_1/O
                         net (fo=4, routed)           5.687    24.699    color_ext_port_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.523    28.223 r  color_ext_port_OBUF[6]_inst/O
                         net (fo=0)                   0.000    28.223    color_ext_port[6]
    D7                                                                r  color_ext_port[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/h_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            color_ext_port[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.217ns  (logic 5.879ns (30.596%)  route 13.337ns (69.404%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y78         FDRE                         0.000     0.000 r  vga_control/h_counter_reg[4]/C
    SLICE_X11Y78         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga_control/h_counter_reg[4]/Q
                         net (fo=60, routed)          2.622     3.078    vga_control/Q[4]
    SLICE_X6Y88          LUT2 (Prop_lut2_I0_O)        0.124     3.202 r  vga_control/color_port7_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.202    pixel_generation_datapath/color_ext_port_OBUF[10]_inst_i_39_0[0]
    SLICE_X6Y88          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.715 r  pixel_generation_datapath/color_port7_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.715    pixel_generation_datapath/color_port7_carry__0_n_0
    SLICE_X6Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.934 r  pixel_generation_datapath/color_port7_carry__1/O[0]
                         net (fo=8, routed)           1.042     4.976    pixel_generation_datapath/color_port7_carry__1_n_7
    SLICE_X4Y88          LUT4 (Prop_lut4_I1_O)        0.323     5.299 f  pixel_generation_datapath/color_ext_port_OBUF[10]_inst_i_69/O
                         net (fo=1, routed)           0.808     6.107    pixel_generation_datapath/color_ext_port_OBUF[10]_inst_i_69_n_0
    SLICE_X4Y87          LUT6 (Prop_lut6_I0_O)        0.326     6.433 f  pixel_generation_datapath/color_ext_port_OBUF[10]_inst_i_50/O
                         net (fo=1, routed)           1.326     7.759    vga_control/color_ext_port_OBUF[3]_inst_i_2_2
    SLICE_X4Y83          LUT6 (Prop_lut6_I4_O)        0.124     7.883 r  vga_control/color_ext_port_OBUF[10]_inst_i_29/O
                         net (fo=2, routed)           0.826     8.710    game_logic_control/color_ext_port_OBUF[3]_inst_i_1_5
    SLICE_X4Y82          LUT6 (Prop_lut6_I4_O)        0.124     8.834 r  game_logic_control/color_ext_port_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.813     9.647    game_logic_control/color_ext_port_OBUF[3]_inst_i_2_n_0
    SLICE_X4Y81          LUT6 (Prop_lut6_I0_O)        0.124     9.771 r  game_logic_control/color_ext_port_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.899    15.670    color_ext_port_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    19.217 r  color_ext_port_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.217    color_ext_port[3]
    A6                                                                r  color_ext_port[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/v_counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Vsync_ext_port
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.997ns  (logic 4.269ns (42.707%)  route 5.727ns (57.293%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDRE                         0.000     0.000 r  vga_control/v_counter_reg[5]/C
    SLICE_X9Y86          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_control/v_counter_reg[5]/Q
                         net (fo=68, routed)          2.160     2.616    vga_control/v_counter_reg[9]_2[1]
    SLICE_X5Y88          LUT4 (Prop_lut4_I0_O)        0.124     2.740 f  vga_control/Vsync_ext_port_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.605     3.345    vga_control/Vsync_ext_port_OBUF_inst_i_2_n_0
    SLICE_X6Y94          LUT6 (Prop_lut6_I0_O)        0.124     3.469 r  vga_control/Vsync_ext_port_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.962     6.431    Vsync_ext_port_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565     9.997 r  Vsync_ext_port_OBUF_inst/O
                         net (fo=0)                   0.000     9.997    Vsync_ext_port
    B12                                                               r  Vsync_ext_port (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_control/h_counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Hsync_ext_port
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.916ns  (logic 4.207ns (42.422%)  route 5.709ns (57.578%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y80         FDRE                         0.000     0.000 r  vga_control/h_counter_reg[5]/C
    SLICE_X12Y80         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga_control/h_counter_reg[5]/Q
                         net (fo=58, routed)          2.575     3.093    vga_control/Q[5]
    SLICE_X7Y89          LUT6 (Prop_lut6_I5_O)        0.124     3.217 r  vga_control/Hsync_ext_port_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.134     6.351    Hsync_ext_port_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565     9.916 r  Hsync_ext_port_OBUF_inst/O
                         net (fo=0)                   0.000     9.916    Hsync_ext_port
    B11                                                               r  Hsync_ext_port (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_ext_port
                            (input port)
  Destination:            game_logic_control/FSM_sequential_curr_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.730ns  (logic 2.452ns (31.716%)  route 5.278ns (68.284%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_ext_port (IN)
                         net (fo=0)                   0.000     0.000    reset_ext_port
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_ext_port_IBUF_inst/O
                         net (fo=27, routed)          1.410     2.888    right_monopulse/reset_ext_port_IBUF
    SLICE_X3Y92          LUT6 (Prop_lut6_I2_O)        0.124     3.012 f  right_monopulse/FSM_sequential_curr_state[5]_i_18/O
                         net (fo=4, routed)           0.815     3.827    game_logic_control/FSM_sequential_curr_state_reg[0]_3
    SLICE_X5Y92          LUT5 (Prop_lut5_I0_O)        0.152     3.979 f  game_logic_control/FSM_sequential_curr_state[5]_i_38/O
                         net (fo=1, routed)           0.433     4.413    game_logic_control/FSM_sequential_curr_state[5]_i_38_n_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I2_O)        0.326     4.739 f  game_logic_control/FSM_sequential_curr_state[5]_i_35/O
                         net (fo=1, routed)           0.664     5.402    game_logic_control/FSM_sequential_curr_state[5]_i_35_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I1_O)        0.124     5.526 r  game_logic_control/FSM_sequential_curr_state[5]_i_19/O
                         net (fo=1, routed)           0.579     6.105    game_logic_control/FSM_sequential_curr_state[5]_i_19_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.124     6.229 r  game_logic_control/FSM_sequential_curr_state[5]_i_4/O
                         net (fo=1, routed)           0.509     6.738    game_logic_control/FSM_sequential_curr_state[5]_i_4_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I3_O)        0.124     6.862 r  game_logic_control/FSM_sequential_curr_state[5]_i_1/O
                         net (fo=6, routed)           0.868     7.730    game_logic_control/FSM_sequential_curr_state[5]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  game_logic_control/FSM_sequential_curr_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_ext_port
                            (input port)
  Destination:            game_logic_control/FSM_sequential_curr_state_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.526ns  (logic 2.452ns (32.575%)  route 5.074ns (67.425%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  reset_ext_port (IN)
                         net (fo=0)                   0.000     0.000    reset_ext_port
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  reset_ext_port_IBUF_inst/O
                         net (fo=27, routed)          1.410     2.888    right_monopulse/reset_ext_port_IBUF
    SLICE_X3Y92          LUT6 (Prop_lut6_I2_O)        0.124     3.012 f  right_monopulse/FSM_sequential_curr_state[5]_i_18/O
                         net (fo=4, routed)           0.815     3.827    game_logic_control/FSM_sequential_curr_state_reg[0]_3
    SLICE_X5Y92          LUT5 (Prop_lut5_I0_O)        0.152     3.979 f  game_logic_control/FSM_sequential_curr_state[5]_i_38/O
                         net (fo=1, routed)           0.433     4.413    game_logic_control/FSM_sequential_curr_state[5]_i_38_n_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I2_O)        0.326     4.739 f  game_logic_control/FSM_sequential_curr_state[5]_i_35/O
                         net (fo=1, routed)           0.664     5.402    game_logic_control/FSM_sequential_curr_state[5]_i_35_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I1_O)        0.124     5.526 r  game_logic_control/FSM_sequential_curr_state[5]_i_19/O
                         net (fo=1, routed)           0.579     6.105    game_logic_control/FSM_sequential_curr_state[5]_i_19_n_0
    SLICE_X4Y91          LUT6 (Prop_lut6_I5_O)        0.124     6.229 r  game_logic_control/FSM_sequential_curr_state[5]_i_4/O
                         net (fo=1, routed)           0.509     6.738    game_logic_control/FSM_sequential_curr_state[5]_i_4_n_0
    SLICE_X4Y90          LUT6 (Prop_lut6_I3_O)        0.124     6.862 r  game_logic_control/FSM_sequential_curr_state[5]_i_1/O
                         net (fo=6, routed)           0.664     7.526    game_logic_control/FSM_sequential_curr_state[5]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  game_logic_control/FSM_sequential_curr_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 up_monopulse/timeout_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            up_monopulse/timeout_counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE                         0.000     0.000 r  up_monopulse/timeout_counter_reg[2]/C
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  up_monopulse/timeout_counter_reg[2]/Q
                         net (fo=6, routed)           0.087     0.228    up_monopulse/timeout_counter_reg[2]
    SLICE_X2Y95          LUT6 (Prop_lut6_I4_O)        0.045     0.273 r  up_monopulse/timeout_counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.273    up_monopulse/plusOp__0[5]
    SLICE_X2Y95          FDRE                                         r  up_monopulse/timeout_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up_monopulse/double_flop_synchronizer_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            up_monopulse/FSM_sequential_current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.189ns (64.902%)  route 0.102ns (35.098%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE                         0.000     0.000 r  up_monopulse/double_flop_synchronizer_reg[0]/C
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  up_monopulse/double_flop_synchronizer_reg[0]/Q
                         net (fo=2, routed)           0.102     0.243    up_monopulse/double_flop_synchronizer[0]
    SLICE_X2Y93          LUT4 (Prop_lut4_I0_O)        0.048     0.291 r  up_monopulse/FSM_sequential_current_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.291    up_monopulse/FSM_sequential_current_state[1]_i_1__0_n_0
    SLICE_X2Y93          FDRE                                         r  up_monopulse/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drop_monopulse/timeout_counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drop_monopulse/timeout_counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.227ns (76.649%)  route 0.069ns (23.351%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y95          FDRE                         0.000     0.000 r  drop_monopulse/timeout_counter_reg[7]/C
    SLICE_X5Y95          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  drop_monopulse/timeout_counter_reg[7]/Q
                         net (fo=3, routed)           0.069     0.197    drop_monopulse/timeout_counter_reg[7]
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.099     0.296 r  drop_monopulse/timeout_counter[8]_i_2/O
                         net (fo=1, routed)           0.000     0.296    drop_monopulse/plusOp[8]
    SLICE_X5Y95          FDRE                                         r  drop_monopulse/timeout_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 right_monopulse/timeout_counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            right_monopulse/timeout_counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE                         0.000     0.000 r  right_monopulse/timeout_counter_reg[7]/C
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  right_monopulse/timeout_counter_reg[7]/Q
                         net (fo=3, routed)           0.082     0.210    right_monopulse/timeout_counter_reg[7]
    SLICE_X1Y97          LUT6 (Prop_lut6_I5_O)        0.099     0.309 r  right_monopulse/timeout_counter[8]_i_2__3/O
                         net (fo=1, routed)           0.000     0.309    right_monopulse/plusOp__3[8]
    SLICE_X1Y97          FDRE                                         r  right_monopulse/timeout_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 down_monopulse/timeout_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            down_monopulse/timeout_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.680%)  route 0.131ns (41.320%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE                         0.000     0.000 r  down_monopulse/timeout_counter_reg[2]/C
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  down_monopulse/timeout_counter_reg[2]/Q
                         net (fo=6, routed)           0.131     0.272    down_monopulse/timeout_counter_reg[2]
    SLICE_X4Y100         LUT4 (Prop_lut4_I3_O)        0.045     0.317 r  down_monopulse/timeout_counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.317    down_monopulse/plusOp__1[3]
    SLICE_X4Y100         FDRE                                         r  down_monopulse/timeout_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up_monopulse/timeout_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            up_monopulse/timeout_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE                         0.000     0.000 r  up_monopulse/timeout_counter_reg[0]/C
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  up_monopulse/timeout_counter_reg[0]/Q
                         net (fo=8, routed)           0.132     0.273    up_monopulse/timeout_counter_reg[0]
    SLICE_X2Y95          LUT4 (Prop_lut4_I1_O)        0.045     0.318 r  up_monopulse/timeout_counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.318    up_monopulse/plusOp__0[3]
    SLICE_X2Y95          FDRE                                         r  up_monopulse/timeout_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 up_monopulse/timeout_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            up_monopulse/timeout_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE                         0.000     0.000 r  up_monopulse/timeout_counter_reg[0]/C
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  up_monopulse/timeout_counter_reg[0]/Q
                         net (fo=8, routed)           0.132     0.273    up_monopulse/timeout_counter_reg[0]
    SLICE_X2Y95          LUT5 (Prop_lut5_I3_O)        0.048     0.321 r  up_monopulse/timeout_counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.321    up_monopulse/plusOp__0[4]
    SLICE_X2Y95          FDRE                                         r  up_monopulse/timeout_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 down_monopulse/timeout_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            down_monopulse/timeout_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.190ns (59.195%)  route 0.131ns (40.805%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE                         0.000     0.000 r  down_monopulse/timeout_counter_reg[2]/C
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  down_monopulse/timeout_counter_reg[2]/Q
                         net (fo=6, routed)           0.131     0.272    down_monopulse/timeout_counter_reg[2]
    SLICE_X4Y100         LUT5 (Prop_lut5_I1_O)        0.049     0.321 r  down_monopulse/timeout_counter[4]_i_1__1/O
                         net (fo=1, routed)           0.000     0.321    down_monopulse/plusOp__1[4]
    SLICE_X4Y100         FDRE                                         r  down_monopulse/timeout_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 right_monopulse/double_flop_synchronizer_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            right_monopulse/double_flop_synchronizer_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE                         0.000     0.000 r  right_monopulse/double_flop_synchronizer_reg[1]/C
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  right_monopulse/double_flop_synchronizer_reg[1]/Q
                         net (fo=1, routed)           0.184     0.325    right_monopulse/double_flop_synchronizer__3[1]
    SLICE_X0Y95          FDRE                                         r  right_monopulse/double_flop_synchronizer_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 left_monopulse/timeout_counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            left_monopulse/timeout_counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDRE                         0.000     0.000 r  left_monopulse/timeout_counter_reg[7]/C
    SLICE_X6Y97          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  left_monopulse/timeout_counter_reg[7]/Q
                         net (fo=3, routed)           0.086     0.234    left_monopulse/timeout_counter_reg[7]
    SLICE_X6Y97          LUT6 (Prop_lut6_I5_O)        0.098     0.332 r  left_monopulse/timeout_counter[8]_i_2__2/O
                         net (fo=1, routed)           0.000     0.332    left_monopulse/plusOp__2[8]
    SLICE_X6Y97          FDRE                                         r  left_monopulse/timeout_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------





