// Seed: 1557820127
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7#(.id_8(id_9)),
    id_10,
    id_11
);
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_12 = id_6;
endmodule
macromodule module_1 (
    input supply0 id_0,
    output wire id_1
);
  assign id_1 = -1;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  reg id_4;
  ;
  for (id_5 = -1; id_3; id_5 = 1) begin : LABEL_0
    logic id_6;
  end
  wire id_7;
  initial id_4 = id_4;
endmodule
