Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue May  9 10:41:29 2023
| Host         : pop-os running 64-bit Pop!_OS 22.04 LTS
| Command      : report_timing_summary -file xilinx_kc705_timing_synth.rpt
| Design       : xilinx_kc705
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (66)
6. checking no_output_delay (116)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (66)
-------------------------------
 There are 66 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (116)
---------------------------------
 There are 116 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.556        0.000                      0                17120       -0.223      -47.929                    721                17120        0.264        0.000                       0                  7339  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk200_p                       {0.000 2.500}        5.000           200.000         
  soc_builder_basesoc_mmcm_fb  {0.000 2.500}        5.000           200.000         
  soc_crg_clkout0              {0.000 4.000}        8.000           125.000         
  soc_crg_clkout1              {0.000 1.000}        2.000           500.000         
  soc_crg_clkout2              {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk200_p                             4.308        0.000                      0                    7        0.066        0.000                      0                    7        1.100        0.000                       0                    10  
  soc_builder_basesoc_mmcm_fb                                                                                                                                                    3.929        0.000                       0                     2  
  soc_crg_clkout0                    0.556        0.000                      0                17099       -0.223      -47.901                    720                17099        3.232        0.000                       0                  7080  
  soc_crg_clkout1                                                                                                                                                                0.591        0.000                       0                   237  
  soc_crg_clkout2                    1.436        0.000                      0                   14       -0.028       -0.028                      1                   14        0.264        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk200_p
  To Clock:  clk200_p

Setup :            0  Failing Endpoints,  Worst Slack        4.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.223ns (54.126%)  route 0.189ns (45.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.768ns = ( 6.768 - 5.000 ) 
    Source Clock Delay      (SCD):    2.048ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, unplaced)         0.466     1.371    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.093     1.464 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.584     2.048    soc_crg_clkin
                         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.223     2.271 r  FDCE/Q
                         net (fo=1, unplaced)         0.189     2.460    soc_builder_basesoc_reset0
                         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, unplaced)         0.442     6.246    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.083     6.329 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.439     6.768    soc_crg_clkin
                         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.135     6.903    
                         clock uncertainty           -0.035     6.868    
                         FDCE (Setup_fdce_C_D)       -0.100     6.768    FDCE_1
  -------------------------------------------------------------------
                         required time                          6.768    
                         arrival time                          -2.460    
  -------------------------------------------------------------------
                         slack                                  4.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.619%)  route 0.094ns (48.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.002ns
    Source Clock Delay      (SCD):    0.759ns
    Clock Pessimism Removal (CPR):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, unplaced)         0.231     0.619    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.026     0.645 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.114     0.759    soc_crg_clkin
                         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.100     0.859 r  FDCE/Q
                         net (fo=1, unplaced)         0.094     0.953    soc_builder_basesoc_reset0
                         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, unplaced)         0.243     0.713    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.030     0.743 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.259     1.002    soc_crg_clkin
                         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.097     0.904    
                         FDCE (Hold_fdce_C_D)        -0.017     0.887    FDCE_1
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk200_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk200_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I             n/a            1.408         5.000       3.591                IBUFDS_n_0_BUFG_inst/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000               MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100                MMCME2_ADV/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100                MMCME2_ADV/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_builder_basesoc_mmcm_fb
  To Clock:  soc_builder_basesoc_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_builder_basesoc_mmcm_fb
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929                MMCME2_ADV/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000               MMCME2_ADV/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.556ns,  Total Violation        0.000ns
Hold  :          720  Failing Endpoints,  Worst Slack       -0.223ns,  Total Violation      -47.901ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_RS1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Cfu/rsp_payload_outputs_0_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (soc_crg_clkout0 rise@8.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.284ns  (logic 5.057ns (69.423%)  route 2.227ns (30.577%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT3=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 10.687 - 8.000 ) 
    Source Clock Delay      (SCD):    3.150ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, unplaced)         0.466     1.371    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.093     1.464 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.584     2.048    soc_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.125 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.466     2.591    soc_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.093     2.684 r  BUFG/O
                         net (fo=7078, unplaced)      0.466     3.150    VexRiscv/stageB_flusher_counter_reg[0]
                         FDRE                                         r  VexRiscv/decode_to_execute_RS1_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.223     3.373 r  VexRiscv/decode_to_execute_RS1_reg[7]/Q
                         net (fo=31, unplaced)        0.466     3.838    Cfu/CfuPlugin_bus_cmd_payload_inputs_0[7]
                         DSP48E1 (Prop_dsp48e1_D[24]_P[0])
                                                      3.692     7.530 r  Cfu/prod_0/P[0]
                         net (fo=3, unplaced)         0.466     7.996    Cfu/prod_0_n_105
                         LUT3 (Prop_lut3_I2_O)        0.043     8.039 r  Cfu/rsp_payload_outputs_0[3]_i_10/O
                         net (fo=1, unplaced)         0.497     8.536    Cfu/rsp_payload_outputs_0[3]_i_10_n_0
                         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.298     8.834 r  Cfu/rsp_payload_outputs_0_reg[3]_i_3/O[3]
                         net (fo=4, unplaced)         0.518     9.352    Cfu/rsp_payload_outputs_0_reg[3]_i_3_n_4
                         LUT3 (Prop_lut3_I0_O)        0.120     9.472 r  Cfu/rsp_payload_outputs_0[3]_i_2/O
                         net (fo=1, unplaced)         0.274     9.746    Cfu/rsp_payload_outputs_0[3]_i_2_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     9.936 r  Cfu/rsp_payload_outputs_0_reg[3]_i_1/CO[3]
                         net (fo=1, unplaced)         0.007     9.943    Cfu/rsp_payload_outputs_0_reg[3]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     9.996 r  Cfu/rsp_payload_outputs_0_reg[7]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.996    Cfu/rsp_payload_outputs_0_reg[7]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.049 r  Cfu/rsp_payload_outputs_0_reg[11]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.049    Cfu/rsp_payload_outputs_0_reg[11]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.102 r  Cfu/rsp_payload_outputs_0_reg[15]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.102    Cfu/rsp_payload_outputs_0_reg[15]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.155 r  Cfu/rsp_payload_outputs_0_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.155    Cfu/rsp_payload_outputs_0_reg[19]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.208 r  Cfu/rsp_payload_outputs_0_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.208    Cfu/rsp_payload_outputs_0_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    10.261 r  Cfu/rsp_payload_outputs_0_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.261    Cfu/rsp_payload_outputs_0_reg[27]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    10.434 r  Cfu/rsp_payload_outputs_0_reg[31]_i_3/O[1]
                         net (fo=1, unplaced)         0.000    10.434    Cfu/p_1_in[29]
                         FDRE                                         r  Cfu/rsp_payload_outputs_0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, unplaced)         0.442     9.246    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.083     9.329 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.439     9.768    soc_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     9.841 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.442    10.283    soc_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.083    10.366 r  BUFG/O
                         net (fo=7078, unplaced)      0.321    10.687    Cfu/out
                         FDRE                                         r  Cfu/rsp_payload_outputs_0_reg[29]/C
                         clock pessimism              0.318    11.005    
                         clock uncertainty           -0.064    10.940    
                         FDRE (Setup_fdre_C_D)        0.049    10.989    Cfu/rsp_payload_outputs_0_reg[29]
  -------------------------------------------------------------------
                         required time                         10.989    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                  0.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.223ns  (arrival time - required time)
  Source:                 soc_k7ddrphy_rst_storage_reg/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            OSERDESE2/RST
                            (rising edge-triggered cell OSERDESE2 clocked by soc_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.164ns (31.013%)  route 0.365ns (68.987%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.571ns
    Source Clock Delay      (SCD):    1.164ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, unplaced)         0.231     0.619    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.026     0.645 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.114     0.759    soc_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.809 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.231     1.040    soc_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.026     1.066 r  BUFG/O
                         net (fo=7078, unplaced)      0.098     1.164    sys_clk
                         FDRE                                         r  soc_k7ddrphy_rst_storage_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.100     1.264 r  soc_k7ddrphy_rst_storage_reg/Q
                         net (fo=44, unplaced)        0.134     1.398    soc_k7ddrphy_rst_storage
                         LUT2 (Prop_lut2_I1_O)        0.064     1.462 r  OSERDESE2_i_1/O
                         net (fo=171, unplaced)       0.231     1.693    RST0
    OLOGIC_X1Y74         OSERDESE2                                    r  OSERDESE2/RST
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, unplaced)         0.243     0.713    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.030     0.743 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.259     1.002    soc_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.055 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, unplaced)         0.243     1.298    soc_crg_clkout0
                         BUFG (Prop_bufg_I_O)         0.030     1.328 r  BUFG/O
                         net (fo=7078, unplaced)      0.243     1.571    sys_clk
    OLOGIC_X1Y74         OSERDESE2                                    r  OSERDESE2/CLKDIV
                         clock pessimism             -0.262     1.309    
    OLOGIC_X1Y74         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.607     1.916    OSERDESE2
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                 -0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905                VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360              MMCME2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         4.000       3.232                storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         4.000       3.232                storage_1_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout1
  To Clock:  soc_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            1.408         2.000       0.591                BUFG_1/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.000       211.360              MMCME2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout2
  To Clock:  soc_crg_clkout2

Setup :            0  Failing Endpoints,  Worst Slack        1.436ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.028ns,  Total Violation       -0.028ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 FDPE_4/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_5/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.337ns  (logic 0.223ns (66.172%)  route 0.114ns (33.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.805ns
    Source Clock Delay      (SCD):    3.268ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, unplaced)         0.466     1.371    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.093     1.464 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.584     2.048    soc_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.125 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, unplaced)         0.466     2.591    soc_crg_clkout2
                         BUFG (Prop_bufg_I_O)         0.093     2.684 r  BUFG_2/O
                         net (fo=8, unplaced)         0.584     3.268    idelay_clk
                         FDPE                                         r  FDPE_4/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.223     3.491 r  FDPE_4/Q
                         net (fo=1, unplaced)         0.114     3.605    soc_builder_xilinxasyncresetsynchronizerimpl2_rst_meta
                         FDPE                                         r  FDPE_5/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    AD12                                              0.000     2.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     2.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     2.803 r  IBUFDS/O
                         net (fo=1, unplaced)         0.442     3.246    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.083     3.329 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.439     3.768    soc_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     3.841 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, unplaced)         0.442     4.283    soc_crg_clkout2
                         BUFG (Prop_bufg_I_O)         0.083     4.366 r  BUFG_2/O
                         net (fo=8, unplaced)         0.439     4.805    idelay_clk
                         FDPE                                         r  FDPE_5/C
                         clock pessimism              0.318     5.123    
                         clock uncertainty           -0.060     5.063    
                         FDPE (Setup_fdpe_C_D)       -0.022     5.041    FDPE_5
  -------------------------------------------------------------------
                         required time                          5.041    
                         arrival time                          -3.605    
  -------------------------------------------------------------------
                         slack                                  1.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.028ns  (arrival time - required time)
  Source:                 FDPE_4/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_5/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout2 rise@0.000ns - soc_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.884%)  route 0.057ns (36.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.587ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, unplaced)         0.231     0.619    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.026     0.645 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.114     0.759    soc_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.809 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, unplaced)         0.231     1.040    soc_crg_clkout2
                         BUFG (Prop_bufg_I_O)         0.026     1.066 r  BUFG_2/O
                         net (fo=8, unplaced)         0.114     1.180    idelay_clk
                         FDPE                                         r  FDPE_4/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.100     1.280 r  FDPE_4/Q
                         net (fo=1, unplaced)         0.057     1.337    soc_builder_xilinxasyncresetsynchronizerimpl2_rst_meta
                         FDPE                                         r  FDPE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, unplaced)         0.243     0.713    IBUFDS_n_0_BUFG_inst_n_0
                         BUFG (Prop_bufg_I_O)         0.030     0.743 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, unplaced)         0.259     1.002    soc_crg_clkin
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.055 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, unplaced)         0.243     1.298    soc_crg_clkout2
                         BUFG (Prop_bufg_I_O)         0.030     1.328 r  BUFG_2/O
                         net (fo=8, unplaced)         0.259     1.587    idelay_clk
                         FDPE                                         r  FDPE_5/C
                         clock pessimism             -0.262     1.325    
                         FDPE (Hold_fdpe_C_D)         0.040     1.365    FDPE_5
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                 -0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562                IDELAYCTRL/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264                IDELAYCTRL/REFCLK
Low Pulse Width   Slow    FDPE/C             n/a            0.350         2.500       2.150                FDPE_4/C
High Pulse Width  Slow    FDPE/C             n/a            0.350         2.500       2.150                FDPE_4/C



