<stg><name>makeThirdPatch</name>


<trans_list>

<trans id="731" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln724" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="7" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln724" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="22" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln886_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_3" val="1"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln734" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="38" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln734" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="54" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln886_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="54" to="55">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_5" val="1"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="812" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="81" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln791_1" val="1"/>
<literal name="and_ln791_1" val="1"/>
<literal name="makeHorizontallyShiftedPatch" val="1"/>
</and_exp><and_exp><literal name="or_ln791_1" val="0"/>
<literal name="and_ln791_2" val="1"/>
<literal name="makeHorizontallyShiftedPatch" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="81" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln791_1" val="1"/>
<literal name="and_ln791_1" val="1"/>
<literal name="makeHorizontallyShiftedPatch" val="0"/>
</and_exp><and_exp><literal name="or_ln791_1" val="0"/>
<literal name="and_ln791_2" val="1"/>
<literal name="makeHorizontallyShiftedPatch" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="81" to="111">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln791_1" val="1"/>
<literal name="and_ln791_1" val="0"/>
<literal name="makeHorizontallyShiftedPatch" val="1"/>
</and_exp><and_exp><literal name="or_ln791_1" val="0"/>
<literal name="and_ln791_2" val="0"/>
<literal name="makeHorizontallyShiftedPatch" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="81" to="124">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln791_1" val="1"/>
<literal name="and_ln791_1" val="0"/>
<literal name="makeHorizontallyShiftedPatch" val="0"/>
</and_exp><and_exp><literal name="or_ln791_1" val="0"/>
<literal name="and_ln791_2" val="0"/>
<literal name="makeHorizontallyShiftedPatch" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="84" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="84" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="86" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1134" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="86" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1134" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="87" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="88" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="88" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="90" to="91">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="90" to="90">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="99" to="100">
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="99" to="110">
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="110" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="122" to="124">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln859" val="0"/>
</and_exp><and_exp><literal name="and_ln857" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="122" to="123">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln857" val="1"/>
<literal name="icmp_ln859" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %z_top_max_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_top_max

]]></Node>
<StgValue><ssdm name="z_top_max_read"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %z_top_min_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_top_min

]]></Node>
<StgValue><ssdm name="z_top_min_read"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %lastPatchIndex_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %lastPatchIndex

]]></Node>
<StgValue><ssdm name="lastPatchIndex_read"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
:8 %init_patch_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="init_patch_V_0"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
:9 %init_patch_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="init_patch_V_1"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
:10 %init_patch_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="init_patch_V_2"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
:11 %init_patch_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="init_patch_V_3"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
:12 %init_patch_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="init_patch_V_4"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
:13 %NPpatches_superpoints_0_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_0_V"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
:14 %NPpatches_superpoints_1_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_1_V"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
:15 %NPpatches_superpoints_2_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_2_V"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
:16 %NPpatches_superpoints_3_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_3_V"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
:17 %NPpatches_superpoints_4_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_4_V"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
:18 %NPpatches_parameters_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_V_0"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="64">
<![CDATA[
:19 %NPpatches_parameters_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_V_1"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
:20 %NPpatches_parameters_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_V_2"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="64">
<![CDATA[
:21 %NPpatches_parameters_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_V_3"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
:22 %NPpatches_parameters_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_V_4"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="8">
<![CDATA[
:26 %trunc_ln732 = trunc i8 %lastPatchIndex_read

]]></Node>
<StgValue><ssdm name="trunc_ln732"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="8">
<![CDATA[
:43 %zext_ln720 = zext i8 %lastPatchIndex_read

]]></Node>
<StgValue><ssdm name="zext_ln720"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32" op_7_bw="25">
<![CDATA[
:44 %call_ln720 = call void @getShadows, i64 %patches_superpoints, i9 %zext_ln720, i32 %patches_parameters, i5 %trunc_ln732, i32 %z_top_min_read, i32 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln720"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="146" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32" op_7_bw="25">
<![CDATA[
:44 %call_ln720 = call void @getShadows, i64 %patches_superpoints, i9 %zext_ln720, i32 %patches_parameters, i5 %trunc_ln732, i32 %z_top_min_read, i32 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln720"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="147" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:23 %icmp_ln710 = icmp_eq  i8 %lastPatchIndex_read, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln710"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:24 %secondLastPatchIndex = add i8 %lastPatchIndex_read, i8 255

]]></Node>
<StgValue><ssdm name="secondLastPatchIndex"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:25 %secondLastPatchIndex_1 = select i1 %icmp_ln710, i8 0, i8 %secondLastPatchIndex

]]></Node>
<StgValue><ssdm name="secondLastPatchIndex_1"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
:27 %tmp_62_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %trunc_ln732, i7 0

]]></Node>
<StgValue><ssdm name="tmp_62_cast"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
:28 %tmp_27 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %lastPatchIndex_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="11">
<![CDATA[
:29 %zext_ln732 = zext i11 %tmp_27

]]></Node>
<StgValue><ssdm name="zext_ln732"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:30 %sub_ln732 = sub i12 %tmp_62_cast, i12 %zext_ln732

]]></Node>
<StgValue><ssdm name="sub_ln732"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="8">
<![CDATA[
:45 %trunc_ln723 = trunc i8 %secondLastPatchIndex_1

]]></Node>
<StgValue><ssdm name="trunc_ln723"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
:46 %tmp_64_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %trunc_ln723, i7 0

]]></Node>
<StgValue><ssdm name="tmp_64_cast"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
:47 %tmp_30 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %secondLastPatchIndex_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="11">
<![CDATA[
:48 %zext_ln723 = zext i11 %tmp_30

]]></Node>
<StgValue><ssdm name="zext_ln723"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:49 %sub_ln723 = sub i12 %tmp_64_cast, i12 %zext_ln723

]]></Node>
<StgValue><ssdm name="sub_ln723"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="8">
<![CDATA[
:62 %zext_ln721 = zext i8 %secondLastPatchIndex_1

]]></Node>
<StgValue><ssdm name="zext_ln721"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32" op_7_bw="25" op_8_bw="0" op_9_bw="0">
<![CDATA[
:63 %call_ln721 = call void @getShadows, i64 %patches_superpoints, i9 %zext_ln721, i32 %patches_parameters, i5 %trunc_ln723, i32 %z_top_min_read, i32 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln721"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="161" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32" op_7_bw="25" op_8_bw="0" op_9_bw="0">
<![CDATA[
:63 %call_ln721 = call void @getShadows, i64 %patches_superpoints, i9 %zext_ln721, i32 %patches_parameters, i5 %trunc_ln723, i32 %z_top_min_read, i32 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln721"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="162" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:50 %add_ln723 = add i12 %sub_ln723, i12 36

]]></Node>
<StgValue><ssdm name="add_ln723"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="12">
<![CDATA[
:51 %zext_ln723_1 = zext i12 %add_ln723

]]></Node>
<StgValue><ssdm name="zext_ln723_1"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52 %patches_parameters_addr = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln723_1

]]></Node>
<StgValue><ssdm name="patches_parameters_addr"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
:64 %original_topR_jL_V = load i12 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="original_topR_jL_V"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %apexZ0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %apexZ0

]]></Node>
<StgValue><ssdm name="apexZ0_read"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %complementary_apexZ0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %complementary_apexZ0

]]></Node>
<StgValue><ssdm name="complementary_apexZ0_read"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
:64 %original_topR_jL_V = load i12 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="original_topR_jL_V"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65 %icmp_ln886 = icmp_sgt  i32 %original_topR_jL_V, i32 %complementary_apexZ0_read

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:66 %icmp_ln878 = icmp_slt  i32 %original_topR_jL_V, i32 %apexZ0_read

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:67 %and_ln724 = and i1 %icmp_ln886, i1 %icmp_ln878

]]></Node>
<StgValue><ssdm name="and_ln724"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_14, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints, void @empty_14, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ppl

]]></Node>
<StgValue><ssdm name="ppl_read"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:31 %add_ln732 = add i12 %sub_ln732, i12 42

]]></Node>
<StgValue><ssdm name="add_ln732"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="12">
<![CDATA[
:32 %zext_ln732_1 = zext i12 %add_ln732

]]></Node>
<StgValue><ssdm name="zext_ln732_1"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33 %patches_parameters_addr_14 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln732_1

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_14"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:34 %add_ln737 = add i12 %sub_ln732, i12 30

]]></Node>
<StgValue><ssdm name="add_ln737"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="12">
<![CDATA[
:35 %zext_ln737 = zext i12 %add_ln737

]]></Node>
<StgValue><ssdm name="zext_ln737"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36 %patches_parameters_addr_15 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln737

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_15"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:37 %add_ln745 = add i12 %sub_ln732, i12 36

]]></Node>
<StgValue><ssdm name="add_ln745"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="12">
<![CDATA[
:38 %zext_ln745 = zext i12 %add_ln745

]]></Node>
<StgValue><ssdm name="zext_ln745"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39 %patches_parameters_addr_16 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln745

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_16"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:40 %add_ln746 = add i12 %sub_ln732, i12 24

]]></Node>
<StgValue><ssdm name="add_ln746"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="12">
<![CDATA[
:41 %zext_ln746 = zext i12 %add_ln746

]]></Node>
<StgValue><ssdm name="zext_ln746"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42 %patches_parameters_addr_17 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln746

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_17"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:53 %add_ln727 = add i12 %sub_ln723, i12 24

]]></Node>
<StgValue><ssdm name="add_ln727"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="12">
<![CDATA[
:54 %zext_ln727 = zext i12 %add_ln727

]]></Node>
<StgValue><ssdm name="zext_ln727"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55 %patches_parameters_addr_13 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln727

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_13"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:56 %add_ln747 = add i12 %sub_ln723, i12 42

]]></Node>
<StgValue><ssdm name="add_ln747"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="12">
<![CDATA[
:57 %zext_ln747 = zext i12 %add_ln747

]]></Node>
<StgValue><ssdm name="zext_ln747"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58 %patches_parameters_addr_18 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln747

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_18"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:59 %add_ln748 = add i12 %sub_ln723, i12 30

]]></Node>
<StgValue><ssdm name="add_ln748"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="12">
<![CDATA[
:60 %zext_ln748 = zext i12 %add_ln748

]]></Node>
<StgValue><ssdm name="zext_ln748"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61 %patches_parameters_addr_19 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln748

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_19"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:68 %br_ln724 = br i1 %and_ln724, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln724"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln724" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jL_V, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="198" st_id="8" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jL_V, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="199" st_id="9" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jL_V, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="200" st_id="10" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jL_V, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="201" st_id="11" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jL_V, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="202" st_id="12" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jL_V, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="203" st_id="13" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jL_V, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="204" st_id="14" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jL_V, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="205" st_id="15" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jL_V, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="206" st_id="16" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jL_V, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="207" st_id="17" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jL_V, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="208" st_id="18" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jL_V, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="209" st_id="19" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="32">
<![CDATA[
:1 %dc = sitodp i32 %tmp

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="210" st_id="20" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="32">
<![CDATA[
:1 %dc = sitodp i32 %tmp

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="211" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64">
<![CDATA[
:2 %data_V = bitcast i64 %dc

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="212" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="63" op_0_bw="64">
<![CDATA[
:3 %p_Result_s = trunc i64 %data_V

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="213" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="63">
<![CDATA[
:4 %zext_ln368 = zext i63 %p_Result_s

]]></Node>
<StgValue><ssdm name="zext_ln368"/></StgValue>
</operation>

<operation id="214" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64">
<![CDATA[
:5 %bitcast_ln521 = bitcast i64 %zext_ln368

]]></Node>
<StgValue><ssdm name="bitcast_ln521"/></StgValue>
</operation>

<operation id="215" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="216" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="52" op_0_bw="64">
<![CDATA[
:7 %empty = trunc i64 %data_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="217" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8 %notlhs39 = icmp_ne  i11 %tmp_s, i11 2047

]]></Node>
<StgValue><ssdm name="notlhs39"/></StgValue>
</operation>

<operation id="218" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:9 %notrhs40 = icmp_eq  i52 %empty, i52 0

]]></Node>
<StgValue><ssdm name="notrhs40"/></StgValue>
</operation>

<operation id="219" st_id="20" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %tmp_22 = fcmp_olt  i64 %bitcast_ln521, i64 3e+08

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="220" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln724" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10 %empty_85 = or i1 %notrhs40, i1 %notlhs39

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="221" st_id="21" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln724" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %tmp_22 = fcmp_olt  i64 %bitcast_ln521, i64 3e+08

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="222" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln724" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %empty_86 = and i1 %empty_85, i1 %tmp_22

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="223" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln724" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13 %empty_87 = xor i1 %empty_86, i1 1

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="224" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln724" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
:14 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="225" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:1 %original_topL_jL_V_3 = load i12 %patches_parameters_addr_13

]]></Node>
<StgValue><ssdm name="original_topL_jL_V_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="226" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge:0 %empty_88 = phi i1 %empty_87, void, i1 1, void

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="227" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:1 %original_topL_jL_V_3 = load i12 %patches_parameters_addr_13

]]></Node>
<StgValue><ssdm name="original_topL_jL_V_3"/></StgValue>
</operation>

<operation id="228" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:2 %icmp_ln886_3 = icmp_sgt  i32 %original_topL_jL_V_3, i32 %complementary_apexZ0_read

]]></Node>
<StgValue><ssdm name="icmp_ln886_3"/></StgValue>
</operation>

<operation id="229" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:3 %br_ln729 = br i1 %icmp_ln886_3, void %._crit_edge1, void

]]></Node>
<StgValue><ssdm name="br_ln729"/></StgValue>
</operation>

<operation id="230" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="33" op_0_bw="32">
<![CDATA[
:0 %sext_ln215 = sext i32 %original_topL_jL_V_3

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="231" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="33" op_0_bw="32">
<![CDATA[
:1 %sext_ln215_13 = sext i32 %apexZ0_read

]]></Node>
<StgValue><ssdm name="sext_ln215_13"/></StgValue>
</operation>

<operation id="232" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:2 %ret = sub i33 %sext_ln215, i33 %sext_ln215_13

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="233" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
:3 %icmp_ln878_3 = icmp_slt  i33 %ret, i33 8589934492

]]></Node>
<StgValue><ssdm name="icmp_ln878_3"/></StgValue>
</operation>

<operation id="234" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln729 = br i1 %icmp_ln878_3, void %._crit_edge1, void

]]></Node>
<StgValue><ssdm name="br_ln729"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="235" st_id="23" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp19 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topL_jL_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="236" st_id="24" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp19 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topL_jL_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="237" st_id="25" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp19 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topL_jL_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="238" st_id="26" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp19 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topL_jL_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="239" st_id="27" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp19 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topL_jL_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="240" st_id="28" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp19 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topL_jL_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="241" st_id="29" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp19 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topL_jL_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="242" st_id="30" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp19 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topL_jL_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="243" st_id="31" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp19 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topL_jL_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="244" st_id="32" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp19 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topL_jL_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="245" st_id="33" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp19 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topL_jL_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="246" st_id="34" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp19 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topL_jL_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="247" st_id="35" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="32">
<![CDATA[
:1 %dc_6 = sitodp i32 %tmp19

]]></Node>
<StgValue><ssdm name="dc_6"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="248" st_id="36" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="32">
<![CDATA[
:1 %dc_6 = sitodp i32 %tmp19

]]></Node>
<StgValue><ssdm name="dc_6"/></StgValue>
</operation>

<operation id="249" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64">
<![CDATA[
:2 %data_V_7 = bitcast i64 %dc_6

]]></Node>
<StgValue><ssdm name="data_V_7"/></StgValue>
</operation>

<operation id="250" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="63" op_0_bw="64">
<![CDATA[
:3 %p_Result_4 = trunc i64 %data_V_7

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="251" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="63">
<![CDATA[
:4 %zext_ln368_3 = zext i63 %p_Result_4

]]></Node>
<StgValue><ssdm name="zext_ln368_3"/></StgValue>
</operation>

<operation id="252" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64">
<![CDATA[
:5 %bitcast_ln521_3 = bitcast i64 %zext_ln368_3

]]></Node>
<StgValue><ssdm name="bitcast_ln521_3"/></StgValue>
</operation>

<operation id="253" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %tmp_23 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_7, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="254" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="52" op_0_bw="64">
<![CDATA[
:7 %empty_89 = trunc i64 %data_V_7

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="255" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8 %notlhs37 = icmp_ne  i11 %tmp_23, i11 2047

]]></Node>
<StgValue><ssdm name="notlhs37"/></StgValue>
</operation>

<operation id="256" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:9 %notrhs38 = icmp_eq  i52 %empty_89, i52 0

]]></Node>
<StgValue><ssdm name="notrhs38"/></StgValue>
</operation>

<operation id="257" st_id="36" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %tmp_25 = fcmp_olt  i64 %bitcast_ln521_3, i64 3e+08

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="258" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_3" val="1"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10 %empty_90 = or i1 %notrhs38, i1 %notlhs37

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="259" st_id="37" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_3" val="1"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %tmp_25 = fcmp_olt  i64 %bitcast_ln521_3, i64 3e+08

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="260" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_3" val="1"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %empty_91 = and i1 %empty_90, i1 %tmp_25

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="261" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_3" val="1"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13 %empty_92 = xor i1 %empty_91, i1 1

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="262" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_3" val="1"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
:14 %br_ln0 = br void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="263" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1:1 %complementary_topR_jR_V_3 = load i12 %patches_parameters_addr_14

]]></Node>
<StgValue><ssdm name="complementary_topR_jR_V_3"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="264" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
._crit_edge1:0 %empty_93 = phi i1 %empty_92, void, i1 1, void %._crit_edge, i1 1, void

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="265" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1:1 %complementary_topR_jR_V_3 = load i12 %patches_parameters_addr_14

]]></Node>
<StgValue><ssdm name="complementary_topR_jR_V_3"/></StgValue>
</operation>

<operation id="266" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge1:2 %sext_ln215_14 = sext i32 %complementary_topR_jR_V_3

]]></Node>
<StgValue><ssdm name="sext_ln215_14"/></StgValue>
</operation>

<operation id="267" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge1:3 %sext_ln215_15 = sext i32 %complementary_apexZ0_read

]]></Node>
<StgValue><ssdm name="sext_ln215_15"/></StgValue>
</operation>

<operation id="268" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge1:4 %ret_21 = sub i33 %sext_ln215_14, i33 %sext_ln215_15

]]></Node>
<StgValue><ssdm name="ret_21"/></StgValue>
</operation>

<operation id="269" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge1:5 %icmp_ln886_4 = icmp_sgt  i33 %ret_21, i33 50

]]></Node>
<StgValue><ssdm name="icmp_ln886_4"/></StgValue>
</operation>

<operation id="270" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1:6 %icmp_ln878_4 = icmp_slt  i32 %complementary_topR_jR_V_3, i32 %apexZ0_read

]]></Node>
<StgValue><ssdm name="icmp_ln878_4"/></StgValue>
</operation>

<operation id="271" st_id="38" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1:7 %and_ln734 = and i1 %icmp_ln886_4, i1 %icmp_ln878_4

]]></Node>
<StgValue><ssdm name="and_ln734"/></StgValue>
</operation>

<operation id="272" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1:8 %br_ln734 = br i1 %and_ln734, void %._crit_edge3, void

]]></Node>
<StgValue><ssdm name="br_ln734"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="273" st_id="39" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp20 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="274" st_id="40" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp20 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="275" st_id="41" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp20 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="276" st_id="42" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp20 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="277" st_id="43" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp20 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="278" st_id="44" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp20 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="279" st_id="45" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp20 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="280" st_id="46" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp20 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="281" st_id="47" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp20 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="282" st_id="48" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp20 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="283" st_id="49" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp20 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="284" st_id="50" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp20 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="285" st_id="51" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="32">
<![CDATA[
:1 %dc_7 = sitodp i32 %tmp20

]]></Node>
<StgValue><ssdm name="dc_7"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="286" st_id="52" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="32">
<![CDATA[
:1 %dc_7 = sitodp i32 %tmp20

]]></Node>
<StgValue><ssdm name="dc_7"/></StgValue>
</operation>

<operation id="287" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64">
<![CDATA[
:2 %data_V_8 = bitcast i64 %dc_7

]]></Node>
<StgValue><ssdm name="data_V_8"/></StgValue>
</operation>

<operation id="288" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="63" op_0_bw="64">
<![CDATA[
:3 %p_Result_5 = trunc i64 %data_V_8

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="289" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="63">
<![CDATA[
:4 %zext_ln368_4 = zext i63 %p_Result_5

]]></Node>
<StgValue><ssdm name="zext_ln368_4"/></StgValue>
</operation>

<operation id="290" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64">
<![CDATA[
:5 %bitcast_ln521_4 = bitcast i64 %zext_ln368_4

]]></Node>
<StgValue><ssdm name="bitcast_ln521_4"/></StgValue>
</operation>

<operation id="291" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %tmp_26 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_8, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="292" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="52" op_0_bw="64">
<![CDATA[
:7 %empty_94 = trunc i64 %data_V_8

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="293" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8 %notlhs35 = icmp_ne  i11 %tmp_26, i11 2047

]]></Node>
<StgValue><ssdm name="notlhs35"/></StgValue>
</operation>

<operation id="294" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:9 %notrhs36 = icmp_eq  i52 %empty_94, i52 0

]]></Node>
<StgValue><ssdm name="notrhs36"/></StgValue>
</operation>

<operation id="295" st_id="52" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %tmp_28 = fcmp_olt  i64 %bitcast_ln521_4, i64 3e+08

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="296" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln734" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10 %empty_95 = or i1 %notrhs36, i1 %notlhs35

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="297" st_id="53" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln734" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %tmp_28 = fcmp_olt  i64 %bitcast_ln521_4, i64 3e+08

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="298" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln734" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %empty_96 = and i1 %empty_95, i1 %tmp_28

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="299" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln734" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13 %empty_97 = xor i1 %empty_96, i1 1

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="300" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln734" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
:14 %br_ln0 = br void %._crit_edge3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="301" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3:1 %complementary_topL_jR_V_3 = load i12 %patches_parameters_addr_15

]]></Node>
<StgValue><ssdm name="complementary_topL_jR_V_3"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="302" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
._crit_edge3:0 %empty_98 = phi i1 %empty_97, void, i1 1, void %._crit_edge1

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="303" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3:1 %complementary_topL_jR_V_3 = load i12 %patches_parameters_addr_15

]]></Node>
<StgValue><ssdm name="complementary_topL_jR_V_3"/></StgValue>
</operation>

<operation id="304" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:2 %icmp_ln886_5 = icmp_sgt  i32 %complementary_topL_jR_V_3, i32 %complementary_apexZ0_read

]]></Node>
<StgValue><ssdm name="icmp_ln886_5"/></StgValue>
</operation>

<operation id="305" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge3:3 %sext_ln215_16 = sext i32 %complementary_topL_jR_V_3

]]></Node>
<StgValue><ssdm name="sext_ln215_16"/></StgValue>
</operation>

<operation id="306" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3:4 %br_ln739 = br i1 %icmp_ln886_5, void %._crit_edge4, void

]]></Node>
<StgValue><ssdm name="br_ln739"/></StgValue>
</operation>

<operation id="307" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="33" op_0_bw="32">
<![CDATA[
:0 %sext_ln215_17 = sext i32 %apexZ0_read

]]></Node>
<StgValue><ssdm name="sext_ln215_17"/></StgValue>
</operation>

<operation id="308" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:1 %ret_23 = sub i33 %sext_ln215_16, i33 %sext_ln215_17

]]></Node>
<StgValue><ssdm name="ret_23"/></StgValue>
</operation>

<operation id="309" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
:2 %icmp_ln878_5 = icmp_slt  i33 %ret_23, i33 8589934492

]]></Node>
<StgValue><ssdm name="icmp_ln878_5"/></StgValue>
</operation>

<operation id="310" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln739 = br i1 %icmp_ln878_5, void %._crit_edge4, void

]]></Node>
<StgValue><ssdm name="br_ln739"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="311" st_id="55" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp21 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topL_jR_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="312" st_id="56" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp21 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topL_jR_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="313" st_id="57" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp21 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topL_jR_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="314" st_id="58" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp21 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topL_jR_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="315" st_id="59" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp21 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topL_jR_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="316" st_id="60" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp21 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topL_jR_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="317" st_id="61" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp21 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topL_jR_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="318" st_id="62" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp21 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topL_jR_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="319" st_id="63" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp21 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topL_jR_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="320" st_id="64" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp21 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topL_jR_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="321" st_id="65" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp21 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topL_jR_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="322" st_id="66" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %tmp21 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_topL_jR_V_3, i32 %z_top_min_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="323" st_id="67" stage="2" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="32">
<![CDATA[
:1 %dc_8 = sitodp i32 %tmp21

]]></Node>
<StgValue><ssdm name="dc_8"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="324" st_id="68" stage="1" lat="2">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="32">
<![CDATA[
:1 %dc_8 = sitodp i32 %tmp21

]]></Node>
<StgValue><ssdm name="dc_8"/></StgValue>
</operation>

<operation id="325" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="64">
<![CDATA[
:2 %data_V_9 = bitcast i64 %dc_8

]]></Node>
<StgValue><ssdm name="data_V_9"/></StgValue>
</operation>

<operation id="326" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="63" op_0_bw="64">
<![CDATA[
:3 %p_Result_6 = trunc i64 %data_V_9

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="327" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="63">
<![CDATA[
:4 %zext_ln368_5 = zext i63 %p_Result_6

]]></Node>
<StgValue><ssdm name="zext_ln368_5"/></StgValue>
</operation>

<operation id="328" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="64">
<![CDATA[
:5 %bitcast_ln521_5 = bitcast i64 %zext_ln368_5

]]></Node>
<StgValue><ssdm name="bitcast_ln521_5"/></StgValue>
</operation>

<operation id="329" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %tmp_29 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_9, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="330" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="52" op_0_bw="64">
<![CDATA[
:7 %empty_99 = trunc i64 %data_V_9

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="331" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8 %notlhs = icmp_ne  i11 %tmp_29, i11 2047

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="332" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
:9 %notrhs = icmp_eq  i52 %empty_99, i52 0

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="333" st_id="68" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %tmp_31 = fcmp_olt  i64 %bitcast_ln521_5, i64 3e+08

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="334" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_5" val="1"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10 %empty_100 = or i1 %notrhs, i1 %notlhs

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="335" st_id="69" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_5" val="1"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %tmp_31 = fcmp_olt  i64 %bitcast_ln521_5, i64 3e+08

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="336" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_5" val="1"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12 %empty_101 = and i1 %empty_100, i1 %tmp_31

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="337" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_5" val="1"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:13 %empty_102 = xor i1 %empty_101, i1 1

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="338" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_5" val="1"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
:14 %br_ln0 = br void %._crit_edge4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="339" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge4:1 %horizontalOverlapBottom_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="horizontalOverlapBottom_V"/></StgValue>
</operation>

<operation id="340" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge4:2 %horizontalOverlapTop_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="horizontalOverlapTop_V"/></StgValue>
</operation>

<operation id="341" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge4:3 %original_ppl = alloca i32 1

]]></Node>
<StgValue><ssdm name="original_ppl"/></StgValue>
</operation>

<operation id="342" st_id="69" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
._crit_edge4:10 %z0_original_bCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %apexZ0_read, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_original_bCorner_V"/></StgValue>
</operation>

<operation id="343" st_id="69" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
._crit_edge4:11 %z0_complementary_cCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner_V"/></StgValue>
</operation>

<operation id="344" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge4:22 %or_ln791 = or i1 %empty_88, i1 %empty_98

]]></Node>
<StgValue><ssdm name="or_ln791"/></StgValue>
</operation>

<operation id="345" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:24 %store_ln791 = store i32 %ppl_read, i32 %original_ppl

]]></Node>
<StgValue><ssdm name="store_ln791"/></StgValue>
</operation>

<operation id="346" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:25 %store_ln791 = store i32 4293967296, i32 %horizontalOverlapTop_V

]]></Node>
<StgValue><ssdm name="store_ln791"/></StgValue>
</operation>

<operation id="347" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:26 %store_ln791 = store i32 4293967296, i32 %horizontalOverlapBottom_V

]]></Node>
<StgValue><ssdm name="store_ln791"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="348" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
._crit_edge4:0 %empty_103 = phi i1 %empty_102, void, i1 1, void %._crit_edge3, i1 1, void

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="349" st_id="70" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
._crit_edge4:10 %z0_original_bCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %apexZ0_read, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_original_bCorner_V"/></StgValue>
</operation>

<operation id="350" st_id="70" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
._crit_edge4:11 %z0_complementary_cCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner_V"/></StgValue>
</operation>

<operation id="351" st_id="70" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge4:23 %or_ln791_2 = or i1 %empty_93, i1 %empty_103

]]></Node>
<StgValue><ssdm name="or_ln791_2"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="352" st_id="71" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
._crit_edge4:10 %z0_original_bCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %apexZ0_read, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_original_bCorner_V"/></StgValue>
</operation>

<operation id="353" st_id="71" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
._crit_edge4:11 %z0_complementary_cCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner_V"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="354" st_id="72" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
._crit_edge4:10 %z0_original_bCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %apexZ0_read, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_original_bCorner_V"/></StgValue>
</operation>

<operation id="355" st_id="72" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
._crit_edge4:11 %z0_complementary_cCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner_V"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="356" st_id="73" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
._crit_edge4:10 %z0_original_bCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %apexZ0_read, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_original_bCorner_V"/></StgValue>
</operation>

<operation id="357" st_id="73" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
._crit_edge4:11 %z0_complementary_cCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner_V"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="358" st_id="74" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
._crit_edge4:10 %z0_original_bCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %apexZ0_read, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_original_bCorner_V"/></StgValue>
</operation>

<operation id="359" st_id="74" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
._crit_edge4:11 %z0_complementary_cCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner_V"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="360" st_id="75" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
._crit_edge4:10 %z0_original_bCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %apexZ0_read, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_original_bCorner_V"/></StgValue>
</operation>

<operation id="361" st_id="75" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
._crit_edge4:11 %z0_complementary_cCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner_V"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="362" st_id="76" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
._crit_edge4:10 %z0_original_bCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %apexZ0_read, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_original_bCorner_V"/></StgValue>
</operation>

<operation id="363" st_id="76" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
._crit_edge4:11 %z0_complementary_cCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner_V"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="364" st_id="77" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
._crit_edge4:10 %z0_original_bCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %apexZ0_read, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_original_bCorner_V"/></StgValue>
</operation>

<operation id="365" st_id="77" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
._crit_edge4:11 %z0_complementary_cCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner_V"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="366" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4:6 %complementary_topR_jL_V = load i12 %patches_parameters_addr_16

]]></Node>
<StgValue><ssdm name="complementary_topR_jL_V"/></StgValue>
</operation>

<operation id="367" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4:7 %complementary_topL_jL_V = load i12 %patches_parameters_addr_17

]]></Node>
<StgValue><ssdm name="complementary_topL_jL_V"/></StgValue>
</operation>

<operation id="368" st_id="78" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
._crit_edge4:10 %z0_original_bCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %apexZ0_read, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_original_bCorner_V"/></StgValue>
</operation>

<operation id="369" st_id="78" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
._crit_edge4:11 %z0_complementary_cCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner_V"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="370" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4:6 %complementary_topR_jL_V = load i12 %patches_parameters_addr_16

]]></Node>
<StgValue><ssdm name="complementary_topR_jL_V"/></StgValue>
</operation>

<operation id="371" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4:7 %complementary_topL_jL_V = load i12 %patches_parameters_addr_17

]]></Node>
<StgValue><ssdm name="complementary_topL_jL_V"/></StgValue>
</operation>

<operation id="372" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4:8 %original_topR_jR_V = load i12 %patches_parameters_addr_18

]]></Node>
<StgValue><ssdm name="original_topR_jR_V"/></StgValue>
</operation>

<operation id="373" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4:9 %original_topL_jR_V = load i12 %patches_parameters_addr_19

]]></Node>
<StgValue><ssdm name="original_topL_jR_V"/></StgValue>
</operation>

<operation id="374" st_id="79" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
._crit_edge4:10 %z0_original_bCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %apexZ0_read, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_original_bCorner_V"/></StgValue>
</operation>

<operation id="375" st_id="79" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
._crit_edge4:11 %z0_complementary_cCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner_V"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="376" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:4 %horizontalShiftTop = sub i32 %original_topR_jL_V, i32 %complementary_topR_jR_V_3

]]></Node>
<StgValue><ssdm name="horizontalShiftTop"/></StgValue>
</operation>

<operation id="377" st_id="80" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:5 %horizontalShiftBottom = sub i32 %original_topL_jL_V_3, i32 %complementary_topL_jR_V_3

]]></Node>
<StgValue><ssdm name="horizontalShiftBottom"/></StgValue>
</operation>

<operation id="378" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4:8 %original_topR_jR_V = load i12 %patches_parameters_addr_18

]]></Node>
<StgValue><ssdm name="original_topR_jR_V"/></StgValue>
</operation>

<operation id="379" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4:9 %original_topL_jR_V = load i12 %patches_parameters_addr_19

]]></Node>
<StgValue><ssdm name="original_topL_jR_V"/></StgValue>
</operation>

<operation id="380" st_id="80" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
._crit_edge4:10 %z0_original_bCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %apexZ0_read, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_original_bCorner_V"/></StgValue>
</operation>

<operation id="381" st_id="80" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
._crit_edge4:11 %z0_complementary_cCorner_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="z0_complementary_cCorner_V"/></StgValue>
</operation>

<operation id="382" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge4:12 %tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %z0_original_bCorner_V, i32 31

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="383" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge4:13 %shifted_Align = select i1 %tmp_54, i32 %complementary_apexZ0_read, i32 %apexZ0_read

]]></Node>
<StgValue><ssdm name="shifted_Align"/></StgValue>
</operation>

<operation id="384" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge4:14 %shiftOriginal = xor i1 %tmp_54, i1 1

]]></Node>
<StgValue><ssdm name="shiftOriginal"/></StgValue>
</operation>

<operation id="385" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge4:15 %icmp_ln886_6 = icmp_sgt  i32 %z0_complementary_cCorner_V, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln886_6"/></StgValue>
</operation>

<operation id="386" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge4:16 %shifted_Align_1 = select i1 %icmp_ln886_6, i32 %apexZ0_read, i32 %shifted_Align

]]></Node>
<StgValue><ssdm name="shifted_Align_1"/></StgValue>
</operation>

<operation id="387" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge4:17 %sext_ln774 = sext i32 %shifted_Align_1

]]></Node>
<StgValue><ssdm name="sext_ln774"/></StgValue>
</operation>

<operation id="388" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge4:18 %shiftOriginal_1 = or i1 %icmp_ln886_6, i1 %shiftOriginal

]]></Node>
<StgValue><ssdm name="shiftOriginal_1"/></StgValue>
</operation>

<operation id="389" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge4:19 %cmp_i_i297_not = xor i1 %icmp_ln886_6, i1 1

]]></Node>
<StgValue><ssdm name="cmp_i_i297_not"/></StgValue>
</operation>

<operation id="390" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge4:20 %leftRight = and i1 %tmp_54, i1 %cmp_i_i297_not

]]></Node>
<StgValue><ssdm name="leftRight"/></StgValue>
</operation>

<operation id="391" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge4:21 %newZtop_V_2 = select i1 %shiftOriginal_1, i32 %z_top_max_read, i32 %z_top_min_read

]]></Node>
<StgValue><ssdm name="newZtop_V_2"/></StgValue>
</operation>

<operation id="392" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge4:27 %br_ln791 = br void

]]></Node>
<StgValue><ssdm name="br_ln791"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="393" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %empty_104 = phi i32 %horizontalShiftBottom, void %._crit_edge4, i32 %horizontalShiftBottom_1, void %.critedge20

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="394" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %empty_105 = phi i32 %horizontalShiftTop, void %._crit_edge4, i32 %horizontalShiftTop_1, void %.critedge20

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="395" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %complementary_topR_jR_V = phi i32 %complementary_topR_jR_V_3, void %._crit_edge4, i32 %complementary_topR_jR_V_4, void %.critedge20

]]></Node>
<StgValue><ssdm name="complementary_topR_jR_V"/></StgValue>
</operation>

<operation id="396" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %original_topL_jL_V = phi i32 %original_topL_jL_V_3, void %._crit_edge4, i32 %original_topL_jL_V_4, void %.critedge20

]]></Node>
<StgValue><ssdm name="original_topL_jL_V"/></StgValue>
</operation>

<operation id="397" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4 %original_topR_jL_V_1 = phi i32 %original_topR_jL_V, void %._crit_edge4, i32 %original_topR_jL_V_3, void %.critedge20

]]></Node>
<StgValue><ssdm name="original_topR_jL_V_1"/></StgValue>
</operation>

<operation id="398" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:5 %complementary_topL_jR_V = phi i32 %complementary_topL_jR_V_3, void %._crit_edge4, i32 %complementary_topL_jR_V_4, void %.critedge20

]]></Node>
<StgValue><ssdm name="complementary_topL_jR_V"/></StgValue>
</operation>

<operation id="399" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:6 %complementary_topR_jL_V_1 = phi i32 %complementary_topR_jL_V, void %._crit_edge4, i32 %complementary_topR_jL_V_3, void %.critedge20

]]></Node>
<StgValue><ssdm name="complementary_topR_jL_V_1"/></StgValue>
</operation>

<operation id="400" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:7 %complementary_topL_jL_V_1 = phi i32 %complementary_topL_jL_V, void %._crit_edge4, i32 %complementary_topL_jL_V_3, void %.critedge20

]]></Node>
<StgValue><ssdm name="complementary_topL_jL_V_1"/></StgValue>
</operation>

<operation id="401" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:8 %original_topR_jR_V_1 = phi i32 %original_topR_jR_V, void %._crit_edge4, i32 %original_topR_jR_V_3, void %.critedge20

]]></Node>
<StgValue><ssdm name="original_topR_jR_V_1"/></StgValue>
</operation>

<operation id="402" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:9 %original_topL_jR_V_1 = phi i32 %original_topL_jR_V, void %._crit_edge4, i32 %original_topL_jR_V_3, void %.critedge20

]]></Node>
<StgValue><ssdm name="original_topL_jR_V_1"/></StgValue>
</operation>

<operation id="403" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:10 %newZtop_V = phi i32 0, void %._crit_edge4, i32 %newZtop_V_2, void %.critedge20

]]></Node>
<StgValue><ssdm name="newZtop_V"/></StgValue>
</operation>

<operation id="404" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:11 %makeHorizontallyShiftedPatch = phi i1 0, void %._crit_edge4, i1 1, void %.critedge20

]]></Node>
<StgValue><ssdm name="makeHorizontallyShiftedPatch"/></StgValue>
</operation>

<operation id="405" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:12 %shifted_Align_2 = phi i64 %sext_ln774, void %._crit_edge4, i64 %shifted_Align_5, void %.critedge20

]]></Node>
<StgValue><ssdm name="shifted_Align_2"/></StgValue>
</operation>

<operation id="406" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:13 %specloopname_ln762 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41

]]></Node>
<StgValue><ssdm name="specloopname_ln762"/></StgValue>
</operation>

<operation id="407" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14 %tmp_55 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_105, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="408" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:15 %icmp_ln791 = icmp_slt  i31 %tmp_55, i31 1

]]></Node>
<StgValue><ssdm name="icmp_ln791"/></StgValue>
</operation>

<operation id="409" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:16 %or_ln791_1 = or i1 %or_ln791, i1 %icmp_ln791

]]></Node>
<StgValue><ssdm name="or_ln791_1"/></StgValue>
</operation>

<operation id="410" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:17 %horizontalOverlapBottom_V_load = load i32 %horizontalOverlapBottom_V

]]></Node>
<StgValue><ssdm name="horizontalOverlapBottom_V_load"/></StgValue>
</operation>

<operation id="411" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:18 %horizontalOverlapTop_V_load = load i32 %horizontalOverlapTop_V

]]></Node>
<StgValue><ssdm name="horizontalOverlapTop_V_load"/></StgValue>
</operation>

<operation id="412" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:19 %br_ln791 = br i1 %or_ln791_1, void, void

]]></Node>
<StgValue><ssdm name="br_ln791"/></StgValue>
</operation>

<operation id="413" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln791_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %icmp_ln890_2 = icmp_slt  i32 %horizontalOverlapTop_V_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln890_2"/></StgValue>
</operation>

<operation id="414" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln791_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln890_3 = icmp_slt  i32 %horizontalOverlapBottom_V_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln890_3"/></StgValue>
</operation>

<operation id="415" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln791_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %and_ln791_2 = and i1 %icmp_ln890_2, i1 %icmp_ln890_3

]]></Node>
<StgValue><ssdm name="and_ln791_2"/></StgValue>
</operation>

<operation id="416" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln791_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln791 = br i1 %and_ln791_2, void %.critedge, void %._crit_edge6

]]></Node>
<StgValue><ssdm name="br_ln791"/></StgValue>
</operation>

<operation id="417" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln791_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %tmp_56 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_104, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="418" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln791_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %icmp_ln791_1 = icmp_slt  i31 %tmp_56, i31 1

]]></Node>
<StgValue><ssdm name="icmp_ln791_1"/></StgValue>
</operation>

<operation id="419" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln791_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %or_ln791_3 = or i1 %or_ln791_2, i1 %icmp_ln791_1

]]></Node>
<StgValue><ssdm name="or_ln791_3"/></StgValue>
</operation>

<operation id="420" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln791_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3 %xor_ln791 = xor i1 %or_ln791_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln791"/></StgValue>
</operation>

<operation id="421" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln791_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4 %icmp_ln890 = icmp_slt  i32 %horizontalOverlapBottom_V_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="422" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln791_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5 %and_ln791 = and i1 %icmp_ln890, i1 %xor_ln791

]]></Node>
<StgValue><ssdm name="and_ln791"/></StgValue>
</operation>

<operation id="423" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln791_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %icmp_ln890_1 = icmp_slt  i32 %horizontalOverlapTop_V_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln890_1"/></StgValue>
</operation>

<operation id="424" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln791_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7 %and_ln791_1 = and i1 %and_ln791, i1 %icmp_ln890_1

]]></Node>
<StgValue><ssdm name="and_ln791_1"/></StgValue>
</operation>

<operation id="425" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln791_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln791 = br i1 %and_ln791_1, void %.critedge, void %._crit_edge6

]]></Node>
<StgValue><ssdm name="br_ln791"/></StgValue>
</operation>

<operation id="426" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln791_1" val="1"/>
<literal name="and_ln791_1" val="1"/>
</and_exp><and_exp><literal name="or_ln791_1" val="0"/>
<literal name="and_ln791_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge6:0 %icmp_ln878_6 = icmp_slt  i32 %empty_105, i32 %empty_104

]]></Node>
<StgValue><ssdm name="icmp_ln878_6"/></StgValue>
</operation>

<operation id="427" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln791_1" val="1"/>
<literal name="and_ln791_1" val="1"/>
</and_exp><and_exp><literal name="or_ln791_1" val="0"/>
<literal name="and_ln791_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge6:1 %select_ln534 = select i1 %icmp_ln878_6, i32 %empty_104, i32 %empty_105

]]></Node>
<StgValue><ssdm name="select_ln534"/></StgValue>
</operation>

<operation id="428" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln791_1" val="1"/>
<literal name="and_ln791_1" val="1"/>
</and_exp><and_exp><literal name="or_ln791_1" val="0"/>
<literal name="and_ln791_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge6:2 %sext_ln534 = sext i32 %select_ln534

]]></Node>
<StgValue><ssdm name="sext_ln534"/></StgValue>
</operation>

<operation id="429" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln791_1" val="1"/>
<literal name="and_ln791_1" val="1"/>
<literal name="shiftOriginal_1" val="1"/>
</and_exp><and_exp><literal name="or_ln791_1" val="0"/>
<literal name="and_ln791_2" val="1"/>
<literal name="shiftOriginal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge6:3 %shifted_Align_3 = sub i64 %shifted_Align_2, i64 %sext_ln534

]]></Node>
<StgValue><ssdm name="shifted_Align_3"/></StgValue>
</operation>

<operation id="430" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln791_1" val="1"/>
<literal name="and_ln791_1" val="1"/>
<literal name="shiftOriginal_1" val="0"/>
</and_exp><and_exp><literal name="or_ln791_1" val="0"/>
<literal name="and_ln791_2" val="1"/>
<literal name="shiftOriginal_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge6:4 %shifted_Align_4 = add i64 %shifted_Align_2, i64 %sext_ln534

]]></Node>
<StgValue><ssdm name="shifted_Align_4"/></StgValue>
</operation>

<operation id="431" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln791_1" val="1"/>
<literal name="and_ln791_1" val="1"/>
</and_exp><and_exp><literal name="or_ln791_1" val="0"/>
<literal name="and_ln791_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge6:5 %shifted_Align_5 = select i1 %shiftOriginal_1, i64 %shifted_Align_3, i64 %shifted_Align_4

]]></Node>
<StgValue><ssdm name="shifted_Align_5"/></StgValue>
</operation>

<operation id="432" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln791_1" val="1"/>
<literal name="and_ln791_1" val="1"/>
</and_exp><and_exp><literal name="or_ln791_1" val="0"/>
<literal name="and_ln791_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge6:6 %br_ln809 = br i1 %makeHorizontallyShiftedPatch, void %._crit_edge9, void

]]></Node>
<StgValue><ssdm name="br_ln809"/></StgValue>
</operation>

<operation id="433" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln791_1" val="1"/>
<literal name="and_ln791_1" val="1"/>
<literal name="makeHorizontallyShiftedPatch" val="1"/>
</and_exp><and_exp><literal name="or_ln791_1" val="0"/>
<literal name="and_ln791_2" val="1"/>
<literal name="makeHorizontallyShiftedPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %n_patches_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches

]]></Node>
<StgValue><ssdm name="n_patches_read"/></StgValue>
</operation>

<operation id="434" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln791_1" val="1"/>
<literal name="and_ln791_1" val="0"/>
</and_exp><and_exp><literal name="or_ln791_1" val="0"/>
<literal name="and_ln791_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge:0 %br_ln855 = br i1 %makeHorizontallyShiftedPatch, void %.critedge._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln855"/></StgValue>
</operation>

<operation id="435" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln791_1" val="1"/>
<literal name="and_ln791_1" val="0"/>
<literal name="makeHorizontallyShiftedPatch" val="1"/>
</and_exp><and_exp><literal name="or_ln791_1" val="0"/>
<literal name="and_ln791_2" val="0"/>
<literal name="makeHorizontallyShiftedPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="64">
<![CDATA[
:0 %trunc_ln164 = trunc i64 %shifted_Align_2

]]></Node>
<StgValue><ssdm name="trunc_ln164"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="436" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="9" op_0_bw="8">
<![CDATA[
:1 %zext_ln811 = zext i8 %n_patches_read

]]></Node>
<StgValue><ssdm name="zext_ln811"/></StgValue>
</operation>

<operation id="437" st_id="82" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2 %add_ln811 = add i9 %zext_ln811, i9 511

]]></Node>
<StgValue><ssdm name="add_ln811"/></StgValue>
</operation>

<operation id="438" st_id="82" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="64" op_4_bw="9" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:3 %call_ln811 = call void @delete_patch, i8 %n_patches, i8 %n_patches_read, i64 %patches_superpoints, i9 %add_ln811, i32 %patches_parameters

]]></Node>
<StgValue><ssdm name="call_ln811"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="439" st_id="83" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="makeHorizontallyShiftedPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="64" op_4_bw="9" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:3 %call_ln811 = call void @delete_patch, i8 %n_patches, i8 %n_patches_read, i64 %patches_superpoints, i9 %add_ln811, i32 %patches_parameters

]]></Node>
<StgValue><ssdm name="call_ln811"/></StgValue>
</operation>

<operation id="440" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="makeHorizontallyShiftedPatch" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
:4 %br_ln813 = br void %._crit_edge9

]]></Node>
<StgValue><ssdm name="br_ln813"/></StgValue>
</operation>

<operation id="441" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge9:0 %br_ln1116 = br void

]]></Node>
<StgValue><ssdm name="br_ln1116"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="442" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten13 = phi i8 0, void %._crit_edge9, i8 %add_ln1116_1, void %.split28

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="443" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1 %a = phi i3 0, void %._crit_edge9, i3 %select_ln1116_1, void %.split28

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="444" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten = phi i7 0, void %._crit_edge9, i7 %select_ln1118_3, void %.split28

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="445" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:3 %b = phi i5 0, void %._crit_edge9, i5 %select_ln1118_2, void %.split28

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="446" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:4 %c = phi i2 0, void %._crit_edge9, i2 %add_ln1120, void %.split28

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="447" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5 %add_ln1116_1 = add i8 %indvar_flatten13, i8 1

]]></Node>
<StgValue><ssdm name="add_ln1116_1"/></StgValue>
</operation>

<operation id="448" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="449" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7 %icmp_ln1116 = icmp_eq  i8 %indvar_flatten13, i8 160

]]></Node>
<StgValue><ssdm name="icmp_ln1116"/></StgValue>
</operation>

<operation id="450" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln1116 = br i1 %icmp_ln1116, void %.split9, void

]]></Node>
<StgValue><ssdm name="br_ln1116"/></StgValue>
</operation>

<operation id="451" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split9:0 %add_ln1116 = add i3 %a, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1116"/></StgValue>
</operation>

<operation id="452" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split9:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1116_1_VITIS_LOOP_1118_2_VITIS_LOOP_1120_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="453" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split9:2 %empty_106 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="454" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split9:3 %icmp_ln1118 = icmp_eq  i7 %indvar_flatten, i7 32

]]></Node>
<StgValue><ssdm name="icmp_ln1118"/></StgValue>
</operation>

<operation id="455" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split9:4 %select_ln1116 = select i1 %icmp_ln1118, i5 0, i5 %b

]]></Node>
<StgValue><ssdm name="select_ln1116"/></StgValue>
</operation>

<operation id="456" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split9:5 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="457" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split9:6 %xor_ln1116 = xor i1 %icmp_ln1118, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1116"/></StgValue>
</operation>

<operation id="458" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split9:7 %icmp_ln1120 = icmp_eq  i2 %c, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln1120"/></StgValue>
</operation>

<operation id="459" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split9:8 %and_ln1116 = and i1 %icmp_ln1120, i1 %xor_ln1116

]]></Node>
<StgValue><ssdm name="and_ln1116"/></StgValue>
</operation>

<operation id="460" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split9:9 %select_ln1116_1 = select i1 %icmp_ln1118, i3 %add_ln1116, i3 %a

]]></Node>
<StgValue><ssdm name="select_ln1116_1"/></StgValue>
</operation>

<operation id="461" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split9:10 %add_ln1118 = add i5 %select_ln1116, i5 1

]]></Node>
<StgValue><ssdm name="add_ln1118"/></StgValue>
</operation>

<operation id="462" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split9:11 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1118_2_VITIS_LOOP_1120_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="463" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split9:12 %or_ln1118 = or i1 %and_ln1116, i1 %icmp_ln1118

]]></Node>
<StgValue><ssdm name="or_ln1118"/></StgValue>
</operation>

<operation id="464" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split9:13 %select_ln1118 = select i1 %or_ln1118, i2 0, i2 %c

]]></Node>
<StgValue><ssdm name="select_ln1118"/></StgValue>
</operation>

<operation id="465" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="4" op_0_bw="5">
<![CDATA[
.split9:14 %trunc_ln1122 = trunc i5 %add_ln1118

]]></Node>
<StgValue><ssdm name="trunc_ln1122"/></StgValue>
</operation>

<operation id="466" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="4" op_0_bw="5">
<![CDATA[
.split9:15 %trunc_ln1122_1 = trunc i5 %b

]]></Node>
<StgValue><ssdm name="trunc_ln1122_1"/></StgValue>
</operation>

<operation id="467" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split9:16 %select_ln1116_2 = select i1 %icmp_ln1118, i4 0, i4 %trunc_ln1122_1

]]></Node>
<StgValue><ssdm name="select_ln1116_2"/></StgValue>
</operation>

<operation id="468" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split9:17 %select_ln1118_1 = select i1 %and_ln1116, i4 %trunc_ln1122, i4 %select_ln1116_2

]]></Node>
<StgValue><ssdm name="select_ln1118_1"/></StgValue>
</operation>

<operation id="469" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.split9:18 %tmp_66_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln1118_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_66_cast"/></StgValue>
</operation>

<operation id="470" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split9:19 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="471" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split9:20 %select_ln1118_2 = select i1 %and_ln1116, i5 %add_ln1118, i5 %select_ln1116

]]></Node>
<StgValue><ssdm name="select_ln1118_2"/></StgValue>
</operation>

<operation id="472" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="5" op_0_bw="2">
<![CDATA[
.split9:21 %zext_ln1122 = zext i2 %select_ln1118

]]></Node>
<StgValue><ssdm name="zext_ln1122"/></StgValue>
</operation>

<operation id="473" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split9:22 %add_ln1122 = add i5 %tmp_66_cast, i5 %zext_ln1122

]]></Node>
<StgValue><ssdm name="add_ln1122"/></StgValue>
</operation>

<operation id="474" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="5">
<![CDATA[
.split9:23 %zext_ln1122_1 = zext i5 %add_ln1122

]]></Node>
<StgValue><ssdm name="zext_ln1122_1"/></StgValue>
</operation>

<operation id="475" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:24 %init_patch_V_0_addr = getelementptr i32 %init_patch_V_0, i64 0, i64 %zext_ln1122_1

]]></Node>
<StgValue><ssdm name="init_patch_V_0_addr"/></StgValue>
</operation>

<operation id="476" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:25 %init_patch_V_1_addr = getelementptr i32 %init_patch_V_1, i64 0, i64 %zext_ln1122_1

]]></Node>
<StgValue><ssdm name="init_patch_V_1_addr"/></StgValue>
</operation>

<operation id="477" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:26 %init_patch_V_2_addr = getelementptr i32 %init_patch_V_2, i64 0, i64 %zext_ln1122_1

]]></Node>
<StgValue><ssdm name="init_patch_V_2_addr"/></StgValue>
</operation>

<operation id="478" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:27 %init_patch_V_3_addr = getelementptr i32 %init_patch_V_3, i64 0, i64 %zext_ln1122_1

]]></Node>
<StgValue><ssdm name="init_patch_V_3_addr"/></StgValue>
</operation>

<operation id="479" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split9:28 %init_patch_V_4_addr = getelementptr i32 %init_patch_V_4, i64 0, i64 %zext_ln1122_1

]]></Node>
<StgValue><ssdm name="init_patch_V_4_addr"/></StgValue>
</operation>

<operation id="480" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split9:29 %specloopname_ln1120 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28

]]></Node>
<StgValue><ssdm name="specloopname_ln1120"/></StgValue>
</operation>

<operation id="481" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
.split9:30 %switch_ln1122 = switch i3 %select_ln1116_1, void %branch4, i3 0, void %branch0, i3 1, void %branch1, i3 2, void %branch2, i3 3, void %branch3

]]></Node>
<StgValue><ssdm name="switch_ln1122"/></StgValue>
</operation>

<operation id="482" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
<literal name="select_ln1116_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch3:0 %store_ln1122 = store i32 0, i5 %init_patch_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln1122"/></StgValue>
</operation>

<operation id="483" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
<literal name="select_ln1116_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln1122 = br void %.split28

]]></Node>
<StgValue><ssdm name="br_ln1122"/></StgValue>
</operation>

<operation id="484" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
<literal name="select_ln1116_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch2:0 %store_ln1122 = store i32 0, i5 %init_patch_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln1122"/></StgValue>
</operation>

<operation id="485" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
<literal name="select_ln1116_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln1122 = br void %.split28

]]></Node>
<StgValue><ssdm name="br_ln1122"/></StgValue>
</operation>

<operation id="486" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
<literal name="select_ln1116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch1:0 %store_ln1122 = store i32 0, i5 %init_patch_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln1122"/></StgValue>
</operation>

<operation id="487" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
<literal name="select_ln1116_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln1122 = br void %.split28

]]></Node>
<StgValue><ssdm name="br_ln1122"/></StgValue>
</operation>

<operation id="488" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
<literal name="select_ln1116_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch0:0 %store_ln1122 = store i32 0, i5 %init_patch_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln1122"/></StgValue>
</operation>

<operation id="489" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
<literal name="select_ln1116_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln1122 = br void %.split28

]]></Node>
<StgValue><ssdm name="br_ln1122"/></StgValue>
</operation>

<operation id="490" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
<literal name="select_ln1116_1" val="!0"/>
<literal name="select_ln1116_1" val="!1"/>
<literal name="select_ln1116_1" val="!2"/>
<literal name="select_ln1116_1" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch4:0 %store_ln1122 = store i32 0, i5 %init_patch_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln1122"/></StgValue>
</operation>

<operation id="491" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
<literal name="select_ln1116_1" val="!0"/>
<literal name="select_ln1116_1" val="!1"/>
<literal name="select_ln1116_1" val="!2"/>
<literal name="select_ln1116_1" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln1122 = br void %.split28

]]></Node>
<StgValue><ssdm name="br_ln1122"/></StgValue>
</operation>

<operation id="492" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split28:0 %add_ln1120 = add i2 %select_ln1118, i2 1

]]></Node>
<StgValue><ssdm name="add_ln1120"/></StgValue>
</operation>

<operation id="493" st_id="84" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split28:1 %add_ln1118_1 = add i7 %indvar_flatten, i7 1

]]></Node>
<StgValue><ssdm name="add_ln1118_1"/></StgValue>
</operation>

<operation id="494" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split28:2 %select_ln1118_3 = select i1 %icmp_ln1118, i7 1, i7 %add_ln1118_1

]]></Node>
<StgValue><ssdm name="select_ln1118_3"/></StgValue>
</operation>

<operation id="495" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1116" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
.split28:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="496" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="64">
<![CDATA[
:0 %apexZ0_V = trunc i64 %shifted_Align_5

]]></Node>
<StgValue><ssdm name="apexZ0_V"/></StgValue>
</operation>

<operation id="497" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln1134 = br void

]]></Node>
<StgValue><ssdm name="br_ln1134"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="498" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0 %init_patch_size_0 = phi i8 0, void, i8 %init_patch_size, void %.split11

]]></Node>
<StgValue><ssdm name="init_patch_size_0"/></StgValue>
</operation>

<operation id="499" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1 %i = phi i3 0, void, i3 %add_ln1134, void %.split11

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="500" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2 %add_ln1134 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1134"/></StgValue>
</operation>

<operation id="501" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %icmp_ln1134 = icmp_eq  i3 %i, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln1134"/></StgValue>
</operation>

<operation id="502" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_107 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="503" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln1134 = br i1 %icmp_ln1134, void %.split11, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln1134"/></StgValue>
</operation>

<operation id="504" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.split11:0 %original_ppl_load = load i32 %original_ppl

]]></Node>
<StgValue><ssdm name="original_ppl_load"/></StgValue>
</operation>

<operation id="505" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="3" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="1" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="8" op_13_bw="32" op_14_bw="25" op_15_bw="26" op_16_bw="32">
<![CDATA[
.split11:2 %call_ret1 = call i40 @makeSuperPoint_alignedToLine8, i32 %GDn_points, i3 %i, i32 %newZtop_V_2, i32 %apexZ0_V, i32 %original_ppl_load, i1 %leftRight, i32 %init_patch_V_0, i32 %init_patch_V_1, i32 %init_patch_V_2, i32 %init_patch_V_3, i32 %init_patch_V_4, i8 %init_patch_size_0, i32 %GDarrayDecoded, i25 %radii, i26 %trapezoid_edges_V, i32 %temp_V

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="506" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0 %br_ln1141 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln1141"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="507" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split11:1 %specloopname_ln1134 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27

]]></Node>
<StgValue><ssdm name="specloopname_ln1134"/></StgValue>
</operation>

<operation id="508" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="40" op_0_bw="40" op_1_bw="32" op_2_bw="3" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="1" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="8" op_13_bw="32" op_14_bw="25" op_15_bw="26" op_16_bw="32">
<![CDATA[
.split11:2 %call_ret1 = call i40 @makeSuperPoint_alignedToLine8, i32 %GDn_points, i3 %i, i32 %newZtop_V_2, i32 %apexZ0_V, i32 %original_ppl_load, i1 %leftRight, i32 %init_patch_V_0, i32 %init_patch_V_1, i32 %init_patch_V_2, i32 %init_patch_V_3, i32 %init_patch_V_4, i8 %init_patch_size_0, i32 %GDarrayDecoded, i25 %radii, i26 %trapezoid_edges_V, i32 %temp_V

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="509" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="40">
<![CDATA[
.split11:3 %ppl_assign = extractvalue i40 %call_ret1

]]></Node>
<StgValue><ssdm name="ppl_assign"/></StgValue>
</operation>

<operation id="510" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="40">
<![CDATA[
.split11:4 %init_patch_size = extractvalue i40 %call_ret1

]]></Node>
<StgValue><ssdm name="init_patch_size"/></StgValue>
</operation>

<operation id="511" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split11:5 %store_ln1136 = store i32 %ppl_assign, i32 %original_ppl

]]></Node>
<StgValue><ssdm name="store_ln1136"/></StgValue>
</operation>

<operation id="512" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0">
<![CDATA[
.split11:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="513" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten35 = phi i8 %add_ln1141_1, void %.split1336, i8 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten35"/></StgValue>
</operation>

<operation id="514" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader.preheader:1 %b_1 = phi i3 %select_ln1141_1, void %.split1336, i3 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="b_1"/></StgValue>
</operation>

<operation id="515" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader.preheader:2 %indvar_flatten21 = phi i7 %select_ln1143_3, void %.split1336, i7 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten21"/></StgValue>
</operation>

<operation id="516" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.preheader:3 %c_1 = phi i5 %select_ln1143_2, void %.split1336, i5 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="517" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader.preheader:4 %d = phi i2 %add_ln1145, void %.split1336, i2 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="518" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:5 %add_ln1141_1 = add i8 %indvar_flatten35, i8 1

]]></Node>
<StgValue><ssdm name="add_ln1141_1"/></StgValue>
</operation>

<operation id="519" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="520" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader:7 %icmp_ln1141 = icmp_eq  i8 %indvar_flatten35, i8 160

]]></Node>
<StgValue><ssdm name="icmp_ln1141"/></StgValue>
</operation>

<operation id="521" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:8 %br_ln1141 = br i1 %icmp_ln1141, void %.preheader, void %.preheader62.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln1141"/></StgValue>
</operation>

<operation id="522" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:0 %add_ln1141 = add i3 %b_1, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1141"/></StgValue>
</operation>

<operation id="523" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1141_4_VITIS_LOOP_1143_5_VITIS_LOOP_1145_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="524" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2 %empty_108 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 160, i64 160, i64 160

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="525" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3 %icmp_ln1143 = icmp_eq  i7 %indvar_flatten21, i7 32

]]></Node>
<StgValue><ssdm name="icmp_ln1143"/></StgValue>
</operation>

<operation id="526" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader:4 %select_ln1141 = select i1 %icmp_ln1143, i5 0, i5 %c_1

]]></Node>
<StgValue><ssdm name="select_ln1141"/></StgValue>
</operation>

<operation id="527" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:5 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="528" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:6 %xor_ln1141 = xor i1 %icmp_ln1143, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1141"/></StgValue>
</operation>

<operation id="529" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:7 %icmp_ln1145 = icmp_eq  i2 %d, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln1145"/></StgValue>
</operation>

<operation id="530" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:8 %and_ln1141 = and i1 %icmp_ln1145, i1 %xor_ln1141

]]></Node>
<StgValue><ssdm name="and_ln1141"/></StgValue>
</operation>

<operation id="531" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader:9 %select_ln1141_1 = select i1 %icmp_ln1143, i3 %add_ln1141, i3 %b_1

]]></Node>
<StgValue><ssdm name="select_ln1141_1"/></StgValue>
</operation>

<operation id="532" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:10 %add_ln1143 = add i5 %select_ln1141, i5 1

]]></Node>
<StgValue><ssdm name="add_ln1143"/></StgValue>
</operation>

<operation id="533" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:11 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1143_5_VITIS_LOOP_1145_6_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="534" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:12 %or_ln1143 = or i1 %and_ln1141, i1 %icmp_ln1143

]]></Node>
<StgValue><ssdm name="or_ln1143"/></StgValue>
</operation>

<operation id="535" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader:13 %select_ln1143 = select i1 %or_ln1143, i2 0, i2 %d

]]></Node>
<StgValue><ssdm name="select_ln1143"/></StgValue>
</operation>

<operation id="536" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="4" op_0_bw="5">
<![CDATA[
.preheader:14 %trunc_ln1147 = trunc i5 %add_ln1143

]]></Node>
<StgValue><ssdm name="trunc_ln1147"/></StgValue>
</operation>

<operation id="537" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="4" op_0_bw="5">
<![CDATA[
.preheader:15 %trunc_ln1147_1 = trunc i5 %c_1

]]></Node>
<StgValue><ssdm name="trunc_ln1147_1"/></StgValue>
</operation>

<operation id="538" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:16 %select_ln1141_2 = select i1 %icmp_ln1143, i4 0, i4 %trunc_ln1147_1

]]></Node>
<StgValue><ssdm name="select_ln1141_2"/></StgValue>
</operation>

<operation id="539" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:17 %select_ln1143_1 = select i1 %and_ln1141, i4 %trunc_ln1147, i4 %select_ln1141_2

]]></Node>
<StgValue><ssdm name="select_ln1143_1"/></StgValue>
</operation>

<operation id="540" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.preheader:18 %tmp_67_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln1143_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_67_cast"/></StgValue>
</operation>

<operation id="541" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:19 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="542" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader:20 %select_ln1143_2 = select i1 %and_ln1141, i5 %add_ln1143, i5 %select_ln1141

]]></Node>
<StgValue><ssdm name="select_ln1143_2"/></StgValue>
</operation>

<operation id="543" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="5" op_0_bw="2">
<![CDATA[
.preheader:21 %zext_ln1147 = zext i2 %select_ln1143

]]></Node>
<StgValue><ssdm name="zext_ln1147"/></StgValue>
</operation>

<operation id="544" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:22 %add_ln1147 = add i5 %tmp_67_cast, i5 %zext_ln1147

]]></Node>
<StgValue><ssdm name="add_ln1147"/></StgValue>
</operation>

<operation id="545" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="5">
<![CDATA[
.preheader:23 %zext_ln1147_1 = zext i5 %add_ln1147

]]></Node>
<StgValue><ssdm name="zext_ln1147_1"/></StgValue>
</operation>

<operation id="546" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:24 %NPpatches_superpoints_0_V_addr = getelementptr i32 %NPpatches_superpoints_0_V, i64 0, i64 %zext_ln1147_1

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_0_V_addr"/></StgValue>
</operation>

<operation id="547" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:25 %NPpatches_superpoints_1_V_addr = getelementptr i32 %NPpatches_superpoints_1_V, i64 0, i64 %zext_ln1147_1

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_1_V_addr"/></StgValue>
</operation>

<operation id="548" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:26 %NPpatches_superpoints_2_V_addr = getelementptr i32 %NPpatches_superpoints_2_V, i64 0, i64 %zext_ln1147_1

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_2_V_addr"/></StgValue>
</operation>

<operation id="549" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:27 %NPpatches_superpoints_3_V_addr = getelementptr i32 %NPpatches_superpoints_3_V, i64 0, i64 %zext_ln1147_1

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_3_V_addr"/></StgValue>
</operation>

<operation id="550" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:28 %NPpatches_superpoints_4_V_addr = getelementptr i32 %NPpatches_superpoints_4_V, i64 0, i64 %zext_ln1147_1

]]></Node>
<StgValue><ssdm name="NPpatches_superpoints_4_V_addr"/></StgValue>
</operation>

<operation id="551" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:29 %specloopname_ln1145 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26

]]></Node>
<StgValue><ssdm name="specloopname_ln1145"/></StgValue>
</operation>

<operation id="552" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
.preheader:30 %switch_ln1147 = switch i3 %select_ln1141_1, void %branch9, i3 0, void %branch5, i3 1, void %branch6, i3 2, void %branch7, i3 3, void %branch8

]]></Node>
<StgValue><ssdm name="switch_ln1147"/></StgValue>
</operation>

<operation id="553" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
<literal name="select_ln1141_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch8:0 %store_ln1147 = store i32 0, i5 %NPpatches_superpoints_3_V_addr

]]></Node>
<StgValue><ssdm name="store_ln1147"/></StgValue>
</operation>

<operation id="554" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
<literal name="select_ln1141_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
branch8:1 %br_ln1147 = br void %.split1336

]]></Node>
<StgValue><ssdm name="br_ln1147"/></StgValue>
</operation>

<operation id="555" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
<literal name="select_ln1141_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch7:0 %store_ln1147 = store i32 0, i5 %NPpatches_superpoints_2_V_addr

]]></Node>
<StgValue><ssdm name="store_ln1147"/></StgValue>
</operation>

<operation id="556" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
<literal name="select_ln1141_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln1147 = br void %.split1336

]]></Node>
<StgValue><ssdm name="br_ln1147"/></StgValue>
</operation>

<operation id="557" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
<literal name="select_ln1141_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch6:0 %store_ln1147 = store i32 0, i5 %NPpatches_superpoints_1_V_addr

]]></Node>
<StgValue><ssdm name="store_ln1147"/></StgValue>
</operation>

<operation id="558" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
<literal name="select_ln1141_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln1147 = br void %.split1336

]]></Node>
<StgValue><ssdm name="br_ln1147"/></StgValue>
</operation>

<operation id="559" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
<literal name="select_ln1141_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch5:0 %store_ln1147 = store i32 0, i5 %NPpatches_superpoints_0_V_addr

]]></Node>
<StgValue><ssdm name="store_ln1147"/></StgValue>
</operation>

<operation id="560" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
<literal name="select_ln1141_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln1147 = br void %.split1336

]]></Node>
<StgValue><ssdm name="br_ln1147"/></StgValue>
</operation>

<operation id="561" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
<literal name="select_ln1141_1" val="!0"/>
<literal name="select_ln1141_1" val="!1"/>
<literal name="select_ln1141_1" val="!2"/>
<literal name="select_ln1141_1" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch9:0 %store_ln1147 = store i32 0, i5 %NPpatches_superpoints_4_V_addr

]]></Node>
<StgValue><ssdm name="store_ln1147"/></StgValue>
</operation>

<operation id="562" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
<literal name="select_ln1141_1" val="!0"/>
<literal name="select_ln1141_1" val="!1"/>
<literal name="select_ln1141_1" val="!2"/>
<literal name="select_ln1141_1" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
branch9:1 %br_ln1147 = br void %.split1336

]]></Node>
<StgValue><ssdm name="br_ln1147"/></StgValue>
</operation>

<operation id="563" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split1336:0 %add_ln1145 = add i2 %select_ln1143, i2 1

]]></Node>
<StgValue><ssdm name="add_ln1145"/></StgValue>
</operation>

<operation id="564" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split1336:1 %add_ln1143_1 = add i7 %indvar_flatten21, i7 1

]]></Node>
<StgValue><ssdm name="add_ln1143_1"/></StgValue>
</operation>

<operation id="565" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split1336:2 %select_ln1143_3 = select i1 %icmp_ln1143, i7 1, i7 %add_ln1143_1

]]></Node>
<StgValue><ssdm name="select_ln1143_3"/></StgValue>
</operation>

<operation id="566" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0">
<![CDATA[
.split1336:3 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="567" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0">
<![CDATA[
.preheader62.preheader.preheader:0 %br_ln1153 = br void %.preheader62.preheader

]]></Node>
<StgValue><ssdm name="br_ln1153"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="568" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader62.preheader:0 %indvar_flatten57 = phi i7 %add_ln1153_1, void %.split1944, i7 0, void %.preheader62.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten57"/></StgValue>
</operation>

<operation id="569" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader62.preheader:1 %b_2 = phi i3 %select_ln1153_1, void %.split1944, i3 0, void %.preheader62.preheader.preheader

]]></Node>
<StgValue><ssdm name="b_2"/></StgValue>
</operation>

<operation id="570" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader62.preheader:2 %indvar_flatten43 = phi i6 %select_ln1155_2, void %.split1944, i6 0, void %.preheader62.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten43"/></StgValue>
</operation>

<operation id="571" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader62.preheader:3 %c_2 = phi i3 %select_ln1155_1, void %.split1944, i3 0, void %.preheader62.preheader.preheader

]]></Node>
<StgValue><ssdm name="c_2"/></StgValue>
</operation>

<operation id="572" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader62.preheader:4 %d_1 = phi i3 %add_ln1157, void %.split1944, i3 0, void %.preheader62.preheader.preheader

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="573" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader62.preheader:5 %add_ln1153_1 = add i7 %indvar_flatten57, i7 1

]]></Node>
<StgValue><ssdm name="add_ln1153_1"/></StgValue>
</operation>

<operation id="574" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader62.preheader:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="575" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader62.preheader:7 %icmp_ln1153 = icmp_eq  i7 %indvar_flatten57, i7 120

]]></Node>
<StgValue><ssdm name="icmp_ln1153"/></StgValue>
</operation>

<operation id="576" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader62.preheader:8 %br_ln1153 = br i1 %icmp_ln1153, void %.preheader62, void %_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit

]]></Node>
<StgValue><ssdm name="br_ln1153"/></StgValue>
</operation>

<operation id="577" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62:0 %add_ln1153 = add i3 %b_2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1153"/></StgValue>
</operation>

<operation id="578" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader62:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1153_7_VITIS_LOOP_1155_8_VITIS_LOOP_1157_9_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="579" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader62:2 %empty_109 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="580" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader62:3 %icmp_ln1155 = icmp_eq  i6 %indvar_flatten43, i6 24

]]></Node>
<StgValue><ssdm name="icmp_ln1155"/></StgValue>
</operation>

<operation id="581" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader62:4 %select_ln1153 = select i1 %icmp_ln1155, i3 0, i3 %c_2

]]></Node>
<StgValue><ssdm name="select_ln1153"/></StgValue>
</operation>

<operation id="582" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader62:5 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="583" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62:6 %xor_ln1153 = xor i1 %icmp_ln1155, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1153"/></StgValue>
</operation>

<operation id="584" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62:7 %icmp_ln1157 = icmp_eq  i3 %d_1, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln1157"/></StgValue>
</operation>

<operation id="585" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62:8 %and_ln1153 = and i1 %icmp_ln1157, i1 %xor_ln1153

]]></Node>
<StgValue><ssdm name="and_ln1153"/></StgValue>
</operation>

<operation id="586" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader62:9 %select_ln1153_1 = select i1 %icmp_ln1155, i3 %add_ln1153, i3 %b_2

]]></Node>
<StgValue><ssdm name="select_ln1153_1"/></StgValue>
</operation>

<operation id="587" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader62:10 %add_ln1155 = add i3 %select_ln1153, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1155"/></StgValue>
</operation>

<operation id="588" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader62:11 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_1155_8_VITIS_LOOP_1157_9_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="589" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader62:12 %or_ln1155 = or i1 %and_ln1153, i1 %icmp_ln1155

]]></Node>
<StgValue><ssdm name="or_ln1155"/></StgValue>
</operation>

<operation id="590" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader62:13 %select_ln1155 = select i1 %or_ln1155, i3 0, i3 %d_1

]]></Node>
<StgValue><ssdm name="select_ln1155"/></StgValue>
</operation>

<operation id="591" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader62:14 %select_ln1155_1 = select i1 %and_ln1153, i3 %add_ln1155, i3 %select_ln1153

]]></Node>
<StgValue><ssdm name="select_ln1155_1"/></StgValue>
</operation>

<operation id="592" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="2" op_0_bw="3">
<![CDATA[
.preheader62:15 %trunc_ln1159 = trunc i3 %select_ln1155_1

]]></Node>
<StgValue><ssdm name="trunc_ln1159"/></StgValue>
</operation>

<operation id="593" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader62:16 %p_shl5_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln1159, i3 0

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="594" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="4" op_0_bw="4" op_1_bw="3" op_2_bw="1">
<![CDATA[
.preheader62:17 %tmp_57 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %select_ln1155_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="595" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="5" op_0_bw="4">
<![CDATA[
.preheader62:18 %zext_ln1159 = zext i4 %tmp_57

]]></Node>
<StgValue><ssdm name="zext_ln1159"/></StgValue>
</operation>

<operation id="596" st_id="90" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader62:19 %sub_ln1159 = sub i5 %p_shl5_cast, i5 %zext_ln1159

]]></Node>
<StgValue><ssdm name="sub_ln1159"/></StgValue>
</operation>

<operation id="597" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader62:20 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="598" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="5" op_0_bw="3">
<![CDATA[
.preheader62:21 %zext_ln1159_1 = zext i3 %select_ln1155

]]></Node>
<StgValue><ssdm name="zext_ln1159_1"/></StgValue>
</operation>

<operation id="599" st_id="90" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader62:22 %add_ln1159 = add i5 %sub_ln1159, i5 %zext_ln1159_1

]]></Node>
<StgValue><ssdm name="add_ln1159"/></StgValue>
</operation>

<operation id="600" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="5">
<![CDATA[
.preheader62:23 %zext_ln1159_2 = zext i5 %add_ln1159

]]></Node>
<StgValue><ssdm name="zext_ln1159_2"/></StgValue>
</operation>

<operation id="601" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62:24 %NPpatches_parameters_V_0_addr = getelementptr i32 %NPpatches_parameters_V_0, i64 0, i64 %zext_ln1159_2

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_V_0_addr"/></StgValue>
</operation>

<operation id="602" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62:25 %NPpatches_parameters_V_1_addr = getelementptr i1 %NPpatches_parameters_V_1, i64 0, i64 %zext_ln1159_2

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_V_1_addr"/></StgValue>
</operation>

<operation id="603" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62:26 %NPpatches_parameters_V_2_addr = getelementptr i32 %NPpatches_parameters_V_2, i64 0, i64 %zext_ln1159_2

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_V_2_addr"/></StgValue>
</operation>

<operation id="604" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62:27 %NPpatches_parameters_V_3_addr = getelementptr i1 %NPpatches_parameters_V_3, i64 0, i64 %zext_ln1159_2

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_V_3_addr"/></StgValue>
</operation>

<operation id="605" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader62:28 %NPpatches_parameters_V_4_addr = getelementptr i32 %NPpatches_parameters_V_4, i64 0, i64 %zext_ln1159_2

]]></Node>
<StgValue><ssdm name="NPpatches_parameters_V_4_addr"/></StgValue>
</operation>

<operation id="606" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader62:29 %specloopname_ln1157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln1157"/></StgValue>
</operation>

<operation id="607" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
.preheader62:30 %switch_ln1159 = switch i3 %select_ln1153_1, void %branch14, i3 0, void %branch10, i3 1, void %branch11, i3 2, void %branch12, i3 3, void %branch13

]]></Node>
<StgValue><ssdm name="switch_ln1159"/></StgValue>
</operation>

<operation id="608" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
<literal name="select_ln1153_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
branch13:0 %store_ln1159 = store i1 0, i5 %NPpatches_parameters_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln1159"/></StgValue>
</operation>

<operation id="609" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
<literal name="select_ln1153_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
branch13:1 %br_ln1159 = br void %.split1944

]]></Node>
<StgValue><ssdm name="br_ln1159"/></StgValue>
</operation>

<operation id="610" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
<literal name="select_ln1153_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch12:0 %store_ln1159 = store i32 0, i5 %NPpatches_parameters_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln1159"/></StgValue>
</operation>

<operation id="611" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
<literal name="select_ln1153_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
branch12:1 %br_ln1159 = br void %.split1944

]]></Node>
<StgValue><ssdm name="br_ln1159"/></StgValue>
</operation>

<operation id="612" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
<literal name="select_ln1153_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
branch11:0 %store_ln1159 = store i1 0, i5 %NPpatches_parameters_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln1159"/></StgValue>
</operation>

<operation id="613" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
<literal name="select_ln1153_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln1159 = br void %.split1944

]]></Node>
<StgValue><ssdm name="br_ln1159"/></StgValue>
</operation>

<operation id="614" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
<literal name="select_ln1153_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch10:0 %store_ln1159 = store i32 0, i5 %NPpatches_parameters_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln1159"/></StgValue>
</operation>

<operation id="615" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
<literal name="select_ln1153_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln1159 = br void %.split1944

]]></Node>
<StgValue><ssdm name="br_ln1159"/></StgValue>
</operation>

<operation id="616" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
<literal name="select_ln1153_1" val="!0"/>
<literal name="select_ln1153_1" val="!1"/>
<literal name="select_ln1153_1" val="!2"/>
<literal name="select_ln1153_1" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch14:0 %store_ln1159 = store i32 0, i5 %NPpatches_parameters_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln1159"/></StgValue>
</operation>

<operation id="617" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
<literal name="select_ln1153_1" val="!0"/>
<literal name="select_ln1153_1" val="!1"/>
<literal name="select_ln1153_1" val="!2"/>
<literal name="select_ln1153_1" val="!3"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
branch14:1 %br_ln1159 = br void %.split1944

]]></Node>
<StgValue><ssdm name="br_ln1159"/></StgValue>
</operation>

<operation id="618" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split1944:0 %add_ln1157 = add i3 %select_ln1155, i3 1

]]></Node>
<StgValue><ssdm name="add_ln1157"/></StgValue>
</operation>

<operation id="619" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split1944:1 %add_ln1155_1 = add i6 %indvar_flatten43, i6 1

]]></Node>
<StgValue><ssdm name="add_ln1155_1"/></StgValue>
</operation>

<operation id="620" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split1944:2 %select_ln1155_2 = select i1 %icmp_ln1155, i6 1, i6 %add_ln1155_1

]]></Node>
<StgValue><ssdm name="select_ln1155_2"/></StgValue>
</operation>

<operation id="621" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0">
<![CDATA[
.split1944:3 %br_ln0 = br void %.preheader62.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="622" st_id="91" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="32" op_9_bw="1" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="8" op_17_bw="32" op_18_bw="25">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:0 %call_ln1166 = call void @wedgePatch_init, i32 %NPpatches_superpoints_0_V, i32 %NPpatches_superpoints_1_V, i32 %NPpatches_superpoints_2_V, i32 %NPpatches_superpoints_3_V, i32 %NPpatches_superpoints_4_V, i32 %NPpatches_parameters_V_0, i1 %NPpatches_parameters_V_1, i32 %NPpatches_parameters_V_2, i1 %NPpatches_parameters_V_3, i32 %NPpatches_parameters_V_4, i32 %init_patch_V_0, i32 %init_patch_V_1, i32 %init_patch_V_2, i32 %init_patch_V_3, i32 %init_patch_V_4, i8 %init_patch_size_0, i32 %apexZ0_V, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln1166"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="623" st_id="92" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="32" op_9_bw="1" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="8" op_17_bw="32" op_18_bw="25">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:0 %call_ln1166 = call void @wedgePatch_init, i32 %NPpatches_superpoints_0_V, i32 %NPpatches_superpoints_1_V, i32 %NPpatches_superpoints_2_V, i32 %NPpatches_superpoints_3_V, i32 %NPpatches_superpoints_4_V, i32 %NPpatches_parameters_V_0, i1 %NPpatches_parameters_V_1, i32 %NPpatches_parameters_V_2, i1 %NPpatches_parameters_V_3, i32 %NPpatches_parameters_V_4, i32 %init_patch_V_0, i32 %init_patch_V_1, i32 %init_patch_V_2, i32 %init_patch_V_3, i32 %init_patch_V_4, i8 %init_patch_size_0, i32 %apexZ0_V, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln1166"/></StgValue>
</operation>

<operation id="624" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:1 %n_patches_read_3 = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches

]]></Node>
<StgValue><ssdm name="n_patches_read_3"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="625" st_id="93" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="1" op_11_bw="32" op_12_bw="1" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:2 %call_ln1169 = call void @add_patch6, i8 %n_patches, i8 %n_patches_read_3, i64 %patches_superpoints, i32 %NPpatches_superpoints_0_V, i32 %NPpatches_superpoints_1_V, i32 %NPpatches_superpoints_2_V, i32 %NPpatches_superpoints_3_V, i32 %NPpatches_superpoints_4_V, i32 %NPpatches_parameters_V_0, i1 %NPpatches_parameters_V_1, i32 %NPpatches_parameters_V_2, i1 %NPpatches_parameters_V_3, i32 %NPpatches_parameters_V_4, i32 %patches_parameters

]]></Node>
<StgValue><ssdm name="call_ln1169"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="626" st_id="94" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="1" op_11_bw="32" op_12_bw="1" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:2 %call_ln1169 = call void @add_patch6, i8 %n_patches, i8 %n_patches_read_3, i64 %patches_superpoints, i32 %NPpatches_superpoints_0_V, i32 %NPpatches_superpoints_1_V, i32 %NPpatches_superpoints_2_V, i32 %NPpatches_superpoints_3_V, i32 %NPpatches_superpoints_4_V, i32 %NPpatches_parameters_V_0, i1 %NPpatches_parameters_V_1, i32 %NPpatches_parameters_V_2, i1 %NPpatches_parameters_V_3, i32 %NPpatches_parameters_V_4, i32 %patches_parameters

]]></Node>
<StgValue><ssdm name="call_ln1169"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="627" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:3 %n_patches_read_4 = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches

]]></Node>
<StgValue><ssdm name="n_patches_read_4"/></StgValue>
</operation>

<operation id="628" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="9" op_0_bw="8">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:4 %zext_ln817 = zext i8 %n_patches_read_4

]]></Node>
<StgValue><ssdm name="zext_ln817"/></StgValue>
</operation>

<operation id="629" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="5" op_0_bw="8">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:5 %trunc_ln817 = trunc i8 %n_patches_read_4

]]></Node>
<StgValue><ssdm name="trunc_ln817"/></StgValue>
</operation>

<operation id="630" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:6 %add_ln817 = add i9 %zext_ln817, i9 511

]]></Node>
<StgValue><ssdm name="add_ln817"/></StgValue>
</operation>

<operation id="631" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="5" op_0_bw="9">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:7 %trunc_ln821 = trunc i9 %add_ln817

]]></Node>
<StgValue><ssdm name="trunc_ln821"/></StgValue>
</operation>

<operation id="632" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="12" op_0_bw="12" op_1_bw="5" op_2_bw="7">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:8 %tmp_68_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %trunc_ln821, i7 0

]]></Node>
<StgValue><ssdm name="tmp_68_cast"/></StgValue>
</operation>

<operation id="633" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:9 %tmp_32 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %add_ln817, i3 0

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="634" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:10 %sub_ln821 = sub i12 %tmp_68_cast, i12 %tmp_32

]]></Node>
<StgValue><ssdm name="sub_ln821"/></StgValue>
</operation>

<operation id="635" st_id="95" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:23 %add_ln817_1 = add i5 %trunc_ln817, i5 31

]]></Node>
<StgValue><ssdm name="add_ln817_1"/></StgValue>
</operation>

<operation id="636" st_id="95" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32" op_7_bw="25" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:24 %call_ln817 = call void @getShadows, i64 %patches_superpoints, i9 %add_ln817, i32 %patches_parameters, i5 %add_ln817_1, i32 %z_top_min_read, i32 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln817"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="637" st_id="96" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="9" op_3_bw="32" op_4_bw="5" op_5_bw="32" op_6_bw="32" op_7_bw="25" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:24 %call_ln817 = call void @getShadows, i64 %patches_superpoints, i9 %add_ln817, i32 %patches_parameters, i5 %add_ln817_1, i32 %z_top_min_read, i32 %z_top_max_read, i25 %radii

]]></Node>
<StgValue><ssdm name="call_ln817"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="638" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:11 %add_ln821 = add i12 %sub_ln821, i12 36

]]></Node>
<StgValue><ssdm name="add_ln821"/></StgValue>
</operation>

<operation id="639" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="12">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:12 %zext_ln821 = zext i12 %add_ln821

]]></Node>
<StgValue><ssdm name="zext_ln821"/></StgValue>
</operation>

<operation id="640" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:13 %patches_parameters_addr_20 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln821

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_20"/></StgValue>
</operation>

<operation id="641" st_id="97" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:14 %add_ln822 = add i12 %sub_ln821, i12 24

]]></Node>
<StgValue><ssdm name="add_ln822"/></StgValue>
</operation>

<operation id="642" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="12">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:15 %zext_ln822 = zext i12 %add_ln822

]]></Node>
<StgValue><ssdm name="zext_ln822"/></StgValue>
</operation>

<operation id="643" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:16 %patches_parameters_addr_21 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln822

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_21"/></StgValue>
</operation>

<operation id="644" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:25 %patches_parameters_load = load i12 %patches_parameters_addr_20

]]></Node>
<StgValue><ssdm name="patches_parameters_load"/></StgValue>
</operation>

<operation id="645" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:26 %patches_parameters_load_14 = load i12 %patches_parameters_addr_21

]]></Node>
<StgValue><ssdm name="patches_parameters_load_14"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="646" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:17 %add_ln823 = add i12 %sub_ln821, i12 42

]]></Node>
<StgValue><ssdm name="add_ln823"/></StgValue>
</operation>

<operation id="647" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="12">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:18 %zext_ln823 = zext i12 %add_ln823

]]></Node>
<StgValue><ssdm name="zext_ln823"/></StgValue>
</operation>

<operation id="648" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:19 %patches_parameters_addr_22 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln823

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_22"/></StgValue>
</operation>

<operation id="649" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:20 %add_ln824 = add i12 %sub_ln821, i12 30

]]></Node>
<StgValue><ssdm name="add_ln824"/></StgValue>
</operation>

<operation id="650" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="12">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:21 %zext_ln824 = zext i12 %add_ln824

]]></Node>
<StgValue><ssdm name="zext_ln824"/></StgValue>
</operation>

<operation id="651" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:22 %patches_parameters_addr_23 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln824

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_23"/></StgValue>
</operation>

<operation id="652" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:25 %patches_parameters_load = load i12 %patches_parameters_addr_20

]]></Node>
<StgValue><ssdm name="patches_parameters_load"/></StgValue>
</operation>

<operation id="653" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:26 %patches_parameters_load_14 = load i12 %patches_parameters_addr_21

]]></Node>
<StgValue><ssdm name="patches_parameters_load_14"/></StgValue>
</operation>

<operation id="654" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:27 %patches_parameters_load_15 = load i12 %patches_parameters_addr_22

]]></Node>
<StgValue><ssdm name="patches_parameters_load_15"/></StgValue>
</operation>

<operation id="655" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:28 %patches_parameters_load_16 = load i12 %patches_parameters_addr_23

]]></Node>
<StgValue><ssdm name="patches_parameters_load_16"/></StgValue>
</operation>

<operation id="656" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:30 %original_topL_jL_V_4 = select i1 %shiftOriginal_1, i32 %patches_parameters_load_14, i32 %original_topL_jL_V

]]></Node>
<StgValue><ssdm name="original_topL_jL_V_4"/></StgValue>
</operation>

<operation id="657" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:31 %original_topR_jL_V_3 = select i1 %shiftOriginal_1, i32 %patches_parameters_load, i32 %original_topR_jL_V_1

]]></Node>
<StgValue><ssdm name="original_topR_jL_V_3"/></StgValue>
</operation>

<operation id="658" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:33 %complementary_topR_jL_V_3 = select i1 %shiftOriginal_1, i32 %complementary_topR_jL_V_1, i32 %patches_parameters_load

]]></Node>
<StgValue><ssdm name="complementary_topR_jL_V_3"/></StgValue>
</operation>

<operation id="659" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:34 %complementary_topL_jL_V_3 = select i1 %shiftOriginal_1, i32 %complementary_topL_jL_V_1, i32 %patches_parameters_load_14

]]></Node>
<StgValue><ssdm name="complementary_topL_jL_V_3"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="660" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:27 %patches_parameters_load_15 = load i12 %patches_parameters_addr_22

]]></Node>
<StgValue><ssdm name="patches_parameters_load_15"/></StgValue>
</operation>

<operation id="661" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="12" op_1_bw="0">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:28 %patches_parameters_load_16 = load i12 %patches_parameters_addr_23

]]></Node>
<StgValue><ssdm name="patches_parameters_load_16"/></StgValue>
</operation>

<operation id="662" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:29 %complementary_topR_jR_V_4 = select i1 %shiftOriginal_1, i32 %complementary_topR_jR_V, i32 %patches_parameters_load_15

]]></Node>
<StgValue><ssdm name="complementary_topR_jR_V_4"/></StgValue>
</operation>

<operation id="663" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:32 %complementary_topL_jR_V_4 = select i1 %shiftOriginal_1, i32 %complementary_topL_jR_V, i32 %patches_parameters_load_16

]]></Node>
<StgValue><ssdm name="complementary_topL_jR_V_4"/></StgValue>
</operation>

<operation id="664" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:35 %original_topR_jR_V_3 = select i1 %shiftOriginal_1, i32 %patches_parameters_load_15, i32 %original_topR_jR_V_1

]]></Node>
<StgValue><ssdm name="original_topR_jR_V_3"/></StgValue>
</operation>

<operation id="665" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:36 %original_topL_jR_V_3 = select i1 %shiftOriginal_1, i32 %patches_parameters_load_16, i32 %original_topL_jR_V_1

]]></Node>
<StgValue><ssdm name="original_topL_jR_V_3"/></StgValue>
</operation>

<operation id="666" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="33" op_0_bw="32">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:37 %sext_ln215_18 = sext i32 %original_topR_jL_V_3

]]></Node>
<StgValue><ssdm name="sext_ln215_18"/></StgValue>
</operation>

<operation id="667" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="33" op_0_bw="32">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:38 %sext_ln215_19 = sext i32 %complementary_topR_jR_V_4

]]></Node>
<StgValue><ssdm name="sext_ln215_19"/></StgValue>
</operation>

<operation id="668" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:39 %horizontalShiftTop_1 = sub i32 %original_topR_jL_V_3, i32 %complementary_topR_jR_V_4

]]></Node>
<StgValue><ssdm name="horizontalShiftTop_1"/></StgValue>
</operation>

<operation id="669" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="33" op_0_bw="32">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:40 %sext_ln215_20 = sext i32 %original_topL_jL_V_4

]]></Node>
<StgValue><ssdm name="sext_ln215_20"/></StgValue>
</operation>

<operation id="670" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="33" op_0_bw="32">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:41 %sext_ln215_21 = sext i32 %complementary_topL_jR_V_4

]]></Node>
<StgValue><ssdm name="sext_ln215_21"/></StgValue>
</operation>

<operation id="671" st_id="99" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:42 %horizontalShiftBottom_1 = sub i32 %original_topL_jL_V_4, i32 %complementary_topL_jR_V_4

]]></Node>
<StgValue><ssdm name="horizontalShiftBottom_1"/></StgValue>
</operation>

<operation id="672" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z23makePatch_alignedToLine6ap_intILi32EES0_RibbRhRA5_A128_A2_S0_RA5_iRA32_A5_A16_S_ILi64EERA32_A5_A4_A6_S0_.exit:43 %br_ln837 = br i1 %shiftOriginal_1, void %.critedge20, void

]]></Node>
<StgValue><ssdm name="br_ln837"/></StgValue>
</operation>

<operation id="673" st_id="99" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %op_V_2 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="op_V_2"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="674" st_id="100" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %op_V_2 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="op_V_2"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="675" st_id="101" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %op_V_2 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="op_V_2"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="676" st_id="102" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %op_V_2 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="op_V_2"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="677" st_id="103" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %op_V_2 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="op_V_2"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="678" st_id="104" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %op_V_2 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="op_V_2"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="679" st_id="105" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %op_V_2 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="op_V_2"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="680" st_id="106" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %op_V_2 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="op_V_2"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="681" st_id="107" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %op_V_2 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="op_V_2"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="682" st_id="108" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %op_V_2 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="op_V_2"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="683" st_id="109" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %op_V_2 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="op_V_2"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="684" st_id="110" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:0 %op_V_2 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %original_topR_jR_V_3, i32 %z_top_max_read, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="op_V_2"/></StgValue>
</operation>

<operation id="685" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln878_7 = icmp_slt  i32 %op_V_2, i32 15000000

]]></Node>
<StgValue><ssdm name="icmp_ln878_7"/></StgValue>
</operation>

<operation id="686" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln837 = br i1 %icmp_ln878_7, void %.critedge20, void

]]></Node>
<StgValue><ssdm name="br_ln837"/></StgValue>
</operation>

<operation id="687" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln878_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="33" op_0_bw="32">
<![CDATA[
:0 %sext_ln215_22 = sext i32 %complementary_topR_jL_V_3

]]></Node>
<StgValue><ssdm name="sext_ln215_22"/></StgValue>
</operation>

<operation id="688" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln878_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:1 %ret_25 = sub i33 %sext_ln215_22, i33 %sext_ln215_18

]]></Node>
<StgValue><ssdm name="ret_25"/></StgValue>
</operation>

<operation id="689" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln878_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="33" op_0_bw="32">
<![CDATA[
:2 %sext_ln215_23 = sext i32 %original_topR_jR_V_3

]]></Node>
<StgValue><ssdm name="sext_ln215_23"/></StgValue>
</operation>

<operation id="690" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln878_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:3 %ret_26 = sub i33 %sext_ln215_19, i33 %sext_ln215_23

]]></Node>
<StgValue><ssdm name="ret_26"/></StgValue>
</operation>

<operation id="691" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln878_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
:4 %icmp_ln878_8 = icmp_slt  i33 %ret_25, i33 %ret_26

]]></Node>
<StgValue><ssdm name="icmp_ln878_8"/></StgValue>
</operation>

<operation id="692" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln878_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="33">
<![CDATA[
:5 %trunc_ln839 = trunc i33 %ret_26

]]></Node>
<StgValue><ssdm name="trunc_ln839"/></StgValue>
</operation>

<operation id="693" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln878_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="33">
<![CDATA[
:6 %trunc_ln839_1 = trunc i33 %ret_25

]]></Node>
<StgValue><ssdm name="trunc_ln839_1"/></StgValue>
</operation>

<operation id="694" st_id="110" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln878_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7 %horizontalOverlapTop_V_1 = select i1 %icmp_ln878_8, i32 %trunc_ln839, i32 %trunc_ln839_1

]]></Node>
<StgValue><ssdm name="horizontalOverlapTop_V_1"/></StgValue>
</operation>

<operation id="695" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln878_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="33" op_0_bw="32">
<![CDATA[
:8 %sext_ln215_24 = sext i32 %complementary_topL_jL_V_3

]]></Node>
<StgValue><ssdm name="sext_ln215_24"/></StgValue>
</operation>

<operation id="696" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln878_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:9 %ret_27 = sub i33 %sext_ln215_24, i33 %sext_ln215_20

]]></Node>
<StgValue><ssdm name="ret_27"/></StgValue>
</operation>

<operation id="697" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln878_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="33" op_0_bw="32">
<![CDATA[
:10 %sext_ln215_25 = sext i32 %original_topL_jR_V_3

]]></Node>
<StgValue><ssdm name="sext_ln215_25"/></StgValue>
</operation>

<operation id="698" st_id="110" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln878_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:11 %ret_28 = sub i33 %sext_ln215_21, i33 %sext_ln215_25

]]></Node>
<StgValue><ssdm name="ret_28"/></StgValue>
</operation>

<operation id="699" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln878_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
:12 %icmp_ln878_9 = icmp_slt  i33 %ret_27, i33 %ret_28

]]></Node>
<StgValue><ssdm name="icmp_ln878_9"/></StgValue>
</operation>

<operation id="700" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln878_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="33">
<![CDATA[
:13 %trunc_ln840 = trunc i33 %ret_28

]]></Node>
<StgValue><ssdm name="trunc_ln840"/></StgValue>
</operation>

<operation id="701" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln878_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="33">
<![CDATA[
:14 %trunc_ln840_1 = trunc i33 %ret_27

]]></Node>
<StgValue><ssdm name="trunc_ln840_1"/></StgValue>
</operation>

<operation id="702" st_id="110" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln878_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15 %horizontalOverlapBottom_V_1 = select i1 %icmp_ln878_9, i32 %trunc_ln840, i32 %trunc_ln840_1

]]></Node>
<StgValue><ssdm name="horizontalOverlapBottom_V_1"/></StgValue>
</operation>

<operation id="703" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln878_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:16 %store_ln844 = store i32 %horizontalOverlapTop_V_1, i32 %horizontalOverlapTop_V

]]></Node>
<StgValue><ssdm name="store_ln844"/></StgValue>
</operation>

<operation id="704" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln878_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
:17 %store_ln844 = store i32 %horizontalOverlapBottom_V_1, i32 %horizontalOverlapBottom_V

]]></Node>
<StgValue><ssdm name="store_ln844"/></StgValue>
</operation>

<operation id="705" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="shiftOriginal_1" val="1"/>
<literal name="icmp_ln878_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0">
<![CDATA[
:18 %br_ln844 = br void %.critedge20

]]></Node>
<StgValue><ssdm name="br_ln844"/></StgValue>
</operation>

<operation id="706" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0">
<![CDATA[
.critedge20:0 %br_ln791 = br void

]]></Node>
<StgValue><ssdm name="br_ln791"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="707" st_id="111" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:1 %op_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %trunc_ln164, i32 %newZtop_V, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="op_V"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="708" st_id="112" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:1 %op_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %trunc_ln164, i32 %newZtop_V, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="op_V"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="709" st_id="113" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:1 %op_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %trunc_ln164, i32 %newZtop_V, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="op_V"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="710" st_id="114" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:1 %op_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %trunc_ln164, i32 %newZtop_V, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="op_V"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="711" st_id="115" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:1 %op_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %trunc_ln164, i32 %newZtop_V, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="op_V"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="712" st_id="116" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:1 %op_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %trunc_ln164, i32 %newZtop_V, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="op_V"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="713" st_id="117" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:1 %op_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %trunc_ln164, i32 %newZtop_V, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="op_V"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="714" st_id="118" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:1 %op_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %trunc_ln164, i32 %newZtop_V, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="op_V"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="715" st_id="119" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:1 %op_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %trunc_ln164, i32 %newZtop_V, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="op_V"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="716" st_id="120" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:1 %op_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %trunc_ln164, i32 %newZtop_V, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="op_V"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="717" st_id="121" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:1 %op_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %trunc_ln164, i32 %newZtop_V, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="op_V"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="718" st_id="122" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="25">
<![CDATA[
:1 %op_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %trunc_ln164, i32 %newZtop_V, i3 1, i3 5, i3 0, i25 %radii

]]></Node>
<StgValue><ssdm name="op_V"/></StgValue>
</operation>

<operation id="719" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %icmp_ln886_7 = icmp_sgt  i32 %op_V, i32 15000000

]]></Node>
<StgValue><ssdm name="icmp_ln886_7"/></StgValue>
</operation>

<operation id="720" st_id="122" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3 %and_ln857 = and i1 %icmp_ln886_7, i1 %shiftOriginal_1

]]></Node>
<StgValue><ssdm name="and_ln857"/></StgValue>
</operation>

<operation id="721" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln857 = br i1 %and_ln857, void %.critedge._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln857"/></StgValue>
</operation>

<operation id="722" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln857" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %n_patches_read_2 = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches

]]></Node>
<StgValue><ssdm name="n_patches_read_2"/></StgValue>
</operation>

<operation id="723" st_id="122" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln857" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %icmp_ln859 = icmp_ugt  i8 %n_patches_read_2, i8 2

]]></Node>
<StgValue><ssdm name="icmp_ln859"/></StgValue>
</operation>

<operation id="724" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln857" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln859 = br i1 %icmp_ln859, void %.critedge._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln859"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="725" st_id="123" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %add_ln861 = add i8 %n_patches_read_2, i8 253

]]></Node>
<StgValue><ssdm name="add_ln861"/></StgValue>
</operation>

<operation id="726" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="9" op_0_bw="8">
<![CDATA[
:1 %zext_ln861 = zext i8 %add_ln861

]]></Node>
<StgValue><ssdm name="zext_ln861"/></StgValue>
</operation>

<operation id="727" st_id="123" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="64" op_4_bw="9" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:2 %call_ln861 = call void @delete_patch, i8 %n_patches, i8 %n_patches_read_2, i64 %patches_superpoints, i9 %zext_ln861, i32 %patches_parameters

]]></Node>
<StgValue><ssdm name="call_ln861"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="728" st_id="124" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="makeHorizontallyShiftedPatch" val="1"/>
<literal name="and_ln857" val="1"/>
<literal name="icmp_ln859" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="64" op_4_bw="9" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
:2 %call_ln861 = call void @delete_patch, i8 %n_patches, i8 %n_patches_read_2, i64 %patches_superpoints, i9 %zext_ln861, i32 %patches_parameters

]]></Node>
<StgValue><ssdm name="call_ln861"/></StgValue>
</operation>

<operation id="729" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="makeHorizontallyShiftedPatch" val="1"/>
<literal name="and_ln857" val="1"/>
<literal name="icmp_ln859" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln862 = br void %.critedge._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln862"/></StgValue>
</operation>

<operation id="730" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="0">
<![CDATA[
.critedge._crit_edge:0 %ret_ln865 = ret

]]></Node>
<StgValue><ssdm name="ret_ln865"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
