Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: detector_sdft.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "detector_sdft.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "detector_sdft"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : detector_sdft
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/User/Desktop/Politechnika/FrequencyDetector/FrequencyDetector/complex_package.vhd" in Library work.
Architecture complex_package of Entity complex_package is up to date.
Compiling vhdl file "C:/Users/User/Desktop/Politechnika/FrequencyDetector/FrequencyDetector/sdft_constant_lut.vhd" in Library work.
Architecture sdft_constant_lut of Entity sdft_constant_lut is up to date.
Compiling vhdl file "C:/Users/User/Desktop/Politechnika/FrequencyDetector/FrequencyDetector/dcm.vhd" in Library work.
Architecture behavioral of Entity dcm is up to date.
Compiling vhdl file "C:/Users/User/Desktop/Politechnika/FrequencyDetector/FrequencyDetector/sdft.vhd" in Library work.
Entity <sdft> compiled.
Entity <sdft> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/User/Desktop/Politechnika/FrequencyDetector/FrequencyDetector/detector_sdft.vhd" in Library work.
Entity <detector_sdft> compiled.
Entity <detector_sdft> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <detector_sdft> in library <work> (architecture <behavioral>) with generics.
	FN = 20000
	FX = 5000
	threshold = "00000000000000001111111111111111"

Analyzing hierarchy for entity <dcm> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sdft> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <detector_sdft> in library <work> (Architecture <behavioral>).
	FN = 20000
	FX = 5000
	threshold = "00000000000000001111111111111111"
WARNING:Xst:753 - "C:/Users/User/Desktop/Politechnika/FrequencyDetector/FrequencyDetector/detector_sdft.vhd" line 52: Unconnected output port 'CLKIN_IBUFG_OUT' of component 'dcm'.
WARNING:Xst:753 - "C:/Users/User/Desktop/Politechnika/FrequencyDetector/FrequencyDetector/detector_sdft.vhd" line 52: Unconnected output port 'CLK0_OUT' of component 'dcm'.
Entity <detector_sdft> analyzed. Unit <detector_sdft> generated.

Analyzing Entity <dcm> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <dcm>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <dcm>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <dcm>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <dcm>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <dcm>.
    Set user-defined property "CLKFX_DIVIDE =  4" for instance <DCM_SP_INST> in unit <dcm>.
    Set user-defined property "CLKFX_MULTIPLY =  2" for instance <DCM_SP_INST> in unit <dcm>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <dcm>.
    Set user-defined property "CLKIN_PERIOD =  20.0000000000000000" for instance <DCM_SP_INST> in unit <dcm>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <dcm>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <dcm>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <dcm>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <dcm>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <dcm>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <dcm>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <dcm>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <dcm>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <dcm>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <dcm>.
Entity <dcm> analyzed. Unit <dcm> generated.

Analyzing Entity <sdft> in library <work> (Architecture <Behavioral>).
Entity <sdft> analyzed. Unit <sdft> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <sdft>.
    Related source file is "C:/Users/User/Desktop/Politechnika/FrequencyDetector/FrequencyDetector/sdft.vhd".
WARNING:Xst:646 - Signal <output_fixed_re<15:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <output_fixed_im<15:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <data_complex.im> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
    Found 256x64-bit ROM for signal <line_to_find$rom0000>.
    Found 1-bit register for signal <done>.
    Found 32-bit register for signal <coef.im>.
    Found 32-bit register for signal <coef.re>.
    Found 9-bit up counter for signal <counter>.
    Found 64-bit adder for signal <im64$add0000> created at line 30.
    Found 32x32-bit multiplier for signal <im64$mult0000> created at line 30.
    Found 32x32-bit multiplier for signal <im64$mult0001> created at line 30.
    Found 32x32-bit multiplier for signal <re64$mult0000> created at line 29.
    Found 32x32-bit multiplier for signal <re64$mult0001> created at line 29.
    Found 64-bit subtractor for signal <re64$sub0000> created at line 29.
    Found 32-bit register for signal <s1.im>.
    Found 32-bit adder for signal <s1.im$add0000> created at line 21.
    Found 32-bit register for signal <s1.re>.
    Found 32-bit adder for signal <s1.re$add0000> created at line 21.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred 129 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   4 Multiplier(s).
Unit <sdft> synthesized.


Synthesizing Unit <dcm>.
    Related source file is "C:/Users/User/Desktop/Politechnika/FrequencyDetector/FrequencyDetector/dcm.vhd".
Unit <dcm> synthesized.


Synthesizing Unit <detector_sdft>.
    Related source file is "C:/Users/User/Desktop/Politechnika/FrequencyDetector/FrequencyDetector/detector_sdft.vhd".
WARNING:Xst:653 - Signal <line_to_find> is used but never assigned. This sourceless signal will be automatically connected to value 10000000.
WARNING:Xst:1780 - Signal <amp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <detected>.
    Found 32-bit adder for signal <amp0$add0000> created at line 23.
    Found 16x16-bit multiplier for signal <amp0$mult0000> created at line 23.
    Found 16x16-bit multiplier for signal <amp0$mult0001> created at line 23.
    Found 32-bit comparator less for signal <detected$cmp_lt0000> created at line 83.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplier(s).
	inferred   1 Comparator(s).
Unit <detector_sdft> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 256x64-bit ROM                                        : 1
# Multipliers                                          : 6
 16x16-bit multiplier                                  : 2
 32x32-bit multiplier                                  : 4
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 3
 64-bit adder                                          : 1
 64-bit subtractor                                     : 1
# Counters                                             : 1
 9-bit up counter                                      : 1
# Registers                                            : 6
 1-bit register                                        : 2
 32-bit register                                       : 4
# Comparators                                          : 1
 32-bit comparator less                                : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:79 - Model 'dcm' has different characteristics in destination library
WARNING:Xst:80 - Model name has been changed to 'dcm1'

Synthesizing (advanced) Unit <sdft>.
	Found pipelined multiplier on signal <im64_mult0001>:
		- 1 pipeline level(s) found in a register on signal <N0<>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <im64_mult0000>:
		- 1 pipeline level(s) found in a register on signal <N0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <re64_mult0000>:
		- 1 pipeline level(s) found in a register on signal <N0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <re64_mult0001>:
		- 1 pipeline level(s) found in a register on signal <N0<>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_im64_mult0001 by adding 3 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_im64_mult0000 by adding 3 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_re64_mult0000 by adding 3 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_re64_mult0001 by adding 3 register level(s).
Unit <sdft> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 256x64-bit ROM                                        : 1
# Multipliers                                          : 6
 16x16-bit multiplier                                  : 2
 32x32-bit registered multiplier                       : 4
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 3
 48-bit adder                                          : 1
 48-bit subtractor                                     : 1
# Counters                                             : 1
 9-bit up counter                                      : 1
# Registers                                            : 66
 Flip-Flops                                            : 66
# Comparators                                          : 1
 32-bit comparator less                                : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <detector_sdft> ...

Optimizing unit <sdft> ...

Optimizing unit <dcm1> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block detector_sdft, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 75
 Flip-Flops                                            : 75

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : detector_sdft.ngr
Top Level Output File Name         : detector_sdft
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes

Design Statistics
# IOs                              : 37

Cell Usage :
# BELS                             : 1351
#      GND                         : 3
#      INV                         : 2
#      LUT1                        : 8
#      LUT2                        : 450
#      LUT3                        : 3
#      LUT4                        : 9
#      MUXCY                       : 449
#      VCC                         : 2
#      XORCY                       : 425
# FlipFlops/Latches                : 75
#      FDE                         : 64
#      FDR                         : 11
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 36
#      IBUF                        : 16
#      IBUFG                       : 1
#      OBUF                        : 19
# DCMs                             : 1
#      DCM_SP                      : 1
# MULTs                            : 18
#      MULT18X18SIO                : 18
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      247  out of   4656     5%  
 Number of Slice Flip Flops:             75  out of   9312     0%  
 Number of 4 input LUTs:                472  out of   9312     5%  
 Number of IOs:                          37
 Number of bonded IOBs:                  36  out of    232    15%  
 Number of MULT18X18SIOs:                18  out of     20    90%  
 Number of GCLKs:                         3  out of     24    12%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | DCM_SP_INST:CLKFX      | 75    |
enable                             | BUFGP                  | 16    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.936ns (Maximum Frequency: 111.901MHz)
   Minimum input arrival time before clock: 5.205ns
   Maximum output required time after clock: 4.880ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.936ns (frequency: 111.901MHz)
  Total number of paths / destination ports: 28709610 / 84
-------------------------------------------------------------------------
Delay:               17.873ns (Levels of Logic = 39)
  Source:            sdft/s1.im_16 (FF)
  Destination:       sdft/s1.re_31 (FF)
  Source Clock:      clk rising 0.5X
  Destination Clock: clk rising 0.5X

  Data Path: sdft/s1.im_16 to sdft/s1.re_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.591   0.587  s1.im_16 (s1.im_16)
     MULT18X18SIO:B16->P17    1   4.873   0.499  Mmult_re64_mult0001_submult_0 (Mmult_re64_mult0001_submult_0_P_to_Adder_A_17)
     LUT2:I1->O            1   0.704   0.000  Mmult_re64_mult0001_submult_00_Madd_lut<17> (Mmult_re64_mult0001_submult_00_Madd_lut<17>)
     MUXCY:S->O            1   0.464   0.000  Mmult_re64_mult0001_submult_00_Madd_cy<17> (Mmult_re64_mult0001_submult_00_Madd_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_re64_mult0001_submult_00_Madd_cy<18> (Mmult_re64_mult0001_submult_00_Madd_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_re64_mult0001_submult_00_Madd_cy<19> (Mmult_re64_mult0001_submult_00_Madd_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_re64_mult0001_submult_00_Madd_cy<20> (Mmult_re64_mult0001_submult_00_Madd_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_re64_mult0001_submult_00_Madd_cy<21> (Mmult_re64_mult0001_submult_00_Madd_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_re64_mult0001_submult_00_Madd_cy<22> (Mmult_re64_mult0001_submult_00_Madd_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_re64_mult0001_submult_00_Madd_cy<23> (Mmult_re64_mult0001_submult_00_Madd_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_re64_mult0001_submult_00_Madd_cy<24> (Mmult_re64_mult0001_submult_00_Madd_cy<24>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_re64_mult0001_submult_00_Madd_cy<25> (Mmult_re64_mult0001_submult_00_Madd_cy<25>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_re64_mult0001_submult_00_Madd_cy<26> (Mmult_re64_mult0001_submult_00_Madd_cy<26>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_re64_mult0001_submult_00_Madd_cy<27> (Mmult_re64_mult0001_submult_00_Madd_cy<27>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_re64_mult0001_submult_00_Madd_cy<28> (Mmult_re64_mult0001_submult_00_Madd_cy<28>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_re64_mult0001_submult_00_Madd_cy<29> (Mmult_re64_mult0001_submult_00_Madd_cy<29>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_re64_mult0001_submult_00_Madd_cy<30> (Mmult_re64_mult0001_submult_00_Madd_cy<30>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_re64_mult0001_submult_00_Madd_cy<31> (Mmult_re64_mult0001_submult_00_Madd_cy<31>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_re64_mult0001_submult_00_Madd_cy<32> (Mmult_re64_mult0001_submult_00_Madd_cy<32>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_re64_mult0001_submult_00_Madd_cy<33> (Mmult_re64_mult0001_submult_00_Madd_cy<33>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_re64_mult0001_submult_00_Madd_cy<34> (Mmult_re64_mult0001_submult_00_Madd_cy<34>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_re64_mult0001_submult_00_Madd_cy<35> (Mmult_re64_mult0001_submult_00_Madd_cy<35>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_re64_mult0001_submult_00_Madd_cy<36> (Mmult_re64_mult0001_submult_00_Madd_cy<36>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_re64_mult0001_submult_00_Madd_cy<37> (Mmult_re64_mult0001_submult_00_Madd_cy<37>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_re64_mult0001_submult_00_Madd_cy<38> (Mmult_re64_mult0001_submult_00_Madd_cy<38>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_re64_mult0001_submult_00_Madd_cy<39> (Mmult_re64_mult0001_submult_00_Madd_cy<39>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_re64_mult0001_submult_00_Madd_cy<40> (Mmult_re64_mult0001_submult_00_Madd_cy<40>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_re64_mult0001_submult_00_Madd_cy<41> (Mmult_re64_mult0001_submult_00_Madd_cy<41>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_re64_mult0001_submult_00_Madd_cy<42> (Mmult_re64_mult0001_submult_00_Madd_cy<42>)
     MUXCY:CI->O           1   0.059   0.000  Mmult_re64_mult0001_submult_00_Madd_cy<43> (Mmult_re64_mult0001_submult_00_Madd_cy<43>)
     XORCY:CI->O           1   0.804   0.499  Mmult_re64_mult0001_submult_00_Madd_xor<44> (Mmult_re64_mult0001_submult_0_44)
     LUT2:I1->O            1   0.704   0.000  Mmult_re64_mult00010_Madd_lut<44> (Mmult_re64_mult00010_Madd_lut<44>)
     MUXCY:S->O            1   0.464   0.000  Mmult_re64_mult00010_Madd_cy<44> (Mmult_re64_mult00010_Madd_cy<44>)
     XORCY:CI->O           1   0.804   0.595  Mmult_re64_mult00010_Madd_xor<45> (re64_mult0001<45>)
     LUT2:I0->O            1   0.704   0.000  Msub_re64_sub0000_Madd_lut<45> (Msub_re64_sub0000_Madd_lut<45>)
     MUXCY:S->O            1   0.464   0.000  Msub_re64_sub0000_Madd_cy<45> (Msub_re64_sub0000_Madd_cy<45>)
     XORCY:CI->O           1   0.804   0.499  Msub_re64_sub0000_Madd_xor<46> (re64_sub0000<46>)
     LUT2:I1->O            1   0.704   0.000  Madd_s1.re_add0000_lut<30> (Madd_s1.re_add0000_lut<30>)
     MUXCY:S->O            0   0.464   0.000  Madd_s1.re_add0000_cy<30> (Madd_s1.re_add0000_cy<30>)
     XORCY:CI->O           1   0.804   0.000  Madd_s1.re_add0000_xor<31> (s1_re_add0000<31>)
     FDE:D                     0.308          s1.re_31
    ----------------------------------------
    Total                     17.873ns (15.194ns logic, 2.679ns route)
                                       (85.0% logic, 15.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 330 / 90
-------------------------------------------------------------------------
Offset:              5.205ns (Levels of Logic = 3)
  Source:            enable (PAD)
  Destination:       sdft/counter_0 (FF)
  Destination Clock: clk rising 0.5X

  Data Path: enable to sdft/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     BUFGP:I->O           82   1.457   1.313  enable_BUFGP (enable_BUFGP)
     begin scope: 'sdft'
     LUT3:I2->O            9   0.704   0.820  counter_or00001 (counter_or0000)
     FDR:R                     0.911          counter_0
    ----------------------------------------
    Total                      5.205ns (3.072ns logic, 2.133ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              4.880ns (Levels of Logic = 2)
  Source:            sdft/s1.re_31 (FF)
  Destination:       output_value_re<15> (PAD)
  Source Clock:      clk rising 0.5X

  Data Path: sdft/s1.re_31 to output_value_re<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             15   0.591   1.017  s1.re_31 (s1.re_31)
     end scope: 'sdft'
     OBUF:I->O                 3.272          output_value_re_15_OBUF (output_value_re<15>)
    ----------------------------------------
    Total                      4.880ns (3.863ns logic, 1.017ns route)
                                       (79.2% logic, 20.8% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.46 secs
 
--> 

Total memory usage is 300884 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    4 (   0 filtered)

