// Seed: 3725798997
module module_0 (
    output wand id_0,
    output supply1 id_1,
    output supply1 id_2,
    input tri0 id_3,
    input tri1 id_4,
    output wire id_5,
    input tri1 id_6,
    output tri0 id_7,
    input supply1 id_8
);
  assign id_5 = id_8;
endmodule
module module_1 #(
    parameter id_14 = 32'd66,
    parameter id_5  = 32'd59
) (
    input supply0 id_0,
    output supply0 id_1,
    output logic id_2,
    output tri0 id_3,
    input supply1 id_4,
    input tri0 _id_5,
    input uwire id_6,
    input wire id_7,
    input tri id_8,
    input supply1 id_9,
    output uwire id_10
    , id_13,
    output supply0 id_11
);
  assign id_1 = -1;
  wire _id_14;
  module_0 modCall_1 (
      id_10,
      id_3,
      id_3,
      id_4,
      id_6,
      id_11,
      id_4,
      id_10,
      id_6
  );
  logic id_15;
  initial
    forever begin : LABEL_0
      id_2 <= {1} && id_4;
    end
  wire id_16;
  ;
  wire [id_5 : id_14] id_17;
  assign id_13 = 1;
endmodule
