{"Source Block": ["hdl/library/axi_dmac/request_arb.v@217:227@HdlIdDef", "wire src_clk;\nwire src_resetn;\nwire src_req_valid;\nwire src_req_ready;\nwire [DMA_ADDR_WIDTH-1:0] src_req_address;\nwire [3:0] src_req_last_burst_length;\nwire [2:0] src_req_last_beat_bytes;\nwire src_req_sync_transfer_start;\n\nwire src_response_valid;\nwire src_response_ready;\n"], "Clone Blocks": [["hdl/library/axi_dmac/request_arb.v@193:203", "wire dest_clk;\nwire dest_resetn;\nwire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDR_WIDTH-1:0] dest_req_address;\nwire [3:0] dest_req_last_burst_length;\nwire [2:0] dest_req_last_beat_bytes;\n\nwire dest_response_valid;\nwire dest_response_ready;\nwire dest_response_empty;\n"], ["hdl/library/axi_dmac/request_arb.v@216:226", "\nwire src_clk;\nwire src_resetn;\nwire src_req_valid;\nwire src_req_ready;\nwire [DMA_ADDR_WIDTH-1:0] src_req_address;\nwire [3:0] src_req_last_burst_length;\nwire [2:0] src_req_last_beat_bytes;\nwire src_req_sync_transfer_start;\n\nwire src_response_valid;\n"], ["hdl/library/axi_dmac/request_arb.v@223:233", "wire [2:0] src_req_last_beat_bytes;\nwire src_req_sync_transfer_start;\n\nwire src_response_valid;\nwire src_response_ready;\nwire src_response_empty;\nwire [1:0] src_response_resp;\n\nwire [C_ID_WIDTH-1:0] src_request_id;\nwire [C_ID_WIDTH-1:0] src_response_id;\n\n"], ["hdl/library/axi_dmac/request_arb.v@194:204", "wire dest_resetn;\nwire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDR_WIDTH-1:0] dest_req_address;\nwire [3:0] dest_req_last_burst_length;\nwire [2:0] dest_req_last_beat_bytes;\n\nwire dest_response_valid;\nwire dest_response_ready;\nwire dest_response_empty;\nwire [1:0] dest_response_resp;\n"], ["hdl/library/axi_dmac/request_arb.v@221:231", "wire [DMA_ADDR_WIDTH-1:0] src_req_address;\nwire [3:0] src_req_last_burst_length;\nwire [2:0] src_req_last_beat_bytes;\nwire src_req_sync_transfer_start;\n\nwire src_response_valid;\nwire src_response_ready;\nwire src_response_empty;\nwire [1:0] src_response_resp;\n\nwire [C_ID_WIDTH-1:0] src_request_id;\n"], ["hdl/library/axi_dmac/request_arb.v@213:223", "wire dest_fifo_valid;\nwire dest_fifo_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] dest_fifo_data;\n\nwire src_clk;\nwire src_resetn;\nwire src_req_valid;\nwire src_req_ready;\nwire [DMA_ADDR_WIDTH-1:0] src_req_address;\nwire [3:0] src_req_last_burst_length;\nwire [2:0] src_req_last_beat_bytes;\n"], ["hdl/library/axi_dmac/request_arb.v@214:224", "wire dest_fifo_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] dest_fifo_data;\n\nwire src_clk;\nwire src_resetn;\nwire src_req_valid;\nwire src_req_ready;\nwire [DMA_ADDR_WIDTH-1:0] src_req_address;\nwire [3:0] src_req_last_burst_length;\nwire [2:0] src_req_last_beat_bytes;\nwire src_req_sync_transfer_start;\n"], ["hdl/library/axi_dmac/request_arb.v@215:225", "wire [C_M_AXI_DATA_WIDTH-1:0] dest_fifo_data;\n\nwire src_clk;\nwire src_resetn;\nwire src_req_valid;\nwire src_req_ready;\nwire [DMA_ADDR_WIDTH-1:0] src_req_address;\nwire [3:0] src_req_last_burst_length;\nwire [2:0] src_req_last_beat_bytes;\nwire src_req_sync_transfer_start;\n\n"], ["hdl/library/axi_dmac/request_arb.v@212:222", "wire [C_M_AXI_DATA_WIDTH-1:0] dest_data;\nwire dest_fifo_valid;\nwire dest_fifo_ready;\nwire [C_M_AXI_DATA_WIDTH-1:0] dest_fifo_data;\n\nwire src_clk;\nwire src_resetn;\nwire src_req_valid;\nwire src_req_ready;\nwire [DMA_ADDR_WIDTH-1:0] src_req_address;\nwire [3:0] src_req_last_burst_length;\n"], ["hdl/library/axi_dmac/request_arb.v@219:229", "wire src_req_valid;\nwire src_req_ready;\nwire [DMA_ADDR_WIDTH-1:0] src_req_address;\nwire [3:0] src_req_last_burst_length;\nwire [2:0] src_req_last_beat_bytes;\nwire src_req_sync_transfer_start;\n\nwire src_response_valid;\nwire src_response_ready;\nwire src_response_empty;\nwire [1:0] src_response_resp;\n"], ["hdl/library/axi_dmac/request_arb.v@218:228", "wire src_resetn;\nwire src_req_valid;\nwire src_req_ready;\nwire [DMA_ADDR_WIDTH-1:0] src_req_address;\nwire [3:0] src_req_last_burst_length;\nwire [2:0] src_req_last_beat_bytes;\nwire src_req_sync_transfer_start;\n\nwire src_response_valid;\nwire src_response_ready;\nwire src_response_empty;\n"], ["hdl/library/axi_dmac/request_arb.v@192:202", "\nwire dest_clk;\nwire dest_resetn;\nwire dest_req_valid;\nwire dest_req_ready;\nwire [DMA_ADDR_WIDTH-1:0] dest_req_address;\nwire [3:0] dest_req_last_burst_length;\nwire [2:0] dest_req_last_beat_bytes;\n\nwire dest_response_valid;\nwire dest_response_ready;\n"], ["hdl/library/axi_dmac/request_arb.v@222:232", "wire [3:0] src_req_last_burst_length;\nwire [2:0] src_req_last_beat_bytes;\nwire src_req_sync_transfer_start;\n\nwire src_response_valid;\nwire src_response_ready;\nwire src_response_empty;\nwire [1:0] src_response_resp;\n\nwire [C_ID_WIDTH-1:0] src_request_id;\nwire [C_ID_WIDTH-1:0] src_response_id;\n"]], "Diff Content": {"Delete": [[222, "wire [3:0] src_req_last_burst_length;\n"]], "Add": []}}