{"Source Block": ["hdl/library/common/util_dec256sinc24b.v@56:66@HdlIdDef", "  reg [36:0]  diff3 = 37'h0;\n  reg [36:0]  diff1_d = 37'h0;\n  reg [36:0]  diff2_d = 37'h0;\n  reg [15:0]  word_count = 16'h0;\n  reg         word_en = 1'b0;\n  reg         enable = 1'b0;\n\n  /* Perform the Sinc action */\n\n  always @(data_in) begin\n    if (data_in==0)\n"], "Clone Blocks": [["hdl/library/common/util_dec256sinc24b.v@55:65", "  reg [36:0]  diff2 = 37'h0;\n  reg [36:0]  diff3 = 37'h0;\n  reg [36:0]  diff1_d = 37'h0;\n  reg [36:0]  diff2_d = 37'h0;\n  reg [15:0]  word_count = 16'h0;\n  reg         word_en = 1'b0;\n  reg         enable = 1'b0;\n\n  /* Perform the Sinc action */\n\n  always @(data_in) begin\n"], ["hdl/library/common/util_dec256sinc24b.v@54:64", "  reg [36:0]  diff1 = 37'h0;\n  reg [36:0]  diff2 = 37'h0;\n  reg [36:0]  diff3 = 37'h0;\n  reg [36:0]  diff1_d = 37'h0;\n  reg [36:0]  diff2_d = 37'h0;\n  reg [15:0]  word_count = 16'h0;\n  reg         word_en = 1'b0;\n  reg         enable = 1'b0;\n\n  /* Perform the Sinc action */\n\n"]], "Diff Content": {"Delete": [], "Add": [[61, "  wire [36:0] diff1_s;\n"], [61, "  wire [36:0] diff2_s;\n"], [61, "  wire [36:0] diff3_s;\n"]]}}