Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 06:39:24 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 437         
LUTAR-1    Warning           LUT drives async reset alert                1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (437)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1137)
5. checking no_input_delay (8)
6. checking no_output_delay (62)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (437)
--------------------------
 There are 437 register/latch pins with no clock driven by root clock pin: D_slowclk_dff_q_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1137)
---------------------------------------------------
 There are 1137 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (62)
--------------------------------
 There are 62 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.002        0.000                      0                    3        0.239        0.000                      0                    3        4.500        0.000                       0                     4  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               8.002        0.000                      0                    3        0.239        0.000                      0                    3        4.500        0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        8.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.002ns  (required time - arrival time)
  Source:                 D_slowclk_dff_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.580ns (29.200%)  route 1.406ns (70.800%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.566     5.150    clk_IBUF_BUFG
    SLICE_X29Y4          FDRE                                         r  D_slowclk_dff_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  D_slowclk_dff_q_reg[0]/Q
                         net (fo=3, routed)           1.406     7.013    reset_cond/D_slowclk_dff_q_reg[2]
    SLICE_X34Y29         LUT3 (Prop_lut3_I1_O)        0.124     7.137 r  reset_cond/D_slowclk_dff_q[1]_i_1/O
                         net (fo=1, routed)           0.000     7.137    reset_cond_n_2
    SLICE_X34Y29         FDRE                                         r  D_slowclk_dff_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.433    14.838    clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  D_slowclk_dff_q_reg[1]/C
                         clock pessimism              0.259    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X34Y29         FDRE (Setup_fdre_C_D)        0.077    15.139    D_slowclk_dff_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -7.137    
  -------------------------------------------------------------------
                         slack                                  8.002    

Slack (MET) :             8.051ns  (required time - arrival time)
  Source:                 D_slowclk_dff_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.572ns (28.913%)  route 1.406ns (71.087%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.566     5.150    clk_IBUF_BUFG
    SLICE_X29Y4          FDRE                                         r  D_slowclk_dff_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  D_slowclk_dff_q_reg[0]/Q
                         net (fo=3, routed)           1.406     7.013    reset_cond/D_slowclk_dff_q_reg[2]
    SLICE_X34Y29         LUT4 (Prop_lut4_I0_O)        0.116     7.129 r  reset_cond/D_slowclk_dff_q[2]_i_1/O
                         net (fo=1, routed)           0.000     7.129    reset_cond_n_0
    SLICE_X34Y29         FDRE                                         r  D_slowclk_dff_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.433    14.838    clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  D_slowclk_dff_q_reg[2]/C
                         clock pessimism              0.259    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X34Y29         FDRE (Setup_fdre_C_D)        0.118    15.180    D_slowclk_dff_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                          -7.129    
  -------------------------------------------------------------------
                         slack                                  8.051    

Slack (MET) :             8.900ns  (required time - arrival time)
  Source:                 D_slowclk_dff_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.606ns (54.531%)  route 0.505ns (45.469%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.566     5.150    clk_IBUF_BUFG
    SLICE_X29Y4          FDRE                                         r  D_slowclk_dff_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.456     5.606 f  D_slowclk_dff_q_reg[0]/Q
                         net (fo=3, routed)           0.505     6.112    reset_cond/D_slowclk_dff_q_reg[2]
    SLICE_X29Y4          LUT2 (Prop_lut2_I0_O)        0.150     6.262 r  reset_cond/D_slowclk_dff_q[0]_i_1/O
                         net (fo=1, routed)           0.000     6.262    reset_cond_n_3
    SLICE_X29Y4          FDRE                                         r  D_slowclk_dff_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.447    14.852    clk_IBUF_BUFG
    SLICE_X29Y4          FDRE                                         r  D_slowclk_dff_q_reg[0]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X29Y4          FDRE (Setup_fdre_C_D)        0.047    15.162    D_slowclk_dff_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                  8.900    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 D_slowclk_dff_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.553     1.497    clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  D_slowclk_dff_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  D_slowclk_dff_q_reg[1]/Q
                         net (fo=2, routed)           0.163     1.824    reset_cond/D_slowclk_dff_q_reg[2]_0
    SLICE_X34Y29         LUT4 (Prop_lut4_I1_O)        0.043     1.867 r  reset_cond/D_slowclk_dff_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.867    reset_cond_n_0
    SLICE_X34Y29         FDRE                                         r  D_slowclk_dff_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.820     2.010    clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  D_slowclk_dff_q_reg[2]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.131     1.628    D_slowclk_dff_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 D_slowclk_dff_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.563     1.507    clk_IBUF_BUFG
    SLICE_X29Y4          FDRE                                         r  D_slowclk_dff_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y4          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  D_slowclk_dff_q_reg[0]/Q
                         net (fo=3, routed)           0.168     1.816    reset_cond/D_slowclk_dff_q_reg[2]
    SLICE_X29Y4          LUT2 (Prop_lut2_I0_O)        0.042     1.858 r  reset_cond/D_slowclk_dff_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.858    reset_cond_n_3
    SLICE_X29Y4          FDRE                                         r  D_slowclk_dff_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     2.023    clk_IBUF_BUFG
    SLICE_X29Y4          FDRE                                         r  D_slowclk_dff_q_reg[0]/C
                         clock pessimism             -0.516     1.507    
    SLICE_X29Y4          FDRE (Hold_fdre_C_D)         0.105     1.612    D_slowclk_dff_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 D_slowclk_dff_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.553     1.497    clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  D_slowclk_dff_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  D_slowclk_dff_q_reg[1]/Q
                         net (fo=2, routed)           0.163     1.824    reset_cond/D_slowclk_dff_q_reg[2]_0
    SLICE_X34Y29         LUT3 (Prop_lut3_I0_O)        0.045     1.869 r  reset_cond/D_slowclk_dff_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.869    reset_cond_n_2
    SLICE_X34Y29         FDRE                                         r  D_slowclk_dff_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.820     2.010    clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  D_slowclk_dff_q_reg[1]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.120     1.617    D_slowclk_dff_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y4    D_slowclk_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y29   D_slowclk_dff_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y29   D_slowclk_dff_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y4    D_slowclk_dff_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y4    D_slowclk_dff_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y29   D_slowclk_dff_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y29   D_slowclk_dff_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y29   D_slowclk_dff_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y29   D_slowclk_dff_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y4    D_slowclk_dff_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y4    D_slowclk_dff_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y29   D_slowclk_dff_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y29   D_slowclk_dff_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y29   D_slowclk_dff_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y29   D_slowclk_dff_q_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1200 Endpoints
Min Delay          1200 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.651ns  (logic 10.183ns (28.562%)  route 25.468ns (71.438%))
  Logic Levels:           28  (CARRY4=5 FDRE=1 LUT2=4 LUT3=2 LUT4=4 LUT5=4 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[4][4]/C
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  L_reg/D_registers_q_reg[4][4]/Q
                         net (fo=19, routed)          1.807     2.263    L_reg/M_reg_targetpixel[4]
    SLICE_X38Y2          LUT2 (Prop_lut2_I1_O)        0.124     2.387 f  L_reg/L_3c93bfee_remainder0__0_carry_i_20__0/O
                         net (fo=1, routed)           0.641     3.028    L_reg/L_3c93bfee_remainder0__0_carry_i_20__0_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I1_O)        0.124     3.152 r  L_reg/L_3c93bfee_remainder0__0_carry_i_12/O
                         net (fo=8, routed)           0.983     4.135    L_reg/L_3c93bfee_remainder0__0_carry_i_12_n_0
    SLICE_X38Y4          LUT4 (Prop_lut4_I0_O)        0.124     4.259 f  L_reg/L_3c93bfee_remainder0__0_carry_i_17__0/O
                         net (fo=2, routed)           0.483     4.742    L_reg/L_3c93bfee_remainder0__0_carry_i_17__0_n_0
    SLICE_X38Y4          LUT2 (Prop_lut2_I1_O)        0.124     4.866 r  L_reg/L_3c93bfee_remainder0__0_carry_i_10__0/O
                         net (fo=6, routed)           0.757     5.624    L_reg/L_3c93bfee_remainder0__0_carry_i_10__0_n_0
    SLICE_X40Y2          LUT4 (Prop_lut4_I0_O)        0.124     5.748 r  L_reg/L_3c93bfee_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     5.748    timerseg_driver/decimal_renderer/i__carry_i_19__1_0[1]
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.328 r  timerseg_driver/decimal_renderer/L_3c93bfee_remainder0__0_carry/O[2]
                         net (fo=7, routed)           1.160     7.488    L_reg/L_3c93bfee_remainder0_1[2]
    SLICE_X42Y0          LUT3 (Prop_lut3_I2_O)        0.328     7.816 r  L_reg/i__carry_i_13__2/O
                         net (fo=16, routed)          1.153     8.968    L_reg/i__carry_i_13__2_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I0_O)        0.328     9.296 r  L_reg/i__carry__0_i_17__2/O
                         net (fo=1, routed)           0.727    10.023    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X38Y2          LUT5 (Prop_lut5_I0_O)        0.150    10.173 r  L_reg/i__carry__0_i_13__2/O
                         net (fo=7, routed)           0.829    11.002    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X40Y1          LUT5 (Prop_lut5_I0_O)        0.374    11.376 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.877    12.254    L_reg/i__carry_i_11__1_n_0
    SLICE_X40Y1          LUT3 (Prop_lut3_I1_O)        0.354    12.608 r  L_reg/i__carry__0_i_11__1/O
                         net (fo=3, routed)           0.832    13.440    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X41Y0          LUT2 (Prop_lut2_I1_O)        0.332    13.772 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.475    14.247    timerseg_driver/decimal_renderer/i__carry_i_23__1[2]
    SLICE_X41Y2          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.645 r  timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.645    timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.958 f  timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.818    15.776    L_reg/i__carry_i_10__0[3]
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.306    16.082 r  L_reg/i__carry_i_24__1/O
                         net (fo=6, routed)           0.929    17.012    timerseg_driver/decimal_renderer/i__carry__0_i_15__2_1
    SLICE_X46Y1          LUT5 (Prop_lut5_I4_O)        0.124    17.136 r  timerseg_driver/decimal_renderer/i__carry__0_i_19__0/O
                         net (fo=4, routed)           1.198    18.333    L_reg/i__carry_i_17__1_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I5_O)        0.124    18.457 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.809    19.266    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I0_O)        0.124    19.390 r  L_reg/i__carry_i_16__1/O
                         net (fo=3, routed)           1.067    20.457    L_reg/i__carry_i_16__1_n_0
    SLICE_X45Y0          LUT2 (Prop_lut2_I1_O)        0.124    20.581 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.331    20.913    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22[0]
    SLICE_X44Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.420 r  timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.420    timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.733 r  timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.866    22.599    timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X45Y1          LUT4 (Prop_lut4_I3_O)        0.306    22.905 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=2, routed)           0.814    23.719    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X47Y2          LUT5 (Prop_lut5_I4_O)        0.124    23.843 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.641    24.484    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X47Y1          LUT4 (Prop_lut4_I0_O)        0.124    24.608 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=3, routed)           1.045    25.653    L_reg/timerseg_OBUF[1]_inst_i_1_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I3_O)        0.124    25.777 r  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           1.077    26.854    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I4_O)        0.124    26.978 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.147    32.125    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    35.651 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    35.651    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.350ns  (logic 10.204ns (28.866%)  route 25.146ns (71.134%))
  Logic Levels:           28  (CARRY4=5 FDRE=1 LUT2=4 LUT3=2 LUT4=4 LUT5=4 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[4][4]/C
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  L_reg/D_registers_q_reg[4][4]/Q
                         net (fo=19, routed)          1.807     2.263    L_reg/M_reg_targetpixel[4]
    SLICE_X38Y2          LUT2 (Prop_lut2_I1_O)        0.124     2.387 f  L_reg/L_3c93bfee_remainder0__0_carry_i_20__0/O
                         net (fo=1, routed)           0.641     3.028    L_reg/L_3c93bfee_remainder0__0_carry_i_20__0_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I1_O)        0.124     3.152 r  L_reg/L_3c93bfee_remainder0__0_carry_i_12/O
                         net (fo=8, routed)           0.983     4.135    L_reg/L_3c93bfee_remainder0__0_carry_i_12_n_0
    SLICE_X38Y4          LUT4 (Prop_lut4_I0_O)        0.124     4.259 f  L_reg/L_3c93bfee_remainder0__0_carry_i_17__0/O
                         net (fo=2, routed)           0.483     4.742    L_reg/L_3c93bfee_remainder0__0_carry_i_17__0_n_0
    SLICE_X38Y4          LUT2 (Prop_lut2_I1_O)        0.124     4.866 r  L_reg/L_3c93bfee_remainder0__0_carry_i_10__0/O
                         net (fo=6, routed)           0.757     5.624    L_reg/L_3c93bfee_remainder0__0_carry_i_10__0_n_0
    SLICE_X40Y2          LUT4 (Prop_lut4_I0_O)        0.124     5.748 r  L_reg/L_3c93bfee_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     5.748    timerseg_driver/decimal_renderer/i__carry_i_19__1_0[1]
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.328 r  timerseg_driver/decimal_renderer/L_3c93bfee_remainder0__0_carry/O[2]
                         net (fo=7, routed)           1.160     7.488    L_reg/L_3c93bfee_remainder0_1[2]
    SLICE_X42Y0          LUT3 (Prop_lut3_I2_O)        0.328     7.816 r  L_reg/i__carry_i_13__2/O
                         net (fo=16, routed)          1.153     8.968    L_reg/i__carry_i_13__2_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I0_O)        0.328     9.296 r  L_reg/i__carry__0_i_17__2/O
                         net (fo=1, routed)           0.727    10.023    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X38Y2          LUT5 (Prop_lut5_I0_O)        0.150    10.173 r  L_reg/i__carry__0_i_13__2/O
                         net (fo=7, routed)           0.829    11.002    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X40Y1          LUT5 (Prop_lut5_I0_O)        0.374    11.376 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.877    12.254    L_reg/i__carry_i_11__1_n_0
    SLICE_X40Y1          LUT3 (Prop_lut3_I1_O)        0.354    12.608 r  L_reg/i__carry__0_i_11__1/O
                         net (fo=3, routed)           0.832    13.440    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X41Y0          LUT2 (Prop_lut2_I1_O)        0.332    13.772 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.475    14.247    timerseg_driver/decimal_renderer/i__carry_i_23__1[2]
    SLICE_X41Y2          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.645 r  timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.645    timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.958 f  timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.818    15.776    L_reg/i__carry_i_10__0[3]
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.306    16.082 r  L_reg/i__carry_i_24__1/O
                         net (fo=6, routed)           0.929    17.012    timerseg_driver/decimal_renderer/i__carry__0_i_15__2_1
    SLICE_X46Y1          LUT5 (Prop_lut5_I4_O)        0.124    17.136 r  timerseg_driver/decimal_renderer/i__carry__0_i_19__0/O
                         net (fo=4, routed)           1.198    18.333    L_reg/i__carry_i_17__1_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I5_O)        0.124    18.457 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.809    19.266    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I0_O)        0.124    19.390 r  L_reg/i__carry_i_16__1/O
                         net (fo=3, routed)           1.067    20.457    L_reg/i__carry_i_16__1_n_0
    SLICE_X45Y0          LUT2 (Prop_lut2_I1_O)        0.124    20.581 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.331    20.913    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22[0]
    SLICE_X44Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.420 r  timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.420    timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.733 f  timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.866    22.599    timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X45Y1          LUT4 (Prop_lut4_I3_O)        0.306    22.905 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=2, routed)           0.814    23.719    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X47Y2          LUT5 (Prop_lut5_I4_O)        0.124    23.843 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.641    24.484    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X47Y1          LUT4 (Prop_lut4_I0_O)        0.124    24.608 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=3, routed)           1.045    25.653    L_reg/timerseg_OBUF[1]_inst_i_1_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I3_O)        0.124    25.777 f  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           1.077    26.854    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I4_O)        0.124    26.978 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.824    31.803    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    35.350 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    35.350    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.264ns  (logic 10.201ns (28.927%)  route 25.063ns (71.073%))
  Logic Levels:           28  (CARRY4=5 FDRE=1 LUT2=4 LUT3=2 LUT4=4 LUT5=4 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[4][4]/C
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  L_reg/D_registers_q_reg[4][4]/Q
                         net (fo=19, routed)          1.807     2.263    L_reg/M_reg_targetpixel[4]
    SLICE_X38Y2          LUT2 (Prop_lut2_I1_O)        0.124     2.387 f  L_reg/L_3c93bfee_remainder0__0_carry_i_20__0/O
                         net (fo=1, routed)           0.641     3.028    L_reg/L_3c93bfee_remainder0__0_carry_i_20__0_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I1_O)        0.124     3.152 r  L_reg/L_3c93bfee_remainder0__0_carry_i_12/O
                         net (fo=8, routed)           0.983     4.135    L_reg/L_3c93bfee_remainder0__0_carry_i_12_n_0
    SLICE_X38Y4          LUT4 (Prop_lut4_I0_O)        0.124     4.259 f  L_reg/L_3c93bfee_remainder0__0_carry_i_17__0/O
                         net (fo=2, routed)           0.483     4.742    L_reg/L_3c93bfee_remainder0__0_carry_i_17__0_n_0
    SLICE_X38Y4          LUT2 (Prop_lut2_I1_O)        0.124     4.866 r  L_reg/L_3c93bfee_remainder0__0_carry_i_10__0/O
                         net (fo=6, routed)           0.757     5.624    L_reg/L_3c93bfee_remainder0__0_carry_i_10__0_n_0
    SLICE_X40Y2          LUT4 (Prop_lut4_I0_O)        0.124     5.748 r  L_reg/L_3c93bfee_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     5.748    timerseg_driver/decimal_renderer/i__carry_i_19__1_0[1]
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.328 r  timerseg_driver/decimal_renderer/L_3c93bfee_remainder0__0_carry/O[2]
                         net (fo=7, routed)           1.160     7.488    L_reg/L_3c93bfee_remainder0_1[2]
    SLICE_X42Y0          LUT3 (Prop_lut3_I2_O)        0.328     7.816 r  L_reg/i__carry_i_13__2/O
                         net (fo=16, routed)          1.153     8.968    L_reg/i__carry_i_13__2_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I0_O)        0.328     9.296 r  L_reg/i__carry__0_i_17__2/O
                         net (fo=1, routed)           0.727    10.023    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X38Y2          LUT5 (Prop_lut5_I0_O)        0.150    10.173 r  L_reg/i__carry__0_i_13__2/O
                         net (fo=7, routed)           0.829    11.002    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X40Y1          LUT5 (Prop_lut5_I0_O)        0.374    11.376 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.877    12.254    L_reg/i__carry_i_11__1_n_0
    SLICE_X40Y1          LUT3 (Prop_lut3_I1_O)        0.354    12.608 r  L_reg/i__carry__0_i_11__1/O
                         net (fo=3, routed)           0.832    13.440    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X41Y0          LUT2 (Prop_lut2_I1_O)        0.332    13.772 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.475    14.247    timerseg_driver/decimal_renderer/i__carry_i_23__1[2]
    SLICE_X41Y2          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.645 r  timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.645    timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.958 f  timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.818    15.776    L_reg/i__carry_i_10__0[3]
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.306    16.082 r  L_reg/i__carry_i_24__1/O
                         net (fo=6, routed)           0.929    17.012    timerseg_driver/decimal_renderer/i__carry__0_i_15__2_1
    SLICE_X46Y1          LUT5 (Prop_lut5_I4_O)        0.124    17.136 r  timerseg_driver/decimal_renderer/i__carry__0_i_19__0/O
                         net (fo=4, routed)           1.198    18.333    L_reg/i__carry_i_17__1_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I5_O)        0.124    18.457 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.809    19.266    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I0_O)        0.124    19.390 r  L_reg/i__carry_i_16__1/O
                         net (fo=3, routed)           1.067    20.457    L_reg/i__carry_i_16__1_n_0
    SLICE_X45Y0          LUT2 (Prop_lut2_I1_O)        0.124    20.581 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.331    20.913    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22[0]
    SLICE_X44Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.420 r  timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.420    timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.733 r  timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.866    22.599    timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X45Y1          LUT4 (Prop_lut4_I3_O)        0.306    22.905 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=2, routed)           0.814    23.719    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X47Y2          LUT5 (Prop_lut5_I4_O)        0.124    23.843 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.641    24.484    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X47Y1          LUT4 (Prop_lut4_I0_O)        0.124    24.608 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=3, routed)           1.045    25.653    L_reg/timerseg_OBUF[1]_inst_i_1_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I3_O)        0.124    25.777 r  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           0.905    26.682    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I4_O)        0.124    26.806 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.914    31.720    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    35.264 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    35.264    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.243ns  (logic 10.236ns (29.045%)  route 25.007ns (70.955%))
  Logic Levels:           28  (CARRY4=5 FDRE=1 LUT2=4 LUT3=2 LUT4=4 LUT5=4 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[4][4]/C
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  L_reg/D_registers_q_reg[4][4]/Q
                         net (fo=19, routed)          1.807     2.263    L_reg/M_reg_targetpixel[4]
    SLICE_X38Y2          LUT2 (Prop_lut2_I1_O)        0.124     2.387 f  L_reg/L_3c93bfee_remainder0__0_carry_i_20__0/O
                         net (fo=1, routed)           0.641     3.028    L_reg/L_3c93bfee_remainder0__0_carry_i_20__0_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I1_O)        0.124     3.152 r  L_reg/L_3c93bfee_remainder0__0_carry_i_12/O
                         net (fo=8, routed)           0.983     4.135    L_reg/L_3c93bfee_remainder0__0_carry_i_12_n_0
    SLICE_X38Y4          LUT4 (Prop_lut4_I0_O)        0.124     4.259 f  L_reg/L_3c93bfee_remainder0__0_carry_i_17__0/O
                         net (fo=2, routed)           0.483     4.742    L_reg/L_3c93bfee_remainder0__0_carry_i_17__0_n_0
    SLICE_X38Y4          LUT2 (Prop_lut2_I1_O)        0.124     4.866 r  L_reg/L_3c93bfee_remainder0__0_carry_i_10__0/O
                         net (fo=6, routed)           0.757     5.624    L_reg/L_3c93bfee_remainder0__0_carry_i_10__0_n_0
    SLICE_X40Y2          LUT4 (Prop_lut4_I0_O)        0.124     5.748 r  L_reg/L_3c93bfee_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     5.748    timerseg_driver/decimal_renderer/i__carry_i_19__1_0[1]
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.328 r  timerseg_driver/decimal_renderer/L_3c93bfee_remainder0__0_carry/O[2]
                         net (fo=7, routed)           1.160     7.488    L_reg/L_3c93bfee_remainder0_1[2]
    SLICE_X42Y0          LUT3 (Prop_lut3_I2_O)        0.328     7.816 r  L_reg/i__carry_i_13__2/O
                         net (fo=16, routed)          1.153     8.968    L_reg/i__carry_i_13__2_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I0_O)        0.328     9.296 r  L_reg/i__carry__0_i_17__2/O
                         net (fo=1, routed)           0.727    10.023    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X38Y2          LUT5 (Prop_lut5_I0_O)        0.150    10.173 r  L_reg/i__carry__0_i_13__2/O
                         net (fo=7, routed)           0.829    11.002    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X40Y1          LUT5 (Prop_lut5_I0_O)        0.374    11.376 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.877    12.254    L_reg/i__carry_i_11__1_n_0
    SLICE_X40Y1          LUT3 (Prop_lut3_I1_O)        0.354    12.608 r  L_reg/i__carry__0_i_11__1/O
                         net (fo=3, routed)           0.832    13.440    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X41Y0          LUT2 (Prop_lut2_I1_O)        0.332    13.772 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.475    14.247    timerseg_driver/decimal_renderer/i__carry_i_23__1[2]
    SLICE_X41Y2          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.645 r  timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.645    timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.958 f  timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.818    15.776    L_reg/i__carry_i_10__0[3]
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.306    16.082 r  L_reg/i__carry_i_24__1/O
                         net (fo=6, routed)           0.929    17.012    timerseg_driver/decimal_renderer/i__carry__0_i_15__2_1
    SLICE_X46Y1          LUT5 (Prop_lut5_I4_O)        0.124    17.136 r  timerseg_driver/decimal_renderer/i__carry__0_i_19__0/O
                         net (fo=4, routed)           1.198    18.333    L_reg/i__carry_i_17__1_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I5_O)        0.124    18.457 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.809    19.266    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I0_O)        0.124    19.390 r  L_reg/i__carry_i_16__1/O
                         net (fo=3, routed)           1.067    20.457    L_reg/i__carry_i_16__1_n_0
    SLICE_X45Y0          LUT2 (Prop_lut2_I1_O)        0.124    20.581 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.331    20.913    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22[0]
    SLICE_X44Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.420 r  timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.420    timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.733 r  timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.866    22.599    timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X45Y1          LUT4 (Prop_lut4_I3_O)        0.306    22.905 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=2, routed)           0.814    23.719    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X47Y2          LUT5 (Prop_lut5_I4_O)        0.124    23.843 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.641    24.484    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X47Y1          LUT4 (Prop_lut4_I0_O)        0.124    24.608 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=3, routed)           1.045    25.653    L_reg/timerseg_OBUF[1]_inst_i_1_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I3_O)        0.124    25.777 r  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           0.912    26.689    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X48Y4          LUT6 (Prop_lut6_I4_O)        0.124    26.813 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.851    31.664    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    35.243 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    35.243    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.128ns  (logic 10.231ns (29.124%)  route 24.898ns (70.876%))
  Logic Levels:           28  (CARRY4=5 FDRE=1 LUT2=4 LUT3=2 LUT4=4 LUT5=4 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[4][4]/C
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  L_reg/D_registers_q_reg[4][4]/Q
                         net (fo=19, routed)          1.807     2.263    L_reg/M_reg_targetpixel[4]
    SLICE_X38Y2          LUT2 (Prop_lut2_I1_O)        0.124     2.387 f  L_reg/L_3c93bfee_remainder0__0_carry_i_20__0/O
                         net (fo=1, routed)           0.641     3.028    L_reg/L_3c93bfee_remainder0__0_carry_i_20__0_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I1_O)        0.124     3.152 r  L_reg/L_3c93bfee_remainder0__0_carry_i_12/O
                         net (fo=8, routed)           0.983     4.135    L_reg/L_3c93bfee_remainder0__0_carry_i_12_n_0
    SLICE_X38Y4          LUT4 (Prop_lut4_I0_O)        0.124     4.259 f  L_reg/L_3c93bfee_remainder0__0_carry_i_17__0/O
                         net (fo=2, routed)           0.483     4.742    L_reg/L_3c93bfee_remainder0__0_carry_i_17__0_n_0
    SLICE_X38Y4          LUT2 (Prop_lut2_I1_O)        0.124     4.866 r  L_reg/L_3c93bfee_remainder0__0_carry_i_10__0/O
                         net (fo=6, routed)           0.757     5.624    L_reg/L_3c93bfee_remainder0__0_carry_i_10__0_n_0
    SLICE_X40Y2          LUT4 (Prop_lut4_I0_O)        0.124     5.748 r  L_reg/L_3c93bfee_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     5.748    timerseg_driver/decimal_renderer/i__carry_i_19__1_0[1]
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.328 r  timerseg_driver/decimal_renderer/L_3c93bfee_remainder0__0_carry/O[2]
                         net (fo=7, routed)           1.160     7.488    L_reg/L_3c93bfee_remainder0_1[2]
    SLICE_X42Y0          LUT3 (Prop_lut3_I2_O)        0.328     7.816 r  L_reg/i__carry_i_13__2/O
                         net (fo=16, routed)          1.153     8.968    L_reg/i__carry_i_13__2_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I0_O)        0.328     9.296 r  L_reg/i__carry__0_i_17__2/O
                         net (fo=1, routed)           0.727    10.023    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X38Y2          LUT5 (Prop_lut5_I0_O)        0.150    10.173 r  L_reg/i__carry__0_i_13__2/O
                         net (fo=7, routed)           0.829    11.002    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X40Y1          LUT5 (Prop_lut5_I0_O)        0.374    11.376 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.877    12.254    L_reg/i__carry_i_11__1_n_0
    SLICE_X40Y1          LUT3 (Prop_lut3_I1_O)        0.354    12.608 r  L_reg/i__carry__0_i_11__1/O
                         net (fo=3, routed)           0.832    13.440    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X41Y0          LUT2 (Prop_lut2_I1_O)        0.332    13.772 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.475    14.247    timerseg_driver/decimal_renderer/i__carry_i_23__1[2]
    SLICE_X41Y2          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.645 r  timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.645    timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.958 f  timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.818    15.776    L_reg/i__carry_i_10__0[3]
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.306    16.082 r  L_reg/i__carry_i_24__1/O
                         net (fo=6, routed)           0.929    17.012    timerseg_driver/decimal_renderer/i__carry__0_i_15__2_1
    SLICE_X46Y1          LUT5 (Prop_lut5_I4_O)        0.124    17.136 r  timerseg_driver/decimal_renderer/i__carry__0_i_19__0/O
                         net (fo=4, routed)           1.198    18.333    L_reg/i__carry_i_17__1_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I5_O)        0.124    18.457 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.809    19.266    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I0_O)        0.124    19.390 r  L_reg/i__carry_i_16__1/O
                         net (fo=3, routed)           1.067    20.457    L_reg/i__carry_i_16__1_n_0
    SLICE_X45Y0          LUT2 (Prop_lut2_I1_O)        0.124    20.581 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.331    20.913    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22[0]
    SLICE_X44Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.420 r  timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.420    timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.733 r  timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.866    22.599    timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X45Y1          LUT4 (Prop_lut4_I3_O)        0.306    22.905 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=2, routed)           0.814    23.719    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X47Y2          LUT5 (Prop_lut5_I4_O)        0.124    23.843 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.641    24.484    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X47Y1          LUT4 (Prop_lut4_I0_O)        0.124    24.608 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=3, routed)           1.045    25.653    L_reg/timerseg_OBUF[1]_inst_i_1_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I3_O)        0.124    25.777 r  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           1.075    26.852    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I4_O)        0.124    26.976 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.578    31.555    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    35.128 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    35.128    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.806ns  (logic 10.180ns (29.247%)  route 24.626ns (70.753%))
  Logic Levels:           28  (CARRY4=5 FDRE=1 LUT2=4 LUT3=2 LUT4=4 LUT5=5 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[4][4]/C
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  L_reg/D_registers_q_reg[4][4]/Q
                         net (fo=19, routed)          1.807     2.263    L_reg/M_reg_targetpixel[4]
    SLICE_X38Y2          LUT2 (Prop_lut2_I1_O)        0.124     2.387 f  L_reg/L_3c93bfee_remainder0__0_carry_i_20__0/O
                         net (fo=1, routed)           0.641     3.028    L_reg/L_3c93bfee_remainder0__0_carry_i_20__0_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I1_O)        0.124     3.152 r  L_reg/L_3c93bfee_remainder0__0_carry_i_12/O
                         net (fo=8, routed)           0.983     4.135    L_reg/L_3c93bfee_remainder0__0_carry_i_12_n_0
    SLICE_X38Y4          LUT4 (Prop_lut4_I0_O)        0.124     4.259 f  L_reg/L_3c93bfee_remainder0__0_carry_i_17__0/O
                         net (fo=2, routed)           0.483     4.742    L_reg/L_3c93bfee_remainder0__0_carry_i_17__0_n_0
    SLICE_X38Y4          LUT2 (Prop_lut2_I1_O)        0.124     4.866 r  L_reg/L_3c93bfee_remainder0__0_carry_i_10__0/O
                         net (fo=6, routed)           0.757     5.624    L_reg/L_3c93bfee_remainder0__0_carry_i_10__0_n_0
    SLICE_X40Y2          LUT4 (Prop_lut4_I0_O)        0.124     5.748 r  L_reg/L_3c93bfee_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     5.748    timerseg_driver/decimal_renderer/i__carry_i_19__1_0[1]
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.328 r  timerseg_driver/decimal_renderer/L_3c93bfee_remainder0__0_carry/O[2]
                         net (fo=7, routed)           1.160     7.488    L_reg/L_3c93bfee_remainder0_1[2]
    SLICE_X42Y0          LUT3 (Prop_lut3_I2_O)        0.328     7.816 r  L_reg/i__carry_i_13__2/O
                         net (fo=16, routed)          1.153     8.968    L_reg/i__carry_i_13__2_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I0_O)        0.328     9.296 r  L_reg/i__carry__0_i_17__2/O
                         net (fo=1, routed)           0.727    10.023    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X38Y2          LUT5 (Prop_lut5_I0_O)        0.150    10.173 r  L_reg/i__carry__0_i_13__2/O
                         net (fo=7, routed)           0.829    11.002    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X40Y1          LUT5 (Prop_lut5_I0_O)        0.374    11.376 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.877    12.254    L_reg/i__carry_i_11__1_n_0
    SLICE_X40Y1          LUT3 (Prop_lut3_I1_O)        0.354    12.608 r  L_reg/i__carry__0_i_11__1/O
                         net (fo=3, routed)           0.832    13.440    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X41Y0          LUT2 (Prop_lut2_I1_O)        0.332    13.772 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.475    14.247    timerseg_driver/decimal_renderer/i__carry_i_23__1[2]
    SLICE_X41Y2          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.645 r  timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.645    timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.958 f  timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.818    15.776    L_reg/i__carry_i_10__0[3]
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.306    16.082 r  L_reg/i__carry_i_24__1/O
                         net (fo=6, routed)           0.929    17.012    timerseg_driver/decimal_renderer/i__carry__0_i_15__2_1
    SLICE_X46Y1          LUT5 (Prop_lut5_I4_O)        0.124    17.136 r  timerseg_driver/decimal_renderer/i__carry__0_i_19__0/O
                         net (fo=4, routed)           1.198    18.333    L_reg/i__carry_i_17__1_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I5_O)        0.124    18.457 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.809    19.266    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I0_O)        0.124    19.390 r  L_reg/i__carry_i_16__1/O
                         net (fo=3, routed)           1.067    20.457    L_reg/i__carry_i_16__1_n_0
    SLICE_X45Y0          LUT2 (Prop_lut2_I1_O)        0.124    20.581 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.331    20.913    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22[0]
    SLICE_X44Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.420 r  timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.420    timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.733 f  timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.866    22.599    timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X45Y1          LUT4 (Prop_lut4_I3_O)        0.306    22.905 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=2, routed)           0.814    23.719    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X47Y2          LUT5 (Prop_lut5_I4_O)        0.124    23.843 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.641    24.484    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X47Y1          LUT4 (Prop_lut4_I0_O)        0.124    24.608 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=3, routed)           1.222    25.829    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X48Y4          LUT5 (Prop_lut5_I0_O)        0.124    25.953 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.875    26.828    L_reg/timerseg[1]_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I2_O)        0.124    26.952 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           4.331    31.283    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.523    34.806 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    34.806    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[4][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.516ns  (logic 10.174ns (29.475%)  route 24.343ns (70.525%))
  Logic Levels:           28  (CARRY4=5 FDRE=1 LUT2=4 LUT3=2 LUT4=4 LUT5=4 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[4][4]/C
    SLICE_X41Y6          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  L_reg/D_registers_q_reg[4][4]/Q
                         net (fo=19, routed)          1.807     2.263    L_reg/M_reg_targetpixel[4]
    SLICE_X38Y2          LUT2 (Prop_lut2_I1_O)        0.124     2.387 f  L_reg/L_3c93bfee_remainder0__0_carry_i_20__0/O
                         net (fo=1, routed)           0.641     3.028    L_reg/L_3c93bfee_remainder0__0_carry_i_20__0_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I1_O)        0.124     3.152 r  L_reg/L_3c93bfee_remainder0__0_carry_i_12/O
                         net (fo=8, routed)           0.983     4.135    L_reg/L_3c93bfee_remainder0__0_carry_i_12_n_0
    SLICE_X38Y4          LUT4 (Prop_lut4_I0_O)        0.124     4.259 f  L_reg/L_3c93bfee_remainder0__0_carry_i_17__0/O
                         net (fo=2, routed)           0.483     4.742    L_reg/L_3c93bfee_remainder0__0_carry_i_17__0_n_0
    SLICE_X38Y4          LUT2 (Prop_lut2_I1_O)        0.124     4.866 r  L_reg/L_3c93bfee_remainder0__0_carry_i_10__0/O
                         net (fo=6, routed)           0.757     5.624    L_reg/L_3c93bfee_remainder0__0_carry_i_10__0_n_0
    SLICE_X40Y2          LUT4 (Prop_lut4_I0_O)        0.124     5.748 r  L_reg/L_3c93bfee_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     5.748    timerseg_driver/decimal_renderer/i__carry_i_19__1_0[1]
    SLICE_X40Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.328 r  timerseg_driver/decimal_renderer/L_3c93bfee_remainder0__0_carry/O[2]
                         net (fo=7, routed)           1.160     7.488    L_reg/L_3c93bfee_remainder0_1[2]
    SLICE_X42Y0          LUT3 (Prop_lut3_I2_O)        0.328     7.816 r  L_reg/i__carry_i_13__2/O
                         net (fo=16, routed)          1.153     8.968    L_reg/i__carry_i_13__2_n_0
    SLICE_X39Y2          LUT6 (Prop_lut6_I0_O)        0.328     9.296 r  L_reg/i__carry__0_i_17__2/O
                         net (fo=1, routed)           0.727    10.023    L_reg/i__carry__0_i_17__2_n_0
    SLICE_X38Y2          LUT5 (Prop_lut5_I0_O)        0.150    10.173 r  L_reg/i__carry__0_i_13__2/O
                         net (fo=7, routed)           0.829    11.002    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X40Y1          LUT5 (Prop_lut5_I0_O)        0.374    11.376 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.877    12.254    L_reg/i__carry_i_11__1_n_0
    SLICE_X40Y1          LUT3 (Prop_lut3_I1_O)        0.354    12.608 r  L_reg/i__carry__0_i_11__1/O
                         net (fo=3, routed)           0.832    13.440    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X41Y0          LUT2 (Prop_lut2_I1_O)        0.332    13.772 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.475    14.247    timerseg_driver/decimal_renderer/i__carry_i_23__1[2]
    SLICE_X41Y2          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    14.645 r  timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.645    timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.958 f  timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.818    15.776    L_reg/i__carry_i_10__0[3]
    SLICE_X45Y3          LUT6 (Prop_lut6_I5_O)        0.306    16.082 r  L_reg/i__carry_i_24__1/O
                         net (fo=6, routed)           0.929    17.012    timerseg_driver/decimal_renderer/i__carry__0_i_15__2_1
    SLICE_X46Y1          LUT5 (Prop_lut5_I4_O)        0.124    17.136 r  timerseg_driver/decimal_renderer/i__carry__0_i_19__0/O
                         net (fo=4, routed)           1.198    18.333    L_reg/i__carry_i_17__1_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I5_O)        0.124    18.457 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.809    19.266    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X48Y1          LUT6 (Prop_lut6_I0_O)        0.124    19.390 r  L_reg/i__carry_i_16__1/O
                         net (fo=3, routed)           1.067    20.457    L_reg/i__carry_i_16__1_n_0
    SLICE_X45Y0          LUT2 (Prop_lut2_I1_O)        0.124    20.581 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.331    20.913    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_22[0]
    SLICE_X44Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.420 r  timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.420    timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y1          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.733 r  timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.866    22.599    timerseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X45Y1          LUT4 (Prop_lut4_I3_O)        0.306    22.905 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33/O
                         net (fo=2, routed)           0.814    23.719    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_33_n_0
    SLICE_X47Y2          LUT5 (Prop_lut5_I4_O)        0.124    23.843 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.641    24.484    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X47Y1          LUT4 (Prop_lut4_I0_O)        0.124    24.608 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_9/O
                         net (fo=3, routed)           1.045    25.653    L_reg/timerseg_OBUF[1]_inst_i_1_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I3_O)        0.124    25.777 r  L_reg/timerseg_OBUF[10]_inst_i_6/O
                         net (fo=7, routed)           0.910    26.687    L_reg/timerseg_OBUF[10]_inst_i_6_n_0
    SLICE_X49Y4          LUT6 (Prop_lut6_I4_O)        0.124    26.811 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.188    31.000    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.517    34.516 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    34.516    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.083ns  (logic 10.736ns (32.452%)  route 22.347ns (67.548%))
  Logic Levels:           29  (CARRY4=6 FDRE=1 LUT2=2 LUT3=1 LUT4=6 LUT5=4 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[0][3]/C
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  L_reg/D_registers_q_reg[0][3]/Q
                         net (fo=17, routed)          1.233     1.751    L_reg/M_reg_an[3]
    SLICE_X42Y8          LUT6 (Prop_lut6_I3_O)        0.124     1.875 f  L_reg/L_3c93bfee_remainder0__0_carry__1_i_9/O
                         net (fo=1, routed)           0.483     2.358    L_reg/L_3c93bfee_remainder0__0_carry__1_i_9_n_0
    SLICE_X42Y8          LUT5 (Prop_lut5_I2_O)        0.116     2.474 f  L_reg/L_3c93bfee_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           1.299     3.773    L_reg/L_3c93bfee_remainder0__0_carry__1_i_7_n_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I2_O)        0.328     4.101 r  L_reg/L_3c93bfee_remainder0__0_carry_i_15__0/O
                         net (fo=2, routed)           0.776     4.877    L_reg/L_3c93bfee_remainder0__0_carry_i_15__0_n_0
    SLICE_X43Y8          LUT2 (Prop_lut2_I0_O)        0.150     5.027 r  L_reg/L_3c93bfee_remainder0__0_carry_i_10/O
                         net (fo=6, routed)           0.999     6.026    L_reg/L_3c93bfee_remainder0__0_carry_i_10_n_0
    SLICE_X42Y5          LUT4 (Prop_lut4_I0_O)        0.326     6.352 r  L_reg/L_3c93bfee_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.352    bseg_driver/decimal_renderer/i__carry_i_5__2_0[1]
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.885 r  bseg_driver/decimal_renderer/L_3c93bfee_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.885    bseg_driver/decimal_renderer/L_3c93bfee_remainder0__0_carry_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.124 f  bseg_driver/decimal_renderer/L_3c93bfee_remainder0__0_carry__0/O[2]
                         net (fo=1, routed)           0.585     7.710    L_reg/L_3c93bfee_remainder0[6]
    SLICE_X44Y6          LUT3 (Prop_lut3_I2_O)        0.327     8.037 f  L_reg/i__carry__0_i_18/O
                         net (fo=10, routed)          0.806     8.843    L_reg/i__carry__0_i_18_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I5_O)        0.332     9.175 r  L_reg/i__carry_i_17__0/O
                         net (fo=5, routed)           0.997    10.172    L_reg/i__carry_i_17__0_n_0
    SLICE_X45Y7          LUT6 (Prop_lut6_I5_O)        0.124    10.296 f  L_reg/i__carry__0_i_13/O
                         net (fo=4, routed)           0.986    11.282    L_reg/i__carry__0_i_13_n_0
    SLICE_X46Y8          LUT4 (Prop_lut4_I3_O)        0.124    11.406 f  L_reg/i__carry_i_13__0/O
                         net (fo=5, routed)           0.691    12.097    L_reg/i__carry_i_13__0_n_0
    SLICE_X46Y7          LUT5 (Prop_lut5_I2_O)        0.124    12.221 f  L_reg/i__carry_i_15__2/O
                         net (fo=3, routed)           0.925    13.146    L_reg/i__carry_i_15__2_n_0
    SLICE_X46Y7          LUT2 (Prop_lut2_I1_O)        0.156    13.302 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.347    13.649    bseg_driver/decimal_renderer/i__carry__0_i_10[0]
    SLICE_X44Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757    14.406 r  bseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.406    bseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.645 f  bseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.087    15.732    L_reg/bseg_OBUF[10]_inst_i_32[2]
    SLICE_X50Y7          LUT5 (Prop_lut5_I2_O)        0.302    16.034 r  L_reg/i__carry_i_23/O
                         net (fo=15, routed)          1.083    17.116    L_reg/L_3c93bfee_remainder0_inferred__0/i__carry__1
    SLICE_X48Y7          LUT6 (Prop_lut6_I1_O)        0.124    17.240 f  L_reg/i__carry_i_14/O
                         net (fo=9, routed)           1.054    18.295    L_reg/i__carry_i_14_n_0
    SLICE_X48Y8          LUT6 (Prop_lut6_I1_O)        0.124    18.419 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.827    19.245    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I0_O)        0.124    19.369 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.741    20.111    L_reg/i__carry_i_12_n_0
    SLICE_X50Y8          LUT4 (Prop_lut4_I1_O)        0.124    20.235 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    20.235    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19_0[1]
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.768 r  bseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.768    bseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.083 f  bseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.864    21.947    bseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X51Y9          LUT4 (Prop_lut4_I3_O)        0.307    22.254 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.797    23.051    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_39_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I4_O)        0.124    23.175 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.837    24.012    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X49Y10         LUT6 (Prop_lut6_I2_O)        0.124    24.136 f  L_reg/bseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.806    24.942    L_reg/bseg_OBUF[10]_inst_i_15_n_0
    SLICE_X49Y9          LUT6 (Prop_lut6_I4_O)        0.124    25.066 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.960    26.026    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X51Y12         LUT4 (Prop_lut4_I0_O)        0.150    26.176 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.163    29.339    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.744    33.083 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    33.083    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.056ns  (logic 10.728ns (32.454%)  route 22.328ns (67.546%))
  Logic Levels:           29  (CARRY4=6 FDRE=1 LUT2=2 LUT3=1 LUT4=6 LUT5=4 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[0][3]/C
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  L_reg/D_registers_q_reg[0][3]/Q
                         net (fo=17, routed)          1.233     1.751    L_reg/M_reg_an[3]
    SLICE_X42Y8          LUT6 (Prop_lut6_I3_O)        0.124     1.875 f  L_reg/L_3c93bfee_remainder0__0_carry__1_i_9/O
                         net (fo=1, routed)           0.483     2.358    L_reg/L_3c93bfee_remainder0__0_carry__1_i_9_n_0
    SLICE_X42Y8          LUT5 (Prop_lut5_I2_O)        0.116     2.474 f  L_reg/L_3c93bfee_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           1.299     3.773    L_reg/L_3c93bfee_remainder0__0_carry__1_i_7_n_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I2_O)        0.328     4.101 r  L_reg/L_3c93bfee_remainder0__0_carry_i_15__0/O
                         net (fo=2, routed)           0.776     4.877    L_reg/L_3c93bfee_remainder0__0_carry_i_15__0_n_0
    SLICE_X43Y8          LUT2 (Prop_lut2_I0_O)        0.150     5.027 r  L_reg/L_3c93bfee_remainder0__0_carry_i_10/O
                         net (fo=6, routed)           0.999     6.026    L_reg/L_3c93bfee_remainder0__0_carry_i_10_n_0
    SLICE_X42Y5          LUT4 (Prop_lut4_I0_O)        0.326     6.352 r  L_reg/L_3c93bfee_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.352    bseg_driver/decimal_renderer/i__carry_i_5__2_0[1]
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.885 r  bseg_driver/decimal_renderer/L_3c93bfee_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.885    bseg_driver/decimal_renderer/L_3c93bfee_remainder0__0_carry_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.124 f  bseg_driver/decimal_renderer/L_3c93bfee_remainder0__0_carry__0/O[2]
                         net (fo=1, routed)           0.585     7.710    L_reg/L_3c93bfee_remainder0[6]
    SLICE_X44Y6          LUT3 (Prop_lut3_I2_O)        0.327     8.037 f  L_reg/i__carry__0_i_18/O
                         net (fo=10, routed)          0.806     8.843    L_reg/i__carry__0_i_18_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I5_O)        0.332     9.175 r  L_reg/i__carry_i_17__0/O
                         net (fo=5, routed)           0.997    10.172    L_reg/i__carry_i_17__0_n_0
    SLICE_X45Y7          LUT6 (Prop_lut6_I5_O)        0.124    10.296 f  L_reg/i__carry__0_i_13/O
                         net (fo=4, routed)           0.986    11.282    L_reg/i__carry__0_i_13_n_0
    SLICE_X46Y8          LUT4 (Prop_lut4_I3_O)        0.124    11.406 f  L_reg/i__carry_i_13__0/O
                         net (fo=5, routed)           0.691    12.097    L_reg/i__carry_i_13__0_n_0
    SLICE_X46Y7          LUT5 (Prop_lut5_I2_O)        0.124    12.221 f  L_reg/i__carry_i_15__2/O
                         net (fo=3, routed)           0.925    13.146    L_reg/i__carry_i_15__2_n_0
    SLICE_X46Y7          LUT2 (Prop_lut2_I1_O)        0.156    13.302 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.347    13.649    bseg_driver/decimal_renderer/i__carry__0_i_10[0]
    SLICE_X44Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757    14.406 r  bseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.406    bseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.645 f  bseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.087    15.732    L_reg/bseg_OBUF[10]_inst_i_32[2]
    SLICE_X50Y7          LUT5 (Prop_lut5_I2_O)        0.302    16.034 r  L_reg/i__carry_i_23/O
                         net (fo=15, routed)          1.083    17.116    L_reg/L_3c93bfee_remainder0_inferred__0/i__carry__1
    SLICE_X48Y7          LUT6 (Prop_lut6_I1_O)        0.124    17.240 f  L_reg/i__carry_i_14/O
                         net (fo=9, routed)           1.054    18.295    L_reg/i__carry_i_14_n_0
    SLICE_X48Y8          LUT6 (Prop_lut6_I1_O)        0.124    18.419 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.827    19.245    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I0_O)        0.124    19.369 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.741    20.111    L_reg/i__carry_i_12_n_0
    SLICE_X50Y8          LUT4 (Prop_lut4_I1_O)        0.124    20.235 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    20.235    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19_0[1]
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.768 r  bseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.768    bseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.083 r  bseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.864    21.947    bseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X51Y9          LUT4 (Prop_lut4_I3_O)        0.307    22.254 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.797    23.051    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_39_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I4_O)        0.124    23.175 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.837    24.012    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X49Y10         LUT6 (Prop_lut6_I2_O)        0.124    24.136 r  L_reg/bseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.806    24.942    L_reg/bseg_OBUF[10]_inst_i_15_n_0
    SLICE_X49Y9          LUT6 (Prop_lut6_I4_O)        0.124    25.066 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.962    26.028    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X51Y12         LUT4 (Prop_lut4_I0_O)        0.150    26.178 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.141    29.320    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.736    33.056 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    33.056    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[0][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.901ns  (logic 10.504ns (31.928%)  route 22.396ns (68.072%))
  Logic Levels:           29  (CARRY4=6 FDRE=1 LUT2=2 LUT3=1 LUT4=6 LUT5=4 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y6          FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[0][3]/C
    SLICE_X42Y6          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  L_reg/D_registers_q_reg[0][3]/Q
                         net (fo=17, routed)          1.233     1.751    L_reg/M_reg_an[3]
    SLICE_X42Y8          LUT6 (Prop_lut6_I3_O)        0.124     1.875 f  L_reg/L_3c93bfee_remainder0__0_carry__1_i_9/O
                         net (fo=1, routed)           0.483     2.358    L_reg/L_3c93bfee_remainder0__0_carry__1_i_9_n_0
    SLICE_X42Y8          LUT5 (Prop_lut5_I2_O)        0.116     2.474 f  L_reg/L_3c93bfee_remainder0__0_carry__1_i_7/O
                         net (fo=6, routed)           1.299     3.773    L_reg/L_3c93bfee_remainder0__0_carry__1_i_7_n_0
    SLICE_X43Y5          LUT6 (Prop_lut6_I2_O)        0.328     4.101 r  L_reg/L_3c93bfee_remainder0__0_carry_i_15__0/O
                         net (fo=2, routed)           0.776     4.877    L_reg/L_3c93bfee_remainder0__0_carry_i_15__0_n_0
    SLICE_X43Y8          LUT2 (Prop_lut2_I0_O)        0.150     5.027 r  L_reg/L_3c93bfee_remainder0__0_carry_i_10/O
                         net (fo=6, routed)           0.999     6.026    L_reg/L_3c93bfee_remainder0__0_carry_i_10_n_0
    SLICE_X42Y5          LUT4 (Prop_lut4_I0_O)        0.326     6.352 r  L_reg/L_3c93bfee_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     6.352    bseg_driver/decimal_renderer/i__carry_i_5__2_0[1]
    SLICE_X42Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.885 r  bseg_driver/decimal_renderer/L_3c93bfee_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.885    bseg_driver/decimal_renderer/L_3c93bfee_remainder0__0_carry_n_0
    SLICE_X42Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.124 f  bseg_driver/decimal_renderer/L_3c93bfee_remainder0__0_carry__0/O[2]
                         net (fo=1, routed)           0.585     7.710    L_reg/L_3c93bfee_remainder0[6]
    SLICE_X44Y6          LUT3 (Prop_lut3_I2_O)        0.327     8.037 f  L_reg/i__carry__0_i_18/O
                         net (fo=10, routed)          0.806     8.843    L_reg/i__carry__0_i_18_n_0
    SLICE_X43Y8          LUT6 (Prop_lut6_I5_O)        0.332     9.175 r  L_reg/i__carry_i_17__0/O
                         net (fo=5, routed)           0.997    10.172    L_reg/i__carry_i_17__0_n_0
    SLICE_X45Y7          LUT6 (Prop_lut6_I5_O)        0.124    10.296 f  L_reg/i__carry__0_i_13/O
                         net (fo=4, routed)           0.986    11.282    L_reg/i__carry__0_i_13_n_0
    SLICE_X46Y8          LUT4 (Prop_lut4_I3_O)        0.124    11.406 f  L_reg/i__carry_i_13__0/O
                         net (fo=5, routed)           0.691    12.097    L_reg/i__carry_i_13__0_n_0
    SLICE_X46Y7          LUT5 (Prop_lut5_I2_O)        0.124    12.221 f  L_reg/i__carry_i_15__2/O
                         net (fo=3, routed)           0.925    13.146    L_reg/i__carry_i_15__2_n_0
    SLICE_X46Y7          LUT2 (Prop_lut2_I1_O)        0.156    13.302 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=1, routed)           0.347    13.649    bseg_driver/decimal_renderer/i__carry__0_i_10[0]
    SLICE_X44Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.757    14.406 r  bseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.406    bseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.645 f  bseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.087    15.732    L_reg/bseg_OBUF[10]_inst_i_32[2]
    SLICE_X50Y7          LUT5 (Prop_lut5_I2_O)        0.302    16.034 r  L_reg/i__carry_i_23/O
                         net (fo=15, routed)          1.083    17.116    L_reg/L_3c93bfee_remainder0_inferred__0/i__carry__1
    SLICE_X48Y7          LUT6 (Prop_lut6_I1_O)        0.124    17.240 f  L_reg/i__carry_i_14/O
                         net (fo=9, routed)           1.054    18.295    L_reg/i__carry_i_14_n_0
    SLICE_X48Y8          LUT6 (Prop_lut6_I1_O)        0.124    18.419 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.827    19.245    L_reg/bseg_OBUF[10]_inst_i_13_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I0_O)        0.124    19.369 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.741    20.111    L_reg/i__carry_i_12_n_0
    SLICE_X50Y8          LUT4 (Prop_lut4_I1_O)        0.124    20.235 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    20.235    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19_0[1]
    SLICE_X50Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.768 r  bseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.768    bseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.083 r  bseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.864    21.947    bseg_driver/decimal_renderer/L_3c93bfee_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X51Y9          LUT4 (Prop_lut4_I3_O)        0.307    22.254 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.797    23.051    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_39_n_0
    SLICE_X51Y10         LUT5 (Prop_lut5_I4_O)        0.124    23.175 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=3, routed)           0.837    24.012    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X49Y10         LUT6 (Prop_lut6_I2_O)        0.124    24.136 r  L_reg/bseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.806    24.942    L_reg/bseg_OBUF[10]_inst_i_15_n_0
    SLICE_X49Y9          LUT6 (Prop_lut6_I4_O)        0.124    25.066 r  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.984    26.050    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X51Y12         LUT4 (Prop_lut4_I0_O)        0.124    26.174 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.188    29.362    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.538    32.901 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    32.901    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_1893702607[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_1893702607[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE                         0.000     0.000 r  forLoop_idx_0_1893702607[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  forLoop_idx_0_1893702607[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     0.199    forLoop_idx_0_1893702607[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X62Y59         FDRE                                         r  forLoop_idx_0_1893702607[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_933324114[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_933324114[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE                         0.000     0.000 r  forLoop_idx_0_933324114[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  forLoop_idx_0_933324114[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     0.199    forLoop_idx_0_933324114[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X48Y20         FDRE                                         r  forLoop_idx_0_933324114[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1893702607[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_1893702607[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE                         0.000     0.000 r  forLoop_idx_0_1893702607[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  forLoop_idx_0_1893702607[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.206    forLoop_idx_0_1893702607[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X62Y59         FDRE                                         r  forLoop_idx_0_1893702607[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_933324114[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_933324114[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y20         FDRE                         0.000     0.000 r  forLoop_idx_0_933324114[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
    SLICE_X48Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  forLoop_idx_0_933324114[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.206    forLoop_idx_0_933324114[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X48Y20         FDRE                                         r  forLoop_idx_0_933324114[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE                         0.000     0.000 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y57         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_933324114[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_933324114[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE                         0.000     0.000 r  forLoop_idx_0_933324114[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
    SLICE_X30Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  forLoop_idx_0_933324114[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    forLoop_idx_0_933324114[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X30Y25         FDRE                                         r  forLoop_idx_0_933324114[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerclk/D_last_q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sm/D_decrease_timer_q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y12         FDRE                         0.000     0.000 r  timerclk/D_last_q_reg/C
    SLICE_X45Y12         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  timerclk/D_last_q_reg/Q
                         net (fo=1, routed)           0.054     0.182    sm/D_last_q_0
    SLICE_X45Y12         LUT6 (Prop_lut6_I1_O)        0.099     0.281 r  sm/D_decrease_timer_q_i_1/O
                         net (fo=1, routed)           0.000     0.281    sm/D_decrease_timer_q_i_1_n_0
    SLICE_X45Y12         FDRE                                         r  sm/D_decrease_timer_q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gameclk/D_last_q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sm/D_game_tick_q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y13         FDRE                         0.000     0.000 r  gameclk/D_last_q_reg/C
    SLICE_X45Y13         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  gameclk/D_last_q_reg/Q
                         net (fo=1, routed)           0.054     0.182    sm/D_last_q_1
    SLICE_X45Y13         LUT6 (Prop_lut6_I0_O)        0.099     0.281 r  sm/D_game_tick_q_i_1/O
                         net (fo=1, routed)           0.000     0.281    sm/D_game_tick_q_i_1_n_0
    SLICE_X45Y13         FDRE                                         r  sm/D_game_tick_q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sr3/D_mem_q_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.644%)  route 0.121ns (39.356%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE                         0.000     0.000 r  sr3/D_waddr_q_reg[0]/C
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.121     0.262    sr3/D_waddr_q_reg[0]_0[0]
    SLICE_X33Y19         LUT5 (Prop_lut5_I3_O)        0.045     0.307 r  sr3/D_mem_q[3][0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.307    sr3/D_mem_q[3][0]_i_1__1_n_0
    SLICE_X33Y19         FDRE                                         r  sr3/D_mem_q_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_accel_selector_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sm/D_accel_edge_buff_q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.227ns (71.396%)  route 0.091ns (28.604%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE                         0.000     0.000 r  sm/D_accel_selector_q_reg[1]/C
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  sm/D_accel_selector_q_reg[1]/Q
                         net (fo=3, routed)           0.091     0.219    sm/accel_edge/D_accel_selector_q[1]
    SLICE_X40Y18         LUT6 (Prop_lut6_I1_O)        0.099     0.318 r  sm/accel_edge/D_accel_edge_buff_q_i_1/O
                         net (fo=1, routed)           0.000     0.318    sm/D_accel_edge_buff_d
    SLICE_X40Y18         FDRE                                         r  sm/D_accel_edge_buff_q_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.182ns  (logic 0.670ns (10.837%)  route 5.512ns (89.163%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y80         FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=183, routed)         5.512     6.030    reset_cond/Q[0]
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.152     6.182 r  reset_cond/D_slowclk_dff_q[0]_i_1/O
                         net (fo=1, routed)           0.000     6.182    reset_cond_n_3
    SLICE_X29Y4          FDRE                                         r  D_slowclk_dff_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.447     4.852    clk_IBUF_BUFG
    SLICE_X29Y4          FDRE                                         r  D_slowclk_dff_q_reg[0]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.882ns  (logic 0.668ns (17.210%)  route 3.214ns (82.790%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y80         FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=183, routed)         3.214     3.732    reset_cond/Q[0]
    SLICE_X34Y29         LUT4 (Prop_lut4_I3_O)        0.150     3.882 r  reset_cond/D_slowclk_dff_q[2]_i_1/O
                         net (fo=1, routed)           0.000     3.882    reset_cond_n_0
    SLICE_X34Y29         FDRE                                         r  D_slowclk_dff_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.433     4.838    clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  D_slowclk_dff_q_reg[2]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.856ns  (logic 0.642ns (16.651%)  route 3.214ns (83.349%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y80         FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=183, routed)         3.214     3.732    reset_cond/Q[0]
    SLICE_X34Y29         LUT3 (Prop_lut3_I2_O)        0.124     3.856 r  reset_cond/D_slowclk_dff_q[1]_i_1/O
                         net (fo=1, routed)           0.000     3.856    reset_cond_n_2
    SLICE_X34Y29         FDRE                                         r  D_slowclk_dff_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.433     4.838    clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  D_slowclk_dff_q_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.557ns  (logic 0.208ns (13.363%)  route 1.349ns (86.637%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y80         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=183, routed)         1.349     1.513    reset_cond/Q[0]
    SLICE_X34Y29         LUT4 (Prop_lut4_I3_O)        0.044     1.557 r  reset_cond/D_slowclk_dff_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.557    reset_cond_n_0
    SLICE_X34Y29         FDRE                                         r  D_slowclk_dff_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.820     2.010    clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  D_slowclk_dff_q_reg[2]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.558ns  (logic 0.209ns (13.419%)  route 1.349ns (86.581%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y80         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=183, routed)         1.349     1.513    reset_cond/Q[0]
    SLICE_X34Y29         LUT3 (Prop_lut3_I2_O)        0.045     1.558 r  reset_cond/D_slowclk_dff_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.558    reset_cond_n_2
    SLICE_X34Y29         FDRE                                         r  D_slowclk_dff_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.820     2.010    clk_IBUF_BUFG
    SLICE_X34Y29         FDRE                                         r  D_slowclk_dff_q_reg[1]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.547ns  (logic 0.208ns (8.166%)  route 2.339ns (91.834%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y80         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=183, routed)         2.339     2.503    reset_cond/Q[0]
    SLICE_X29Y4          LUT2 (Prop_lut2_I1_O)        0.044     2.547 r  reset_cond/D_slowclk_dff_q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.547    reset_cond_n_3
    SLICE_X29Y4          FDRE                                         r  D_slowclk_dff_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.833     2.023    clk_IBUF_BUFG
    SLICE_X29Y4          FDRE                                         r  D_slowclk_dff_q_reg[0]/C





