<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="p1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema"/>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1506329822" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1506329822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1506329822" xil_pn:in_ck="-2136166840024109424" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1506329822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="rtl/alu.vhd"/>
      <outfile xil_pn:name="rtl/alu_control.vhd"/>
      <outfile xil_pn:name="rtl/control_unit.vhd"/>
      <outfile xil_pn:name="rtl/processor.vhd"/>
      <outfile xil_pn:name="rtl/reg_bank.vhd"/>
      <outfile xil_pn:name="sim/memory.vhd"/>
      <outfile xil_pn:name="sim/processor_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1506329822" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5296582893356823985" xil_pn:start_ts="1506329822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1506329822" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3221577922088966551" xil_pn:start_ts="1506329822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1506329822" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3649399851141588808" xil_pn:start_ts="1506329822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1506329822" xil_pn:in_ck="-2136166840024109424" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1506329822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="rtl/alu.vhd"/>
      <outfile xil_pn:name="rtl/alu_control.vhd"/>
      <outfile xil_pn:name="rtl/control_unit.vhd"/>
      <outfile xil_pn:name="rtl/processor.vhd"/>
      <outfile xil_pn:name="rtl/reg_bank.vhd"/>
      <outfile xil_pn:name="sim/memory.vhd"/>
      <outfile xil_pn:name="sim/processor_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1506329828" xil_pn:in_ck="-2136166840024109424" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-3978382966203562068" xil_pn:start_ts="1506329822">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
