<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › x86 › kernel › cpu › perfctr-watchdog.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>perfctr-watchdog.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * local apic based NMI watchdog for various CPUs.</span>
<span class="cm"> *</span>
<span class="cm"> * This file also handles reservation of performance counters for coordination</span>
<span class="cm"> * with other users (like oprofile).</span>
<span class="cm"> *</span>
<span class="cm"> * Note that these events normally don&#39;t tick when the CPU idles. This means</span>
<span class="cm"> * the frequency varies with CPU load.</span>
<span class="cm"> *</span>
<span class="cm"> * Original code for K7/P6 written by Keith Owens</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/percpu.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/bitops.h&gt;</span>
<span class="cp">#include &lt;linux/smp.h&gt;</span>
<span class="cp">#include &lt;asm/nmi.h&gt;</span>
<span class="cp">#include &lt;linux/kprobes.h&gt;</span>

<span class="cp">#include &lt;asm/apic.h&gt;</span>
<span class="cp">#include &lt;asm/perf_event.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * this number is calculated from Intel&#39;s MSR_P4_CRU_ESCR5 register and it&#39;s</span>
<span class="cm"> * offset from MSR_P4_BSU_ESCR0.</span>
<span class="cm"> *</span>
<span class="cm"> * It will be the max for all platforms (for now)</span>
<span class="cm"> */</span>
<span class="cp">#define NMI_MAX_COUNTER_BITS 66</span>

<span class="cm">/*</span>
<span class="cm"> * perfctr_nmi_owner tracks the ownership of the perfctr registers:</span>
<span class="cm"> * evtsel_nmi_owner tracks the ownership of the event selection</span>
<span class="cm"> * - different performance counters/ event selection may be reserved for</span>
<span class="cm"> *   different subsystems this reservation system just tries to coordinate</span>
<span class="cm"> *   things a little</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">DECLARE_BITMAP</span><span class="p">(</span><span class="n">perfctr_nmi_owner</span><span class="p">,</span> <span class="n">NMI_MAX_COUNTER_BITS</span><span class="p">);</span>
<span class="k">static</span> <span class="n">DECLARE_BITMAP</span><span class="p">(</span><span class="n">evntsel_nmi_owner</span><span class="p">,</span> <span class="n">NMI_MAX_COUNTER_BITS</span><span class="p">);</span>

<span class="cm">/* converts an msr to an appropriate reservation bit */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">nmi_perfctr_msr_to_bit</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">msr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* returns the bit offset of the performance counter register */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">x86_vendor</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">X86_VENDOR_AMD</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">msr</span> <span class="o">&gt;=</span> <span class="n">MSR_F15H_PERF_CTR</span><span class="p">)</span>
			<span class="k">return</span> <span class="p">(</span><span class="n">msr</span> <span class="o">-</span> <span class="n">MSR_F15H_PERF_CTR</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">msr</span> <span class="o">-</span> <span class="n">MSR_K7_PERFCTR0</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">X86_VENDOR_INTEL</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has</span><span class="p">(</span><span class="o">&amp;</span><span class="n">boot_cpu_data</span><span class="p">,</span> <span class="n">X86_FEATURE_ARCH_PERFMON</span><span class="p">))</span>
			<span class="k">return</span> <span class="n">msr</span> <span class="o">-</span> <span class="n">MSR_ARCH_PERFMON_PERFCTR0</span><span class="p">;</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">x86</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">6</span>:
			<span class="k">return</span> <span class="n">msr</span> <span class="o">-</span> <span class="n">MSR_P6_PERFCTR0</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">15</span>:
			<span class="k">return</span> <span class="n">msr</span> <span class="o">-</span> <span class="n">MSR_P4_BPU_PERFCTR0</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * converts an msr to an appropriate reservation bit</span>
<span class="cm"> * returns the bit offset of the event selection register</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">nmi_evntsel_msr_to_bit</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">msr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* returns the bit offset of the event selection register */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">x86_vendor</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">X86_VENDOR_AMD</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">msr</span> <span class="o">&gt;=</span> <span class="n">MSR_F15H_PERF_CTL</span><span class="p">)</span>
			<span class="k">return</span> <span class="p">(</span><span class="n">msr</span> <span class="o">-</span> <span class="n">MSR_F15H_PERF_CTL</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">msr</span> <span class="o">-</span> <span class="n">MSR_K7_EVNTSEL0</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">X86_VENDOR_INTEL</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">cpu_has</span><span class="p">(</span><span class="o">&amp;</span><span class="n">boot_cpu_data</span><span class="p">,</span> <span class="n">X86_FEATURE_ARCH_PERFMON</span><span class="p">))</span>
			<span class="k">return</span> <span class="n">msr</span> <span class="o">-</span> <span class="n">MSR_ARCH_PERFMON_EVENTSEL0</span><span class="p">;</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">boot_cpu_data</span><span class="p">.</span><span class="n">x86</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">6</span>:
			<span class="k">return</span> <span class="n">msr</span> <span class="o">-</span> <span class="n">MSR_P6_EVNTSEL0</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">15</span>:
			<span class="k">return</span> <span class="n">msr</span> <span class="o">-</span> <span class="n">MSR_P4_BSU_ESCR0</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="p">}</span>

<span class="cm">/* checks for a bit availability (hack for oprofile) */</span>
<span class="kt">int</span> <span class="nf">avail_to_resrv_perfctr_nmi_bit</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">counter</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">counter</span> <span class="o">&gt;</span> <span class="n">NMI_MAX_COUNTER_BITS</span><span class="p">);</span>

	<span class="k">return</span> <span class="o">!</span><span class="n">test_bit</span><span class="p">(</span><span class="n">counter</span><span class="p">,</span> <span class="n">perfctr_nmi_owner</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">avail_to_resrv_perfctr_nmi_bit</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">reserve_perfctr_nmi</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">msr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">counter</span><span class="p">;</span>

	<span class="n">counter</span> <span class="o">=</span> <span class="n">nmi_perfctr_msr_to_bit</span><span class="p">(</span><span class="n">msr</span><span class="p">);</span>
	<span class="cm">/* register not managed by the allocator? */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">counter</span> <span class="o">&gt;</span> <span class="n">NMI_MAX_COUNTER_BITS</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">test_and_set_bit</span><span class="p">(</span><span class="n">counter</span><span class="p">,</span> <span class="n">perfctr_nmi_owner</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">reserve_perfctr_nmi</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">release_perfctr_nmi</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">msr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">counter</span><span class="p">;</span>

	<span class="n">counter</span> <span class="o">=</span> <span class="n">nmi_perfctr_msr_to_bit</span><span class="p">(</span><span class="n">msr</span><span class="p">);</span>
	<span class="cm">/* register not managed by the allocator? */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">counter</span> <span class="o">&gt;</span> <span class="n">NMI_MAX_COUNTER_BITS</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">clear_bit</span><span class="p">(</span><span class="n">counter</span><span class="p">,</span> <span class="n">perfctr_nmi_owner</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">release_perfctr_nmi</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">reserve_evntsel_nmi</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">msr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">counter</span><span class="p">;</span>

	<span class="n">counter</span> <span class="o">=</span> <span class="n">nmi_evntsel_msr_to_bit</span><span class="p">(</span><span class="n">msr</span><span class="p">);</span>
	<span class="cm">/* register not managed by the allocator? */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">counter</span> <span class="o">&gt;</span> <span class="n">NMI_MAX_COUNTER_BITS</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">test_and_set_bit</span><span class="p">(</span><span class="n">counter</span><span class="p">,</span> <span class="n">evntsel_nmi_owner</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">reserve_evntsel_nmi</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">release_evntsel_nmi</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">msr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">counter</span><span class="p">;</span>

	<span class="n">counter</span> <span class="o">=</span> <span class="n">nmi_evntsel_msr_to_bit</span><span class="p">(</span><span class="n">msr</span><span class="p">);</span>
	<span class="cm">/* register not managed by the allocator? */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">counter</span> <span class="o">&gt;</span> <span class="n">NMI_MAX_COUNTER_BITS</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">clear_bit</span><span class="p">(</span><span class="n">counter</span><span class="p">,</span> <span class="n">evntsel_nmi_owner</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">release_evntsel_nmi</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
