$date
	Sat Oct 22 20:09:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#256493
b111 !
1"
#256494
b111 &
b111 %
1$
#256495
0"
#256498
b10110 &
b10110 %
#256502
b1011 &
b1011 %
#256506
b100010 &
b100010 %
#256510
b10001 &
b10001 %
#256514
b110100 &
b110100 %
#256518
b11010 &
b11010 %
#256522
b1101 &
b1101 %
#256526
b101000 &
b101000 %
#256530
b10100 &
b10100 %
#256534
b1010 &
b1010 %
#256538
b101 &
b101 %
#256542
b10000 &
b10000 %
#256546
b1000 &
b1000 %
#256550
b100 &
b100 %
#256554
b10 &
b10 %
#256558
b1 &
1#
b1 %
#256562
b0 &
b0 %
0#
0$
#1319456
b1010 !
1"
#1319458
b1010 &
b1010 %
1$
#1319459
0"
#1319462
b101 &
b101 %
#1319466
b10000 &
b10000 %
#1319470
b1000 &
b1000 %
#1319474
b100 &
b100 %
#1319478
b10 &
b10 %
#1319482
b1 &
b1 %
1#
#1319486
b0 &
0#
b0 %
0$
#2253733
b11 !
1"
#2253734
b11 &
b11 %
1$
#2253735
0"
#2253738
b1010 &
b1010 %
#2253742
b101 &
b101 %
#2253746
b10000 &
b10000 %
#2253750
b1000 &
b1000 %
#2253754
b100 &
b100 %
#2253758
b10 &
b10 %
#2253762
b1 &
b1 %
1#
#2253766
b0 &
0#
b0 %
0$
#4500012
