# FIFO_Verilog
Async Write/Read FIFO Implementation on the Verilog with custom Depth/Width.

There is a different memory spaces for write and read operations.

Design Sources in "./src/design/".

Simulation Testbenches in "./src/sim/".

For impatients simulation results in "./other/sim_result/".

Reset is asynchronous.