

================================================================
== Vitis HLS Report for 'rx_sar_table'
================================================================
* Date:           Tue Jul 19 06:12:23 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.033 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  16.000 ns|  16.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.16>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxApp2rxSar_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxApp2rxSar_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxApp2rxSar_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %rxEng2rxSar_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %rxEng2rxSar_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %rxEng2rxSar_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxSar2rxApp_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxSar2rxApp_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxSar2rxApp_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %rxSar2rxEng_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %rxSar2rxEng_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %rxSar2rxEng_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxSar2txEng_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxSar2txEng_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxSar2txEng_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng2rxSar_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng2rxSar_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng2rxSar_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %rxSar2rxEng_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %rxEng2rxSar_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxSar2rxApp_upd_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxApp2rxSar_upd_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i96 %rxSar2txEng_rsp, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %txEng2rxSar_req, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:43]   --->   Operation 31 'specpipeline' 'specpipeline_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln51 = specmemcore void @_ssdm_op_SpecMemCore, i32 %rx_table_recvd_V, i64 666, i64 18, i64 18446744073709551615" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:51]   --->   Operation 32 'specmemcore' 'specmemcore_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln51 = specmemcore void @_ssdm_op_SpecMemCore, i18 %rx_table_appd_V, i64 666, i64 18, i64 18446744073709551615" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:51]   --->   Operation 33 'specmemcore' 'specmemcore_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln51 = specmemcore void @_ssdm_op_SpecMemCore, i4 %rx_table_win_shift_V, i64 666, i64 18, i64 18446744073709551615" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:51]   --->   Operation 34 'specmemcore' 'specmemcore_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln51 = specmemcore void @_ssdm_op_SpecMemCore, i32 %rx_table_head_V, i64 666, i64 18, i64 18446744073709551615" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:51]   --->   Operation 35 'specmemcore' 'specmemcore_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln51 = specmemcore void @_ssdm_op_SpecMemCore, i32 %rx_table_offset_V, i64 666, i64 18, i64 18446744073709551615" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:51]   --->   Operation 36 'specmemcore' 'specmemcore_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln51 = specmemcore void @_ssdm_op_SpecMemCore, i1 %rx_table_gap, i64 666, i64 18, i64 18446744073709551615" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:51]   --->   Operation 37 'specmemcore' 'specmemcore_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %txEng2rxSar_req, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 38 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %tmp_i, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:59]   --->   Operation 39 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.16ns)   --->   "%addr_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %txEng2rxSar_req" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 40 'read' 'addr_V' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 1.43>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_i_250 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i96P0A, i96 %rxApp2rxSar_upd_req, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 41 'nbreadreq' 'tmp_i_250' <Predicate = (!tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 2> <FIFO>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %tmp_i_250, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:77]   --->   Operation 42 'br' 'br_ln77' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.16ns)   --->   "%rxApp2rxSar_upd_req_read = read i96 @_ssdm_op_Read.ap_fifo.volatile.i96P0A, i96 %rxApp2rxSar_upd_req" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 43 'read' 'rxApp2rxSar_upd_req_read' <Predicate = (!tmp_i & tmp_i_250)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 2> <FIFO>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i96 %rxApp2rxSar_upd_req_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'trunc' 'trunc_ln145' <Predicate = (!tmp_i & tmp_i_250)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_sessionID_V = trunc i96 %rxApp2rxSar_upd_req_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'trunc' 'tmp_sessionID_V' <Predicate = (!tmp_i & tmp_i_250)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_appd_V = partselect i18 @_ssdm_op_PartSelect.i18.i96.i32.i32, i96 %rxApp2rxSar_upd_req_read, i32 32, i32 49" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 46 'partselect' 'tmp_appd_V' <Predicate = (!tmp_i & tmp_i_250)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_write_V = bitselect i1 @_ssdm_op_BitSelect.i1.i96.i32, i96 %rxApp2rxSar_upd_req_read, i32 64" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 47 'bitselect' 'tmp_write_V' <Predicate = (!tmp_i & tmp_i_250)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %tmp_write_V, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:80]   --->   Operation 48 'br' 'br_ln80' <Predicate = (!tmp_i & tmp_i_250)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i96.i32.i32, i96 %rxApp2rxSar_upd_req_read, i32 65, i32 95" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 49 'partselect' 'tmp' <Predicate = (!tmp_i & tmp_i_250 & !tmp_write_V)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_s = partselect i14 @_ssdm_op_PartSelect.i14.i96.i32.i32, i96 %rxApp2rxSar_upd_req_read, i32 50, i32 63" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 50 'partselect' 'tmp_s' <Predicate = (!tmp_i & tmp_i_250 & !tmp_write_V)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.43>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_6_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i192P0A, i192 %rxEng2rxSar_upd_req, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 51 'nbreadreq' 'tmp_6_i' <Predicate = (!tmp_i & !tmp_i_250)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 2> <FIFO>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln90 = br i1 %tmp_6_i, void %rx_sar_table.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:90]   --->   Operation 52 'br' 'br_ln90' <Predicate = (!tmp_i & !tmp_i_250)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.16ns)   --->   "%rxEng2rxSar_upd_req_read = read i192 @_ssdm_op_Read.ap_fifo.volatile.i192P0A, i192 %rxEng2rxSar_upd_req" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'read' 'rxEng2rxSar_upd_req_read' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 2> <FIFO>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_sessionID_V_3 = trunc i192 %rxEng2rxSar_upd_req_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'trunc' 'tmp_sessionID_V_3' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_recvd_V = partselect i32 @_ssdm_op_PartSelect.i32.i192.i32.i32, i192 %rxEng2rxSar_upd_req_read, i32 32, i32 63" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'partselect' 'tmp_recvd_V' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_win_shift_V = partselect i4 @_ssdm_op_PartSelect.i4.i192.i32.i32, i192 %rxEng2rxSar_upd_req_read, i32 64, i32 67" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'partselect' 'tmp_win_shift_V' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_write_V_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i32, i192 %rxEng2rxSar_upd_req_read, i32 72" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 57 'bitselect' 'tmp_write_V_2' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_init_V = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i32, i192 %rxEng2rxSar_upd_req_read, i32 80" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'bitselect' 'tmp_init_V' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_head_V = partselect i32 @_ssdm_op_PartSelect.i32.i192.i32.i32, i192 %rxEng2rxSar_upd_req_read, i32 96, i32 127" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 59 'partselect' 'tmp_head_V' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_offset_V = partselect i32 @_ssdm_op_PartSelect.i32.i192.i32.i32, i192 %rxEng2rxSar_upd_req_read, i32 128, i32 159" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 60 'partselect' 'tmp_offset_V' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%in_recvd_gap = bitselect i1 @_ssdm_op_BitSelect.i1.i192.i32, i192 %rxEng2rxSar_upd_req_read, i32 160" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'bitselect' 'in_recvd_gap' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %tmp_write_V_2, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:93]   --->   Operation 62 'br' 'br_ln93' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln99 = br i1 %tmp_init_V, void %rx_sar_table.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:99]   --->   Operation 63 'br' 'br_ln99' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & tmp_write_V_2)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln208_6 = partselect i18 @_ssdm_op_PartSelect.i18.i192.i32.i32, i192 %rxEng2rxSar_upd_req_read, i32 32, i32 49"   --->   Operation 64 'partselect' 'trunc_ln208_6' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & tmp_write_V_2 & tmp_init_V)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.20>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln534_11 = zext i10 %tmp_sessionID_V_3"   --->   Operation 65 'zext' 'zext_ln534_11' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%rx_table_recvd_V_addr_1 = getelementptr i32 %rx_table_recvd_V, i64 0, i64 %zext_ln534_11"   --->   Operation 66 'getelementptr' 'rx_table_recvd_V_addr_1' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%rx_table_head_V_addr = getelementptr i32 %rx_table_head_V, i64 0, i64 %zext_ln534_11" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:96]   --->   Operation 67 'getelementptr' 'rx_table_head_V_addr' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%rx_table_offset_V_addr = getelementptr i32 %rx_table_offset_V, i64 0, i64 %zext_ln534_11" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:97]   --->   Operation 68 'getelementptr' 'rx_table_offset_V_addr' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%rx_table_gap_addr = getelementptr i1 %rx_table_gap, i64 0, i64 %zext_ln534_11" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:98]   --->   Operation 69 'getelementptr' 'rx_table_gap_addr' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%rx_table_appd_V_addr_2 = getelementptr i18 %rx_table_appd_V, i64 0, i64 %zext_ln534_11" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:109]   --->   Operation 70 'getelementptr' 'rx_table_appd_V_addr_2' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & !tmp_write_V_2)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%rx_table_win_shift_V_addr_1 = getelementptr i4 %rx_table_win_shift_V, i64 0, i64 %zext_ln534_11" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:109]   --->   Operation 71 'getelementptr' 'rx_table_win_shift_V_addr_1' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & !tmp_write_V_2)> <Delay = 0.00>
ST_4 : Operation 72 [2/2] (1.20ns)   --->   "%rx_table_recvd_V_load = load i10 %rx_table_recvd_V_addr_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 72 'load' 'rx_table_recvd_V_load' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & !tmp_write_V_2)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 73 [2/2] (1.20ns)   --->   "%rx_table_appd_V_load_1 = load i10 %rx_table_appd_V_addr_2" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 73 'load' 'rx_table_appd_V_load_1' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & !tmp_write_V_2)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 1000> <RAM>
ST_4 : Operation 74 [2/2] (1.17ns)   --->   "%rx_table_win_shift_V_load = load i10 %rx_table_win_shift_V_addr_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 74 'load' 'rx_table_win_shift_V_load' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & !tmp_write_V_2)> <Delay = 1.17> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 1000> <RAM>
ST_4 : Operation 75 [2/2] (1.20ns)   --->   "%rx_table_head_V_load = load i10 %rx_table_head_V_addr" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 75 'load' 'rx_table_head_V_load' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & !tmp_write_V_2)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 76 [2/2] (1.20ns)   --->   "%rx_table_offset_V_load = load i10 %rx_table_offset_V_addr" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 76 'load' 'rx_table_offset_V_load' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & !tmp_write_V_2)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 77 [2/2] (1.17ns)   --->   "%rx_table_gap_load = load i10 %rx_table_gap_addr" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 77 'load' 'rx_table_gap_load' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & !tmp_write_V_2)> <Delay = 1.17> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 1000> <RAM>
ST_4 : Operation 78 [1/1] (1.20ns)   --->   "%store_ln95 = store i32 %tmp_recvd_V, i10 %rx_table_recvd_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:95]   --->   Operation 78 'store' 'store_ln95' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & tmp_write_V_2)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 79 [1/1] (1.20ns)   --->   "%store_ln96 = store i32 %tmp_head_V, i10 %rx_table_head_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:96]   --->   Operation 79 'store' 'store_ln96' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & tmp_write_V_2)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 80 [1/1] (1.20ns)   --->   "%store_ln97 = store i32 %tmp_offset_V, i10 %rx_table_offset_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:97]   --->   Operation 80 'store' 'store_ln97' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & tmp_write_V_2)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 81 [1/1] (1.17ns)   --->   "%store_ln98 = store i1 %in_recvd_gap, i10 %rx_table_gap_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:98]   --->   Operation 81 'store' 'store_ln98' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & tmp_write_V_2)> <Delay = 1.17> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 1000> <RAM>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%rx_table_appd_V_addr_3 = getelementptr i18 %rx_table_appd_V, i64 0, i64 %zext_ln534_11" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:101]   --->   Operation 82 'getelementptr' 'rx_table_appd_V_addr_3' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & tmp_write_V_2 & tmp_init_V)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.20ns)   --->   "%store_ln101 = store i18 %trunc_ln208_6, i10 %rx_table_appd_V_addr_3" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:101]   --->   Operation 83 'store' 'store_ln101' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & tmp_write_V_2 & tmp_init_V)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 1000> <RAM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%rx_table_win_shift_V_addr_2 = getelementptr i4 %rx_table_win_shift_V, i64 0, i64 %zext_ln534_11" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:103]   --->   Operation 84 'getelementptr' 'rx_table_win_shift_V_addr_2' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & tmp_write_V_2 & tmp_init_V)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (1.17ns)   --->   "%store_ln103 = store i4 %tmp_win_shift_V, i10 %rx_table_win_shift_V_addr_2" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:103]   --->   Operation 85 'store' 'store_ln103' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & tmp_write_V_2 & tmp_init_V)> <Delay = 1.17> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 1000> <RAM>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln105 = br void %rx_sar_table.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:105]   --->   Operation 86 'br' 'br_ln105' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & tmp_write_V_2 & tmp_init_V)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln534_10 = zext i10 %tmp_sessionID_V"   --->   Operation 87 'zext' 'zext_ln534_10' <Predicate = (!tmp_i & tmp_i_250)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%rx_table_appd_V_addr_1 = getelementptr i18 %rx_table_appd_V, i64 0, i64 %zext_ln534_10" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:82]   --->   Operation 88 'getelementptr' 'rx_table_appd_V_addr_1' <Predicate = (!tmp_i & tmp_i_250)> <Delay = 0.00>
ST_4 : Operation 89 [2/2] (1.20ns)   --->   "%rx_table_appd_V_load = load i10 %rx_table_appd_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:86]   --->   Operation 89 'load' 'rx_table_appd_V_load' <Predicate = (!tmp_i & tmp_i_250 & !tmp_write_V)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 1000> <RAM>
ST_4 : Operation 90 [1/1] (1.20ns)   --->   "%store_ln82 = store i18 %tmp_appd_V, i10 %rx_table_appd_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:82]   --->   Operation 90 'store' 'store_ln82' <Predicate = (!tmp_i & tmp_i_250 & tmp_write_V)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 1000> <RAM>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln83 = br void %rx_sar_table.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:83]   --->   Operation 91 'br' 'br_ln83' <Predicate = (!tmp_i & tmp_i_250 & tmp_write_V)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i16 %addr_V"   --->   Operation 92 'zext' 'zext_ln534' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%rx_table_recvd_V_addr = getelementptr i32 %rx_table_recvd_V, i64 0, i64 %zext_ln534" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:62]   --->   Operation 93 'getelementptr' 'rx_table_recvd_V_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%rx_table_appd_V_addr = getelementptr i18 %rx_table_appd_V, i64 0, i64 %zext_ln534" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:62]   --->   Operation 94 'getelementptr' 'rx_table_appd_V_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%rx_table_win_shift_V_addr = getelementptr i4 %rx_table_win_shift_V, i64 0, i64 %zext_ln534" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:62]   --->   Operation 95 'getelementptr' 'rx_table_win_shift_V_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 96 [2/2] (1.20ns)   --->   "%entry_recvd_V = load i10 %rx_table_recvd_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:62]   --->   Operation 96 'load' 'entry_recvd_V' <Predicate = (tmp_i)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 97 [2/2] (1.20ns)   --->   "%entry_appd_V = load i10 %rx_table_appd_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:62]   --->   Operation 97 'load' 'entry_appd_V' <Predicate = (tmp_i)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 1000> <RAM>
ST_4 : Operation 98 [2/2] (1.17ns)   --->   "%entry_win_shift_V = load i10 %rx_table_win_shift_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:62]   --->   Operation 98 'load' 'entry_win_shift_V' <Predicate = (tmp_i)> <Delay = 1.17> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 1000> <RAM>

State 5 <SV = 4> <Delay = 1.99>
ST_5 : Operation 99 [1/2] (1.20ns)   --->   "%rx_table_recvd_V_load = load i10 %rx_table_recvd_V_addr_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 99 'load' 'rx_table_recvd_V_load' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & !tmp_write_V_2)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 100 [1/2] (1.20ns)   --->   "%rx_table_appd_V_load_1 = load i10 %rx_table_appd_V_addr_2" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 100 'load' 'rx_table_appd_V_load_1' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & !tmp_write_V_2)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 1000> <RAM>
ST_5 : Operation 101 [1/2] (1.17ns)   --->   "%rx_table_win_shift_V_load = load i10 %rx_table_win_shift_V_addr_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 101 'load' 'rx_table_win_shift_V_load' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & !tmp_write_V_2)> <Delay = 1.17> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 1000> <RAM>
ST_5 : Operation 102 [1/2] (1.20ns)   --->   "%rx_table_head_V_load = load i10 %rx_table_head_V_addr" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 102 'load' 'rx_table_head_V_load' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & !tmp_write_V_2)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 103 [1/2] (1.20ns)   --->   "%rx_table_offset_V_load = load i10 %rx_table_offset_V_addr" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 103 'load' 'rx_table_offset_V_load' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & !tmp_write_V_2)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 104 [1/2] (1.17ns)   --->   "%rx_table_gap_load = load i10 %rx_table_gap_addr" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 104 'load' 'rx_table_gap_load' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & !tmp_write_V_2)> <Delay = 1.17> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 1> <Depth = 1000> <RAM>
ST_5 : Operation 105 [1/2] (1.20ns)   --->   "%rx_table_appd_V_load = load i10 %rx_table_appd_V_addr_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:86]   --->   Operation 105 'load' 'rx_table_appd_V_load' <Predicate = (!tmp_i & tmp_i_250 & !tmp_write_V)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 1000> <RAM>
ST_5 : Operation 106 [1/2] (1.20ns)   --->   "%entry_recvd_V = load i10 %rx_table_recvd_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:62]   --->   Operation 106 'load' 'entry_recvd_V' <Predicate = (tmp_i)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1000> <RAM>
ST_5 : Operation 107 [1/2] (1.20ns)   --->   "%entry_appd_V = load i10 %rx_table_appd_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:62]   --->   Operation 107 'load' 'entry_appd_V' <Predicate = (tmp_i)> <Delay = 1.20> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 18> <Depth = 1000> <RAM>
ST_5 : Operation 108 [1/2] (1.17ns)   --->   "%entry_win_shift_V = load i10 %rx_table_win_shift_V_addr" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:62]   --->   Operation 108 'load' 'entry_win_shift_V' <Predicate = (tmp_i)> <Delay = 1.17> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 1000> <RAM>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node actualWindowSize)   --->   "%trunc_ln208 = trunc i32 %entry_recvd_V"   --->   Operation 109 'trunc' 'trunc_ln208' <Predicate = (tmp_i)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node actualWindowSize)   --->   "%xor_ln213 = xor i18 %trunc_ln208, i18 262143"   --->   Operation 110 'xor' 'xor_ln213' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.79ns) (out node of the LUT)   --->   "%actualWindowSize = add i18 %entry_appd_V, i18 %xor_ln213"   --->   Operation 111 'add' 'actualWindowSize' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.03>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_67_i = bitconcatenate i161 @_ssdm_op_BitConcatenate.i161.i1.i32.i32.i28.i4.i14.i18.i32, i1 %rx_table_gap_load, i32 %rx_table_offset_V_load, i32 %rx_table_head_V_load, i28 0, i4 %rx_table_win_shift_V_load, i14 0, i18 %rx_table_appd_V_load_1, i32 %rx_table_recvd_V_load" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 112 'bitconcatenate' 'tmp_67_i' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & !tmp_write_V_2)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln174_17 = zext i161 %tmp_67_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 113 'zext' 'zext_ln174_17' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & !tmp_write_V_2)> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i192P0A, i192 %rxSar2rxEng_upd_rsp, i192 %zext_ln174_17" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 114 'write' 'write_ln174' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & !tmp_write_V_2)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 2> <FIFO>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void %rx_sar_table.exit"   --->   Operation 115 'br' 'br_ln0' <Predicate = (!tmp_i & !tmp_i_250 & tmp_6_i & !tmp_write_V_2)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i31.i1.i14.i18.i32, i31 %tmp, i1 0, i14 %tmp_s, i18 %rx_table_appd_V_load, i32 %trunc_ln145" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 116 'bitconcatenate' 'or_ln' <Predicate = (!tmp_i & tmp_i_250 & !tmp_write_V)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%or_ln174 = or i96 %or_ln, i96 18446744073709551616" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 117 'or' 'or_ln174' <Predicate = (!tmp_i & tmp_i_250 & !tmp_write_V)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i96P0A, i96 %rxSar2rxApp_upd_rsp, i96 %or_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 118 'write' 'write_ln174' <Predicate = (!tmp_i & tmp_i_250 & !tmp_write_V)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 2> <FIFO>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln0 = br void %rx_sar_table.exit"   --->   Operation 119 'br' 'br_ln0' <Predicate = (!tmp_i & tmp_i_250 & !tmp_write_V)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln546 = zext i18 %actualWindowSize"   --->   Operation 120 'zext' 'zext_ln546' <Predicate = (tmp_i)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln799 = zext i4 %entry_win_shift_V"   --->   Operation 121 'zext' 'zext_ln799' <Predicate = (tmp_i)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.86ns)   --->   "%lshr_ln799 = lshr i31 %zext_ln546, i31 %zext_ln799"   --->   Operation 122 'lshr' 'lshr_ln799' <Predicate = (tmp_i)> <Delay = 0.86> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%reply_windowSize_V = trunc i31 %lshr_ln799"   --->   Operation 123 'trunc' 'reply_windowSize_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_66_i = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i12.i4.i32, i16 %reply_windowSize_V, i12 0, i4 %entry_win_shift_V, i32 %entry_recvd_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 124 'bitconcatenate' 'tmp_66_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i64 %tmp_66_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 125 'zext' 'zext_ln174' <Predicate = (tmp_i)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i96P0A, i96 %rxSar2txEng_rsp, i96 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 126 'write' 'write_ln174' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 96> <Depth = 2> <FIFO>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln75 = br void %rx_sar_table.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:75]   --->   Operation 127 'br' 'br_ln75' <Predicate = (tmp_i)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 128 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 1.17ns
The critical path consists of the following:
	fifo read on port 'txEng2rxSar_req' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [122]  (1.17 ns)

 <State 2>: 1.44ns
The critical path consists of the following:
	fifo read on port 'rxApp2rxSar_upd_req' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [102]  (1.17 ns)
	blocking operation 0.269 ns on control path)

 <State 3>: 1.44ns
The critical path consists of the following:
	fifo read on port 'rxEng2rxSar_upd_req' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [60]  (1.17 ns)
	blocking operation 0.269 ns on control path)

 <State 4>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('rx_table_appd_V_addr_1', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:82) [108]  (0 ns)
	'load' operation ('rx_table_appd_V_load', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:86) on array 'rx_table_appd_V' [111]  (1.2 ns)

 <State 5>: 2ns
The critical path consists of the following:
	'load' operation ('entry.recvd.V', /home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/rx_sar_table/rx_sar_table.cpp:62) on array 'rx_table_recvd_V' [127]  (1.2 ns)
	'xor' operation ('xor_ln213') [131]  (0 ns)
	'add' operation ('actualWindowSize') [132]  (0.797 ns)

 <State 6>: 2.03ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln799') [135]  (0.865 ns)
	fifo write on port 'rxSar2txEng_rsp' (/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [139]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
