{
    "hands_on_practices": [
        {
            "introduction": "The fundamental promise of wide-bandgap semiconductors lies in their ability to sustain much higher electric fields before breakdown. This practice connects this core material property, the critical electric field ($E_{\\text{crit}}$), to a key device performance metric. By analyzing a charge-balanced superjunction architecture, you will derive from first principles how Silicon Carbide's superior $E_{\\text{crit}}$ enables a dramatic reduction in specific on-resistance ($R_{\\text{on,sp}}$) compared to traditional Silicon, providing a quantitative understanding of its advantage in high-voltage power electronics .",
            "id": "4312539",
            "problem": "A charge-balanced superjunction Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) for high-voltage power electronics consists of alternating, laterally adjacent, equally doped $p$-type and $n$-type pillars of width $w$ and doping magnitude $N$. In the drift region, breakdown occurs when the maximum electric field reaches the material’s critical electric field $E_{\\text{crit}}$. Assume one-dimensional depletion with uniform donor/acceptor densities and use Gauss’s law in differential form to relate the electric field to space charge.\n\nStarting from the fundamental relations\n- Poisson’s equation in one dimension, $\\frac{dE(x)}{dx} = \\frac{qN}{\\varepsilon}$ in a uniformly doped, fully depleted region,\n- the definition of breakdown as the condition $E_{\\text{max}} = E_{\\text{crit}}$,\n- the drift resistivity $\\rho = \\frac{1}{q\\mu N}$ with electron mobility $\\mu$ and carrier density $N$ in the $n$-type pillar,\nderive from first principles:\n1. The total lateral depletion width across a symmetric $p$-$n$ junction formed by adjacent pillars at breakdown in terms of $E_{\\text{crit}}$, $\\varepsilon$, and $N$, and hence the constraint that guarantees full lateral depletion of a pillar of width $w$.\n2. The specific on-resistance $R_{\\text{on,sp}}$ of the superjunction drift region at a specified breakdown voltage $V_{\\text{B}}$, assuming a nearly rectangular vertical electric-field distribution up to $E_{\\text{crit}}$ and that $N$ is chosen at the limit imposed by full lateral depletion.\n\nUse your derived expressions to compute the improvement factor in specific on-resistance comparing Silicon Carbide (SiC) to Silicon (Si) for the same $V_{\\text{B}}$ and $w$. Take the material parameters:\n- $E_{\\text{crit,Si}} = 0.3 \\times 10^{6}\\ \\text{V/cm}$, $E_{\\text{crit,SiC}} = 2.5 \\times 10^{6}\\ \\text{V/cm}$,\n- $\\varepsilon_{\\text{Si}} = 11.7\\,\\varepsilon_{0}$, $\\varepsilon_{\\text{SiC}} = 9.7\\,\\varepsilon_{0}$, with $\\varepsilon_{0}$ the vacuum permittivity,\n- electron mobilities $\\mu_{\\text{Si}} = 1350\\ \\text{cm}^{2}\\!/\\!\\text{V}\\cdot\\text{s}$, $\\mu_{\\text{SiC}} = 900\\ \\text{cm}^{2}\\!/\\!\\text{V}\\cdot\\text{s}$,\nand adopt $V_{\\text{B}} = 1200\\ \\text{V}$ and $w = 1.0\\ \\mu\\text{m}$.\n\nExpress the improvement factor as the ratio $R_{\\text{on,sp}}^{\\text{(Si)}}/R_{\\text{on,sp}}^{\\text{(SiC)}}$ and round your final numerical answer to three significant figures. The improvement factor is dimensionless, so report it as a pure number with no units in the final answer.",
            "solution": "The problem requires the derivation of key performance metrics for a superjunction MOSFET and a subsequent comparison between Silicon (Si) and Silicon Carbide (SiC) implementations. The solution is developed in three stages:\n1.  Derivation of the relationship between pillar doping $N$ and width $w$ under the constraint of full lateral depletion.\n2.  Derivation of the specific on-resistance $R_{\\text{on,sp}}$ as a function of breakdown voltage $V_{\\text{B}}$ and material parameters.\n3.  Calculation of the improvement factor of SiC over Si.\n\n**1. Lateral Depletion and Doping Constraint**\n\nA superjunction device consists of alternating $p$-type and $n$-type pillars. For optimal performance, these pillars must be fully depleted in the off-state. Considering a single $n$-type pillar of width $w$ centered at $x=0$, we integrate Poisson's equation $\\frac{dE_x}{dx} = \\frac{qN}{\\varepsilon}$ with the boundary condition $E_x(0) = 0$ to get the lateral electric field $E_x(x) = \\frac{qN}{\\varepsilon}x$. The field is maximum at the pillar edge ($x=w/2$). To avoid lateral breakdown, this field must be less than or equal to the critical field, $E_{\\text{crit}}$. At the design limit:\n$$\nE_{x, \\text{max}} = \\frac{qNw}{2\\varepsilon} = E_{\\text{crit}}\n$$\nThis gives the fundamental charge balance constraint for a superjunction: $Nw = \\frac{2\\varepsilon E_{\\text{crit}}}{q}$. This guarantees full lateral depletion of a pillar of width $w$. The total lateral depletion width across the junction is simply $w$.\n\n**2. Specific On-Resistance ($R_{\\text{on,sp}}$)**\n\nThe specific on-resistance is $R_{\\text{on,sp}} = \\rho L_d = \\frac{L_d}{q\\mu N}$, where $L_d$ is the drift length and $\\mu$ is the electron mobility.\nFor an ideal superjunction, the vertical electric field is nearly constant at $E_{\\text{crit}}$ at breakdown. The drift length required to support the breakdown voltage $V_{\\text{B}}$ is therefore:\n$$\nL_d = \\frac{V_{\\text{B}}}{E_{\\text{crit}}}\n$$\nThe doping $N$ is chosen at the limit of the lateral depletion constraint:\n$$\nN = \\frac{2\\varepsilon E_{\\text{crit}}}{qw}\n$$\nSubstituting these expressions for $L_d$ and $N$ into the equation for $R_{\\text{on,sp}}$:\n$$\nR_{\\text{on,sp}} = \\frac{V_{\\text{B}}/E_{\\text{crit}}}{q\\mu (2\\varepsilon E_{\\text{crit}} / qw)} = \\frac{V_{\\text{B}} w}{2\\mu\\varepsilon E_{\\text{crit}}^2}\n$$\n\n**3. Improvement Factor Calculation**\n\nThe improvement factor is the ratio of the specific on-resistances for Si and SiC for the same $V_{\\text{B}}$ and $w$:\n$$\n\\frac{R_{\\text{on,sp}}^{\\text{(Si)}}}{R_{\\text{on,sp}}^{\\text{(SiC)}}} = \\frac{\\frac{V_{\\text{B}} w}{2\\mu_{\\text{Si}}\\varepsilon_{\\text{Si}} (E_{\\text{crit,Si}})^2}}{\\frac{V_{\\text{B}} w}{2\\mu_{\\text{SiC}}\\varepsilon_{\\text{SiC}} (E_{\\text{crit,SiC}})^2}} = \\frac{\\mu_{\\text{SiC}}\\varepsilon_{\\text{SiC}} (E_{\\text{crit,SiC}})^2}{\\mu_{\\text{Si}}\\varepsilon_{\\text{Si}} (E_{\\text{crit,Si}})^2}\n$$\nSubstituting the provided numerical values:\n- $\\frac{\\mu_{\\text{SiC}}}{\\mu_{\\text{Si}}} = \\frac{900}{1350} = \\frac{2}{3}$\n- $\\frac{\\varepsilon_{\\text{SiC}}}{\\varepsilon_{\\text{Si}}} = \\frac{9.7}{11.7}$\n- $\\frac{E_{\\text{crit,SiC}}}{E_{\\text{crit,Si}}} = \\frac{2.5 \\times 10^{6}}{0.3 \\times 10^{6}} = \\frac{25}{3}$\n\nThe improvement factor is:\n$$\n\\text{Improvement Factor} = \\left(\\frac{2}{3}\\right) \\left(\\frac{9.7}{11.7}\\right) \\left(\\frac{25}{3}\\right)^2 = \\frac{2 \\times 9.7 \\times 625}{3 \\times 11.7 \\times 9} \\approx 38.3824\n$$\nRounding to three significant figures, the improvement factor is $38.4$.",
            "answer": "$$\\boxed{38.4}$$"
        },
        {
            "introduction": "While SiC offers immense theoretical advantages, realizing its full potential is often limited by material processing challenges, chief among them being the quality of the interface between the SiC semiconductor and its SiO$_2$ gate oxide. This exercise introduces the high-low frequency capacitance-voltage (C-V) method, a powerful experimental technique to probe these defects. By applying a model of MOS capacitor physics, you will extract the density of interface traps ($D_{it}$) and quantify its impact on the threshold voltage, gaining insight into the characterization of real-world device non-idealities .",
            "id": "4312567",
            "problem": "Consider a metal–oxide–semiconductor (MOS) capacitor fabricated on 4H silicon carbide (4H–SiC) with a thermally grown silicon dioxide (SiO$_2$) gate dielectric. The oxide thickness is $t_{ox} = 50\\,\\text{nm}$, and the capacitor is measured using capacitance–voltage (C–V) techniques at two different regimes: a high frequency in which interface traps do not respond and a quasi-static low frequency in which interface traps respond fully. At a gate bias where the surface is in depletion (near midgap), the measured areal capacitances are $C_{HF} = 2.0 \\times 10^{-8}\\,\\text{F/cm}^{2}$ for high frequency and $C_{LF} = 2.8 \\times 10^{-8}\\,\\text{F/cm}^{2}$ for low frequency. The relative permittivity of SiO$_2$ is $\\varepsilon_{ox} = 3.9$, the vacuum permittivity is $\\varepsilon_{0} = 8.854\\,187\\,8128 \\times 10^{-14}\\,\\text{F/cm}$, and the elementary charge is $q = 1.602\\,176\\,634 \\times 10^{-19}\\,\\text{C}$.\n\nStarting from first principles—electrostatics, series combination of capacitances, and the definition of interface trap charge as an areal density of states in energy—derive an expression to extract the interface trap density per unit energy and area $D_{it}$ at the SiC/SiO$_2$ interface using the given high–low C–V data. Then, assuming the interface traps are acceptor-like and uniformly distributed in energy over a window $\\Delta E = 0.15\\,\\text{eV}$ around the surface Fermi level in the measured depletion condition, compute:\n1) the total interface-trap charge per unit area $Q_{it}$ accumulated over that energy window when sweeping the surface potential by $\\Delta \\psi_{s} = \\Delta E$ toward stronger depletion (take the sign consistent with negatively charged filled acceptor-like traps), and\n2) the corresponding threshold-voltage shift $\\Delta V_{th}$ of an $n$-channel MOSFET due solely to $Q_{it}$.\n\nExpress $D_{it}$ in $\\text{cm}^{-2}\\,\\text{eV}^{-1}$, $Q_{it}$ in $\\text{C/cm}^{2}$, and $\\Delta V_{th}$ in $\\text{V}$. Round the final numerical values to three significant figures.",
            "solution": "This problem requires using the high-low frequency capacitance-voltage (C-V) method to find the interface trap density ($D_{it}$), the accumulated interface charge ($Q_{it}$), and the resulting threshold voltage shift ($\\Delta V_{th}$).\n\n**1. Theory and Derivation**\n\nThe total measured capacitance of the MOS structure is a series combination of the oxide capacitance ($C_{ox}$) and the semiconductor capacitance ($C_S$). At high frequencies (HF), interface traps don't respond, so $C_S = C_D$ (depletion capacitance). At low frequencies (LF), traps respond, so $C_S = C_D + C_{it}$ (interface trap capacitance). The interface trap capacitance $C_{it}$ can be extracted using the provided measurements:\n$$ C_{it} = \\left(\\frac{1}{C_{LF}} - \\frac{1}{C_{ox}}\\right)^{-1} - \\left(\\frac{1}{C_{HF}} - \\frac{1}{C_{ox}}\\right)^{-1} $$\nThe interface trap density is then $D_{it} = C_{it} / q$.\n\n**2. Calculations**\n\nFirst, we calculate the oxide capacitance per unit area, $C_{ox}$:\n$$ C_{ox} = \\frac{\\varepsilon_{ox} \\varepsilon_0}{t_{ox}} = \\frac{3.9 \\times (8.854 \\times 10^{-14}\\,\\text{F/cm})}{50 \\times 10^{-7}\\,\\text{cm}} \\approx 6.906 \\times 10^{-8}\\,\\text{F/cm}^2 $$\nNext, we calculate $C_{it}$ using the formula derived above:\n$$ C_{it} = \\left(\\frac{1}{2.8 \\times 10^{-8}} - \\frac{1}{6.906 \\times 10^{-8}}\\right)^{-1} - \\left(\\frac{1}{2.0 \\times 10^{-8}} - \\frac{1}{6.906 \\times 10^{-8}}\\right)^{-1} \\approx 1.894 \\times 10^{-8}\\,\\text{F/cm}^2 $$\nNow we can compute the required quantities.\n\n1)  **Interface Trap Density ($D_{it}$):**\n    $$ D_{it} = \\frac{C_{it}}{q} = \\frac{1.894 \\times 10^{-8}\\,\\text{F/cm}^2}{1.602 \\times 10^{-19}\\,\\text{C}} \\approx 1.18 \\times 10^{11}\\,\\text{cm}^{-2}\\,\\text{eV}^{-1} $$\n2)  **Interface Trap Charge ($Q_{it}$):** For acceptor-like traps over $\\Delta E=0.15\\,\\text{eV}$:\n    $$ Q_{it} = -q \\cdot D_{it} \\cdot \\Delta E = -C_{it} \\cdot \\Delta E = -(1.894 \\times 10^{-8}\\,\\text{F/cm}^2) \\times (0.15\\,\\text{V}) \\approx -2.84 \\times 10^{-9}\\,\\text{C/cm}^2 $$\n3)  **Threshold Voltage Shift ($\\Delta V_{th}$):**\n    $$ \\Delta V_{th} = -\\frac{Q_{it}}{C_{ox}} = -\\frac{-2.84 \\times 10^{-9}\\,\\text{C/cm}^2}{6.906 \\times 10^{-8}\\,\\text{F/cm}^2} \\approx 0.0411\\,\\text{V} $$\nThe three requested values are $1.18 \\times 10^{11}\\,\\text{cm}^{-2}\\,\\text{eV}^{-1}$, $-2.84 \\times 10^{-9}\\,\\text{C/cm}^2$, and $0.0411\\,\\text{V}$.",
            "answer": "$$\n\\boxed{\\begin{pmatrix} 1.18 \\times 10^{11}  -2.84 \\times 10^{-9}  0.0411 \\end{pmatrix}}\n$$"
        },
        {
            "introduction": "Efficient power electronics design extends beyond minimizing electrical losses to include effective thermal management. As power densities increase, dissipating waste heat becomes a critical system-level constraint. This practice models one-dimensional heat flow using the concept of thermal resistance, drawing an analogy to series electrical circuits. By comparing a SiC device with one made from the emerging ultra-wide-bandgap material Ga$_2$O$_3$, you will appreciate how a material's thermal conductivity ($k$) can be as crucial as its electrical properties in advanced power applications .",
            "id": "4312590",
            "problem": "A packaged Silicon Carbide (SiC) Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) and a packaged gallium oxide (Ga$_2$O$_3$) device of identical geometry are mounted on an aluminum nitride substrate in a Direct-Bonded Copper (DBC) module. The heat flow is predominantly one-dimensional from the device junction through the semiconductor die, across a bonded interface, and through the ceramic substrate to a heat sink. Assume a uniform heat flux over the die footprint, negligible lateral heat spreading, and identical interface properties for both devices.\n\nGiven the following geometrical and material parameters at the operating temperature:\n- Die footprint area $A = 5~\\mathrm{mm} \\times 5~\\mathrm{mm}$,\n- Die thickness $t_{\\mathrm{die}} = 120~\\mathrm{\\mu m}$,\n- Substrate thickness $t_{\\mathrm{sub}} = 0.32~\\mathrm{mm}$,\n- Thermal conductivity of SiC die $k_{\\mathrm{SiC}} = 150~\\mathrm{W\\,m^{-1}\\,K^{-1}}$,\n- Thermal conductivity of Ga$_2$O$_3$ die $k_{\\mathrm{Ga_2O_3}} = 12~\\mathrm{W\\,m^{-1}\\,K^{-1}}$,\n- Thermal conductivity of aluminum nitride substrate $k_{\\mathrm{sub}} = 180~\\mathrm{W\\,m^{-1}\\,K^{-1}}$,\n- Area-specific thermal boundary resistance at the die–substrate bond $R''_{\\mathrm{int}} = 5.0 \\times 10^{-8}~\\mathrm{m^{2}\\,K\\,W^{-1}}$.\n\nStarting from Fourier’s law of heat conduction in one dimension and appropriate definitions, derive the junction-to-heat-sink thermal resistance for each device by treating the die, the bonded interface, and the substrate as thermal resistances in series. Then compute the ratio\n$$r = \\frac{R_{\\theta,\\mathrm{Ga_2O_3}}}{R_{\\theta,\\mathrm{SiC}}}.$$\nRound your final value of $r$ to four significant figures and express it as a pure number with no unit.",
            "solution": "The problem requires calculating the ratio of the total junction-to-heat-sink thermal resistance ($R_{\\theta}$) for a Ga$_2$O$_3$ device versus a SiC device. The system is modeled as three thermal resistances in series: the semiconductor die, the bonded interface, and the substrate.\n\n**1. Theory and Derivation**\n\nFrom Fourier's law, the thermal resistance of a conductive layer is $R_{\\theta, \\text{cond}} = \\frac{t}{kA}$, where $t$ is thickness, $k$ is thermal conductivity, and $A$ is area. The resistance of an interface is $R_{\\theta, \\text{int}} = \\frac{R''_{\\mathrm{int}}}{A}$, where $R''_{\\mathrm{int}}$ is the area-specific thermal boundary resistance.\n\nThe total thermal resistance for the series is the sum of the individual resistances:\n$$R_{\\theta, \\mathrm{total}} = R_{\\theta, \\mathrm{die}} + R_{\\theta, \\mathrm{int}} + R_{\\theta, \\mathrm{sub}} = \\frac{t_{\\mathrm{die}}}{k_{\\mathrm{die}} A} + \\frac{R''_{\\mathrm{int}}}{A} + \\frac{t_{\\mathrm{sub}}}{k_{\\mathrm{sub}} A}$$\nThe ratio $r = R_{\\theta,\\mathrm{Ga_2O_3}} / R_{\\theta,\\mathrm{SiC}}$ simplifies because the area $A$ is common to all terms and cancels out:\n$$r = \\frac{\\frac{t_{\\mathrm{die}}}{k_{\\mathrm{Ga_2O_3}}} + R''_{\\mathrm{int}} + \\frac{t_{\\mathrm{sub}}}{k_{\\mathrm{sub}}}}{\\frac{t_{\\mathrm{die}}}{k_{\\mathrm{SiC}}} + R''_{\\mathrm{int}} + \\frac{t_{\\mathrm{sub}}}{k_{\\mathrm{sub}}}}$$\n\n**2. Calculation**\n\nWe substitute the given values, first converting all dimensions to base SI units (meters).\n- $t_{\\mathrm{die}} = 120~\\mathrm{\\mu m} = 1.20 \\times 10^{-4}~\\mathrm{m}$\n- $t_{\\mathrm{sub}} = 0.32~\\mathrm{mm} = 3.20 \\times 10^{-4}~\\mathrm{m}$\n\nNow, we calculate the individual area-specific resistance terms ($R'' = R_{\\theta} \\cdot A$):\n- $R''_{\\mathrm{die, Ga_2O_3}} = \\frac{t_{\\mathrm{die}}}{k_{\\mathrm{Ga_2O_3}}} = \\frac{1.20 \\times 10^{-4}~\\mathrm{m}}{12~\\mathrm{W\\,m^{-1}\\,K^{-1}}} = 1.0 \\times 10^{-5}~\\mathrm{m^2\\,K\\,W^{-1}}$\n- $R''_{\\mathrm{die, SiC}} = \\frac{t_{\\mathrm{die}}}{k_{\\mathrm{SiC}}} = \\frac{1.20 \\times 10^{-4}~\\mathrm{m}}{150~\\mathrm{W\\,m^{-1}\\,K^{-1}}} = 8.0 \\times 10^{-7}~\\mathrm{m^2\\,K\\,W^{-1}}$\n- $R''_{\\mathrm{sub}} = \\frac{t_{\\mathrm{sub}}}{k_{\\mathrm{sub}}} = \\frac{3.20 \\times 10^{-4}~\\mathrm{m}}{180~\\mathrm{W\\,m^{-1}\\,K^{-1}}} \\approx 1.7778 \\times 10^{-6}~\\mathrm{m^2\\,K\\,W^{-1}}$\n- $R''_{\\mathrm{int}} = 5.0 \\times 10^{-8}~\\mathrm{m^{2}\\,K\\,W^{-1}}$\n\nNumerator (total area-specific resistance for Ga$_2$O$_3$):\n$$R''_{\\theta, \\mathrm{Ga_2O_3}} = (1.0 \\times 10^{-5}) + (5.0 \\times 10^{-8}) + (1.7778 \\times 10^{-6}) \\approx 1.1828 \\times 10^{-5}~\\mathrm{m^2\\,K\\,W^{-1}}$$\nDenominator (total area-specific resistance for SiC):\n$$R''_{\\theta, \\mathrm{SiC}} = (8.0 \\times 10^{-7}) + (5.0 \\times 10^{-8}) + (1.7778 \\times 10^{-6}) \\approx 2.6278 \\times 10^{-6}~\\mathrm{m^2\\,K\\,W^{-1}}$$\nFinally, we compute the ratio $r$:\n$$r = \\frac{1.1828 \\times 10^{-5}}{2.6278 \\times 10^{-6}} \\approx 4.50095$$\nRounding to four significant figures gives $r = 4.501$.",
            "answer": "$$\\boxed{4.501}$$"
        }
    ]
}