============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Tue May 14 15:24:44 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(107)
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.338095s wall, 0.859375s user + 0.031250s system = 0.890625s CPU (66.6%)

RUN-1004 : used memory is 270 MB, reserved memory is 246 MB, peak memory is 275 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 97079145791488"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4217657884672"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4209067950080"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 97079145791488"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 86444806766592"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4209067950080"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR_P2[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR_P2[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR_P2[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR_P2[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR_P2[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[26] will be merged to another kept net HADDR_P2[26]
SYN-5055 WARNING: The kept net Interconncet/HADDR[25] will be merged to another kept net HADDR_P2[25]
SYN-5055 WARNING: The kept net Interconncet/HADDR[24] will be merged to another kept net HADDR_P2[24]
SYN-5055 WARNING: The kept net Interconncet/HADDR[23] will be merged to another kept net HADDR_P2[23]
SYN-5055 WARNING: The kept net Interconncet/HADDR[22] will be merged to another kept net HADDR_P2[22]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 10086 instances
RUN-0007 : 6288 luts, 2948 seqs, 467 mslices, 247 lslices, 105 pads, 24 brams, 3 dsps
RUN-1001 : There are total 11259 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 6674 nets have 2 pins
RUN-1001 : 3268 nets have [3 - 5] pins
RUN-1001 : 801 nets have [6 - 10] pins
RUN-1001 : 284 nets have [11 - 20] pins
RUN-1001 : 211 nets have [21 - 99] pins
RUN-1001 : 13 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1294     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     623     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  59   |     11     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 75
PHY-3001 : Initial placement ...
PHY-3001 : design contains 10084 instances, 6288 luts, 2948 seqs, 714 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-0007 : Cell area utilization is 39%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47844, tnet num: 11257, tinst num: 10084, tnode num: 57637, tedge num: 78217.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 11257 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.000188s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (71.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.77589e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 10084.
PHY-3001 : Level 1 #clusters 1447.
PHY-3001 : End clustering;  0.113537s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (82.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 778540, overlap = 318.781
PHY-3002 : Step(2): len = 688228, overlap = 345.75
PHY-3002 : Step(3): len = 480230, overlap = 505.5
PHY-3002 : Step(4): len = 431497, overlap = 517.688
PHY-3002 : Step(5): len = 357857, overlap = 611.562
PHY-3002 : Step(6): len = 308286, overlap = 630.719
PHY-3002 : Step(7): len = 249827, overlap = 711.938
PHY-3002 : Step(8): len = 219662, overlap = 753.812
PHY-3002 : Step(9): len = 185347, overlap = 795.781
PHY-3002 : Step(10): len = 168852, overlap = 802.094
PHY-3002 : Step(11): len = 146673, overlap = 821.844
PHY-3002 : Step(12): len = 137291, overlap = 845.031
PHY-3002 : Step(13): len = 124696, overlap = 866.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.42978e-06
PHY-3002 : Step(14): len = 149379, overlap = 809.938
PHY-3002 : Step(15): len = 212142, overlap = 660.406
PHY-3002 : Step(16): len = 226901, overlap = 571.812
PHY-3002 : Step(17): len = 226123, overlap = 559.875
PHY-3002 : Step(18): len = 216917, overlap = 528.344
PHY-3002 : Step(19): len = 208519, overlap = 513.406
PHY-3002 : Step(20): len = 200400, overlap = 520.094
PHY-3002 : Step(21): len = 195715, overlap = 527.062
PHY-3002 : Step(22): len = 190850, overlap = 548.812
PHY-3002 : Step(23): len = 186416, overlap = 570.062
PHY-3002 : Step(24): len = 183136, overlap = 580.719
PHY-3002 : Step(25): len = 180532, overlap = 583.438
PHY-3002 : Step(26): len = 179925, overlap = 589.438
PHY-3002 : Step(27): len = 179180, overlap = 598.812
PHY-3002 : Step(28): len = 177943, overlap = 601.094
PHY-3002 : Step(29): len = 177430, overlap = 580.531
PHY-3002 : Step(30): len = 176389, overlap = 593.125
PHY-3002 : Step(31): len = 176757, overlap = 578.375
PHY-3002 : Step(32): len = 175708, overlap = 577.406
PHY-3002 : Step(33): len = 175220, overlap = 566.781
PHY-3002 : Step(34): len = 175014, overlap = 560.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.85956e-06
PHY-3002 : Step(35): len = 180901, overlap = 543.062
PHY-3002 : Step(36): len = 193739, overlap = 523.156
PHY-3002 : Step(37): len = 201663, overlap = 502.062
PHY-3002 : Step(38): len = 206380, overlap = 483.812
PHY-3002 : Step(39): len = 206952, overlap = 490.438
PHY-3002 : Step(40): len = 207009, overlap = 492.875
PHY-3002 : Step(41): len = 206016, overlap = 482
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.71912e-06
PHY-3002 : Step(42): len = 220183, overlap = 470.125
PHY-3002 : Step(43): len = 238412, overlap = 420.906
PHY-3002 : Step(44): len = 246099, overlap = 410.938
PHY-3002 : Step(45): len = 248554, overlap = 405.375
PHY-3002 : Step(46): len = 247912, overlap = 400.781
PHY-3002 : Step(47): len = 246718, overlap = 397.938
PHY-3002 : Step(48): len = 245182, overlap = 403.656
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.94382e-05
PHY-3002 : Step(49): len = 259257, overlap = 355.656
PHY-3002 : Step(50): len = 277961, overlap = 305.562
PHY-3002 : Step(51): len = 290156, overlap = 284.469
PHY-3002 : Step(52): len = 294094, overlap = 269.5
PHY-3002 : Step(53): len = 294392, overlap = 273.906
PHY-3002 : Step(54): len = 294212, overlap = 276.219
PHY-3002 : Step(55): len = 293300, overlap = 262.406
PHY-3002 : Step(56): len = 293137, overlap = 268.719
PHY-3002 : Step(57): len = 292396, overlap = 261.438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.88765e-05
PHY-3002 : Step(58): len = 307971, overlap = 251.594
PHY-3002 : Step(59): len = 325136, overlap = 243.031
PHY-3002 : Step(60): len = 331990, overlap = 218.75
PHY-3002 : Step(61): len = 334560, overlap = 221.031
PHY-3002 : Step(62): len = 336129, overlap = 211.188
PHY-3002 : Step(63): len = 336590, overlap = 207.938
PHY-3002 : Step(64): len = 335547, overlap = 205.188
PHY-3002 : Step(65): len = 336028, overlap = 197.25
PHY-3002 : Step(66): len = 336389, overlap = 186.844
PHY-3002 : Step(67): len = 336981, overlap = 183.438
PHY-3002 : Step(68): len = 336916, overlap = 182.188
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.77529e-05
PHY-3002 : Step(69): len = 351937, overlap = 160.312
PHY-3002 : Step(70): len = 362924, overlap = 139.594
PHY-3002 : Step(71): len = 365627, overlap = 141.594
PHY-3002 : Step(72): len = 367888, overlap = 140.5
PHY-3002 : Step(73): len = 372350, overlap = 138.562
PHY-3002 : Step(74): len = 376118, overlap = 130.875
PHY-3002 : Step(75): len = 374787, overlap = 135.312
PHY-3002 : Step(76): len = 374478, overlap = 131.312
PHY-3002 : Step(77): len = 375382, overlap = 130.25
PHY-3002 : Step(78): len = 376032, overlap = 140.781
PHY-3002 : Step(79): len = 375068, overlap = 144.25
PHY-3002 : Step(80): len = 376046, overlap = 145.594
PHY-3002 : Step(81): len = 376264, overlap = 144.312
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000155506
PHY-3002 : Step(82): len = 387621, overlap = 129.719
PHY-3002 : Step(83): len = 395750, overlap = 123.75
PHY-3002 : Step(84): len = 397945, overlap = 110.094
PHY-3002 : Step(85): len = 400306, overlap = 108.781
PHY-3002 : Step(86): len = 403872, overlap = 100.062
PHY-3002 : Step(87): len = 405972, overlap = 101.656
PHY-3002 : Step(88): len = 405040, overlap = 102.188
PHY-3002 : Step(89): len = 404868, overlap = 101.656
PHY-3002 : Step(90): len = 405241, overlap = 101.031
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000311012
PHY-3002 : Step(91): len = 414039, overlap = 93.2188
PHY-3002 : Step(92): len = 420103, overlap = 85.3125
PHY-3002 : Step(93): len = 420366, overlap = 72.875
PHY-3002 : Step(94): len = 421519, overlap = 73.625
PHY-3002 : Step(95): len = 425792, overlap = 71.9688
PHY-3002 : Step(96): len = 428605, overlap = 79.1875
PHY-3002 : Step(97): len = 427537, overlap = 75
PHY-3002 : Step(98): len = 427577, overlap = 74.1562
PHY-3002 : Step(99): len = 428916, overlap = 73.2188
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000622023
PHY-3002 : Step(100): len = 434080, overlap = 67.5312
PHY-3002 : Step(101): len = 438957, overlap = 61.0625
PHY-3002 : Step(102): len = 440634, overlap = 62.4688
PHY-3002 : Step(103): len = 442362, overlap = 51.25
PHY-3002 : Step(104): len = 445969, overlap = 62.125
PHY-3002 : Step(105): len = 448736, overlap = 62.0312
PHY-3002 : Step(106): len = 448955, overlap = 61.2188
PHY-3002 : Step(107): len = 449515, overlap = 51.625
PHY-3002 : Step(108): len = 450587, overlap = 55.6875
PHY-3002 : Step(109): len = 451397, overlap = 64.6875
PHY-3002 : Step(110): len = 450684, overlap = 76.625
PHY-3002 : Step(111): len = 450166, overlap = 70.8125
PHY-3002 : Step(112): len = 450639, overlap = 60.6562
PHY-3002 : Step(113): len = 450141, overlap = 55.125
PHY-3002 : Step(114): len = 449360, overlap = 55.25
PHY-3002 : Step(115): len = 448961, overlap = 52.7812
PHY-3002 : Step(116): len = 447972, overlap = 53.875
PHY-3002 : Step(117): len = 447094, overlap = 48.4062
PHY-3002 : Step(118): len = 446554, overlap = 46.7188
PHY-3002 : Step(119): len = 445926, overlap = 48.8125
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00122065
PHY-3002 : Step(120): len = 448745, overlap = 48.2812
PHY-3002 : Step(121): len = 450587, overlap = 48.0625
PHY-3002 : Step(122): len = 450378, overlap = 46.4375
PHY-3002 : Step(123): len = 450524, overlap = 43.2188
PHY-3002 : Step(124): len = 451735, overlap = 42.9062
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00219348
PHY-3002 : Step(125): len = 453562, overlap = 45.3438
PHY-3002 : Step(126): len = 455602, overlap = 48.8438
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020823s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/11259.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 595264, over cnt = 1307(3%), over = 7215, worst = 46
PHY-1001 : End global iterations;  0.321382s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (19.4%)

PHY-1001 : Congestion index: top1 = 77.82, top5 = 60.59, top10 = 50.89, top15 = 45.00.
PHY-3001 : End congestion estimation;  0.429325s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (43.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11257 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.389096s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (64.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000159096
PHY-3002 : Step(127): len = 497939, overlap = 12.0938
PHY-3002 : Step(128): len = 501449, overlap = 13.25
PHY-3002 : Step(129): len = 498185, overlap = 15.9688
PHY-3002 : Step(130): len = 497152, overlap = 16.2188
PHY-3002 : Step(131): len = 496975, overlap = 17.2188
PHY-3002 : Step(132): len = 500077, overlap = 13.7188
PHY-3002 : Step(133): len = 497523, overlap = 14.3125
PHY-3002 : Step(134): len = 495884, overlap = 14.6562
PHY-3002 : Step(135): len = 493707, overlap = 14.7188
PHY-3002 : Step(136): len = 492890, overlap = 14.9375
PHY-3002 : Step(137): len = 490228, overlap = 15.9062
PHY-3002 : Step(138): len = 488263, overlap = 16.1562
PHY-3002 : Step(139): len = 486371, overlap = 17.3438
PHY-3002 : Step(140): len = 484490, overlap = 17.9375
PHY-3002 : Step(141): len = 482734, overlap = 19.8125
PHY-3002 : Step(142): len = 482097, overlap = 20.1875
PHY-3002 : Step(143): len = 480415, overlap = 20.6562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000318191
PHY-3002 : Step(144): len = 482915, overlap = 22.5938
PHY-3002 : Step(145): len = 488660, overlap = 22.2188
PHY-3002 : Step(146): len = 490745, overlap = 22.2188
PHY-3002 : Step(147): len = 492632, overlap = 22.9062
PHY-3002 : Step(148): len = 494075, overlap = 20.3438
PHY-3002 : Step(149): len = 493721, overlap = 18.8125
PHY-3002 : Step(150): len = 493998, overlap = 13.625
PHY-3002 : Step(151): len = 494462, overlap = 9.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000636383
PHY-3002 : Step(152): len = 496076, overlap = 8.0625
PHY-3002 : Step(153): len = 499438, overlap = 6.5
PHY-3002 : Step(154): len = 505840, overlap = 9.59375
PHY-3002 : Step(155): len = 510214, overlap = 11.5938
PHY-3002 : Step(156): len = 507850, overlap = 10.7812
PHY-3002 : Step(157): len = 506127, overlap = 11.2812
PHY-3002 : Step(158): len = 504740, overlap = 11.625
PHY-3002 : Step(159): len = 505158, overlap = 10.25
PHY-3002 : Step(160): len = 505173, overlap = 10
PHY-3002 : Step(161): len = 504954, overlap = 11.2188
PHY-3002 : Step(162): len = 504567, overlap = 10.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00127277
PHY-3002 : Step(163): len = 506660, overlap = 8.625
PHY-3002 : Step(164): len = 508958, overlap = 6.125
PHY-3002 : Step(165): len = 513733, overlap = 4
PHY-3002 : Step(166): len = 516454, overlap = 5.3125
PHY-3002 : Step(167): len = 517079, overlap = 5.84375
PHY-3002 : Step(168): len = 517287, overlap = 7.09375
PHY-3002 : Step(169): len = 517296, overlap = 5.78125
PHY-3002 : Step(170): len = 517679, overlap = 6.65625
PHY-3002 : Step(171): len = 517194, overlap = 5.1875
PHY-3002 : Step(172): len = 517906, overlap = 7.65625
PHY-3002 : Step(173): len = 517463, overlap = 7.09375
PHY-3002 : Step(174): len = 516182, overlap = 7
PHY-3002 : Step(175): len = 515036, overlap = 6.90625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00231604
PHY-3002 : Step(176): len = 516015, overlap = 6.4375
PHY-3002 : Step(177): len = 517504, overlap = 5.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 56/11259.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 614696, over cnt = 1743(4%), over = 7335, worst = 44
PHY-1001 : End global iterations;  0.393393s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (39.7%)

PHY-1001 : Congestion index: top1 = 74.85, top5 = 56.81, top10 = 48.87, top15 = 44.13.
PHY-3001 : End congestion estimation;  0.523928s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (44.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11257 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.396299s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (74.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000163959
PHY-3002 : Step(178): len = 516835, overlap = 108.156
PHY-3002 : Step(179): len = 517812, overlap = 95.3438
PHY-3002 : Step(180): len = 510434, overlap = 84.5
PHY-3002 : Step(181): len = 504472, overlap = 73.6875
PHY-3002 : Step(182): len = 498547, overlap = 66.125
PHY-3002 : Step(183): len = 492835, overlap = 62.0312
PHY-3002 : Step(184): len = 489570, overlap = 57.875
PHY-3002 : Step(185): len = 485841, overlap = 57.375
PHY-3002 : Step(186): len = 481707, overlap = 59.1875
PHY-3002 : Step(187): len = 477085, overlap = 58.4062
PHY-3002 : Step(188): len = 473370, overlap = 57.3125
PHY-3002 : Step(189): len = 469445, overlap = 58.4688
PHY-3002 : Step(190): len = 465623, overlap = 62.4062
PHY-3002 : Step(191): len = 463259, overlap = 62.9375
PHY-3002 : Step(192): len = 460940, overlap = 64.7812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000327919
PHY-3002 : Step(193): len = 462907, overlap = 62.4062
PHY-3002 : Step(194): len = 466040, overlap = 54.75
PHY-3002 : Step(195): len = 467471, overlap = 48.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000655837
PHY-3002 : Step(196): len = 473136, overlap = 44.5938
PHY-3002 : Step(197): len = 478622, overlap = 38.2188
PHY-3002 : Step(198): len = 478507, overlap = 38.5312
PHY-3002 : Step(199): len = 478458, overlap = 37.2812
PHY-3002 : Step(200): len = 479590, overlap = 37
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47844, tnet num: 11257, tinst num: 10084, tnode num: 57637, tedge num: 78217.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 270.94 peak overflow 3.62
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 261/11259.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 589104, over cnt = 1924(5%), over = 6508, worst = 36
PHY-1001 : End global iterations;  0.434499s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (50.3%)

PHY-1001 : Congestion index: top1 = 63.15, top5 = 50.10, top10 = 44.09, top15 = 40.56.
PHY-1001 : End incremental global routing;  0.565805s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (52.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11257 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.393143s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (59.6%)

OPT-1001 : 6 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 105 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9971 has valid locations, 36 needs to be replaced
PHY-3001 : design contains 10114 instances, 6294 luts, 2972 seqs, 714 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 482970
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9494/11289.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 591912, over cnt = 1940(5%), over = 6528, worst = 36
PHY-1001 : End global iterations;  0.073882s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (63.4%)

PHY-1001 : Congestion index: top1 = 63.04, top5 = 50.20, top10 = 44.14, top15 = 40.59.
PHY-3001 : End congestion estimation;  0.224354s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (83.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 47964, tnet num: 11287, tinst num: 10114, tnode num: 57829, tedge num: 78397.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11287 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.186385s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (42.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(201): len = 482633, overlap = 0
PHY-3002 : Step(202): len = 482514, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9499/11289.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 591336, over cnt = 1941(5%), over = 6539, worst = 36
PHY-1001 : End global iterations;  0.070065s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 63.21, top5 = 50.21, top10 = 44.13, top15 = 40.61.
PHY-3001 : End congestion estimation;  0.220607s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (35.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11287 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.424715s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (14.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00109108
PHY-3002 : Step(203): len = 482502, overlap = 37.1875
PHY-3002 : Step(204): len = 482560, overlap = 37.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00218216
PHY-3002 : Step(205): len = 482548, overlap = 37.125
PHY-3002 : Step(206): len = 482645, overlap = 37
PHY-3001 : Final: Len = 482645, Over = 37
PHY-3001 : End incremental placement;  2.355602s wall, 0.953125s user + 0.015625s system = 0.968750s CPU (41.1%)

OPT-1001 : Total overflow 271.66 peak overflow 3.62
OPT-1001 : End high-fanout net optimization;  3.561672s wall, 1.609375s user + 0.015625s system = 1.625000s CPU (45.6%)

OPT-1001 : Current memory(MB): used = 505, reserve = 491, peak = 515.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9499/11289.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 591528, over cnt = 1929(5%), over = 6416, worst = 36
PHY-1002 : len = 619080, over cnt = 1249(3%), over = 3390, worst = 26
PHY-1002 : len = 644688, over cnt = 410(1%), over = 839, worst = 13
PHY-1002 : len = 650568, over cnt = 103(0%), over = 218, worst = 13
PHY-1002 : len = 652936, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End global iterations;  0.738509s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (76.2%)

PHY-1001 : Congestion index: top1 = 50.52, top5 = 43.99, top10 = 40.41, top15 = 38.05.
OPT-1001 : End congestion update;  0.876776s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (80.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11287 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.348755s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (31.4%)

OPT-0007 : Start: WNS -3411 TNS -75474 NUM_FEPS 91
OPT-0007 : Iter 1: improved WNS -3411 TNS -74274 NUM_FEPS 91 with 45 cells processed and 1850 slack improved
OPT-0007 : Iter 2: improved WNS -3411 TNS -74024 NUM_FEPS 91 with 11 cells processed and 450 slack improved
OPT-0007 : Iter 3: improved WNS -3411 TNS -73424 NUM_FEPS 91 with 5 cells processed and 350 slack improved
OPT-0007 : Iter 4: improved WNS -3411 TNS -73324 NUM_FEPS 91 with 1 cells processed and 100 slack improved
OPT-1001 : End global optimization;  1.243602s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (66.6%)

OPT-1001 : Current memory(MB): used = 502, reserve = 487, peak = 515.
OPT-1001 : End physical optimization;  5.961274s wall, 3.125000s user + 0.031250s system = 3.156250s CPU (52.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6294 LUT to BLE ...
SYN-4008 : Packed 6294 LUT and 1192 SEQ to BLE.
SYN-4003 : Packing 1780 remaining SEQ's ...
SYN-4005 : Packed 1348 SEQ with LUT/SLICE
SYN-4006 : 3869 single LUT's are left
SYN-4006 : 432 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6726/8156 primitive instances ...
PHY-3001 : End packing;  0.445238s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (59.7%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4537 instances
RUN-1001 : 2200 mslices, 2201 lslices, 105 pads, 24 brams, 3 dsps
RUN-1001 : There are total 10291 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5406 nets have 2 pins
RUN-1001 : 3410 nets have [3 - 5] pins
RUN-1001 : 914 nets have [6 - 10] pins
RUN-1001 : 313 nets have [11 - 20] pins
RUN-1001 : 233 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 4535 instances, 4401 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : After packing: Len = 491816, Over = 99
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5382/10291.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 639520, over cnt = 1131(3%), over = 1716, worst = 8
PHY-1002 : len = 643128, over cnt = 709(2%), over = 970, worst = 8
PHY-1002 : len = 649544, over cnt = 312(0%), over = 412, worst = 5
PHY-1002 : len = 653376, over cnt = 106(0%), over = 138, worst = 3
PHY-1002 : len = 656032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.684968s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (59.3%)

PHY-1001 : Congestion index: top1 = 51.44, top5 = 45.03, top10 = 41.06, top15 = 38.48.
PHY-3001 : End congestion estimation;  0.879903s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (56.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45301, tnet num: 10289, tinst num: 4535, tnode num: 53005, tedge num: 76622.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10289 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.325299s wall, 0.656250s user + 0.062500s system = 0.718750s CPU (54.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.29627e-05
PHY-3002 : Step(207): len = 484306, overlap = 103.25
PHY-3002 : Step(208): len = 478477, overlap = 105
PHY-3002 : Step(209): len = 475276, overlap = 118.75
PHY-3002 : Step(210): len = 472879, overlap = 120.5
PHY-3002 : Step(211): len = 471519, overlap = 123.5
PHY-3002 : Step(212): len = 470342, overlap = 123
PHY-3002 : Step(213): len = 469842, overlap = 126.75
PHY-3002 : Step(214): len = 469088, overlap = 129
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000125925
PHY-3002 : Step(215): len = 473303, overlap = 125.25
PHY-3002 : Step(216): len = 479772, overlap = 116.25
PHY-3002 : Step(217): len = 481163, overlap = 116.25
PHY-3002 : Step(218): len = 482852, overlap = 114.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000251539
PHY-3002 : Step(219): len = 489111, overlap = 100
PHY-3002 : Step(220): len = 496773, overlap = 89
PHY-3002 : Step(221): len = 501262, overlap = 85.75
PHY-3002 : Step(222): len = 503423, overlap = 86
PHY-3002 : Step(223): len = 505007, overlap = 80.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.864124s wall, 0.125000s user + 0.421875s system = 0.546875s CPU (63.3%)

PHY-3001 : Trial Legalized: Len = 546559
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 593/10291.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 668600, over cnt = 1437(4%), over = 2382, worst = 9
PHY-1002 : len = 676984, over cnt = 847(2%), over = 1207, worst = 8
PHY-1002 : len = 688040, over cnt = 216(0%), over = 307, worst = 6
PHY-1002 : len = 690768, over cnt = 44(0%), over = 59, worst = 3
PHY-1002 : len = 691544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.962951s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (60.0%)

PHY-1001 : Congestion index: top1 = 49.14, top5 = 44.06, top10 = 40.88, top15 = 38.65.
PHY-3001 : End congestion estimation;  1.172226s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (61.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10289 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.462045s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (74.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000181872
PHY-3002 : Step(224): len = 531212, overlap = 8.25
PHY-3002 : Step(225): len = 522184, overlap = 23.25
PHY-3002 : Step(226): len = 514504, overlap = 34.5
PHY-3002 : Step(227): len = 509153, overlap = 49.25
PHY-3002 : Step(228): len = 506223, overlap = 58
PHY-3002 : Step(229): len = 504895, overlap = 61.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000363745
PHY-3002 : Step(230): len = 510997, overlap = 54.5
PHY-3002 : Step(231): len = 515050, overlap = 51.5
PHY-3002 : Step(232): len = 517708, overlap = 48.75
PHY-3002 : Step(233): len = 517979, overlap = 49.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000727035
PHY-3002 : Step(234): len = 523157, overlap = 51.5
PHY-3002 : Step(235): len = 527836, overlap = 46.75
PHY-3002 : Step(236): len = 531234, overlap = 43
PHY-3002 : Step(237): len = 533735, overlap = 45.25
PHY-3002 : Step(238): len = 535030, overlap = 45.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011703s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 549180, Over = 0
PHY-3001 : Spreading special nets. 37 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027122s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 49 instances has been re-located, deltaX = 12, deltaY = 33, maxDist = 2.
PHY-3001 : Final: Len = 549902, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45301, tnet num: 10289, tinst num: 4535, tnode num: 53005, tedge num: 76622.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.017988s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (61.4%)

RUN-1004 : used memory is 487 MB, reserved memory is 485 MB, peak memory is 531 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2241/10291.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 681224, over cnt = 1385(3%), over = 2224, worst = 6
PHY-1002 : len = 688792, over cnt = 859(2%), over = 1190, worst = 6
PHY-1002 : len = 699376, over cnt = 174(0%), over = 239, worst = 6
PHY-1002 : len = 701656, over cnt = 31(0%), over = 43, worst = 4
PHY-1002 : len = 702104, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.941343s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (63.1%)

PHY-1001 : Congestion index: top1 = 49.29, top5 = 42.92, top10 = 39.54, top15 = 37.33.
PHY-1001 : End incremental global routing;  1.132796s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (59.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10289 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.406982s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (65.3%)

OPT-1001 : 3 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 105 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4425 has valid locations, 13 needs to be replaced
PHY-3001 : design contains 4545 instances, 4411 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 550819
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9411/10305.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 703168, over cnt = 20(0%), over = 27, worst = 3
PHY-1002 : len = 703304, over cnt = 5(0%), over = 7, worst = 2
PHY-1002 : len = 703328, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.260149s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (78.1%)

PHY-1001 : Congestion index: top1 = 49.29, top5 = 42.95, top10 = 39.56, top15 = 37.35.
PHY-3001 : End congestion estimation;  0.460908s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (84.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45416, tnet num: 10303, tinst num: 4545, tnode num: 53150, tedge num: 76813.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10303 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.439092s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (71.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(239): len = 550446, overlap = 0
PHY-3002 : Step(240): len = 550423, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9413/10305.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 702664, over cnt = 20(0%), over = 24, worst = 2
PHY-1002 : len = 702768, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 702784, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.240948s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (71.3%)

PHY-1001 : Congestion index: top1 = 49.29, top5 = 42.93, top10 = 39.54, top15 = 37.33.
PHY-3001 : End congestion estimation;  0.444241s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (70.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10303 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.511401s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (88.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000257918
PHY-3002 : Step(241): len = 550378, overlap = 0.25
PHY-3002 : Step(242): len = 550406, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004006s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 550522, Over = 0
PHY-3001 : End spreading;  0.024749s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.1%)

PHY-3001 : Final: Len = 550522, Over = 0
PHY-3001 : End incremental placement;  3.140951s wall, 2.281250s user + 0.046875s system = 2.328125s CPU (74.1%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  4.970715s wall, 3.375000s user + 0.062500s system = 3.437500s CPU (69.2%)

OPT-1001 : Current memory(MB): used = 542, reserve = 535, peak = 544.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9414/10305.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 702744, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 702784, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 702816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.252521s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (74.3%)

PHY-1001 : Congestion index: top1 = 49.29, top5 = 42.93, top10 = 39.54, top15 = 37.33.
OPT-1001 : End congestion update;  0.454603s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (75.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10303 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.358287s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (78.5%)

OPT-0007 : Start: WNS -3161 TNS -67958 NUM_FEPS 74
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 105 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4438 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4545 instances, 4411 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 559704, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.027318s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (114.4%)

PHY-3001 : 8 instances has been re-located, deltaX = 0, deltaY = 8, maxDist = 1.
PHY-3001 : Final: Len = 559822, Over = 0
PHY-3001 : End incremental legalization;  0.196289s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (71.6%)

OPT-0007 : Iter 1: improved WNS -3011 TNS -40959 NUM_FEPS 71 with 37 cells processed and 14557 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 105 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4438 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4545 instances, 4411 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 562864, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.025240s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 6 instances has been re-located, deltaX = 0, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 562944, Over = 0
PHY-3001 : End incremental legalization;  0.209767s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (81.9%)

OPT-0007 : Iter 2: improved WNS -3011 TNS -36144 NUM_FEPS 71 with 18 cells processed and 8151 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 105 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4438 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4545 instances, 4411 slices, 138 macros(714 instances: 467 mslices 247 lslices)
PHY-3001 : Cell area utilization is 52%
PHY-3001 : Initial: Len = 563126, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026882s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 563208, Over = 0
PHY-3001 : End incremental legalization;  0.210647s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (37.1%)

OPT-0007 : Iter 3: improved WNS -3011 TNS -38065 NUM_FEPS 73 with 5 cells processed and 1065 slack improved
OPT-1001 : End path based optimization;  1.682830s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (70.6%)

OPT-1001 : Current memory(MB): used = 542, reserve = 535, peak = 544.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10303 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.337676s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (83.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9261/10305.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 715216, over cnt = 46(0%), over = 60, worst = 3
PHY-1002 : len = 715480, over cnt = 14(0%), over = 15, worst = 2
PHY-1002 : len = 715680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.291260s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (42.9%)

PHY-1001 : Congestion index: top1 = 49.48, top5 = 43.30, top10 = 39.92, top15 = 37.66.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10303 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.361812s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (56.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3011 TNS -38134 NUM_FEPS 74
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 49.103448
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3011ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 10305 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 10305 nets
OPT-1001 : End physical optimization;  9.063212s wall, 6.062500s user + 0.078125s system = 6.140625s CPU (67.8%)

RUN-1003 : finish command "place" in  29.338729s wall, 15.578125s user + 1.453125s system = 17.031250s CPU (58.1%)

RUN-1004 : used memory is 466 MB, reserved memory is 452 MB, peak memory is 544 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.107343s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (94.5%)

RUN-1004 : used memory is 466 MB, reserved memory is 453 MB, peak memory is 544 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4547 instances
RUN-1001 : 2203 mslices, 2208 lslices, 105 pads, 24 brams, 3 dsps
RUN-1001 : There are total 10305 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5405 nets have 2 pins
RUN-1001 : 3415 nets have [3 - 5] pins
RUN-1001 : 918 nets have [6 - 10] pins
RUN-1001 : 316 nets have [11 - 20] pins
RUN-1001 : 236 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45416, tnet num: 10303, tinst num: 4545, tnode num: 53150, tedge num: 76813.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2203 mslices, 2208 lslices, 105 pads, 24 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10303 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 681960, over cnt = 1445(4%), over = 2473, worst = 8
PHY-1002 : len = 692344, over cnt = 853(2%), over = 1243, worst = 8
PHY-1002 : len = 701544, over cnt = 336(0%), over = 462, worst = 5
PHY-1002 : len = 706544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.738942s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (67.7%)

PHY-1001 : Congestion index: top1 = 49.07, top5 = 42.85, top10 = 39.43, top15 = 37.18.
PHY-1001 : End global routing;  0.927430s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (74.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 540, reserve = 531, peak = 546.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 799, reserve = 792, peak = 799.
PHY-1001 : End build detailed router design. 2.790690s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (51.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 109976, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.179450s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (70.2%)

PHY-1001 : Current memory(MB): used = 833, reserve = 827, peak = 833.
PHY-1001 : End phase 1; 1.185116s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (71.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 53% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.92142e+06, over cnt = 781(0%), over = 785, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 838, reserve = 832, peak = 838.
PHY-1001 : End initial routed; 29.648730s wall, 13.234375s user + 0.093750s system = 13.328125s CPU (45.0%)

PHY-1001 : Update timing.....
PHY-1001 : 338/9669(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.010   |  -378.193  |  204  
RUN-1001 :   Hold   |   0.112   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.610314s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (38.8%)

PHY-1001 : Current memory(MB): used = 846, reserve = 841, peak = 846.
PHY-1001 : End phase 2; 31.259105s wall, 13.843750s user + 0.109375s system = 13.953125s CPU (44.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 19 pins with SWNS -3.839ns STNS -376.145ns FEP 202.
PHY-1001 : End OPT Iter 1; 0.127337s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (12.3%)

PHY-1022 : len = 1.92151e+06, over cnt = 793(0%), over = 798, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.259064s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (30.2%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.89366e+06, over cnt = 290(0%), over = 290, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.123725s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (52.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.88865e+06, over cnt = 38(0%), over = 38, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.539335s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (52.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.88841e+06, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.154447s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (50.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.88853e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.131315s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (47.6%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.8883e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.102500s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (30.5%)

PHY-1001 : Update timing.....
PHY-1001 : 328/9669(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.839   |  -377.496  |  203  
RUN-1001 :   Hold   |   0.096   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.649165s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (61.6%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 252 feed throughs used by 135 nets
PHY-1001 : End commit to database; 1.162118s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (53.8%)

PHY-1001 : Current memory(MB): used = 910, reserve = 906, peak = 910.
PHY-1001 : End phase 3; 5.321699s wall, 2.843750s user + 0.015625s system = 2.859375s CPU (53.7%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 12 pins with SWNS -3.710ns STNS -375.888ns FEP 202.
PHY-1001 : End OPT Iter 1; 0.113816s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (68.6%)

PHY-1022 : len = 1.8883e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.248399s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (75.5%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.710ns, -375.888ns, 202}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.88829e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.102818s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (76.0%)

PHY-1001 : Update timing.....
PHY-1001 : 328/9669(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -3.710   |  -377.367  |  203  
RUN-1001 :   Hold   |   0.096   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.631315s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (51.7%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 253 feed throughs used by 136 nets
PHY-1001 : End commit to database; 1.232822s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (53.2%)

PHY-1001 : Current memory(MB): used = 915, reserve = 912, peak = 915.
PHY-1001 : End phase 4; 3.243532s wall, 1.765625s user + 0.000000s system = 1.765625s CPU (54.4%)

PHY-1003 : Routed, final wirelength = 1.88829e+06
PHY-1001 : Current memory(MB): used = 916, reserve = 914, peak = 916.
PHY-1001 : End export database. 0.033433s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  44.069194s wall, 20.843750s user + 0.125000s system = 20.968750s CPU (47.6%)

RUN-1003 : finish command "route" in  46.393333s wall, 22.453125s user + 0.140625s system = 22.593750s CPU (48.7%)

RUN-1004 : used memory is 915 MB, reserved memory is 913 MB, peak memory is 916 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        50
  #input                   12
  #output                  36
  #inout                    2

Utilization Statistics
#lut                     8163   out of  19600   41.65%
#reg                     3115   out of  19600   15.89%
#le                      8589
  #lut only              5474   out of   8589   63.73%
  #reg only               426   out of   8589    4.96%
  #lut&reg               2689   out of   8589   31.31%
#dsp                        3   out of     29   10.34%
#bram                      16   out of     64   25.00%
  #bram9k                  16
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       50   out of    188   26.60%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1581
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    257
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    247
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 74
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    53


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[4]         INPUT        G11        LVTTL33           N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                  |8589   |7449    |714     |3131    |24      |3       |
|  ISP                       |AHBISP                                        |1392   |785     |339     |777     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                             |602    |293     |145     |341     |8       |0       |
|      u_fifo_1              |fifo_buf                                      |68     |28      |18      |41      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |8      |0       |0       |8       |2       |0       |
|      u_fifo_2              |fifo_buf                                      |69     |31      |18      |44      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |8      |6       |0       |8       |2       |0       |
|      u_fifo_3              |fifo_buf                                      |69     |45      |18      |44      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |8      |7       |0       |8       |2       |0       |
|      u_fifo_4              |fifo_buf                                      |70     |46      |18      |41      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |8      |8       |0       |8       |2       |0       |
|    u_bypass                |bypass                                        |145    |105     |40      |34      |0       |0       |
|    u_demosaic              |demosaic                                      |438    |217     |142     |279     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                    |102    |37      |31      |73      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                    |77     |33      |27      |48      |0       |0       |
|      u_conv_mask4          |conv_mask4                                    |79     |34      |27      |52      |0       |0       |
|      u_conv_mask6          |conv_mask6                                    |86     |51      |33      |67      |0       |0       |
|    u_gamma                 |gamma                                         |22     |22      |0       |20      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                     |8      |8       |0       |8       |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                     |6      |6       |0       |6       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                     |6      |6       |0       |4       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                          |15     |11      |4       |3       |0       |0       |
|    Decoder                 |AHBlite_Decoder                               |6      |6       |0       |0       |0       |0       |
|    SlaveMUX                |AHBlite_SlaveMUX                              |9      |5       |4       |3       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                             |23     |11      |0       |19      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                             |30     |20      |0       |18      |0       |0       |
|  RAM_CODE                  |Block_RAM                                     |4      |4       |0       |1       |4       |0       |
|  RAM_DATA                  |Block_RAM                                     |6      |6       |0       |2       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                      |2      |2       |0       |0       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                            |44     |34      |0       |40      |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                               |2      |2       |0       |2       |0       |0       |
|  U_sdram                   |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                              |13     |13      |0       |10      |0       |0       |
|  clk_gen_inst              |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                   |143    |72      |18      |114     |2       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                         |16     |2       |0       |16      |2       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |38     |22      |0       |38      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |33     |25      |0       |33      |0       |0       |
|  kb                        |Keyboard                                      |89     |73      |16      |48      |0       |0       |
|  sd_reader                 |sd_reader                                     |754    |654     |94      |319     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                    |325    |285     |34      |152     |0       |0       |
|  sdram_top_inst            |sdram_top                                     |799    |613     |121     |397     |6       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                     |402    |267     |75      |273     |6       |0       |
|      rd_fifo_data          |fifo_data                                     |150    |93      |21      |116     |2       |0       |
|        ram_inst            |ram_infer_fifo_data                           |17     |13      |0       |17      |2       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |32     |20      |0       |32      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |33     |32      |0       |33      |0       |0       |
|      wr_fifo_data          |fifo_data                                     |169    |115     |30      |130     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                           |29     |17      |0       |29      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |36     |25      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |41     |41      |0       |39      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                    |397    |346     |46      |124     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                   |61     |49      |12      |22      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                   |67     |67      |0       |14      |0       |0       |
|      sdram_init_inst       |sdram_init                                    |53     |44      |4       |28      |0       |0       |
|      sdram_read_inst       |sdram_read                                    |136    |118     |18      |31      |0       |0       |
|      sdram_write_inst      |sdram_write                                   |80     |68      |12      |29      |0       |0       |
|  u_logic                   |cortexm0ds_logic                              |5091   |5040    |51      |1330    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                      |151    |84      |65      |32      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5355  
    #2          2       2148  
    #3          3       634   
    #4          4       633   
    #5        5-10      969   
    #6        11-50     478   
    #7       51-100      21   
    #8       101-500     2    
  Average     3.21            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.361766s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (79.2%)

RUN-1004 : used memory is 913 MB, reserved memory is 910 MB, peak memory is 969 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 45416, tnet num: 10303, tinst num: 4545, tnode num: 53150, tedge num: 76813.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 10303 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 5 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: f387df0b1167ca3066d0183510cd8d6303f06da1967718356e29d2ce4a1d5ea0 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4545
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 10305, pip num: 119909
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 253
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3179 valid insts, and 325806 bits set as '1'.
BIT-1004 : the usercode register value: 00000000101111010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  16.780874s wall, 84.125000s user + 0.609375s system = 84.734375s CPU (504.9%)

RUN-1004 : used memory is 917 MB, reserved memory is 915 MB, peak memory is 1105 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240514_152444.log"
