

================================================================
== Vitis HLS Report for 'matrixmul_Pipeline_Col'
================================================================
* Date:           Wed Oct 12 21:00:24 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_matrixmul_prj
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.816 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Col     |        7|        7|         6|          1|          1|     3|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|       23|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|       40|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|       85|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|       85|      135|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+---+----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+------------------+---------+----+---+----+-----+
    |mul_8s_8s_16_1_1_U1  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    +---------------------+------------------+---------+----+---+----+-----+
    |Total                |                  |        0|   0|  0|  40|    0|
    +---------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_16ns_16_4_1_U3  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U2   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln56_fu_121_p2                |         +|   0|  0|   9|           2|           1|
    |icmp_ln56_fu_115_p2               |      icmp|   0|  0|   8|           2|           2|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  23|           7|           7|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|    2|          4|
    |b_0_blk_n                |   9|          2|    1|          2|
    |b_1_blk_n                |   9|          2|    1|          2|
    |b_2_blk_n                |   9|          2|    1|          2|
    |j_fu_48                  |   9|          2|    2|          4|
    |res_blk_n                |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |b_0_read_reg_188                  |   8|   0|    8|          0|
    |b_0_read_reg_188_pp0_iter2_reg    |   8|   0|    8|          0|
    |b_1_read_reg_193                  |   8|   0|    8|          0|
    |j_fu_48                           |   2|   0|    2|          0|
    |sext_ln60_1_cast_reg_174          |  16|   0|   16|          0|
    |sext_ln60_2_cast_reg_169          |  16|   0|   16|          0|
    |sext_ln60_cast_reg_179            |  16|   0|   16|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  85|   0|   85|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------+-----+-----+------------+------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Col|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Col|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Col|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Col|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Col|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  matrixmul_Pipeline_Col|  return value|
|b_0_dout     |   in|    8|     ap_fifo|                     b_0|       pointer|
|b_0_empty_n  |   in|    1|     ap_fifo|                     b_0|       pointer|
|b_0_read     |  out|    1|     ap_fifo|                     b_0|       pointer|
|b_1_dout     |   in|    8|     ap_fifo|                     b_1|       pointer|
|b_1_empty_n  |   in|    1|     ap_fifo|                     b_1|       pointer|
|b_1_read     |  out|    1|     ap_fifo|                     b_1|       pointer|
|b_2_dout     |   in|    8|     ap_fifo|                     b_2|       pointer|
|b_2_empty_n  |   in|    1|     ap_fifo|                     b_2|       pointer|
|b_2_read     |  out|    1|     ap_fifo|                     b_2|       pointer|
|res_din      |  out|   16|     ap_fifo|                     res|       pointer|
|res_full_n   |   in|    1|     ap_fifo|                     res|       pointer|
|res_write    |  out|    1|     ap_fifo|                     res|       pointer|
|sext_ln60    |   in|    8|     ap_none|               sext_ln60|        scalar|
|sext_ln60_1  |   in|    8|     ap_none|             sext_ln60_1|        scalar|
|sext_ln60_2  |   in|    8|     ap_none|             sext_ln60_2|        scalar|
+-------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.08>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln60_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln60_2"   --->   Operation 10 'read' 'sext_ln60_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln60_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln60_1"   --->   Operation 11 'read' 'sext_ln60_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln60_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sext_ln60"   --->   Operation 12 'read' 'sext_ln60_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln60_2_cast = sext i8 %sext_ln60_2_read"   --->   Operation 13 'sext' 'sext_ln60_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln60_1_cast = sext i8 %sext_ln60_1_read"   --->   Operation 14 'sext' 'sext_ln60_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln60_cast = sext i8 %sext_ln60_read"   --->   Operation 15 'sext' 'sext_ln60_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_2, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_1, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_0, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln0 = store i2 0, i2 %j"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j_1 = load i2 %j" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:56]   --->   Operation 22 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.39ns)   --->   "%icmp_ln56 = icmp_eq  i2 %j_1, i2 3" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:56]   --->   Operation 23 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.62ns)   --->   "%add_ln56 = add i2 %j_1, i2 1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:56]   --->   Operation 25 'add' 'add_ln56' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %for.inc.split, void %for.inc29.exitStub" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:56]   --->   Operation 26 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.46ns)   --->   "%store_ln56 = store i2 %add_ln56, i2 %j" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:56]   --->   Operation 27 'store' 'store_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.81>
ST_2 : Operation 28 [1/1] (1.72ns)   --->   "%b_0_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %b_0" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:60]   --->   Operation 28 'read' 'b_0_read' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 29 [1/1] (1.72ns)   --->   "%b_1_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %b_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:60]   --->   Operation 29 'read' 'b_1_read' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 30 [1/1] (1.72ns)   --->   "%b_2_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %b_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:60]   --->   Operation 30 'read' 'b_2_read' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln60_5 = sext i8 %b_2_read" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:60]   --->   Operation 31 'sext' 'sext_ln60_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [3/3] (1.08ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60_2 = mul i16 %sext_ln60_5, i16 %sext_ln60_2_cast" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:60]   --->   Operation 32 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln60_4 = sext i8 %b_1_read" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:60]   --->   Operation 33 'sext' 'sext_ln60_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [3/3] (1.08ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_1 = mul i16 %sext_ln60_4, i16 %sext_ln60_1_cast" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:60]   --->   Operation 34 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 35 [2/3] (1.08ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60_2 = mul i16 %sext_ln60_5, i16 %sext_ln60_2_cast" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:60]   --->   Operation 35 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.52>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln60_3 = sext i8 %b_0_read" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:60]   --->   Operation 36 'sext' 'sext_ln60_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.69ns)   --->   "%mul_ln60 = mul i16 %sext_ln60_3, i16 %sext_ln60_cast" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:60]   --->   Operation 37 'mul' 'mul_ln60' <Predicate = true> <Delay = 1.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [2/3] (1.08ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_1 = mul i16 %sext_ln60_4, i16 %sext_ln60_1_cast" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:60]   --->   Operation 38 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 39 [1/3] (0.00ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60_2 = mul i16 %sext_ln60_5, i16 %sext_ln60_2_cast" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:60]   --->   Operation 39 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 40 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln60 = add i16 %mul_ln60, i16 %mul_ln60_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:60]   --->   Operation 40 'add' 'add_ln60' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.66>
ST_5 : Operation 41 [1/3] (0.00ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_1 = mul i16 %sext_ln60_4, i16 %sext_ln60_1_cast" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:60]   --->   Operation 41 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 42 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln60 = add i16 %mul_ln60, i16 %mul_ln60_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:60]   --->   Operation 42 'add' 'add_ln60' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 43 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln60_1 = add i16 %add_ln60, i16 %mul_ln60_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:60]   --->   Operation 43 'add' 'add_ln60_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 49 'ret' 'ret_ln0' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.55>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [C:/Users/ShaneWu/OneDrive/Desktop/Documents/NTU/HLS/labA/hls_matrixmul_prj/solution5/directives.tcl:9]   --->   Operation 44 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln56 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:56]   --->   Operation 45 'specloopname' 'specloopname_ln56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln60_1 = add i16 %add_ln60, i16 %mul_ln60_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:60]   --->   Operation 46 'add' 'add_ln60_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 47 [1/1] (1.72ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %res, i16 %add_ln60_1" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:60]   --->   Operation 47 'write' 'write_ln60' <Predicate = true> <Delay = 1.72> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln56 = br void %for.inc" [../110061901_lab_a/Design_Optimization_Source_Code/lab1/matrixmul.cpp:56]   --->   Operation 48 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ b_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sext_ln60]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sext_ln60_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sext_ln60_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                 (alloca           ) [ 0100000]
sext_ln60_2_read  (read             ) [ 0000000]
sext_ln60_1_read  (read             ) [ 0000000]
sext_ln60_read    (read             ) [ 0000000]
sext_ln60_2_cast  (sext             ) [ 0111100]
sext_ln60_1_cast  (sext             ) [ 0111110]
sext_ln60_cast    (sext             ) [ 0111100]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
store_ln0         (store            ) [ 0000000]
br_ln0            (br               ) [ 0000000]
j_1               (load             ) [ 0000000]
icmp_ln56         (icmp             ) [ 0111110]
empty             (speclooptripcount) [ 0000000]
add_ln56          (add              ) [ 0000000]
br_ln56           (br               ) [ 0000000]
store_ln56        (store            ) [ 0000000]
b_0_read          (read             ) [ 0101100]
b_1_read          (read             ) [ 0101000]
b_2_read          (read             ) [ 0000000]
sext_ln60_5       (sext             ) [ 0101100]
sext_ln60_4       (sext             ) [ 0100110]
sext_ln60_3       (sext             ) [ 0000000]
mul_ln60          (mul              ) [ 0100010]
mul_ln60_2        (mul              ) [ 0100010]
mul_ln60_1        (mul              ) [ 0100001]
add_ln60          (add              ) [ 0100001]
specpipeline_ln9  (specpipeline     ) [ 0000000]
specloopname_ln56 (specloopname     ) [ 0000000]
add_ln60_1        (add              ) [ 0000000]
write_ln60        (write            ) [ 0000000]
br_ln56           (br               ) [ 0000000]
ret_ln0           (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="b_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln60">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln60"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="b_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln60_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln60_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sext_ln60_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln60_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="j_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="sext_ln60_2_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="8" slack="0"/>
<pin id="55" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln60_2_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="sext_ln60_1_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln60_1_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="sext_ln60_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln60_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="b_0_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_0_read/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="b_1_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_1_read/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="b_2_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_2_read/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln60_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="0" index="2" bw="16" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln60/6 "/>
</bind>
</comp>

<comp id="95" class="1004" name="sext_ln60_2_cast_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_2_cast/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="sext_ln60_1_cast_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="8" slack="0"/>
<pin id="101" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_1_cast/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="sext_ln60_cast_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_cast/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln0_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="2" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="j_1_load_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="2" slack="0"/>
<pin id="114" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="icmp_ln56_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="2" slack="0"/>
<pin id="117" dir="0" index="1" bw="2" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add_ln56_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="2" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln56_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="2" slack="0"/>
<pin id="129" dir="0" index="1" bw="2" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sext_ln60_5_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_5/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="sext_ln60_4_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="1"/>
<pin id="138" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_4/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="sext_ln60_3_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="2"/>
<pin id="141" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_3/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="mul_ln60_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="3"/>
<pin id="145" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60/4 "/>
</bind>
</comp>

<comp id="147" class="1007" name="grp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="0" index="1" bw="8" slack="1"/>
<pin id="150" dir="0" index="2" bw="16" slack="0"/>
<pin id="151" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_2/2 add_ln60/4 "/>
</bind>
</comp>

<comp id="154" class="1007" name="grp_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="8" slack="2"/>
<pin id="157" dir="0" index="2" bw="16" slack="0"/>
<pin id="158" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_1/3 add_ln60_1/5 "/>
</bind>
</comp>

<comp id="162" class="1005" name="j_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="2" slack="0"/>
<pin id="164" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="169" class="1005" name="sext_ln60_2_cast_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="1"/>
<pin id="171" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_2_cast "/>
</bind>
</comp>

<comp id="174" class="1005" name="sext_ln60_1_cast_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="2"/>
<pin id="176" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln60_1_cast "/>
</bind>
</comp>

<comp id="179" class="1005" name="sext_ln60_cast_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="3"/>
<pin id="181" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln60_cast "/>
</bind>
</comp>

<comp id="184" class="1005" name="icmp_ln56_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="4"/>
<pin id="186" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln56 "/>
</bind>
</comp>

<comp id="188" class="1005" name="b_0_read_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="2"/>
<pin id="190" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_0_read "/>
</bind>
</comp>

<comp id="193" class="1005" name="b_1_read_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="1"/>
<pin id="195" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_1_read "/>
</bind>
</comp>

<comp id="198" class="1005" name="sext_ln60_5_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="1"/>
<pin id="200" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_5 "/>
</bind>
</comp>

<comp id="203" class="1005" name="sext_ln60_4_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="1"/>
<pin id="205" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_4 "/>
</bind>
</comp>

<comp id="208" class="1005" name="mul_ln60_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="16" slack="1"/>
<pin id="210" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln60 "/>
</bind>
</comp>

<comp id="213" class="1005" name="add_ln60_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="1"/>
<pin id="215" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="56"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="38" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="38" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="38" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="46" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="52" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="102"><net_src comp="58" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="106"><net_src comp="64" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="119"><net_src comp="112" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="112" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="36" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="121" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="135"><net_src comp="82" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="146"><net_src comp="139" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="132" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="142" pin="2"/><net_sink comp="147" pin=2"/></net>

<net id="159"><net_src comp="136" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="147" pin="3"/><net_sink comp="154" pin=2"/></net>

<net id="161"><net_src comp="154" pin="3"/><net_sink comp="88" pin=2"/></net>

<net id="165"><net_src comp="48" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="168"><net_src comp="162" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="172"><net_src comp="95" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="177"><net_src comp="99" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="182"><net_src comp="103" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="187"><net_src comp="115" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="70" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="196"><net_src comp="76" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="201"><net_src comp="132" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="206"><net_src comp="136" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="211"><net_src comp="142" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="216"><net_src comp="147" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="154" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: b_0 | {}
	Port: b_1 | {}
	Port: b_2 | {}
	Port: res | {6 }
 - Input state : 
	Port: matrixmul_Pipeline_Col : b_0 | {2 }
	Port: matrixmul_Pipeline_Col : sext_ln60 | {1 }
	Port: matrixmul_Pipeline_Col : b_1 | {2 }
	Port: matrixmul_Pipeline_Col : sext_ln60_1 | {1 }
	Port: matrixmul_Pipeline_Col : b_2 | {2 }
	Port: matrixmul_Pipeline_Col : sext_ln60_2 | {1 }
	Port: matrixmul_Pipeline_Col : res | {}
  - Chain level:
	State 1
		store_ln0 : 1
		j_1 : 1
		icmp_ln56 : 2
		add_ln56 : 2
		br_ln56 : 3
		store_ln56 : 3
	State 2
		mul_ln60_2 : 1
	State 3
		mul_ln60_1 : 1
	State 4
		mul_ln60 : 1
		add_ln60 : 2
	State 5
		add_ln60_1 : 1
	State 6
		write_ln60 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       mul_ln60_fu_142       |    0    |    0    |    40   |
|----------|-----------------------------|---------|---------|---------|
|    add   |       add_ln56_fu_121       |    0    |    0    |    9    |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |       icmp_ln56_fu_115      |    0    |    0    |    8    |
|----------|-----------------------------|---------|---------|---------|
|  muladd  |          grp_fu_147         |    1    |    0    |    0    |
|          |          grp_fu_154         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          | sext_ln60_2_read_read_fu_52 |    0    |    0    |    0    |
|          | sext_ln60_1_read_read_fu_58 |    0    |    0    |    0    |
|   read   |  sext_ln60_read_read_fu_64  |    0    |    0    |    0    |
|          |     b_0_read_read_fu_70     |    0    |    0    |    0    |
|          |     b_1_read_read_fu_76     |    0    |    0    |    0    |
|          |     b_2_read_read_fu_82     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |    write_ln60_write_fu_88   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    sext_ln60_2_cast_fu_95   |    0    |    0    |    0    |
|          |    sext_ln60_1_cast_fu_99   |    0    |    0    |    0    |
|   sext   |    sext_ln60_cast_fu_103    |    0    |    0    |    0    |
|          |      sext_ln60_5_fu_132     |    0    |    0    |    0    |
|          |      sext_ln60_4_fu_136     |    0    |    0    |    0    |
|          |      sext_ln60_3_fu_139     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    2    |    0    |    57   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln60_reg_213    |   16   |
|    b_0_read_reg_188    |    8   |
|    b_1_read_reg_193    |    8   |
|    icmp_ln56_reg_184   |    1   |
|        j_reg_162       |    2   |
|    mul_ln60_reg_208    |   16   |
|sext_ln60_1_cast_reg_174|   16   |
|sext_ln60_2_cast_reg_169|   16   |
|   sext_ln60_4_reg_203  |   16   |
|   sext_ln60_5_reg_198  |   16   |
| sext_ln60_cast_reg_179 |   16   |
+------------------------+--------+
|          Total         |   131  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_147 |  p0  |   3  |   8  |   24   ||    14   |
| grp_fu_154 |  p0  |   3  |   8  |   24   ||    14   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   48   || 1.00429 ||    28   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   57   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   28   |
|  Register |    -   |    -   |   131  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   131  |   85   |
+-----------+--------+--------+--------+--------+
