[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2943854 heartbeat IPC: 3.397 cumulative IPC: 3.397 (Simulation time: 00 hr 00 min 20 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2943854 cumulative IPC: 3.397 (Simulation time: 00 hr 00 min 20 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2943854 cumulative IPC: 3.397 (Simulation time: 00 hr 00 min 20 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 9009545 heartbeat IPC: 1.649 cumulative IPC: 1.649 (Simulation time: 00 hr 00 min 52 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 15013749 heartbeat IPC: 1.666 cumulative IPC: 1.657 (Simulation time: 00 hr 01 min 24 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 21009059 heartbeat IPC: 1.668 cumulative IPC: 1.661 (Simulation time: 00 hr 01 min 55 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 27016815 heartbeat IPC: 1.665 cumulative IPC: 1.662 (Simulation time: 00 hr 02 min 27 sec)
Simulation finished CPU 0 instructions: 50000001 cycles: 33281818 cumulative IPC: 1.502 (Simulation time: 00 hr 03 min 07 sec)
Simulation complete CPU 0 instructions: 50000001 cycles: 33281818 cumulative IPC: 1.502 (Simulation time: 00 hr 03 min 07 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 607.cactuBSSN_s-2421B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.502 instructions: 50000001 cycles: 33281818
CPU 0 Branch Prediction Accuracy: 91.79% MPKI: 0.676 Average ROB Occupancy at Mispredict: 306
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00124
BRANCH_INDIRECT: 0.00164
BRANCH_CONDITIONAL: 0.3451
BRANCH_DIRECT_CALL: 0.01318
BRANCH_INDIRECT_CALL: 6e-05
BRANCH_RETURN: 0.3147

cpu0->cpu0_STLB TOTAL        ACCESS:    2211594 HIT:    2208536 MISS:       3058 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2211594 HIT:    2208536 MISS:       3058 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 515 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5464175 HIT:    5123964 MISS:     340211 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    4783793 HIT:    4478323 MISS:     305470 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     321562 HIT:     290527 MISS:      31035 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     354350 HIT:     354326 MISS:         24 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       4470 HIT:        788 MISS:       3682 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 129.5 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   10861834 HIT:    8702751 MISS:    2159083 MSHR_MERGE:    1069329
cpu0->cpu0_L1I LOAD         ACCESS:   10861834 HIT:    8702751 MISS:    2159083 MSHR_MERGE:    1069329
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 7.346 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   18685391 HIT:   14284145 MISS:    4401246 MSHR_MERGE:     378575
cpu0->cpu0_L1D LOAD         ACCESS:   14387994 HIT:   10348166 MISS:    4039828 MSHR_MERGE:     343232
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4292797 HIT:    3935871 MISS:     356926 MSHR_MERGE:      35321
cpu0->cpu0_L1D TRANSLATION  ACCESS:       4600 HIT:        108 MISS:       4492 MSHR_MERGE:         22
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.83 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    8690145 HIT:    8690021 MISS:        124 MSHR_MERGE:         64
cpu0->cpu0_ITLB LOAD         ACCESS:    8690145 HIT:    8690021 MISS:        124 MSHR_MERGE:         64
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 406.4 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   17621528 HIT:   15024116 MISS:    2597412 MSHR_MERGE:     385878
cpu0->cpu0_DTLB LOAD         ACCESS:   17621528 HIT:   15024116 MISS:    2597412 MSHR_MERGE:     385878
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.743 cycles
cpu0->LLC TOTAL        ACCESS:     377411 HIT:     199305 MISS:     178106 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     305470 HIT:     154546 MISS:     150924 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      30858 HIT:       6185 MISS:      24673 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      37401 HIT:      37334 MISS:         67 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3682 HIT:       1240 MISS:       2442 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 217.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        131
  ROW_BUFFER_MISS:     177908
  AVG DBUS CONGESTED CYCLE: 9.236
Channel 0 WQ ROW_BUFFER_HIT:       3979
  ROW_BUFFER_MISS:      30204
  FULL:          0
Channel 0 REFRESHES ISSUED:       2773
