// Seed: 4075862455
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    module_0,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always force id_1 = id_8;
endmodule
module module_1 #(
    parameter id_4 = 32'd78,
    parameter id_6 = 32'd28
) (
    input tri1 id_0,
    output uwire id_1,
    input supply1 id_2,
    output wand id_3,
    input supply0 _id_4,
    output tri id_5,
    output tri _id_6,
    input uwire id_7,
    input tri0 id_8
);
  wire id_10;
  logic [id_4 : id_6] id_11;
  logic id_12;
  ;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_12,
      id_11,
      id_12,
      id_11,
      id_10,
      id_10
  );
endmodule
