{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1430695748552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1430695748553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 03 20:29:08 2015 " "Processing started: Sun May 03 20:29:08 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1430695748553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1430695748553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplicador -c multiplicador " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplicador -c multiplicador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1430695748553 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1430695748946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicador-arq " "Found design unit 1: multiplicador-arq" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430695749550 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicador " "Found entity 1: multiplicador" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430695749550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430695749550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicar.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file multiplicar.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicar-arq " "Found design unit 1: multiplicar-arq" {  } { { "multiplicar.vhdl" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicar.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430695749553 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicar " "Found entity 1: multiplicar" {  } { { "multiplicar.vhdl" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicar.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430695749553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430695749553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-arq " "Found design unit 1: somador-arq" {  } { { "somador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/somador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430695749557 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/somador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430695749557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430695749557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md.vhd 2 1 " "Found 2 design units, including 1 entities, in source file md.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 md-behavior " "Found design unit 1: md-behavior" {  } { { "md.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/md.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430695749560 ""} { "Info" "ISGN_ENTITY_NAME" "1 md " "Found entity 1: md" {  } { { "md.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/md.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430695749560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430695749560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multplexador2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multplexador2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multplexador2x1-behavioral " "Found design unit 1: multplexador2x1-behavioral" {  } { { "multplexador2x1.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multplexador2x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430695749563 ""} { "Info" "ISGN_ENTITY_NAME" "1 multplexador2x1 " "Found entity 1: multplexador2x1" {  } { { "multplexador2x1.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multplexador2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430695749563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430695749563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mr-behavior " "Found design unit 1: mr-behavior" {  } { { "mr.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/mr.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430695749566 ""} { "Info" "ISGN_ENTITY_NAME" "1 mr " "Found entity 1: mr" {  } { { "mr.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/mr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430695749566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430695749566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pr-behavior " "Found design unit 1: pr-behavior" {  } { { "pr.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/pr.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430695749569 ""} { "Info" "ISGN_ENTITY_NAME" "1 pr " "Found entity 1: pr" {  } { { "pr.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/pr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430695749569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430695749569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controle-arq " "Found design unit 1: controle-arq" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430695749572 ""} { "Info" "ISGN_ENTITY_NAME" "1 controle " "Found entity 1: controle" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1430695749572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1430695749572 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplicador " "Elaborating entity \"multiplicador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1430695749615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "md md:md_map " "Elaborating entity \"md\" for hierarchy \"md:md_map\"" {  } { { "multiplicador.vhd" "md_map" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430695749618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multplexador2x1 multplexador2x1:mux " "Elaborating entity \"multplexador2x1\" for hierarchy \"multplexador2x1:mux\"" {  } { { "multiplicador.vhd" "mux" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430695749620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mr mr:mr_map " "Elaborating entity \"mr\" for hierarchy \"mr:mr_map\"" {  } { { "multiplicador.vhd" "mr_map" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430695749622 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d mr.vhd(18) " "VHDL Process Statement warning at mr.vhd(18): signal \"d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mr.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/mr.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430695749623 "|multiplicador|mr:mr_map"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d_tmp mr.vhd(26) " "VHDL Process Statement warning at mr.vhd(26): signal \"d_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mr.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/mr.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430695749623 "|multiplicador|mr:mr_map"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:somar " "Elaborating entity \"somador\" for hierarchy \"somador:somar\"" {  } { { "multiplicador.vhd" "somar" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430695749625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pr pr:pr_map " "Elaborating entity \"pr\" for hierarchy \"pr:pr_map\"" {  } { { "multiplicador.vhd" "pr_map" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430695749627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle controle:controle_map " "Elaborating entity \"controle\" for hierarchy \"controle:controle_map\"" {  } { { "multiplicador.vhd" "controle_map" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1430695749629 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador_mr controle.vhd(70) " "VHDL Process Statement warning at controle.vhd(70): signal \"contador_mr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1430695749632 "|multiplicador|controle:controle_map"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "limpa_pr_tmp controle.vhd(37) " "VHDL Process Statement warning at controle.vhd(37): inferring latch(es) for signal or variable \"limpa_pr_tmp\", which holds its previous value in one or more paths through the process" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1430695749632 "|multiplicador|controle:controle_map"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carga_md_tmp controle.vhd(37) " "VHDL Process Statement warning at controle.vhd(37): inferring latch(es) for signal or variable \"carga_md_tmp\", which holds its previous value in one or more paths through the process" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1430695749632 "|multiplicador|controle:controle_map"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carga_mr_tmp controle.vhd(37) " "VHDL Process Statement warning at controle.vhd(37): inferring latch(es) for signal or variable \"carga_mr_tmp\", which holds its previous value in one or more paths through the process" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1430695749632 "|multiplicador|controle:controle_map"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "desloca_mr_tmp controle.vhd(37) " "VHDL Process Statement warning at controle.vhd(37): inferring latch(es) for signal or variable \"desloca_mr_tmp\", which holds its previous value in one or more paths through the process" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1430695749634 "|multiplicador|controle:controle_map"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "desloca_pr_tmp controle.vhd(37) " "VHDL Process Statement warning at controle.vhd(37): inferring latch(es) for signal or variable \"desloca_pr_tmp\", which holds its previous value in one or more paths through the process" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1430695749634 "|multiplicador|controle:controle_map"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "contador_clk controle.vhd(37) " "VHDL Process Statement warning at controle.vhd(37): inferring latch(es) for signal or variable \"contador_clk\", which holds its previous value in one or more paths through the process" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1430695749634 "|multiplicador|controle:controle_map"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "contador_limpa controle.vhd(37) " "VHDL Process Statement warning at controle.vhd(37): inferring latch(es) for signal or variable \"contador_limpa\", which holds its previous value in one or more paths through the process" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1430695749634 "|multiplicador|controle:controle_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_limpa controle.vhd(37) " "Inferred latch for \"contador_limpa\" at controle.vhd(37)" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430695749635 "|multiplicador|controle:controle_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "contador_clk controle.vhd(37) " "Inferred latch for \"contador_clk\" at controle.vhd(37)" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430695749635 "|multiplicador|controle:controle_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "desloca_pr controle.vhd(70) " "Inferred latch for \"desloca_pr\" at controle.vhd(70)" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430695749636 "|multiplicador|controle:controle_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "desloca_mr controle.vhd(70) " "Inferred latch for \"desloca_mr\" at controle.vhd(70)" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430695749636 "|multiplicador|controle:controle_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carga_mr controle.vhd(70) " "Inferred latch for \"carga_mr\" at controle.vhd(70)" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430695749636 "|multiplicador|controle:controle_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carga_md controle.vhd(70) " "Inferred latch for \"carga_md\" at controle.vhd(70)" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430695749636 "|multiplicador|controle:controle_map"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "limpa_pr controle.vhd(70) " "Inferred latch for \"limpa_pr\" at controle.vhd(70)" {  } { { "controle.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/controle.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1430695749636 "|multiplicador|controle:controle_map"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mr:mr_map\|d_tmp\[0\] mr:mr_map\|d_tmp\[0\]~_emulated mr:mr_map\|d_tmp\[0\]~1 " "Register \"mr:mr_map\|d_tmp\[0\]\" is converted into an equivalent circuit using register \"mr:mr_map\|d_tmp\[0\]~_emulated\" and latch \"mr:mr_map\|d_tmp\[0\]~1\"" {  } { { "mr.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/mr.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1430695750088 "|multiplicador|mr:mr_map|d_tmp[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mr:mr_map\|d_tmp\[1\] mr:mr_map\|d_tmp\[1\]~_emulated mr:mr_map\|d_tmp\[1\]~5 " "Register \"mr:mr_map\|d_tmp\[1\]\" is converted into an equivalent circuit using register \"mr:mr_map\|d_tmp\[1\]~_emulated\" and latch \"mr:mr_map\|d_tmp\[1\]~5\"" {  } { { "mr.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/mr.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1430695750088 "|multiplicador|mr:mr_map|d_tmp[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mr:mr_map\|d_tmp\[2\] mr:mr_map\|d_tmp\[2\]~_emulated mr:mr_map\|d_tmp\[2\]~9 " "Register \"mr:mr_map\|d_tmp\[2\]\" is converted into an equivalent circuit using register \"mr:mr_map\|d_tmp\[2\]~_emulated\" and latch \"mr:mr_map\|d_tmp\[2\]~9\"" {  } { { "mr.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/mr.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1430695750088 "|multiplicador|mr:mr_map|d_tmp[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "mr:mr_map\|d_tmp\[3\] mr:mr_map\|d_tmp\[3\]~_emulated mr:mr_map\|d_tmp\[3\]~13 " "Register \"mr:mr_map\|d_tmp\[3\]\" is converted into an equivalent circuit using register \"mr:mr_map\|d_tmp\[3\]~_emulated\" and latch \"mr:mr_map\|d_tmp\[3\]~13\"" {  } { { "mr.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/mr.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1430695750088 "|multiplicador|mr:mr_map|d_tmp[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1430695750088 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "reg_pr\[7\] GND " "Pin \"reg_pr\[7\]\" is stuck at GND" {  } { { "multiplicador.vhd" "" { Text "C:/Users/Alexandre/Documents/GitHub/projetos-vhdl/multiplicador/multiplicador.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1430695750110 "|multiplicador|reg_pr[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1430695750110 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1430695750154 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1430695750421 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1430695750421 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "60 " "Implemented 60 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1430695750472 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1430695750472 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1430695750472 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1430695750472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "493 " "Peak virtual memory: 493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1430695750508 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 03 20:29:10 2015 " "Processing ended: Sun May 03 20:29:10 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1430695750508 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1430695750508 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1430695750508 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1430695750508 ""}
