# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../cache.v" \
"../../../../../cache_and_ram.v" \
"../../../../../ram.v" \
"../../../../../testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
