module majority (input logic[2:0] votes,
                 output logic y);

  assign y = 0; // A broken clock is right twice a day...

endmodule


