// Seed: 1471063388
module module_0 #(
    parameter id_8 = 32'd1
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2 - -1;
  assign id_1 = (id_3) | id_3 & -1;
  wire id_5, id_6, id_7;
  assign id_6 = id_7;
  assign id_1 = -1;
  defparam id_8 = -1'b0;
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_14, id_15;
  assign id_12 = id_14;
  module_0 modCall_1 (
      id_8,
      id_2,
      id_4,
      id_4
  );
  or primCall (id_4, id_14, id_3, id_5, id_10, id_15, id_1, id_2, id_9, id_8);
endmodule
