|project
pin_name1 <= <GND>
pin_name2 <= <GND>
pin_name7 <= <GND>
pin_name8 <= <GND>
ncvz <= <GND>
rfwrite <= ControlUnit:inst2.rf_write
res => BuffReg16:PS.reset
res => BuffReg16:RA.reset
res => registerFile:inst8.Reset
res => BuffReg16:RY.reset
res => BuffReg16:RZ.reset
res => IR24:inst3.reset
res => BuffReg16:RB_inst.reset
res => ControlUnit:inst2.reset
res => Reg16:inst4.reset
res => BuffReg16:RM.reset
clk => BuffReg16:PS.Clock
clk => BuffReg16:RA.Clock
clk => registerFile:inst8.Clock
clk => BuffReg16:RY.Clock
clk => BuffReg16:RZ.Clock
clk => IR24:inst3.Clock
clk => BuffReg16:RB_inst.Clock
clk => ControlUnit:inst2.clock
clk => Reg16:inst4.Clock
clk => BuffReg16:RM.Clock
dataD[0] <= BuffReg16:RY.output[0]
dataD[1] <= BuffReg16:RY.output[1]
dataD[2] <= BuffReg16:RY.output[2]
dataD[3] <= BuffReg16:RY.output[3]
dataD[4] <= BuffReg16:RY.output[4]
dataD[5] <= BuffReg16:RY.output[5]
dataD[6] <= BuffReg16:RY.output[6]
dataD[7] <= BuffReg16:RY.output[7]
dataD[8] <= BuffReg16:RY.output[8]
dataD[9] <= BuffReg16:RY.output[9]
dataD[10] <= BuffReg16:RY.output[10]
dataD[11] <= BuffReg16:RY.output[11]
dataD[12] <= BuffReg16:RY.output[12]
dataD[13] <= BuffReg16:RY.output[13]
dataD[14] <= BuffReg16:RY.output[14]
dataD[15] <= BuffReg16:RY.output[15]
rzout[0] <= BuffReg16:RZ.output[0]
rzout[1] <= BuffReg16:RZ.output[1]
rzout[2] <= BuffReg16:RZ.output[2]
rzout[3] <= BuffReg16:RZ.output[3]
rzout[4] <= BuffReg16:RZ.output[4]
rzout[5] <= BuffReg16:RZ.output[5]
rzout[6] <= BuffReg16:RZ.output[6]
rzout[7] <= BuffReg16:RZ.output[7]
rzout[8] <= BuffReg16:RZ.output[8]
rzout[9] <= BuffReg16:RZ.output[9]
rzout[10] <= BuffReg16:RZ.output[10]
rzout[11] <= BuffReg16:RZ.output[11]
rzout[12] <= BuffReg16:RZ.output[12]
rzout[13] <= BuffReg16:RZ.output[13]
rzout[14] <= BuffReg16:RZ.output[14]
rzout[15] <= BuffReg16:RZ.output[15]
aluout[0] <= alu:inst9.alu_out[0]
aluout[1] <= alu:inst9.alu_out[1]
aluout[2] <= alu:inst9.alu_out[2]
aluout[3] <= alu:inst9.alu_out[3]
aluout[4] <= alu:inst9.alu_out[4]
aluout[5] <= alu:inst9.alu_out[5]
aluout[6] <= alu:inst9.alu_out[6]
aluout[7] <= alu:inst9.alu_out[7]
aluout[8] <= alu:inst9.alu_out[8]
aluout[9] <= alu:inst9.alu_out[9]
aluout[10] <= alu:inst9.alu_out[10]
aluout[11] <= alu:inst9.alu_out[11]
aluout[12] <= alu:inst9.alu_out[12]
aluout[13] <= alu:inst9.alu_out[13]
aluout[14] <= alu:inst9.alu_out[14]
aluout[15] <= alu:inst9.alu_out[15]
irin[0] => IR24:inst3.data[0]
irin[1] => IR24:inst3.data[1]
irin[2] => IR24:inst3.data[2]
irin[3] => IR24:inst3.data[3]
irin[4] => IR24:inst3.data[4]
irin[5] => IR24:inst3.data[5]
irin[6] => IR24:inst3.data[6]
irin[7] => IR24:inst3.data[7]
irin[8] => IR24:inst3.data[8]
irin[9] => IR24:inst3.data[9]
irin[10] => IR24:inst3.data[10]
irin[11] => IR24:inst3.data[11]
irin[12] => IR24:inst3.data[12]
irin[13] => IR24:inst3.data[13]
irin[14] => IR24:inst3.data[14]
irin[15] => IR24:inst3.data[15]
irin[16] => IR24:inst3.data[16]
irin[17] => IR24:inst3.data[17]
irin[18] => IR24:inst3.data[18]
irin[19] => IR24:inst3.data[19]
irin[20] => IR24:inst3.data[20]
irin[21] => IR24:inst3.data[21]
irin[22] => IR24:inst3.data[22]
irin[23] => IR24:inst3.data[23]
aluop[0] <= ControlUnit:inst2.alu_op[0]
aluop[1] <= ControlUnit:inst2.alu_op[1]
b_select <= ControlUnit:inst2.b_select
rbout[0] <= BuffReg16:RB_inst.output[0]
rbout[1] <= BuffReg16:RB_inst.output[1]
rbout[2] <= BuffReg16:RB_inst.output[2]
rbout[3] <= BuffReg16:RB_inst.output[3]
rbout[4] <= BuffReg16:RB_inst.output[4]
rbout[5] <= BuffReg16:RB_inst.output[5]
rbout[6] <= BuffReg16:RB_inst.output[6]
rbout[7] <= BuffReg16:RB_inst.output[7]
rbout[8] <= BuffReg16:RB_inst.output[8]
rbout[9] <= BuffReg16:RB_inst.output[9]
rbout[10] <= BuffReg16:RB_inst.output[10]
rbout[11] <= BuffReg16:RB_inst.output[11]
rbout[12] <= BuffReg16:RB_inst.output[12]
rbout[13] <= BuffReg16:RB_inst.output[13]
rbout[14] <= BuffReg16:RB_inst.output[14]
rbout[15] <= BuffReg16:RB_inst.output[15]
raout[0] <= <GND>
raout[1] <= <GND>
raout[2] <= <GND>
raout[3] <= <GND>
raout[4] <= <GND>
raout[5] <= <GND>
raout[6] <= <GND>
raout[7] <= <GND>
raout[8] <= <GND>
raout[9] <= <GND>
raout[10] <= <GND>
raout[11] <= <GND>
raout[12] <= <GND>
raout[13] <= <GND>
raout[14] <= <GND>
raout[15] <= <GND>


|project|ControlUnit:inst2
opCode[0] => process_0.IN0
opCode[0] => process_0.IN0
opCode[1] => process_0.IN1
opCode[1] => process_0.IN1
opCode[2] => process_0.IN0
opCode[3] => process_0.IN1
Cond[0] => ~NO_FANOUT~
Cond[1] => ~NO_FANOUT~
Cond[2] => ~NO_FANOUT~
Cond[3] => ~NO_FANOUT~
opx[0] => Equal4.IN2
opx[0] => Equal5.IN0
opx[0] => Equal6.IN2
opx[0] => Equal7.IN1
opx[0] => Equal8.IN2
opx[1] => Equal4.IN1
opx[1] => Equal5.IN2
opx[1] => Equal6.IN0
opx[1] => Equal7.IN0
opx[1] => Equal8.IN1
opx[2] => Equal4.IN0
opx[2] => Equal5.IN1
opx[2] => Equal6.IN1
opx[2] => Equal7.IN2
opx[2] => Equal8.IN0
s => ~NO_FANOUT~
n => ~NO_FANOUT~
c => ~NO_FANOUT~
v => ~NO_FANOUT~
z => ~NO_FANOUT~
mfc => process_0.IN1
mfc => pc_enable.DATAB
clock => inc_select~reg0.CLK
clock => pc_enable~reg0.CLK
clock => pc_select~reg0.CLK
clock => mem_write~reg0.CLK
clock => mem_read~reg0.CLK
clock => ma_select~reg0.CLK
clock => ir_enable~reg0.CLK
clock => extend[0]~reg0.CLK
clock => extend[1]~reg0.CLK
clock => b_inv~reg0.CLK
clock => a_inv~reg0.CLK
clock => b_select~reg0.CLK
clock => rf_write~reg0.CLK
clock => y_select[0]~reg0.CLK
clock => y_select[1]~reg0.CLK
clock => c_select[0]~reg0.CLK
clock => c_select[1]~reg0.CLK
clock => alu_op[0]~reg0.CLK
clock => alu_op[1]~reg0.CLK
clock => wmfc.CLK
clock => stage[0].CLK
clock => stage[1].CLK
clock => stage[2].CLK
clock => stage[3].CLK
clock => stage[4].CLK
clock => stage[5].CLK
clock => stage[6].CLK
clock => stage[7].CLK
clock => stage[8].CLK
clock => stage[9].CLK
clock => stage[10].CLK
clock => stage[11].CLK
clock => stage[12].CLK
clock => stage[13].CLK
clock => stage[14].CLK
clock => stage[15].CLK
clock => stage[16].CLK
clock => stage[17].CLK
clock => stage[18].CLK
clock => stage[19].CLK
clock => stage[20].CLK
clock => stage[21].CLK
clock => stage[22].CLK
clock => stage[23].CLK
clock => stage[24].CLK
clock => stage[25].CLK
clock => stage[26].CLK
clock => stage[27].CLK
clock => stage[28].CLK
clock => stage[29].CLK
clock => stage[30].CLK
clock => stage[31].CLK
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
alu_op[0] <= alu_op[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_op[1] <= alu_op[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_select[0] <= c_select[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_select[1] <= c_select[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_select[0] <= y_select[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_select[1] <= y_select[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rf_write <= rf_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_select <= b_select~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_inv <= a_inv~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_inv <= b_inv~reg0.DB_MAX_OUTPUT_PORT_TYPE
extend[0] <= extend[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
extend[1] <= extend[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ir_enable <= ir_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
ma_select <= ma_select~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_read <= mem_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write <= mem_write~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_select <= pc_select~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_enable <= pc_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
inc_select <= inc_select~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|lpm_constant0:inst5
result[0] <= lpm_constant:LPM_CONSTANT_component.result[0]


|project|lpm_constant0:inst5|lpm_constant:LPM_CONSTANT_component
result[0] <= <VCC>


|project|BuffReg16:PS
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9
a[0] => bit16multi2to1:multa.a[0]
a[0] => bit16multi2to1:multa.b[0]
a[1] => bit16multi2to1:multa.a[1]
a[1] => bit16multi2to1:multa.b[1]
a[2] => bit16multi2to1:multa.a[2]
a[2] => bit16multi2to1:multa.b[2]
a[3] => bit16multi2to1:multa.a[3]
a[3] => bit16multi2to1:multa.b[3]
a[4] => bit16multi2to1:multa.a[4]
a[4] => bit16multi2to1:multa.b[4]
a[5] => bit16multi2to1:multa.a[5]
a[5] => bit16multi2to1:multa.b[5]
a[6] => bit16multi2to1:multa.a[6]
a[6] => bit16multi2to1:multa.b[6]
a[7] => bit16multi2to1:multa.a[7]
a[7] => bit16multi2to1:multa.b[7]
a[8] => bit16multi2to1:multa.a[8]
a[8] => bit16multi2to1:multa.b[8]
a[9] => bit16multi2to1:multa.a[9]
a[9] => bit16multi2to1:multa.b[9]
a[10] => bit16multi2to1:multa.a[10]
a[10] => bit16multi2to1:multa.b[10]
a[11] => bit16multi2to1:multa.a[11]
a[11] => bit16multi2to1:multa.b[11]
a[12] => bit16multi2to1:multa.a[12]
a[12] => bit16multi2to1:multa.b[12]
a[13] => bit16multi2to1:multa.a[13]
a[13] => bit16multi2to1:multa.b[13]
a[14] => bit16multi2to1:multa.a[14]
a[14] => bit16multi2to1:multa.b[14]
a[15] => bit16multi2to1:multa.a[15]
a[15] => bit16multi2to1:multa.b[15]
b[0] => bit16multi2to1:multb.a[0]
b[0] => bit16multi2to1:multb.b[0]
b[1] => bit16multi2to1:multb.a[1]
b[1] => bit16multi2to1:multb.b[1]
b[2] => bit16multi2to1:multb.a[2]
b[2] => bit16multi2to1:multb.b[2]
b[3] => bit16multi2to1:multb.a[3]
b[3] => bit16multi2to1:multb.b[3]
b[4] => bit16multi2to1:multb.a[4]
b[4] => bit16multi2to1:multb.b[4]
b[5] => bit16multi2to1:multb.a[5]
b[5] => bit16multi2to1:multb.b[5]
b[6] => bit16multi2to1:multb.a[6]
b[6] => bit16multi2to1:multb.b[6]
b[7] => bit16multi2to1:multb.a[7]
b[7] => bit16multi2to1:multb.b[7]
b[8] => bit16multi2to1:multb.a[8]
b[8] => bit16multi2to1:multb.b[8]
b[9] => bit16multi2to1:multb.a[9]
b[9] => bit16multi2to1:multb.b[9]
b[10] => bit16multi2to1:multb.a[10]
b[10] => bit16multi2to1:multb.b[10]
b[11] => bit16multi2to1:multb.a[11]
b[11] => bit16multi2to1:multb.b[11]
b[12] => bit16multi2to1:multb.a[12]
b[12] => bit16multi2to1:multb.b[12]
b[13] => bit16multi2to1:multb.a[13]
b[13] => bit16multi2to1:multb.b[13]
b[14] => bit16multi2to1:multb.a[14]
b[14] => bit16multi2to1:multb.b[14]
b[15] => bit16multi2to1:multb.a[15]
b[15] => bit16multi2to1:multb.b[15]
alu_op[0] => bit16multi4to1:multfin.s[0]
alu_op[1] => bit16multi4to1:multfin.s[1]
a_inv => inv.IN0
a_inv => bit16multi2to1:multa.s
b_inv => inv.IN1
b_inv => bit16multi2to1:multb.s
alu_out[0] <= bit16multi4to1:multfin.f[0]
alu_out[1] <= bit16multi4to1:multfin.f[1]
alu_out[2] <= bit16multi4to1:multfin.f[2]
alu_out[3] <= bit16multi4to1:multfin.f[3]
alu_out[4] <= bit16multi4to1:multfin.f[4]
alu_out[5] <= bit16multi4to1:multfin.f[5]
alu_out[6] <= bit16multi4to1:multfin.f[6]
alu_out[7] <= bit16multi4to1:multfin.f[7]
alu_out[8] <= bit16multi4to1:multfin.f[8]
alu_out[9] <= bit16multi4to1:multfin.f[9]
alu_out[10] <= bit16multi4to1:multfin.f[10]
alu_out[11] <= bit16multi4to1:multfin.f[11]
alu_out[12] <= bit16multi4to1:multfin.f[12]
alu_out[13] <= bit16multi4to1:multfin.f[13]
alu_out[14] <= bit16multi4to1:multfin.f[14]
alu_out[15] <= bit16multi4to1:multfin.f[15]
n <= variousLogic:flags.outN
z <= variousLogic:flags.outZ
v <= variousLogic:flags.outV
c <= variousLogic:flags.outC


|project|alu:inst9|bit16multi2to1:multa
a[0] => multi2to1:mult0.a
a[1] => multi2to1:mult1.a
a[2] => multi2to1:mult2.a
a[3] => multi2to1:mult3.a
a[4] => multi2to1:mult4.a
a[5] => multi2to1:mult5.a
a[6] => multi2to1:mult6.a
a[7] => multi2to1:mult7.a
a[8] => multi2to1:mult8.a
a[9] => multi2to1:mult9.a
a[10] => multi2to1:mult10.a
a[11] => multi2to1:mult11.a
a[12] => multi2to1:mult12.a
a[13] => multi2to1:mult13.a
a[14] => multi2to1:mult14.a
a[15] => multi2to1:mult15.a
b[0] => multi2to1:mult0.b
b[1] => multi2to1:mult1.b
b[2] => multi2to1:mult2.b
b[3] => multi2to1:mult3.b
b[4] => multi2to1:mult4.b
b[5] => multi2to1:mult5.b
b[6] => multi2to1:mult6.b
b[7] => multi2to1:mult7.b
b[8] => multi2to1:mult8.b
b[9] => multi2to1:mult9.b
b[10] => multi2to1:mult10.b
b[11] => multi2to1:mult11.b
b[12] => multi2to1:mult12.b
b[13] => multi2to1:mult13.b
b[14] => multi2to1:mult14.b
b[15] => multi2to1:mult15.b
s => multi2to1:mult0.s
s => multi2to1:mult1.s
s => multi2to1:mult2.s
s => multi2to1:mult3.s
s => multi2to1:mult4.s
s => multi2to1:mult5.s
s => multi2to1:mult6.s
s => multi2to1:mult7.s
s => multi2to1:mult8.s
s => multi2to1:mult9.s
s => multi2to1:mult10.s
s => multi2to1:mult11.s
s => multi2to1:mult12.s
s => multi2to1:mult13.s
s => multi2to1:mult14.s
s => multi2to1:mult15.s
f[0] <= multi2to1:mult0.f
f[1] <= multi2to1:mult1.f
f[2] <= multi2to1:mult2.f
f[3] <= multi2to1:mult3.f
f[4] <= multi2to1:mult4.f
f[5] <= multi2to1:mult5.f
f[6] <= multi2to1:mult6.f
f[7] <= multi2to1:mult7.f
f[8] <= multi2to1:mult8.f
f[9] <= multi2to1:mult9.f
f[10] <= multi2to1:mult10.f
f[11] <= multi2to1:mult11.f
f[12] <= multi2to1:mult12.f
f[13] <= multi2to1:mult13.f
f[14] <= multi2to1:mult14.f
f[15] <= multi2to1:mult15.f


|project|alu:inst9|bit16multi2to1:multa|multi2to1:mult0
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi2to1:multa|multi2to1:mult1
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi2to1:multa|multi2to1:mult2
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi2to1:multa|multi2to1:mult3
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi2to1:multa|multi2to1:mult4
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi2to1:multa|multi2to1:mult5
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi2to1:multa|multi2to1:mult6
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi2to1:multa|multi2to1:mult7
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi2to1:multa|multi2to1:mult8
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi2to1:multa|multi2to1:mult9
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi2to1:multa|multi2to1:mult10
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi2to1:multa|multi2to1:mult11
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi2to1:multa|multi2to1:mult12
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi2to1:multa|multi2to1:mult13
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi2to1:multa|multi2to1:mult14
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi2to1:multa|multi2to1:mult15
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi2to1:multb
a[0] => multi2to1:mult0.a
a[1] => multi2to1:mult1.a
a[2] => multi2to1:mult2.a
a[3] => multi2to1:mult3.a
a[4] => multi2to1:mult4.a
a[5] => multi2to1:mult5.a
a[6] => multi2to1:mult6.a
a[7] => multi2to1:mult7.a
a[8] => multi2to1:mult8.a
a[9] => multi2to1:mult9.a
a[10] => multi2to1:mult10.a
a[11] => multi2to1:mult11.a
a[12] => multi2to1:mult12.a
a[13] => multi2to1:mult13.a
a[14] => multi2to1:mult14.a
a[15] => multi2to1:mult15.a
b[0] => multi2to1:mult0.b
b[1] => multi2to1:mult1.b
b[2] => multi2to1:mult2.b
b[3] => multi2to1:mult3.b
b[4] => multi2to1:mult4.b
b[5] => multi2to1:mult5.b
b[6] => multi2to1:mult6.b
b[7] => multi2to1:mult7.b
b[8] => multi2to1:mult8.b
b[9] => multi2to1:mult9.b
b[10] => multi2to1:mult10.b
b[11] => multi2to1:mult11.b
b[12] => multi2to1:mult12.b
b[13] => multi2to1:mult13.b
b[14] => multi2to1:mult14.b
b[15] => multi2to1:mult15.b
s => multi2to1:mult0.s
s => multi2to1:mult1.s
s => multi2to1:mult2.s
s => multi2to1:mult3.s
s => multi2to1:mult4.s
s => multi2to1:mult5.s
s => multi2to1:mult6.s
s => multi2to1:mult7.s
s => multi2to1:mult8.s
s => multi2to1:mult9.s
s => multi2to1:mult10.s
s => multi2to1:mult11.s
s => multi2to1:mult12.s
s => multi2to1:mult13.s
s => multi2to1:mult14.s
s => multi2to1:mult15.s
f[0] <= multi2to1:mult0.f
f[1] <= multi2to1:mult1.f
f[2] <= multi2to1:mult2.f
f[3] <= multi2to1:mult3.f
f[4] <= multi2to1:mult4.f
f[5] <= multi2to1:mult5.f
f[6] <= multi2to1:mult6.f
f[7] <= multi2to1:mult7.f
f[8] <= multi2to1:mult8.f
f[9] <= multi2to1:mult9.f
f[10] <= multi2to1:mult10.f
f[11] <= multi2to1:mult11.f
f[12] <= multi2to1:mult12.f
f[13] <= multi2to1:mult13.f
f[14] <= multi2to1:mult14.f
f[15] <= multi2to1:mult15.f


|project|alu:inst9|bit16multi2to1:multb|multi2to1:mult0
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi2to1:multb|multi2to1:mult1
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi2to1:multb|multi2to1:mult2
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi2to1:multb|multi2to1:mult3
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi2to1:multb|multi2to1:mult4
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi2to1:multb|multi2to1:mult5
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi2to1:multb|multi2to1:mult6
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi2to1:multb|multi2to1:mult7
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi2to1:multb|multi2to1:mult8
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi2to1:multb|multi2to1:mult9
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi2to1:multb|multi2to1:mult10
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi2to1:multb|multi2to1:mult11
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi2to1:multb|multi2to1:mult12
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi2to1:multb|multi2to1:mult13
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi2to1:multb|multi2to1:mult14
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi2to1:multb|multi2to1:mult15
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16add:FA
cin => bitAdder:add0.cin
a[0] => bitAdder:add0.a
a[1] => bitAdder:add1.a
a[2] => bitAdder:add2.a
a[3] => bitAdder:add3.a
a[4] => bitAdder:add4.a
a[5] => bitAdder:add5.a
a[6] => bitAdder:add6.a
a[7] => bitAdder:add7.a
a[8] => bitAdder:add8.a
a[9] => bitAdder:add9.a
a[10] => bitAdder:add10.a
a[11] => bitAdder:add11.a
a[12] => bitAdder:add12.a
a[13] => bitAdder:add13.a
a[14] => bitAdder:add14.a
a[15] => bitAdder:add15.a
b[0] => bitAdder:add0.b
b[1] => bitAdder:add1.b
b[2] => bitAdder:add2.b
b[3] => bitAdder:add3.b
b[4] => bitAdder:add4.b
b[5] => bitAdder:add5.b
b[6] => bitAdder:add6.b
b[7] => bitAdder:add7.b
b[8] => bitAdder:add8.b
b[9] => bitAdder:add9.b
b[10] => bitAdder:add10.b
b[11] => bitAdder:add11.b
b[12] => bitAdder:add12.b
b[13] => bitAdder:add13.b
b[14] => bitAdder:add14.b
b[15] => bitAdder:add15.b
s[0] <= bitAdder:add0.s
s[1] <= bitAdder:add1.s
s[2] <= bitAdder:add2.s
s[3] <= bitAdder:add3.s
s[4] <= bitAdder:add4.s
s[5] <= bitAdder:add5.s
s[6] <= bitAdder:add6.s
s[7] <= bitAdder:add7.s
s[8] <= bitAdder:add8.s
s[9] <= bitAdder:add9.s
s[10] <= bitAdder:add10.s
s[11] <= bitAdder:add11.s
s[12] <= bitAdder:add12.s
s[13] <= bitAdder:add13.s
s[14] <= bitAdder:add14.s
s[15] <= bitAdder:add15.s
Carry15 <= bitAdder:add15.cout
Carry14 <= bitAdder:add14.cout


|project|alu:inst9|bit16add:FA|bitAdder:add0
a => xor1.IN0
a => and2.IN0
b => xor1.IN1
b => and2.IN1
cin => and1.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16add:FA|bitAdder:add1
a => xor1.IN0
a => and2.IN0
b => xor1.IN1
b => and2.IN1
cin => and1.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16add:FA|bitAdder:add2
a => xor1.IN0
a => and2.IN0
b => xor1.IN1
b => and2.IN1
cin => and1.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16add:FA|bitAdder:add3
a => xor1.IN0
a => and2.IN0
b => xor1.IN1
b => and2.IN1
cin => and1.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16add:FA|bitAdder:add4
a => xor1.IN0
a => and2.IN0
b => xor1.IN1
b => and2.IN1
cin => and1.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16add:FA|bitAdder:add5
a => xor1.IN0
a => and2.IN0
b => xor1.IN1
b => and2.IN1
cin => and1.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16add:FA|bitAdder:add6
a => xor1.IN0
a => and2.IN0
b => xor1.IN1
b => and2.IN1
cin => and1.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16add:FA|bitAdder:add7
a => xor1.IN0
a => and2.IN0
b => xor1.IN1
b => and2.IN1
cin => and1.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16add:FA|bitAdder:add8
a => xor1.IN0
a => and2.IN0
b => xor1.IN1
b => and2.IN1
cin => and1.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16add:FA|bitAdder:add9
a => xor1.IN0
a => and2.IN0
b => xor1.IN1
b => and2.IN1
cin => and1.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16add:FA|bitAdder:add10
a => xor1.IN0
a => and2.IN0
b => xor1.IN1
b => and2.IN1
cin => and1.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16add:FA|bitAdder:add11
a => xor1.IN0
a => and2.IN0
b => xor1.IN1
b => and2.IN1
cin => and1.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16add:FA|bitAdder:add12
a => xor1.IN0
a => and2.IN0
b => xor1.IN1
b => and2.IN1
cin => and1.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16add:FA|bitAdder:add13
a => xor1.IN0
a => and2.IN0
b => xor1.IN1
b => and2.IN1
cin => and1.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16add:FA|bitAdder:add14
a => xor1.IN0
a => and2.IN0
b => xor1.IN1
b => and2.IN1
cin => and1.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16add:FA|bitAdder:add15
a => xor1.IN0
a => and2.IN0
b => xor1.IN1
b => and2.IN1
cin => and1.IN1
cin => s.IN1
s <= s.DB_MAX_OUTPUT_PORT_TYPE
cout <= cout.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|variousLogic:flags
s[0] => x.IN0
s[1] => x.IN1
s[2] => x.IN1
s[3] => x.IN1
s[4] => x.IN1
s[5] => x.IN1
s[6] => x.IN1
s[7] => x.IN1
s[8] => x.IN1
s[9] => x.IN1
s[10] => x.IN1
s[11] => x.IN1
s[12] => x.IN1
s[13] => x.IN1
s[14] => x.IN1
s[15] => x.IN1
s[15] => outN.DATAIN
in15carryout => outV.IN0
in15carryout => outC.DATAIN
in14carryout => outV.IN1
outN <= s[15].DB_MAX_OUTPUT_PORT_TYPE
outZ <= x.DB_MAX_OUTPUT_PORT_TYPE
outV <= outV.DB_MAX_OUTPUT_PORT_TYPE
outC <= in15carryout.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16and:and1
a[0] => o.IN0
a[1] => o.IN0
a[2] => o.IN0
a[3] => o.IN0
a[4] => o.IN0
a[5] => o.IN0
a[6] => o.IN0
a[7] => o.IN0
a[8] => o.IN0
a[9] => o.IN0
a[10] => o.IN0
a[11] => o.IN0
a[12] => o.IN0
a[13] => o.IN0
a[14] => o.IN0
a[15] => o.IN0
b[0] => o.IN1
b[1] => o.IN1
b[2] => o.IN1
b[3] => o.IN1
b[4] => o.IN1
b[5] => o.IN1
b[6] => o.IN1
b[7] => o.IN1
b[8] => o.IN1
b[9] => o.IN1
b[10] => o.IN1
b[11] => o.IN1
b[12] => o.IN1
b[13] => o.IN1
b[14] => o.IN1
b[15] => o.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16or:or1
a[0] => o.IN0
a[1] => o.IN0
a[2] => o.IN0
a[3] => o.IN0
a[4] => o.IN0
a[5] => o.IN0
a[6] => o.IN0
a[7] => o.IN0
a[8] => o.IN0
a[9] => o.IN0
a[10] => o.IN0
a[11] => o.IN0
a[12] => o.IN0
a[13] => o.IN0
a[14] => o.IN0
a[15] => o.IN0
b[0] => o.IN1
b[1] => o.IN1
b[2] => o.IN1
b[3] => o.IN1
b[4] => o.IN1
b[5] => o.IN1
b[6] => o.IN1
b[7] => o.IN1
b[8] => o.IN1
b[9] => o.IN1
b[10] => o.IN1
b[11] => o.IN1
b[12] => o.IN1
b[13] => o.IN1
b[14] => o.IN1
b[15] => o.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16xor:xor1
a[0] => o.IN0
a[1] => o.IN0
a[2] => o.IN0
a[3] => o.IN0
a[4] => o.IN0
a[5] => o.IN0
a[6] => o.IN0
a[7] => o.IN0
a[8] => o.IN0
a[9] => o.IN0
a[10] => o.IN0
a[11] => o.IN0
a[12] => o.IN0
a[13] => o.IN0
a[14] => o.IN0
a[15] => o.IN0
b[0] => o.IN1
b[1] => o.IN1
b[2] => o.IN1
b[3] => o.IN1
b[4] => o.IN1
b[5] => o.IN1
b[6] => o.IN1
b[7] => o.IN1
b[8] => o.IN1
b[9] => o.IN1
b[10] => o.IN1
b[11] => o.IN1
b[12] => o.IN1
b[13] => o.IN1
b[14] => o.IN1
b[15] => o.IN1
o[0] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[1] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[2] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[3] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[4] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[5] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[6] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[7] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[8] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[9] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[10] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[11] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[12] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[13] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[14] <= o.DB_MAX_OUTPUT_PORT_TYPE
o[15] <= o.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi4to1:multfin
in0[0] => multi4to1:mult0.in0
in0[1] => multi4to1:mult1.in0
in0[2] => multi4to1:mult2.in0
in0[3] => multi4to1:mult3.in0
in0[4] => multi4to1:mult4.in0
in0[5] => multi4to1:mult5.in0
in0[6] => multi4to1:mult6.in0
in0[7] => multi4to1:mult7.in0
in0[8] => multi4to1:mult8.in0
in0[9] => multi4to1:mult9.in0
in0[10] => multi4to1:mult10.in0
in0[11] => multi4to1:mult11.in0
in0[12] => multi4to1:mult12.in0
in0[13] => multi4to1:mult13.in0
in0[14] => multi4to1:mult14.in0
in0[15] => multi4to1:mult15.in0
in1[0] => multi4to1:mult0.in1
in1[1] => multi4to1:mult1.in1
in1[2] => multi4to1:mult2.in1
in1[3] => multi4to1:mult3.in1
in1[4] => multi4to1:mult4.in1
in1[5] => multi4to1:mult5.in1
in1[6] => multi4to1:mult6.in1
in1[7] => multi4to1:mult7.in1
in1[8] => multi4to1:mult8.in1
in1[9] => multi4to1:mult9.in1
in1[10] => multi4to1:mult10.in1
in1[11] => multi4to1:mult11.in1
in1[12] => multi4to1:mult12.in1
in1[13] => multi4to1:mult13.in1
in1[14] => multi4to1:mult14.in1
in1[15] => multi4to1:mult15.in1
in2[0] => multi4to1:mult0.in2
in2[1] => multi4to1:mult1.in2
in2[2] => multi4to1:mult2.in2
in2[3] => multi4to1:mult3.in2
in2[4] => multi4to1:mult4.in2
in2[5] => multi4to1:mult5.in2
in2[6] => multi4to1:mult6.in2
in2[7] => multi4to1:mult7.in2
in2[8] => multi4to1:mult8.in2
in2[9] => multi4to1:mult9.in2
in2[10] => multi4to1:mult10.in2
in2[11] => multi4to1:mult11.in2
in2[12] => multi4to1:mult12.in2
in2[13] => multi4to1:mult13.in2
in2[14] => multi4to1:mult14.in2
in2[15] => multi4to1:mult15.in2
in3[0] => multi4to1:mult0.in3
in3[1] => multi4to1:mult1.in3
in3[2] => multi4to1:mult2.in3
in3[3] => multi4to1:mult3.in3
in3[4] => multi4to1:mult4.in3
in3[5] => multi4to1:mult5.in3
in3[6] => multi4to1:mult6.in3
in3[7] => multi4to1:mult7.in3
in3[8] => multi4to1:mult8.in3
in3[9] => multi4to1:mult9.in3
in3[10] => multi4to1:mult10.in3
in3[11] => multi4to1:mult11.in3
in3[12] => multi4to1:mult12.in3
in3[13] => multi4to1:mult13.in3
in3[14] => multi4to1:mult14.in3
in3[15] => multi4to1:mult15.in3
s[0] => multi4to1:mult0.s[0]
s[0] => multi4to1:mult1.s[0]
s[0] => multi4to1:mult2.s[0]
s[0] => multi4to1:mult3.s[0]
s[0] => multi4to1:mult4.s[0]
s[0] => multi4to1:mult5.s[0]
s[0] => multi4to1:mult6.s[0]
s[0] => multi4to1:mult7.s[0]
s[0] => multi4to1:mult8.s[0]
s[0] => multi4to1:mult9.s[0]
s[0] => multi4to1:mult10.s[0]
s[0] => multi4to1:mult11.s[0]
s[0] => multi4to1:mult12.s[0]
s[0] => multi4to1:mult13.s[0]
s[0] => multi4to1:mult14.s[0]
s[0] => multi4to1:mult15.s[0]
s[1] => multi4to1:mult0.s[1]
s[1] => multi4to1:mult1.s[1]
s[1] => multi4to1:mult2.s[1]
s[1] => multi4to1:mult3.s[1]
s[1] => multi4to1:mult4.s[1]
s[1] => multi4to1:mult5.s[1]
s[1] => multi4to1:mult6.s[1]
s[1] => multi4to1:mult7.s[1]
s[1] => multi4to1:mult8.s[1]
s[1] => multi4to1:mult9.s[1]
s[1] => multi4to1:mult10.s[1]
s[1] => multi4to1:mult11.s[1]
s[1] => multi4to1:mult12.s[1]
s[1] => multi4to1:mult13.s[1]
s[1] => multi4to1:mult14.s[1]
s[1] => multi4to1:mult15.s[1]
f[0] <= multi4to1:mult0.f
f[1] <= multi4to1:mult1.f
f[2] <= multi4to1:mult2.f
f[3] <= multi4to1:mult3.f
f[4] <= multi4to1:mult4.f
f[5] <= multi4to1:mult5.f
f[6] <= multi4to1:mult6.f
f[7] <= multi4to1:mult7.f
f[8] <= multi4to1:mult8.f
f[9] <= multi4to1:mult9.f
f[10] <= multi4to1:mult10.f
f[11] <= multi4to1:mult11.f
f[12] <= multi4to1:mult12.f
f[13] <= multi4to1:mult13.f
f[14] <= multi4to1:mult14.f
f[15] <= multi4to1:mult15.f


|project|alu:inst9|bit16multi4to1:multfin|multi4to1:mult0
in0 => Mux0.IN0
in1 => Mux0.IN1
in2 => Mux0.IN2
in3 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4
f <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi4to1:multfin|multi4to1:mult1
in0 => Mux0.IN0
in1 => Mux0.IN1
in2 => Mux0.IN2
in3 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4
f <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi4to1:multfin|multi4to1:mult2
in0 => Mux0.IN0
in1 => Mux0.IN1
in2 => Mux0.IN2
in3 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4
f <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi4to1:multfin|multi4to1:mult3
in0 => Mux0.IN0
in1 => Mux0.IN1
in2 => Mux0.IN2
in3 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4
f <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi4to1:multfin|multi4to1:mult4
in0 => Mux0.IN0
in1 => Mux0.IN1
in2 => Mux0.IN2
in3 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4
f <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi4to1:multfin|multi4to1:mult5
in0 => Mux0.IN0
in1 => Mux0.IN1
in2 => Mux0.IN2
in3 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4
f <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi4to1:multfin|multi4to1:mult6
in0 => Mux0.IN0
in1 => Mux0.IN1
in2 => Mux0.IN2
in3 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4
f <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi4to1:multfin|multi4to1:mult7
in0 => Mux0.IN0
in1 => Mux0.IN1
in2 => Mux0.IN2
in3 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4
f <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi4to1:multfin|multi4to1:mult8
in0 => Mux0.IN0
in1 => Mux0.IN1
in2 => Mux0.IN2
in3 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4
f <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi4to1:multfin|multi4to1:mult9
in0 => Mux0.IN0
in1 => Mux0.IN1
in2 => Mux0.IN2
in3 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4
f <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi4to1:multfin|multi4to1:mult10
in0 => Mux0.IN0
in1 => Mux0.IN1
in2 => Mux0.IN2
in3 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4
f <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi4to1:multfin|multi4to1:mult11
in0 => Mux0.IN0
in1 => Mux0.IN1
in2 => Mux0.IN2
in3 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4
f <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi4to1:multfin|multi4to1:mult12
in0 => Mux0.IN0
in1 => Mux0.IN1
in2 => Mux0.IN2
in3 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4
f <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi4to1:multfin|multi4to1:mult13
in0 => Mux0.IN0
in1 => Mux0.IN1
in2 => Mux0.IN2
in3 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4
f <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi4to1:multfin|multi4to1:mult14
in0 => Mux0.IN0
in1 => Mux0.IN1
in2 => Mux0.IN2
in3 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4
f <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|project|alu:inst9|bit16multi4to1:multfin|multi4to1:mult15
in0 => Mux0.IN0
in1 => Mux0.IN1
in2 => Mux0.IN2
in3 => Mux0.IN3
s[0] => Mux0.IN5
s[1] => Mux0.IN4
f <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|project|BuffReg16:RA
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|registerFile:inst8
DataD[0] => Reg16:reg1.data[0]
DataD[0] => Reg16:reg2.data[0]
DataD[0] => Reg16:reg3.data[0]
DataD[0] => Reg16:reg4.data[0]
DataD[0] => Reg16:reg5.data[0]
DataD[0] => Reg16:reg6.data[0]
DataD[0] => Reg16:reg7.data[0]
DataD[0] => Reg16:reg8.data[0]
DataD[0] => Reg16:reg9.data[0]
DataD[0] => Reg16:reg10.data[0]
DataD[0] => Reg16:reg11.data[0]
DataD[0] => Reg16:reg12.data[0]
DataD[0] => Reg16:reg13.data[0]
DataD[0] => Reg16:reg14.data[0]
DataD[0] => Reg16:reg15.data[0]
DataD[1] => Reg16:reg1.data[1]
DataD[1] => Reg16:reg2.data[1]
DataD[1] => Reg16:reg3.data[1]
DataD[1] => Reg16:reg4.data[1]
DataD[1] => Reg16:reg5.data[1]
DataD[1] => Reg16:reg6.data[1]
DataD[1] => Reg16:reg7.data[1]
DataD[1] => Reg16:reg8.data[1]
DataD[1] => Reg16:reg9.data[1]
DataD[1] => Reg16:reg10.data[1]
DataD[1] => Reg16:reg11.data[1]
DataD[1] => Reg16:reg12.data[1]
DataD[1] => Reg16:reg13.data[1]
DataD[1] => Reg16:reg14.data[1]
DataD[1] => Reg16:reg15.data[1]
DataD[2] => Reg16:reg1.data[2]
DataD[2] => Reg16:reg2.data[2]
DataD[2] => Reg16:reg3.data[2]
DataD[2] => Reg16:reg4.data[2]
DataD[2] => Reg16:reg5.data[2]
DataD[2] => Reg16:reg6.data[2]
DataD[2] => Reg16:reg7.data[2]
DataD[2] => Reg16:reg8.data[2]
DataD[2] => Reg16:reg9.data[2]
DataD[2] => Reg16:reg10.data[2]
DataD[2] => Reg16:reg11.data[2]
DataD[2] => Reg16:reg12.data[2]
DataD[2] => Reg16:reg13.data[2]
DataD[2] => Reg16:reg14.data[2]
DataD[2] => Reg16:reg15.data[2]
DataD[3] => Reg16:reg1.data[3]
DataD[3] => Reg16:reg2.data[3]
DataD[3] => Reg16:reg3.data[3]
DataD[3] => Reg16:reg4.data[3]
DataD[3] => Reg16:reg5.data[3]
DataD[3] => Reg16:reg6.data[3]
DataD[3] => Reg16:reg7.data[3]
DataD[3] => Reg16:reg8.data[3]
DataD[3] => Reg16:reg9.data[3]
DataD[3] => Reg16:reg10.data[3]
DataD[3] => Reg16:reg11.data[3]
DataD[3] => Reg16:reg12.data[3]
DataD[3] => Reg16:reg13.data[3]
DataD[3] => Reg16:reg14.data[3]
DataD[3] => Reg16:reg15.data[3]
DataD[4] => Reg16:reg1.data[4]
DataD[4] => Reg16:reg2.data[4]
DataD[4] => Reg16:reg3.data[4]
DataD[4] => Reg16:reg4.data[4]
DataD[4] => Reg16:reg5.data[4]
DataD[4] => Reg16:reg6.data[4]
DataD[4] => Reg16:reg7.data[4]
DataD[4] => Reg16:reg8.data[4]
DataD[4] => Reg16:reg9.data[4]
DataD[4] => Reg16:reg10.data[4]
DataD[4] => Reg16:reg11.data[4]
DataD[4] => Reg16:reg12.data[4]
DataD[4] => Reg16:reg13.data[4]
DataD[4] => Reg16:reg14.data[4]
DataD[4] => Reg16:reg15.data[4]
DataD[5] => Reg16:reg1.data[5]
DataD[5] => Reg16:reg2.data[5]
DataD[5] => Reg16:reg3.data[5]
DataD[5] => Reg16:reg4.data[5]
DataD[5] => Reg16:reg5.data[5]
DataD[5] => Reg16:reg6.data[5]
DataD[5] => Reg16:reg7.data[5]
DataD[5] => Reg16:reg8.data[5]
DataD[5] => Reg16:reg9.data[5]
DataD[5] => Reg16:reg10.data[5]
DataD[5] => Reg16:reg11.data[5]
DataD[5] => Reg16:reg12.data[5]
DataD[5] => Reg16:reg13.data[5]
DataD[5] => Reg16:reg14.data[5]
DataD[5] => Reg16:reg15.data[5]
DataD[6] => Reg16:reg1.data[6]
DataD[6] => Reg16:reg2.data[6]
DataD[6] => Reg16:reg3.data[6]
DataD[6] => Reg16:reg4.data[6]
DataD[6] => Reg16:reg5.data[6]
DataD[6] => Reg16:reg6.data[6]
DataD[6] => Reg16:reg7.data[6]
DataD[6] => Reg16:reg8.data[6]
DataD[6] => Reg16:reg9.data[6]
DataD[6] => Reg16:reg10.data[6]
DataD[6] => Reg16:reg11.data[6]
DataD[6] => Reg16:reg12.data[6]
DataD[6] => Reg16:reg13.data[6]
DataD[6] => Reg16:reg14.data[6]
DataD[6] => Reg16:reg15.data[6]
DataD[7] => Reg16:reg1.data[7]
DataD[7] => Reg16:reg2.data[7]
DataD[7] => Reg16:reg3.data[7]
DataD[7] => Reg16:reg4.data[7]
DataD[7] => Reg16:reg5.data[7]
DataD[7] => Reg16:reg6.data[7]
DataD[7] => Reg16:reg7.data[7]
DataD[7] => Reg16:reg8.data[7]
DataD[7] => Reg16:reg9.data[7]
DataD[7] => Reg16:reg10.data[7]
DataD[7] => Reg16:reg11.data[7]
DataD[7] => Reg16:reg12.data[7]
DataD[7] => Reg16:reg13.data[7]
DataD[7] => Reg16:reg14.data[7]
DataD[7] => Reg16:reg15.data[7]
DataD[8] => Reg16:reg1.data[8]
DataD[8] => Reg16:reg2.data[8]
DataD[8] => Reg16:reg3.data[8]
DataD[8] => Reg16:reg4.data[8]
DataD[8] => Reg16:reg5.data[8]
DataD[8] => Reg16:reg6.data[8]
DataD[8] => Reg16:reg7.data[8]
DataD[8] => Reg16:reg8.data[8]
DataD[8] => Reg16:reg9.data[8]
DataD[8] => Reg16:reg10.data[8]
DataD[8] => Reg16:reg11.data[8]
DataD[8] => Reg16:reg12.data[8]
DataD[8] => Reg16:reg13.data[8]
DataD[8] => Reg16:reg14.data[8]
DataD[8] => Reg16:reg15.data[8]
DataD[9] => Reg16:reg1.data[9]
DataD[9] => Reg16:reg2.data[9]
DataD[9] => Reg16:reg3.data[9]
DataD[9] => Reg16:reg4.data[9]
DataD[9] => Reg16:reg5.data[9]
DataD[9] => Reg16:reg6.data[9]
DataD[9] => Reg16:reg7.data[9]
DataD[9] => Reg16:reg8.data[9]
DataD[9] => Reg16:reg9.data[9]
DataD[9] => Reg16:reg10.data[9]
DataD[9] => Reg16:reg11.data[9]
DataD[9] => Reg16:reg12.data[9]
DataD[9] => Reg16:reg13.data[9]
DataD[9] => Reg16:reg14.data[9]
DataD[9] => Reg16:reg15.data[9]
DataD[10] => Reg16:reg1.data[10]
DataD[10] => Reg16:reg2.data[10]
DataD[10] => Reg16:reg3.data[10]
DataD[10] => Reg16:reg4.data[10]
DataD[10] => Reg16:reg5.data[10]
DataD[10] => Reg16:reg6.data[10]
DataD[10] => Reg16:reg7.data[10]
DataD[10] => Reg16:reg8.data[10]
DataD[10] => Reg16:reg9.data[10]
DataD[10] => Reg16:reg10.data[10]
DataD[10] => Reg16:reg11.data[10]
DataD[10] => Reg16:reg12.data[10]
DataD[10] => Reg16:reg13.data[10]
DataD[10] => Reg16:reg14.data[10]
DataD[10] => Reg16:reg15.data[10]
DataD[11] => Reg16:reg1.data[11]
DataD[11] => Reg16:reg2.data[11]
DataD[11] => Reg16:reg3.data[11]
DataD[11] => Reg16:reg4.data[11]
DataD[11] => Reg16:reg5.data[11]
DataD[11] => Reg16:reg6.data[11]
DataD[11] => Reg16:reg7.data[11]
DataD[11] => Reg16:reg8.data[11]
DataD[11] => Reg16:reg9.data[11]
DataD[11] => Reg16:reg10.data[11]
DataD[11] => Reg16:reg11.data[11]
DataD[11] => Reg16:reg12.data[11]
DataD[11] => Reg16:reg13.data[11]
DataD[11] => Reg16:reg14.data[11]
DataD[11] => Reg16:reg15.data[11]
DataD[12] => Reg16:reg1.data[12]
DataD[12] => Reg16:reg2.data[12]
DataD[12] => Reg16:reg3.data[12]
DataD[12] => Reg16:reg4.data[12]
DataD[12] => Reg16:reg5.data[12]
DataD[12] => Reg16:reg6.data[12]
DataD[12] => Reg16:reg7.data[12]
DataD[12] => Reg16:reg8.data[12]
DataD[12] => Reg16:reg9.data[12]
DataD[12] => Reg16:reg10.data[12]
DataD[12] => Reg16:reg11.data[12]
DataD[12] => Reg16:reg12.data[12]
DataD[12] => Reg16:reg13.data[12]
DataD[12] => Reg16:reg14.data[12]
DataD[12] => Reg16:reg15.data[12]
DataD[13] => Reg16:reg1.data[13]
DataD[13] => Reg16:reg2.data[13]
DataD[13] => Reg16:reg3.data[13]
DataD[13] => Reg16:reg4.data[13]
DataD[13] => Reg16:reg5.data[13]
DataD[13] => Reg16:reg6.data[13]
DataD[13] => Reg16:reg7.data[13]
DataD[13] => Reg16:reg8.data[13]
DataD[13] => Reg16:reg9.data[13]
DataD[13] => Reg16:reg10.data[13]
DataD[13] => Reg16:reg11.data[13]
DataD[13] => Reg16:reg12.data[13]
DataD[13] => Reg16:reg13.data[13]
DataD[13] => Reg16:reg14.data[13]
DataD[13] => Reg16:reg15.data[13]
DataD[14] => Reg16:reg1.data[14]
DataD[14] => Reg16:reg2.data[14]
DataD[14] => Reg16:reg3.data[14]
DataD[14] => Reg16:reg4.data[14]
DataD[14] => Reg16:reg5.data[14]
DataD[14] => Reg16:reg6.data[14]
DataD[14] => Reg16:reg7.data[14]
DataD[14] => Reg16:reg8.data[14]
DataD[14] => Reg16:reg9.data[14]
DataD[14] => Reg16:reg10.data[14]
DataD[14] => Reg16:reg11.data[14]
DataD[14] => Reg16:reg12.data[14]
DataD[14] => Reg16:reg13.data[14]
DataD[14] => Reg16:reg14.data[14]
DataD[14] => Reg16:reg15.data[14]
DataD[15] => Reg16:reg1.data[15]
DataD[15] => Reg16:reg2.data[15]
DataD[15] => Reg16:reg3.data[15]
DataD[15] => Reg16:reg4.data[15]
DataD[15] => Reg16:reg5.data[15]
DataD[15] => Reg16:reg6.data[15]
DataD[15] => Reg16:reg7.data[15]
DataD[15] => Reg16:reg8.data[15]
DataD[15] => Reg16:reg9.data[15]
DataD[15] => Reg16:reg10.data[15]
DataD[15] => Reg16:reg11.data[15]
DataD[15] => Reg16:reg12.data[15]
DataD[15] => Reg16:reg13.data[15]
DataD[15] => Reg16:reg14.data[15]
DataD[15] => Reg16:reg15.data[15]
RegD[0] => decoder16:decode.Sel[0]
RegD[1] => decoder16:decode.Sel[1]
RegD[2] => decoder16:decode.Sel[2]
RegD[3] => decoder16:decode.Sel[3]
RegT[0] => mux16:mux2.sel[0]
RegT[1] => mux16:mux2.sel[1]
RegT[2] => mux16:mux2.sel[2]
RegT[3] => mux16:mux2.sel[3]
RegS[0] => mux16:mux1.sel[0]
RegS[1] => mux16:mux1.sel[1]
RegS[2] => mux16:mux1.sel[2]
RegS[3] => mux16:mux1.sel[3]
Enable => e1.IN1
Enable => e2.IN1
Enable => e3.IN1
Enable => e4.IN1
Enable => e5.IN1
Enable => e6.IN1
Enable => e7.IN1
Enable => e8.IN1
Enable => e9.IN1
Enable => e10.IN1
Enable => e11.IN1
Enable => e12.IN1
Enable => e13.IN1
Enable => e14.IN1
Enable => e15.IN1
Clock => Reg16:reg1.Clock
Clock => Reg16:reg2.Clock
Clock => Reg16:reg3.Clock
Clock => Reg16:reg4.Clock
Clock => Reg16:reg5.Clock
Clock => Reg16:reg6.Clock
Clock => Reg16:reg7.Clock
Clock => Reg16:reg8.Clock
Clock => Reg16:reg9.Clock
Clock => Reg16:reg10.Clock
Clock => Reg16:reg11.Clock
Clock => Reg16:reg12.Clock
Clock => Reg16:reg13.Clock
Clock => Reg16:reg14.Clock
Clock => Reg16:reg15.Clock
Reset => Reg16:reg1.reset
Reset => Reg16:reg2.reset
Reset => Reg16:reg3.reset
Reset => Reg16:reg4.reset
Reset => Reg16:reg5.reset
Reset => Reg16:reg6.reset
Reset => Reg16:reg7.reset
Reset => Reg16:reg8.reset
Reset => Reg16:reg9.reset
Reset => Reg16:reg10.reset
Reset => Reg16:reg11.reset
Reset => Reg16:reg12.reset
Reset => Reg16:reg13.reset
Reset => Reg16:reg14.reset
Reset => Reg16:reg15.reset
DataS[0] <= mux16:mux1.f[0]
DataS[1] <= mux16:mux1.f[1]
DataS[2] <= mux16:mux1.f[2]
DataS[3] <= mux16:mux1.f[3]
DataS[4] <= mux16:mux1.f[4]
DataS[5] <= mux16:mux1.f[5]
DataS[6] <= mux16:mux1.f[6]
DataS[7] <= mux16:mux1.f[7]
DataS[8] <= mux16:mux1.f[8]
DataS[9] <= mux16:mux1.f[9]
DataS[10] <= mux16:mux1.f[10]
DataS[11] <= mux16:mux1.f[11]
DataS[12] <= mux16:mux1.f[12]
DataS[13] <= mux16:mux1.f[13]
DataS[14] <= mux16:mux1.f[14]
DataS[15] <= mux16:mux1.f[15]
DataT[0] <= mux16:mux2.f[0]
DataT[1] <= mux16:mux2.f[1]
DataT[2] <= mux16:mux2.f[2]
DataT[3] <= mux16:mux2.f[3]
DataT[4] <= mux16:mux2.f[4]
DataT[5] <= mux16:mux2.f[5]
DataT[6] <= mux16:mux2.f[6]
DataT[7] <= mux16:mux2.f[7]
DataT[8] <= mux16:mux2.f[8]
DataT[9] <= mux16:mux2.f[9]
DataT[10] <= mux16:mux2.f[10]
DataT[11] <= mux16:mux2.f[11]
DataT[12] <= mux16:mux2.f[12]
DataT[13] <= mux16:mux2.f[13]
DataT[14] <= mux16:mux2.f[14]
DataT[15] <= mux16:mux2.f[15]


|project|registerFile:inst8|decoder16:decode
Sel[0] => Mux0.IN19
Sel[0] => Mux1.IN19
Sel[0] => Mux2.IN19
Sel[0] => Mux3.IN19
Sel[0] => Mux4.IN19
Sel[0] => Mux5.IN19
Sel[0] => Mux6.IN19
Sel[0] => Mux7.IN19
Sel[0] => Mux8.IN19
Sel[0] => Mux9.IN19
Sel[0] => Mux10.IN19
Sel[0] => Mux11.IN19
Sel[0] => Mux12.IN19
Sel[0] => Mux13.IN19
Sel[0] => Mux14.IN19
Sel[0] => Mux15.IN19
Sel[1] => Mux0.IN18
Sel[1] => Mux1.IN18
Sel[1] => Mux2.IN18
Sel[1] => Mux3.IN18
Sel[1] => Mux4.IN18
Sel[1] => Mux5.IN18
Sel[1] => Mux6.IN18
Sel[1] => Mux7.IN18
Sel[1] => Mux8.IN18
Sel[1] => Mux9.IN18
Sel[1] => Mux10.IN18
Sel[1] => Mux11.IN18
Sel[1] => Mux12.IN18
Sel[1] => Mux13.IN18
Sel[1] => Mux14.IN18
Sel[1] => Mux15.IN18
Sel[2] => Mux0.IN17
Sel[2] => Mux1.IN17
Sel[2] => Mux2.IN17
Sel[2] => Mux3.IN17
Sel[2] => Mux4.IN17
Sel[2] => Mux5.IN17
Sel[2] => Mux6.IN17
Sel[2] => Mux7.IN17
Sel[2] => Mux8.IN17
Sel[2] => Mux9.IN17
Sel[2] => Mux10.IN17
Sel[2] => Mux11.IN17
Sel[2] => Mux12.IN17
Sel[2] => Mux13.IN17
Sel[2] => Mux14.IN17
Sel[2] => Mux15.IN17
Sel[3] => Mux0.IN16
Sel[3] => Mux1.IN16
Sel[3] => Mux2.IN16
Sel[3] => Mux3.IN16
Sel[3] => Mux4.IN16
Sel[3] => Mux5.IN16
Sel[3] => Mux6.IN16
Sel[3] => Mux7.IN16
Sel[3] => Mux8.IN16
Sel[3] => Mux9.IN16
Sel[3] => Mux10.IN16
Sel[3] => Mux11.IN16
Sel[3] => Mux12.IN16
Sel[3] => Mux13.IN16
Sel[3] => Mux14.IN16
Sel[3] => Mux15.IN16
Output[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Output[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Output[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Output[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Output[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Output[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Output[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Output[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Output[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Output[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|project|registerFile:inst8|Reg16:reg1
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|registerFile:inst8|Reg16:reg2
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|registerFile:inst8|Reg16:reg3
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|registerFile:inst8|Reg16:reg4
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|registerFile:inst8|Reg16:reg5
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|registerFile:inst8|Reg16:reg6
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|registerFile:inst8|Reg16:reg7
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|registerFile:inst8|Reg16:reg8
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|registerFile:inst8|Reg16:reg9
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|registerFile:inst8|Reg16:reg10
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|registerFile:inst8|Reg16:reg11
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|registerFile:inst8|Reg16:reg12
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|registerFile:inst8|Reg16:reg13
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|registerFile:inst8|Reg16:reg14
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|registerFile:inst8|Reg16:reg15
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|registerFile:inst8|mux16:mux1
d0[0] => Mux15.IN0
d0[1] => Mux14.IN0
d0[2] => Mux13.IN0
d0[3] => Mux12.IN0
d0[4] => Mux11.IN0
d0[5] => Mux10.IN0
d0[6] => Mux9.IN0
d0[7] => Mux8.IN0
d0[8] => Mux7.IN0
d0[9] => Mux6.IN0
d0[10] => Mux5.IN0
d0[11] => Mux4.IN0
d0[12] => Mux3.IN0
d0[13] => Mux2.IN0
d0[14] => Mux1.IN0
d0[15] => Mux0.IN0
d1[0] => Mux15.IN1
d1[1] => Mux14.IN1
d1[2] => Mux13.IN1
d1[3] => Mux12.IN1
d1[4] => Mux11.IN1
d1[5] => Mux10.IN1
d1[6] => Mux9.IN1
d1[7] => Mux8.IN1
d1[8] => Mux7.IN1
d1[9] => Mux6.IN1
d1[10] => Mux5.IN1
d1[11] => Mux4.IN1
d1[12] => Mux3.IN1
d1[13] => Mux2.IN1
d1[14] => Mux1.IN1
d1[15] => Mux0.IN1
d2[0] => Mux15.IN2
d2[1] => Mux14.IN2
d2[2] => Mux13.IN2
d2[3] => Mux12.IN2
d2[4] => Mux11.IN2
d2[5] => Mux10.IN2
d2[6] => Mux9.IN2
d2[7] => Mux8.IN2
d2[8] => Mux7.IN2
d2[9] => Mux6.IN2
d2[10] => Mux5.IN2
d2[11] => Mux4.IN2
d2[12] => Mux3.IN2
d2[13] => Mux2.IN2
d2[14] => Mux1.IN2
d2[15] => Mux0.IN2
d3[0] => Mux15.IN3
d3[1] => Mux14.IN3
d3[2] => Mux13.IN3
d3[3] => Mux12.IN3
d3[4] => Mux11.IN3
d3[5] => Mux10.IN3
d3[6] => Mux9.IN3
d3[7] => Mux8.IN3
d3[8] => Mux7.IN3
d3[9] => Mux6.IN3
d3[10] => Mux5.IN3
d3[11] => Mux4.IN3
d3[12] => Mux3.IN3
d3[13] => Mux2.IN3
d3[14] => Mux1.IN3
d3[15] => Mux0.IN3
d4[0] => Mux15.IN4
d4[1] => Mux14.IN4
d4[2] => Mux13.IN4
d4[3] => Mux12.IN4
d4[4] => Mux11.IN4
d4[5] => Mux10.IN4
d4[6] => Mux9.IN4
d4[7] => Mux8.IN4
d4[8] => Mux7.IN4
d4[9] => Mux6.IN4
d4[10] => Mux5.IN4
d4[11] => Mux4.IN4
d4[12] => Mux3.IN4
d4[13] => Mux2.IN4
d4[14] => Mux1.IN4
d4[15] => Mux0.IN4
d5[0] => Mux15.IN5
d5[1] => Mux14.IN5
d5[2] => Mux13.IN5
d5[3] => Mux12.IN5
d5[4] => Mux11.IN5
d5[5] => Mux10.IN5
d5[6] => Mux9.IN5
d5[7] => Mux8.IN5
d5[8] => Mux7.IN5
d5[9] => Mux6.IN5
d5[10] => Mux5.IN5
d5[11] => Mux4.IN5
d5[12] => Mux3.IN5
d5[13] => Mux2.IN5
d5[14] => Mux1.IN5
d5[15] => Mux0.IN5
d6[0] => Mux15.IN6
d6[1] => Mux14.IN6
d6[2] => Mux13.IN6
d6[3] => Mux12.IN6
d6[4] => Mux11.IN6
d6[5] => Mux10.IN6
d6[6] => Mux9.IN6
d6[7] => Mux8.IN6
d6[8] => Mux7.IN6
d6[9] => Mux6.IN6
d6[10] => Mux5.IN6
d6[11] => Mux4.IN6
d6[12] => Mux3.IN6
d6[13] => Mux2.IN6
d6[14] => Mux1.IN6
d6[15] => Mux0.IN6
d7[0] => Mux15.IN7
d7[1] => Mux14.IN7
d7[2] => Mux13.IN7
d7[3] => Mux12.IN7
d7[4] => Mux11.IN7
d7[5] => Mux10.IN7
d7[6] => Mux9.IN7
d7[7] => Mux8.IN7
d7[8] => Mux7.IN7
d7[9] => Mux6.IN7
d7[10] => Mux5.IN7
d7[11] => Mux4.IN7
d7[12] => Mux3.IN7
d7[13] => Mux2.IN7
d7[14] => Mux1.IN7
d7[15] => Mux0.IN7
d8[0] => Mux15.IN8
d8[1] => Mux14.IN8
d8[2] => Mux13.IN8
d8[3] => Mux12.IN8
d8[4] => Mux11.IN8
d8[5] => Mux10.IN8
d8[6] => Mux9.IN8
d8[7] => Mux8.IN8
d8[8] => Mux7.IN8
d8[9] => Mux6.IN8
d8[10] => Mux5.IN8
d8[11] => Mux4.IN8
d8[12] => Mux3.IN8
d8[13] => Mux2.IN8
d8[14] => Mux1.IN8
d8[15] => Mux0.IN8
d9[0] => Mux15.IN9
d9[1] => Mux14.IN9
d9[2] => Mux13.IN9
d9[3] => Mux12.IN9
d9[4] => Mux11.IN9
d9[5] => Mux10.IN9
d9[6] => Mux9.IN9
d9[7] => Mux8.IN9
d9[8] => Mux7.IN9
d9[9] => Mux6.IN9
d9[10] => Mux5.IN9
d9[11] => Mux4.IN9
d9[12] => Mux3.IN9
d9[13] => Mux2.IN9
d9[14] => Mux1.IN9
d9[15] => Mux0.IN9
dA[0] => Mux15.IN10
dA[1] => Mux14.IN10
dA[2] => Mux13.IN10
dA[3] => Mux12.IN10
dA[4] => Mux11.IN10
dA[5] => Mux10.IN10
dA[6] => Mux9.IN10
dA[7] => Mux8.IN10
dA[8] => Mux7.IN10
dA[9] => Mux6.IN10
dA[10] => Mux5.IN10
dA[11] => Mux4.IN10
dA[12] => Mux3.IN10
dA[13] => Mux2.IN10
dA[14] => Mux1.IN10
dA[15] => Mux0.IN10
dB[0] => Mux15.IN11
dB[1] => Mux14.IN11
dB[2] => Mux13.IN11
dB[3] => Mux12.IN11
dB[4] => Mux11.IN11
dB[5] => Mux10.IN11
dB[6] => Mux9.IN11
dB[7] => Mux8.IN11
dB[8] => Mux7.IN11
dB[9] => Mux6.IN11
dB[10] => Mux5.IN11
dB[11] => Mux4.IN11
dB[12] => Mux3.IN11
dB[13] => Mux2.IN11
dB[14] => Mux1.IN11
dB[15] => Mux0.IN11
dC[0] => Mux15.IN12
dC[1] => Mux14.IN12
dC[2] => Mux13.IN12
dC[3] => Mux12.IN12
dC[4] => Mux11.IN12
dC[5] => Mux10.IN12
dC[6] => Mux9.IN12
dC[7] => Mux8.IN12
dC[8] => Mux7.IN12
dC[9] => Mux6.IN12
dC[10] => Mux5.IN12
dC[11] => Mux4.IN12
dC[12] => Mux3.IN12
dC[13] => Mux2.IN12
dC[14] => Mux1.IN12
dC[15] => Mux0.IN12
dD[0] => Mux15.IN13
dD[1] => Mux14.IN13
dD[2] => Mux13.IN13
dD[3] => Mux12.IN13
dD[4] => Mux11.IN13
dD[5] => Mux10.IN13
dD[6] => Mux9.IN13
dD[7] => Mux8.IN13
dD[8] => Mux7.IN13
dD[9] => Mux6.IN13
dD[10] => Mux5.IN13
dD[11] => Mux4.IN13
dD[12] => Mux3.IN13
dD[13] => Mux2.IN13
dD[14] => Mux1.IN13
dD[15] => Mux0.IN13
dE[0] => Mux15.IN14
dE[1] => Mux14.IN14
dE[2] => Mux13.IN14
dE[3] => Mux12.IN14
dE[4] => Mux11.IN14
dE[5] => Mux10.IN14
dE[6] => Mux9.IN14
dE[7] => Mux8.IN14
dE[8] => Mux7.IN14
dE[9] => Mux6.IN14
dE[10] => Mux5.IN14
dE[11] => Mux4.IN14
dE[12] => Mux3.IN14
dE[13] => Mux2.IN14
dE[14] => Mux1.IN14
dE[15] => Mux0.IN14
dF[0] => Mux15.IN15
dF[1] => Mux14.IN15
dF[2] => Mux13.IN15
dF[3] => Mux12.IN15
dF[4] => Mux11.IN15
dF[5] => Mux10.IN15
dF[6] => Mux9.IN15
dF[7] => Mux8.IN15
dF[8] => Mux7.IN15
dF[9] => Mux6.IN15
dF[10] => Mux5.IN15
dF[11] => Mux4.IN15
dF[12] => Mux3.IN15
dF[13] => Mux2.IN15
dF[14] => Mux1.IN15
dF[15] => Mux0.IN15
sel[0] => Mux0.IN19
sel[0] => Mux1.IN19
sel[0] => Mux2.IN19
sel[0] => Mux3.IN19
sel[0] => Mux4.IN19
sel[0] => Mux5.IN19
sel[0] => Mux6.IN19
sel[0] => Mux7.IN19
sel[0] => Mux8.IN19
sel[0] => Mux9.IN19
sel[0] => Mux10.IN19
sel[0] => Mux11.IN19
sel[0] => Mux12.IN19
sel[0] => Mux13.IN19
sel[0] => Mux14.IN19
sel[0] => Mux15.IN19
sel[1] => Mux0.IN18
sel[1] => Mux1.IN18
sel[1] => Mux2.IN18
sel[1] => Mux3.IN18
sel[1] => Mux4.IN18
sel[1] => Mux5.IN18
sel[1] => Mux6.IN18
sel[1] => Mux7.IN18
sel[1] => Mux8.IN18
sel[1] => Mux9.IN18
sel[1] => Mux10.IN18
sel[1] => Mux11.IN18
sel[1] => Mux12.IN18
sel[1] => Mux13.IN18
sel[1] => Mux14.IN18
sel[1] => Mux15.IN18
sel[2] => Mux0.IN17
sel[2] => Mux1.IN17
sel[2] => Mux2.IN17
sel[2] => Mux3.IN17
sel[2] => Mux4.IN17
sel[2] => Mux5.IN17
sel[2] => Mux6.IN17
sel[2] => Mux7.IN17
sel[2] => Mux8.IN17
sel[2] => Mux9.IN17
sel[2] => Mux10.IN17
sel[2] => Mux11.IN17
sel[2] => Mux12.IN17
sel[2] => Mux13.IN17
sel[2] => Mux14.IN17
sel[2] => Mux15.IN17
sel[3] => Mux0.IN16
sel[3] => Mux1.IN16
sel[3] => Mux2.IN16
sel[3] => Mux3.IN16
sel[3] => Mux4.IN16
sel[3] => Mux5.IN16
sel[3] => Mux6.IN16
sel[3] => Mux7.IN16
sel[3] => Mux8.IN16
sel[3] => Mux9.IN16
sel[3] => Mux10.IN16
sel[3] => Mux11.IN16
sel[3] => Mux12.IN16
sel[3] => Mux13.IN16
sel[3] => Mux14.IN16
sel[3] => Mux15.IN16
f[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|project|registerFile:inst8|mux16:mux2
d0[0] => Mux15.IN0
d0[1] => Mux14.IN0
d0[2] => Mux13.IN0
d0[3] => Mux12.IN0
d0[4] => Mux11.IN0
d0[5] => Mux10.IN0
d0[6] => Mux9.IN0
d0[7] => Mux8.IN0
d0[8] => Mux7.IN0
d0[9] => Mux6.IN0
d0[10] => Mux5.IN0
d0[11] => Mux4.IN0
d0[12] => Mux3.IN0
d0[13] => Mux2.IN0
d0[14] => Mux1.IN0
d0[15] => Mux0.IN0
d1[0] => Mux15.IN1
d1[1] => Mux14.IN1
d1[2] => Mux13.IN1
d1[3] => Mux12.IN1
d1[4] => Mux11.IN1
d1[5] => Mux10.IN1
d1[6] => Mux9.IN1
d1[7] => Mux8.IN1
d1[8] => Mux7.IN1
d1[9] => Mux6.IN1
d1[10] => Mux5.IN1
d1[11] => Mux4.IN1
d1[12] => Mux3.IN1
d1[13] => Mux2.IN1
d1[14] => Mux1.IN1
d1[15] => Mux0.IN1
d2[0] => Mux15.IN2
d2[1] => Mux14.IN2
d2[2] => Mux13.IN2
d2[3] => Mux12.IN2
d2[4] => Mux11.IN2
d2[5] => Mux10.IN2
d2[6] => Mux9.IN2
d2[7] => Mux8.IN2
d2[8] => Mux7.IN2
d2[9] => Mux6.IN2
d2[10] => Mux5.IN2
d2[11] => Mux4.IN2
d2[12] => Mux3.IN2
d2[13] => Mux2.IN2
d2[14] => Mux1.IN2
d2[15] => Mux0.IN2
d3[0] => Mux15.IN3
d3[1] => Mux14.IN3
d3[2] => Mux13.IN3
d3[3] => Mux12.IN3
d3[4] => Mux11.IN3
d3[5] => Mux10.IN3
d3[6] => Mux9.IN3
d3[7] => Mux8.IN3
d3[8] => Mux7.IN3
d3[9] => Mux6.IN3
d3[10] => Mux5.IN3
d3[11] => Mux4.IN3
d3[12] => Mux3.IN3
d3[13] => Mux2.IN3
d3[14] => Mux1.IN3
d3[15] => Mux0.IN3
d4[0] => Mux15.IN4
d4[1] => Mux14.IN4
d4[2] => Mux13.IN4
d4[3] => Mux12.IN4
d4[4] => Mux11.IN4
d4[5] => Mux10.IN4
d4[6] => Mux9.IN4
d4[7] => Mux8.IN4
d4[8] => Mux7.IN4
d4[9] => Mux6.IN4
d4[10] => Mux5.IN4
d4[11] => Mux4.IN4
d4[12] => Mux3.IN4
d4[13] => Mux2.IN4
d4[14] => Mux1.IN4
d4[15] => Mux0.IN4
d5[0] => Mux15.IN5
d5[1] => Mux14.IN5
d5[2] => Mux13.IN5
d5[3] => Mux12.IN5
d5[4] => Mux11.IN5
d5[5] => Mux10.IN5
d5[6] => Mux9.IN5
d5[7] => Mux8.IN5
d5[8] => Mux7.IN5
d5[9] => Mux6.IN5
d5[10] => Mux5.IN5
d5[11] => Mux4.IN5
d5[12] => Mux3.IN5
d5[13] => Mux2.IN5
d5[14] => Mux1.IN5
d5[15] => Mux0.IN5
d6[0] => Mux15.IN6
d6[1] => Mux14.IN6
d6[2] => Mux13.IN6
d6[3] => Mux12.IN6
d6[4] => Mux11.IN6
d6[5] => Mux10.IN6
d6[6] => Mux9.IN6
d6[7] => Mux8.IN6
d6[8] => Mux7.IN6
d6[9] => Mux6.IN6
d6[10] => Mux5.IN6
d6[11] => Mux4.IN6
d6[12] => Mux3.IN6
d6[13] => Mux2.IN6
d6[14] => Mux1.IN6
d6[15] => Mux0.IN6
d7[0] => Mux15.IN7
d7[1] => Mux14.IN7
d7[2] => Mux13.IN7
d7[3] => Mux12.IN7
d7[4] => Mux11.IN7
d7[5] => Mux10.IN7
d7[6] => Mux9.IN7
d7[7] => Mux8.IN7
d7[8] => Mux7.IN7
d7[9] => Mux6.IN7
d7[10] => Mux5.IN7
d7[11] => Mux4.IN7
d7[12] => Mux3.IN7
d7[13] => Mux2.IN7
d7[14] => Mux1.IN7
d7[15] => Mux0.IN7
d8[0] => Mux15.IN8
d8[1] => Mux14.IN8
d8[2] => Mux13.IN8
d8[3] => Mux12.IN8
d8[4] => Mux11.IN8
d8[5] => Mux10.IN8
d8[6] => Mux9.IN8
d8[7] => Mux8.IN8
d8[8] => Mux7.IN8
d8[9] => Mux6.IN8
d8[10] => Mux5.IN8
d8[11] => Mux4.IN8
d8[12] => Mux3.IN8
d8[13] => Mux2.IN8
d8[14] => Mux1.IN8
d8[15] => Mux0.IN8
d9[0] => Mux15.IN9
d9[1] => Mux14.IN9
d9[2] => Mux13.IN9
d9[3] => Mux12.IN9
d9[4] => Mux11.IN9
d9[5] => Mux10.IN9
d9[6] => Mux9.IN9
d9[7] => Mux8.IN9
d9[8] => Mux7.IN9
d9[9] => Mux6.IN9
d9[10] => Mux5.IN9
d9[11] => Mux4.IN9
d9[12] => Mux3.IN9
d9[13] => Mux2.IN9
d9[14] => Mux1.IN9
d9[15] => Mux0.IN9
dA[0] => Mux15.IN10
dA[1] => Mux14.IN10
dA[2] => Mux13.IN10
dA[3] => Mux12.IN10
dA[4] => Mux11.IN10
dA[5] => Mux10.IN10
dA[6] => Mux9.IN10
dA[7] => Mux8.IN10
dA[8] => Mux7.IN10
dA[9] => Mux6.IN10
dA[10] => Mux5.IN10
dA[11] => Mux4.IN10
dA[12] => Mux3.IN10
dA[13] => Mux2.IN10
dA[14] => Mux1.IN10
dA[15] => Mux0.IN10
dB[0] => Mux15.IN11
dB[1] => Mux14.IN11
dB[2] => Mux13.IN11
dB[3] => Mux12.IN11
dB[4] => Mux11.IN11
dB[5] => Mux10.IN11
dB[6] => Mux9.IN11
dB[7] => Mux8.IN11
dB[8] => Mux7.IN11
dB[9] => Mux6.IN11
dB[10] => Mux5.IN11
dB[11] => Mux4.IN11
dB[12] => Mux3.IN11
dB[13] => Mux2.IN11
dB[14] => Mux1.IN11
dB[15] => Mux0.IN11
dC[0] => Mux15.IN12
dC[1] => Mux14.IN12
dC[2] => Mux13.IN12
dC[3] => Mux12.IN12
dC[4] => Mux11.IN12
dC[5] => Mux10.IN12
dC[6] => Mux9.IN12
dC[7] => Mux8.IN12
dC[8] => Mux7.IN12
dC[9] => Mux6.IN12
dC[10] => Mux5.IN12
dC[11] => Mux4.IN12
dC[12] => Mux3.IN12
dC[13] => Mux2.IN12
dC[14] => Mux1.IN12
dC[15] => Mux0.IN12
dD[0] => Mux15.IN13
dD[1] => Mux14.IN13
dD[2] => Mux13.IN13
dD[3] => Mux12.IN13
dD[4] => Mux11.IN13
dD[5] => Mux10.IN13
dD[6] => Mux9.IN13
dD[7] => Mux8.IN13
dD[8] => Mux7.IN13
dD[9] => Mux6.IN13
dD[10] => Mux5.IN13
dD[11] => Mux4.IN13
dD[12] => Mux3.IN13
dD[13] => Mux2.IN13
dD[14] => Mux1.IN13
dD[15] => Mux0.IN13
dE[0] => Mux15.IN14
dE[1] => Mux14.IN14
dE[2] => Mux13.IN14
dE[3] => Mux12.IN14
dE[4] => Mux11.IN14
dE[5] => Mux10.IN14
dE[6] => Mux9.IN14
dE[7] => Mux8.IN14
dE[8] => Mux7.IN14
dE[9] => Mux6.IN14
dE[10] => Mux5.IN14
dE[11] => Mux4.IN14
dE[12] => Mux3.IN14
dE[13] => Mux2.IN14
dE[14] => Mux1.IN14
dE[15] => Mux0.IN14
dF[0] => Mux15.IN15
dF[1] => Mux14.IN15
dF[2] => Mux13.IN15
dF[3] => Mux12.IN15
dF[4] => Mux11.IN15
dF[5] => Mux10.IN15
dF[6] => Mux9.IN15
dF[7] => Mux8.IN15
dF[8] => Mux7.IN15
dF[9] => Mux6.IN15
dF[10] => Mux5.IN15
dF[11] => Mux4.IN15
dF[12] => Mux3.IN15
dF[13] => Mux2.IN15
dF[14] => Mux1.IN15
dF[15] => Mux0.IN15
sel[0] => Mux0.IN19
sel[0] => Mux1.IN19
sel[0] => Mux2.IN19
sel[0] => Mux3.IN19
sel[0] => Mux4.IN19
sel[0] => Mux5.IN19
sel[0] => Mux6.IN19
sel[0] => Mux7.IN19
sel[0] => Mux8.IN19
sel[0] => Mux9.IN19
sel[0] => Mux10.IN19
sel[0] => Mux11.IN19
sel[0] => Mux12.IN19
sel[0] => Mux13.IN19
sel[0] => Mux14.IN19
sel[0] => Mux15.IN19
sel[1] => Mux0.IN18
sel[1] => Mux1.IN18
sel[1] => Mux2.IN18
sel[1] => Mux3.IN18
sel[1] => Mux4.IN18
sel[1] => Mux5.IN18
sel[1] => Mux6.IN18
sel[1] => Mux7.IN18
sel[1] => Mux8.IN18
sel[1] => Mux9.IN18
sel[1] => Mux10.IN18
sel[1] => Mux11.IN18
sel[1] => Mux12.IN18
sel[1] => Mux13.IN18
sel[1] => Mux14.IN18
sel[1] => Mux15.IN18
sel[2] => Mux0.IN17
sel[2] => Mux1.IN17
sel[2] => Mux2.IN17
sel[2] => Mux3.IN17
sel[2] => Mux4.IN17
sel[2] => Mux5.IN17
sel[2] => Mux6.IN17
sel[2] => Mux7.IN17
sel[2] => Mux8.IN17
sel[2] => Mux9.IN17
sel[2] => Mux10.IN17
sel[2] => Mux11.IN17
sel[2] => Mux12.IN17
sel[2] => Mux13.IN17
sel[2] => Mux14.IN17
sel[2] => Mux15.IN17
sel[3] => Mux0.IN16
sel[3] => Mux1.IN16
sel[3] => Mux2.IN16
sel[3] => Mux3.IN16
sel[3] => Mux4.IN16
sel[3] => Mux5.IN16
sel[3] => Mux6.IN16
sel[3] => Mux7.IN16
sel[3] => Mux8.IN16
sel[3] => Mux9.IN16
sel[3] => Mux10.IN16
sel[3] => Mux11.IN16
sel[3] => Mux12.IN16
sel[3] => Mux13.IN16
sel[3] => Mux14.IN16
sel[3] => Mux15.IN16
f[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
f[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
f[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
f[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
f[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
f[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
f[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
f[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
f[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
f[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
f[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
f[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
f[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
f[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
f[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
f[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|project|BuffReg16:RY
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|muxy:inst
data0x[0] => LPM_MUX:LPM_MUX_component.DATA[0][0]
data0x[1] => LPM_MUX:LPM_MUX_component.DATA[0][1]
data0x[2] => LPM_MUX:LPM_MUX_component.DATA[0][2]
data0x[3] => LPM_MUX:LPM_MUX_component.DATA[0][3]
data0x[4] => LPM_MUX:LPM_MUX_component.DATA[0][4]
data0x[5] => LPM_MUX:LPM_MUX_component.DATA[0][5]
data0x[6] => LPM_MUX:LPM_MUX_component.DATA[0][6]
data0x[7] => LPM_MUX:LPM_MUX_component.DATA[0][7]
data0x[8] => LPM_MUX:LPM_MUX_component.DATA[0][8]
data0x[9] => LPM_MUX:LPM_MUX_component.DATA[0][9]
data0x[10] => LPM_MUX:LPM_MUX_component.DATA[0][10]
data0x[11] => LPM_MUX:LPM_MUX_component.DATA[0][11]
data0x[12] => LPM_MUX:LPM_MUX_component.DATA[0][12]
data0x[13] => LPM_MUX:LPM_MUX_component.DATA[0][13]
data0x[14] => LPM_MUX:LPM_MUX_component.DATA[0][14]
data0x[15] => LPM_MUX:LPM_MUX_component.DATA[0][15]
data1x[0] => LPM_MUX:LPM_MUX_component.DATA[1][0]
data1x[1] => LPM_MUX:LPM_MUX_component.DATA[1][1]
data1x[2] => LPM_MUX:LPM_MUX_component.DATA[1][2]
data1x[3] => LPM_MUX:LPM_MUX_component.DATA[1][3]
data1x[4] => LPM_MUX:LPM_MUX_component.DATA[1][4]
data1x[5] => LPM_MUX:LPM_MUX_component.DATA[1][5]
data1x[6] => LPM_MUX:LPM_MUX_component.DATA[1][6]
data1x[7] => LPM_MUX:LPM_MUX_component.DATA[1][7]
data1x[8] => LPM_MUX:LPM_MUX_component.DATA[1][8]
data1x[9] => LPM_MUX:LPM_MUX_component.DATA[1][9]
data1x[10] => LPM_MUX:LPM_MUX_component.DATA[1][10]
data1x[11] => LPM_MUX:LPM_MUX_component.DATA[1][11]
data1x[12] => LPM_MUX:LPM_MUX_component.DATA[1][12]
data1x[13] => LPM_MUX:LPM_MUX_component.DATA[1][13]
data1x[14] => LPM_MUX:LPM_MUX_component.DATA[1][14]
data1x[15] => LPM_MUX:LPM_MUX_component.DATA[1][15]
data2x[0] => LPM_MUX:LPM_MUX_component.DATA[2][0]
data2x[1] => LPM_MUX:LPM_MUX_component.DATA[2][1]
data2x[2] => LPM_MUX:LPM_MUX_component.DATA[2][2]
data2x[3] => LPM_MUX:LPM_MUX_component.DATA[2][3]
data2x[4] => LPM_MUX:LPM_MUX_component.DATA[2][4]
data2x[5] => LPM_MUX:LPM_MUX_component.DATA[2][5]
data2x[6] => LPM_MUX:LPM_MUX_component.DATA[2][6]
data2x[7] => LPM_MUX:LPM_MUX_component.DATA[2][7]
data2x[8] => LPM_MUX:LPM_MUX_component.DATA[2][8]
data2x[9] => LPM_MUX:LPM_MUX_component.DATA[2][9]
data2x[10] => LPM_MUX:LPM_MUX_component.DATA[2][10]
data2x[11] => LPM_MUX:LPM_MUX_component.DATA[2][11]
data2x[12] => LPM_MUX:LPM_MUX_component.DATA[2][12]
data2x[13] => LPM_MUX:LPM_MUX_component.DATA[2][13]
data2x[14] => LPM_MUX:LPM_MUX_component.DATA[2][14]
data2x[15] => LPM_MUX:LPM_MUX_component.DATA[2][15]
sel[0] => LPM_MUX:LPM_MUX_component.SEL[0]
sel[1] => LPM_MUX:LPM_MUX_component.SEL[1]
result[0] <= LPM_MUX:LPM_MUX_component.RESULT[0]
result[1] <= LPM_MUX:LPM_MUX_component.RESULT[1]
result[2] <= LPM_MUX:LPM_MUX_component.RESULT[2]
result[3] <= LPM_MUX:LPM_MUX_component.RESULT[3]
result[4] <= LPM_MUX:LPM_MUX_component.RESULT[4]
result[5] <= LPM_MUX:LPM_MUX_component.RESULT[5]
result[6] <= LPM_MUX:LPM_MUX_component.RESULT[6]
result[7] <= LPM_MUX:LPM_MUX_component.RESULT[7]
result[8] <= LPM_MUX:LPM_MUX_component.RESULT[8]
result[9] <= LPM_MUX:LPM_MUX_component.RESULT[9]
result[10] <= LPM_MUX:LPM_MUX_component.RESULT[10]
result[11] <= LPM_MUX:LPM_MUX_component.RESULT[11]
result[12] <= LPM_MUX:LPM_MUX_component.RESULT[12]
result[13] <= LPM_MUX:LPM_MUX_component.RESULT[13]
result[14] <= LPM_MUX:LPM_MUX_component.RESULT[14]
result[15] <= LPM_MUX:LPM_MUX_component.RESULT[15]


|project|muxy:inst|LPM_MUX:LPM_MUX_component
data[0][0] => mux_o4e:auto_generated.data[0]
data[0][1] => mux_o4e:auto_generated.data[1]
data[0][2] => mux_o4e:auto_generated.data[2]
data[0][3] => mux_o4e:auto_generated.data[3]
data[0][4] => mux_o4e:auto_generated.data[4]
data[0][5] => mux_o4e:auto_generated.data[5]
data[0][6] => mux_o4e:auto_generated.data[6]
data[0][7] => mux_o4e:auto_generated.data[7]
data[0][8] => mux_o4e:auto_generated.data[8]
data[0][9] => mux_o4e:auto_generated.data[9]
data[0][10] => mux_o4e:auto_generated.data[10]
data[0][11] => mux_o4e:auto_generated.data[11]
data[0][12] => mux_o4e:auto_generated.data[12]
data[0][13] => mux_o4e:auto_generated.data[13]
data[0][14] => mux_o4e:auto_generated.data[14]
data[0][15] => mux_o4e:auto_generated.data[15]
data[1][0] => mux_o4e:auto_generated.data[16]
data[1][1] => mux_o4e:auto_generated.data[17]
data[1][2] => mux_o4e:auto_generated.data[18]
data[1][3] => mux_o4e:auto_generated.data[19]
data[1][4] => mux_o4e:auto_generated.data[20]
data[1][5] => mux_o4e:auto_generated.data[21]
data[1][6] => mux_o4e:auto_generated.data[22]
data[1][7] => mux_o4e:auto_generated.data[23]
data[1][8] => mux_o4e:auto_generated.data[24]
data[1][9] => mux_o4e:auto_generated.data[25]
data[1][10] => mux_o4e:auto_generated.data[26]
data[1][11] => mux_o4e:auto_generated.data[27]
data[1][12] => mux_o4e:auto_generated.data[28]
data[1][13] => mux_o4e:auto_generated.data[29]
data[1][14] => mux_o4e:auto_generated.data[30]
data[1][15] => mux_o4e:auto_generated.data[31]
data[2][0] => mux_o4e:auto_generated.data[32]
data[2][1] => mux_o4e:auto_generated.data[33]
data[2][2] => mux_o4e:auto_generated.data[34]
data[2][3] => mux_o4e:auto_generated.data[35]
data[2][4] => mux_o4e:auto_generated.data[36]
data[2][5] => mux_o4e:auto_generated.data[37]
data[2][6] => mux_o4e:auto_generated.data[38]
data[2][7] => mux_o4e:auto_generated.data[39]
data[2][8] => mux_o4e:auto_generated.data[40]
data[2][9] => mux_o4e:auto_generated.data[41]
data[2][10] => mux_o4e:auto_generated.data[42]
data[2][11] => mux_o4e:auto_generated.data[43]
data[2][12] => mux_o4e:auto_generated.data[44]
data[2][13] => mux_o4e:auto_generated.data[45]
data[2][14] => mux_o4e:auto_generated.data[46]
data[2][15] => mux_o4e:auto_generated.data[47]
sel[0] => mux_o4e:auto_generated.sel[0]
sel[1] => mux_o4e:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_o4e:auto_generated.result[0]
result[1] <= mux_o4e:auto_generated.result[1]
result[2] <= mux_o4e:auto_generated.result[2]
result[3] <= mux_o4e:auto_generated.result[3]
result[4] <= mux_o4e:auto_generated.result[4]
result[5] <= mux_o4e:auto_generated.result[5]
result[6] <= mux_o4e:auto_generated.result[6]
result[7] <= mux_o4e:auto_generated.result[7]
result[8] <= mux_o4e:auto_generated.result[8]
result[9] <= mux_o4e:auto_generated.result[9]
result[10] <= mux_o4e:auto_generated.result[10]
result[11] <= mux_o4e:auto_generated.result[11]
result[12] <= mux_o4e:auto_generated.result[12]
result[13] <= mux_o4e:auto_generated.result[13]
result[14] <= mux_o4e:auto_generated.result[14]
result[15] <= mux_o4e:auto_generated.result[15]


|project|muxy:inst|LPM_MUX:LPM_MUX_component|mux_o4e:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data0_wire[9].IN0
data[10] => data0_wire[10].IN0
data[11] => data0_wire[11].IN0
data[12] => data0_wire[12].IN0
data[13] => data0_wire[13].IN0
data[14] => data0_wire[14].IN0
data[15] => data0_wire[15].IN0
data[16] => data1_wire[0].IN0
data[17] => data1_wire[1].IN0
data[18] => data1_wire[2].IN0
data[19] => data1_wire[3].IN0
data[20] => data1_wire[4].IN0
data[21] => data1_wire[5].IN0
data[22] => data1_wire[6].IN0
data[23] => data1_wire[7].IN0
data[24] => data1_wire[8].IN0
data[25] => data1_wire[9].IN0
data[26] => data1_wire[10].IN0
data[27] => data1_wire[11].IN0
data[28] => data1_wire[12].IN0
data[29] => data1_wire[13].IN0
data[30] => data1_wire[14].IN0
data[31] => data1_wire[15].IN0
data[32] => data2_wire[0].IN0
data[33] => data2_wire[1].IN0
data[34] => data2_wire[2].IN0
data[35] => data2_wire[3].IN0
data[36] => data2_wire[4].IN0
data[37] => data2_wire[5].IN0
data[38] => data2_wire[6].IN0
data[39] => data2_wire[7].IN0
data[40] => data2_wire[8].IN0
data[41] => data2_wire[9].IN0
data[42] => data2_wire[10].IN0
data[43] => data2_wire[11].IN0
data[44] => data2_wire[12].IN0
data[45] => data2_wire[13].IN0
data[46] => data2_wire[14].IN0
data[47] => data2_wire[15].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[15].IN0
sel[0] => data1_wire[15].IN1
sel[0] => data1_wire[14].IN1
sel[0] => data1_wire[13].IN1
sel[0] => data1_wire[12].IN1
sel[0] => data1_wire[11].IN1
sel[0] => data1_wire[10].IN1
sel[0] => data1_wire[9].IN1
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[15].IN1
sel[1] => data2_wire[14].IN1
sel[1] => data2_wire[13].IN1
sel[1] => data2_wire[12].IN1
sel[1] => data2_wire[11].IN1
sel[1] => data2_wire[10].IN1
sel[1] => data2_wire[9].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|project|BuffReg16:RZ
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|IR24:inst3
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
data[16] => output[16]~reg0.DATAIN
data[17] => output[17]~reg0.DATAIN
data[18] => output[18]~reg0.DATAIN
data[19] => output[19]~reg0.DATAIN
data[20] => output[20]~reg0.DATAIN
data[21] => output[21]~reg0.DATAIN
data[22] => output[22]~reg0.DATAIN
data[23] => output[23]~reg0.DATAIN
enable => output[23]~reg0.ENA
enable => output[22]~reg0.ENA
enable => output[21]~reg0.ENA
enable => output[20]~reg0.ENA
enable => output[19]~reg0.ENA
enable => output[18]~reg0.ENA
enable => output[17]~reg0.ENA
enable => output[16]~reg0.ENA
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
reset => output[16]~reg0.ACLR
reset => output[17]~reg0.ACLR
reset => output[18]~reg0.ACLR
reset => output[19]~reg0.ACLR
reset => output[20]~reg0.ACLR
reset => output[21]~reg0.ACLR
reset => output[22]~reg0.ACLR
reset => output[23]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
Clock => output[16]~reg0.CLK
Clock => output[17]~reg0.CLK
Clock => output[18]~reg0.CLK
Clock => output[19]~reg0.CLK
Clock => output[20]~reg0.CLK
Clock => output[21]~reg0.CLK
Clock => output[22]~reg0.CLK
Clock => output[23]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|bit16multi2to1:MuxB
a[0] => multi2to1:mult0.a
a[1] => multi2to1:mult1.a
a[2] => multi2to1:mult2.a
a[3] => multi2to1:mult3.a
a[4] => multi2to1:mult4.a
a[5] => multi2to1:mult5.a
a[6] => multi2to1:mult6.a
a[7] => multi2to1:mult7.a
a[8] => multi2to1:mult8.a
a[9] => multi2to1:mult9.a
a[10] => multi2to1:mult10.a
a[11] => multi2to1:mult11.a
a[12] => multi2to1:mult12.a
a[13] => multi2to1:mult13.a
a[14] => multi2to1:mult14.a
a[15] => multi2to1:mult15.a
b[0] => multi2to1:mult0.b
b[1] => multi2to1:mult1.b
b[2] => multi2to1:mult2.b
b[3] => multi2to1:mult3.b
b[4] => multi2to1:mult4.b
b[5] => multi2to1:mult5.b
b[6] => multi2to1:mult6.b
b[7] => multi2to1:mult7.b
b[8] => multi2to1:mult8.b
b[9] => multi2to1:mult9.b
b[10] => multi2to1:mult10.b
b[11] => multi2to1:mult11.b
b[12] => multi2to1:mult12.b
b[13] => multi2to1:mult13.b
b[14] => multi2to1:mult14.b
b[15] => multi2to1:mult15.b
s => multi2to1:mult0.s
s => multi2to1:mult1.s
s => multi2to1:mult2.s
s => multi2to1:mult3.s
s => multi2to1:mult4.s
s => multi2to1:mult5.s
s => multi2to1:mult6.s
s => multi2to1:mult7.s
s => multi2to1:mult8.s
s => multi2to1:mult9.s
s => multi2to1:mult10.s
s => multi2to1:mult11.s
s => multi2to1:mult12.s
s => multi2to1:mult13.s
s => multi2to1:mult14.s
s => multi2to1:mult15.s
f[0] <= multi2to1:mult0.f
f[1] <= multi2to1:mult1.f
f[2] <= multi2to1:mult2.f
f[3] <= multi2to1:mult3.f
f[4] <= multi2to1:mult4.f
f[5] <= multi2to1:mult5.f
f[6] <= multi2to1:mult6.f
f[7] <= multi2to1:mult7.f
f[8] <= multi2to1:mult8.f
f[9] <= multi2to1:mult9.f
f[10] <= multi2to1:mult10.f
f[11] <= multi2to1:mult11.f
f[12] <= multi2to1:mult12.f
f[13] <= multi2to1:mult13.f
f[14] <= multi2to1:mult14.f
f[15] <= multi2to1:mult15.f


|project|bit16multi2to1:MuxB|multi2to1:mult0
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|bit16multi2to1:MuxB|multi2to1:mult1
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|bit16multi2to1:MuxB|multi2to1:mult2
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|bit16multi2to1:MuxB|multi2to1:mult3
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|bit16multi2to1:MuxB|multi2to1:mult4
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|bit16multi2to1:MuxB|multi2to1:mult5
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|bit16multi2to1:MuxB|multi2to1:mult6
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|bit16multi2to1:MuxB|multi2to1:mult7
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|bit16multi2to1:MuxB|multi2to1:mult8
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|bit16multi2to1:MuxB|multi2to1:mult9
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|bit16multi2to1:MuxB|multi2to1:mult10
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|bit16multi2to1:MuxB|multi2to1:mult11
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|bit16multi2to1:MuxB|multi2to1:mult12
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|bit16multi2to1:MuxB|multi2to1:mult13
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|bit16multi2to1:MuxB|multi2to1:mult14
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|bit16multi2to1:MuxB|multi2to1:mult15
a => f.DATAB
b => f.DATAA
s => f.OUTPUTSELECT
f <= f.DB_MAX_OUTPUT_PORT_TYPE


|project|BuffReg16:RB_inst
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|immediate:inst7
immed[0] => immedEx[0].DATAIN
immed[1] => immedEx[1].DATAIN
immed[2] => immedEx[2].DATAIN
immed[3] => immedEx[3].DATAIN
immed[4] => immedEx[4].DATAIN
immed[5] => immedEx[5].DATAIN
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx.DATAA
immed[6] => immedEx[6].DATAIN
extend[0] => Equal0.IN1
extend[1] => Equal0.IN0
immedEx[0] <= immed[0].DB_MAX_OUTPUT_PORT_TYPE
immedEx[1] <= immed[1].DB_MAX_OUTPUT_PORT_TYPE
immedEx[2] <= immed[2].DB_MAX_OUTPUT_PORT_TYPE
immedEx[3] <= immed[3].DB_MAX_OUTPUT_PORT_TYPE
immedEx[4] <= immed[4].DB_MAX_OUTPUT_PORT_TYPE
immedEx[5] <= immed[5].DB_MAX_OUTPUT_PORT_TYPE
immedEx[6] <= immed[6].DB_MAX_OUTPUT_PORT_TYPE
immedEx[7] <= immedEx.DB_MAX_OUTPUT_PORT_TYPE
immedEx[8] <= immedEx.DB_MAX_OUTPUT_PORT_TYPE
immedEx[9] <= immedEx.DB_MAX_OUTPUT_PORT_TYPE
immedEx[10] <= immedEx.DB_MAX_OUTPUT_PORT_TYPE
immedEx[11] <= immedEx.DB_MAX_OUTPUT_PORT_TYPE
immedEx[12] <= immedEx.DB_MAX_OUTPUT_PORT_TYPE
immedEx[13] <= immedEx.DB_MAX_OUTPUT_PORT_TYPE
immedEx[14] <= immedEx.DB_MAX_OUTPUT_PORT_TYPE
immedEx[15] <= immedEx.DB_MAX_OUTPUT_PORT_TYPE


|project|Reg16:inst4
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
enable => output[15]~reg0.ENA
enable => output[14]~reg0.ENA
enable => output[13]~reg0.ENA
enable => output[12]~reg0.ENA
enable => output[11]~reg0.ENA
enable => output[10]~reg0.ENA
enable => output[9]~reg0.ENA
enable => output[8]~reg0.ENA
enable => output[7]~reg0.ENA
enable => output[6]~reg0.ENA
enable => output[5]~reg0.ENA
enable => output[4]~reg0.ENA
enable => output[3]~reg0.ENA
enable => output[2]~reg0.ENA
enable => output[1]~reg0.ENA
enable => output[0]~reg0.ENA
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|project|BuffReg16:RM
data[0] => output[0]~reg0.DATAIN
data[1] => output[1]~reg0.DATAIN
data[2] => output[2]~reg0.DATAIN
data[3] => output[3]~reg0.DATAIN
data[4] => output[4]~reg0.DATAIN
data[5] => output[5]~reg0.DATAIN
data[6] => output[6]~reg0.DATAIN
data[7] => output[7]~reg0.DATAIN
data[8] => output[8]~reg0.DATAIN
data[9] => output[9]~reg0.DATAIN
data[10] => output[10]~reg0.DATAIN
data[11] => output[11]~reg0.DATAIN
data[12] => output[12]~reg0.DATAIN
data[13] => output[13]~reg0.DATAIN
data[14] => output[14]~reg0.DATAIN
data[15] => output[15]~reg0.DATAIN
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
Clock => output[0]~reg0.CLK
Clock => output[1]~reg0.CLK
Clock => output[2]~reg0.CLK
Clock => output[3]~reg0.CLK
Clock => output[4]~reg0.CLK
Clock => output[5]~reg0.CLK
Clock => output[6]~reg0.CLK
Clock => output[7]~reg0.CLK
Clock => output[8]~reg0.CLK
Clock => output[9]~reg0.CLK
Clock => output[10]~reg0.CLK
Clock => output[11]~reg0.CLK
Clock => output[12]~reg0.CLK
Clock => output[13]~reg0.CLK
Clock => output[14]~reg0.CLK
Clock => output[15]~reg0.CLK
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


