{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543535748423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543535748426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 29 17:55:48 2018 " "Processing started: Thu Nov 29 17:55:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543535748426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535748426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Typhoon -c Typhoon " "Command: quartus_map --read_settings_files=on --write_settings_files=off Typhoon -c Typhoon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535748426 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "testPLL.qip " "Tcl Script File testPLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE testPLL.qip " "set_global_assignment -name QIP_FILE testPLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543535748563 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543535748563 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SysPLL.qip " "Tcl Script File SysPLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SysPLL.qip " "set_global_assignment -name QIP_FILE SysPLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543535748563 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543535748563 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SRAMCLK.qip " "Tcl Script File SRAMCLK.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SRAMCLK.qip " "set_global_assignment -name QIP_FILE SRAMCLK.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543535748563 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543535748563 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "my_test.qip " "Tcl Script File my_test.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE my_test.qip " "set_global_assignment -name QIP_FILE my_test.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543535748563 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543535748563 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543535749113 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543535749113 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "framebuffer.sv(78) " "Verilog HDL warning at framebuffer.sv(78): extended using \"x\" or \"z\"" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 78 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543535755708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 framebuffer " "Found entity 1: framebuffer" {  } { { "framebuffer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/framebuffer.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535755710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535755710 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM_thin_controller.sv(78) " "Verilog HDL warning at SRAM_thin_controller.sv(78): extended using \"x\" or \"z\"" {  } { { "SRAM_thin_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_thin_controller.sv" 78 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543535755712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_thin_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_thin_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_thin_controller " "Found entity 1: SRAM_thin_controller" {  } { { "SRAM_thin_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_thin_controller.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535755714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535755714 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "testPLL.v " "Can't analyze file -- file testPLL.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543535755718 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SRAMCLK.v " "Can't analyze file -- file SRAMCLK.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543535755723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/vga_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535755726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535755726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535755730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535755730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535755733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535755733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "typhoon.sv 1 1 " "Found 1 design units, including 1 entities, in source file typhoon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Typhoon " "Found entity 1: Typhoon" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535755736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535755736 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM_controller.sv(99) " "Verilog HDL warning at SRAM_controller.sv(99): extended using \"x\" or \"z\"" {  } { { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 99 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543535755739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_controller " "Found entity 1: SRAM_controller" {  } { { "SRAM_controller.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535755740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535755740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_FIFO " "Found entity 1: SRAM_FIFO" {  } { { "SRAM_FIFO.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535755744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535755744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535755748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535755748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_clk " "Found entity 1: mem_clk" {  } { { "mem_clk.v" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/mem_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535755752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535755752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_port " "Found entity 1: VGA_port" {  } { { "VGA_port.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/VGA_port.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535755756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535755756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_shader.sv 1 1 " "Found 1 design units, including 1 entities, in source file pixel_shader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_shader " "Found entity 1: pixel_shader" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535755760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535755760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rasterizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file rasterizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rasterizer " "Found entity 1: rasterizer" {  } { { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535755764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535755764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug_shader.sv 1 1 " "Found 1 design units, including 1 entities, in source file debug_shader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debug_shader " "Found entity 1: debug_shader" {  } { { "debug_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/debug_shader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543535755768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535755768 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Typhoon " "Elaborating entity \"Typhoon\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543535756192 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Typhoon.sv(92) " "Verilog HDL assignment warning at Typhoon.sv(92): truncated value with size 32 to match size of target (16)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543535756198 "|Typhoon"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VGA_reset 0 Typhoon.sv(29) " "Net \"VGA_reset\" at Typhoon.sv(29) has no driver or initial value, using a default initial value '0'" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543535756204 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG Typhoon.sv(10) " "Output port \"LEDG\" at Typhoon.sv(10) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543535756204 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 Typhoon.sv(14) " "Output port \"HEX0\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543535756204 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 Typhoon.sv(14) " "Output port \"HEX1\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543535756204 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Typhoon.sv(14) " "Output port \"HEX2\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543535756204 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 Typhoon.sv(14) " "Output port \"HEX3\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543535756204 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 Typhoon.sv(14) " "Output port \"HEX4\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543535756204 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 Typhoon.sv(14) " "Output port \"HEX5\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543535756204 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 Typhoon.sv(14) " "Output port \"HEX6\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543535756204 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 Typhoon.sv(14) " "Output port \"HEX7\" at Typhoon.sv(14) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543535756204 "|Typhoon"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tileAinput " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tileAinput\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543535756217 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tileBinput " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tileBinput\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543535756217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rasterizer rasterizer:tiledRasterizer " "Elaborating entity \"rasterizer\" for hierarchy \"rasterizer:tiledRasterizer\"" {  } { { "Typhoon.sv" "tiledRasterizer" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543535756273 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "zBufferTile rasterizer.sv(21) " "Verilog HDL warning at rasterizer.sv(21): object zBufferTile used but never assigned" {  } { { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 21 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1543535756275 "|Typhoon|rasterizer:tiledRasterizer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "zBufferTile 0 rasterizer.sv(21) " "Net \"zBufferTile\" at rasterizer.sv(21) has no driver or initial value, using a default initial value '0'" {  } { { "rasterizer.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543535756283 "|Typhoon|rasterizer:tiledRasterizer"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cBufferTile0 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cBufferTile0\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543535756294 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cBufferTile1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cBufferTile1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543535756294 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "zBufferTile " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"zBufferTile\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543535756294 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cBufferTile0 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cBufferTile0\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543535756295 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "cBufferTile1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"cBufferTile1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1543535756295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_shader rasterizer:tiledRasterizer\|pixel_shader:shader " "Elaborating entity \"pixel_shader\" for hierarchy \"rasterizer:tiledRasterizer\|pixel_shader:shader\"" {  } { { "rasterizer.sv" "shader" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543535756317 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 pixel_shader.sv(38) " "Verilog HDL assignment warning at pixel_shader.sv(38): truncated value with size 18 to match size of target (16)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543535756319 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 pixel_shader.sv(40) " "Verilog HDL assignment warning at pixel_shader.sv(40): truncated value with size 18 to match size of target (16)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543535756320 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pixel_shader.sv(64) " "Verilog HDL assignment warning at pixel_shader.sv(64): truncated value with size 32 to match size of target (10)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543535756331 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 pixel_shader.sv(88) " "Verilog HDL assignment warning at pixel_shader.sv(88): truncated value with size 32 to match size of target (10)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543535756331 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextX pixel_shader.sv(62) " "Verilog HDL Always Construct warning at pixel_shader.sv(62): inferring latch(es) for variable \"nextX\", which holds its previous value in one or more paths through the always construct" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543535756332 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextY pixel_shader.sv(62) " "Verilog HDL Always Construct warning at pixel_shader.sv(62): inferring latch(es) for variable \"nextY\", which holds its previous value in one or more paths through the always construct" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543535756332 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "pixel_shader.sv(62) " "SystemVerilog RTL Coding error at pixel_shader.sv(62): always_comb construct does not infer purely combinational logic." {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 62 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1543535756332 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextY\[0\] pixel_shader.sv(62) " "Inferred latch for \"nextY\[0\]\" at pixel_shader.sv(62)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535756354 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextY\[1\] pixel_shader.sv(62) " "Inferred latch for \"nextY\[1\]\" at pixel_shader.sv(62)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535756354 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextY\[2\] pixel_shader.sv(62) " "Inferred latch for \"nextY\[2\]\" at pixel_shader.sv(62)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535756354 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextY\[3\] pixel_shader.sv(62) " "Inferred latch for \"nextY\[3\]\" at pixel_shader.sv(62)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535756354 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextY\[4\] pixel_shader.sv(62) " "Inferred latch for \"nextY\[4\]\" at pixel_shader.sv(62)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535756354 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextY\[5\] pixel_shader.sv(62) " "Inferred latch for \"nextY\[5\]\" at pixel_shader.sv(62)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535756354 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextY\[6\] pixel_shader.sv(62) " "Inferred latch for \"nextY\[6\]\" at pixel_shader.sv(62)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535756354 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextY\[7\] pixel_shader.sv(62) " "Inferred latch for \"nextY\[7\]\" at pixel_shader.sv(62)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535756354 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextY\[8\] pixel_shader.sv(62) " "Inferred latch for \"nextY\[8\]\" at pixel_shader.sv(62)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535756355 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextY\[9\] pixel_shader.sv(62) " "Inferred latch for \"nextY\[9\]\" at pixel_shader.sv(62)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535756355 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextX\[0\] pixel_shader.sv(62) " "Inferred latch for \"nextX\[0\]\" at pixel_shader.sv(62)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535756355 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextX\[1\] pixel_shader.sv(62) " "Inferred latch for \"nextX\[1\]\" at pixel_shader.sv(62)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535756355 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextX\[2\] pixel_shader.sv(62) " "Inferred latch for \"nextX\[2\]\" at pixel_shader.sv(62)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535756355 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextX\[3\] pixel_shader.sv(62) " "Inferred latch for \"nextX\[3\]\" at pixel_shader.sv(62)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535756355 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextX\[4\] pixel_shader.sv(62) " "Inferred latch for \"nextX\[4\]\" at pixel_shader.sv(62)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535756355 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextX\[5\] pixel_shader.sv(62) " "Inferred latch for \"nextX\[5\]\" at pixel_shader.sv(62)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535756355 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextX\[6\] pixel_shader.sv(62) " "Inferred latch for \"nextX\[6\]\" at pixel_shader.sv(62)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535756355 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextX\[7\] pixel_shader.sv(62) " "Inferred latch for \"nextX\[7\]\" at pixel_shader.sv(62)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535756355 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextX\[8\] pixel_shader.sv(62) " "Inferred latch for \"nextX\[8\]\" at pixel_shader.sv(62)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535756355 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextX\[9\] pixel_shader.sv(62) " "Inferred latch for \"nextX\[9\]\" at pixel_shader.sv(62)" {  } { { "pixel_shader.sv" "" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/pixel_shader.sv" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535756355 "|Typhoon|rasterizer:tiledRasterizer|pixel_shader:shader"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "rasterizer:tiledRasterizer\|pixel_shader:shader " "Can't elaborate user hierarchy \"rasterizer:tiledRasterizer\|pixel_shader:shader\"" {  } { { "rasterizer.sv" "shader" { Text "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/rasterizer.sv" 23 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543535756433 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/output_files/Typhoon.map.smsg " "Generated suppressed messages file C:/Users/finnnorth/Documents/385/385_FPGA/Typhoon/output_files/Typhoon.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535756488 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 26 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543535756539 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 29 17:55:56 2018 " "Processing ended: Thu Nov 29 17:55:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543535756539 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543535756539 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543535756539 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535756539 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 26 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 26 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543535757138 ""}
