# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
do runlab_Instruc_Reg.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:42:20 on May 25,2020
# vlog -reportprogress 300 ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# ** Error: (vlog-13069) ./Instruc_Reg.sv(41): near "EOF": syntax error, unexpected end of source code.
# End time: 01:42:20 on May 25,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_Instruc_Reg.do line 7
# C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./Instruc_Reg.sv""
do runlab_Instruc_Reg.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:42:32 on May 25,2020
# vlog -reportprogress 300 ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# 
# Top level modules:
# 	Instruc_Reg_tb
# End time: 01:42:32 on May 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Instruc_Reg_tb 
# Start time: 01:42:32 on May 25,2020
# Loading sv_std.std
# Loading work.Instruc_Reg_tb
# Loading work.Instruc_Reg
# ** Error: Cannot open macro file: Instruc_Reg_wave.do
# Error in macro ./runlab_Instruc_Reg.do line 18
# Cannot open macro file: Instruc_Reg_wave.do
#     while executing
# "do Instruc_Reg_wave.do"
add wave -position end  sim:/Instruc_Reg_tb/data
add wave -position end  sim:/Instruc_Reg_tb/load
add wave -position end  sim:/Instruc_Reg_tb/clk
add wave -position end  sim:/Instruc_Reg_tb/out
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/taras/Documents/GitHub/ProjectB/Instruc_Reg_wave.do
do runlab_Instruc_Reg.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:42:55 on May 25,2020
# vlog -reportprogress 300 ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# 
# Top level modules:
# 	Instruc_Reg_tb
# End time: 01:42:55 on May 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:42:56 on May 25,2020, Elapsed time: 0:00:24
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Instruc_Reg_tb 
# Start time: 01:42:56 on May 25,2020
# Loading sv_std.std
# Loading work.Instruc_Reg_tb
# Loading work.Instruc_Reg
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Break key hit
# Simulation stop requested.
do runlab_Instruc_Reg.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:43:20 on May 25,2020
# vlog -reportprogress 300 ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# 
# Top level modules:
# 	Instruc_Reg_tb
# End time: 01:43:21 on May 25,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 01:43:22 on May 25,2020, Elapsed time: 0:00:26
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Instruc_Reg_tb 
# Start time: 01:43:22 on May 25,2020
# Loading sv_std.std
# Loading work.Instruc_Reg_tb
# Loading work.Instruc_Reg
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./Instruc_Reg.sv(40)
#    Time: 62 ps  Iteration: 0  Instance: /Instruc_Reg_tb
# Break in Module Instruc_Reg_tb at ./Instruc_Reg.sv line 40
do runlab_Instruc_Reg.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:44:19 on May 25,2020
# vlog -reportprogress 300 ./Instruc_Reg.sv 
# -- Compiling module Instruc_Reg
# -- Compiling module Instruc_Reg_tb
# 
# Top level modules:
# 	Instruc_Reg_tb
# End time: 01:44:19 on May 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 01:44:24 on May 25,2020, Elapsed time: 0:01:02
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work Instruc_Reg_tb 
# Start time: 01:44:24 on May 25,2020
# Loading sv_std.std
# Loading work.Instruc_Reg_tb
# Loading work.Instruc_Reg
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./Instruc_Reg.sv(40)
#    Time: 62 ps  Iteration: 0  Instance: /Instruc_Reg_tb
# Break in Module Instruc_Reg_tb at ./Instruc_Reg.sv line 40
# End time: 01:44:36 on May 25,2020, Elapsed time: 0:00:12
# Errors: 0, Warnings: 0
