// Seed: 773928200
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input wor id_2,
    input wor id_3
);
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1
    , id_6,
    input supply1 id_2,
    input wor id_3,
    output tri id_4
);
  tri0 id_7;
  assign id_7 = "" - 1'h0;
  nand primCall (id_0, id_1, id_6, id_2, id_3, id_8, id_7);
  wire id_8;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_1
  );
  assign modCall_1.id_0 = 0;
  wire id_9;
endmodule
module module_2 (
    input tri0 id_0,
    input tri0 id_1,
    output uwire id_2,
    input wire id_3,
    output tri1 id_4
    , id_9,
    output supply0 id_5,
    input wand id_6,
    output supply0 id_7
);
  id_10(
      .id_0((1) ? 1 : 1'b0), .id_1(1)
  );
  assign id_4 = id_0;
  id_11 :
  assert property (@(id_1) id_6 ? (id_3) : id_11 == id_1) return id_0;
  wire id_12, id_13;
  supply1 id_14 = 1;
  or primCall (id_2, id_3, id_0, id_14, id_13, id_1, id_10);
  module_0 modCall_1 (
      id_6,
      id_3,
      id_0,
      id_6
  );
  assign modCall_1.id_0 = 0;
endmodule
