# Tiny Tapeout project information
project:
  title:        "Viterbi Decoder (K=3)"      # Project title
  author:       "Ashvin Verma"      # Your name
  discord:      "ashverma"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Hardware Viterbi decoder for K=3 convolutional codes (G0=7, G1=5 octal)"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     50000000       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "2x2"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_ashvin_viterbi"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "project.v"
    - "sym_unpacker_4x.v"
    - "bit_packer_8x.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "RX_VALID / BYTE_VALID"
  ui[1]: "RX_SYM[0]"
  ui[2]: "RX_SYM[1]"
  ui[3]: "START"
  ui[4]: "READ_ACK"
  ui[5]: "UART_MODE"
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "RX_READY"
  uo[1]: "OUT_VALID"
  uo[2]: "OUT_BIT"
  uo[3]: "BUSY"
  uo[4]: "DONE"
  uo[5]: "BYTE_OUT_VALID"
  uo[6]: "BYTE_IN_READY"
  uo[7]: ""

  # Bidirectional pins (UART mode: input/output bytes)
  uio[0]: "DATA[0]"
  uio[1]: "DATA[1]"
  uio[2]: "DATA[2]"
  uio[3]: "DATA[3]"
  uio[4]: "DATA[4]"
  uio[5]: "DATA[5]"
  uio[6]: "DATA[6]"
  uio[7]: "DATA[7]"

# Do not change!
yaml_version: 6
