include ../../designs/ULMultiInputSlave/Makefile

ifeq ($(SIM),verilator)
EXTRA_ARGS += --trace --trace-structs --trace-fst -O3
endif

MODULE = test_DutMultiMasterSlaveUL
