<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::VLIWMachineScheduler Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;13.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1VLIWMachineScheduler.html">VLIWMachineScheduler</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="classllvm_1_1VLIWMachineScheduler-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::VLIWMachineScheduler Class Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Extend the standard <a class="el" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...">ScheduleDAGMI</a> to provide more context and override the top-level <a class="el" href="#ad25e72e64bc7ed157b69c60e85b4061e" title="Schedule - This is called back from ScheduleDAGInstrs::Run() when it&#39;s time to do some work.">schedule()</a> driver.  
 <a href="#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="HexagonMachineScheduler_8h_source.html">Target/Hexagon/HexagonMachineScheduler.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::VLIWMachineScheduler:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1VLIWMachineScheduler__inherit__graph.png" border="0" usemap="#allvm_1_1VLIWMachineScheduler_inherit__map" alt="Inheritance graph"/></div>
<map name="allvm_1_1VLIWMachineScheduler_inherit__map" id="allvm_1_1VLIWMachineScheduler_inherit__map">
<area shape="rect" title="Extend the standard ScheduleDAGMI to provide more context and override the top&#45;level schedule() drive..." alt="" coords="5,300,199,326"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGMILive.html" title="ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while..." alt="" coords="14,226,190,252"/>
<area shape="poly" title=" " alt="" coords="105,267,105,300,99,300,99,267"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac..." alt="" coords="26,153,178,178"/>
<area shape="poly" title=" " alt="" coords="105,193,105,226,99,226,99,193"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGInstrs.html" title="A ScheduleDAG for scheduling lists of MachineInstr." alt="" coords="17,79,187,105"/>
<area shape="poly" title=" " alt="" coords="105,119,105,152,99,152,99,119"/>
<area shape="rect" href="classllvm_1_1ScheduleDAG.html" title=" " alt="" coords="34,5,170,31"/>
<area shape="poly" title=" " alt="" coords="105,46,105,79,99,79,99,46"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::VLIWMachineScheduler:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1VLIWMachineScheduler__coll__graph.png" border="0" usemap="#allvm_1_1VLIWMachineScheduler_coll__map" alt="Collaboration graph"/></div>
<map name="allvm_1_1VLIWMachineScheduler_coll__map" id="allvm_1_1VLIWMachineScheduler_coll__map">
<area shape="rect" title="Extend the standard ScheduleDAGMI to provide more context and override the top&#45;level schedule() drive..." alt="" coords="2559,1520,2753,1545"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGMILive.html" title="ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while..." alt="" coords="2335,1520,2510,1545"/>
<area shape="poly" title=" " alt="" coords="2525,1530,2559,1530,2559,1535,2525,1535"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac..." alt="" coords="1984,348,2135,373"/>
<area shape="poly" title=" " alt="" coords="2072,387,2419,1518,2414,1520,2067,388"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGInstrs.html" title="A ScheduleDAG for scheduling lists of MachineInstr." alt="" coords="1608,722,1777,748"/>
<area shape="poly" title=" " alt="" coords="1714,710,2043,372,2047,375,1718,713"/>
<area shape="rect" href="classllvm_1_1ScheduleDAG.html" title=" " alt="" coords="1230,590,1367,616"/>
<area shape="poly" title=" " alt="" coords="1381,607,1462,621,1547,644,1585,661,1620,682,1675,719,1672,724,1617,686,1582,666,1545,650,1461,626,1380,613"/>
<area shape="rect" href="classllvm_1_1LLVMTargetMachine.html" title="This class describes a target machine that is implemented with the LLVM target&#45;independent code gener..." alt="" coords="786,726,958,752"/>
<area shape="poly" title=" " alt="" coords="919,718,1038,672,1185,624,1229,613,1230,619,1186,630,1040,677,921,723"/>
<area shape="rect" href="classllvm_1_1TargetInstrInfo.html" title="TargetInstrInfo &#45; Interface to description of machine instruction set." alt="" coords="618,109,755,135"/>
<area shape="poly" title=" " alt="" coords="767,144,779,168,783,191,778,236,773,281,777,303,789,326,807,347,825,362,863,379,907,390,959,410,1019,436,1069,454,1115,477,1139,495,1164,520,1173,536,1175,551,1178,564,1187,577,1208,589,1231,597,1229,602,1205,594,1184,581,1173,567,1170,552,1168,538,1160,523,1135,499,1112,481,1067,459,1017,441,957,415,905,395,861,384,822,367,803,351,784,329,772,304,767,281,772,236,778,192,774,170,762,146"/>
<area shape="rect" href="classunsigned.html" title=" " alt="" coords="60,134,133,160"/>
<area shape="poly" title=" " alt="" coords="129,124,167,102,211,82,287,53,348,33,411,21,492,18,1694,18,1730,21,1765,29,1798,43,1829,60,1887,105,1937,158,1980,214,2014,268,2055,346,2050,348,2009,271,1975,218,1933,162,1883,109,1826,65,1795,47,1763,34,1729,26,1693,23,493,23,412,27,350,38,289,58,213,87,170,107,131,128"/>
<area shape="poly" title=" " alt="" coords="147,128,211,114,366,87,488,70,547,67,610,70,681,79,763,96,832,117,888,141,935,168,978,197,1066,256,1120,284,1186,311,1221,319,1266,326,1372,336,1475,351,1517,364,1548,381,1560,396,1565,410,1573,445,1688,721,1683,723,1567,446,1560,412,1556,398,1544,385,1515,369,1474,356,1371,341,1265,331,1220,325,1185,316,1117,289,1063,260,975,201,932,173,886,146,830,122,762,102,680,84,610,75,547,72,489,75,367,92,212,119,148,134"/>
<area shape="poly" title=" " alt="" coords="148,142,617,122,617,127,148,147"/>
<area shape="rect" href="classllvm_1_1MachineFunction.html" title=" " alt="" coords="610,141,762,167"/>
<area shape="poly" title=" " alt="" coords="148,155,212,163,320,168,428,168,610,158,610,163,428,173,320,174,211,169,148,160"/>
<area shape="rect" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG." alt="" coords="829,584,915,609"/>
<area shape="poly" title=" " alt="" coords="128,167,246,248,323,295,403,339,457,362,505,375,592,391,633,399,674,413,718,435,764,470,774,482,778,493,789,516,822,553,855,581,851,585,819,556,784,519,773,495,769,485,760,474,715,440,672,418,631,404,591,396,504,381,455,367,401,344,320,300,243,252,125,171"/>
<area shape="rect" href="structllvm_1_1MCSchedClassDesc.html" title="Summarize the scheduling resources required for an instruction of a particular scheduling class." alt="" coords="406,473,582,499"/>
<area shape="poly" title=" " alt="" coords="103,174,112,227,132,295,146,330,164,364,186,395,213,422,234,436,253,444,289,448,329,447,378,452,402,459,442,470,440,475,401,464,377,458,329,452,289,453,251,449,231,440,210,426,182,398,160,367,141,332,127,297,107,229,98,175"/>
<area shape="rect" href="classllvm_1_1TargetRegisterInfo.html" title="TargetRegisterInfo base class &#45; We assume that the target defines a static array of TargetRegisterDes..." alt="" coords="792,776,952,801"/>
<area shape="poly" title=" " alt="" coords="966,786,1016,780,1068,767,1117,746,1160,715,1168,704,1171,694,1171,672,1171,649,1175,637,1184,625,1205,611,1229,603,1231,608,1207,616,1187,629,1180,639,1176,649,1176,672,1176,695,1172,707,1164,719,1120,751,1069,772,1017,785,967,791"/>
<area shape="poly" title=" " alt="" coords="700,179,765,356,772,394,777,409,788,426,833,464,876,488,919,502,962,510,1054,523,1106,537,1163,561,1187,577,1231,590,1229,595,1185,581,1160,565,1104,542,1053,529,961,515,917,507,874,493,830,468,784,429,772,412,767,395,760,357,695,181"/>
<area shape="poly" title=" " alt="" coords="897,572,956,516,990,476,1016,439,1057,371,1079,341,1105,312,1139,285,1185,261,1243,243,1318,233,1404,229,1496,230,1676,243,1815,260,1880,276,1942,299,2036,345,2033,349,1939,304,1878,281,1814,266,1676,248,1496,236,1404,235,1319,238,1244,248,1187,265,1142,290,1108,316,1083,344,1062,374,1021,442,994,480,960,520,901,576"/>
<area shape="poly" title=" " alt="" coords="922,612,1041,653,1113,673,1186,690,1299,708,1414,720,1607,731,1607,736,1413,725,1299,713,1185,695,1112,678,1040,658,921,617"/>
<area shape="poly" title=" " alt="" coords="930,595,1230,599,1230,605,930,600"/>
<area shape="poly" title=" " alt="" coords="837,567,849,560,872,557,893,559,906,565,909,575,903,585,899,582,904,574,902,569,891,564,872,562,850,565,840,571"/>
<area shape="poly" title=" " alt="" coords="597,487,679,499,722,509,763,522,817,550,857,581,854,585,814,555,761,527,721,514,678,504,596,492"/>
<area shape="rect" href="classchar.html" title=" " alt="" coords="73,537,120,563"/>
<area shape="poly" title=" " alt="" coords="134,544,243,533,377,513,441,496,442,502,378,518,244,538,135,549"/>
<area shape="rect" href="classllvm_1_1MachineLoopInfo.html" title=" " alt="" coords="418,637,570,663"/>
<area shape="poly" title=" " alt="" coords="135,556,440,634,439,639,134,561"/>
<area shape="rect" href="classllvm_1_1LiveIntervals.html" title=" " alt="" coords="430,424,558,449"/>
<area shape="poly" title=" " alt="" coords="132,530,211,498,257,487,294,482,331,478,377,467,401,458,437,447,438,452,403,463,378,473,332,483,295,487,258,492,212,503,134,535"/>
<area shape="rect" href="classllvm_1_1SmallVector.html" title=" " alt="" coords="428,572,560,613"/>
<area shape="poly" title=" " alt="" coords="575,591,610,592,828,593,828,599,610,597,574,596"/>
<area shape="rect" href="classbool.html" title=" " alt="" coords="74,949,119,975"/>
<area shape="poly" title=" " alt="" coords="108,988,149,1099,182,1172,225,1246,278,1317,307,1348,340,1375,374,1398,411,1415,451,1426,493,1430,2061,1430,2133,1432,2188,1439,2243,1453,2312,1475,2360,1495,2400,1517,2397,1521,2357,1500,2310,1480,2242,1458,2187,1444,2132,1437,2061,1435,492,1435,450,1431,409,1420,371,1402,336,1379,304,1351,274,1320,221,1249,178,1174,144,1101,103,990"/>
<area shape="poly" title=" " alt="" coords="134,972,200,993,289,1016,389,1035,493,1043,1300,1043,1373,1042,1431,1036,1485,1017,1544,977,1573,950,1599,920,1640,854,1668,792,1684,748,1689,749,1673,794,1645,856,1603,923,1577,954,1548,981,1487,1021,1433,1041,1374,1048,1300,1048,492,1048,389,1040,287,1021,199,998,133,977"/>
<area shape="poly" title=" " alt="" coords="134,960,328,960,456,953,586,939,678,930,761,927,836,927,905,924,970,914,1033,892,1064,875,1095,853,1127,825,1160,792,1172,772,1177,752,1171,710,1165,668,1170,647,1184,625,1205,610,1229,602,1231,607,1207,615,1188,629,1174,649,1170,668,1176,710,1182,752,1177,774,1164,795,1131,829,1099,857,1067,879,1035,897,972,919,906,930,837,932,761,933,679,935,586,944,456,958,328,965,134,965"/>
<area shape="poly" title=" " alt="" coords="133,953,211,940,269,934,319,932,405,933,445,930,487,924,533,910,585,887,614,867,650,836,731,754,858,608,862,611,735,758,654,840,618,871,587,892,535,915,488,929,446,936,405,938,319,937,270,939,212,946,134,958"/>
<area shape="rect" href="classllvm_1_1TargetRegisterClass.html" title=" " alt="" coords="408,686,580,712"/>
<area shape="poly" title=" " alt="" coords="121,936,236,837,315,779,400,727,442,710,444,715,403,732,318,784,239,842,124,940"/>
<area shape="rect" title=" " alt="" coords="452,522,536,548"/>
<area shape="poly" title=" " alt="" coords="551,536,650,545,763,562,832,580,831,585,762,567,649,550,550,541"/>
<area shape="poly" title=" " alt="" coords="567,680,762,629,831,607,833,612,763,634,568,685"/>
<area shape="poly" title=" " alt="" coords="584,668,588,672,599,696,603,730,599,811,596,891,600,922,612,942,624,949,645,955,709,965,792,971,885,973,978,971,1062,966,1126,956,1160,944,1173,927,1178,909,1177,890,1172,870,1165,829,1170,809,1184,789,1206,778,1244,769,1356,754,1607,736,1607,741,1357,759,1245,774,1208,783,1187,793,1175,811,1171,829,1177,869,1182,889,1183,910,1178,929,1163,948,1127,962,1062,971,979,977,885,978,792,976,708,970,644,961,622,954,608,946,595,924,590,891,593,811,597,730,594,698,584,675,580,671"/>
<area shape="rect" href="classllvm_1_1MachineFunctionPass.html" title="MachineFunctionPass &#45; This class adapts the FunctionPass interface to allow convenient creation of pa..." alt="" coords="5,610,188,636"/>
<area shape="poly" title=" " alt="" coords="203,627,418,642,417,647,202,633"/>
<area shape="poly" title=" " alt="" coords="145,601,166,589,186,573,193,563,196,553,201,542,210,532,233,519,254,512,294,512,334,511,354,506,376,494,384,486,387,477,391,468,400,458,429,444,431,449,403,462,396,471,392,479,388,489,379,498,356,511,334,517,294,517,255,518,235,523,213,536,205,545,201,554,198,565,190,577,169,593,147,606"/>
<area shape="rect" href="classllvm_1_1MachineFrameInfo.html" title="The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted." alt="" coords="1218,804,1379,829"/>
<area shape="poly" title=" " alt="" coords="1393,815,1468,810,1545,797,1612,773,1666,746,1669,751,1614,778,1547,802,1469,815,1394,820"/>
<area shape="rect" href="classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes." alt="" coords="1218,853,1379,879"/>
<area shape="poly" title=" " alt="" coords="1393,863,1469,854,1508,846,1545,834,1585,815,1621,791,1675,746,1679,750,1624,795,1587,820,1547,839,1509,851,1470,860,1394,868"/>
<area shape="rect" href="classllvm_1_1MachineBasicBlock.html" title=" " alt="" coords="1214,902,1383,928"/>
<area shape="poly" title=" " alt="" coords="1397,914,1472,904,1509,894,1545,880,1590,850,1629,813,1660,776,1680,747,1684,750,1664,779,1633,816,1593,854,1547,884,1511,899,1473,909,1398,919"/>
<area shape="rect" href="classllvm_1_1MachineInstrBundleIterator.html" title=" " alt="" coords="1214,1323,1383,1363"/>
<area shape="poly" title=" " alt="" coords="1398,1345,1931,1376,2186,1394,2270,1403,2312,1411,2347,1434,2377,1464,2416,1517,2411,1521,2373,1467,2344,1438,2310,1416,2269,1408,2185,1400,1931,1381,1398,1351"/>
<area shape="poly" title=" " alt="" coords="1397,1341,1537,1338,1695,1327,1771,1316,1838,1301,1892,1282,1929,1258,1951,1228,1971,1188,1989,1138,2004,1080,2027,949,2042,806,2051,664,2055,536,2056,374,2061,374,2060,537,2056,664,2047,806,2032,949,2009,1081,1994,1139,1976,1190,1956,1231,1932,1262,1894,1287,1839,1306,1772,1321,1696,1332,1537,1344,1397,1347"/>
<area shape="poly" title=" " alt="" coords="1394,1316,1484,1285,1521,1267,1544,1250,1589,1186,1624,1114,1650,1039,1668,964,1679,894,1685,832,1688,748,1694,749,1690,832,1684,895,1673,965,1655,1040,1629,1116,1594,1189,1548,1254,1523,1272,1486,1290,1395,1321"/>
<area shape="rect" href="structllvm_1_1MachineInstrBundleIteratorHelper.html" title=" " alt="" coords="402,1303,586,1343"/>
<area shape="poly" title=" " alt="" coords="601,1323,1214,1338,1214,1344,601,1328"/>
<area shape="rect" href="classllvm_1_1MachineInstrBundleIterator.html" title="MachineBasicBlock iterator that automatically skips over MIs that are inside bundles (i...." alt="" coords="788,1273,956,1314"/>
<area shape="poly" title=" " alt="" coords="601,1312,787,1298,787,1303,601,1317"/>
<area shape="poly" title=" " alt="" coords="971,1302,1214,1331,1213,1336,971,1308"/>
<area shape="rect" href="classllvm_1_1DenseMap.html" title=" " alt="" coords="1222,953,1375,1008"/>
<area shape="poly" title=" " alt="" coords="1389,977,1468,964,1508,950,1545,932,1571,912,1595,888,1636,836,1665,785,1683,747,1688,749,1670,787,1640,839,1599,892,1575,916,1547,936,1510,955,1469,969,1390,982"/>
<area shape="rect" href="classllvm_1_1SparseMultiSet.html" title=" " alt="" coords="1207,1163,1390,1219"/>
<area shape="poly" title=" " alt="" coords="1404,1172,1494,1155,1527,1146,1544,1139,1586,1094,1619,1040,1644,983,1662,925,1674,869,1682,818,1688,748,1693,749,1687,819,1680,870,1667,926,1649,985,1624,1043,1590,1097,1548,1143,1529,1151,1495,1160,1405,1177"/>
<area shape="rect" href="classllvm_1_1SparseMultiSet.html" title="Fast multiset implementation for objects that can be identified by small unsigned keys." alt="" coords="794,1163,950,1219"/>
<area shape="poly" title=" " alt="" coords="965,1188,1206,1188,1206,1194,965,1194"/>
<area shape="rect" href="classllvm_1_1SparseMultiSet.html" title=" " alt="" coords="1200,1243,1397,1299"/>
<area shape="poly" title=" " alt="" coords="965,1219,982,1224,1094,1245,1200,1259,1199,1264,1094,1250,981,1229,963,1224"/>
<area shape="rect" href="classllvm_1_1SparseMultiSet.html" title=" " alt="" coords="1216,1083,1381,1139"/>
<area shape="poly" title=" " alt="" coords="963,1157,981,1152,1104,1130,1216,1116,1216,1121,1105,1135,982,1158,965,1162"/>
<area shape="poly" title=" " alt="" coords="1411,1249,1435,1247,1490,1245,1546,1247,1666,1250,1770,1249,1863,1249,1949,1252,2033,1264,2118,1288,2210,1327,2312,1386,2349,1417,2379,1454,2417,1518,2413,1520,2375,1457,2345,1421,2309,1391,2207,1332,2116,1293,2031,1269,1948,1258,1863,1254,1770,1255,1666,1255,1546,1252,1490,1250,1435,1252,1412,1255"/>
<area shape="poly" title=" " alt="" coords="1396,1235,1410,1229,1434,1214,1467,1206,1494,1206,1519,1202,1544,1187,1589,1134,1623,1074,1649,1009,1667,943,1678,880,1685,824,1688,748,1694,748,1690,825,1683,881,1672,944,1654,1010,1628,1076,1593,1137,1548,1191,1520,1207,1494,1211,1467,1211,1436,1219,1412,1233,1399,1240"/>
<area shape="poly" title=" " alt="" coords="1395,1106,1483,1097,1520,1088,1545,1077,1583,1041,1613,997,1638,949,1656,900,1679,810,1687,748,1692,749,1684,811,1661,902,1643,952,1618,1000,1587,1044,1547,1082,1522,1093,1484,1102,1395,1111"/>
<area shape="rect" href="classllvm_1_1AAResults.html" title=" " alt="" coords="1240,276,1357,301"/>
<area shape="poly" title=" " alt="" coords="1366,270,1411,265,1459,266,1506,277,1528,287,1548,301,1558,314,1562,328,1560,356,1558,383,1562,394,1572,405,1602,425,1629,435,1656,437,1683,434,1742,419,1814,405,1915,390,2004,371,2005,376,1916,395,1815,410,1743,424,1684,439,1656,442,1628,440,1599,430,1568,409,1557,397,1553,383,1555,355,1557,328,1554,316,1544,305,1525,292,1504,282,1458,272,1411,270,1367,275"/>
<area shape="poly" title=" " alt="" coords="1371,301,1483,327,1548,346,1564,371,1567,395,1567,420,1573,449,1602,531,1635,610,1687,721,1682,723,1631,612,1597,533,1567,450,1562,420,1562,395,1559,373,1544,350,1482,332,1370,306"/>
<area shape="rect" href="classllvm_1_1UndefValue.html" title="&#39;undef&#39; values are things that do not have specified contents." alt="" coords="1238,377,1359,403"/>
<area shape="poly" title=" " alt="" coords="1374,392,1474,405,1517,415,1547,429,1583,462,1612,501,1636,543,1655,586,1680,666,1692,721,1686,723,1675,668,1650,588,1632,545,1608,504,1579,465,1545,433,1516,420,1473,410,1373,397"/>
<area shape="rect" href="classllvm_1_1ScheduleDAGTopologicalSort.html" title="This class can compute a topological ordering for SUnits and provides methods for dynamically updatin..." alt="" coords="1186,426,1411,452"/>
<area shape="poly" title=" " alt="" coords="1426,444,1489,461,1519,474,1548,492,1578,517,1604,548,1646,614,1674,677,1690,721,1685,723,1669,679,1641,617,1600,551,1574,521,1544,496,1517,479,1487,466,1424,450"/>
<area shape="rect" title=" " alt="" coords="1186,476,1411,517"/>
<area shape="poly" title=" " alt="" coords="1426,508,1488,526,1547,554,1596,594,1636,641,1667,687,1686,720,1682,723,1663,689,1632,645,1592,598,1545,559,1487,531,1425,513"/>
<area shape="rect" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction." alt="" coords="1234,541,1363,567"/>
<area shape="poly" title=" " alt="" coords="1378,561,1461,579,1505,594,1547,613,1588,638,1626,668,1680,720,1677,724,1623,672,1585,643,1545,617,1503,599,1460,585,1377,566"/>
<area shape="rect" href="classllvm_1_1LivePhysRegs.html" title="A set of physical registers with utility functions to track liveness when walking backward/forward th..." alt="" coords="1229,640,1368,665"/>
<area shape="poly" title=" " alt="" coords="1383,657,1462,667,1547,683,1606,700,1658,719,1657,724,1605,705,1545,688,1462,672,1382,662"/>
<area shape="poly" title=" " alt="" coords="543,415,585,395,641,358,682,323,724,290,751,275,785,261,896,224,991,198,1077,183,1159,175,1241,174,1330,178,1546,194,1657,198,1745,203,1786,210,1830,221,1877,237,1932,262,1966,282,1998,304,2046,345,2043,349,1995,309,1963,286,1929,267,1875,242,1828,226,1785,215,1744,209,1657,204,1546,199,1329,184,1241,180,1159,181,1078,188,993,203,897,229,787,265,754,280,727,294,685,327,645,362,587,400,545,420"/>
<area shape="rect" title=" " alt="" coords="1605,275,1779,315"/>
<area shape="poly" title=" " alt="" coords="1795,310,1984,344,1983,350,1794,316"/>
<area shape="rect" title=" " alt="" coords="1570,340,1814,381"/>
<area shape="poly" title=" " alt="" coords="1829,358,1983,358,1983,363,1829,363"/>
<area shape="rect" href="classllvm_1_1RegisterClassInfo.html" title=" " alt="" coords="1980,1470,2139,1496"/>
<area shape="poly" title=" " alt="" coords="2154,1490,2311,1510,2351,1516,2350,1522,2310,1515,2153,1495"/>
<area shape="rect" href="classllvm_1_1SchedDFSResult.html" title="Compute the values of each DAG node for various metrics during DFS." alt="" coords="1982,1520,2137,1545"/>
<area shape="poly" title=" " alt="" coords="2152,1530,2334,1530,2334,1535,2152,1535"/>
<area shape="rect" href="classllvm_1_1BitVector.html" title=" " alt="" coords="2006,1569,2113,1595"/>
<area shape="poly" title=" " alt="" coords="2128,1572,2310,1550,2352,1543,2353,1548,2311,1555,2128,1578"/>
<area shape="rect" href="classllvm_1_1PressureDiffs.html" title="Array of PressureDiffs." alt="" coords="1993,1618,2126,1644"/>
<area shape="poly" title=" " alt="" coords="2140,1621,2223,1608,2310,1586,2358,1566,2399,1543,2401,1548,2361,1570,2312,1591,2224,1613,2141,1626"/>
<area shape="rect" href="structllvm_1_1IntervalPressure.html" title="RegisterPressure computed within a region of instructions delimited by TopIdx and BottomIdx." alt="" coords="1985,1686,2134,1712"/>
<area shape="poly" title=" " alt="" coords="2148,1701,2230,1693,2271,1682,2309,1666,2345,1639,2375,1605,2398,1571,2412,1544,2417,1547,2402,1574,2379,1608,2349,1642,2312,1670,2273,1687,2231,1698,2149,1706"/>
<area shape="rect" href="structllvm_1_1RegisterPressure.html" title="Base class for register pressure results." alt="" coords="1615,1712,1769,1737"/>
<area shape="poly" title=" " alt="" coords="1784,1715,1985,1701,1985,1707,1785,1721"/>
<area shape="rect" title=" " alt="" coords="1232,1740,1365,1765"/>
<area shape="poly" title=" " alt="" coords="1380,1746,1546,1737,1614,1730,1615,1736,1546,1742,1380,1752"/>
<area shape="rect" href="classllvm_1_1SmallVector.html" title=" " alt="" coords="1205,1675,1392,1715"/>
<area shape="poly" title=" " alt="" coords="1407,1700,1615,1716,1614,1721,1407,1706"/>
<area shape="rect" href="classllvm_1_1SlotIndex.html" title="SlotIndex &#45; An opaque wrapper around machine indexes." alt="" coords="1638,1662,1746,1688"/>
<area shape="poly" title=" " alt="" coords="1761,1677,1985,1692,1985,1697,1761,1682"/>
<area shape="rect" href="classllvm_1_1RegPressureTracker.html" title="Track the current register pressure at some position in the instruction stream, and remember the high..." alt="" coords="1973,1762,2146,1788"/>
<area shape="poly" title=" " alt="" coords="2161,1785,2199,1784,2237,1779,2275,1768,2309,1750,2334,1728,2356,1702,2388,1643,2407,1587,2416,1545,2421,1546,2412,1588,2392,1646,2360,1705,2338,1732,2312,1754,2277,1773,2238,1784,2199,1789,2161,1790"/>
<area shape="rect" title=" " alt="" coords="1954,1812,2165,1837"/>
<area shape="poly" title=" " alt="" coords="2146,1837,2187,1838,2230,1835,2271,1824,2309,1804,2339,1776,2363,1743,2381,1706,2395,1668,2412,1596,2418,1545,2423,1546,2417,1597,2400,1669,2386,1708,2367,1746,2343,1780,2312,1808,2273,1829,2231,1840,2187,1843,2145,1842"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a93b6189b77c7f1e42ace4d1c9940cd90" id="r_a93b6189b77c7f1e42ace4d1c9940cd90"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a93b6189b77c7f1e42ace4d1c9940cd90">VLIWMachineScheduler</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, std::unique_ptr&lt; <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> &gt; S)</td></tr>
<tr class="separator:a93b6189b77c7f1e42ace4d1c9940cd90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad25e72e64bc7ed157b69c60e85b4061e" id="r_ad25e72e64bc7ed157b69c60e85b4061e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad25e72e64bc7ed157b69c60e85b4061e">schedule</a> () <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:ad25e72e64bc7ed157b69c60e85b4061e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Schedule - This is called back from ScheduleDAGInstrs::Run() when it's time to do some work.  <br /></td></tr>
<tr class="separator:ad25e72e64bc7ed157b69c60e85b4061e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acece183f6f4f1551b1a1fa9dd93925a5" id="r_acece183f6f4f1551b1a1fa9dd93925a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acece183f6f4f1551b1a1fa9dd93925a5">getRegClassInfo</a> ()</td></tr>
<tr class="separator:acece183f6f4f1551b1a1fa9dd93925a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c141a62b7a2ca52832410d948ada2c0" id="r_a7c141a62b7a2ca52832410d948ada2c0"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7c141a62b7a2ca52832410d948ada2c0">getBBSize</a> ()</td></tr>
<tr class="separator:a7c141a62b7a2ca52832410d948ada2c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1ScheduleDAGMILive"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_methods_classllvm_1_1ScheduleDAGMILive')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAGMILive.html">llvm::ScheduleDAGMILive</a></td></tr>
<tr class="memitem:a67da2c9a62e43ae7b66bc5ca91f55a05 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_a67da2c9a62e43ae7b66bc5ca91f55a05"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a67da2c9a62e43ae7b66bc5ca91f55a05">ScheduleDAGMILive</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, std::unique_ptr&lt; <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> &gt; S)</td></tr>
<tr class="separator:a67da2c9a62e43ae7b66bc5ca91f55a05 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada767569b82d6e57bf0b25f5d35d22df inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_ada767569b82d6e57bf0b25f5d35d22df"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#ada767569b82d6e57bf0b25f5d35d22df">~ScheduleDAGMILive</a> () <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:ada767569b82d6e57bf0b25f5d35d22df inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91c62f0ae0c40d54d8dd13c703618af4 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_a91c62f0ae0c40d54d8dd13c703618af4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a91c62f0ae0c40d54d8dd13c703618af4">hasVRegLiveness</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a91c62f0ae0c40d54d8dd13c703618af4 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if this DAG supports VReg liveness and RegPressure.  <br /></td></tr>
<tr class="separator:a91c62f0ae0c40d54d8dd13c703618af4 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87daf83eb223263e4c8766d10aa911be inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_a87daf83eb223263e4c8766d10aa911be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a87daf83eb223263e4c8766d10aa911be">isTrackingPressure</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a87daf83eb223263e4c8766d10aa911be inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if register pressure tracking is enabled.  <br /></td></tr>
<tr class="separator:a87daf83eb223263e4c8766d10aa911be inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefb5c9c3ec4fdd43313202df94e3c3c1 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_aefb5c9c3ec4fdd43313202df94e3c3c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#aefb5c9c3ec4fdd43313202df94e3c3c1">getTopPressure</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aefb5c9c3ec4fdd43313202df94e3c3c1 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get current register pressure for the top scheduled instructions.  <br /></td></tr>
<tr class="separator:aefb5c9c3ec4fdd43313202df94e3c3c1 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac50964e02990b51922da2dc47576b64 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_aac50964e02990b51922da2dc47576b64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#aac50964e02990b51922da2dc47576b64">getTopRPTracker</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aac50964e02990b51922da2dc47576b64 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1a95fae69c6ef3a956f2450e417edcc inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_ad1a95fae69c6ef3a956f2450e417edcc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#ad1a95fae69c6ef3a956f2450e417edcc">getBotPressure</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad1a95fae69c6ef3a956f2450e417edcc inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get current register pressure for the bottom scheduled instructions.  <br /></td></tr>
<tr class="separator:ad1a95fae69c6ef3a956f2450e417edcc inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a642560b62069c00ff76aa0a3f27a54b0 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_a642560b62069c00ff76aa0a3f27a54b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a642560b62069c00ff76aa0a3f27a54b0">getBotRPTracker</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a642560b62069c00ff76aa0a3f27a54b0 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9bc3efdc06ed731273758563df1b9eb inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_ac9bc3efdc06ed731273758563df1b9eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#ac9bc3efdc06ed731273758563df1b9eb">getRegPressure</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac9bc3efdc06ed731273758563df1b9eb inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get register pressure for the entire scheduling region before scheduling.  <br /></td></tr>
<tr class="separator:ac9bc3efdc06ed731273758563df1b9eb inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af06cc7cea58d96c7e069499a976ca8a0 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_af06cc7cea58d96c7e069499a976ca8a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a> &gt; &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#af06cc7cea58d96c7e069499a976ca8a0">getRegionCriticalPSets</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af06cc7cea58d96c7e069499a976ca8a0 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24c23a8dc39475b1e913e41f1249c9f7 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_a24c23a8dc39475b1e913e41f1249c9f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1PressureDiff.html">PressureDiff</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a24c23a8dc39475b1e913e41f1249c9f7">getPressureDiff</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="separator:a24c23a8dc39475b1e913e41f1249c9f7 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa80e188af21b1d7b6ada57dc03a2581e inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_aa80e188af21b1d7b6ada57dc03a2581e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1PressureDiff.html">PressureDiff</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#aa80e188af21b1d7b6ada57dc03a2581e">getPressureDiff</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa80e188af21b1d7b6ada57dc03a2581e inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21c7721fcb12ebb55872b86d33e61e27 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_a21c7721fcb12ebb55872b86d33e61e27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a21c7721fcb12ebb55872b86d33e61e27">computeDFSResult</a> ()</td></tr>
<tr class="memdesc:a21c7721fcb12ebb55872b86d33e61e27 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute a DFSResult after DAG building is complete, and before any queue comparisons.  <br /></td></tr>
<tr class="separator:a21c7721fcb12ebb55872b86d33e61e27 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e08a30279df354627265dbf5fb9d473 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_a9e08a30279df354627265dbf5fb9d473"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SchedDFSResult.html">SchedDFSResult</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a9e08a30279df354627265dbf5fb9d473">getDFSResult</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9e08a30279df354627265dbf5fb9d473 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a non-null DFS result if the scheduling strategy initialized it.  <br /></td></tr>
<tr class="separator:a9e08a30279df354627265dbf5fb9d473 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7868cdbf0bc5f751ca5de77b9d85831 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_ae7868cdbf0bc5f751ca5de77b9d85831"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#ae7868cdbf0bc5f751ca5de77b9d85831">getScheduledTrees</a> ()</td></tr>
<tr class="separator:ae7868cdbf0bc5f751ca5de77b9d85831 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34481791fdd8f5d9131431cb0a1a0c01 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_a34481791fdd8f5d9131431cb0a1a0c01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a34481791fdd8f5d9131431cb0a1a0c01">enterRegion</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">bb</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab50b64c518a7455daf3e0bc87aee5514">begin</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a21805259f54dab47c2b3da009216996a">end</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">regioninstrs</a>) <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a34481791fdd8f5d9131431cb0a1a0c01 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Implement the <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html" title="A ScheduleDAG for scheduling lists of MachineInstr.">ScheduleDAGInstrs</a> interface for handling the next scheduling region.  <br /></td></tr>
<tr class="separator:a34481791fdd8f5d9131431cb0a1a0c01 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bb19d3e5b68421bc97c3c4b524e7888 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_a7bb19d3e5b68421bc97c3c4b524e7888"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a7bb19d3e5b68421bc97c3c4b524e7888">computeCyclicCriticalPath</a> ()</td></tr>
<tr class="memdesc:a7bb19d3e5b68421bc97c3c4b524e7888 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compute the cyclic critical path through the DAG.  <br /></td></tr>
<tr class="separator:a7bb19d3e5b68421bc97c3c4b524e7888 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add5e3e74f2db8e669b830ae35edc8c02 inherit pub_methods_classllvm_1_1ScheduleDAGMILive" id="r_add5e3e74f2db8e669b830ae35edc8c02"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#add5e3e74f2db8e669b830ae35edc8c02">dump</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:add5e3e74f2db8e669b830ae35edc8c02 inherit pub_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1ScheduleDAGMI"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_methods_classllvm_1_1ScheduleDAGMI')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></td></tr>
<tr class="memitem:a629982ca3ef5632e63f32b5682fde927 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a629982ca3ef5632e63f32b5682fde927"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a629982ca3ef5632e63f32b5682fde927">ScheduleDAGMI</a> (<a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, std::unique_ptr&lt; <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> &gt; S, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a>)</td></tr>
<tr class="separator:a629982ca3ef5632e63f32b5682fde927 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a967aa1a22992b66fb06b83323ddccaa7 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a967aa1a22992b66fb06b83323ddccaa7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a967aa1a22992b66fb06b83323ddccaa7">~ScheduleDAGMI</a> () <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:a967aa1a22992b66fb06b83323ddccaa7 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75acfc66aaac7201dc55a66df9940a37 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a75acfc66aaac7201dc55a66df9940a37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a75acfc66aaac7201dc55a66df9940a37">doMBBSchedRegionsTopDown</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a75acfc66aaac7201dc55a66df9940a37 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">If this method returns true, handling of the scheduling regions themselves (in case of a scheduling boundary in MBB) will be done beginning with the topmost region of MBB.  <br /></td></tr>
<tr class="separator:a75acfc66aaac7201dc55a66df9940a37 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dcf5173867549aff2a8cdcc70dd2800 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a7dcf5173867549aff2a8cdcc70dd2800"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a7dcf5173867549aff2a8cdcc70dd2800">getLIS</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7dcf5173867549aff2a8cdcc70dd2800 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2002164aea6fabe20598e0526746b1fa inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a2002164aea6fabe20598e0526746b1fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a2002164aea6fabe20598e0526746b1fa">addMutation</a> (std::unique_ptr&lt; <a class="el" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a> &gt; <a class="el" href="PPCVSXFMAMutate_8cpp.html#a11cb5628e531251532f100309802a146">Mutation</a>)</td></tr>
<tr class="memdesc:a2002164aea6fabe20598e0526746b1fa inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add a postprocessing step to the DAG builder.  <br /></td></tr>
<tr class="separator:a2002164aea6fabe20598e0526746b1fa inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bcc40c244c6a33d738b3e4f1d490ca3 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a5bcc40c244c6a33d738b3e4f1d490ca3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a5bcc40c244c6a33d738b3e4f1d490ca3">top</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a5bcc40c244c6a33d738b3e4f1d490ca3 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70e4bd877aac0a63c10463277c9a52c5 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a70e4bd877aac0a63c10463277c9a52c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a70e4bd877aac0a63c10463277c9a52c5">bottom</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a70e4bd877aac0a63c10463277c9a52c5 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19c5e2b675721f465bc85a5f58e7c084 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a19c5e2b675721f465bc85a5f58e7c084"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a19c5e2b675721f465bc85a5f58e7c084">startBlock</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">bb</a>) <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a19c5e2b675721f465bc85a5f58e7c084 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prepares to perform scheduling in the given block.  <br /></td></tr>
<tr class="separator:a19c5e2b675721f465bc85a5f58e7c084 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ca687b69b34efab1604af98db151cbf inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a9ca687b69b34efab1604af98db151cbf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a9ca687b69b34efab1604af98db151cbf">finishBlock</a> () <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a9ca687b69b34efab1604af98db151cbf inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cleans up after scheduling in the given block.  <br /></td></tr>
<tr class="separator:a9ca687b69b34efab1604af98db151cbf inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2209b15a069023499cc665b373e67703 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a2209b15a069023499cc665b373e67703"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a2209b15a069023499cc665b373e67703">moveInstruction</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsertPos)</td></tr>
<tr class="memdesc:a2209b15a069023499cc665b373e67703 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Change the position of an instruction within the basic block and update live ranges and region boundary iterators.  <br /></td></tr>
<tr class="separator:a2209b15a069023499cc665b373e67703 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8704e1dcdf62f3ac74e67280c029f5e inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_ab8704e1dcdf62f3ac74e67280c029f5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#ab8704e1dcdf62f3ac74e67280c029f5e">getNextClusterPred</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab8704e1dcdf62f3ac74e67280c029f5e inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adde3720b0af5350a55fdd0eba84566a8 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_adde3720b0af5350a55fdd0eba84566a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#adde3720b0af5350a55fdd0eba84566a8">getNextClusterSucc</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:adde3720b0af5350a55fdd0eba84566a8 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8181ae26c7912b2ae6214be22c4f6cf5 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a8181ae26c7912b2ae6214be22c4f6cf5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a8181ae26c7912b2ae6214be22c4f6cf5">viewGraph</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Twine.html">Twine</a> &amp;<a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Twine.html">Twine</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Title</a>) <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a8181ae26c7912b2ae6214be22c4f6cf5 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">viewGraph - Pop up a ghostview window with the reachable parts of the DAG rendered using 'dot'.  <br /></td></tr>
<tr class="separator:a8181ae26c7912b2ae6214be22c4f6cf5 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b7babb023cad0842f5a177e7abe3651 inherit pub_methods_classllvm_1_1ScheduleDAGMI" id="r_a8b7babb023cad0842f5a177e7abe3651"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a8b7babb023cad0842f5a177e7abe3651">viewGraph</a> () <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a8b7babb023cad0842f5a177e7abe3651 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Out-of-line implementation with no arguments is handy for gdb.  <br /></td></tr>
<tr class="separator:a8b7babb023cad0842f5a177e7abe3651 inherit pub_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_methods_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:a5bcb745a3e78c329d1431608b1f51c25 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a5bcb745a3e78c329d1431608b1f51c25"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a5bcb745a3e78c329d1431608b1f51c25">ScheduleDAGInstrs</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">mli</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a>=false)</td></tr>
<tr class="separator:a5bcb745a3e78c329d1431608b1f51c25 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55ec5f63fd13f77063e0fc05a722283a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a55ec5f63fd13f77063e0fc05a722283a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a55ec5f63fd13f77063e0fc05a722283a">~ScheduleDAGInstrs</a> () <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a>=<a class="el" href="classllvm_1_1ilist__node__impl.html">default</a></td></tr>
<tr class="separator:a55ec5f63fd13f77063e0fc05a722283a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f70979bd43329e7ad53ad796db8112f inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a3f70979bd43329e7ad53ad796db8112f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a3f70979bd43329e7ad53ad796db8112f">getSchedModel</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3f70979bd43329e7ad53ad796db8112f inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the machine model for instruction scheduling.  <br /></td></tr>
<tr class="separator:a3f70979bd43329e7ad53ad796db8112f inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bf5573660c55924d68b517a0e9b4554 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a4bf5573660c55924d68b517a0e9b4554"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a4bf5573660c55924d68b517a0e9b4554">getSchedClass</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4bf5573660c55924d68b517a0e9b4554 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resolves and cache a resolved scheduling class for an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.  <br /></td></tr>
<tr class="separator:a4bf5573660c55924d68b517a0e9b4554 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa79589a56769cd108d08e21544be1420 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_aa79589a56769cd108d08e21544be1420"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aa79589a56769cd108d08e21544be1420">IsReachable</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">TargetSU</a>)</td></tr>
<tr class="memdesc:aa79589a56769cd108d08e21544be1420 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">IsReachable - Checks if SU is reachable from TargetSU.  <br /></td></tr>
<tr class="separator:aa79589a56769cd108d08e21544be1420 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab50b64c518a7455daf3e0bc87aee5514 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ab50b64c518a7455daf3e0bc87aee5514"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab50b64c518a7455daf3e0bc87aee5514">begin</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab50b64c518a7455daf3e0bc87aee5514 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an iterator to the top of the current scheduling region.  <br /></td></tr>
<tr class="separator:ab50b64c518a7455daf3e0bc87aee5514 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21805259f54dab47c2b3da009216996a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a21805259f54dab47c2b3da009216996a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a21805259f54dab47c2b3da009216996a">end</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a21805259f54dab47c2b3da009216996a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an iterator to the bottom of the current scheduling region.  <br /></td></tr>
<tr class="separator:a21805259f54dab47c2b3da009216996a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c497ec4b863f7d59aa3678740331c8e inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a6c497ec4b863f7d59aa3678740331c8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6c497ec4b863f7d59aa3678740331c8e">newSUnit</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a6c497ec4b863f7d59aa3678740331c8e inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates a new <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> and return a ptr to it.  <br /></td></tr>
<tr class="separator:a6c497ec4b863f7d59aa3678740331c8e inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab75cd37a7a0319d5a4c77189cca106ec inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ab75cd37a7a0319d5a4c77189cca106ec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab75cd37a7a0319d5a4c77189cca106ec">getSUnit</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab75cd37a7a0319d5a4c77189cca106ec inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an existing <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> for this MI, or nullptr.  <br /></td></tr>
<tr class="separator:ab75cd37a7a0319d5a4c77189cca106ec inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc5a5c32ac78a99ee2633dbbeec20397 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_abc5a5c32ac78a99ee2633dbbeec20397"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#abc5a5c32ac78a99ee2633dbbeec20397">exitRegion</a> ()</td></tr>
<tr class="memdesc:abc5a5c32ac78a99ee2633dbbeec20397 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Called when the scheduler has finished scheduling the current region.  <br /></td></tr>
<tr class="separator:abc5a5c32ac78a99ee2633dbbeec20397 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab580983de4f7b69ebcca992be9cb3223 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ab580983de4f7b69ebcca992be9cb3223"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab580983de4f7b69ebcca992be9cb3223">buildSchedGraph</a> (<a class="el" href="classllvm_1_1AAResults.html">AAResults</a> *AA, <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> *RPTracker=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>, <a class="el" href="classllvm_1_1PressureDiffs.html">PressureDiffs</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">PDiffs</a>=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a96bb77f51ee973b0613bf5083144fa69">TrackLaneMasks</a>=false)</td></tr>
<tr class="memdesc:ab580983de4f7b69ebcca992be9cb3223 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Builds SUnits for the current region.  <br /></td></tr>
<tr class="separator:ab580983de4f7b69ebcca992be9cb3223 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8625c1e6c9bc82f2eaef39d3fff65a8 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ae8625c1e6c9bc82f2eaef39d3fff65a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae8625c1e6c9bc82f2eaef39d3fff65a8">addSchedBarrierDeps</a> ()</td></tr>
<tr class="memdesc:ae8625c1e6c9bc82f2eaef39d3fff65a8 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds dependencies from instructions in the current list of instructions being scheduled to scheduling barrier.  <br /></td></tr>
<tr class="separator:ae8625c1e6c9bc82f2eaef39d3fff65a8 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c30ee6cdef3f4784c192654dcb9bab0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a7c30ee6cdef3f4784c192654dcb9bab0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a7c30ee6cdef3f4784c192654dcb9bab0">finalizeSchedule</a> ()</td></tr>
<tr class="memdesc:a7c30ee6cdef3f4784c192654dcb9bab0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Allow targets to perform final scheduling actions at the level of the whole <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a>.  <br /></td></tr>
<tr class="separator:a7c30ee6cdef3f4784c192654dcb9bab0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5f22315c4064579fca6cd88fb36ea5a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_aa5f22315c4064579fca6cd88fb36ea5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aa5f22315c4064579fca6cd88fb36ea5a">dumpNode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="separator:aa5f22315c4064579fca6cd88fb36ea5a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbb37cc24abd3ed381b0fd496351bd17 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_afbb37cc24abd3ed381b0fd496351bd17"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#afbb37cc24abd3ed381b0fd496351bd17">getGraphNodeLabel</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:afbb37cc24abd3ed381b0fd496351bd17 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a label for a DAG node that points to an instruction.  <br /></td></tr>
<tr class="separator:afbb37cc24abd3ed381b0fd496351bd17 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23f7a6c4d1be0ca66f44eb4aa499075a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a23f7a6c4d1be0ca66f44eb4aa499075a"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a23f7a6c4d1be0ca66f44eb4aa499075a">getDAGName</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a23f7a6c4d1be0ca66f44eb4aa499075a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a label for the region of code covered by the DAG.  <br /></td></tr>
<tr class="separator:a23f7a6c4d1be0ca66f44eb4aa499075a inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dc06d4fb42d48a6ade1958f76334826 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a4dc06d4fb42d48a6ade1958f76334826"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a4dc06d4fb42d48a6ade1958f76334826">fixupKills</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>)</td></tr>
<tr class="memdesc:a4dc06d4fb42d48a6ade1958f76334826 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fixes register kill flags that scheduling has made invalid.  <br /></td></tr>
<tr class="separator:a4dc06d4fb42d48a6ade1958f76334826 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac384df17605ecce542a6d2567c7f1ee0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ac384df17605ecce542a6d2567c7f1ee0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ac384df17605ecce542a6d2567c7f1ee0">canAddEdge</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SuccSU</a>, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">PredSU</a>)</td></tr>
<tr class="memdesc:ac384df17605ecce542a6d2567c7f1ee0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if an edge can be added from PredSU to SuccSU without creating a cycle.  <br /></td></tr>
<tr class="separator:ac384df17605ecce542a6d2567c7f1ee0 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86bfa4838cb7e42648615d27c94c8017 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a86bfa4838cb7e42648615d27c94c8017"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a86bfa4838cb7e42648615d27c94c8017">addEdge</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SuccSU</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SDep.html">SDep</a> &amp;PredDep)</td></tr>
<tr class="memdesc:a86bfa4838cb7e42648615d27c94c8017 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add a DAG edge to the given SU with the given predecessor dependence data.  <br /></td></tr>
<tr class="separator:a86bfa4838cb7e42648615d27c94c8017 inherit pub_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1ScheduleDAG"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_methods_classllvm_1_1ScheduleDAG')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></td></tr>
<tr class="memitem:ae2ebc23ff27164ec1d375d4bac6040de inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_ae2ebc23ff27164ec1d375d4bac6040de"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ae2ebc23ff27164ec1d375d4bac6040de">ScheduleDAG</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf)</td></tr>
<tr class="separator:ae2ebc23ff27164ec1d375d4bac6040de inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40f40bf3808799abdd4411ba209215dc inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_a40f40bf3808799abdd4411ba209215dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a40f40bf3808799abdd4411ba209215dc">~ScheduleDAG</a> ()</td></tr>
<tr class="separator:a40f40bf3808799abdd4411ba209215dc inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_a20e10e20ded7655f844479a648aa0c66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a20e10e20ded7655f844479a648aa0c66">clearDAG</a> ()</td></tr>
<tr class="memdesc:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the DAG state (between regions).  <br /></td></tr>
<tr class="separator:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a100d476a583a34879b296908da01fdac inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_a100d476a583a34879b296908da01fdac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a100d476a583a34879b296908da01fdac">getInstrDesc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a100d476a583a34879b296908da01fdac inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the <a class="el" href="classllvm_1_1MCInstrDesc.html" title="Describe properties that are true of each instruction in the target description file.">MCInstrDesc</a> of this <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.  <br /></td></tr>
<tr class="separator:a100d476a583a34879b296908da01fdac inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac464b0883162724583f0f124c8be8157 inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_ac464b0883162724583f0f124c8be8157"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ac464b0883162724583f0f124c8be8157">dumpNodeName</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac464b0883162724583f0f124c8be8157 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab73bd59791820601925b8535b61fba66 inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_ab73bd59791820601925b8535b61fba66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ab73bd59791820601925b8535b61fba66">addCustomGraphFeatures</a> (<a class="el" href="classllvm_1_1GraphWriter.html">GraphWriter</a>&lt; <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> * &gt; &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab73bd59791820601925b8535b61fba66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds custom features for a visualization of the <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a>.  <br /></td></tr>
<tr class="separator:ab73bd59791820601925b8535b61fba66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab464241184b77be167ff521aa2552e29 inherit pub_methods_classllvm_1_1ScheduleDAG" id="r_ab464241184b77be167ff521aa2552e29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ab464241184b77be167ff521aa2552e29">VerifyScheduledDAG</a> (<a class="el" href="classbool.html">bool</a> isBottomUp)</td></tr>
<tr class="memdesc:ab464241184b77be167ff521aa2552e29 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verifies that all SUnits were scheduled and that their state is consistent.  <br /></td></tr>
<tr class="separator:ab464241184b77be167ff521aa2552e29 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="inherited" name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_types_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_types_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:a8e1e9d0b1c64c405c0e99288f9225bd5 inherit pub_types_classllvm_1_1ScheduleDAGInstrs" id="r_a8e1e9d0b1c64c405c0e99288f9225bd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">using</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a8e1e9d0b1c64c405c0e99288f9225bd5">SUList</a> = std::list&lt;<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&gt;</td></tr>
<tr class="memdesc:a8e1e9d0b1c64c405c0e99288f9225bd5 inherit pub_types_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">A list of SUnits, used in Value2SUsMap, during DAG construction.  <br /></td></tr>
<tr class="separator:a8e1e9d0b1c64c405c0e99288f9225bd5 inherit pub_types_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_attribs_classllvm_1_1ScheduleDAG"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_attribs_classllvm_1_1ScheduleDAG')"><img src="closed.png" alt="-"/>&#160;Public Attributes inherited from <a class="el" href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></td></tr>
<tr class="memitem:a11e4c75a86f0b68953904db71681803c inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a11e4c75a86f0b68953904db71681803c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LLVMTargetMachine.html">LLVMTargetMachine</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a11e4c75a86f0b68953904db71681803c">TM</a></td></tr>
<tr class="memdesc:a11e4c75a86f0b68953904db71681803c inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> processor.  <br /></td></tr>
<tr class="separator:a11e4c75a86f0b68953904db71681803c inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a348590624c488b04d0f9e227e6c3960e inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a348590624c488b04d0f9e227e6c3960e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">TII</a></td></tr>
<tr class="memdesc:a348590624c488b04d0f9e227e6c3960e inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> instruction information.  <br /></td></tr>
<tr class="separator:a348590624c488b04d0f9e227e6c3960e inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a418bc6d3f660325fa6d5b9fb269add62 inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a418bc6d3f660325fa6d5b9fb269add62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a></td></tr>
<tr class="memdesc:a418bc6d3f660325fa6d5b9fb269add62 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> processor register info.  <br /></td></tr>
<tr class="separator:a418bc6d3f660325fa6d5b9fb269add62 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a3d3d075a208011a24a0918b58d7daa inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a5a3d3d075a208011a24a0918b58d7daa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a></td></tr>
<tr class="memdesc:a5a3d3d075a208011a24a0918b58d7daa inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Machine function.  <br /></td></tr>
<tr class="separator:a5a3d3d075a208011a24a0918b58d7daa inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b09f4d9c91e25f7bc2ac60b3b929d11 inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a1b09f4d9c91e25f7bc2ac60b3b929d11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">MRI</a></td></tr>
<tr class="memdesc:a1b09f4d9c91e25f7bc2ac60b3b929d11 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual/real register map.  <br /></td></tr>
<tr class="separator:a1b09f4d9c91e25f7bc2ac60b3b929d11 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d5aacd5fc7d6a739ce913974ed1e53d inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a3d5aacd5fc7d6a739ce913974ed1e53d"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a></td></tr>
<tr class="memdesc:a3d5aacd5fc7d6a739ce913974ed1e53d inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">The scheduling units.  <br /></td></tr>
<tr class="separator:a3d5aacd5fc7d6a739ce913974ed1e53d inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a521bf68518a92483130a58680716d153 inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a521bf68518a92483130a58680716d153"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a521bf68518a92483130a58680716d153">EntrySU</a></td></tr>
<tr class="memdesc:a521bf68518a92483130a58680716d153 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special node for the region entry.  <br /></td></tr>
<tr class="separator:a521bf68518a92483130a58680716d153 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af81f734d7fb268c95c1c63c399a7c4a6 inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_af81f734d7fb268c95c1c63c399a7c4a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a></td></tr>
<tr class="memdesc:af81f734d7fb268c95c1c63c399a7c4a6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Special node for the region exit.  <br /></td></tr>
<tr class="separator:af81f734d7fb268c95c1c63c399a7c4a6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8de65d3a774ee7a23dc72e3d534e6ce6 inherit pub_attribs_classllvm_1_1ScheduleDAG" id="r_a8de65d3a774ee7a23dc72e3d534e6ce6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a8de65d3a774ee7a23dc72e3d534e6ce6">StressSched</a></td></tr>
<tr class="separator:a8de65d3a774ee7a23dc72e3d534e6ce6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_types_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_types_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Protected Types inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:a6aeb725848d197181f722cec8aa21511 inherit pro_types_classllvm_1_1ScheduleDAGInstrs" id="r_a6aeb725848d197181f722cec8aa21511"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">using</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6aeb725848d197181f722cec8aa21511">DbgValueVector</a></td></tr>
<tr class="separator:a6aeb725848d197181f722cec8aa21511 inherit pro_types_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1ScheduleDAGMILive"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_methods_classllvm_1_1ScheduleDAGMILive')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAGMILive.html">llvm::ScheduleDAGMILive</a></td></tr>
<tr class="memitem:a4be5ffcd4f76d433cc753be146a872b7 inherit pro_methods_classllvm_1_1ScheduleDAGMILive" id="r_a4be5ffcd4f76d433cc753be146a872b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a4be5ffcd4f76d433cc753be146a872b7">buildDAGWithRegPressure</a> ()</td></tr>
<tr class="memdesc:a4be5ffcd4f76d433cc753be146a872b7 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Call <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab580983de4f7b69ebcca992be9cb3223" title="Builds SUnits for the current region.">ScheduleDAGInstrs::buildSchedGraph</a> with register pressure tracking enabled.  <br /></td></tr>
<tr class="separator:a4be5ffcd4f76d433cc753be146a872b7 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3668b7c35103540be55d96cd68948f43 inherit pro_methods_classllvm_1_1ScheduleDAGMILive" id="r_a3668b7c35103540be55d96cd68948f43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a3668b7c35103540be55d96cd68948f43">initQueues</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; TopRoots, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; BotRoots)</td></tr>
<tr class="memdesc:a3668b7c35103540be55d96cd68948f43 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release ExitSU predecessors and setup scheduler queues.  <br /></td></tr>
<tr class="separator:a3668b7c35103540be55d96cd68948f43 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04a2c04f918397dbac27a79e58807136 inherit pro_methods_classllvm_1_1ScheduleDAGMILive" id="r_a04a2c04f918397dbac27a79e58807136"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a04a2c04f918397dbac27a79e58807136">scheduleMI</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IsTopNode</a>)</td></tr>
<tr class="memdesc:a04a2c04f918397dbac27a79e58807136 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Move an instruction and update register pressure.  <br /></td></tr>
<tr class="separator:a04a2c04f918397dbac27a79e58807136 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86daf2b1fb72fdd9a8785a4042ac1457 inherit pro_methods_classllvm_1_1ScheduleDAGMILive" id="r_a86daf2b1fb72fdd9a8785a4042ac1457"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a86daf2b1fb72fdd9a8785a4042ac1457">initRegPressure</a> ()</td></tr>
<tr class="separator:a86daf2b1fb72fdd9a8785a4042ac1457 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b9bb9bd4b3922f0b8704eec7287b914 inherit pro_methods_classllvm_1_1ScheduleDAGMILive" id="r_a3b9bb9bd4b3922f0b8704eec7287b914"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a3b9bb9bd4b3922f0b8704eec7287b914">updatePressureDiffs</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1RegisterMaskPair.html">RegisterMaskPair</a> &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">LiveUses</a>)</td></tr>
<tr class="memdesc:a3b9bb9bd4b3922f0b8704eec7287b914 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update the <a class="el" href="classllvm_1_1PressureDiff.html" title="List of PressureChanges in order of increasing, unique PSetID.">PressureDiff</a> array for liveness after scheduling this instruction.  <br /></td></tr>
<tr class="separator:a3b9bb9bd4b3922f0b8704eec7287b914 inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a556d08e5789e4c99bb9c24aa4e226f9b inherit pro_methods_classllvm_1_1ScheduleDAGMILive" id="r_a556d08e5789e4c99bb9c24aa4e226f9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a556d08e5789e4c99bb9c24aa4e226f9b">updateScheduledPressure</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::vector&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">NewMaxPressure</a>)</td></tr>
<tr class="separator:a556d08e5789e4c99bb9c24aa4e226f9b inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a920652e64042f72e913f81f9660b4f2f inherit pro_methods_classllvm_1_1ScheduleDAGMILive" id="r_a920652e64042f72e913f81f9660b4f2f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a920652e64042f72e913f81f9660b4f2f">collectVRegUses</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU)</td></tr>
<tr class="separator:a920652e64042f72e913f81f9660b4f2f inherit pro_methods_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1ScheduleDAGMI"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_methods_classllvm_1_1ScheduleDAGMI')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></td></tr>
<tr class="memitem:a0f5aea0b37a8ee856681544e5b97326d inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_a0f5aea0b37a8ee856681544e5b97326d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a0f5aea0b37a8ee856681544e5b97326d">postprocessDAG</a> ()</td></tr>
<tr class="memdesc:a0f5aea0b37a8ee856681544e5b97326d inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Apply each <a class="el" href="classllvm_1_1ScheduleDAGMutation.html" title="Mutate the DAG as a postpass after normal DAG building.">ScheduleDAGMutation</a> step in order.  <br /></td></tr>
<tr class="separator:a0f5aea0b37a8ee856681544e5b97326d inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f98694f104d052d71ed74ade38d69f0 inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_a1f98694f104d052d71ed74ade38d69f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a1f98694f104d052d71ed74ade38d69f0">initQueues</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; TopRoots, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; BotRoots)</td></tr>
<tr class="memdesc:a1f98694f104d052d71ed74ade38d69f0 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release ExitSU predecessors and setup scheduler queues.  <br /></td></tr>
<tr class="separator:a1f98694f104d052d71ed74ade38d69f0 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfdd9a95217810c69b2557060a130318 inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_abfdd9a95217810c69b2557060a130318"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#abfdd9a95217810c69b2557060a130318">updateQueues</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IsTopNode</a>)</td></tr>
<tr class="memdesc:abfdd9a95217810c69b2557060a130318 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update scheduler DAG and queues after scheduling an instruction.  <br /></td></tr>
<tr class="separator:abfdd9a95217810c69b2557060a130318 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2dafe98c88d43b256622413886e2152 inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_ac2dafe98c88d43b256622413886e2152"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#ac2dafe98c88d43b256622413886e2152">placeDebugValues</a> ()</td></tr>
<tr class="memdesc:ac2dafe98c88d43b256622413886e2152 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reinsert debug_values recorded in <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf" title="Remember instruction that precedes DBG_VALUE.">ScheduleDAGInstrs::DbgValues</a>.  <br /></td></tr>
<tr class="separator:ac2dafe98c88d43b256622413886e2152 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01b02e76c87211e7084ec17f18a2d16f inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_a01b02e76c87211e7084ec17f18a2d16f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a01b02e76c87211e7084ec17f18a2d16f">dumpSchedule</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a01b02e76c87211e7084ec17f18a2d16f inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">dump the scheduled Sequence.  <br /></td></tr>
<tr class="separator:a01b02e76c87211e7084ec17f18a2d16f inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a569fc4139bec0217794e9f830d6ba852 inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_a569fc4139bec0217794e9f830d6ba852"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a569fc4139bec0217794e9f830d6ba852">checkSchedLimit</a> ()</td></tr>
<tr class="separator:a569fc4139bec0217794e9f830d6ba852 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d0a0b4903e8d4d12c98b0f43fe83878 inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_a6d0a0b4903e8d4d12c98b0f43fe83878"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a6d0a0b4903e8d4d12c98b0f43fe83878">findRootsAndBiasEdges</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; &amp;TopRoots, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt; &amp;BotRoots)</td></tr>
<tr class="separator:a6d0a0b4903e8d4d12c98b0f43fe83878 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90ffd918ef80c711049758b2064e15c4 inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_a90ffd918ef80c711049758b2064e15c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a90ffd918ef80c711049758b2064e15c4">releaseSucc</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classllvm_1_1SDep.html">SDep</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SuccEdge</a>)</td></tr>
<tr class="memdesc:a90ffd918ef80c711049758b2064e15c4 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">ReleaseSucc - Decrement the NumPredsLeft count of a successor.  <br /></td></tr>
<tr class="separator:a90ffd918ef80c711049758b2064e15c4 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf56d667066b39177a3c0f134d759d98 inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_acf56d667066b39177a3c0f134d759d98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#acf56d667066b39177a3c0f134d759d98">releaseSuccessors</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="memdesc:acf56d667066b39177a3c0f134d759d98 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">releaseSuccessors - Call releaseSucc on each of SU's successors.  <br /></td></tr>
<tr class="separator:acf56d667066b39177a3c0f134d759d98 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c51776d4e512a7f24d5b5d601c31016 inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_a1c51776d4e512a7f24d5b5d601c31016"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a1c51776d4e512a7f24d5b5d601c31016">releasePred</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classllvm_1_1SDep.html">SDep</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">PredEdge</a>)</td></tr>
<tr class="memdesc:a1c51776d4e512a7f24d5b5d601c31016 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">ReleasePred - Decrement the NumSuccsLeft count of a predecessor.  <br /></td></tr>
<tr class="separator:a1c51776d4e512a7f24d5b5d601c31016 inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25f9975b56fe38f7a8bb4d10b7f6f5ea inherit pro_methods_classllvm_1_1ScheduleDAGMI" id="r_a25f9975b56fe38f7a8bb4d10b7f6f5ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a25f9975b56fe38f7a8bb4d10b7f6f5ea">releasePredecessors</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU)</td></tr>
<tr class="memdesc:a25f9975b56fe38f7a8bb4d10b7f6f5ea inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">releasePredecessors - Call releasePred on each of SU's predecessors.  <br /></td></tr>
<tr class="separator:a25f9975b56fe38f7a8bb4d10b7f6f5ea inherit pro_methods_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_methods_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:a2e28b826aaa73d2dacf89ba8f8c775d1 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a2e28b826aaa73d2dacf89ba8f8c775d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2e28b826aaa73d2dacf89ba8f8c775d1">reduceHugeMemNodeMaps</a> (<a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;<a class="el" href="HexagonStoreWidening_8cpp.html#a7d2c711a42f51c1f7b3ce3f8f560fa74">stores</a>, <a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;loads, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)</td></tr>
<tr class="memdesc:a2e28b826aaa73d2dacf89ba8f8c775d1 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reduces maps in FIFO order, by N SUs.  <br /></td></tr>
<tr class="separator:a2e28b826aaa73d2dacf89ba8f8c775d1 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee33e06ea8865a2fb2bf229325c07194 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_aee33e06ea8865a2fb2bf229325c07194"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aee33e06ea8865a2fb2bf229325c07194">addChainDependency</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SUa</a>, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">SUb</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a>=0)</td></tr>
<tr class="memdesc:aee33e06ea8865a2fb2bf229325c07194 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds a chain edge between SUa and SUb, but only if both <a class="el" href="classllvm_1_1AAResults.html">AAResults</a> and <a class="el" href="classllvm_1_1Target.html" title="Target - Wrapper for Target specific information.">Target</a> fail to deny the dependency.  <br /></td></tr>
<tr class="separator:aee33e06ea8865a2fb2bf229325c07194 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48e69d6ef017966f2a55dbf4d1d0b193 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a48e69d6ef017966f2a55dbf4d1d0b193"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a48e69d6ef017966f2a55dbf4d1d0b193">addChainDependencies</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a8e1e9d0b1c64c405c0e99288f9225bd5">SUList</a> &amp;SUs, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06a2d68d32ff95cd10b4899c2823ec28e97">Latency</a>)</td></tr>
<tr class="memdesc:a48e69d6ef017966f2a55dbf4d1d0b193 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds dependencies as needed from all SUs in list to SU.  <br /></td></tr>
<tr class="separator:a48e69d6ef017966f2a55dbf4d1d0b193 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe11e438e3ecc0381047e0e01958fea0 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_afe11e438e3ecc0381047e0e01958fea0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#afe11e438e3ecc0381047e0e01958fea0">addChainDependencies</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Val2SUsMap</a>)</td></tr>
<tr class="memdesc:afe11e438e3ecc0381047e0e01958fea0 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds dependencies as needed from all SUs in map, to SU.  <br /></td></tr>
<tr class="separator:afe11e438e3ecc0381047e0e01958fea0 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14962363da4c4a48ad6646cb05f49b77 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a14962363da4c4a48ad6646cb05f49b77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a14962363da4c4a48ad6646cb05f49b77">addChainDependencies</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Val2SUsMap</a>, <a class="el" href="namespacellvm.html#ad18871060ac1b051c7322cc6ad71e11c">ValueType</a> V)</td></tr>
<tr class="memdesc:a14962363da4c4a48ad6646cb05f49b77 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds dependencies as needed to SU, from all SUs mapped to V.  <br /></td></tr>
<tr class="separator:a14962363da4c4a48ad6646cb05f49b77 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cfd9da0e5724aa91bf1767dc1e2515e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a2cfd9da0e5724aa91bf1767dc1e2515e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2cfd9da0e5724aa91bf1767dc1e2515e">addBarrierChain</a> (<a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;map)</td></tr>
<tr class="memdesc:a2cfd9da0e5724aa91bf1767dc1e2515e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds barrier chain edges from all SUs in map, and then clear the map.  <br /></td></tr>
<tr class="separator:a2cfd9da0e5724aa91bf1767dc1e2515e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac483efdc6c5ab7a20f776b77f986b6cf inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_ac483efdc6c5ab7a20f776b77f986b6cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ac483efdc6c5ab7a20f776b77f986b6cf">insertBarrierChain</a> (<a class="el" href="classScheduleDAGInstrs_1_1Value2SUsMap.html">Value2SUsMap</a> &amp;map)</td></tr>
<tr class="memdesc:ac483efdc6c5ab7a20f776b77f986b6cf inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inserts a barrier chain in a huge region, far below current SU.  <br /></td></tr>
<tr class="separator:ac483efdc6c5ab7a20f776b77f986b6cf inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a705a0975de8335b0b6bdbbae165e8f5c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a705a0975de8335b0b6bdbbae165e8f5c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a705a0975de8335b0b6bdbbae165e8f5c">initSUnits</a> ()</td></tr>
<tr class="memdesc:a705a0975de8335b0b6bdbbae165e8f5c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> for each real instruction, numbered in top-down topological order.  <br /></td></tr>
<tr class="separator:a705a0975de8335b0b6bdbbae165e8f5c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56fbc3f460289602ce8a51538ebc1e26 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a56fbc3f460289602ce8a51538ebc1e26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a56fbc3f460289602ce8a51538ebc1e26">addPhysRegDataDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OperIdx</a>)</td></tr>
<tr class="memdesc:a56fbc3f460289602ce8a51538ebc1e26 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">MO is an operand of SU's instruction that defines a physical register.  <br /></td></tr>
<tr class="separator:a56fbc3f460289602ce8a51538ebc1e26 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e9425c046cf742bfbb9ebb96466d8e5 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a2e9425c046cf742bfbb9ebb96466d8e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2e9425c046cf742bfbb9ebb96466d8e5">addPhysRegDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OperIdx</a>)</td></tr>
<tr class="memdesc:a2e9425c046cf742bfbb9ebb96466d8e5 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds register dependencies (data, anti, and output) from this <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> to following instructions in the same scheduling region that depend the physical register referenced at OperIdx.  <br /></td></tr>
<tr class="separator:a2e9425c046cf742bfbb9ebb96466d8e5 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10acc9310a21d9a8191d3d84916bdffb inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a10acc9310a21d9a8191d3d84916bdffb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a10acc9310a21d9a8191d3d84916bdffb">addVRegDefDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OperIdx</a>)</td></tr>
<tr class="memdesc:a10acc9310a21d9a8191d3d84916bdffb inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds register output and data dependencies from this <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a> to instructions that occur later in the same scheduling region if they read from or write to the virtual register defined at OperIdx.  <br /></td></tr>
<tr class="separator:a10acc9310a21d9a8191d3d84916bdffb inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f958ee7dc9902af4093fe8fabbabd6e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a0f958ee7dc9902af4093fe8fabbabd6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a0f958ee7dc9902af4093fe8fabbabd6e">addVRegUseDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OperIdx</a>)</td></tr>
<tr class="memdesc:a0f958ee7dc9902af4093fe8fabbabd6e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Adds a register data dependency if the instruction that defines the virtual register used at OperIdx is mapped to an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.  <br /></td></tr>
<tr class="separator:a0f958ee7dc9902af4093fe8fabbabd6e inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a643ff7dd8c287dd58e75cbe79556e74c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_a643ff7dd8c287dd58e75cbe79556e74c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a643ff7dd8c287dd58e75cbe79556e74c">getLaneMaskForMO</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a643ff7dd8c287dd58e75cbe79556e74c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a mask for which lanes get read/written by the given (register) machine operand.  <br /></td></tr>
<tr class="separator:a643ff7dd8c287dd58e75cbe79556e74c inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb8c24d6929051d24b35af1ef0550e54 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs" id="r_afb8c24d6929051d24b35af1ef0550e54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#afb8c24d6929051d24b35af1ef0550e54">deadDefHasNoUse</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO)</td></tr>
<tr class="memdesc:afb8c24d6929051d24b35af1ef0550e54 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the def register in <code>MO</code> has no uses.  <br /></td></tr>
<tr class="separator:afb8c24d6929051d24b35af1ef0550e54 inherit pro_methods_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1ScheduleDAG"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_methods_classllvm_1_1ScheduleDAG')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></td></tr>
<tr class="memitem:a917f4d40ed0bbdaf4ab50e5df4de067b inherit pro_methods_classllvm_1_1ScheduleDAG" id="r_a917f4d40ed0bbdaf4ab50e5df4de067b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a917f4d40ed0bbdaf4ab50e5df4de067b">dumpNodeAll</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &amp;SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a917f4d40ed0bbdaf4ab50e5df4de067b inherit pro_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classllvm_1_1ScheduleDAGMILive"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_attribs_classllvm_1_1ScheduleDAGMILive')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classllvm_1_1ScheduleDAGMILive.html">llvm::ScheduleDAGMILive</a></td></tr>
<tr class="memitem:a9539744d7a0c1681540a64e935b671dd inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_a9539744d7a0c1681540a64e935b671dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a9539744d7a0c1681540a64e935b671dd">RegClassInfo</a></td></tr>
<tr class="separator:a9539744d7a0c1681540a64e935b671dd inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3000d2b281b2c4c46c1afb89e060ce04 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_a3000d2b281b2c4c46c1afb89e060ce04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SchedDFSResult.html">SchedDFSResult</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a3000d2b281b2c4c46c1afb89e060ce04">DFSResult</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td></tr>
<tr class="memdesc:a3000d2b281b2c4c46c1afb89e060ce04 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Information about DAG subtrees.  <br /></td></tr>
<tr class="separator:a3000d2b281b2c4c46c1afb89e060ce04 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaa92f00c361a14dd3da3992078894f1 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_aeaa92f00c361a14dd3da3992078894f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#aeaa92f00c361a14dd3da3992078894f1">ScheduledTrees</a></td></tr>
<tr class="separator:aeaa92f00c361a14dd3da3992078894f1 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8d156802e79e1d8f76dadc3e5d265b5 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_ae8d156802e79e1d8f76dadc3e5d265b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#ae8d156802e79e1d8f76dadc3e5d265b5">LiveRegionEnd</a></td></tr>
<tr class="separator:ae8d156802e79e1d8f76dadc3e5d265b5 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a173db28fde5f079ed3dce74bb078551e inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_a173db28fde5f079ed3dce74bb078551e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a1d9cbced9f5f0b7402f69721fd99597c">VReg2SUnitMultiMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a173db28fde5f079ed3dce74bb078551e">VRegUses</a></td></tr>
<tr class="memdesc:a173db28fde5f079ed3dce74bb078551e inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maps vregs to the SUnits of their uses in the current scheduling region.  <br /></td></tr>
<tr class="separator:a173db28fde5f079ed3dce74bb078551e inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6326ec771a59a9d13a860922f9e21b6c inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_a6326ec771a59a9d13a860922f9e21b6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1PressureDiffs.html">PressureDiffs</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a6326ec771a59a9d13a860922f9e21b6c">SUPressureDiffs</a></td></tr>
<tr class="separator:a6326ec771a59a9d13a860922f9e21b6c inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac46dc81cc2feaf48751834a3dd13e33a inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_ac46dc81cc2feaf48751834a3dd13e33a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#ac46dc81cc2feaf48751834a3dd13e33a">ShouldTrackPressure</a> = false</td></tr>
<tr class="memdesc:ac46dc81cc2feaf48751834a3dd13e33a inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Register.html" title="Wrapper class representing virtual and physical registers.">Register</a> pressure in this region computed by initRegPressure.  <br /></td></tr>
<tr class="separator:ac46dc81cc2feaf48751834a3dd13e33a inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dfceb23c208cc886dcd2a82dab9d5c2 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_a3dfceb23c208cc886dcd2a82dab9d5c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a3dfceb23c208cc886dcd2a82dab9d5c2">ShouldTrackLaneMasks</a> = false</td></tr>
<tr class="separator:a3dfceb23c208cc886dcd2a82dab9d5c2 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2d03740fbd63d159d9f7432bfb3de72 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_af2d03740fbd63d159d9f7432bfb3de72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#af2d03740fbd63d159d9f7432bfb3de72">RegPressure</a></td></tr>
<tr class="separator:af2d03740fbd63d159d9f7432bfb3de72 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd3a9c68e31ad35d6468f200facdd0e3 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_abd3a9c68e31ad35d6468f200facdd0e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#abd3a9c68e31ad35d6468f200facdd0e3">RPTracker</a></td></tr>
<tr class="separator:abd3a9c68e31ad35d6468f200facdd0e3 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d37514645e531a608da1d7292057886 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_a4d37514645e531a608da1d7292057886"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="classllvm_1_1PressureChange.html">PressureChange</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a4d37514645e531a608da1d7292057886">RegionCriticalPSets</a></td></tr>
<tr class="memdesc:a4d37514645e531a608da1d7292057886 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of pressure sets that exceed the target's pressure limit before scheduling, listed in increasing set ID order.  <br /></td></tr>
<tr class="separator:a4d37514645e531a608da1d7292057886 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5910374e4846726fd055b303893720c0 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_a5910374e4846726fd055b303893720c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a5910374e4846726fd055b303893720c0">TopPressure</a></td></tr>
<tr class="memdesc:a5910374e4846726fd055b303893720c0 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">The top of the unscheduled zone.  <br /></td></tr>
<tr class="separator:a5910374e4846726fd055b303893720c0 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7781c87ae9e210811389a826d7d4835 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_af7781c87ae9e210811389a826d7d4835"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#af7781c87ae9e210811389a826d7d4835">TopRPTracker</a></td></tr>
<tr class="separator:af7781c87ae9e210811389a826d7d4835 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a842d507c07056303d6aef3eb5acfe2b2 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_a842d507c07056303d6aef3eb5acfe2b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1IntervalPressure.html">IntervalPressure</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a842d507c07056303d6aef3eb5acfe2b2">BotPressure</a></td></tr>
<tr class="memdesc:a842d507c07056303d6aef3eb5acfe2b2 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">The bottom of the unscheduled zone.  <br /></td></tr>
<tr class="separator:a842d507c07056303d6aef3eb5acfe2b2 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a461ba62db23baf1682449292b89e4fe1 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_a461ba62db23baf1682449292b89e4fe1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a461ba62db23baf1682449292b89e4fe1">BotRPTracker</a></td></tr>
<tr class="separator:a461ba62db23baf1682449292b89e4fe1 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57a609e622ec6c168d03da1abbae9b80 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive" id="r_a57a609e622ec6c168d03da1abbae9b80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a57a609e622ec6c168d03da1abbae9b80">DisconnectedComponentsRenamed</a> = false</td></tr>
<tr class="memdesc:a57a609e622ec6c168d03da1abbae9b80 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if disconnected subregister components are already renamed.  <br /></td></tr>
<tr class="separator:a57a609e622ec6c168d03da1abbae9b80 inherit pro_attribs_classllvm_1_1ScheduleDAGMILive"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classllvm_1_1ScheduleDAGMI"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_attribs_classllvm_1_1ScheduleDAGMI')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></td></tr>
<tr class="memitem:a79b8428bb41e16b71ae2bb0139bce5eb inherit pro_attribs_classllvm_1_1ScheduleDAGMI" id="r_a79b8428bb41e16b71ae2bb0139bce5eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1AAResults.html">AAResults</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a79b8428bb41e16b71ae2bb0139bce5eb">AA</a></td></tr>
<tr class="separator:a79b8428bb41e16b71ae2bb0139bce5eb inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d67b1cafa36e90d7060d1da84907885 inherit pro_attribs_classllvm_1_1ScheduleDAGMI" id="r_a9d67b1cafa36e90d7060d1da84907885"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a9d67b1cafa36e90d7060d1da84907885">LIS</a></td></tr>
<tr class="separator:a9d67b1cafa36e90d7060d1da84907885 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0318c90d99b85c47bc82d9e0844462f6 inherit pro_attribs_classllvm_1_1ScheduleDAGMI" id="r_a0318c90d99b85c47bc82d9e0844462f6"><td class="memItemLeft" align="right" valign="top">std::unique_ptr&lt; <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a0318c90d99b85c47bc82d9e0844462f6">SchedImpl</a></td></tr>
<tr class="separator:a0318c90d99b85c47bc82d9e0844462f6 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed362d97300c9cd91f179f9c6c31c9ac inherit pro_attribs_classllvm_1_1ScheduleDAGMI" id="r_aed362d97300c9cd91f179f9c6c31c9ac"><td class="memItemLeft" align="right" valign="top">std::vector&lt; std::unique_ptr&lt; <a class="el" href="classllvm_1_1ScheduleDAGMutation.html">ScheduleDAGMutation</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#aed362d97300c9cd91f179f9c6c31c9ac">Mutations</a></td></tr>
<tr class="memdesc:aed362d97300c9cd91f179f9c6c31c9ac inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ordered list of DAG postprocessing steps.  <br /></td></tr>
<tr class="separator:aed362d97300c9cd91f179f9c6c31c9ac inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8abe1b0d869087bd0c14a6637356dc0 inherit pro_attribs_classllvm_1_1ScheduleDAGMI" id="r_ac8abe1b0d869087bd0c14a6637356dc0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#ac8abe1b0d869087bd0c14a6637356dc0">CurrentTop</a></td></tr>
<tr class="memdesc:ac8abe1b0d869087bd0c14a6637356dc0 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">The top of the unscheduled zone.  <br /></td></tr>
<tr class="separator:ac8abe1b0d869087bd0c14a6637356dc0 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7435e842606f5db4bca092e5829befc6 inherit pro_attribs_classllvm_1_1ScheduleDAGMI" id="r_a7435e842606f5db4bca092e5829befc6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a7435e842606f5db4bca092e5829befc6">CurrentBottom</a></td></tr>
<tr class="memdesc:a7435e842606f5db4bca092e5829befc6 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">The bottom of the unscheduled zone.  <br /></td></tr>
<tr class="separator:a7435e842606f5db4bca092e5829befc6 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33503949e135cad03fa91fde0c005649 inherit pro_attribs_classllvm_1_1ScheduleDAGMI" id="r_a33503949e135cad03fa91fde0c005649"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a33503949e135cad03fa91fde0c005649">NextClusterPred</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td></tr>
<tr class="memdesc:a33503949e135cad03fa91fde0c005649 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Record.html">Record</a> the next node in a scheduled cluster.  <br /></td></tr>
<tr class="separator:a33503949e135cad03fa91fde0c005649 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aa5cb48ee16ded1b263483026d08894 inherit pro_attribs_classllvm_1_1ScheduleDAGMI" id="r_a2aa5cb48ee16ded1b263483026d08894"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a2aa5cb48ee16ded1b263483026d08894">NextClusterSucc</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td></tr>
<tr class="separator:a2aa5cb48ee16ded1b263483026d08894 inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3409bf0565e4e88ee547cd3f3c9b49bf inherit pro_attribs_classllvm_1_1ScheduleDAGMI" id="r_a3409bf0565e4e88ee547cd3f3c9b49bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGMI.html#a3409bf0565e4e88ee547cd3f3c9b49bf">NumInstrsScheduled</a> = 0</td></tr>
<tr class="memdesc:a3409bf0565e4e88ee547cd3f3c9b49bf inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="mdescLeft">&#160;</td><td class="mdescRight">The number of instructions scheduled so far.  <br /></td></tr>
<tr class="separator:a3409bf0565e4e88ee547cd3f3c9b49bf inherit pro_attribs_classllvm_1_1ScheduleDAGMI"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_attribs_classllvm_1_1ScheduleDAGInstrs')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">llvm::ScheduleDAGInstrs</a></td></tr>
<tr class="memitem:ad2b3e1939f6f39819ad55c714deefad6 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_ad2b3e1939f6f39819ad55c714deefad6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ad2b3e1939f6f39819ad55c714deefad6">MLI</a></td></tr>
<tr class="separator:ad2b3e1939f6f39819ad55c714deefad6 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2cd9b498508774a2da120d08b8d67cc inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_af2cd9b498508774a2da120d08b8d67cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af2cd9b498508774a2da120d08b8d67cc">MFI</a></td></tr>
<tr class="separator:af2cd9b498508774a2da120d08b8d67cc inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb11b650b88a61630eba2a1b2eaa6fd0 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_abb11b650b88a61630eba2a1b2eaa6fd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a></td></tr>
<tr class="memdesc:abb11b650b88a61630eba2a1b2eaa6fd0 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes.">TargetSchedModel</a> provides an interface to the machine model.  <br /></td></tr>
<tr class="separator:abb11b650b88a61630eba2a1b2eaa6fd0 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf7cb9b8e5dda7b42273e79048f1b8b3 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_adf7cb9b8e5dda7b42273e79048f1b8b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a></td></tr>
<tr class="memdesc:adf7cb9b8e5dda7b42273e79048f1b8b3 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">True if the DAG builder should remove kill flags (in preparation for rescheduling).  <br /></td></tr>
<tr class="separator:adf7cb9b8e5dda7b42273e79048f1b8b3 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ad332011e2040d133de24f33cf3f4cd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a2ad332011e2040d133de24f33cf3f4cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2ad332011e2040d133de24f33cf3f4cd">CanHandleTerminators</a> = false</td></tr>
<tr class="memdesc:a2ad332011e2040d133de24f33cf3f4cd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">The standard DAG builder does not normally include terminators as DAG nodes because it does not create the necessary dependencies to prevent reordering.  <br /></td></tr>
<tr class="separator:a2ad332011e2040d133de24f33cf3f4cd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96bb77f51ee973b0613bf5083144fa69 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a96bb77f51ee973b0613bf5083144fa69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a96bb77f51ee973b0613bf5083144fa69">TrackLaneMasks</a> = false</td></tr>
<tr class="memdesc:a96bb77f51ee973b0613bf5083144fa69 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Whether lane masks should get tracked.  <br /></td></tr>
<tr class="separator:a96bb77f51ee973b0613bf5083144fa69 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a254403f7804208ade3cb68086201cb7a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a254403f7804208ade3cb68086201cb7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a></td></tr>
<tr class="memdesc:a254403f7804208ade3cb68086201cb7a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">The block in which to insert instructions.  <br /></td></tr>
<tr class="separator:a254403f7804208ade3cb68086201cb7a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae81ad8ece7681af658742f6d4e2fcfb1 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_ae81ad8ece7681af658742f6d4e2fcfb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">RegionBegin</a></td></tr>
<tr class="memdesc:ae81ad8ece7681af658742f6d4e2fcfb1 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">The beginning of the range to be scheduled.  <br /></td></tr>
<tr class="separator:ae81ad8ece7681af658742f6d4e2fcfb1 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f74b283acf0dfb537bc387e49344f04 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a3f74b283acf0dfb537bc387e49344f04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a></td></tr>
<tr class="memdesc:a3f74b283acf0dfb537bc387e49344f04 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">The end of the range to be scheduled.  <br /></td></tr>
<tr class="separator:a3f74b283acf0dfb537bc387e49344f04 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1c8be2ff5fd8eab8091e6ffa40ded8d inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_af1c8be2ff5fd8eab8091e6ffa40ded8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af1c8be2ff5fd8eab8091e6ffa40ded8d">NumRegionInstrs</a></td></tr>
<tr class="memdesc:af1c8be2ff5fd8eab8091e6ffa40ded8d inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instructions in this region (distance(RegionBegin, RegionEnd)).  <br /></td></tr>
<tr class="separator:af1c8be2ff5fd8eab8091e6ffa40ded8d inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a077eef2c61ca462db1800cc506092d38 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a077eef2c61ca462db1800cc506092d38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">MISUnitMap</a></td></tr>
<tr class="memdesc:a077eef2c61ca462db1800cc506092d38 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">After calling BuildSchedGraph, each machine instruction in the current scheduling region is mapped to an <a class="el" href="classllvm_1_1SUnit.html" title="Scheduling unit. This is a node in the scheduling DAG.">SUnit</a>.  <br /></td></tr>
<tr class="separator:a077eef2c61ca462db1800cc506092d38 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae384109023f32441ff89f13b79be6b89 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_ae384109023f32441ff89f13b79be6b89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a63c43ab5eafe72b53c3d25618c45b6ad">Reg2SUnitsMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">Defs</a></td></tr>
<tr class="memdesc:ae384109023f32441ff89f13b79be6b89 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defs, Uses - Remember where defs and uses of each register are as we iterate upward through the instructions.  <br /></td></tr>
<tr class="separator:ae384109023f32441ff89f13b79be6b89 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b2bf4940e563082d1d2bf8a9e5521f inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_af0b2bf4940e563082d1d2bf8a9e5521f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a63c43ab5eafe72b53c3d25618c45b6ad">Reg2SUnitsMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a></td></tr>
<tr class="separator:af0b2bf4940e563082d1d2bf8a9e5521f inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae8addb45cc64764371ace084b48dc51 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_aae8addb45cc64764371ace084b48dc51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a1d9cbced9f5f0b7402f69721fd99597c">VReg2SUnitMultiMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aae8addb45cc64764371ace084b48dc51">CurrentVRegDefs</a></td></tr>
<tr class="memdesc:aae8addb45cc64764371ace084b48dc51 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tracks the last instruction(s) in this region defining each virtual register.  <br /></td></tr>
<tr class="separator:aae8addb45cc64764371ace084b48dc51 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a417ece2bf0f001181401c6c6b210194a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a417ece2bf0f001181401c6c6b210194a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a6d2caa8eb834330a1f8d4dafeb9bb3d8">VReg2SUnitOperIdxMultiMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a417ece2bf0f001181401c6c6b210194a">CurrentVRegUses</a></td></tr>
<tr class="memdesc:a417ece2bf0f001181401c6c6b210194a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tracks the last instructions in this region using each virtual register.  <br /></td></tr>
<tr class="separator:a417ece2bf0f001181401c6c6b210194a inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc0d83b64990b090c9205e27b5e86b31 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_abc0d83b64990b090c9205e27b5e86b31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1AAResults.html">AAResults</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#abc0d83b64990b090c9205e27b5e86b31">AAForDep</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td></tr>
<tr class="separator:abc0d83b64990b090c9205e27b5e86b31 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a948f446009b83c0bca40324131e27868 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a948f446009b83c0bca40324131e27868"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a948f446009b83c0bca40324131e27868">BarrierChain</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td></tr>
<tr class="memdesc:a948f446009b83c0bca40324131e27868 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remember a generic side-effecting instruction as we proceed.  <br /></td></tr>
<tr class="separator:a948f446009b83c0bca40324131e27868 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad4b383d6bf0b66dd1a20a81505788fd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_aad4b383d6bf0b66dd1a20a81505788fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1UndefValue.html">UndefValue</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aad4b383d6bf0b66dd1a20a81505788fd">UnknownValue</a></td></tr>
<tr class="memdesc:aad4b383d6bf0b66dd1a20a81505788fd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">For an unanalyzable memory access, this <a class="el" href="classllvm_1_1Value.html" title="LLVM Value Representation.">Value</a> is used in maps.  <br /></td></tr>
<tr class="separator:aad4b383d6bf0b66dd1a20a81505788fd inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cd3eede9e2a32c7139cc5c7c481e08b inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a8cd3eede9e2a32c7139cc5c7c481e08b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGTopologicalSort.html">ScheduleDAGTopologicalSort</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a8cd3eede9e2a32c7139cc5c7c481e08b">Topo</a></td></tr>
<tr class="memdesc:a8cd3eede9e2a32c7139cc5c7c481e08b inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Topo - A topological ordering for SUnits which permits fast IsReachable and similar queries.  <br /></td></tr>
<tr class="separator:a8cd3eede9e2a32c7139cc5c7c481e08b inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6837fb2c08f4c8c986a4689a37ca93cf inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a6837fb2c08f4c8c986a4689a37ca93cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6aeb725848d197181f722cec8aa21511">DbgValueVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">DbgValues</a></td></tr>
<tr class="memdesc:a6837fb2c08f4c8c986a4689a37ca93cf inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remember instruction that precedes DBG_VALUE.  <br /></td></tr>
<tr class="separator:a6837fb2c08f4c8c986a4689a37ca93cf inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25ae020b571d18d34d03097d91ca0f40 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_a25ae020b571d18d34d03097d91ca0f40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a25ae020b571d18d34d03097d91ca0f40">FirstDbgValue</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></td></tr>
<tr class="separator:a25ae020b571d18d34d03097d91ca0f40 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab08cd73e241d82e154738462cce16970 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs" id="r_ab08cd73e241d82e154738462cce16970"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LivePhysRegs.html">LivePhysRegs</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab08cd73e241d82e154738462cce16970">LiveRegs</a></td></tr>
<tr class="memdesc:ab08cd73e241d82e154738462cce16970 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set of live physical registers for updating kill flags.  <br /></td></tr>
<tr class="separator:ab08cd73e241d82e154738462cce16970 inherit pro_attribs_classllvm_1_1ScheduleDAGInstrs"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extend the standard <a class="el" href="classllvm_1_1ScheduleDAGMI.html" title="ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...">ScheduleDAGMI</a> to provide more context and override the top-level <a class="el" href="#ad25e72e64bc7ed157b69c60e85b4061e" title="Schedule - This is called back from ScheduleDAGInstrs::Run() when it&#39;s time to do some work.">schedule()</a> driver. </p>

<p class="definition">Definition at line <a class="el" href="HexagonMachineScheduler_8h_source.html#l00089">89</a> of file <a class="el" href="HexagonMachineScheduler_8h_source.html">HexagonMachineScheduler.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a93b6189b77c7f1e42ace4d1c9940cd90" name="a93b6189b77c7f1e42ace4d1c9940cd90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93b6189b77c7f1e42ace4d1c9940cd90">&#9670;&#160;</a></span>VLIWMachineScheduler()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::VLIWMachineScheduler::VLIWMachineScheduler </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *</td>          <td class="paramname"><span class="paramname"><em>C</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::unique_ptr&lt; <a class="el" href="classllvm_1_1MachineSchedStrategy.html">MachineSchedStrategy</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>S</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonMachineScheduler_8h_source.html#l00091">91</a> of file <a class="el" href="HexagonMachineScheduler_8h_source.html">HexagonMachineScheduler.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a7c141a62b7a2ca52832410d948ada2c0" name="a7c141a62b7a2ca52832410d948ada2c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c141a62b7a2ca52832410d948ada2c0">&#9670;&#160;</a></span>getBBSize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int llvm::VLIWMachineScheduler::getBBSize </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonMachineScheduler_8h_source.html#l00100">100</a> of file <a class="el" href="HexagonMachineScheduler_8h_source.html">HexagonMachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00145">llvm::ScheduleDAGInstrs::BB</a>, and <a class="el" href="MachineBasicBlock_8h_source.html#l00239">llvm::MachineBasicBlock::size()</a>.</p>

</div>
</div>
<a id="acece183f6f4f1551b1a1fa9dd93925a5" name="acece183f6f4f1551b1a1fa9dd93925a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acece183f6f4f1551b1a1fa9dd93925a5">&#9670;&#160;</a></span>getRegClassInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterClassInfo.html">RegisterClassInfo</a> * llvm::VLIWMachineScheduler::getRegClassInfo </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="HexagonMachineScheduler_8h_source.html#l00099">99</a> of file <a class="el" href="HexagonMachineScheduler_8h_source.html">HexagonMachineScheduler.h</a>.</p>

<p class="reference">References <a class="el" href="MachineScheduler_8h_source.html#l00387">llvm::ScheduleDAGMILive::RegClassInfo</a>.</p>

<p class="reference">Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00253">llvm::ConvergingVLIWScheduler::initialize()</a>.</p>

</div>
</div>
<a id="ad25e72e64bc7ed157b69c60e85b4061e" name="ad25e72e64bc7ed157b69c60e85b4061e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad25e72e64bc7ed157b69c60e85b4061e">&#9670;&#160;</a></span>schedule()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> VLIWMachineScheduler::schedule </td>
          <td>(</td>
          <td class="paramname"><span class="paramname"></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Schedule - This is called back from ScheduleDAGInstrs::Run() when it's time to do some work. </p>
<p>schedule - Called back from MachineScheduler::runOnMachineFunction after setting up the current scheduling region.</p>
<p>[RegionBegin, RegionEnd) only includes instructions that have DAG nodes, not scheduling boundaries. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a1583ce23a69e8a1b4af8065e2019c75f">llvm::ScheduleDAGMILive</a>.</p>

<p class="definition">Definition at line <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00191">191</a> of file <a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00145">llvm::ScheduleDAGInstrs::BB</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00277">llvm::ScheduleDAGInstrs::begin()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01276">llvm::ScheduleDAGMILive::buildDAGWithRegPressure()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00751">llvm::ScheduleDAGMI::checkSchedLimit()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00279">llvm::ScheduleDAGMI::CurrentBottom</a>, <a class="el" href="MachineScheduler_8h_source.html#l00276">llvm::ScheduleDAGMI::CurrentTop</a>, <a class="el" href="Debug_8cpp_source.html#l00163">llvm::dbgs()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01183">llvm::ScheduleDAGMILive::dump()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00929">llvm::ScheduleDAGMI::dumpSchedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00846">llvm::ScheduleDAGMI::findRootsAndBiasEdges()</a>, <a class="el" href="MachineLoopInfo_8h_source.html#l00137">llvm::MachineLoopInfo::getLoopDepth()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00314">llvm::MachineBasicBlock::getName()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00541">llvm::MachineFunction::getName()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00225">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="BasicAliasAnalysis_8cpp_source.html#l00776">getParent()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00438">llvm::ScheduleDAGTopologicalSort::InitDAGTopologicalSorting()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01396">llvm::ScheduleDAGMILive::initQueues()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00121">llvm::ScheduleDAGInstrs::MLI</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00906">llvm::ScheduleDAGMI::placeDebugValues()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00840">llvm::ScheduleDAGMI::postprocessDAG()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00119">llvm::printMBBReference()</a>, <a class="el" href="MachineScheduler_8h_source.html#l00270">llvm::ScheduleDAGMI::SchedImpl</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01406">llvm::ScheduleDAGMILive::scheduleMI()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00562">llvm::ScheduleDAG::SUnits</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00241">llvm::ScheduleDAGInstrs::Topo</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00895">llvm::ScheduleDAGMI::updateQueues()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/Target/Hexagon/<a class="el" href="HexagonMachineScheduler_8h_source.html">HexagonMachineScheduler.h</a></li>
<li>lib/Target/Hexagon/<a class="el" href="HexagonMachineScheduler_8cpp_source.html">HexagonMachineScheduler.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 18:00:02 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
