{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493434831197 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493434831205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 28 22:00:31 2017 " "Processing started: Fri Apr 28 22:00:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493434831205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434831205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_CCD -c DE2_CCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_CCD -c DE2_CCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434831205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1493434831931 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1493434831931 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1493434841885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434841886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434841886 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Color_Mapper.sv(80) " "Verilog HDL information at Color_Mapper.sv(80): always construct contains both blocking and non-blocking assignments" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Color_Mapper.sv" 80 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1493434841889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Color_Mapper " "Found entity 1: Color_Mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Color_Mapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434841889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434841889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434841893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434841893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_ccd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/I2C_CCD_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434841896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434841896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434841899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434841899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "Line_Buffer.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Line_Buffer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434841902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434841902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434841905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434841905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/SEG7_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434841908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434841908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "SEG7_LUT_8.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/SEG7_LUT_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434841910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434841910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434841917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434841917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434841924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434841924 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(26) " "Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1493434841930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434841931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434841931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_control_4port.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434841938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434841938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_FIFO " "Found entity 1: Sdram_FIFO" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434841941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434841941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL " "Found entity 1: Sdram_PLL" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434841944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434841944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raw2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file raw2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "RAW2RGB.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/RAW2RGB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434841947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434841947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccd_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "CCD_Capture.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/CCD_Capture.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434841950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434841950 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "VGA_DATA_REQ.v " "Can't analyze file -- file VGA_DATA_REQ.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1493434841959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mirror_col.v 1 1 " "Found 1 design units, including 1 entities, in source file mirror_col.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mirror_Col " "Found entity 1: Mirror_Col" {  } { { "Mirror_Col.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434841962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434841962 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 RGBResampler.sv(11) " "Verilog HDL Expression warning at RGBResampler.sv(11): truncated literal to match 10 bits" {  } { { "RGBResampler.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/RGBResampler.sv" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1493434841964 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 RGBResampler.sv(17) " "Verilog HDL Expression warning at RGBResampler.sv(17): truncated literal to match 10 bits" {  } { { "RGBResampler.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/RGBResampler.sv" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1493434841965 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 RGBResampler.sv(23) " "Verilog HDL Expression warning at RGBResampler.sv(23): truncated literal to match 10 bits" {  } { { "RGBResampler.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/RGBResampler.sv" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1493434841965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgbresampler.sv 1 1 " "Found 1 design units, including 1 entities, in source file rgbresampler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RGBResampler " "Found entity 1: RGBResampler" {  } { { "RGBResampler.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/RGBResampler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434841965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434841965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detection.sv 1 1 " "Found 1 design units, including 1 entities, in source file detection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Detection " "Found entity 1: Detection" {  } { { "Detection.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Detection.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434841968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434841968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_ccd.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2_ccd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_CCD " "Found entity 1: DE2_CCD" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434841972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434841972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "run RUN State_Control.sv(6) " "Verilog HDL Declaration information at State_Control.sv(6): object \"run\" differs only in case from object \"RUN\" in the same scope" {  } { { "State_Control.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/State_Control.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493434841974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file state_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 State_Control " "Found entity 1: State_Control" {  } { { "State_Control.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/State_Control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434841975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434841975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434841978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434841978 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LCD_ON DE2_CCD.sv(143) " "Verilog HDL Implicit Net warning at DE2_CCD.sv(143): created implicit net for \"LCD_ON\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434841978 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LCD_BLON DE2_CCD.sv(144) " "Verilog HDL Implicit Net warning at DE2_CCD.sv(144): created implicit net for \"LCD_BLON\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 144 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434841978 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "TD_RESET DE2_CCD.sv(145) " "Verilog HDL Implicit Net warning at DE2_CCD.sv(145): created implicit net for \"TD_RESET\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434841978 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FL_DQ DE2_CCD.sv(148) " "Verilog HDL Implicit Net warning at DE2_CCD.sv(148): created implicit net for \"FL_DQ\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 148 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434841978 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SRAM_DQ DE2_CCD.sv(149) " "Verilog HDL Implicit Net warning at DE2_CCD.sv(149): created implicit net for \"SRAM_DQ\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434841979 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OTG_DATA DE2_CCD.sv(150) " "Verilog HDL Implicit Net warning at DE2_CCD.sv(150): created implicit net for \"OTG_DATA\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 150 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434841979 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LCD_DATA DE2_CCD.sv(151) " "Verilog HDL Implicit Net warning at DE2_CCD.sv(151): created implicit net for \"LCD_DATA\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 151 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434841979 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SD_DAT DE2_CCD.sv(152) " "Verilog HDL Implicit Net warning at DE2_CCD.sv(152): created implicit net for \"SD_DAT\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 152 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434841979 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "I2C_SDAT DE2_CCD.sv(153) " "Verilog HDL Implicit Net warning at DE2_CCD.sv(153): created implicit net for \"I2C_SDAT\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 153 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434841979 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col.v(57) " "Verilog HDL Instantiation warning at Mirror_Col.v(57): instance has no name" {  } { { "Mirror_Col.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 57 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1493434841984 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col.v(65) " "Verilog HDL Instantiation warning at Mirror_Col.v(65): instance has no name" {  } { { "Mirror_Col.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 65 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1493434841984 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Mirror_Col.v(73) " "Verilog HDL Instantiation warning at Mirror_Col.v(73): instance has no name" {  } { { "Mirror_Col.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 73 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1493434841984 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_CCD " "Elaborating entity \"DE2_CCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1493434842167 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LCD_ON DE2_CCD.sv(143) " "Verilog HDL or VHDL warning at DE2_CCD.sv(143): object \"LCD_ON\" assigned a value but never read" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493434842170 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LCD_BLON DE2_CCD.sv(144) " "Verilog HDL or VHDL warning at DE2_CCD.sv(144): object \"LCD_BLON\" assigned a value but never read" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493434842170 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TD_RESET DE2_CCD.sv(145) " "Verilog HDL or VHDL warning at DE2_CCD.sv(145): object \"TD_RESET\" assigned a value but never read" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493434842170 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FL_DQ DE2_CCD.sv(148) " "Verilog HDL or VHDL warning at DE2_CCD.sv(148): object \"FL_DQ\" assigned a value but never read" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 148 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493434842170 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SRAM_DQ DE2_CCD.sv(149) " "Verilog HDL or VHDL warning at DE2_CCD.sv(149): object \"SRAM_DQ\" assigned a value but never read" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493434842170 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OTG_DATA DE2_CCD.sv(150) " "Verilog HDL or VHDL warning at DE2_CCD.sv(150): object \"OTG_DATA\" assigned a value but never read" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 150 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493434842170 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LCD_DATA DE2_CCD.sv(151) " "Verilog HDL or VHDL warning at DE2_CCD.sv(151): object \"LCD_DATA\" assigned a value but never read" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493434842170 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SD_DAT DE2_CCD.sv(152) " "Verilog HDL or VHDL warning at DE2_CCD.sv(152): object \"SD_DAT\" assigned a value but never read" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493434842170 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "I2C_SDAT DE2_CCD.sv(153) " "Verilog HDL or VHDL warning at DE2_CCD.sv(153): object \"I2C_SDAT\" assigned a value but never read" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493434842170 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cs_0 DE2_CCD.sv(264) " "Verilog HDL or VHDL warning at DE2_CCD.sv(264): object \"cs_0\" assigned a value but never read" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493434842170 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "we_0 DE2_CCD.sv(265) " "Verilog HDL or VHDL warning at DE2_CCD.sv(265): object \"we_0\" assigned a value but never read" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 265 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493434842170 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe_0 DE2_CCD.sv(266) " "Verilog HDL or VHDL warning at DE2_CCD.sv(266): object \"oe_0\" assigned a value but never read" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 266 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493434842170 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cs_1 DE2_CCD.sv(269) " "Verilog HDL or VHDL warning at DE2_CCD.sv(269): object \"cs_1\" assigned a value but never read" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 269 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493434842170 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "we_1 DE2_CCD.sv(270) " "Verilog HDL or VHDL warning at DE2_CCD.sv(270): object \"we_1\" assigned a value but never read" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 270 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493434842170 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe_1 DE2_CCD.sv(271) " "Verilog HDL or VHDL warning at DE2_CCD.sv(271): object \"oe_1\" assigned a value but never read" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 271 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493434842170 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 DE2_CCD.sv(148) " "Verilog HDL assignment warning at DE2_CCD.sv(148): truncated value with size 8 to match size of target (1)" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493434842170 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 DE2_CCD.sv(149) " "Verilog HDL assignment warning at DE2_CCD.sv(149): truncated value with size 16 to match size of target (1)" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493434842170 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 DE2_CCD.sv(150) " "Verilog HDL assignment warning at DE2_CCD.sv(150): truncated value with size 16 to match size of target (1)" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493434842170 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 DE2_CCD.sv(151) " "Verilog HDL assignment warning at DE2_CCD.sv(151): truncated value with size 8 to match size of target (1)" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493434842170 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE2_CCD.sv(105) " "Output port \"HEX0\" at DE2_CCD.sv(105) has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493434842170 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE2_CCD.sv(106) " "Output port \"HEX1\" at DE2_CCD.sv(106) has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493434842170 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE2_CCD.sv(109) " "Output port \"HEX4\" at DE2_CCD.sv(109) has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493434842170 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 DE2_CCD.sv(112) " "Output port \"HEX7\" at DE2_CCD.sv(112) has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493434842170 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG DE2_CCD.sv(114) " "Output port \"LEDG\" at DE2_CCD.sv(114) has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 114 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493434842170 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..11\] DE2_CCD.sv(115) " "Output port \"LEDR\[17..11\]\" at DE2_CCD.sv(115) has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493434842170 "|DE2_CCD"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM\[3..2\] DE2_CCD.sv(124) " "Output port \"DRAM_DQM\[3..2\]\" at DE2_CCD.sv(124) has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 124 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493434842170 "|DE2_CCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:r1 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:r1\"" {  } { { "DE2_CCD.sv" "r1" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434842172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Detection Detection:d1 " "Elaborating entity \"Detection\" for hierarchy \"Detection:d1\"" {  } { { "DE2_CCD.sv" "d1" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434842174 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "green_h Detection.sv(36) " "Verilog HDL or VHDL warning at Detection.sv(36): object \"green_h\" assigned a value but never read" {  } { { "Detection.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Detection.sv" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493434842175 "|DE2_CCD|Detection:d1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GREEN_GT_RED_match Detection.sv(52) " "Verilog HDL or VHDL warning at Detection.sv(52): object \"GREEN_GT_RED_match\" assigned a value but never read" {  } { { "Detection.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Detection.sv" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493434842175 "|DE2_CCD|Detection:d1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GREEN_GT_BLUE_match Detection.sv(52) " "Verilog HDL or VHDL warning at Detection.sv(52): object \"GREEN_GT_BLUE_match\" assigned a value but never read" {  } { { "Detection.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Detection.sv" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493434842175 "|DE2_CCD|Detection:d1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R_detect Detection.sv(52) " "Verilog HDL or VHDL warning at Detection.sv(52): object \"R_detect\" assigned a value but never read" {  } { { "Detection.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Detection.sv" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493434842175 "|DE2_CCD|Detection:d1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Y_detect Detection.sv(52) " "Verilog HDL or VHDL warning at Detection.sv(52): object \"Y_detect\" assigned a value but never read" {  } { { "Detection.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Detection.sv" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493434842175 "|DE2_CCD|Detection:d1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "G_detect Detection.sv(52) " "Verilog HDL or VHDL warning at Detection.sv(52): object \"G_detect\" assigned a value but never read" {  } { { "Detection.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Detection.sv" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493434842175 "|DE2_CCD|Detection:d1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "enable Detection.sv(21) " "Output port \"enable\" at Detection.sv(21) has no driver" {  } { { "Detection.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Detection.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493434842175 "|DE2_CCD|Detection:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Color_Mapper Color_Mapper:c1 " "Elaborating entity \"Color_Mapper\" for hierarchy \"Color_Mapper:c1\"" {  } { { "DE2_CCD.sv" "c1" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434842176 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "white Color_Mapper.sv(29) " "Verilog HDL or VHDL warning at Color_Mapper.sv(29): object \"white\" assigned a value but never read" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Color_Mapper.sv" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493434842177 "|DE2_CCD|Color_Mapper:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(117) " "Verilog HDL assignment warning at Color_Mapper.sv(117): truncated value with size 32 to match size of target (8)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Color_Mapper.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493434842178 "|DE2_CCD|Color_Mapper:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(118) " "Verilog HDL assignment warning at Color_Mapper.sv(118): truncated value with size 32 to match size of target (8)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Color_Mapper.sv" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493434842178 "|DE2_CCD|Color_Mapper:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Color_Mapper.sv(119) " "Verilog HDL assignment warning at Color_Mapper.sv(119): truncated value with size 32 to match size of target (8)" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Color_Mapper.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493434842178 "|DE2_CCD|Color_Mapper:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM Color_Mapper:c1\|RAM:ram1 " "Elaborating entity \"RAM\" for hierarchy \"Color_Mapper:c1\|RAM:ram1\"" {  } { { "Color_Mapper.sv" "ram1" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Color_Mapper.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434842208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Color_Mapper:c1\|RAM:ram1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Color_Mapper:c1\|RAM:ram1\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/RAM.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434842268 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Color_Mapper:c1\|RAM:ram1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Color_Mapper:c1\|RAM:ram1\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/RAM.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434842269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Color_Mapper:c1\|RAM:ram1\|altsyncram:altsyncram_component " "Instantiated megafunction \"Color_Mapper:c1\|RAM:ram1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434842269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434842269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434842269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434842269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434842269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434842269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434842269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434842269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 307200 " "Parameter \"numwords_b\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434842269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434842269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434842269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434842269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434842269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434842269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434842269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 19 " "Parameter \"widthad_b\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434842269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434842269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434842269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434842269 ""}  } { { "RAM.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/RAM.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493434842269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tnn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tnn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tnn1 " "Found entity 1: altsyncram_tnn1" {  } { { "db/altsyncram_tnn1.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_tnn1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434842330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tnn1 Color_Mapper:c1\|RAM:ram1\|altsyncram:altsyncram_component\|altsyncram_tnn1:auto_generated " "Elaborating entity \"altsyncram_tnn1\" for hierarchy \"Color_Mapper:c1\|RAM:ram1\|altsyncram:altsyncram_component\|altsyncram_tnn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434842330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_hua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_hua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_hua " "Found entity 1: decode_hua" {  } { { "db/decode_hua.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/decode_hua.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434842383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_hua Color_Mapper:c1\|RAM:ram1\|altsyncram:altsyncram_component\|altsyncram_tnn1:auto_generated\|decode_hua:decode2 " "Elaborating entity \"decode_hua\" for hierarchy \"Color_Mapper:c1\|RAM:ram1\|altsyncram:altsyncram_component\|altsyncram_tnn1:auto_generated\|decode_hua:decode2\"" {  } { { "db/altsyncram_tnn1.tdf" "decode2" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_tnn1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434842383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rob " "Found entity 1: mux_rob" {  } { { "db/mux_rob.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/mux_rob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434842436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rob Color_Mapper:c1\|RAM:ram1\|altsyncram:altsyncram_component\|altsyncram_tnn1:auto_generated\|mux_rob:mux3 " "Elaborating entity \"mux_rob\" for hierarchy \"Color_Mapper:c1\|RAM:ram1\|altsyncram:altsyncram_component\|altsyncram_tnn1:auto_generated\|mux_rob:mux3\"" {  } { { "db/altsyncram_tnn1.tdf" "mux3" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_tnn1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434842436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State_Control State_Control:sc1 " "Elaborating entity \"State_Control\" for hierarchy \"State_Control:sc1\"" {  } { { "DE2_CCD.sv" "sc1" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434842441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "DE2_CCD.sv" "u1" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434842442 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(66) " "Verilog HDL assignment warning at VGA_Controller.v(66): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/VGA_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493434842443 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(69) " "Verilog HDL assignment warning at VGA_Controller.v(69): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/VGA_Controller.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493434842443 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(72) " "Verilog HDL assignment warning at VGA_Controller.v(72): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/VGA_Controller.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493434842443 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(107) " "Verilog HDL assignment warning at VGA_Controller.v(107): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/VGA_Controller.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493434842443 "|DE2_CCD|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(133) " "Verilog HDL assignment warning at VGA_Controller.v(133): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Controller.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/VGA_Controller.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493434842443 "|DE2_CCD|VGA_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u2 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u2\"" {  } { { "DE2_CCD.sv" "u2" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434842444 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Reset_Delay.v(22) " "Verilog HDL assignment warning at Reset_Delay.v(22): truncated value with size 32 to match size of target (22)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Reset_Delay.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493434842445 "|DE2_CCD|Reset_Delay:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_Capture CCD_Capture:u3 " "Elaborating entity \"CCD_Capture\" for hierarchy \"CCD_Capture:u3\"" {  } { { "DE2_CCD.sv" "u3" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434842446 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CCD_Capture.v(79) " "Verilog HDL assignment warning at CCD_Capture.v(79): truncated value with size 32 to match size of target (11)" {  } { { "CCD_Capture.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/CCD_Capture.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493434842447 "|DE2_CCD|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CCD_Capture.v(83) " "Verilog HDL assignment warning at CCD_Capture.v(83): truncated value with size 32 to match size of target (11)" {  } { { "CCD_Capture.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/CCD_Capture.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493434842447 "|DE2_CCD|CCD_Capture:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB RAW2RGB:u4 " "Elaborating entity \"RAW2RGB\" for hierarchy \"RAW2RGB:u4\"" {  } { { "DE2_CCD.sv" "u4" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434842448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer RAW2RGB:u4\|Line_Buffer:u0 " "Elaborating entity \"Line_Buffer\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\"" {  } { { "RAW2RGB.v" "u0" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/RAW2RGB.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434842449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\"" {  } { { "Line_Buffer.v" "altshift_taps_component" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Line_Buffer.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434842552 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\"" {  } { { "Line_Buffer.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Line_Buffer.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434842553 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434842553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434842553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1280 " "Parameter \"tap_distance\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434842553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 10 " "Parameter \"width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434842553 ""}  } { { "Line_Buffer.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Line_Buffer.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493434842553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_2pn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_2pn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_2pn " "Found entity 1: shift_taps_2pn" {  } { { "db/shift_taps_2pn.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/shift_taps_2pn.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434842600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_2pn RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_2pn:auto_generated " "Elaborating entity \"shift_taps_2pn\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_2pn:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434842601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mq81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mq81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mq81 " "Found entity 1: altsyncram_mq81" {  } { { "db/altsyncram_mq81.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_mq81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434842655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mq81 RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_2pn:auto_generated\|altsyncram_mq81:altsyncram2 " "Elaborating entity \"altsyncram_mq81\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_2pn:auto_generated\|altsyncram_mq81:altsyncram2\"" {  } { { "db/shift_taps_2pn.tdf" "altsyncram2" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/shift_taps_2pn.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434842655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lvf " "Found entity 1: cntr_lvf" {  } { { "db/cntr_lvf.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/cntr_lvf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434842703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lvf RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_2pn:auto_generated\|cntr_lvf:cntr1 " "Elaborating entity \"cntr_lvf\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_2pn:auto_generated\|cntr_lvf:cntr1\"" {  } { { "db/shift_taps_2pn.tdf" "cntr1" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/shift_taps_2pn.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434842704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8ic " "Found entity 1: cmpr_8ic" {  } { { "db/cmpr_8ic.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/cmpr_8ic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434842752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8ic RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_2pn:auto_generated\|cntr_lvf:cntr1\|cmpr_8ic:cmpr4 " "Elaborating entity \"cmpr_8ic\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_2pn:auto_generated\|cntr_lvf:cntr1\|cmpr_8ic:cmpr4\"" {  } { { "db/cntr_lvf.tdf" "cmpr4" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/cntr_lvf.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434842752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Sdram_Control_4Port:u6 " "Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Sdram_Control_4Port:u6\"" {  } { { "DE2_CCD.sv" "u6" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434842755 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control_4Port.v(369) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(369): truncated value with size 32 to match size of target (10)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493434842759 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(413) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(413): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493434842759 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(414) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(414): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493434842759 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(415) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(415): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493434842759 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(416) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(416): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493434842759 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(417) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(417): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493434842759 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(418) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(418): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493434842759 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control_4Port.v(407) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(407): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1493434842759 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control_4Port.v(407) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(407): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1493434842759 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control_4Port.v(407) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(407): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1493434842759 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control_4Port.v(407) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(407): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1493434842759 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842759 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842760 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842760 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842760 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842760 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842760 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842760 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842760 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842760 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842760 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842760 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842760 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842760 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842760 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842760 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842760 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842760 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842760 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842760 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842760 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842760 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842760 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842760 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842760 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842760 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842760 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842760 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842760 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842760 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842760 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842761 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842761 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842761 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842761 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842761 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842761 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842761 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842761 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842761 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842761 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842761 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842761 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842761 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842761 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842761 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842761 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842761 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842761 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842761 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842761 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842761 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842761 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842761 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842761 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842761 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842761 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842761 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842761 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842761 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842761 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842762 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842762 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842762 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842762 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842762 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842762 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842762 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842762 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842762 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842762 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842762 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842762 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842762 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842762 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842762 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842762 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842762 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842762 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842762 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842762 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842762 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842762 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842762 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842762 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842762 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842762 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842762 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842762 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842762 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842762 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842762 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(407)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434842763 "|DE2_CCD|Sdram_Control_4Port:u6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_PLL Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1 " "Elaborating entity \"Sdram_PLL\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "sdram_pll1" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434842763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "altpll_component" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_PLL.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434842830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_PLL.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434842831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Instantiated megafunction \"Sdram_Control_4Port:u6\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434842831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434842831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434842831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434842831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434842831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434842831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434842831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434842831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434842831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434842831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434842831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434842831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434842831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434842831 ""}  } { { "Sdram_Control_4Port/Sdram_PLL.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_PLL.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493434842831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_4Port:u6\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_4Port:u6\|control_interface:control1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "control1" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434842833 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(120) " "Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/control_interface.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493434842834 "|DE2_CCD|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(125) " "Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/control_interface.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493434842834 "|DE2_CCD|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(150) " "Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/control_interface.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493434842834 "|DE2_CCD|Sdram_Control_4Port:u6|control_interface:control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_4Port:u6\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control_4Port:u6\|command:command1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "command1" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434842835 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1493434842836 "|DE2_CCD|Sdram_Control_4Port:u6|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1493434842836 "|DE2_CCD|Sdram_Control_4Port:u6|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1493434842836 "|DE2_CCD|Sdram_Control_4Port:u6|command:command1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_4Port:u6\|sdr_data_path:data_path1 " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_4Port:u6\|sdr_data_path:data_path1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "data_path1" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434842837 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(26) " "Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/sdr_data_path.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493434842838 "|DE2_CCD|Sdram_Control_4Port:u6|sdr_data_path:data_path1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_FIFO Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1 " "Elaborating entity \"Sdram_FIFO\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "write_fifo1" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434842838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "dcfifo_component" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434843106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434843107 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434843107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434843107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434843107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434843107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434843107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434843107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434843107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434843107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434843107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434843107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434843107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434843107 ""}  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493434843107 ""}
{ "Warning" "WTDFX_ASSERTION" "Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 " "Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2" {  } { { "db/dcfifo_87o1.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/dcfifo_87o1.tdf" 162 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434843155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_87o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_87o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_87o1 " "Found entity 1: dcfifo_87o1" {  } { { "db/dcfifo_87o1.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/dcfifo_87o1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434843156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434843156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_87o1 Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated " "Elaborating entity \"dcfifo_87o1\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434843156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/a_gray2bin_6ib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434843178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434843178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_87o1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/dcfifo_87o1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434843178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_577.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_577 " "Found entity 1: a_graycounter_577" {  } { { "db/a_graycounter_577.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/a_graycounter_577.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434843228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434843228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_577 Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|a_graycounter_577:rdptr_g1p " "Elaborating entity \"a_graycounter_577\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|a_graycounter_577:rdptr_g1p\"" {  } { { "db/dcfifo_87o1.tdf" "rdptr_g1p" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/dcfifo_87o1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434843229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/a_graycounter_1lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434843285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434843285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_87o1.tdf" "wrptr_g1p" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/dcfifo_87o1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434843286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gr81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gr81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gr81 " "Found entity 1: altsyncram_gr81" {  } { { "db/altsyncram_gr81.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_gr81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434843476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434843476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gr81 Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_gr81:fifo_ram " "Elaborating entity \"altsyncram_gr81\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_gr81:fifo_ram\"" {  } { { "db/dcfifo_87o1.tdf" "fifo_ram" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/dcfifo_87o1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434843476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/dffpipe_oe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434843498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434843498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_87o1.tdf" "rs_brp" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/dcfifo_87o1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434843499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_gpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_gpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_gpl " "Found entity 1: alt_synch_pipe_gpl" {  } { { "db/alt_synch_pipe_gpl.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/alt_synch_pipe_gpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434843523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434843523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_gpl Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|alt_synch_pipe_gpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_gpl\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|alt_synch_pipe_gpl:rs_dgwp\"" {  } { { "db/dcfifo_87o1.tdf" "rs_dgwp" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/dcfifo_87o1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434843524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434843545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434843545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|alt_synch_pipe_gpl:rs_dgwp\|dffpipe_pe9:dffpipe12 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|alt_synch_pipe_gpl:rs_dgwp\|dffpipe_pe9:dffpipe12\"" {  } { { "db/alt_synch_pipe_gpl.tdf" "dffpipe12" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/alt_synch_pipe_gpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434843546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_hpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_hpl " "Found entity 1: alt_synch_pipe_hpl" {  } { { "db/alt_synch_pipe_hpl.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/alt_synch_pipe_hpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434843567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434843567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_hpl Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|alt_synch_pipe_hpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_hpl\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|alt_synch_pipe_hpl:ws_dgrp\"" {  } { { "db/dcfifo_87o1.tdf" "ws_dgrp" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/dcfifo_87o1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434843568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434843588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434843588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|alt_synch_pipe_hpl:ws_dgrp\|dffpipe_qe9:dffpipe15 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|alt_synch_pipe_hpl:ws_dgrp\|dffpipe_qe9:dffpipe15\"" {  } { { "db/alt_synch_pipe_hpl.tdf" "dffpipe15" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/alt_synch_pipe_hpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434843588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n76 " "Found entity 1: cmpr_n76" {  } { { "db/cmpr_n76.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/cmpr_n76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434843645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434843645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n76 Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|cmpr_n76:rdempty_eq_comp " "Elaborating entity \"cmpr_n76\" for hierarchy \"Sdram_Control_4Port:u6\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|cmpr_n76:rdempty_eq_comp\"" {  } { { "db/dcfifo_87o1.tdf" "rdempty_eq_comp" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/dcfifo_87o1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434843646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CCD_Config I2C_CCD_Config:u7 " "Elaborating entity \"I2C_CCD_Config\" for hierarchy \"I2C_CCD_Config:u7\"" {  } { { "DE2_CCD.sv" "u7" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434844378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_CCD_Config.v(43) " "Verilog HDL assignment warning at I2C_CCD_Config.v(43): truncated value with size 32 to match size of target (16)" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/I2C_CCD_Config.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493434844380 "|DE2_CCD|I2C_CCD_Config:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_CCD_Config.v(91) " "Verilog HDL assignment warning at I2C_CCD_Config.v(91): truncated value with size 32 to match size of target (6)" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/I2C_CCD_Config.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493434844380 "|DE2_CCD|I2C_CCD_Config:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_CCD_Config:u7\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_CCD_Config:u7\|I2C_Controller:u0\"" {  } { { "I2C_CCD_Config.v" "u0" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/I2C_CCD_Config.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434844380 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493434844381 "|DE2_CCD|I2C_CCD_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493434844381 "|DE2_CCD|I2C_CCD_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "I2C_Controller.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493434844381 "|DE2_CCD|I2C_CCD_Config:u7|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mirror_Col Mirror_Col:u8 " "Elaborating entity \"Mirror_Col\" for hierarchy \"Mirror_Col:u8\"" {  } { { "DE2_CCD.sv" "u8" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434844382 ""}
{ "Warning" "WSGN_SEARCH_FILE" "stack_ram.v 1 1 " "Using design file stack_ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Stack_RAM " "Found entity 1: Stack_RAM" {  } { { "stack_ram.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/stack_ram.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434844401 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1493434844401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stack_RAM Mirror_Col:u8\|Stack_RAM:comb_62 " "Elaborating entity \"Stack_RAM\" for hierarchy \"Mirror_Col:u8\|Stack_RAM:comb_62\"" {  } { { "Mirror_Col.v" "comb_62" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434844401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\"" {  } { { "stack_ram.v" "altsyncram_component" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/stack_ram.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434844411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\"" {  } { { "stack_ram.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/stack_ram.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434844411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component " "Instantiated megafunction \"Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434844411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434844411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434844411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434844411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434844411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434844411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 640 " "Parameter \"numwords_a\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434844411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 640 " "Parameter \"numwords_b\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434844411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434844411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434844411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434844411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434844411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434844411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434844411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434844411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434844411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434844411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434844411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493434844411 ""}  } { { "stack_ram.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/stack_ram.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493434844411 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_rgn1.tdf" 392 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434844461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rgn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rgn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rgn1 " "Found entity 1: altsyncram_rgn1" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_rgn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493434844462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434844462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rgn1 Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated " "Elaborating entity \"altsyncram_rgn1\" for hierarchy \"Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434844462 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_1\[3\] " "Net \"data_1\[3\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.sv" "data_1\[3\]" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 268 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1493434844610 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_1\[2\] " "Net \"data_1\[2\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.sv" "data_1\[2\]" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 268 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1493434844610 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_1\[1\] " "Net \"data_1\[1\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.sv" "data_1\[1\]" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 268 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1493434844610 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_1\[0\] " "Net \"data_1\[0\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.sv" "data_1\[0\]" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 268 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1493434844610 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1493434844610 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_1\[3\] " "Net \"data_1\[3\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.sv" "data_1\[3\]" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 268 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1493434844611 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_1\[2\] " "Net \"data_1\[2\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.sv" "data_1\[2\]" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 268 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1493434844611 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_1\[1\] " "Net \"data_1\[1\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.sv" "data_1\[1\]" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 268 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1493434844611 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_1\[0\] " "Net \"data_1\[0\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.sv" "data_1\[0\]" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 268 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1493434844611 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1493434844611 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_1\[3\] " "Net \"data_1\[3\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.sv" "data_1\[3\]" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 268 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1493434844611 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_1\[2\] " "Net \"data_1\[2\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.sv" "data_1\[2\]" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 268 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1493434844611 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_1\[1\] " "Net \"data_1\[1\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.sv" "data_1\[1\]" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 268 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1493434844611 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_1\[0\] " "Net \"data_1\[0\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.sv" "data_1\[0\]" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 268 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1493434844611 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1493434844611 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_1\[3\] " "Net \"data_1\[3\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.sv" "data_1\[3\]" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 268 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1493434844611 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_1\[2\] " "Net \"data_1\[2\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.sv" "data_1\[2\]" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 268 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1493434844611 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_1\[1\] " "Net \"data_1\[1\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.sv" "data_1\[1\]" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 268 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1493434844611 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_1\[0\] " "Net \"data_1\[0\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.sv" "data_1\[0\]" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 268 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1493434844611 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1493434844611 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_1\[3\] " "Net \"data_1\[3\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.sv" "data_1\[3\]" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 268 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1493434844612 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_1\[2\] " "Net \"data_1\[2\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.sv" "data_1\[2\]" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 268 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1493434844612 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_1\[1\] " "Net \"data_1\[1\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.sv" "data_1\[1\]" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 268 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1493434844612 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_1\[0\] " "Net \"data_1\[0\]\" is missing source, defaulting to GND" {  } { { "DE2_CCD.sv" "data_1\[0\]" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 268 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1493434844612 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1493434844612 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mirror_Col:u8\|Stack_RAM:comb_130\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[0\] " "Synthesized away node \"Mirror_Col:u8\|Stack_RAM:comb_130\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_rgn1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "stack_ram.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/stack_ram.v" 73 0 0 } } { "Mirror_Col.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 73 0 0 } } { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434844754 "|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mirror_Col:u8\|Stack_RAM:comb_130\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[1\] " "Synthesized away node \"Mirror_Col:u8\|Stack_RAM:comb_130\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_rgn1.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "stack_ram.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/stack_ram.v" 73 0 0 } } { "Mirror_Col.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 73 0 0 } } { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434844754 "|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mirror_Col:u8\|Stack_RAM:comb_130\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[2\] " "Synthesized away node \"Mirror_Col:u8\|Stack_RAM:comb_130\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_rgn1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "stack_ram.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/stack_ram.v" 73 0 0 } } { "Mirror_Col.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 73 0 0 } } { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434844754 "|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mirror_Col:u8\|Stack_RAM:comb_130\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[3\] " "Synthesized away node \"Mirror_Col:u8\|Stack_RAM:comb_130\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_rgn1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "stack_ram.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/stack_ram.v" 73 0 0 } } { "Mirror_Col.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 73 0 0 } } { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434844754 "|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mirror_Col:u8\|Stack_RAM:comb_130\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[4\] " "Synthesized away node \"Mirror_Col:u8\|Stack_RAM:comb_130\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_rgn1.tdf" 170 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "stack_ram.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/stack_ram.v" 73 0 0 } } { "Mirror_Col.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 73 0 0 } } { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434844754 "|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mirror_Col:u8\|Stack_RAM:comb_130\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[5\] " "Synthesized away node \"Mirror_Col:u8\|Stack_RAM:comb_130\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_rgn1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "stack_ram.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/stack_ram.v" 73 0 0 } } { "Mirror_Col.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 73 0 0 } } { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434844754 "|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mirror_Col:u8\|Stack_RAM:comb_130\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[6\] " "Synthesized away node \"Mirror_Col:u8\|Stack_RAM:comb_130\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_rgn1.tdf" 236 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "stack_ram.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/stack_ram.v" 73 0 0 } } { "Mirror_Col.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 73 0 0 } } { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434844754 "|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mirror_Col:u8\|Stack_RAM:comb_130\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[7\] " "Synthesized away node \"Mirror_Col:u8\|Stack_RAM:comb_130\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_rgn1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "stack_ram.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/stack_ram.v" 73 0 0 } } { "Mirror_Col.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 73 0 0 } } { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434844754 "|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mirror_Col:u8\|Stack_RAM:comb_130\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[8\] " "Synthesized away node \"Mirror_Col:u8\|Stack_RAM:comb_130\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_rgn1.tdf" 302 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "stack_ram.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/stack_ram.v" 73 0 0 } } { "Mirror_Col.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 73 0 0 } } { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434844754 "|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mirror_Col:u8\|Stack_RAM:comb_130\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[9\] " "Synthesized away node \"Mirror_Col:u8\|Stack_RAM:comb_130\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_rgn1.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "stack_ram.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/stack_ram.v" 73 0 0 } } { "Mirror_Col.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 73 0 0 } } { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434844754 "|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mirror_Col:u8\|Stack_RAM:comb_96\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[0\] " "Synthesized away node \"Mirror_Col:u8\|Stack_RAM:comb_96\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_rgn1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "stack_ram.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/stack_ram.v" 73 0 0 } } { "Mirror_Col.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 65 0 0 } } { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434844754 "|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mirror_Col:u8\|Stack_RAM:comb_96\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[1\] " "Synthesized away node \"Mirror_Col:u8\|Stack_RAM:comb_96\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_rgn1.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "stack_ram.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/stack_ram.v" 73 0 0 } } { "Mirror_Col.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 65 0 0 } } { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434844754 "|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mirror_Col:u8\|Stack_RAM:comb_96\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[2\] " "Synthesized away node \"Mirror_Col:u8\|Stack_RAM:comb_96\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_rgn1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "stack_ram.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/stack_ram.v" 73 0 0 } } { "Mirror_Col.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 65 0 0 } } { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434844754 "|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mirror_Col:u8\|Stack_RAM:comb_96\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[3\] " "Synthesized away node \"Mirror_Col:u8\|Stack_RAM:comb_96\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_rgn1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "stack_ram.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/stack_ram.v" 73 0 0 } } { "Mirror_Col.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 65 0 0 } } { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434844754 "|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mirror_Col:u8\|Stack_RAM:comb_96\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[4\] " "Synthesized away node \"Mirror_Col:u8\|Stack_RAM:comb_96\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_rgn1.tdf" 170 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "stack_ram.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/stack_ram.v" 73 0 0 } } { "Mirror_Col.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 65 0 0 } } { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434844754 "|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mirror_Col:u8\|Stack_RAM:comb_96\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[5\] " "Synthesized away node \"Mirror_Col:u8\|Stack_RAM:comb_96\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_rgn1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "stack_ram.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/stack_ram.v" 73 0 0 } } { "Mirror_Col.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 65 0 0 } } { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434844754 "|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mirror_Col:u8\|Stack_RAM:comb_96\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[6\] " "Synthesized away node \"Mirror_Col:u8\|Stack_RAM:comb_96\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_rgn1.tdf" 236 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "stack_ram.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/stack_ram.v" 73 0 0 } } { "Mirror_Col.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 65 0 0 } } { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434844754 "|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mirror_Col:u8\|Stack_RAM:comb_96\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[7\] " "Synthesized away node \"Mirror_Col:u8\|Stack_RAM:comb_96\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_rgn1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "stack_ram.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/stack_ram.v" 73 0 0 } } { "Mirror_Col.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 65 0 0 } } { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434844754 "|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mirror_Col:u8\|Stack_RAM:comb_96\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[8\] " "Synthesized away node \"Mirror_Col:u8\|Stack_RAM:comb_96\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_rgn1.tdf" 302 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "stack_ram.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/stack_ram.v" 73 0 0 } } { "Mirror_Col.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 65 0 0 } } { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434844754 "|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mirror_Col:u8\|Stack_RAM:comb_96\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[9\] " "Synthesized away node \"Mirror_Col:u8\|Stack_RAM:comb_96\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_rgn1.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "stack_ram.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/stack_ram.v" 73 0 0 } } { "Mirror_Col.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 65 0 0 } } { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434844754 "|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[0\] " "Synthesized away node \"Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_rgn1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "stack_ram.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/stack_ram.v" 73 0 0 } } { "Mirror_Col.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 57 0 0 } } { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434844754 "|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[1\] " "Synthesized away node \"Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_rgn1.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "stack_ram.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/stack_ram.v" 73 0 0 } } { "Mirror_Col.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 57 0 0 } } { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434844754 "|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[2\] " "Synthesized away node \"Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_rgn1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "stack_ram.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/stack_ram.v" 73 0 0 } } { "Mirror_Col.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 57 0 0 } } { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434844754 "|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[3\] " "Synthesized away node \"Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_rgn1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "stack_ram.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/stack_ram.v" 73 0 0 } } { "Mirror_Col.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 57 0 0 } } { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434844754 "|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[4\] " "Synthesized away node \"Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_rgn1.tdf" 170 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "stack_ram.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/stack_ram.v" 73 0 0 } } { "Mirror_Col.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 57 0 0 } } { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434844754 "|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[5\] " "Synthesized away node \"Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_rgn1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "stack_ram.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/stack_ram.v" 73 0 0 } } { "Mirror_Col.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 57 0 0 } } { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434844754 "|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[6\] " "Synthesized away node \"Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_rgn1.tdf" 236 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "stack_ram.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/stack_ram.v" 73 0 0 } } { "Mirror_Col.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 57 0 0 } } { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434844754 "|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[7\] " "Synthesized away node \"Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_rgn1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "stack_ram.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/stack_ram.v" 73 0 0 } } { "Mirror_Col.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 57 0 0 } } { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434844754 "|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[8\] " "Synthesized away node \"Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_rgn1.tdf" 302 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "stack_ram.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/stack_ram.v" 73 0 0 } } { "Mirror_Col.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 57 0 0 } } { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434844754 "|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[9\] " "Synthesized away node \"Mirror_Col:u8\|Stack_RAM:comb_62\|altsyncram:altsyncram_component\|altsyncram_rgn1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_rgn1.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_rgn1.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "stack_ram.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/stack_ram.v" 73 0 0 } } { "Mirror_Col.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Mirror_Col.v" 57 0 0 } } { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 445 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434844754 "|DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_gr81:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_gr81:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_gr81.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_gr81.tdf" 522 2 0 } } { "db/dcfifo_87o1.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/dcfifo_87o1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 303 0 0 } } { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 422 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434844754 "|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_gr81:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u6\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_87o1:auto_generated\|altsyncram_gr81:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_gr81.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/altsyncram_gr81.tdf" 522 2 0 } } { "db/dcfifo_87o1.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/dcfifo_87o1.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v" 290 0 0 } } { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 422 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434844754 "|DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1493434844754 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1493434844754 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1493434846062 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO\[11\]\" and its non-tri-state driver." {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 140 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO\[14\]\" and its non-tri-state driver." {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 140 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1493434846091 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1493434846091 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "bidirectional pin \"DRAM_DQ\[16\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "bidirectional pin \"DRAM_DQ\[17\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "bidirectional pin \"DRAM_DQ\[18\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "bidirectional pin \"DRAM_DQ\[19\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "bidirectional pin \"DRAM_DQ\[20\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "bidirectional pin \"DRAM_DQ\[21\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "bidirectional pin \"DRAM_DQ\[22\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "bidirectional pin \"DRAM_DQ\[23\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "bidirectional pin \"DRAM_DQ\[24\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "bidirectional pin \"DRAM_DQ\[25\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "bidirectional pin \"DRAM_DQ\[26\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "bidirectional pin \"DRAM_DQ\[27\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "bidirectional pin \"DRAM_DQ\[28\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "bidirectional pin \"DRAM_DQ\[29\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "bidirectional pin \"DRAM_DQ\[30\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "bidirectional pin \"DRAM_DQ\[31\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 123 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 140 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 140 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 140 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 140 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 140 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 140 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 140 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 140 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 140 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 140 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 140 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 140 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 140 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 140 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 140 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 140 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 140 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 140 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 140 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 140 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 140 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 140 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 140 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 140 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 140 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 140 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 140 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 140 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 140 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 140 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 140 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 140 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 140 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1493434846091 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1493434846091 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/a_graycounter_577.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/a_graycounter_577.tdf" 33 2 0 } } { "I2C_Controller.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/I2C_Controller.v" 72 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/a_graycounter_1lc.tdf" 33 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/a_graycounter_577.tdf" 46 2 0 } } { "I2C_Controller.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/I2C_Controller.v" 68 -1 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/db/a_graycounter_1lc.tdf" 46 2 0 } } { "I2C_Controller.v" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/I2C_Controller.v" 63 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1493434846101 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1493434846101 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[11\]~synth " "Node \"GPIO\[11\]~synth\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 140 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434846622 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[14\]~synth " "Node \"GPIO\[14\]~synth\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 140 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434846622 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1493434846622 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 109 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 114 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 117 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 120 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 124 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493434846622 "|DE2_CCD|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1493434846622 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493434847387 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.map.smsg " "Generated suppressed messages file C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434847526 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1493434847868 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493434847868 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434848103 "|DE2_CCD|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "No output dependent on input pin \"EXT_CLOCK\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 99 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434848103 "|DE2_CCD|EXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434848103 "|DE2_CCD|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434848103 "|DE2_CCD|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434848103 "|DE2_CCD|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434848103 "|DE2_CCD|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434848103 "|DE2_CCD|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434848103 "|DE2_CCD|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434848103 "|DE2_CCD|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434848103 "|DE2_CCD|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434848103 "|DE2_CCD|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434848103 "|DE2_CCD|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434848103 "|DE2_CCD|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434848103 "|DE2_CCD|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434848103 "|DE2_CCD|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434848103 "|DE2_CCD|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434848103 "|DE2_CCD|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434848103 "|DE2_CCD|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "DE2_CCD.sv" "" { Text "C:/Users/William/Desktop/ECE385/FinalProject/DE2_CCD/DE2_CCD.sv" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493434848103 "|DE2_CCD|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1493434848103 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2184 " "Implemented 2184 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1493434848103 ""} { "Info" "ICUT_CUT_TM_OPINS" "137 " "Implemented 137 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1493434848103 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "68 " "Implemented 68 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1493434848103 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1795 " "Implemented 1795 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1493434848103 ""} { "Info" "ICUT_CUT_TM_RAMS" "158 " "Implemented 158 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1493434848103 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1493434848103 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1493434848103 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 276 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 276 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "670 " "Peak virtual memory: 670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493434848147 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 28 22:00:48 2017 " "Processing ended: Fri Apr 28 22:00:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493434848147 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493434848147 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493434848147 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493434848147 ""}
