-- Copyright (C) 1991-2006 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--E1_Y_Cont[0] is CCD_Capture:u3|Y_Cont[0] at LC_X23_Y16_N0
--operation mode is arithmetic

E1_Y_Cont[0]_lut_out = E1L48 $ !E1_Y_Cont[0];
E1_Y_Cont[0] = DFFEAS(E1_Y_Cont[0]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , E1L104, , , !E1_mCCD_FVAL, );

--E1L83 is CCD_Capture:u3|Y_Cont[0]~478 at LC_X23_Y16_N0
--operation mode is arithmetic

E1L83_cout_0 = !E1L48 & E1_Y_Cont[0];
E1L83 = CARRY(E1L83_cout_0);

--E1L84 is CCD_Capture:u3|Y_Cont[0]~478COUT1_517 at LC_X23_Y16_N0
--operation mode is arithmetic

E1L84_cout_1 = !E1L48 & E1_Y_Cont[0];
E1L84 = CARRY(E1L84_cout_1);


--E1_Y_Cont[1] is CCD_Capture:u3|Y_Cont[1] at LC_X23_Y16_N1
--operation mode is arithmetic

E1_Y_Cont[1]_lut_out = E1_Y_Cont[1] $ (E1L83);
E1_Y_Cont[1] = DFFEAS(E1_Y_Cont[1]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , E1L104, , , !E1_mCCD_FVAL, );

--E1L86 is CCD_Capture:u3|Y_Cont[1]~482 at LC_X23_Y16_N1
--operation mode is arithmetic

E1L86_cout_0 = !E1L83 # !E1_Y_Cont[1];
E1L86 = CARRY(E1L86_cout_0);

--E1L87 is CCD_Capture:u3|Y_Cont[1]~482COUT1_519 at LC_X23_Y16_N1
--operation mode is arithmetic

E1L87_cout_1 = !E1L84 # !E1_Y_Cont[1];
E1L87 = CARRY(E1L87_cout_1);


--E1_Y_Cont[2] is CCD_Capture:u3|Y_Cont[2] at LC_X23_Y16_N2
--operation mode is arithmetic

E1_Y_Cont[2]_lut_out = E1_Y_Cont[2] $ (!E1L86);
E1_Y_Cont[2] = DFFEAS(E1_Y_Cont[2]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , E1L104, , , !E1_mCCD_FVAL, );

--E1L89 is CCD_Capture:u3|Y_Cont[2]~486 at LC_X23_Y16_N2
--operation mode is arithmetic

E1L89_cout_0 = E1_Y_Cont[2] & (!E1L86);
E1L89 = CARRY(E1L89_cout_0);

--E1L90 is CCD_Capture:u3|Y_Cont[2]~486COUT1_521 at LC_X23_Y16_N2
--operation mode is arithmetic

E1L90_cout_1 = E1_Y_Cont[2] & (!E1L87);
E1L90 = CARRY(E1L90_cout_1);


--E1_Y_Cont[3] is CCD_Capture:u3|Y_Cont[3] at LC_X23_Y16_N3
--operation mode is arithmetic

E1_Y_Cont[3]_lut_out = E1_Y_Cont[3] $ E1L89;
E1_Y_Cont[3] = DFFEAS(E1_Y_Cont[3]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , E1L104, , , !E1_mCCD_FVAL, );

--E1L92 is CCD_Capture:u3|Y_Cont[3]~490 at LC_X23_Y16_N3
--operation mode is arithmetic

E1L92_cout_0 = !E1L89 # !E1_Y_Cont[3];
E1L92 = CARRY(E1L92_cout_0);

--E1L93 is CCD_Capture:u3|Y_Cont[3]~490COUT1_522 at LC_X23_Y16_N3
--operation mode is arithmetic

E1L93_cout_1 = !E1L90 # !E1_Y_Cont[3];
E1L93 = CARRY(E1L93_cout_1);


--E1_Y_Cont[4] is CCD_Capture:u3|Y_Cont[4] at LC_X23_Y16_N4
--operation mode is arithmetic

E1_Y_Cont[4]_lut_out = E1_Y_Cont[4] $ !E1L92;
E1_Y_Cont[4] = DFFEAS(E1_Y_Cont[4]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , E1L104, , , !E1_mCCD_FVAL, );

--E1L95 is CCD_Capture:u3|Y_Cont[4]~494 at LC_X23_Y16_N4
--operation mode is arithmetic

E1L95 = E1L96;


--E1_Y_Cont[5] is CCD_Capture:u3|Y_Cont[5] at LC_X23_Y16_N5
--operation mode is arithmetic

E1_Y_Cont[5]_carry_eqn = (!E1L95 & GND) # (E1L95 & VCC);
E1_Y_Cont[5]_lut_out = E1_Y_Cont[5] $ E1_Y_Cont[5]_carry_eqn;
E1_Y_Cont[5] = DFFEAS(E1_Y_Cont[5]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , E1L104, , , !E1_mCCD_FVAL, );

--E1L99 is CCD_Capture:u3|Y_Cont[5]~498 at LC_X23_Y16_N5
--operation mode is arithmetic

E1L99_cout_0 = !E1L95 # !E1_Y_Cont[5];
E1L99 = CARRY(E1L99_cout_0);

--E1L100 is CCD_Capture:u3|Y_Cont[5]~498COUT1_524 at LC_X23_Y16_N5
--operation mode is arithmetic

E1L100_cout_1 = !E1L95 # !E1_Y_Cont[5];
E1L100 = CARRY(E1L100_cout_1);


--E1_Y_Cont[6] is CCD_Capture:u3|Y_Cont[6] at LC_X23_Y16_N6
--operation mode is arithmetic

E1_Y_Cont[6]_carry_eqn = (!E1L95 & E1L99) # (E1L95 & E1L100);
E1_Y_Cont[6]_lut_out = E1_Y_Cont[6] $ (!E1_Y_Cont[6]_carry_eqn);
E1_Y_Cont[6] = DFFEAS(E1_Y_Cont[6]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , E1L104, , , !E1_mCCD_FVAL, );

--E1L102 is CCD_Capture:u3|Y_Cont[6]~502 at LC_X23_Y16_N6
--operation mode is arithmetic

E1L102_cout_0 = E1_Y_Cont[6] & (!E1L99);
E1L102 = CARRY(E1L102_cout_0);

--E1L103 is CCD_Capture:u3|Y_Cont[6]~502COUT1_526 at LC_X23_Y16_N6
--operation mode is arithmetic

E1L103_cout_1 = E1_Y_Cont[6] & (!E1L100);
E1L103 = CARRY(E1L103_cout_1);


--E1_Y_Cont[7] is CCD_Capture:u3|Y_Cont[7] at LC_X23_Y16_N7
--operation mode is normal

E1_Y_Cont[7]_carry_eqn = (!E1L95 & E1L102) # (E1L95 & E1L103);
E1_Y_Cont[7]_lut_out = E1_Y_Cont[7] $ (E1_Y_Cont[7]_carry_eqn);
E1_Y_Cont[7] = DFFEAS(E1_Y_Cont[7]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , E1L104, , , !E1_mCCD_FVAL, );


--J1_mSCAN[1] is SEG7_Driver:u8|mSCAN[1] at LC_X24_Y20_N9
--operation mode is normal

J1_mSCAN[1]_lut_out = J1_mSCAN[1] $ (J1_mSCAN[0]);
J1_mSCAN[1] = DFFEAS(J1_mSCAN[1]_lut_out, GLOBAL(J1_mSCAN_CLK), VCC, , , , , , );


--J1_mSCAN[0] is SEG7_Driver:u8|mSCAN[0] at LC_X24_Y20_N2
--operation mode is normal

J1_mSCAN[0]_lut_out = !J1_mSCAN[0];
J1_mSCAN[0] = DFFEAS(J1_mSCAN[0]_lut_out, GLOBAL(J1_mSCAN_CLK), VCC, , , , , , );


--J1L89 is SEG7_Driver:u8|Decoder~112 at LC_X24_Y20_N0
--operation mode is normal

J1L89 = J1_mSCAN[1] # J1_mSCAN[0];


--J1L90 is SEG7_Driver:u8|Decoder~113 at LC_X24_Y20_N8
--operation mode is normal

J1L90 = !J1_mSCAN[1] & (J1_mSCAN[0]);


--J1L91 is SEG7_Driver:u8|Decoder~114 at LC_X24_Y20_N4
--operation mode is normal

J1L91 = J1_mSCAN[1] & (!J1_mSCAN[0]);


--J1L92 is SEG7_Driver:u8|Decoder~115 at LC_X24_Y20_N3
--operation mode is normal

J1L92 = J1_mSCAN[1] & (J1_mSCAN[0]);


--C1_oVGA_V_SYNC is VGA_Controller:u1|oVGA_V_SYNC at LC_X26_Y13_N5
--operation mode is normal

C1_oVGA_V_SYNC_lut_out = C1L20 & (C1_V_Cont[9] # C1L53) # !C1L20 & (C1_oVGA_V_SYNC);
C1_oVGA_V_SYNC = DFFEAS(C1_oVGA_V_SYNC_lut_out, GLOBAL(CCD_MCLK), D1_oRST_2, , , , , , );


--C1_oVGA_H_SYNC is VGA_Controller:u1|oVGA_H_SYNC at LC_X26_Y13_N1
--operation mode is normal

C1_oVGA_H_SYNC_lut_out = C1_H_Cont[7] # C1_H_Cont[5] & C1_H_Cont[6] # !C1L17;
C1_oVGA_H_SYNC = DFFEAS(C1_oVGA_H_SYNC_lut_out, GLOBAL(CCD_MCLK), D1_oRST_2, , , , , , );


--C1_H_Cont[5] is VGA_Controller:u1|H_Cont[5] at LC_X26_Y14_N5
--operation mode is arithmetic

C1_H_Cont[5]_carry_eqn = C1L35;
C1_H_Cont[5]_lut_out = C1_H_Cont[5] $ C1_H_Cont[5]_carry_eqn;
C1_H_Cont[5] = DFFEAS(C1_H_Cont[5]_lut_out, GLOBAL(CCD_MCLK), D1_oRST_2, , , , , C1L54, );

--C1L37 is VGA_Controller:u1|H_Cont[5]~226 at LC_X26_Y14_N5
--operation mode is arithmetic

C1L37_cout_0 = !C1L35 # !C1_H_Cont[5];
C1L37 = CARRY(C1L37_cout_0);

--C1L38 is VGA_Controller:u1|H_Cont[5]~226COUT1_283 at LC_X26_Y14_N5
--operation mode is arithmetic

C1L38_cout_1 = !C1L35 # !C1_H_Cont[5];
C1L38 = CARRY(C1L38_cout_1);


--C1_H_Cont[6] is VGA_Controller:u1|H_Cont[6] at LC_X26_Y14_N6
--operation mode is arithmetic

C1_H_Cont[6]_carry_eqn = (!C1L35 & C1L37) # (C1L35 & C1L38);
C1_H_Cont[6]_lut_out = C1_H_Cont[6] $ (!C1_H_Cont[6]_carry_eqn);
C1_H_Cont[6] = DFFEAS(C1_H_Cont[6]_lut_out, GLOBAL(CCD_MCLK), D1_oRST_2, , , , , C1L54, );

--C1L40 is VGA_Controller:u1|H_Cont[6]~230 at LC_X26_Y14_N6
--operation mode is arithmetic

C1L40_cout_0 = C1_H_Cont[6] & (!C1L37);
C1L40 = CARRY(C1L40_cout_0);

--C1L41 is VGA_Controller:u1|H_Cont[6]~230COUT1_285 at LC_X26_Y14_N6
--operation mode is arithmetic

C1L41_cout_1 = C1_H_Cont[6] & (!C1L38);
C1L41 = CARRY(C1L41_cout_1);


--C1L16 is VGA_Controller:u1|Equal~110 at LC_X26_Y13_N8
--operation mode is normal

C1L16 = !C1_H_Cont[6] & !C1_H_Cont[5];


--C1_H_Cont[0] is VGA_Controller:u1|H_Cont[0] at LC_X26_Y14_N0
--operation mode is arithmetic

C1_H_Cont[0]_lut_out = !C1_H_Cont[0];
C1_H_Cont[0] = DFFEAS(C1_H_Cont[0]_lut_out, GLOBAL(CCD_MCLK), D1_oRST_2, , , , , C1L54, );

--C1L23 is VGA_Controller:u1|H_Cont[0]~234 at LC_X26_Y14_N0
--operation mode is arithmetic

C1L23_cout_0 = C1_H_Cont[0];
C1L23 = CARRY(C1L23_cout_0);

--C1L24 is VGA_Controller:u1|H_Cont[0]~234COUT1_275 at LC_X26_Y14_N0
--operation mode is arithmetic

C1L24_cout_1 = C1_H_Cont[0];
C1L24 = CARRY(C1L24_cout_1);


--C1_H_Cont[1] is VGA_Controller:u1|H_Cont[1] at LC_X26_Y14_N1
--operation mode is arithmetic

C1_H_Cont[1]_lut_out = C1_H_Cont[1] $ (C1L23);
C1_H_Cont[1] = DFFEAS(C1_H_Cont[1]_lut_out, GLOBAL(CCD_MCLK), D1_oRST_2, , , , , C1L54, );

--C1L26 is VGA_Controller:u1|H_Cont[1]~238 at LC_X26_Y14_N1
--operation mode is arithmetic

C1L26_cout_0 = !C1L23 # !C1_H_Cont[1];
C1L26 = CARRY(C1L26_cout_0);

--C1L27 is VGA_Controller:u1|H_Cont[1]~238COUT1_277 at LC_X26_Y14_N1
--operation mode is arithmetic

C1L27_cout_1 = !C1L24 # !C1_H_Cont[1];
C1L27 = CARRY(C1L27_cout_1);


--C1_H_Cont[2] is VGA_Controller:u1|H_Cont[2] at LC_X26_Y14_N2
--operation mode is arithmetic

C1_H_Cont[2]_lut_out = C1_H_Cont[2] $ (!C1L26);
C1_H_Cont[2] = DFFEAS(C1_H_Cont[2]_lut_out, GLOBAL(CCD_MCLK), D1_oRST_2, , , , , C1L54, );

--C1L29 is VGA_Controller:u1|H_Cont[2]~242 at LC_X26_Y14_N2
--operation mode is arithmetic

C1L29_cout_0 = C1_H_Cont[2] & (!C1L26);
C1L29 = CARRY(C1L29_cout_0);

--C1L30 is VGA_Controller:u1|H_Cont[2]~242COUT1_279 at LC_X26_Y14_N2
--operation mode is arithmetic

C1L30_cout_1 = C1_H_Cont[2] & (!C1L27);
C1L30 = CARRY(C1L30_cout_1);


--C1_H_Cont[3] is VGA_Controller:u1|H_Cont[3] at LC_X26_Y14_N3
--operation mode is arithmetic

C1_H_Cont[3]_lut_out = C1_H_Cont[3] $ C1L29;
C1_H_Cont[3] = DFFEAS(C1_H_Cont[3]_lut_out, GLOBAL(CCD_MCLK), D1_oRST_2, , , , , C1L54, );

--C1L32 is VGA_Controller:u1|H_Cont[3]~246 at LC_X26_Y14_N3
--operation mode is arithmetic

C1L32_cout_0 = !C1L29 # !C1_H_Cont[3];
C1L32 = CARRY(C1L32_cout_0);

--C1L33 is VGA_Controller:u1|H_Cont[3]~246COUT1_281 at LC_X26_Y14_N3
--operation mode is arithmetic

C1L33_cout_1 = !C1L30 # !C1_H_Cont[3];
C1L33 = CARRY(C1L33_cout_1);


--C1L49 is VGA_Controller:u1|LessThan~1165 at LC_X26_Y13_N6
--operation mode is normal

C1L49 = !C1_H_Cont[1] & !C1_H_Cont[0] # !C1_H_Cont[2] # !C1_H_Cont[3];


--C1_H_Cont[4] is VGA_Controller:u1|H_Cont[4] at LC_X26_Y14_N4
--operation mode is arithmetic

C1_H_Cont[4]_lut_out = C1_H_Cont[4] $ !C1L32;
C1_H_Cont[4] = DFFEAS(C1_H_Cont[4]_lut_out, GLOBAL(CCD_MCLK), D1_oRST_2, , , , , C1L54, );

--C1L35 is VGA_Controller:u1|H_Cont[4]~250 at LC_X26_Y14_N4
--operation mode is arithmetic

C1L35 = CARRY(C1_H_Cont[4] & !C1L33);


--C1_H_Cont[7] is VGA_Controller:u1|H_Cont[7] at LC_X26_Y14_N7
--operation mode is arithmetic

C1_H_Cont[7]_carry_eqn = (!C1L35 & C1L40) # (C1L35 & C1L41);
C1_H_Cont[7]_lut_out = C1_H_Cont[7] $ (C1_H_Cont[7]_carry_eqn);
C1_H_Cont[7] = DFFEAS(C1_H_Cont[7]_lut_out, GLOBAL(CCD_MCLK), D1_oRST_2, , , , , C1L54, );

--C1L43 is VGA_Controller:u1|H_Cont[7]~254 at LC_X26_Y14_N7
--operation mode is arithmetic

C1L43_cout_0 = !C1L40 # !C1_H_Cont[7];
C1L43 = CARRY(C1L43_cout_0);

--C1L44 is VGA_Controller:u1|H_Cont[7]~254COUT1_287 at LC_X26_Y14_N7
--operation mode is arithmetic

C1L44_cout_1 = !C1L41 # !C1_H_Cont[7];
C1L44 = CARRY(C1L44_cout_1);


--C1_H_Cont[8] is VGA_Controller:u1|H_Cont[8] at LC_X26_Y14_N8
--operation mode is arithmetic

C1_H_Cont[8]_carry_eqn = (!C1L35 & C1L43) # (C1L35 & C1L44);
C1_H_Cont[8]_lut_out = C1_H_Cont[8] $ !C1_H_Cont[8]_carry_eqn;
C1_H_Cont[8] = DFFEAS(C1_H_Cont[8]_lut_out, GLOBAL(CCD_MCLK), D1_oRST_2, , , , , C1L54, );

--C1L46 is VGA_Controller:u1|H_Cont[8]~258 at LC_X26_Y14_N8
--operation mode is arithmetic

C1L46_cout_0 = C1_H_Cont[8] & !C1L43;
C1L46 = CARRY(C1L46_cout_0);

--C1L47 is VGA_Controller:u1|H_Cont[8]~258COUT1_289 at LC_X26_Y14_N8
--operation mode is arithmetic

C1L47_cout_1 = C1_H_Cont[8] & !C1L44;
C1L47 = CARRY(C1L47_cout_1);


--C1_H_Cont[9] is VGA_Controller:u1|H_Cont[9] at LC_X26_Y14_N9
--operation mode is normal

C1_H_Cont[9]_carry_eqn = (!C1L35 & C1L46) # (C1L35 & C1L47);
C1_H_Cont[9]_lut_out = C1_H_Cont[9] $ (C1_H_Cont[9]_carry_eqn);
C1_H_Cont[9] = DFFEAS(C1_H_Cont[9]_lut_out, GLOBAL(CCD_MCLK), D1_oRST_2, , , , , C1L54, );


--C1L130 is VGA_Controller:u1|oVGA_R~315 at LC_X26_Y13_N4
--operation mode is normal

C1L130 = !C1_H_Cont[7] & C1L58 # !C1_H_Cont[9] # !C1_H_Cont[8];


--C1_V_Cont[6] is VGA_Controller:u1|V_Cont[6] at LC_X27_Y12_N6
--operation mode is arithmetic

C1_V_Cont[6]_carry_eqn = (!C1L75 & C1L77) # (C1L75 & C1L78);
C1_V_Cont[6]_lut_out = C1_V_Cont[6] $ (!C1_V_Cont[6]_carry_eqn);
C1_V_Cont[6] = DFFEAS(C1_V_Cont[6]_lut_out, GLOBAL(CCD_MCLK), D1_oRST_2, , C1L20, , , C1L57, );

--C1L80 is VGA_Controller:u1|V_Cont[6]~555 at LC_X27_Y12_N6
--operation mode is arithmetic

C1L80_cout_0 = C1_V_Cont[6] & (!C1L77);
C1L80 = CARRY(C1L80_cout_0);

--C1L81 is VGA_Controller:u1|V_Cont[6]~555COUT1_614 at LC_X27_Y12_N6
--operation mode is arithmetic

C1L81_cout_1 = C1_V_Cont[6] & (!C1L78);
C1L81 = CARRY(C1L81_cout_1);


--C1_V_Cont[7] is VGA_Controller:u1|V_Cont[7] at LC_X27_Y12_N7
--operation mode is arithmetic

C1_V_Cont[7]_carry_eqn = (!C1L75 & C1L80) # (C1L75 & C1L81);
C1_V_Cont[7]_lut_out = C1_V_Cont[7] $ (C1_V_Cont[7]_carry_eqn);
C1_V_Cont[7] = DFFEAS(C1_V_Cont[7]_lut_out, GLOBAL(CCD_MCLK), D1_oRST_2, , C1L20, , , C1L57, );

--C1L83 is VGA_Controller:u1|V_Cont[7]~559 at LC_X27_Y12_N7
--operation mode is arithmetic

C1L83_cout_0 = !C1L80 # !C1_V_Cont[7];
C1L83 = CARRY(C1L83_cout_0);

--C1L84 is VGA_Controller:u1|V_Cont[7]~559COUT1_616 at LC_X27_Y12_N7
--operation mode is arithmetic

C1L84_cout_1 = !C1L81 # !C1_V_Cont[7];
C1L84 = CARRY(C1L84_cout_1);


--C1_V_Cont[8] is VGA_Controller:u1|V_Cont[8] at LC_X27_Y12_N8
--operation mode is arithmetic

C1_V_Cont[8]_carry_eqn = (!C1L75 & C1L83) # (C1L75 & C1L84);
C1_V_Cont[8]_lut_out = C1_V_Cont[8] $ !C1_V_Cont[8]_carry_eqn;
C1_V_Cont[8] = DFFEAS(C1_V_Cont[8]_lut_out, GLOBAL(CCD_MCLK), D1_oRST_2, , C1L20, , , C1L57, );

--C1L86 is VGA_Controller:u1|V_Cont[8]~563 at LC_X27_Y12_N8
--operation mode is arithmetic

C1L86_cout_0 = C1_V_Cont[8] & !C1L83;
C1L86 = CARRY(C1L86_cout_0);

--C1L87 is VGA_Controller:u1|V_Cont[8]~563COUT1_618 at LC_X27_Y12_N8
--operation mode is arithmetic

C1L87_cout_1 = C1_V_Cont[8] & !C1L84;
C1L87 = CARRY(C1L87_cout_1);


--C1L50 is VGA_Controller:u1|LessThan~1166 at LC_X26_Y12_N1
--operation mode is normal

C1L50 = !C1_V_Cont[8] & (!C1_V_Cont[7] & !C1_V_Cont[6]);


--C1_V_Cont[1] is VGA_Controller:u1|V_Cont[1] at LC_X27_Y12_N1
--operation mode is arithmetic

C1_V_Cont[1]_lut_out = C1_V_Cont[1] $ (C1L63);
C1_V_Cont[1] = DFFEAS(C1_V_Cont[1]_lut_out, GLOBAL(CCD_MCLK), D1_oRST_2, , C1L20, , , C1L57, );

--C1L66 is VGA_Controller:u1|V_Cont[1]~567 at LC_X27_Y12_N1
--operation mode is arithmetic

C1L66_cout_0 = !C1L63 # !C1_V_Cont[1];
C1L66 = CARRY(C1L66_cout_0);

--C1L67 is VGA_Controller:u1|V_Cont[1]~567COUT1_606 at LC_X27_Y12_N1
--operation mode is arithmetic

C1L67_cout_1 = !C1L64 # !C1_V_Cont[1];
C1L67 = CARRY(C1L67_cout_1);


--C1_V_Cont[2] is VGA_Controller:u1|V_Cont[2] at LC_X27_Y12_N2
--operation mode is arithmetic

C1_V_Cont[2]_lut_out = C1_V_Cont[2] $ (!C1L66);
C1_V_Cont[2] = DFFEAS(C1_V_Cont[2]_lut_out, GLOBAL(CCD_MCLK), D1_oRST_2, , C1L20, , , C1L57, );

--C1L69 is VGA_Controller:u1|V_Cont[2]~571 at LC_X27_Y12_N2
--operation mode is arithmetic

C1L69_cout_0 = C1_V_Cont[2] & (!C1L66);
C1L69 = CARRY(C1L69_cout_0);

--C1L70 is VGA_Controller:u1|V_Cont[2]~571COUT1_608 at LC_X27_Y12_N2
--operation mode is arithmetic

C1L70_cout_1 = C1_V_Cont[2] & (!C1L67);
C1L70 = CARRY(C1L70_cout_1);


--C1_V_Cont[3] is VGA_Controller:u1|V_Cont[3] at LC_X27_Y12_N3
--operation mode is arithmetic

C1_V_Cont[3]_lut_out = C1_V_Cont[3] $ C1L69;
C1_V_Cont[3] = DFFEAS(C1_V_Cont[3]_lut_out, GLOBAL(CCD_MCLK), D1_oRST_2, , C1L20, , , C1L57, );

--C1L72 is VGA_Controller:u1|V_Cont[3]~575 at LC_X27_Y12_N3
--operation mode is arithmetic

C1L72_cout_0 = !C1L69 # !C1_V_Cont[3];
C1L72 = CARRY(C1L72_cout_0);

--C1L73 is VGA_Controller:u1|V_Cont[3]~575COUT1_610 at LC_X27_Y12_N3
--operation mode is arithmetic

C1L73_cout_1 = !C1L70 # !C1_V_Cont[3];
C1L73 = CARRY(C1L73_cout_1);


--C1L51 is VGA_Controller:u1|LessThan~1167 at LC_X26_Y12_N3
--operation mode is normal

C1L51 = !C1_V_Cont[1] & (!C1_V_Cont[2] & !C1_V_Cont[3]);


--C1_V_Cont[4] is VGA_Controller:u1|V_Cont[4] at LC_X27_Y12_N4
--operation mode is arithmetic

C1_V_Cont[4]_lut_out = C1_V_Cont[4] $ !C1L72;
C1_V_Cont[4] = DFFEAS(C1_V_Cont[4]_lut_out, GLOBAL(CCD_MCLK), D1_oRST_2, , C1L20, , , C1L57, );

--C1L75 is VGA_Controller:u1|V_Cont[4]~579 at LC_X27_Y12_N4
--operation mode is arithmetic

C1L75 = CARRY(C1_V_Cont[4] & !C1L73);


--C1_V_Cont[5] is VGA_Controller:u1|V_Cont[5] at LC_X27_Y12_N5
--operation mode is arithmetic

C1_V_Cont[5]_carry_eqn = C1L75;
C1_V_Cont[5]_lut_out = C1_V_Cont[5] $ C1_V_Cont[5]_carry_eqn;
C1_V_Cont[5] = DFFEAS(C1_V_Cont[5]_lut_out, GLOBAL(CCD_MCLK), D1_oRST_2, , C1L20, , , C1L57, );

--C1L77 is VGA_Controller:u1|V_Cont[5]~583 at LC_X27_Y12_N5
--operation mode is arithmetic

C1L77_cout_0 = !C1L75 # !C1_V_Cont[5];
C1L77 = CARRY(C1L77_cout_0);

--C1L78 is VGA_Controller:u1|V_Cont[5]~583COUT1_612 at LC_X27_Y12_N5
--operation mode is arithmetic

C1L78_cout_1 = !C1L75 # !C1_V_Cont[5];
C1L78 = CARRY(C1L78_cout_1);


--C1L52 is VGA_Controller:u1|LessThan~1168 at LC_X26_Y12_N0
--operation mode is normal

C1L52 = C1L51 & !C1_V_Cont[4] # !C1_V_Cont[5];


--C1_V_Cont[9] is VGA_Controller:u1|V_Cont[9] at LC_X27_Y12_N9
--operation mode is normal

C1_V_Cont[9]_carry_eqn = (!C1L75 & C1L86) # (C1L75 & C1L87);
C1_V_Cont[9]_lut_out = C1_V_Cont[9] $ (C1_V_Cont[9]_carry_eqn);
C1_V_Cont[9] = DFFEAS(C1_V_Cont[9]_lut_out, GLOBAL(CCD_MCLK), D1_oRST_2, , C1L20, , , C1L57, );


--C1L53 is VGA_Controller:u1|LessThan~1169 at LC_X26_Y12_N2
--operation mode is normal

C1L53 = C1_V_Cont[5] # C1_V_Cont[4] # !C1L51 # !C1L50;


--C1L131 is VGA_Controller:u1|oVGA_R~316 at LC_X26_Y12_N5
--operation mode is normal

C1L131 = C1_V_Cont[9] & (!C1L53) # !C1_V_Cont[9] & (!C1L52 # !C1L50);


--C1L17 is VGA_Controller:u1|Equal~111 at LC_X26_Y13_N3
--operation mode is normal

C1L17 = !C1_H_Cont[9] & (!C1_H_Cont[8]);


--C1L126 is VGA_Controller:u1|oVGA_R[6]~317 at LC_X19_Y11_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_Cur_Color_R[6]_qfbk = C1_Cur_Color_R[6];
C1L126 = C1L131 & C1L130 & C1_Cur_Color_R[6]_qfbk & !C1L59;

--C1_Cur_Color_R[6] is VGA_Controller:u1|Cur_Color_R[6] at LC_X19_Y11_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_Cur_Color_R[6] = DFFEAS(C1L126, GLOBAL(CCD_MCLK), D1_oRST_2, , , KB4_q_b[6], , , VCC);


--C1L127 is VGA_Controller:u1|oVGA_R[7]~318 at LC_X19_Y11_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_Cur_Color_R[7]_qfbk = C1_Cur_Color_R[7];
C1L127 = C1L131 & C1L130 & C1_Cur_Color_R[7]_qfbk & !C1L59;

--C1_Cur_Color_R[7] is VGA_Controller:u1|Cur_Color_R[7] at LC_X19_Y11_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_Cur_Color_R[7] = DFFEAS(C1L127, GLOBAL(CCD_MCLK), D1_oRST_2, , , KB4_q_b[7], , , VCC);


--C1L128 is VGA_Controller:u1|oVGA_R[8]~319 at LC_X19_Y11_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_Cur_Color_R[8]_qfbk = C1_Cur_Color_R[8];
C1L128 = C1L131 & C1L130 & C1_Cur_Color_R[8]_qfbk & !C1L59;

--C1_Cur_Color_R[8] is VGA_Controller:u1|Cur_Color_R[8] at LC_X19_Y11_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_Cur_Color_R[8] = DFFEAS(C1L128, GLOBAL(CCD_MCLK), D1_oRST_2, , , KB4_q_b[8], , , VCC);


--C1L129 is VGA_Controller:u1|oVGA_R[9]~320 at LC_X19_Y11_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_Cur_Color_R[9]_qfbk = C1_Cur_Color_R[9];
C1L129 = C1L131 & C1L130 & C1_Cur_Color_R[9]_qfbk & !C1L59;

--C1_Cur_Color_R[9] is VGA_Controller:u1|Cur_Color_R[9] at LC_X19_Y11_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_Cur_Color_R[9] = DFFEAS(C1L129, GLOBAL(CCD_MCLK), D1_oRST_2, , , KB4_q_b[9], , , VCC);


--C1L121 is VGA_Controller:u1|oVGA_G[6]~60 at LC_X19_Y11_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_Cur_Color_G[6]_qfbk = C1_Cur_Color_G[6];
C1L121 = C1L131 & C1L130 & C1_Cur_Color_G[6]_qfbk & !C1L59;

--C1_Cur_Color_G[6] is VGA_Controller:u1|Cur_Color_G[6] at LC_X19_Y11_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_Cur_Color_G[6] = DFFEAS(C1L121, GLOBAL(CCD_MCLK), D1_oRST_2, , , KB3_q_b[11], , , VCC);


--C1L122 is VGA_Controller:u1|oVGA_G[7]~61 at LC_X19_Y11_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_Cur_Color_G[7]_qfbk = C1_Cur_Color_G[7];
C1L122 = C1L131 & C1L130 & C1_Cur_Color_G[7]_qfbk & !C1L59;

--C1_Cur_Color_G[7] is VGA_Controller:u1|Cur_Color_G[7] at LC_X19_Y11_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_Cur_Color_G[7] = DFFEAS(C1L122, GLOBAL(CCD_MCLK), D1_oRST_2, , , KB3_q_b[12], , , VCC);


--C1L123 is VGA_Controller:u1|oVGA_G[8]~62 at LC_X19_Y11_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_Cur_Color_G[8]_qfbk = C1_Cur_Color_G[8];
C1L123 = C1L131 & C1L130 & C1_Cur_Color_G[8]_qfbk & !C1L59;

--C1_Cur_Color_G[8] is VGA_Controller:u1|Cur_Color_G[8] at LC_X19_Y11_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_Cur_Color_G[8] = DFFEAS(C1L123, GLOBAL(CCD_MCLK), D1_oRST_2, , , KB3_q_b[13], , , VCC);


--C1L124 is VGA_Controller:u1|oVGA_G[9]~63 at LC_X19_Y11_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_Cur_Color_G[9]_qfbk = C1_Cur_Color_G[9];
C1L124 = C1L131 & C1L130 & C1_Cur_Color_G[9]_qfbk & !C1L59;

--C1_Cur_Color_G[9] is VGA_Controller:u1|Cur_Color_G[9] at LC_X19_Y11_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_Cur_Color_G[9] = DFFEAS(C1L124, GLOBAL(CCD_MCLK), D1_oRST_2, , , KB3_q_b[14], , , VCC);


--C1L117 is VGA_Controller:u1|oVGA_B[6]~60 at LC_X19_Y11_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_Cur_Color_B[6]_qfbk = C1_Cur_Color_B[6];
C1L117 = C1L131 & C1L130 & C1_Cur_Color_B[6]_qfbk & !C1L59;

--C1_Cur_Color_B[6] is VGA_Controller:u1|Cur_Color_B[6] at LC_X19_Y11_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_Cur_Color_B[6] = DFFEAS(C1L117, GLOBAL(CCD_MCLK), D1_oRST_2, , , KB3_q_b[6], , , VCC);


--C1L118 is VGA_Controller:u1|oVGA_B[7]~61 at LC_X24_Y10_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_Cur_Color_B[7]_qfbk = C1_Cur_Color_B[7];
C1L118 = C1L131 & !C1L59 & C1_Cur_Color_B[7]_qfbk & C1L130;

--C1_Cur_Color_B[7] is VGA_Controller:u1|Cur_Color_B[7] at LC_X24_Y10_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_Cur_Color_B[7] = DFFEAS(C1L118, GLOBAL(CCD_MCLK), D1_oRST_2, , , KB3_q_b[7], , , VCC);


--C1L119 is VGA_Controller:u1|oVGA_B[8]~62 at LC_X24_Y10_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_Cur_Color_B[8]_qfbk = C1_Cur_Color_B[8];
C1L119 = C1L131 & !C1L59 & C1_Cur_Color_B[8]_qfbk & C1L130;

--C1_Cur_Color_B[8] is VGA_Controller:u1|Cur_Color_B[8] at LC_X24_Y10_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_Cur_Color_B[8] = DFFEAS(C1L119, GLOBAL(CCD_MCLK), D1_oRST_2, , , KB3_q_b[8], , , VCC);


--C1L120 is VGA_Controller:u1|oVGA_B[9]~63 at LC_X19_Y11_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_Cur_Color_B[9]_qfbk = C1_Cur_Color_B[9];
C1L120 = C1L131 & C1L130 & C1_Cur_Color_B[9]_qfbk & !C1L59;

--C1_Cur_Color_B[9] is VGA_Controller:u1|Cur_Color_B[9] at LC_X19_Y11_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_Cur_Color_B[9] = DFFEAS(C1L120, GLOBAL(CCD_MCLK), D1_oRST_2, , , KB3_q_b[9], , , VCC);


--G1_DQM[1] is Sdram_Control_4Port:u6|DQM[1] at LC_X16_Y8_N9
--operation mode is normal

G1_DQM[1]_lut_out = G1L49 # G1L204 & (G1L66) # !G1L204 & !G1L91;
G1_DQM[1] = DFFEAS(G1_DQM[1]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1_WE_N is Sdram_Control_4Port:u6|WE_N at LC_X14_Y7_N8
--operation mode is normal

G1_WE_N_lut_out = Q1_WE_N & (G1L207Q # !G1L31 # !G1L117);
G1_WE_N = DFFEAS(G1_WE_N_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1_CAS_N is Sdram_Control_4Port:u6|CAS_N at LC_X14_Y7_N4
--operation mode is normal

G1_CAS_N_lut_out = Q1_CAS_N # G1L31 & G1L117 & !G1L207Q;
G1_CAS_N = DFFEAS(G1_CAS_N_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1_RAS_N is Sdram_Control_4Port:u6|RAS_N at LC_X14_Y7_N7
--operation mode is normal

G1_RAS_N_lut_out = Q1_RAS_N & (G1L207Q # !G1L117 # !G1L31);
G1_RAS_N = DFFEAS(G1_RAS_N_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1_CS_N[0] is Sdram_Control_4Port:u6|CS_N[0] at LC_X15_Y8_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_CS_N[0]_lut_out = GND;
G1_CS_N[0] = DFFEAS(G1_CS_N[0]_lut_out, GLOBAL(LB1__clk0), VCC, , , Q1_CS_N[0], , , VCC);


--G1_BA[0] is Sdram_Control_4Port:u6|BA[0] at LC_X14_Y8_N9
--operation mode is normal

G1_BA[0]_lut_out = Q1_BA[0];
G1_BA[0] = DFFEAS(G1_BA[0]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1_BA[1] is Sdram_Control_4Port:u6|BA[1] at LC_X14_Y8_N2
--operation mode is normal

G1_BA[1]_lut_out = Q1_BA[1];
G1_BA[1] = DFFEAS(G1_BA[1]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1_SA[0] is Sdram_Control_4Port:u6|SA[0] at LC_X14_Y7_N2
--operation mode is normal

G1_SA[0]_lut_out = Q1_SA[0] & (G1L207Q # !G1L117 # !G1L31);
G1_SA[0] = DFFEAS(G1_SA[0]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1_SA[1] is Sdram_Control_4Port:u6|SA[1] at LC_X14_Y7_N3
--operation mode is normal

G1_SA[1]_lut_out = Q1_SA[1] & (G1L207Q # !G1L117 # !G1L31);
G1_SA[1] = DFFEAS(G1_SA[1]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1_SA[2] is Sdram_Control_4Port:u6|SA[2] at LC_X14_Y7_N9
--operation mode is normal

G1_SA[2]_lut_out = Q1_SA[2] & (G1L207Q # !G1L117 # !G1L31);
G1_SA[2] = DFFEAS(G1_SA[2]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1_SA[3] is Sdram_Control_4Port:u6|SA[3] at LC_X14_Y7_N0
--operation mode is normal

G1_SA[3]_lut_out = Q1_SA[3] & (G1L207Q # !G1L117 # !G1L31);
G1_SA[3] = DFFEAS(G1_SA[3]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1_SA[4] is Sdram_Control_4Port:u6|SA[4] at LC_X14_Y7_N1
--operation mode is normal

G1_SA[4]_lut_out = Q1_SA[4] & (G1L207Q # !G1L117 # !G1L31);
G1_SA[4] = DFFEAS(G1_SA[4]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1_SA[5] is Sdram_Control_4Port:u6|SA[5] at LC_X14_Y7_N5
--operation mode is normal

G1_SA[5]_lut_out = Q1_SA[5] & (G1L207Q # !G1L117 # !G1L31);
G1_SA[5] = DFFEAS(G1_SA[5]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1_SA[6] is Sdram_Control_4Port:u6|SA[6] at LC_X16_Y9_N1
--operation mode is normal

G1_SA[6]_lut_out = Q1_SA[6] & (G1L207Q # !G1L117 # !G1L31);
G1_SA[6] = DFFEAS(G1_SA[6]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1_SA[7] is Sdram_Control_4Port:u6|SA[7] at LC_X15_Y7_N1
--operation mode is normal

G1_SA[7]_lut_out = Q1_SA[7] & (G1L207Q # !G1L31 # !G1L117);
G1_SA[7] = DFFEAS(G1_SA[7]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1_SA[8] is Sdram_Control_4Port:u6|SA[8] at LC_X15_Y7_N6
--operation mode is normal

G1_SA[8]_lut_out = Q1_SA[8] & (G1L207Q # !G1L31 # !G1L117);
G1_SA[8] = DFFEAS(G1_SA[8]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1_SA[9] is Sdram_Control_4Port:u6|SA[9] at LC_X15_Y7_N4
--operation mode is normal

G1_SA[9]_lut_out = Q1_SA[9] # !G1L207Q & G1L117 & G1L31;
G1_SA[9] = DFFEAS(G1_SA[9]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1_SA[10] is Sdram_Control_4Port:u6|SA[10] at LC_X15_Y7_N0
--operation mode is normal

G1_SA[10]_lut_out = Q1_SA[10] & (G1L207Q # !G1L31 # !G1L117);
G1_SA[10] = DFFEAS(G1_SA[10]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1_SA[11] is Sdram_Control_4Port:u6|SA[11] at LC_X15_Y7_N8
--operation mode is normal

G1_SA[11]_lut_out = Q1_SA[11] & (G1L207Q # !G1L31 # !G1L117);
G1_SA[11] = DFFEAS(G1_SA[11]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--LB1__clk0 is Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 at PLL_1
LB1__clk0 = PLL.CLK0(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(OSC_50), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA());

--LB1__extclk0 is Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_extclk0 at PLL_1
LB1__extclk0 = PLL.EXTCLK0(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(OSC_50), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA());


--E1_X_Cont[8] is CCD_Capture:u3|X_Cont[8] at LC_X22_Y15_N3
--operation mode is arithmetic

E1_X_Cont[8]_carry_eqn = (!E1L64 & E1L73) # (E1L64 & E1L74);
E1_X_Cont[8]_lut_out = E1_X_Cont[8] $ !E1_X_Cont[8]_carry_eqn;
E1_X_Cont[8] = DFFEAS(E1_X_Cont[8]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , E1L104, , , E1L65, );

--E1L76 is CCD_Capture:u3|X_Cont[8]~588 at LC_X22_Y15_N3
--operation mode is arithmetic

E1L76_cout_0 = E1_X_Cont[8] & !E1L73;
E1L76 = CARRY(E1L76_cout_0);

--E1L77 is CCD_Capture:u3|X_Cont[8]~588COUT1_656 at LC_X22_Y15_N3
--operation mode is arithmetic

E1L77_cout_1 = E1_X_Cont[8] & !E1L74;
E1L77 = CARRY(E1L77_cout_1);


--E1_X_Cont[9] is CCD_Capture:u3|X_Cont[9] at LC_X22_Y15_N4
--operation mode is arithmetic

E1_X_Cont[9]_carry_eqn = (!E1L64 & E1L76) # (E1L64 & E1L77);
E1_X_Cont[9]_lut_out = E1_X_Cont[9] $ E1_X_Cont[9]_carry_eqn;
E1_X_Cont[9] = DFFEAS(E1_X_Cont[9]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , E1L104, , , E1L65, );

--E1L79 is CCD_Capture:u3|X_Cont[9]~592 at LC_X22_Y15_N4
--operation mode is arithmetic

E1L79 = CARRY(!E1L77 # !E1_X_Cont[9]);


--E1L45 is CCD_Capture:u3|LessThan~137 at LC_X22_Y15_N9
--operation mode is normal

E1L45 = !E1_X_Cont[9] & !E1_X_Cont[8];


--E1_X_Cont[0] is CCD_Capture:u3|X_Cont[0] at LC_X22_Y16_N5
--operation mode is arithmetic

E1_X_Cont[0]_lut_out = !E1_X_Cont[0];
E1_X_Cont[0] = DFFEAS(E1_X_Cont[0]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , E1L104, , , E1L65, );

--E1L52 is CCD_Capture:u3|X_Cont[0]~596 at LC_X22_Y16_N5
--operation mode is arithmetic

E1L52_cout_0 = E1_X_Cont[0];
E1L52 = CARRY(E1L52_cout_0);

--E1L53 is CCD_Capture:u3|X_Cont[0]~596COUT1_642 at LC_X22_Y16_N5
--operation mode is arithmetic

E1L53_cout_1 = E1_X_Cont[0];
E1L53 = CARRY(E1L53_cout_1);


--E1_X_Cont[1] is CCD_Capture:u3|X_Cont[1] at LC_X22_Y16_N6
--operation mode is arithmetic

E1_X_Cont[1]_lut_out = E1_X_Cont[1] $ (E1L52);
E1_X_Cont[1] = DFFEAS(E1_X_Cont[1]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , E1L104, , , E1L65, );

--E1L55 is CCD_Capture:u3|X_Cont[1]~600 at LC_X22_Y16_N6
--operation mode is arithmetic

E1L55_cout_0 = !E1L52 # !E1_X_Cont[1];
E1L55 = CARRY(E1L55_cout_0);

--E1L56 is CCD_Capture:u3|X_Cont[1]~600COUT1_644 at LC_X22_Y16_N6
--operation mode is arithmetic

E1L56_cout_1 = !E1L53 # !E1_X_Cont[1];
E1L56 = CARRY(E1L56_cout_1);


--E1_X_Cont[2] is CCD_Capture:u3|X_Cont[2] at LC_X22_Y16_N7
--operation mode is arithmetic

E1_X_Cont[2]_lut_out = E1_X_Cont[2] $ (!E1L55);
E1_X_Cont[2] = DFFEAS(E1_X_Cont[2]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , E1L104, , , E1L65, );

--E1L58 is CCD_Capture:u3|X_Cont[2]~604 at LC_X22_Y16_N7
--operation mode is arithmetic

E1L58_cout_0 = E1_X_Cont[2] & (!E1L55);
E1L58 = CARRY(E1L58_cout_0);

--E1L59 is CCD_Capture:u3|X_Cont[2]~604COUT1_646 at LC_X22_Y16_N7
--operation mode is arithmetic

E1L59_cout_1 = E1_X_Cont[2] & (!E1L56);
E1L59 = CARRY(E1L59_cout_1);


--E1_X_Cont[3] is CCD_Capture:u3|X_Cont[3] at LC_X22_Y16_N8
--operation mode is arithmetic

E1_X_Cont[3]_lut_out = E1_X_Cont[3] $ E1L58;
E1_X_Cont[3] = DFFEAS(E1_X_Cont[3]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , E1L104, , , E1L65, );

--E1L61 is CCD_Capture:u3|X_Cont[3]~608 at LC_X22_Y16_N8
--operation mode is arithmetic

E1L61_cout_0 = !E1L58 # !E1_X_Cont[3];
E1L61 = CARRY(E1L61_cout_0);

--E1L62 is CCD_Capture:u3|X_Cont[3]~608COUT1_648 at LC_X22_Y16_N8
--operation mode is arithmetic

E1L62_cout_1 = !E1L59 # !E1_X_Cont[3];
E1L62 = CARRY(E1L62_cout_1);


--E1L46 is CCD_Capture:u3|LessThan~138 at LC_X22_Y16_N3
--operation mode is normal

E1L46 = !E1_X_Cont[1] # !E1_X_Cont[3] # !E1_X_Cont[0] # !E1_X_Cont[2];


--E1_X_Cont[4] is CCD_Capture:u3|X_Cont[4] at LC_X22_Y16_N9
--operation mode is arithmetic

E1_X_Cont[4]_lut_out = E1_X_Cont[4] $ (!E1L61);
E1_X_Cont[4] = DFFEAS(E1_X_Cont[4]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , E1L104, , , E1L65, );

--E1L64 is CCD_Capture:u3|X_Cont[4]~612 at LC_X22_Y16_N9
--operation mode is arithmetic

E1L64 = CARRY(E1_X_Cont[4] & (!E1L62));


--E1_X_Cont[5] is CCD_Capture:u3|X_Cont[5] at LC_X22_Y15_N0
--operation mode is arithmetic

E1_X_Cont[5]_carry_eqn = E1L64;
E1_X_Cont[5]_lut_out = E1_X_Cont[5] $ E1_X_Cont[5]_carry_eqn;
E1_X_Cont[5] = DFFEAS(E1_X_Cont[5]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , E1L104, , , E1L65, );

--E1L67 is CCD_Capture:u3|X_Cont[5]~616 at LC_X22_Y15_N0
--operation mode is arithmetic

E1L67_cout_0 = !E1L64 # !E1_X_Cont[5];
E1L67 = CARRY(E1L67_cout_0);

--E1L68 is CCD_Capture:u3|X_Cont[5]~616COUT1_650 at LC_X22_Y15_N0
--operation mode is arithmetic

E1L68_cout_1 = !E1L64 # !E1_X_Cont[5];
E1L68 = CARRY(E1L68_cout_1);


--E1_X_Cont[6] is CCD_Capture:u3|X_Cont[6] at LC_X22_Y15_N1
--operation mode is arithmetic

E1_X_Cont[6]_carry_eqn = (!E1L64 & E1L67) # (E1L64 & E1L68);
E1_X_Cont[6]_lut_out = E1_X_Cont[6] $ (!E1_X_Cont[6]_carry_eqn);
E1_X_Cont[6] = DFFEAS(E1_X_Cont[6]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , E1L104, , , E1L65, );

--E1L70 is CCD_Capture:u3|X_Cont[6]~620 at LC_X22_Y15_N1
--operation mode is arithmetic

E1L70_cout_0 = E1_X_Cont[6] & (!E1L67);
E1L70 = CARRY(E1L70_cout_0);

--E1L71 is CCD_Capture:u3|X_Cont[6]~620COUT1_652 at LC_X22_Y15_N1
--operation mode is arithmetic

E1L71_cout_1 = E1_X_Cont[6] & (!E1L68);
E1L71 = CARRY(E1L71_cout_1);


--E1_X_Cont[7] is CCD_Capture:u3|X_Cont[7] at LC_X22_Y15_N2
--operation mode is arithmetic

E1_X_Cont[7]_carry_eqn = (!E1L64 & E1L70) # (E1L64 & E1L71);
E1_X_Cont[7]_lut_out = E1_X_Cont[7] $ (E1_X_Cont[7]_carry_eqn);
E1_X_Cont[7] = DFFEAS(E1_X_Cont[7]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , E1L104, , , E1L65, );

--E1L73 is CCD_Capture:u3|X_Cont[7]~624 at LC_X22_Y15_N2
--operation mode is arithmetic

E1L73_cout_0 = !E1L70 # !E1_X_Cont[7];
E1L73 = CARRY(E1L73_cout_0);

--E1L74 is CCD_Capture:u3|X_Cont[7]~624COUT1_654 at LC_X22_Y15_N2
--operation mode is arithmetic

E1L74_cout_1 = !E1L71 # !E1_X_Cont[7];
E1L74 = CARRY(E1L74_cout_1);


--E1L47 is CCD_Capture:u3|LessThan~139 at LC_X22_Y16_N2
--operation mode is normal

E1L47 = !E1_X_Cont[5] # !E1_X_Cont[4] # !E1_X_Cont[7] # !E1_X_Cont[6];


--E1_X_Cont[10] is CCD_Capture:u3|X_Cont[10] at LC_X22_Y15_N5
--operation mode is normal

E1_X_Cont[10]_carry_eqn = E1L79;
E1_X_Cont[10]_lut_out = E1_X_Cont[10]_carry_eqn $ !E1_X_Cont[10];
E1_X_Cont[10] = DFFEAS(E1_X_Cont[10]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , E1L104, , , E1L65, );


--E1L48 is CCD_Capture:u3|LessThan~140 at LC_X23_Y16_N9
--operation mode is normal

E1L48 = E1L45 & (E1L46 # E1L47) # !E1_X_Cont[10];


--D1_oRST_1 is Reset_Delay:u2|oRST_1 at LC_X24_Y10_N9
--operation mode is normal

D1_oRST_1_lut_out = D1_oRST_1 # D1_Cont[21] & (D1_Cont[20] # D1L67);
D1_oRST_1 = DFFEAS(D1_oRST_1_lut_out, GLOBAL(OSC_50), KEY[0], , , , , , );


--E1_mCCD_FVAL is CCD_Capture:u3|mCCD_FVAL at LC_X22_Y16_N1
--operation mode is normal

E1_mCCD_FVAL_lut_out = E1_mCCD_FVAL & (rCCD_FVAL # !E1_Pre_FVAL) # !E1_mCCD_FVAL & rCCD_FVAL & !E1_Pre_FVAL & E1_mSTART;
E1_mCCD_FVAL = DFFEAS(E1_mCCD_FVAL_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );


--E1L104 is CCD_Capture:u3|Y_Cont[6]~509 at LC_X22_Y15_N7
--operation mode is normal

E1L104 = E1_mCCD_LVAL # !E1_mCCD_FVAL;


--J1_mSCAN_CLK is SEG7_Driver:u8|mSCAN_CLK at LC_X7_Y16_N3
--operation mode is normal

J1_mSCAN_CLK_lut_out = J1L102 $ (J1_mSCAN_CLK);
J1_mSCAN_CLK = DFFEAS(J1_mSCAN_CLK_lut_out, GLOBAL(OSC_50), KEY[0], , , , , , );


--C1L18 is VGA_Controller:u1|Equal~112 at LC_X26_Y12_N9
--operation mode is normal

C1L18 = !C1_H_Cont[2] & !C1_H_Cont[3];


--C1L19 is VGA_Controller:u1|Equal~113 at LC_X26_Y13_N2
--operation mode is normal

C1L19 = C1L18 & !C1_H_Cont[4] & C1L16 & !C1_H_Cont[7];


--C1L20 is VGA_Controller:u1|Equal~114 at LC_X26_Y13_N9
--operation mode is normal

C1L20 = !C1_H_Cont[1] & C1L17 & C1L19 & !C1_H_Cont[0];


--CCD_MCLK is CCD_MCLK at LC_X27_Y10_N2
--operation mode is normal

CCD_MCLK_lut_out = !CCD_MCLK;
CCD_MCLK = DFFEAS(CCD_MCLK_lut_out, GLOBAL(OSC_50), VCC, , , , , , );


--D1_oRST_2 is Reset_Delay:u2|oRST_2 at LC_X24_Y10_N3
--operation mode is normal

D1_oRST_2_lut_out = D1_oRST_2 # D1_Cont[20] & D1L67 & D1_Cont[21];
D1_oRST_2 = DFFEAS(D1_oRST_2_lut_out, GLOBAL(OSC_50), KEY[0], , , , , , );


--KB4_q_b[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[6] at M4K_X17_Y4
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 4, Port B Depth: 512, Port B Width: 4
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB4_q_b[6]_PORT_A_data_in = BUS(G1_mDATAOUT[6], G1_mDATAOUT[7], G1_mDATAOUT[8], G1_mDATAOUT[9]);
KB4_q_b[6]_PORT_A_data_in_reg = DFFE(KB4_q_b[6]_PORT_A_data_in, KB4_q_b[6]_clock_0, , , KB4_q_b[6]_clock_enable_0);
KB4_q_b[6]_PORT_A_address = BUS(EB8_power_modified_counter_values[0], EB8_power_modified_counter_values[1], EB8_power_modified_counter_values[2], EB8_power_modified_counter_values[3], EB8_power_modified_counter_values[4], EB8_power_modified_counter_values[5], EB8_power_modified_counter_values[6], EB8_power_modified_counter_values[7], EB8_power_modified_counter_values[8]);
KB4_q_b[6]_PORT_A_address_reg = DFFE(KB4_q_b[6]_PORT_A_address, KB4_q_b[6]_clock_0, , , KB4_q_b[6]_clock_enable_0);
KB4_q_b[6]_PORT_B_address = BUS(EB7_power_modified_counter_values[0], EB7_power_modified_counter_values[1], EB7_power_modified_counter_values[2], EB7_power_modified_counter_values[3], EB7_power_modified_counter_values[4], EB7_power_modified_counter_values[5], EB7_power_modified_counter_values[6], EB7_power_modified_counter_values[7], EB7_power_modified_counter_values[8]);
KB4_q_b[6]_PORT_B_address_reg = DFFE(KB4_q_b[6]_PORT_B_address, KB4_q_b[6]_clock_1, , , KB4_q_b[6]_clock_enable_1);
KB4_q_b[6]_PORT_A_write_enable = VCC;
KB4_q_b[6]_PORT_A_write_enable_reg = DFFE(KB4_q_b[6]_PORT_A_write_enable, KB4_q_b[6]_clock_0, , , KB4_q_b[6]_clock_enable_0);
KB4_q_b[6]_PORT_B_read_enable = VCC;
KB4_q_b[6]_PORT_B_read_enable_reg = DFFE(KB4_q_b[6]_PORT_B_read_enable, KB4_q_b[6]_clock_1, , , KB4_q_b[6]_clock_enable_1);
KB4_q_b[6]_clock_0 = GLOBAL(LB1__clk0);
KB4_q_b[6]_clock_1 = GLOBAL(CCD_MCLK);
KB4_q_b[6]_clock_enable_0 = W4L2;
KB4_q_b[6]_clock_enable_1 = W4L1;
KB4_q_b[6]_PORT_B_data_out = MEMORY(KB4_q_b[6]_PORT_A_data_in_reg, , KB4_q_b[6]_PORT_A_address_reg, KB4_q_b[6]_PORT_B_address_reg, KB4_q_b[6]_PORT_A_write_enable_reg, KB4_q_b[6]_PORT_B_read_enable_reg, , , KB4_q_b[6]_clock_0, KB4_q_b[6]_clock_1, KB4_q_b[6]_clock_enable_0, KB4_q_b[6]_clock_enable_1, , );
KB4_q_b[6] = KB4_q_b[6]_PORT_B_data_out[0];

--KB4_q_b[9] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[9] at M4K_X17_Y4
KB4_q_b[6]_PORT_A_data_in = BUS(G1_mDATAOUT[6], G1_mDATAOUT[7], G1_mDATAOUT[8], G1_mDATAOUT[9]);
KB4_q_b[6]_PORT_A_data_in_reg = DFFE(KB4_q_b[6]_PORT_A_data_in, KB4_q_b[6]_clock_0, , , KB4_q_b[6]_clock_enable_0);
KB4_q_b[6]_PORT_A_address = BUS(EB8_power_modified_counter_values[0], EB8_power_modified_counter_values[1], EB8_power_modified_counter_values[2], EB8_power_modified_counter_values[3], EB8_power_modified_counter_values[4], EB8_power_modified_counter_values[5], EB8_power_modified_counter_values[6], EB8_power_modified_counter_values[7], EB8_power_modified_counter_values[8]);
KB4_q_b[6]_PORT_A_address_reg = DFFE(KB4_q_b[6]_PORT_A_address, KB4_q_b[6]_clock_0, , , KB4_q_b[6]_clock_enable_0);
KB4_q_b[6]_PORT_B_address = BUS(EB7_power_modified_counter_values[0], EB7_power_modified_counter_values[1], EB7_power_modified_counter_values[2], EB7_power_modified_counter_values[3], EB7_power_modified_counter_values[4], EB7_power_modified_counter_values[5], EB7_power_modified_counter_values[6], EB7_power_modified_counter_values[7], EB7_power_modified_counter_values[8]);
KB4_q_b[6]_PORT_B_address_reg = DFFE(KB4_q_b[6]_PORT_B_address, KB4_q_b[6]_clock_1, , , KB4_q_b[6]_clock_enable_1);
KB4_q_b[6]_PORT_A_write_enable = VCC;
KB4_q_b[6]_PORT_A_write_enable_reg = DFFE(KB4_q_b[6]_PORT_A_write_enable, KB4_q_b[6]_clock_0, , , KB4_q_b[6]_clock_enable_0);
KB4_q_b[6]_PORT_B_read_enable = VCC;
KB4_q_b[6]_PORT_B_read_enable_reg = DFFE(KB4_q_b[6]_PORT_B_read_enable, KB4_q_b[6]_clock_1, , , KB4_q_b[6]_clock_enable_1);
KB4_q_b[6]_clock_0 = GLOBAL(LB1__clk0);
KB4_q_b[6]_clock_1 = GLOBAL(CCD_MCLK);
KB4_q_b[6]_clock_enable_0 = W4L2;
KB4_q_b[6]_clock_enable_1 = W4L1;
KB4_q_b[6]_PORT_B_data_out = MEMORY(KB4_q_b[6]_PORT_A_data_in_reg, , KB4_q_b[6]_PORT_A_address_reg, KB4_q_b[6]_PORT_B_address_reg, KB4_q_b[6]_PORT_A_write_enable_reg, KB4_q_b[6]_PORT_B_read_enable_reg, , , KB4_q_b[6]_clock_0, KB4_q_b[6]_clock_1, KB4_q_b[6]_clock_enable_0, KB4_q_b[6]_clock_enable_1, , );
KB4_q_b[9] = KB4_q_b[6]_PORT_B_data_out[3];

--KB4_q_b[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[8] at M4K_X17_Y4
KB4_q_b[6]_PORT_A_data_in = BUS(G1_mDATAOUT[6], G1_mDATAOUT[7], G1_mDATAOUT[8], G1_mDATAOUT[9]);
KB4_q_b[6]_PORT_A_data_in_reg = DFFE(KB4_q_b[6]_PORT_A_data_in, KB4_q_b[6]_clock_0, , , KB4_q_b[6]_clock_enable_0);
KB4_q_b[6]_PORT_A_address = BUS(EB8_power_modified_counter_values[0], EB8_power_modified_counter_values[1], EB8_power_modified_counter_values[2], EB8_power_modified_counter_values[3], EB8_power_modified_counter_values[4], EB8_power_modified_counter_values[5], EB8_power_modified_counter_values[6], EB8_power_modified_counter_values[7], EB8_power_modified_counter_values[8]);
KB4_q_b[6]_PORT_A_address_reg = DFFE(KB4_q_b[6]_PORT_A_address, KB4_q_b[6]_clock_0, , , KB4_q_b[6]_clock_enable_0);
KB4_q_b[6]_PORT_B_address = BUS(EB7_power_modified_counter_values[0], EB7_power_modified_counter_values[1], EB7_power_modified_counter_values[2], EB7_power_modified_counter_values[3], EB7_power_modified_counter_values[4], EB7_power_modified_counter_values[5], EB7_power_modified_counter_values[6], EB7_power_modified_counter_values[7], EB7_power_modified_counter_values[8]);
KB4_q_b[6]_PORT_B_address_reg = DFFE(KB4_q_b[6]_PORT_B_address, KB4_q_b[6]_clock_1, , , KB4_q_b[6]_clock_enable_1);
KB4_q_b[6]_PORT_A_write_enable = VCC;
KB4_q_b[6]_PORT_A_write_enable_reg = DFFE(KB4_q_b[6]_PORT_A_write_enable, KB4_q_b[6]_clock_0, , , KB4_q_b[6]_clock_enable_0);
KB4_q_b[6]_PORT_B_read_enable = VCC;
KB4_q_b[6]_PORT_B_read_enable_reg = DFFE(KB4_q_b[6]_PORT_B_read_enable, KB4_q_b[6]_clock_1, , , KB4_q_b[6]_clock_enable_1);
KB4_q_b[6]_clock_0 = GLOBAL(LB1__clk0);
KB4_q_b[6]_clock_1 = GLOBAL(CCD_MCLK);
KB4_q_b[6]_clock_enable_0 = W4L2;
KB4_q_b[6]_clock_enable_1 = W4L1;
KB4_q_b[6]_PORT_B_data_out = MEMORY(KB4_q_b[6]_PORT_A_data_in_reg, , KB4_q_b[6]_PORT_A_address_reg, KB4_q_b[6]_PORT_B_address_reg, KB4_q_b[6]_PORT_A_write_enable_reg, KB4_q_b[6]_PORT_B_read_enable_reg, , , KB4_q_b[6]_clock_0, KB4_q_b[6]_clock_1, KB4_q_b[6]_clock_enable_0, KB4_q_b[6]_clock_enable_1, , );
KB4_q_b[8] = KB4_q_b[6]_PORT_B_data_out[2];

--KB4_q_b[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[7] at M4K_X17_Y4
KB4_q_b[6]_PORT_A_data_in = BUS(G1_mDATAOUT[6], G1_mDATAOUT[7], G1_mDATAOUT[8], G1_mDATAOUT[9]);
KB4_q_b[6]_PORT_A_data_in_reg = DFFE(KB4_q_b[6]_PORT_A_data_in, KB4_q_b[6]_clock_0, , , KB4_q_b[6]_clock_enable_0);
KB4_q_b[6]_PORT_A_address = BUS(EB8_power_modified_counter_values[0], EB8_power_modified_counter_values[1], EB8_power_modified_counter_values[2], EB8_power_modified_counter_values[3], EB8_power_modified_counter_values[4], EB8_power_modified_counter_values[5], EB8_power_modified_counter_values[6], EB8_power_modified_counter_values[7], EB8_power_modified_counter_values[8]);
KB4_q_b[6]_PORT_A_address_reg = DFFE(KB4_q_b[6]_PORT_A_address, KB4_q_b[6]_clock_0, , , KB4_q_b[6]_clock_enable_0);
KB4_q_b[6]_PORT_B_address = BUS(EB7_power_modified_counter_values[0], EB7_power_modified_counter_values[1], EB7_power_modified_counter_values[2], EB7_power_modified_counter_values[3], EB7_power_modified_counter_values[4], EB7_power_modified_counter_values[5], EB7_power_modified_counter_values[6], EB7_power_modified_counter_values[7], EB7_power_modified_counter_values[8]);
KB4_q_b[6]_PORT_B_address_reg = DFFE(KB4_q_b[6]_PORT_B_address, KB4_q_b[6]_clock_1, , , KB4_q_b[6]_clock_enable_1);
KB4_q_b[6]_PORT_A_write_enable = VCC;
KB4_q_b[6]_PORT_A_write_enable_reg = DFFE(KB4_q_b[6]_PORT_A_write_enable, KB4_q_b[6]_clock_0, , , KB4_q_b[6]_clock_enable_0);
KB4_q_b[6]_PORT_B_read_enable = VCC;
KB4_q_b[6]_PORT_B_read_enable_reg = DFFE(KB4_q_b[6]_PORT_B_read_enable, KB4_q_b[6]_clock_1, , , KB4_q_b[6]_clock_enable_1);
KB4_q_b[6]_clock_0 = GLOBAL(LB1__clk0);
KB4_q_b[6]_clock_1 = GLOBAL(CCD_MCLK);
KB4_q_b[6]_clock_enable_0 = W4L2;
KB4_q_b[6]_clock_enable_1 = W4L1;
KB4_q_b[6]_PORT_B_data_out = MEMORY(KB4_q_b[6]_PORT_A_data_in_reg, , KB4_q_b[6]_PORT_A_address_reg, KB4_q_b[6]_PORT_B_address_reg, KB4_q_b[6]_PORT_A_write_enable_reg, KB4_q_b[6]_PORT_B_read_enable_reg, , , KB4_q_b[6]_clock_0, KB4_q_b[6]_clock_1, KB4_q_b[6]_clock_enable_0, KB4_q_b[6]_clock_enable_1, , );
KB4_q_b[7] = KB4_q_b[6]_PORT_B_data_out[1];


--C1L54 is VGA_Controller:u1|LessThan~1171 at LC_X26_Y13_N0
--operation mode is normal

C1L54 = C1_H_Cont[9] & C1_H_Cont[8] & (C1_H_Cont[7] # !C1L16);


--C1L55 is VGA_Controller:u1|LessThan~1172 at LC_X27_Y13_N5
--operation mode is normal

C1L55 = !C1_V_Cont[7] & !C1_V_Cont[6] & !C1_V_Cont[8] & !C1_V_Cont[5];


--C1_V_Cont[0] is VGA_Controller:u1|V_Cont[0] at LC_X27_Y12_N0
--operation mode is arithmetic

C1_V_Cont[0]_lut_out = !C1_V_Cont[0];
C1_V_Cont[0] = DFFEAS(C1_V_Cont[0]_lut_out, GLOBAL(CCD_MCLK), D1_oRST_2, , C1L20, , , C1L57, );

--C1L63 is VGA_Controller:u1|V_Cont[0]~591 at LC_X27_Y12_N0
--operation mode is arithmetic

C1L63_cout_0 = C1_V_Cont[0];
C1L63 = CARRY(C1L63_cout_0);

--C1L64 is VGA_Controller:u1|V_Cont[0]~591COUT1_604 at LC_X27_Y12_N0
--operation mode is arithmetic

C1L64_cout_1 = C1_V_Cont[0];
C1L64 = CARRY(C1L64_cout_1);


--C1L56 is VGA_Controller:u1|LessThan~1173 at LC_X27_Y13_N2
--operation mode is normal

C1L56 = !C1_V_Cont[0] & !C1_V_Cont[1] # !C1_V_Cont[3] # !C1_V_Cont[2];


--C1L57 is VGA_Controller:u1|LessThan~1174 at LC_X27_Y13_N4
--operation mode is normal

C1L57 = C1_V_Cont[9] & (C1_V_Cont[4] # !C1L56 # !C1L55);


--KB3_q_b[11] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[11] at M4K_X17_Y10
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 512, Port B Width: 8
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB3_q_b[11]_PORT_A_data_in = BUS(G1_mDATAOUT[11], G1_mDATAOUT[12], G1_mDATAOUT[13], G1_mDATAOUT[14], G1_mDATAOUT[6], G1_mDATAOUT[7], G1_mDATAOUT[8], G1_mDATAOUT[9]);
KB3_q_b[11]_PORT_A_data_in_reg = DFFE(KB3_q_b[11]_PORT_A_data_in, KB3_q_b[11]_clock_0, , , KB3_q_b[11]_clock_enable_0);
KB3_q_b[11]_PORT_A_address = BUS(EB6_power_modified_counter_values[0], EB6_power_modified_counter_values[1], EB6_power_modified_counter_values[2], EB6_power_modified_counter_values[3], EB6_power_modified_counter_values[4], EB6_power_modified_counter_values[5], EB6_power_modified_counter_values[6], EB6_power_modified_counter_values[7], EB6_power_modified_counter_values[8]);
KB3_q_b[11]_PORT_A_address_reg = DFFE(KB3_q_b[11]_PORT_A_address, KB3_q_b[11]_clock_0, , , KB3_q_b[11]_clock_enable_0);
KB3_q_b[11]_PORT_B_address = BUS(EB5_power_modified_counter_values[0], EB5_power_modified_counter_values[1], EB5_power_modified_counter_values[2], EB5_power_modified_counter_values[3], EB5_power_modified_counter_values[4], EB5_power_modified_counter_values[5], EB5_power_modified_counter_values[6], EB5_power_modified_counter_values[7], EB5_power_modified_counter_values[8]);
KB3_q_b[11]_PORT_B_address_reg = DFFE(KB3_q_b[11]_PORT_B_address, KB3_q_b[11]_clock_1, , , KB3_q_b[11]_clock_enable_1);
KB3_q_b[11]_PORT_A_write_enable = VCC;
KB3_q_b[11]_PORT_A_write_enable_reg = DFFE(KB3_q_b[11]_PORT_A_write_enable, KB3_q_b[11]_clock_0, , , KB3_q_b[11]_clock_enable_0);
KB3_q_b[11]_PORT_B_read_enable = VCC;
KB3_q_b[11]_PORT_B_read_enable_reg = DFFE(KB3_q_b[11]_PORT_B_read_enable, KB3_q_b[11]_clock_1, , , KB3_q_b[11]_clock_enable_1);
KB3_q_b[11]_clock_0 = GLOBAL(LB1__clk0);
KB3_q_b[11]_clock_1 = GLOBAL(CCD_MCLK);
KB3_q_b[11]_clock_enable_0 = W3L2;
KB3_q_b[11]_clock_enable_1 = W3L1;
KB3_q_b[11]_PORT_B_data_out = MEMORY(KB3_q_b[11]_PORT_A_data_in_reg, , KB3_q_b[11]_PORT_A_address_reg, KB3_q_b[11]_PORT_B_address_reg, KB3_q_b[11]_PORT_A_write_enable_reg, KB3_q_b[11]_PORT_B_read_enable_reg, , , KB3_q_b[11]_clock_0, KB3_q_b[11]_clock_1, KB3_q_b[11]_clock_enable_0, KB3_q_b[11]_clock_enable_1, , );
KB3_q_b[11] = KB3_q_b[11]_PORT_B_data_out[0];

--KB3_q_b[9] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[9] at M4K_X17_Y10
KB3_q_b[11]_PORT_A_data_in = BUS(G1_mDATAOUT[11], G1_mDATAOUT[12], G1_mDATAOUT[13], G1_mDATAOUT[14], G1_mDATAOUT[6], G1_mDATAOUT[7], G1_mDATAOUT[8], G1_mDATAOUT[9]);
KB3_q_b[11]_PORT_A_data_in_reg = DFFE(KB3_q_b[11]_PORT_A_data_in, KB3_q_b[11]_clock_0, , , KB3_q_b[11]_clock_enable_0);
KB3_q_b[11]_PORT_A_address = BUS(EB6_power_modified_counter_values[0], EB6_power_modified_counter_values[1], EB6_power_modified_counter_values[2], EB6_power_modified_counter_values[3], EB6_power_modified_counter_values[4], EB6_power_modified_counter_values[5], EB6_power_modified_counter_values[6], EB6_power_modified_counter_values[7], EB6_power_modified_counter_values[8]);
KB3_q_b[11]_PORT_A_address_reg = DFFE(KB3_q_b[11]_PORT_A_address, KB3_q_b[11]_clock_0, , , KB3_q_b[11]_clock_enable_0);
KB3_q_b[11]_PORT_B_address = BUS(EB5_power_modified_counter_values[0], EB5_power_modified_counter_values[1], EB5_power_modified_counter_values[2], EB5_power_modified_counter_values[3], EB5_power_modified_counter_values[4], EB5_power_modified_counter_values[5], EB5_power_modified_counter_values[6], EB5_power_modified_counter_values[7], EB5_power_modified_counter_values[8]);
KB3_q_b[11]_PORT_B_address_reg = DFFE(KB3_q_b[11]_PORT_B_address, KB3_q_b[11]_clock_1, , , KB3_q_b[11]_clock_enable_1);
KB3_q_b[11]_PORT_A_write_enable = VCC;
KB3_q_b[11]_PORT_A_write_enable_reg = DFFE(KB3_q_b[11]_PORT_A_write_enable, KB3_q_b[11]_clock_0, , , KB3_q_b[11]_clock_enable_0);
KB3_q_b[11]_PORT_B_read_enable = VCC;
KB3_q_b[11]_PORT_B_read_enable_reg = DFFE(KB3_q_b[11]_PORT_B_read_enable, KB3_q_b[11]_clock_1, , , KB3_q_b[11]_clock_enable_1);
KB3_q_b[11]_clock_0 = GLOBAL(LB1__clk0);
KB3_q_b[11]_clock_1 = GLOBAL(CCD_MCLK);
KB3_q_b[11]_clock_enable_0 = W3L2;
KB3_q_b[11]_clock_enable_1 = W3L1;
KB3_q_b[11]_PORT_B_data_out = MEMORY(KB3_q_b[11]_PORT_A_data_in_reg, , KB3_q_b[11]_PORT_A_address_reg, KB3_q_b[11]_PORT_B_address_reg, KB3_q_b[11]_PORT_A_write_enable_reg, KB3_q_b[11]_PORT_B_read_enable_reg, , , KB3_q_b[11]_clock_0, KB3_q_b[11]_clock_1, KB3_q_b[11]_clock_enable_0, KB3_q_b[11]_clock_enable_1, , );
KB3_q_b[9] = KB3_q_b[11]_PORT_B_data_out[7];

--KB3_q_b[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[8] at M4K_X17_Y10
KB3_q_b[11]_PORT_A_data_in = BUS(G1_mDATAOUT[11], G1_mDATAOUT[12], G1_mDATAOUT[13], G1_mDATAOUT[14], G1_mDATAOUT[6], G1_mDATAOUT[7], G1_mDATAOUT[8], G1_mDATAOUT[9]);
KB3_q_b[11]_PORT_A_data_in_reg = DFFE(KB3_q_b[11]_PORT_A_data_in, KB3_q_b[11]_clock_0, , , KB3_q_b[11]_clock_enable_0);
KB3_q_b[11]_PORT_A_address = BUS(EB6_power_modified_counter_values[0], EB6_power_modified_counter_values[1], EB6_power_modified_counter_values[2], EB6_power_modified_counter_values[3], EB6_power_modified_counter_values[4], EB6_power_modified_counter_values[5], EB6_power_modified_counter_values[6], EB6_power_modified_counter_values[7], EB6_power_modified_counter_values[8]);
KB3_q_b[11]_PORT_A_address_reg = DFFE(KB3_q_b[11]_PORT_A_address, KB3_q_b[11]_clock_0, , , KB3_q_b[11]_clock_enable_0);
KB3_q_b[11]_PORT_B_address = BUS(EB5_power_modified_counter_values[0], EB5_power_modified_counter_values[1], EB5_power_modified_counter_values[2], EB5_power_modified_counter_values[3], EB5_power_modified_counter_values[4], EB5_power_modified_counter_values[5], EB5_power_modified_counter_values[6], EB5_power_modified_counter_values[7], EB5_power_modified_counter_values[8]);
KB3_q_b[11]_PORT_B_address_reg = DFFE(KB3_q_b[11]_PORT_B_address, KB3_q_b[11]_clock_1, , , KB3_q_b[11]_clock_enable_1);
KB3_q_b[11]_PORT_A_write_enable = VCC;
KB3_q_b[11]_PORT_A_write_enable_reg = DFFE(KB3_q_b[11]_PORT_A_write_enable, KB3_q_b[11]_clock_0, , , KB3_q_b[11]_clock_enable_0);
KB3_q_b[11]_PORT_B_read_enable = VCC;
KB3_q_b[11]_PORT_B_read_enable_reg = DFFE(KB3_q_b[11]_PORT_B_read_enable, KB3_q_b[11]_clock_1, , , KB3_q_b[11]_clock_enable_1);
KB3_q_b[11]_clock_0 = GLOBAL(LB1__clk0);
KB3_q_b[11]_clock_1 = GLOBAL(CCD_MCLK);
KB3_q_b[11]_clock_enable_0 = W3L2;
KB3_q_b[11]_clock_enable_1 = W3L1;
KB3_q_b[11]_PORT_B_data_out = MEMORY(KB3_q_b[11]_PORT_A_data_in_reg, , KB3_q_b[11]_PORT_A_address_reg, KB3_q_b[11]_PORT_B_address_reg, KB3_q_b[11]_PORT_A_write_enable_reg, KB3_q_b[11]_PORT_B_read_enable_reg, , , KB3_q_b[11]_clock_0, KB3_q_b[11]_clock_1, KB3_q_b[11]_clock_enable_0, KB3_q_b[11]_clock_enable_1, , );
KB3_q_b[8] = KB3_q_b[11]_PORT_B_data_out[6];

--KB3_q_b[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[7] at M4K_X17_Y10
KB3_q_b[11]_PORT_A_data_in = BUS(G1_mDATAOUT[11], G1_mDATAOUT[12], G1_mDATAOUT[13], G1_mDATAOUT[14], G1_mDATAOUT[6], G1_mDATAOUT[7], G1_mDATAOUT[8], G1_mDATAOUT[9]);
KB3_q_b[11]_PORT_A_data_in_reg = DFFE(KB3_q_b[11]_PORT_A_data_in, KB3_q_b[11]_clock_0, , , KB3_q_b[11]_clock_enable_0);
KB3_q_b[11]_PORT_A_address = BUS(EB6_power_modified_counter_values[0], EB6_power_modified_counter_values[1], EB6_power_modified_counter_values[2], EB6_power_modified_counter_values[3], EB6_power_modified_counter_values[4], EB6_power_modified_counter_values[5], EB6_power_modified_counter_values[6], EB6_power_modified_counter_values[7], EB6_power_modified_counter_values[8]);
KB3_q_b[11]_PORT_A_address_reg = DFFE(KB3_q_b[11]_PORT_A_address, KB3_q_b[11]_clock_0, , , KB3_q_b[11]_clock_enable_0);
KB3_q_b[11]_PORT_B_address = BUS(EB5_power_modified_counter_values[0], EB5_power_modified_counter_values[1], EB5_power_modified_counter_values[2], EB5_power_modified_counter_values[3], EB5_power_modified_counter_values[4], EB5_power_modified_counter_values[5], EB5_power_modified_counter_values[6], EB5_power_modified_counter_values[7], EB5_power_modified_counter_values[8]);
KB3_q_b[11]_PORT_B_address_reg = DFFE(KB3_q_b[11]_PORT_B_address, KB3_q_b[11]_clock_1, , , KB3_q_b[11]_clock_enable_1);
KB3_q_b[11]_PORT_A_write_enable = VCC;
KB3_q_b[11]_PORT_A_write_enable_reg = DFFE(KB3_q_b[11]_PORT_A_write_enable, KB3_q_b[11]_clock_0, , , KB3_q_b[11]_clock_enable_0);
KB3_q_b[11]_PORT_B_read_enable = VCC;
KB3_q_b[11]_PORT_B_read_enable_reg = DFFE(KB3_q_b[11]_PORT_B_read_enable, KB3_q_b[11]_clock_1, , , KB3_q_b[11]_clock_enable_1);
KB3_q_b[11]_clock_0 = GLOBAL(LB1__clk0);
KB3_q_b[11]_clock_1 = GLOBAL(CCD_MCLK);
KB3_q_b[11]_clock_enable_0 = W3L2;
KB3_q_b[11]_clock_enable_1 = W3L1;
KB3_q_b[11]_PORT_B_data_out = MEMORY(KB3_q_b[11]_PORT_A_data_in_reg, , KB3_q_b[11]_PORT_A_address_reg, KB3_q_b[11]_PORT_B_address_reg, KB3_q_b[11]_PORT_A_write_enable_reg, KB3_q_b[11]_PORT_B_read_enable_reg, , , KB3_q_b[11]_clock_0, KB3_q_b[11]_clock_1, KB3_q_b[11]_clock_enable_0, KB3_q_b[11]_clock_enable_1, , );
KB3_q_b[7] = KB3_q_b[11]_PORT_B_data_out[5];

--KB3_q_b[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[6] at M4K_X17_Y10
KB3_q_b[11]_PORT_A_data_in = BUS(G1_mDATAOUT[11], G1_mDATAOUT[12], G1_mDATAOUT[13], G1_mDATAOUT[14], G1_mDATAOUT[6], G1_mDATAOUT[7], G1_mDATAOUT[8], G1_mDATAOUT[9]);
KB3_q_b[11]_PORT_A_data_in_reg = DFFE(KB3_q_b[11]_PORT_A_data_in, KB3_q_b[11]_clock_0, , , KB3_q_b[11]_clock_enable_0);
KB3_q_b[11]_PORT_A_address = BUS(EB6_power_modified_counter_values[0], EB6_power_modified_counter_values[1], EB6_power_modified_counter_values[2], EB6_power_modified_counter_values[3], EB6_power_modified_counter_values[4], EB6_power_modified_counter_values[5], EB6_power_modified_counter_values[6], EB6_power_modified_counter_values[7], EB6_power_modified_counter_values[8]);
KB3_q_b[11]_PORT_A_address_reg = DFFE(KB3_q_b[11]_PORT_A_address, KB3_q_b[11]_clock_0, , , KB3_q_b[11]_clock_enable_0);
KB3_q_b[11]_PORT_B_address = BUS(EB5_power_modified_counter_values[0], EB5_power_modified_counter_values[1], EB5_power_modified_counter_values[2], EB5_power_modified_counter_values[3], EB5_power_modified_counter_values[4], EB5_power_modified_counter_values[5], EB5_power_modified_counter_values[6], EB5_power_modified_counter_values[7], EB5_power_modified_counter_values[8]);
KB3_q_b[11]_PORT_B_address_reg = DFFE(KB3_q_b[11]_PORT_B_address, KB3_q_b[11]_clock_1, , , KB3_q_b[11]_clock_enable_1);
KB3_q_b[11]_PORT_A_write_enable = VCC;
KB3_q_b[11]_PORT_A_write_enable_reg = DFFE(KB3_q_b[11]_PORT_A_write_enable, KB3_q_b[11]_clock_0, , , KB3_q_b[11]_clock_enable_0);
KB3_q_b[11]_PORT_B_read_enable = VCC;
KB3_q_b[11]_PORT_B_read_enable_reg = DFFE(KB3_q_b[11]_PORT_B_read_enable, KB3_q_b[11]_clock_1, , , KB3_q_b[11]_clock_enable_1);
KB3_q_b[11]_clock_0 = GLOBAL(LB1__clk0);
KB3_q_b[11]_clock_1 = GLOBAL(CCD_MCLK);
KB3_q_b[11]_clock_enable_0 = W3L2;
KB3_q_b[11]_clock_enable_1 = W3L1;
KB3_q_b[11]_PORT_B_data_out = MEMORY(KB3_q_b[11]_PORT_A_data_in_reg, , KB3_q_b[11]_PORT_A_address_reg, KB3_q_b[11]_PORT_B_address_reg, KB3_q_b[11]_PORT_A_write_enable_reg, KB3_q_b[11]_PORT_B_read_enable_reg, , , KB3_q_b[11]_clock_0, KB3_q_b[11]_clock_1, KB3_q_b[11]_clock_enable_0, KB3_q_b[11]_clock_enable_1, , );
KB3_q_b[6] = KB3_q_b[11]_PORT_B_data_out[4];

--KB3_q_b[14] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[14] at M4K_X17_Y10
KB3_q_b[11]_PORT_A_data_in = BUS(G1_mDATAOUT[11], G1_mDATAOUT[12], G1_mDATAOUT[13], G1_mDATAOUT[14], G1_mDATAOUT[6], G1_mDATAOUT[7], G1_mDATAOUT[8], G1_mDATAOUT[9]);
KB3_q_b[11]_PORT_A_data_in_reg = DFFE(KB3_q_b[11]_PORT_A_data_in, KB3_q_b[11]_clock_0, , , KB3_q_b[11]_clock_enable_0);
KB3_q_b[11]_PORT_A_address = BUS(EB6_power_modified_counter_values[0], EB6_power_modified_counter_values[1], EB6_power_modified_counter_values[2], EB6_power_modified_counter_values[3], EB6_power_modified_counter_values[4], EB6_power_modified_counter_values[5], EB6_power_modified_counter_values[6], EB6_power_modified_counter_values[7], EB6_power_modified_counter_values[8]);
KB3_q_b[11]_PORT_A_address_reg = DFFE(KB3_q_b[11]_PORT_A_address, KB3_q_b[11]_clock_0, , , KB3_q_b[11]_clock_enable_0);
KB3_q_b[11]_PORT_B_address = BUS(EB5_power_modified_counter_values[0], EB5_power_modified_counter_values[1], EB5_power_modified_counter_values[2], EB5_power_modified_counter_values[3], EB5_power_modified_counter_values[4], EB5_power_modified_counter_values[5], EB5_power_modified_counter_values[6], EB5_power_modified_counter_values[7], EB5_power_modified_counter_values[8]);
KB3_q_b[11]_PORT_B_address_reg = DFFE(KB3_q_b[11]_PORT_B_address, KB3_q_b[11]_clock_1, , , KB3_q_b[11]_clock_enable_1);
KB3_q_b[11]_PORT_A_write_enable = VCC;
KB3_q_b[11]_PORT_A_write_enable_reg = DFFE(KB3_q_b[11]_PORT_A_write_enable, KB3_q_b[11]_clock_0, , , KB3_q_b[11]_clock_enable_0);
KB3_q_b[11]_PORT_B_read_enable = VCC;
KB3_q_b[11]_PORT_B_read_enable_reg = DFFE(KB3_q_b[11]_PORT_B_read_enable, KB3_q_b[11]_clock_1, , , KB3_q_b[11]_clock_enable_1);
KB3_q_b[11]_clock_0 = GLOBAL(LB1__clk0);
KB3_q_b[11]_clock_1 = GLOBAL(CCD_MCLK);
KB3_q_b[11]_clock_enable_0 = W3L2;
KB3_q_b[11]_clock_enable_1 = W3L1;
KB3_q_b[11]_PORT_B_data_out = MEMORY(KB3_q_b[11]_PORT_A_data_in_reg, , KB3_q_b[11]_PORT_A_address_reg, KB3_q_b[11]_PORT_B_address_reg, KB3_q_b[11]_PORT_A_write_enable_reg, KB3_q_b[11]_PORT_B_read_enable_reg, , , KB3_q_b[11]_clock_0, KB3_q_b[11]_clock_1, KB3_q_b[11]_clock_enable_0, KB3_q_b[11]_clock_enable_1, , );
KB3_q_b[14] = KB3_q_b[11]_PORT_B_data_out[3];

--KB3_q_b[13] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[13] at M4K_X17_Y10
KB3_q_b[11]_PORT_A_data_in = BUS(G1_mDATAOUT[11], G1_mDATAOUT[12], G1_mDATAOUT[13], G1_mDATAOUT[14], G1_mDATAOUT[6], G1_mDATAOUT[7], G1_mDATAOUT[8], G1_mDATAOUT[9]);
KB3_q_b[11]_PORT_A_data_in_reg = DFFE(KB3_q_b[11]_PORT_A_data_in, KB3_q_b[11]_clock_0, , , KB3_q_b[11]_clock_enable_0);
KB3_q_b[11]_PORT_A_address = BUS(EB6_power_modified_counter_values[0], EB6_power_modified_counter_values[1], EB6_power_modified_counter_values[2], EB6_power_modified_counter_values[3], EB6_power_modified_counter_values[4], EB6_power_modified_counter_values[5], EB6_power_modified_counter_values[6], EB6_power_modified_counter_values[7], EB6_power_modified_counter_values[8]);
KB3_q_b[11]_PORT_A_address_reg = DFFE(KB3_q_b[11]_PORT_A_address, KB3_q_b[11]_clock_0, , , KB3_q_b[11]_clock_enable_0);
KB3_q_b[11]_PORT_B_address = BUS(EB5_power_modified_counter_values[0], EB5_power_modified_counter_values[1], EB5_power_modified_counter_values[2], EB5_power_modified_counter_values[3], EB5_power_modified_counter_values[4], EB5_power_modified_counter_values[5], EB5_power_modified_counter_values[6], EB5_power_modified_counter_values[7], EB5_power_modified_counter_values[8]);
KB3_q_b[11]_PORT_B_address_reg = DFFE(KB3_q_b[11]_PORT_B_address, KB3_q_b[11]_clock_1, , , KB3_q_b[11]_clock_enable_1);
KB3_q_b[11]_PORT_A_write_enable = VCC;
KB3_q_b[11]_PORT_A_write_enable_reg = DFFE(KB3_q_b[11]_PORT_A_write_enable, KB3_q_b[11]_clock_0, , , KB3_q_b[11]_clock_enable_0);
KB3_q_b[11]_PORT_B_read_enable = VCC;
KB3_q_b[11]_PORT_B_read_enable_reg = DFFE(KB3_q_b[11]_PORT_B_read_enable, KB3_q_b[11]_clock_1, , , KB3_q_b[11]_clock_enable_1);
KB3_q_b[11]_clock_0 = GLOBAL(LB1__clk0);
KB3_q_b[11]_clock_1 = GLOBAL(CCD_MCLK);
KB3_q_b[11]_clock_enable_0 = W3L2;
KB3_q_b[11]_clock_enable_1 = W3L1;
KB3_q_b[11]_PORT_B_data_out = MEMORY(KB3_q_b[11]_PORT_A_data_in_reg, , KB3_q_b[11]_PORT_A_address_reg, KB3_q_b[11]_PORT_B_address_reg, KB3_q_b[11]_PORT_A_write_enable_reg, KB3_q_b[11]_PORT_B_read_enable_reg, , , KB3_q_b[11]_clock_0, KB3_q_b[11]_clock_1, KB3_q_b[11]_clock_enable_0, KB3_q_b[11]_clock_enable_1, , );
KB3_q_b[13] = KB3_q_b[11]_PORT_B_data_out[2];

--KB3_q_b[12] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[12] at M4K_X17_Y10
KB3_q_b[11]_PORT_A_data_in = BUS(G1_mDATAOUT[11], G1_mDATAOUT[12], G1_mDATAOUT[13], G1_mDATAOUT[14], G1_mDATAOUT[6], G1_mDATAOUT[7], G1_mDATAOUT[8], G1_mDATAOUT[9]);
KB3_q_b[11]_PORT_A_data_in_reg = DFFE(KB3_q_b[11]_PORT_A_data_in, KB3_q_b[11]_clock_0, , , KB3_q_b[11]_clock_enable_0);
KB3_q_b[11]_PORT_A_address = BUS(EB6_power_modified_counter_values[0], EB6_power_modified_counter_values[1], EB6_power_modified_counter_values[2], EB6_power_modified_counter_values[3], EB6_power_modified_counter_values[4], EB6_power_modified_counter_values[5], EB6_power_modified_counter_values[6], EB6_power_modified_counter_values[7], EB6_power_modified_counter_values[8]);
KB3_q_b[11]_PORT_A_address_reg = DFFE(KB3_q_b[11]_PORT_A_address, KB3_q_b[11]_clock_0, , , KB3_q_b[11]_clock_enable_0);
KB3_q_b[11]_PORT_B_address = BUS(EB5_power_modified_counter_values[0], EB5_power_modified_counter_values[1], EB5_power_modified_counter_values[2], EB5_power_modified_counter_values[3], EB5_power_modified_counter_values[4], EB5_power_modified_counter_values[5], EB5_power_modified_counter_values[6], EB5_power_modified_counter_values[7], EB5_power_modified_counter_values[8]);
KB3_q_b[11]_PORT_B_address_reg = DFFE(KB3_q_b[11]_PORT_B_address, KB3_q_b[11]_clock_1, , , KB3_q_b[11]_clock_enable_1);
KB3_q_b[11]_PORT_A_write_enable = VCC;
KB3_q_b[11]_PORT_A_write_enable_reg = DFFE(KB3_q_b[11]_PORT_A_write_enable, KB3_q_b[11]_clock_0, , , KB3_q_b[11]_clock_enable_0);
KB3_q_b[11]_PORT_B_read_enable = VCC;
KB3_q_b[11]_PORT_B_read_enable_reg = DFFE(KB3_q_b[11]_PORT_B_read_enable, KB3_q_b[11]_clock_1, , , KB3_q_b[11]_clock_enable_1);
KB3_q_b[11]_clock_0 = GLOBAL(LB1__clk0);
KB3_q_b[11]_clock_1 = GLOBAL(CCD_MCLK);
KB3_q_b[11]_clock_enable_0 = W3L2;
KB3_q_b[11]_clock_enable_1 = W3L1;
KB3_q_b[11]_PORT_B_data_out = MEMORY(KB3_q_b[11]_PORT_A_data_in_reg, , KB3_q_b[11]_PORT_A_address_reg, KB3_q_b[11]_PORT_B_address_reg, KB3_q_b[11]_PORT_A_write_enable_reg, KB3_q_b[11]_PORT_B_read_enable_reg, , , KB3_q_b[11]_clock_0, KB3_q_b[11]_clock_1, KB3_q_b[11]_clock_enable_0, KB3_q_b[11]_clock_enable_1, , );
KB3_q_b[12] = KB3_q_b[11]_PORT_B_data_out[1];


--G1L164 is Sdram_Control_4Port:u6|ST[9]~2366 at LC_X19_Y10_N1
--operation mode is normal

G1L164 = !G1L113 & !G1L34 & G1L125 & G1L211;

--G1L173Q is Sdram_Control_4Port:u6|ST[9]~2413 at LC_X19_Y10_N1
--operation mode is normal

G1L173Q = DFFEAS(G1L164, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L154 is Sdram_Control_4Port:u6|ST[7]~2383 at LC_X19_Y10_N5
--operation mode is normal

G1L154 = !G1L113 & !G1L34 & G1L125 & G1L212;

--G1L156Q is Sdram_Control_4Port:u6|ST[7]~2419 at LC_X19_Y10_N5
--operation mode is normal

G1L156Q = DFFEAS(G1L154, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L149 is Sdram_Control_4Port:u6|ST[6]~2381 at LC_X19_Y10_N3
--operation mode is normal

G1L149 = !G1L113 & !G1L34 & G1L125 & G1L215;

--G1L151Q is Sdram_Control_4Port:u6|ST[6]~2418 at LC_X19_Y10_N3
--operation mode is normal

G1L151Q = DFFEAS(G1L149, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L144 is Sdram_Control_4Port:u6|ST[5]~2379 at LC_X19_Y10_N2
--operation mode is normal

G1L144 = !G1L113 & !G1L34 & G1L125 & G1L218;

--G1L146Q is Sdram_Control_4Port:u6|ST[5]~2417 at LC_X19_Y10_N2
--operation mode is normal

G1L146Q = DFFEAS(G1L144, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L175Q is Sdram_Control_4Port:u6|ST[9]~2517 at LC_X19_Y10_N9
--operation mode is normal

G1L175Q_lut_out = G1L164 # G1L154 # G1L144 # G1L149;
G1L175Q = DFFEAS(G1L175Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L141Q is Sdram_Control_4Port:u6|ST[4]~2416 at LC_X19_Y10_N7
--operation mode is normal

G1L141Q_lut_out = G1L221 & !G1L34 & G1L125 & !G1L113;
G1L141Q = DFFEAS(G1L141Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L136Q is Sdram_Control_4Port:u6|ST[3]~2415 at LC_X19_Y10_N6
--operation mode is normal

G1L136Q_lut_out = !G1L113 & G1L125 & !G1L34 & G1L223;
G1L136Q = DFFEAS(G1L136Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L161Q is Sdram_Control_4Port:u6|ST[8]~2414 at LC_X16_Y10_N1
--operation mode is normal

G1L161Q_lut_out = !G1L113 & G1L125 & G1L226 & !G1L34;
G1L161Q = DFFEAS(G1L161Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L29 is Sdram_Control_4Port:u6|Equal~1113 at LC_X19_Y10_N8
--operation mode is normal

G1L29 = !G1L141Q & !G1L161Q & !G1L175Q & !G1L136Q;


--G1L116Q is Sdram_Control_4Port:u6|ST[0]~2386 at LC_X20_Y9_N2
--operation mode is normal

G1L116Q_lut_out = G1L120Q & G1L116Q # !G1L120Q & (G1L121Q & !G1L167Q);
G1L116Q = DFFEAS(G1L116Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L174Q is Sdram_Control_4Port:u6|ST[9]~2420 at LC_X16_Y10_N8
--operation mode is normal

G1L174Q_lut_out = !G1L113 & (G1L34 # G1L125 & G1L232);
G1L174Q = DFFEAS(G1L174Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L207Q is Sdram_Control_4Port:u6|Write~327 at LC_X16_Y8_N8
--operation mode is normal

G1L207Q_lut_out = !G1L113 & G1L125 & G1L235 & !G1L34;
G1L207Q = DFFEAS(G1L207Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L49 is Sdram_Control_4Port:u6|LessThan~1259 at LC_X16_Y8_N3
--operation mode is normal

G1L49 = !G1L207Q & G1L29 & (!G1L174Q # !G1L117);


--G1L30 is Sdram_Control_4Port:u6|Equal~1114 at LC_X16_Y10_N7
--operation mode is normal

G1L30 = !G1L141Q & !G1L136Q;


--G1L31 is Sdram_Control_4Port:u6|Equal~1115 at LC_X16_Y10_N5
--operation mode is normal

G1L31 = G1L30 & G1L174Q & !G1L175Q & G1L161Q;


--G1_PM_STOP is Sdram_Control_4Port:u6|PM_STOP at LC_X15_Y7_N9
--operation mode is normal

G1_PM_STOP_lut_out = G1L31 & (G1L117 & !G1L207Q);
G1_PM_STOP = DFFEAS(G1_PM_STOP_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L204 is Sdram_Control_4Port:u6|Write~323 at LC_X16_Y8_N5
--operation mode is normal

G1L204 = G1L202 # !G1L206Q & !G1L205Q & G1L203;

--G1L205Q is Sdram_Control_4Port:u6|Write~324 at LC_X16_Y8_N5
--operation mode is normal

G1L205Q = DFFEAS(G1L204, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L91 is Sdram_Control_4Port:u6|Read~465 at LC_X16_Y9_N2
--operation mode is normal

G1L91 = G1L92Q & (G1L93Q $ (!G1L94Q & G1L203)) # !G1L92Q & G1L94Q;

--G1L92Q is Sdram_Control_4Port:u6|Read~466 at LC_X16_Y9_N2
--operation mode is normal

G1L92Q = DFFEAS(G1L91, GLOBAL(LB1__clk0), VCC, , , , , , );


--Q1_WE_N is Sdram_Control_4Port:u6|command:command1|WE_N at LC_X13_Y8_N6
--operation mode is normal

Q1_WE_N_lut_out = Q1_do_refresh # Q1L8 & (Q1_rw_flag # !Q1L28);
Q1_WE_N = DFFEAS(Q1_WE_N_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--Q1_CAS_N is Sdram_Control_4Port:u6|command:command1|CAS_N at LC_X13_Y8_N4
--operation mode is normal

Q1_CAS_N_lut_out = !Q1_do_refresh & (Q1_do_precharge # !Q1L28 & !Q1_do_load_mode);
Q1_CAS_N = DFFEAS(Q1_CAS_N_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--Q1_RAS_N is Sdram_Control_4Port:u6|command:command1|RAS_N at LC_X14_Y8_N0
--operation mode is normal

Q1_RAS_N_lut_out = !Q1_do_refresh & (Q1L11 # Q1L35 & Q1L8);
Q1_RAS_N = DFFEAS(Q1_RAS_N_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--Q1_CS_N[0] is Sdram_Control_4Port:u6|command:command1|CS_N[0] at LC_X15_Y8_N9
--operation mode is normal

Q1_CS_N[0]_lut_out = !Q1_do_initial & R1_SADDR[22] & Q1L8 & !Q1_do_refresh;
Q1_CS_N[0] = DFFEAS(Q1_CS_N[0]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--Q1_BA[0] is Sdram_Control_4Port:u6|command:command1|BA[0] at LC_X14_Y8_N3
--operation mode is normal

Q1_BA[0]_lut_out = R1_SADDR[20] & !Q1_do_load_mode & (!Q1_do_precharge);
Q1_BA[0] = DFFEAS(Q1_BA[0]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--Q1_BA[1] is Sdram_Control_4Port:u6|command:command1|BA[1] at LC_X14_Y8_N4
--operation mode is normal

Q1_BA[1]_lut_out = !Q1_do_precharge & !Q1_do_load_mode & (R1_SADDR[21]);
Q1_BA[1] = DFFEAS(Q1_BA[1]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--Q1_SA[0] is Sdram_Control_4Port:u6|command:command1|SA[0] at LC_X22_Y8_N9
--operation mode is normal

Q1_SA[0]_lut_out = Q1_do_load_mode # R1_SADDR[8] & (Q1_do_writea # Q1_do_reada);
Q1_SA[0] = DFFEAS(Q1_SA[0]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--Q1_SA[1] is Sdram_Control_4Port:u6|command:command1|SA[1] at LC_X22_Y9_N9
--operation mode is normal

Q1_SA[1]_lut_out = Q1_do_load_mode # R1_SADDR[9] & (Q1_do_writea # Q1_do_reada);
Q1_SA[1] = DFFEAS(Q1_SA[1]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--Q1_SA[2] is Sdram_Control_4Port:u6|command:command1|SA[2] at LC_X22_Y9_N8
--operation mode is normal

Q1_SA[2]_lut_out = Q1_do_load_mode # R1_SADDR[10] & (Q1_do_writea # Q1_do_reada);
Q1_SA[2] = DFFEAS(Q1_SA[2]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--Q1_SA[3] is Sdram_Control_4Port:u6|command:command1|SA[3] at LC_X22_Y8_N4
--operation mode is normal

Q1_SA[3]_lut_out = R1_SADDR[11] & !Q1_do_load_mode & (Q1_do_writea # Q1_do_reada);
Q1_SA[3] = DFFEAS(Q1_SA[3]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--Q1_SA[4] is Sdram_Control_4Port:u6|command:command1|SA[4] at LC_X22_Y8_N8
--operation mode is normal

Q1_SA[4]_lut_out = Q1_do_load_mode # R1_SADDR[12] & (Q1_do_writea # Q1_do_reada);
Q1_SA[4] = DFFEAS(Q1_SA[4]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--Q1_SA[5] is Sdram_Control_4Port:u6|command:command1|SA[5] at LC_X22_Y8_N2
--operation mode is normal

Q1_SA[5]_lut_out = Q1_do_load_mode # R1_SADDR[13] & (Q1_do_writea # Q1_do_reada);
Q1_SA[5] = DFFEAS(Q1_SA[5]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--Q1_SA[6] is Sdram_Control_4Port:u6|command:command1|SA[6] at LC_X21_Y8_N4
--operation mode is normal

Q1_SA[6]_lut_out = !Q1_do_load_mode & R1_SADDR[14] & (Q1_do_reada # Q1_do_writea);
Q1_SA[6] = DFFEAS(Q1_SA[6]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--Q1_SA[7] is Sdram_Control_4Port:u6|command:command1|SA[7] at LC_X15_Y7_N3
--operation mode is normal

Q1_SA[7]_lut_out = !Q1_do_load_mode & R1_SADDR[15] & (Q1_do_writea # Q1_do_reada);
Q1_SA[7] = DFFEAS(Q1_SA[7]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--Q1_SA[8] is Sdram_Control_4Port:u6|command:command1|SA[8] at LC_X15_Y7_N7
--operation mode is normal

Q1_SA[8]_lut_out = !Q1_do_load_mode & R1_SADDR[16] & (Q1_do_writea # Q1_do_reada);
Q1_SA[8] = DFFEAS(Q1_SA[8]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--Q1_SA[9] is Sdram_Control_4Port:u6|command:command1|SA[9] at LC_X15_Y7_N2
--operation mode is normal

Q1_SA[9]_lut_out = !Q1_do_load_mode & R1_SADDR[17] & (Q1_do_writea # Q1_do_reada);
Q1_SA[9] = DFFEAS(Q1_SA[9]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--Q1_SA[10] is Sdram_Control_4Port:u6|command:command1|SA[10] at LC_X14_Y8_N7
--operation mode is normal

Q1_SA[10]_lut_out = !Q1_do_precharge & !Q1_do_rw & !Q1L35 & R1_SADDR[18];
Q1_SA[10] = DFFEAS(Q1_SA[10]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , Q1_do_load_mode, );


--Q1_SA[11] is Sdram_Control_4Port:u6|command:command1|SA[11] at LC_X15_Y7_N5
--operation mode is normal

Q1_SA[11]_lut_out = !Q1_do_load_mode & R1_SADDR[19] & (Q1_do_writea # Q1_do_reada);
Q1_SA[11] = DFFEAS(Q1_SA[11]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--E1L65 is CCD_Capture:u3|X_Cont[4]~631 at LC_X22_Y16_N0
--operation mode is normal

E1L65 = !E1_mCCD_FVAL # !E1L48;


--D1_Cont[21] is Reset_Delay:u2|Cont[21] at LC_X24_Y11_N5
--operation mode is normal

D1_Cont[21]_carry_eqn = D1L59;
D1_Cont[21]_lut_out = D1_Cont[21]_carry_eqn $ D1_Cont[21];
D1_Cont[21] = DFFEAS(D1_Cont[21]_lut_out, GLOBAL(OSC_50), KEY[0], , D1L68, , , , );


--D1_Cont[20] is Reset_Delay:u2|Cont[20] at LC_X24_Y11_N4
--operation mode is arithmetic

D1_Cont[20]_carry_eqn = (!D1L45 & D1L56) # (D1L45 & D1L57);
D1_Cont[20]_lut_out = D1_Cont[20] $ !D1_Cont[20]_carry_eqn;
D1_Cont[20] = DFFEAS(D1_Cont[20]_lut_out, GLOBAL(OSC_50), KEY[0], , D1L68, , , , );

--D1L59 is Reset_Delay:u2|Cont[20]~1019 at LC_X24_Y11_N4
--operation mode is arithmetic

D1L59 = CARRY(D1_Cont[20] & !D1L57);


--D1_Cont[2] is Reset_Delay:u2|Cont[2] at LC_X24_Y13_N6
--operation mode is arithmetic

D1_Cont[2]_carry_eqn = (!D1L3 & D1L5) # (D1L3 & D1L6);
D1_Cont[2]_lut_out = D1_Cont[2] $ (!D1_Cont[2]_carry_eqn);
D1_Cont[2] = DFFEAS(D1_Cont[2]_lut_out, GLOBAL(OSC_50), KEY[0], , D1L68, , , , );

--D1L8 is Reset_Delay:u2|Cont[2]~1023 at LC_X24_Y13_N6
--operation mode is arithmetic

D1L8_cout_0 = D1_Cont[2] & (!D1L5);
D1L8 = CARRY(D1L8_cout_0);

--D1L9 is Reset_Delay:u2|Cont[2]~1023COUT1_1122 at LC_X24_Y13_N6
--operation mode is arithmetic

D1L9_cout_1 = D1_Cont[2] & (!D1L6);
D1L9 = CARRY(D1L9_cout_1);


--D1_Cont[3] is Reset_Delay:u2|Cont[3] at LC_X24_Y13_N7
--operation mode is arithmetic

D1_Cont[3]_carry_eqn = (!D1L3 & D1L8) # (D1L3 & D1L9);
D1_Cont[3]_lut_out = D1_Cont[3] $ (D1_Cont[3]_carry_eqn);
D1_Cont[3] = DFFEAS(D1_Cont[3]_lut_out, GLOBAL(OSC_50), KEY[0], , D1L68, , , , );

--D1L11 is Reset_Delay:u2|Cont[3]~1027 at LC_X24_Y13_N7
--operation mode is arithmetic

D1L11_cout_0 = !D1L8 # !D1_Cont[3];
D1L11 = CARRY(D1L11_cout_0);

--D1L12 is Reset_Delay:u2|Cont[3]~1027COUT1_1124 at LC_X24_Y13_N7
--operation mode is arithmetic

D1L12_cout_1 = !D1L9 # !D1_Cont[3];
D1L12 = CARRY(D1L12_cout_1);


--D1_Cont[0] is Reset_Delay:u2|Cont[0] at LC_X24_Y13_N4
--operation mode is arithmetic

D1_Cont[0]_lut_out = !D1_Cont[0];
D1_Cont[0] = DFFEAS(D1_Cont[0]_lut_out, GLOBAL(OSC_50), KEY[0], , D1L68, , , , );

--D1L3 is Reset_Delay:u2|Cont[0]~1031 at LC_X24_Y13_N4
--operation mode is arithmetic

D1L3 = CARRY(D1_Cont[0]);


--D1_Cont[1] is Reset_Delay:u2|Cont[1] at LC_X24_Y13_N5
--operation mode is arithmetic

D1_Cont[1]_carry_eqn = D1L3;
D1_Cont[1]_lut_out = D1_Cont[1] $ D1_Cont[1]_carry_eqn;
D1_Cont[1] = DFFEAS(D1_Cont[1]_lut_out, GLOBAL(OSC_50), KEY[0], , D1L68, , , , );

--D1L5 is Reset_Delay:u2|Cont[1]~1035 at LC_X24_Y13_N5
--operation mode is arithmetic

D1L5_cout_0 = !D1L3 # !D1_Cont[1];
D1L5 = CARRY(D1L5_cout_0);

--D1L6 is Reset_Delay:u2|Cont[1]~1035COUT1_1120 at LC_X24_Y13_N5
--operation mode is arithmetic

D1L6_cout_1 = !D1L3 # !D1_Cont[1];
D1L6 = CARRY(D1L6_cout_1);


--D1L61 is Reset_Delay:u2|Equal~199 at LC_X24_Y10_N1
--operation mode is normal

D1L61 = D1_Cont[0] & D1_Cont[1];


--D1_Cont[4] is Reset_Delay:u2|Cont[4] at LC_X24_Y13_N8
--operation mode is arithmetic

D1_Cont[4]_carry_eqn = (!D1L3 & D1L11) # (D1L3 & D1L12);
D1_Cont[4]_lut_out = D1_Cont[4] $ !D1_Cont[4]_carry_eqn;
D1_Cont[4] = DFFEAS(D1_Cont[4]_lut_out, GLOBAL(OSC_50), KEY[0], , D1L68, , , , );

--D1L14 is Reset_Delay:u2|Cont[4]~1039 at LC_X24_Y13_N8
--operation mode is arithmetic

D1L14_cout_0 = D1_Cont[4] & !D1L11;
D1L14 = CARRY(D1L14_cout_0);

--D1L15 is Reset_Delay:u2|Cont[4]~1039COUT1_1126 at LC_X24_Y13_N8
--operation mode is arithmetic

D1L15_cout_1 = D1_Cont[4] & !D1L12;
D1L15 = CARRY(D1L15_cout_1);


--D1_Cont[5] is Reset_Delay:u2|Cont[5] at LC_X24_Y13_N9
--operation mode is arithmetic

D1_Cont[5]_carry_eqn = (!D1L3 & D1L14) # (D1L3 & D1L15);
D1_Cont[5]_lut_out = D1_Cont[5] $ (D1_Cont[5]_carry_eqn);
D1_Cont[5] = DFFEAS(D1_Cont[5]_lut_out, GLOBAL(OSC_50), KEY[0], , D1L68, , , , );

--D1L17 is Reset_Delay:u2|Cont[5]~1043 at LC_X24_Y13_N9
--operation mode is arithmetic

D1L17 = CARRY(!D1L15 # !D1_Cont[5]);


--D1_Cont[6] is Reset_Delay:u2|Cont[6] at LC_X24_Y12_N0
--operation mode is arithmetic

D1_Cont[6]_carry_eqn = D1L17;
D1_Cont[6]_lut_out = D1_Cont[6] $ !D1_Cont[6]_carry_eqn;
D1_Cont[6] = DFFEAS(D1_Cont[6]_lut_out, GLOBAL(OSC_50), KEY[0], , D1L68, , , , );

--D1L19 is Reset_Delay:u2|Cont[6]~1047 at LC_X24_Y12_N0
--operation mode is arithmetic

D1L19_cout_0 = D1_Cont[6] & !D1L17;
D1L19 = CARRY(D1L19_cout_0);

--D1L20 is Reset_Delay:u2|Cont[6]~1047COUT1_1128 at LC_X24_Y12_N0
--operation mode is arithmetic

D1L20_cout_1 = D1_Cont[6] & !D1L17;
D1L20 = CARRY(D1L20_cout_1);


--D1_Cont[7] is Reset_Delay:u2|Cont[7] at LC_X24_Y12_N1
--operation mode is arithmetic

D1_Cont[7]_carry_eqn = (!D1L17 & D1L19) # (D1L17 & D1L20);
D1_Cont[7]_lut_out = D1_Cont[7] $ (D1_Cont[7]_carry_eqn);
D1_Cont[7] = DFFEAS(D1_Cont[7]_lut_out, GLOBAL(OSC_50), KEY[0], , D1L68, , , , );

--D1L22 is Reset_Delay:u2|Cont[7]~1051 at LC_X24_Y12_N1
--operation mode is arithmetic

D1L22_cout_0 = !D1L19 # !D1_Cont[7];
D1L22 = CARRY(D1L22_cout_0);

--D1L23 is Reset_Delay:u2|Cont[7]~1051COUT1_1130 at LC_X24_Y12_N1
--operation mode is arithmetic

D1L23_cout_1 = !D1L20 # !D1_Cont[7];
D1L23 = CARRY(D1L23_cout_1);


--D1L62 is Reset_Delay:u2|Equal~200 at LC_X24_Y10_N2
--operation mode is normal

D1L62 = D1_Cont[4] & D1_Cont[5] & D1_Cont[7] & D1_Cont[6];


--D1L63 is Reset_Delay:u2|Equal~201 at LC_X24_Y10_N6
--operation mode is normal

D1L63 = D1L61 & D1_Cont[2] & D1L62 & D1_Cont[3];


--D1_Cont[8] is Reset_Delay:u2|Cont[8] at LC_X24_Y12_N2
--operation mode is arithmetic

D1_Cont[8]_carry_eqn = (!D1L17 & D1L22) # (D1L17 & D1L23);
D1_Cont[8]_lut_out = D1_Cont[8] $ (!D1_Cont[8]_carry_eqn);
D1_Cont[8] = DFFEAS(D1_Cont[8]_lut_out, GLOBAL(OSC_50), KEY[0], , D1L68, , , , );

--D1L25 is Reset_Delay:u2|Cont[8]~1055 at LC_X24_Y12_N2
--operation mode is arithmetic

D1L25_cout_0 = D1_Cont[8] & (!D1L22);
D1L25 = CARRY(D1L25_cout_0);

--D1L26 is Reset_Delay:u2|Cont[8]~1055COUT1_1132 at LC_X24_Y12_N2
--operation mode is arithmetic

D1L26_cout_1 = D1_Cont[8] & (!D1L23);
D1L26 = CARRY(D1L26_cout_1);


--D1_Cont[9] is Reset_Delay:u2|Cont[9] at LC_X24_Y12_N3
--operation mode is arithmetic

D1_Cont[9]_carry_eqn = (!D1L17 & D1L25) # (D1L17 & D1L26);
D1_Cont[9]_lut_out = D1_Cont[9] $ D1_Cont[9]_carry_eqn;
D1_Cont[9] = DFFEAS(D1_Cont[9]_lut_out, GLOBAL(OSC_50), KEY[0], , D1L68, , , , );

--D1L28 is Reset_Delay:u2|Cont[9]~1059 at LC_X24_Y12_N3
--operation mode is arithmetic

D1L28_cout_0 = !D1L25 # !D1_Cont[9];
D1L28 = CARRY(D1L28_cout_0);

--D1L29 is Reset_Delay:u2|Cont[9]~1059COUT1_1134 at LC_X24_Y12_N3
--operation mode is arithmetic

D1L29_cout_1 = !D1L26 # !D1_Cont[9];
D1L29 = CARRY(D1L29_cout_1);


--D1_Cont[10] is Reset_Delay:u2|Cont[10] at LC_X24_Y12_N4
--operation mode is arithmetic

D1_Cont[10]_carry_eqn = (!D1L17 & D1L28) # (D1L17 & D1L29);
D1_Cont[10]_lut_out = D1_Cont[10] $ !D1_Cont[10]_carry_eqn;
D1_Cont[10] = DFFEAS(D1_Cont[10]_lut_out, GLOBAL(OSC_50), KEY[0], , D1L68, , , , );

--D1L31 is Reset_Delay:u2|Cont[10]~1063 at LC_X24_Y12_N4
--operation mode is arithmetic

D1L31 = CARRY(D1_Cont[10] & !D1L29);


--D1_Cont[11] is Reset_Delay:u2|Cont[11] at LC_X24_Y12_N5
--operation mode is arithmetic

D1_Cont[11]_carry_eqn = D1L31;
D1_Cont[11]_lut_out = D1_Cont[11] $ D1_Cont[11]_carry_eqn;
D1_Cont[11] = DFFEAS(D1_Cont[11]_lut_out, GLOBAL(OSC_50), KEY[0], , D1L68, , , , );

--D1L33 is Reset_Delay:u2|Cont[11]~1067 at LC_X24_Y12_N5
--operation mode is arithmetic

D1L33_cout_0 = !D1L31 # !D1_Cont[11];
D1L33 = CARRY(D1L33_cout_0);

--D1L34 is Reset_Delay:u2|Cont[11]~1067COUT1_1136 at LC_X24_Y12_N5
--operation mode is arithmetic

D1L34_cout_1 = !D1L31 # !D1_Cont[11];
D1L34 = CARRY(D1L34_cout_1);


--D1L64 is Reset_Delay:u2|Equal~202 at LC_X25_Y13_N2
--operation mode is normal

D1L64 = D1_Cont[10] & D1_Cont[11] & D1_Cont[8] & D1_Cont[9];


--D1_Cont[12] is Reset_Delay:u2|Cont[12] at LC_X24_Y12_N6
--operation mode is arithmetic

D1_Cont[12]_carry_eqn = (!D1L31 & D1L33) # (D1L31 & D1L34);
D1_Cont[12]_lut_out = D1_Cont[12] $ (!D1_Cont[12]_carry_eqn);
D1_Cont[12] = DFFEAS(D1_Cont[12]_lut_out, GLOBAL(OSC_50), KEY[0], , D1L68, , , , );

--D1L36 is Reset_Delay:u2|Cont[12]~1071 at LC_X24_Y12_N6
--operation mode is arithmetic

D1L36_cout_0 = D1_Cont[12] & (!D1L33);
D1L36 = CARRY(D1L36_cout_0);

--D1L37 is Reset_Delay:u2|Cont[12]~1071COUT1_1138 at LC_X24_Y12_N6
--operation mode is arithmetic

D1L37_cout_1 = D1_Cont[12] & (!D1L34);
D1L37 = CARRY(D1L37_cout_1);


--D1_Cont[13] is Reset_Delay:u2|Cont[13] at LC_X24_Y12_N7
--operation mode is arithmetic

D1_Cont[13]_carry_eqn = (!D1L31 & D1L36) # (D1L31 & D1L37);
D1_Cont[13]_lut_out = D1_Cont[13] $ (D1_Cont[13]_carry_eqn);
D1_Cont[13] = DFFEAS(D1_Cont[13]_lut_out, GLOBAL(OSC_50), KEY[0], , D1L68, , , , );

--D1L39 is Reset_Delay:u2|Cont[13]~1075 at LC_X24_Y12_N7
--operation mode is arithmetic

D1L39_cout_0 = !D1L36 # !D1_Cont[13];
D1L39 = CARRY(D1L39_cout_0);

--D1L40 is Reset_Delay:u2|Cont[13]~1075COUT1_1140 at LC_X24_Y12_N7
--operation mode is arithmetic

D1L40_cout_1 = !D1L37 # !D1_Cont[13];
D1L40 = CARRY(D1L40_cout_1);


--D1_Cont[14] is Reset_Delay:u2|Cont[14] at LC_X24_Y12_N8
--operation mode is arithmetic

D1_Cont[14]_carry_eqn = (!D1L31 & D1L39) # (D1L31 & D1L40);
D1_Cont[14]_lut_out = D1_Cont[14] $ !D1_Cont[14]_carry_eqn;
D1_Cont[14] = DFFEAS(D1_Cont[14]_lut_out, GLOBAL(OSC_50), KEY[0], , D1L68, , , , );

--D1L42 is Reset_Delay:u2|Cont[14]~1079 at LC_X24_Y12_N8
--operation mode is arithmetic

D1L42_cout_0 = D1_Cont[14] & !D1L39;
D1L42 = CARRY(D1L42_cout_0);

--D1L43 is Reset_Delay:u2|Cont[14]~1079COUT1_1142 at LC_X24_Y12_N8
--operation mode is arithmetic

D1L43_cout_1 = D1_Cont[14] & !D1L40;
D1L43 = CARRY(D1L43_cout_1);


--D1_Cont[15] is Reset_Delay:u2|Cont[15] at LC_X24_Y12_N9
--operation mode is arithmetic

D1_Cont[15]_carry_eqn = (!D1L31 & D1L42) # (D1L31 & D1L43);
D1_Cont[15]_lut_out = D1_Cont[15] $ (D1_Cont[15]_carry_eqn);
D1_Cont[15] = DFFEAS(D1_Cont[15]_lut_out, GLOBAL(OSC_50), KEY[0], , D1L68, , , , );

--D1L45 is Reset_Delay:u2|Cont[15]~1083 at LC_X24_Y12_N9
--operation mode is arithmetic

D1L45 = CARRY(!D1L43 # !D1_Cont[15]);


--D1L65 is Reset_Delay:u2|Equal~203 at LC_X25_Y12_N2
--operation mode is normal

D1L65 = D1_Cont[12] & D1_Cont[15] & D1_Cont[14] & D1_Cont[13];


--D1_Cont[16] is Reset_Delay:u2|Cont[16] at LC_X24_Y11_N0
--operation mode is arithmetic

D1_Cont[16]_carry_eqn = D1L45;
D1_Cont[16]_lut_out = D1_Cont[16] $ !D1_Cont[16]_carry_eqn;
D1_Cont[16] = DFFEAS(D1_Cont[16]_lut_out, GLOBAL(OSC_50), KEY[0], , D1L68, , , , );

--D1L47 is Reset_Delay:u2|Cont[16]~1087 at LC_X24_Y11_N0
--operation mode is arithmetic

D1L47_cout_0 = D1_Cont[16] & !D1L45;
D1L47 = CARRY(D1L47_cout_0);

--D1L48 is Reset_Delay:u2|Cont[16]~1087COUT1_1144 at LC_X24_Y11_N0
--operation mode is arithmetic

D1L48_cout_1 = D1_Cont[16] & !D1L45;
D1L48 = CARRY(D1L48_cout_1);


--D1_Cont[17] is Reset_Delay:u2|Cont[17] at LC_X24_Y11_N1
--operation mode is arithmetic

D1_Cont[17]_carry_eqn = (!D1L45 & D1L47) # (D1L45 & D1L48);
D1_Cont[17]_lut_out = D1_Cont[17] $ (D1_Cont[17]_carry_eqn);
D1_Cont[17] = DFFEAS(D1_Cont[17]_lut_out, GLOBAL(OSC_50), KEY[0], , D1L68, , , , );

--D1L50 is Reset_Delay:u2|Cont[17]~1091 at LC_X24_Y11_N1
--operation mode is arithmetic

D1L50_cout_0 = !D1L47 # !D1_Cont[17];
D1L50 = CARRY(D1L50_cout_0);

--D1L51 is Reset_Delay:u2|Cont[17]~1091COUT1_1146 at LC_X24_Y11_N1
--operation mode is arithmetic

D1L51_cout_1 = !D1L48 # !D1_Cont[17];
D1L51 = CARRY(D1L51_cout_1);


--D1_Cont[18] is Reset_Delay:u2|Cont[18] at LC_X24_Y11_N2
--operation mode is arithmetic

D1_Cont[18]_carry_eqn = (!D1L45 & D1L50) # (D1L45 & D1L51);
D1_Cont[18]_lut_out = D1_Cont[18] $ (!D1_Cont[18]_carry_eqn);
D1_Cont[18] = DFFEAS(D1_Cont[18]_lut_out, GLOBAL(OSC_50), KEY[0], , D1L68, , , , );

--D1L53 is Reset_Delay:u2|Cont[18]~1095 at LC_X24_Y11_N2
--operation mode is arithmetic

D1L53_cout_0 = D1_Cont[18] & (!D1L50);
D1L53 = CARRY(D1L53_cout_0);

--D1L54 is Reset_Delay:u2|Cont[18]~1095COUT1_1148 at LC_X24_Y11_N2
--operation mode is arithmetic

D1L54_cout_1 = D1_Cont[18] & (!D1L51);
D1L54 = CARRY(D1L54_cout_1);


--D1_Cont[19] is Reset_Delay:u2|Cont[19] at LC_X24_Y11_N3
--operation mode is arithmetic

D1_Cont[19]_carry_eqn = (!D1L45 & D1L53) # (D1L45 & D1L54);
D1_Cont[19]_lut_out = D1_Cont[19] $ D1_Cont[19]_carry_eqn;
D1_Cont[19] = DFFEAS(D1_Cont[19]_lut_out, GLOBAL(OSC_50), KEY[0], , D1L68, , , , );

--D1L56 is Reset_Delay:u2|Cont[19]~1099 at LC_X24_Y11_N3
--operation mode is arithmetic

D1L56_cout_0 = !D1L53 # !D1_Cont[19];
D1L56 = CARRY(D1L56_cout_0);

--D1L57 is Reset_Delay:u2|Cont[19]~1099COUT1_1150 at LC_X24_Y11_N3
--operation mode is arithmetic

D1L57_cout_1 = !D1L54 # !D1_Cont[19];
D1L57 = CARRY(D1L57_cout_1);


--D1L66 is Reset_Delay:u2|Equal~204 at LC_X24_Y11_N9
--operation mode is normal

D1L66 = D1_Cont[17] & D1_Cont[19] & D1_Cont[18] & D1_Cont[16];


--D1L67 is Reset_Delay:u2|Equal~205 at LC_X24_Y10_N8
--operation mode is normal

D1L67 = D1L63 & D1L66 & D1L64 & D1L65;


--E1_mSTART is CCD_Capture:u3|mSTART at LC_X25_Y19_N8
--operation mode is normal

E1_mSTART_lut_out = KEY[2] & (E1_mSTART # !KEY[3]);
E1_mSTART = DFFEAS(E1_mSTART_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );


--J1_Cont_DIV[16] is SEG7_Driver:u8|Cont_DIV[16] at LC_X7_Y14_N0
--operation mode is arithmetic

J1_Cont_DIV[16]_carry_eqn = J1L45;
J1_Cont_DIV[16]_lut_out = J1_Cont_DIV[16] $ !J1_Cont_DIV[16]_carry_eqn;
J1_Cont_DIV[16] = DFFEAS(J1_Cont_DIV[16]_lut_out, GLOBAL(OSC_50), KEY[0], , , , , J1L102, );

--J1L47 is SEG7_Driver:u8|Cont_DIV[16]~422 at LC_X7_Y14_N0
--operation mode is arithmetic

J1L47_cout_0 = J1_Cont_DIV[16] & !J1L45;
J1L47 = CARRY(J1L47_cout_0);

--J1L48 is SEG7_Driver:u8|Cont_DIV[16]~422COUT1_599 at LC_X7_Y14_N0
--operation mode is arithmetic

J1L48_cout_1 = J1_Cont_DIV[16] & !J1L45;
J1L48 = CARRY(J1L48_cout_1);


--J1_Cont_DIV[17] is SEG7_Driver:u8|Cont_DIV[17] at LC_X7_Y14_N1
--operation mode is arithmetic

J1_Cont_DIV[17]_carry_eqn = (!J1L45 & J1L47) # (J1L45 & J1L48);
J1_Cont_DIV[17]_lut_out = J1_Cont_DIV[17] $ (J1_Cont_DIV[17]_carry_eqn);
J1_Cont_DIV[17] = DFFEAS(J1_Cont_DIV[17]_lut_out, GLOBAL(OSC_50), KEY[0], , , , , J1L102, );

--J1L50 is SEG7_Driver:u8|Cont_DIV[17]~426 at LC_X7_Y14_N1
--operation mode is arithmetic

J1L50_cout_0 = !J1L47 # !J1_Cont_DIV[17];
J1L50 = CARRY(J1L50_cout_0);

--J1L51 is SEG7_Driver:u8|Cont_DIV[17]~426COUT1_601 at LC_X7_Y14_N1
--operation mode is arithmetic

J1L51_cout_1 = !J1L48 # !J1_Cont_DIV[17];
J1L51 = CARRY(J1L51_cout_1);


--J1_Cont_DIV[18] is SEG7_Driver:u8|Cont_DIV[18] at LC_X7_Y14_N2
--operation mode is arithmetic

J1_Cont_DIV[18]_carry_eqn = (!J1L45 & J1L50) # (J1L45 & J1L51);
J1_Cont_DIV[18]_lut_out = J1_Cont_DIV[18] $ (!J1_Cont_DIV[18]_carry_eqn);
J1_Cont_DIV[18] = DFFEAS(J1_Cont_DIV[18]_lut_out, GLOBAL(OSC_50), KEY[0], , , , , J1L102, );

--J1L53 is SEG7_Driver:u8|Cont_DIV[18]~430 at LC_X7_Y14_N2
--operation mode is arithmetic

J1L53_cout_0 = J1_Cont_DIV[18] & (!J1L50);
J1L53 = CARRY(J1L53_cout_0);

--J1L54 is SEG7_Driver:u8|Cont_DIV[18]~430COUT1_603 at LC_X7_Y14_N2
--operation mode is arithmetic

J1L54_cout_1 = J1_Cont_DIV[18] & (!J1L51);
J1L54 = CARRY(J1L54_cout_1);


--J1_Cont_DIV[19] is SEG7_Driver:u8|Cont_DIV[19] at LC_X7_Y14_N3
--operation mode is arithmetic

J1_Cont_DIV[19]_carry_eqn = (!J1L45 & J1L53) # (J1L45 & J1L54);
J1_Cont_DIV[19]_lut_out = J1_Cont_DIV[19] $ J1_Cont_DIV[19]_carry_eqn;
J1_Cont_DIV[19] = DFFEAS(J1_Cont_DIV[19]_lut_out, GLOBAL(OSC_50), KEY[0], , , , , J1L102, );

--J1L56 is SEG7_Driver:u8|Cont_DIV[19]~434 at LC_X7_Y14_N3
--operation mode is arithmetic

J1L56_cout_0 = !J1L53 # !J1_Cont_DIV[19];
J1L56 = CARRY(J1L56_cout_0);

--J1L57 is SEG7_Driver:u8|Cont_DIV[19]~434COUT1_605 at LC_X7_Y14_N3
--operation mode is arithmetic

J1L57_cout_1 = !J1L54 # !J1_Cont_DIV[19];
J1L57 = CARRY(J1L57_cout_1);


--J1L93 is SEG7_Driver:u8|LessThan~458 at LC_X7_Y17_N2
--operation mode is normal

J1L93 = !J1_Cont_DIV[19] & !J1_Cont_DIV[16] & !J1_Cont_DIV[18] & !J1_Cont_DIV[17];


--J1_Cont_DIV[20] is SEG7_Driver:u8|Cont_DIV[20] at LC_X7_Y14_N4
--operation mode is arithmetic

J1_Cont_DIV[20]_carry_eqn = (!J1L45 & J1L56) # (J1L45 & J1L57);
J1_Cont_DIV[20]_lut_out = J1_Cont_DIV[20] $ !J1_Cont_DIV[20]_carry_eqn;
J1_Cont_DIV[20] = DFFEAS(J1_Cont_DIV[20]_lut_out, GLOBAL(OSC_50), KEY[0], , , , , J1L102, );

--J1L59 is SEG7_Driver:u8|Cont_DIV[20]~438 at LC_X7_Y14_N4
--operation mode is arithmetic

J1L59 = CARRY(J1_Cont_DIV[20] & !J1L57);


--J1_Cont_DIV[21] is SEG7_Driver:u8|Cont_DIV[21] at LC_X7_Y14_N5
--operation mode is arithmetic

J1_Cont_DIV[21]_carry_eqn = J1L59;
J1_Cont_DIV[21]_lut_out = J1_Cont_DIV[21] $ J1_Cont_DIV[21]_carry_eqn;
J1_Cont_DIV[21] = DFFEAS(J1_Cont_DIV[21]_lut_out, GLOBAL(OSC_50), KEY[0], , , , , J1L102, );

--J1L61 is SEG7_Driver:u8|Cont_DIV[21]~442 at LC_X7_Y14_N5
--operation mode is arithmetic

J1L61_cout_0 = !J1L59 # !J1_Cont_DIV[21];
J1L61 = CARRY(J1L61_cout_0);

--J1L62 is SEG7_Driver:u8|Cont_DIV[21]~442COUT1_607 at LC_X7_Y14_N5
--operation mode is arithmetic

J1L62_cout_1 = !J1L59 # !J1_Cont_DIV[21];
J1L62 = CARRY(J1L62_cout_1);


--J1_Cont_DIV[22] is SEG7_Driver:u8|Cont_DIV[22] at LC_X7_Y14_N6
--operation mode is arithmetic

J1_Cont_DIV[22]_carry_eqn = (!J1L59 & J1L61) # (J1L59 & J1L62);
J1_Cont_DIV[22]_lut_out = J1_Cont_DIV[22] $ (!J1_Cont_DIV[22]_carry_eqn);
J1_Cont_DIV[22] = DFFEAS(J1_Cont_DIV[22]_lut_out, GLOBAL(OSC_50), KEY[0], , , , , J1L102, );

--J1L64 is SEG7_Driver:u8|Cont_DIV[22]~446 at LC_X7_Y14_N6
--operation mode is arithmetic

J1L64_cout_0 = J1_Cont_DIV[22] & (!J1L61);
J1L64 = CARRY(J1L64_cout_0);

--J1L65 is SEG7_Driver:u8|Cont_DIV[22]~446COUT1_609 at LC_X7_Y14_N6
--operation mode is arithmetic

J1L65_cout_1 = J1_Cont_DIV[22] & (!J1L62);
J1L65 = CARRY(J1L65_cout_1);


--J1_Cont_DIV[23] is SEG7_Driver:u8|Cont_DIV[23] at LC_X7_Y14_N7
--operation mode is arithmetic

J1_Cont_DIV[23]_carry_eqn = (!J1L59 & J1L64) # (J1L59 & J1L65);
J1_Cont_DIV[23]_lut_out = J1_Cont_DIV[23] $ (J1_Cont_DIV[23]_carry_eqn);
J1_Cont_DIV[23] = DFFEAS(J1_Cont_DIV[23]_lut_out, GLOBAL(OSC_50), KEY[0], , , , , J1L102, );

--J1L67 is SEG7_Driver:u8|Cont_DIV[23]~450 at LC_X7_Y14_N7
--operation mode is arithmetic

J1L67_cout_0 = !J1L64 # !J1_Cont_DIV[23];
J1L67 = CARRY(J1L67_cout_0);

--J1L68 is SEG7_Driver:u8|Cont_DIV[23]~450COUT1_611 at LC_X7_Y14_N7
--operation mode is arithmetic

J1L68_cout_1 = !J1L65 # !J1_Cont_DIV[23];
J1L68 = CARRY(J1L68_cout_1);


--J1L94 is SEG7_Driver:u8|LessThan~459 at LC_X6_Y14_N2
--operation mode is normal

J1L94 = !J1_Cont_DIV[23] & !J1_Cont_DIV[20] & !J1_Cont_DIV[21] & !J1_Cont_DIV[22];


--J1_Cont_DIV[24] is SEG7_Driver:u8|Cont_DIV[24] at LC_X7_Y14_N8
--operation mode is arithmetic

J1_Cont_DIV[24]_carry_eqn = (!J1L59 & J1L67) # (J1L59 & J1L68);
J1_Cont_DIV[24]_lut_out = J1_Cont_DIV[24] $ !J1_Cont_DIV[24]_carry_eqn;
J1_Cont_DIV[24] = DFFEAS(J1_Cont_DIV[24]_lut_out, GLOBAL(OSC_50), KEY[0], , , , , J1L102, );

--J1L70 is SEG7_Driver:u8|Cont_DIV[24]~454 at LC_X7_Y14_N8
--operation mode is arithmetic

J1L70_cout_0 = J1_Cont_DIV[24] & !J1L67;
J1L70 = CARRY(J1L70_cout_0);

--J1L71 is SEG7_Driver:u8|Cont_DIV[24]~454COUT1_613 at LC_X7_Y14_N8
--operation mode is arithmetic

J1L71_cout_1 = J1_Cont_DIV[24] & !J1L68;
J1L71 = CARRY(J1L71_cout_1);


--J1_Cont_DIV[25] is SEG7_Driver:u8|Cont_DIV[25] at LC_X7_Y14_N9
--operation mode is arithmetic

J1_Cont_DIV[25]_carry_eqn = (!J1L59 & J1L70) # (J1L59 & J1L71);
J1_Cont_DIV[25]_lut_out = J1_Cont_DIV[25] $ (J1_Cont_DIV[25]_carry_eqn);
J1_Cont_DIV[25] = DFFEAS(J1_Cont_DIV[25]_lut_out, GLOBAL(OSC_50), KEY[0], , , , , J1L102, );

--J1L73 is SEG7_Driver:u8|Cont_DIV[25]~458 at LC_X7_Y14_N9
--operation mode is arithmetic

J1L73 = CARRY(!J1L71 # !J1_Cont_DIV[25]);


--J1_Cont_DIV[26] is SEG7_Driver:u8|Cont_DIV[26] at LC_X7_Y13_N0
--operation mode is arithmetic

J1_Cont_DIV[26]_carry_eqn = J1L73;
J1_Cont_DIV[26]_lut_out = J1_Cont_DIV[26] $ !J1_Cont_DIV[26]_carry_eqn;
J1_Cont_DIV[26] = DFFEAS(J1_Cont_DIV[26]_lut_out, GLOBAL(OSC_50), KEY[0], , , , , J1L102, );

--J1L75 is SEG7_Driver:u8|Cont_DIV[26]~462 at LC_X7_Y13_N0
--operation mode is arithmetic

J1L75_cout_0 = J1_Cont_DIV[26] & !J1L73;
J1L75 = CARRY(J1L75_cout_0);

--J1L76 is SEG7_Driver:u8|Cont_DIV[26]~462COUT1_615 at LC_X7_Y13_N0
--operation mode is arithmetic

J1L76_cout_1 = J1_Cont_DIV[26] & !J1L73;
J1L76 = CARRY(J1L76_cout_1);


--J1_Cont_DIV[27] is SEG7_Driver:u8|Cont_DIV[27] at LC_X7_Y13_N1
--operation mode is arithmetic

J1_Cont_DIV[27]_carry_eqn = (!J1L73 & J1L75) # (J1L73 & J1L76);
J1_Cont_DIV[27]_lut_out = J1_Cont_DIV[27] $ (J1_Cont_DIV[27]_carry_eqn);
J1_Cont_DIV[27] = DFFEAS(J1_Cont_DIV[27]_lut_out, GLOBAL(OSC_50), KEY[0], , , , , J1L102, );

--J1L78 is SEG7_Driver:u8|Cont_DIV[27]~466 at LC_X7_Y13_N1
--operation mode is arithmetic

J1L78_cout_0 = !J1L75 # !J1_Cont_DIV[27];
J1L78 = CARRY(J1L78_cout_0);

--J1L79 is SEG7_Driver:u8|Cont_DIV[27]~466COUT1_617 at LC_X7_Y13_N1
--operation mode is arithmetic

J1L79_cout_1 = !J1L76 # !J1_Cont_DIV[27];
J1L79 = CARRY(J1L79_cout_1);


--J1L95 is SEG7_Driver:u8|LessThan~460 at LC_X6_Y13_N9
--operation mode is normal

J1L95 = !J1_Cont_DIV[25] & !J1_Cont_DIV[24] & !J1_Cont_DIV[26] & !J1_Cont_DIV[27];


--J1_Cont_DIV[28] is SEG7_Driver:u8|Cont_DIV[28] at LC_X7_Y13_N2
--operation mode is arithmetic

J1_Cont_DIV[28]_carry_eqn = (!J1L73 & J1L78) # (J1L73 & J1L79);
J1_Cont_DIV[28]_lut_out = J1_Cont_DIV[28] $ (!J1_Cont_DIV[28]_carry_eqn);
J1_Cont_DIV[28] = DFFEAS(J1_Cont_DIV[28]_lut_out, GLOBAL(OSC_50), KEY[0], , , , , J1L102, );

--J1L81 is SEG7_Driver:u8|Cont_DIV[28]~470 at LC_X7_Y13_N2
--operation mode is arithmetic

J1L81_cout_0 = J1_Cont_DIV[28] & (!J1L78);
J1L81 = CARRY(J1L81_cout_0);

--J1L82 is SEG7_Driver:u8|Cont_DIV[28]~470COUT1_619 at LC_X7_Y13_N2
--operation mode is arithmetic

J1L82_cout_1 = J1_Cont_DIV[28] & (!J1L79);
J1L82 = CARRY(J1L82_cout_1);


--J1_Cont_DIV[29] is SEG7_Driver:u8|Cont_DIV[29] at LC_X7_Y13_N3
--operation mode is arithmetic

J1_Cont_DIV[29]_carry_eqn = (!J1L73 & J1L81) # (J1L73 & J1L82);
J1_Cont_DIV[29]_lut_out = J1_Cont_DIV[29] $ J1_Cont_DIV[29]_carry_eqn;
J1_Cont_DIV[29] = DFFEAS(J1_Cont_DIV[29]_lut_out, GLOBAL(OSC_50), KEY[0], , , , , J1L102, );

--J1L84 is SEG7_Driver:u8|Cont_DIV[29]~474 at LC_X7_Y13_N3
--operation mode is arithmetic

J1L84_cout_0 = !J1L81 # !J1_Cont_DIV[29];
J1L84 = CARRY(J1L84_cout_0);

--J1L85 is SEG7_Driver:u8|Cont_DIV[29]~474COUT1_621 at LC_X7_Y13_N3
--operation mode is arithmetic

J1L85_cout_1 = !J1L82 # !J1_Cont_DIV[29];
J1L85 = CARRY(J1L85_cout_1);


--J1_Cont_DIV[30] is SEG7_Driver:u8|Cont_DIV[30] at LC_X7_Y13_N4
--operation mode is arithmetic

J1_Cont_DIV[30]_carry_eqn = (!J1L73 & J1L84) # (J1L73 & J1L85);
J1_Cont_DIV[30]_lut_out = J1_Cont_DIV[30] $ !J1_Cont_DIV[30]_carry_eqn;
J1_Cont_DIV[30] = DFFEAS(J1_Cont_DIV[30]_lut_out, GLOBAL(OSC_50), KEY[0], , , , , J1L102, );

--J1L87 is SEG7_Driver:u8|Cont_DIV[30]~478 at LC_X7_Y13_N4
--operation mode is arithmetic

J1L87 = CARRY(J1_Cont_DIV[30] & !J1L85);


--J1_Cont_DIV[31] is SEG7_Driver:u8|Cont_DIV[31] at LC_X7_Y13_N5
--operation mode is normal

J1_Cont_DIV[31]_carry_eqn = J1L87;
J1_Cont_DIV[31]_lut_out = J1_Cont_DIV[31]_carry_eqn $ J1_Cont_DIV[31];
J1_Cont_DIV[31] = DFFEAS(J1_Cont_DIV[31]_lut_out, GLOBAL(OSC_50), KEY[0], , , , , J1L102, );


--J1L96 is SEG7_Driver:u8|LessThan~461 at LC_X8_Y13_N2
--operation mode is normal

J1L96 = !J1_Cont_DIV[29] & !J1_Cont_DIV[30] & !J1_Cont_DIV[31] & !J1_Cont_DIV[28];


--J1L97 is SEG7_Driver:u8|LessThan~462 at LC_X7_Y13_N9
--operation mode is normal

J1L97 = J1L94 & J1L95 & J1L96 & J1L93;


--J1_Cont_DIV[9] is SEG7_Driver:u8|Cont_DIV[9] at LC_X7_Y15_N3
--operation mode is arithmetic

J1_Cont_DIV[9]_carry_eqn = (!J1L17 & J1L25) # (J1L17 & J1L26);
J1_Cont_DIV[9]_lut_out = J1_Cont_DIV[9] $ J1_Cont_DIV[9]_carry_eqn;
J1_Cont_DIV[9] = DFFEAS(J1_Cont_DIV[9]_lut_out, GLOBAL(OSC_50), KEY[0], , , , , J1L102, );

--J1L28 is SEG7_Driver:u8|Cont_DIV[9]~486 at LC_X7_Y15_N3
--operation mode is arithmetic

J1L28_cout_0 = !J1L25 # !J1_Cont_DIV[9];
J1L28 = CARRY(J1L28_cout_0);

--J1L29 is SEG7_Driver:u8|Cont_DIV[9]~486COUT1_589 at LC_X7_Y15_N3
--operation mode is arithmetic

J1L29_cout_1 = !J1L26 # !J1_Cont_DIV[9];
J1L29 = CARRY(J1L29_cout_1);


--J1_Cont_DIV[10] is SEG7_Driver:u8|Cont_DIV[10] at LC_X7_Y15_N4
--operation mode is arithmetic

J1_Cont_DIV[10]_carry_eqn = (!J1L17 & J1L28) # (J1L17 & J1L29);
J1_Cont_DIV[10]_lut_out = J1_Cont_DIV[10] $ !J1_Cont_DIV[10]_carry_eqn;
J1_Cont_DIV[10] = DFFEAS(J1_Cont_DIV[10]_lut_out, GLOBAL(OSC_50), KEY[0], , , , , J1L102, );

--J1L31 is SEG7_Driver:u8|Cont_DIV[10]~490 at LC_X7_Y15_N4
--operation mode is arithmetic

J1L31 = CARRY(J1_Cont_DIV[10] & !J1L29);


--J1_Cont_DIV[11] is SEG7_Driver:u8|Cont_DIV[11] at LC_X7_Y15_N5
--operation mode is arithmetic

J1_Cont_DIV[11]_carry_eqn = J1L31;
J1_Cont_DIV[11]_lut_out = J1_Cont_DIV[11] $ J1_Cont_DIV[11]_carry_eqn;
J1_Cont_DIV[11] = DFFEAS(J1_Cont_DIV[11]_lut_out, GLOBAL(OSC_50), KEY[0], , , , , J1L102, );

--J1L33 is SEG7_Driver:u8|Cont_DIV[11]~494 at LC_X7_Y15_N5
--operation mode is arithmetic

J1L33_cout_0 = !J1L31 # !J1_Cont_DIV[11];
J1L33 = CARRY(J1L33_cout_0);

--J1L34 is SEG7_Driver:u8|Cont_DIV[11]~494COUT1_591 at LC_X7_Y15_N5
--operation mode is arithmetic

J1L34_cout_1 = !J1L31 # !J1_Cont_DIV[11];
J1L34 = CARRY(J1L34_cout_1);


--J1_Cont_DIV[12] is SEG7_Driver:u8|Cont_DIV[12] at LC_X7_Y15_N6
--operation mode is arithmetic

J1_Cont_DIV[12]_carry_eqn = (!J1L31 & J1L33) # (J1L31 & J1L34);
J1_Cont_DIV[12]_lut_out = J1_Cont_DIV[12] $ (!J1_Cont_DIV[12]_carry_eqn);
J1_Cont_DIV[12] = DFFEAS(J1_Cont_DIV[12]_lut_out, GLOBAL(OSC_50), KEY[0], , , , , J1L102, );

--J1L36 is SEG7_Driver:u8|Cont_DIV[12]~498 at LC_X7_Y15_N6
--operation mode is arithmetic

J1L36_cout_0 = J1_Cont_DIV[12] & (!J1L33);
J1L36 = CARRY(J1L36_cout_0);

--J1L37 is SEG7_Driver:u8|Cont_DIV[12]~498COUT1_593 at LC_X7_Y15_N6
--operation mode is arithmetic

J1L37_cout_1 = J1_Cont_DIV[12] & (!J1L34);
J1L37 = CARRY(J1L37_cout_1);


--J1L98 is SEG7_Driver:u8|LessThan~463 at LC_X6_Y15_N2
--operation mode is normal

J1L98 = !J1_Cont_DIV[9] # !J1_Cont_DIV[11] # !J1_Cont_DIV[10] # !J1_Cont_DIV[12];


--J1_Cont_DIV[2] is SEG7_Driver:u8|Cont_DIV[2] at LC_X7_Y16_N6
--operation mode is arithmetic

J1_Cont_DIV[2]_carry_eqn = (!J1L3 & J1L5) # (J1L3 & J1L6);
J1_Cont_DIV[2]_lut_out = J1_Cont_DIV[2] $ (!J1_Cont_DIV[2]_carry_eqn);
J1_Cont_DIV[2] = DFFEAS(J1_Cont_DIV[2]_lut_out, GLOBAL(OSC_50), KEY[0], , , , , J1L102, );

--J1L8 is SEG7_Driver:u8|Cont_DIV[2]~502 at LC_X7_Y16_N6
--operation mode is arithmetic

J1L8_cout_0 = J1_Cont_DIV[2] & (!J1L5);
J1L8 = CARRY(J1L8_cout_0);

--J1L9 is SEG7_Driver:u8|Cont_DIV[2]~502COUT1_577 at LC_X7_Y16_N6
--operation mode is arithmetic

J1L9_cout_1 = J1_Cont_DIV[2] & (!J1L6);
J1L9 = CARRY(J1L9_cout_1);


--J1_Cont_DIV[3] is SEG7_Driver:u8|Cont_DIV[3] at LC_X7_Y16_N7
--operation mode is arithmetic

J1_Cont_DIV[3]_carry_eqn = (!J1L3 & J1L8) # (J1L3 & J1L9);
J1_Cont_DIV[3]_lut_out = J1_Cont_DIV[3] $ (J1_Cont_DIV[3]_carry_eqn);
J1_Cont_DIV[3] = DFFEAS(J1_Cont_DIV[3]_lut_out, GLOBAL(OSC_50), KEY[0], , , , , J1L102, );

--J1L11 is SEG7_Driver:u8|Cont_DIV[3]~506 at LC_X7_Y16_N7
--operation mode is arithmetic

J1L11_cout_0 = !J1L8 # !J1_Cont_DIV[3];
J1L11 = CARRY(J1L11_cout_0);

--J1L12 is SEG7_Driver:u8|Cont_DIV[3]~506COUT1_579 at LC_X7_Y16_N7
--operation mode is arithmetic

J1L12_cout_1 = !J1L9 # !J1_Cont_DIV[3];
J1L12 = CARRY(J1L12_cout_1);


--J1_Cont_DIV[4] is SEG7_Driver:u8|Cont_DIV[4] at LC_X7_Y16_N8
--operation mode is arithmetic

J1_Cont_DIV[4]_carry_eqn = (!J1L3 & J1L11) # (J1L3 & J1L12);
J1_Cont_DIV[4]_lut_out = J1_Cont_DIV[4] $ !J1_Cont_DIV[4]_carry_eqn;
J1_Cont_DIV[4] = DFFEAS(J1_Cont_DIV[4]_lut_out, GLOBAL(OSC_50), KEY[0], , , , , J1L102, );

--J1L14 is SEG7_Driver:u8|Cont_DIV[4]~510 at LC_X7_Y16_N8
--operation mode is arithmetic

J1L14_cout_0 = J1_Cont_DIV[4] & !J1L11;
J1L14 = CARRY(J1L14_cout_0);

--J1L15 is SEG7_Driver:u8|Cont_DIV[4]~510COUT1_581 at LC_X7_Y16_N8
--operation mode is arithmetic

J1L15_cout_1 = J1_Cont_DIV[4] & !J1L12;
J1L15 = CARRY(J1L15_cout_1);


--J1_Cont_DIV[5] is SEG7_Driver:u8|Cont_DIV[5] at LC_X7_Y16_N9
--operation mode is arithmetic

J1_Cont_DIV[5]_carry_eqn = (!J1L3 & J1L14) # (J1L3 & J1L15);
J1_Cont_DIV[5]_lut_out = J1_Cont_DIV[5] $ (J1_Cont_DIV[5]_carry_eqn);
J1_Cont_DIV[5] = DFFEAS(J1_Cont_DIV[5]_lut_out, GLOBAL(OSC_50), KEY[0], , , , , J1L102, );

--J1L17 is SEG7_Driver:u8|Cont_DIV[5]~514 at LC_X7_Y16_N9
--operation mode is arithmetic

J1L17 = CARRY(!J1L15 # !J1_Cont_DIV[5]);


--J1L99 is SEG7_Driver:u8|LessThan~464 at LC_X7_Y16_N2
--operation mode is normal

J1L99 = !J1_Cont_DIV[2] # !J1_Cont_DIV[3] # !J1_Cont_DIV[4] # !J1_Cont_DIV[5];


--J1_Cont_DIV[6] is SEG7_Driver:u8|Cont_DIV[6] at LC_X7_Y15_N0
--operation mode is arithmetic

J1_Cont_DIV[6]_carry_eqn = J1L17;
J1_Cont_DIV[6]_lut_out = J1_Cont_DIV[6] $ !J1_Cont_DIV[6]_carry_eqn;
J1_Cont_DIV[6] = DFFEAS(J1_Cont_DIV[6]_lut_out, GLOBAL(OSC_50), KEY[0], , , , , J1L102, );

--J1L19 is SEG7_Driver:u8|Cont_DIV[6]~518 at LC_X7_Y15_N0
--operation mode is arithmetic

J1L19_cout_0 = J1_Cont_DIV[6] & !J1L17;
J1L19 = CARRY(J1L19_cout_0);

--J1L20 is SEG7_Driver:u8|Cont_DIV[6]~518COUT1_583 at LC_X7_Y15_N0
--operation mode is arithmetic

J1L20_cout_1 = J1_Cont_DIV[6] & !J1L17;
J1L20 = CARRY(J1L20_cout_1);


--J1_Cont_DIV[7] is SEG7_Driver:u8|Cont_DIV[7] at LC_X7_Y15_N1
--operation mode is arithmetic

J1_Cont_DIV[7]_carry_eqn = (!J1L17 & J1L19) # (J1L17 & J1L20);
J1_Cont_DIV[7]_lut_out = J1_Cont_DIV[7] $ (J1_Cont_DIV[7]_carry_eqn);
J1_Cont_DIV[7] = DFFEAS(J1_Cont_DIV[7]_lut_out, GLOBAL(OSC_50), KEY[0], , , , , J1L102, );

--J1L22 is SEG7_Driver:u8|Cont_DIV[7]~522 at LC_X7_Y15_N1
--operation mode is arithmetic

J1L22_cout_0 = !J1L19 # !J1_Cont_DIV[7];
J1L22 = CARRY(J1L22_cout_0);

--J1L23 is SEG7_Driver:u8|Cont_DIV[7]~522COUT1_585 at LC_X7_Y15_N1
--operation mode is arithmetic

J1L23_cout_1 = !J1L20 # !J1_Cont_DIV[7];
J1L23 = CARRY(J1L23_cout_1);


--J1L100 is SEG7_Driver:u8|LessThan~465 at LC_X7_Y13_N7
--operation mode is normal

J1L100 = J1L99 & !J1_Cont_DIV[6] # !J1_Cont_DIV[7];


--J1_Cont_DIV[8] is SEG7_Driver:u8|Cont_DIV[8] at LC_X7_Y15_N2
--operation mode is arithmetic

J1_Cont_DIV[8]_carry_eqn = (!J1L17 & J1L22) # (J1L17 & J1L23);
J1_Cont_DIV[8]_lut_out = J1_Cont_DIV[8] $ (!J1_Cont_DIV[8]_carry_eqn);
J1_Cont_DIV[8] = DFFEAS(J1_Cont_DIV[8]_lut_out, GLOBAL(OSC_50), KEY[0], , , , , J1L102, );

--J1L25 is SEG7_Driver:u8|Cont_DIV[8]~526 at LC_X7_Y15_N2
--operation mode is arithmetic

J1L25_cout_0 = J1_Cont_DIV[8] & (!J1L22);
J1L25 = CARRY(J1L25_cout_0);

--J1L26 is SEG7_Driver:u8|Cont_DIV[8]~526COUT1_587 at LC_X7_Y15_N2
--operation mode is arithmetic

J1L26_cout_1 = J1_Cont_DIV[8] & (!J1L23);
J1L26 = CARRY(J1L26_cout_1);


--J1_Cont_DIV[13] is SEG7_Driver:u8|Cont_DIV[13] at LC_X7_Y15_N7
--operation mode is arithmetic

J1_Cont_DIV[13]_carry_eqn = (!J1L31 & J1L36) # (J1L31 & J1L37);
J1_Cont_DIV[13]_lut_out = J1_Cont_DIV[13] $ (J1_Cont_DIV[13]_carry_eqn);
J1_Cont_DIV[13] = DFFEAS(J1_Cont_DIV[13]_lut_out, GLOBAL(OSC_50), KEY[0], , , , , J1L102, );

--J1L39 is SEG7_Driver:u8|Cont_DIV[13]~530 at LC_X7_Y15_N7
--operation mode is arithmetic

J1L39_cout_0 = !J1L36 # !J1_Cont_DIV[13];
J1L39 = CARRY(J1L39_cout_0);

--J1L40 is SEG7_Driver:u8|Cont_DIV[13]~530COUT1_595 at LC_X7_Y15_N7
--operation mode is arithmetic

J1L40_cout_1 = !J1L37 # !J1_Cont_DIV[13];
J1L40 = CARRY(J1L40_cout_1);


--J1L101 is SEG7_Driver:u8|LessThan~466 at LC_X7_Y13_N8
--operation mode is normal

J1L101 = J1L98 # J1L100 & !J1_Cont_DIV[8] # !J1_Cont_DIV[13];


--J1_Cont_DIV[14] is SEG7_Driver:u8|Cont_DIV[14] at LC_X7_Y15_N8
--operation mode is arithmetic

J1_Cont_DIV[14]_carry_eqn = (!J1L31 & J1L39) # (J1L31 & J1L40);
J1_Cont_DIV[14]_lut_out = J1_Cont_DIV[14] $ !J1_Cont_DIV[14]_carry_eqn;
J1_Cont_DIV[14] = DFFEAS(J1_Cont_DIV[14]_lut_out, GLOBAL(OSC_50), KEY[0], , , , , J1L102, );

--J1L42 is SEG7_Driver:u8|Cont_DIV[14]~534 at LC_X7_Y15_N8
--operation mode is arithmetic

J1L42_cout_0 = J1_Cont_DIV[14] & !J1L39;
J1L42 = CARRY(J1L42_cout_0);

--J1L43 is SEG7_Driver:u8|Cont_DIV[14]~534COUT1_597 at LC_X7_Y15_N8
--operation mode is arithmetic

J1L43_cout_1 = J1_Cont_DIV[14] & !J1L40;
J1L43 = CARRY(J1L43_cout_1);


--J1_Cont_DIV[15] is SEG7_Driver:u8|Cont_DIV[15] at LC_X7_Y15_N9
--operation mode is arithmetic

J1_Cont_DIV[15]_carry_eqn = (!J1L31 & J1L42) # (J1L31 & J1L43);
J1_Cont_DIV[15]_lut_out = J1_Cont_DIV[15] $ (J1_Cont_DIV[15]_carry_eqn);
J1_Cont_DIV[15] = DFFEAS(J1_Cont_DIV[15]_lut_out, GLOBAL(OSC_50), KEY[0], , , , , J1L102, );

--J1L45 is SEG7_Driver:u8|Cont_DIV[15]~538 at LC_X7_Y15_N9
--operation mode is arithmetic

J1L45 = CARRY(!J1L43 # !J1_Cont_DIV[15]);


--J1L102 is SEG7_Driver:u8|LessThan~467 at LC_X7_Y13_N6
--operation mode is normal

J1L102 = J1_Cont_DIV[15] & (J1_Cont_DIV[14] # !J1L101) # !J1L97;


--G1_OUT_VALID is Sdram_Control_4Port:u6|OUT_VALID at LC_X16_Y10_N3
--operation mode is normal

G1_OUT_VALID_lut_out = G1L91 & (G1L40 # G1_OUT_VALID & G1L36) # !G1L91 & (G1_OUT_VALID);
G1_OUT_VALID = DFFEAS(G1_OUT_VALID_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L83 is Sdram_Control_4Port:u6|RD_MASK[1]~105 at LC_X19_Y9_N3
--operation mode is normal

G1L83 = !X8_dffe5a[8] & !X2_dffe5a[8] & !G1_mRD_DONE & X17_dffe5a[8];

--G1L86Q is Sdram_Control_4Port:u6|RD_MASK[1]~117 at LC_X19_Y9_N3
--operation mode is normal

G1L86Q = DFFEAS(G1L83, GLOBAL(LB1__clk0), VCC, , , , , , );


--GB4_b_full is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|b_full at LC_X15_Y10_N5
--operation mode is normal

GB4_b_full_lut_out = X23_dffe5a[8] & GB4L3 & GB4L2;
GB4_b_full = DFFEAS(GB4_b_full_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--W4L2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|valid_wreq~21 at LC_X15_Y10_N2
--operation mode is normal

W4L2 = !GB4_b_full & G1L87Q & G1_OUT_VALID;


--FB4_b_non_empty is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty at LC_X26_Y2_N0
--operation mode is normal

FB4_b_non_empty_lut_out = FB4_b_non_empty & (!FB4L3 & FB4_b_one # !FB4L4) # !FB4_b_non_empty & !FB4L3;
FB4_b_non_empty = DFFEAS(FB4_b_non_empty_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--B1_REQ is VGA_DATA_REQ:u0|REQ at LC_X26_Y8_N0
--operation mode is normal

B1_REQ_lut_out = !B1L6 # !B1L5 # !B1L4 # !B1L3;
B1_REQ = DFFEAS(B1_REQ_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_1), , , , , , );


--W4L1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|valid_rreq~9 at LC_X26_Y8_N8
--operation mode is normal

W4L1 = FB4_b_non_empty & (B1_REQ);


--G1_mDATAOUT[6] is Sdram_Control_4Port:u6|mDATAOUT[6] at LC_X8_Y12_N2
--operation mode is normal

G1_mDATAOUT[6]_lut_out = A1L154;
G1_mDATAOUT[6] = DFFEAS(G1_mDATAOUT[6]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--EB8_power_modified_counter_values[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[0] at LC_X16_Y3_N1
--operation mode is arithmetic

EB8_power_modified_counter_values[0]_lut_out = EB8_power_modified_counter_values[0] $ (W4L2 & !EB8L26);
EB8_power_modified_counter_values[0] = DFFEAS(EB8_power_modified_counter_values[0]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--EB8L2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera0~COUT at LC_X16_Y3_N1
--operation mode is arithmetic

EB8L2_cout_0 = !EB8L26 # !W4L2;
EB8L2 = CARRY(EB8L2_cout_0);

--EB8L3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera0~COUTCOUT1_7 at LC_X16_Y3_N1
--operation mode is arithmetic

EB8L3_cout_1 = !EB8L27 # !W4L2;
EB8L3 = CARRY(EB8L3_cout_1);


--EB8_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[1] at LC_X16_Y3_N2
--operation mode is arithmetic

EB8_power_modified_counter_values[1]_lut_out = EB8_power_modified_counter_values[1] $ (EB8_power_modified_counter_values[0] & !EB8L2);
EB8_power_modified_counter_values[1] = DFFEAS(EB8_power_modified_counter_values[1]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--EB8L5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera1~COUT at LC_X16_Y3_N2
--operation mode is arithmetic

EB8L5_cout_0 = !EB8_power_modified_counter_values[0] & !EB8L2;
EB8L5 = CARRY(EB8L5_cout_0);

--EB8L6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera1~COUTCOUT1_7 at LC_X16_Y3_N2
--operation mode is arithmetic

EB8L6_cout_1 = !EB8_power_modified_counter_values[0] & !EB8L3;
EB8L6 = CARRY(EB8L6_cout_1);


--EB8_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[2] at LC_X16_Y3_N3
--operation mode is arithmetic

EB8_power_modified_counter_values[2]_lut_out = EB8_power_modified_counter_values[2] $ (EB8_power_modified_counter_values[1] & EB8L5);
EB8_power_modified_counter_values[2] = DFFEAS(EB8_power_modified_counter_values[2]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--EB8L8 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera2~COUT at LC_X16_Y3_N3
--operation mode is arithmetic

EB8L8_cout_0 = EB8_power_modified_counter_values[1] # !EB8L5;
EB8L8 = CARRY(EB8L8_cout_0);

--EB8L9 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera2~COUTCOUT1_7 at LC_X16_Y3_N3
--operation mode is arithmetic

EB8L9_cout_1 = EB8_power_modified_counter_values[1] # !EB8L6;
EB8L9 = CARRY(EB8L9_cout_1);


--EB8_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[3] at LC_X16_Y3_N4
--operation mode is arithmetic

EB8_power_modified_counter_values[3]_lut_out = EB8_power_modified_counter_values[3] $ (EB8_power_modified_counter_values[2] & !EB8L8);
EB8_power_modified_counter_values[3] = DFFEAS(EB8_power_modified_counter_values[3]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--EB8L11 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera3~COUT at LC_X16_Y3_N4
--operation mode is arithmetic

EB8L11 = CARRY(!EB8_power_modified_counter_values[2] & !EB8L9);


--EB8_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[4] at LC_X16_Y3_N5
--operation mode is arithmetic

EB8_power_modified_counter_values[4]_carry_eqn = EB8L11;
EB8_power_modified_counter_values[4]_lut_out = EB8_power_modified_counter_values[4] $ (EB8_power_modified_counter_values[3] & EB8_power_modified_counter_values[4]_carry_eqn);
EB8_power_modified_counter_values[4] = DFFEAS(EB8_power_modified_counter_values[4]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--EB8L13 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera4~COUT at LC_X16_Y3_N5
--operation mode is arithmetic

EB8L13_cout_0 = EB8_power_modified_counter_values[3] # !EB8L11;
EB8L13 = CARRY(EB8L13_cout_0);

--EB8L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera4~COUTCOUT1_7 at LC_X16_Y3_N5
--operation mode is arithmetic

EB8L14_cout_1 = EB8_power_modified_counter_values[3] # !EB8L11;
EB8L14 = CARRY(EB8L14_cout_1);


--EB8_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[5] at LC_X16_Y3_N6
--operation mode is arithmetic

EB8_power_modified_counter_values[5]_carry_eqn = (!EB8L11 & EB8L13) # (EB8L11 & EB8L14);
EB8_power_modified_counter_values[5]_lut_out = EB8_power_modified_counter_values[5] $ (EB8_power_modified_counter_values[4] & !EB8_power_modified_counter_values[5]_carry_eqn);
EB8_power_modified_counter_values[5] = DFFEAS(EB8_power_modified_counter_values[5]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--EB8L16 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera5~COUT at LC_X16_Y3_N6
--operation mode is arithmetic

EB8L16_cout_0 = !EB8_power_modified_counter_values[4] & !EB8L13;
EB8L16 = CARRY(EB8L16_cout_0);

--EB8L17 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera5~COUTCOUT1_7 at LC_X16_Y3_N6
--operation mode is arithmetic

EB8L17_cout_1 = !EB8_power_modified_counter_values[4] & !EB8L14;
EB8L17 = CARRY(EB8L17_cout_1);


--EB8_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[6] at LC_X16_Y3_N7
--operation mode is arithmetic

EB8_power_modified_counter_values[6]_carry_eqn = (!EB8L11 & EB8L16) # (EB8L11 & EB8L17);
EB8_power_modified_counter_values[6]_lut_out = EB8_power_modified_counter_values[6] $ (EB8_power_modified_counter_values[5] & EB8_power_modified_counter_values[6]_carry_eqn);
EB8_power_modified_counter_values[6] = DFFEAS(EB8_power_modified_counter_values[6]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--EB8L19 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera6~COUT at LC_X16_Y3_N7
--operation mode is arithmetic

EB8L19_cout_0 = EB8_power_modified_counter_values[5] # !EB8L16;
EB8L19 = CARRY(EB8L19_cout_0);

--EB8L20 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera6~COUTCOUT1_7 at LC_X16_Y3_N7
--operation mode is arithmetic

EB8L20_cout_1 = EB8_power_modified_counter_values[5] # !EB8L17;
EB8L20 = CARRY(EB8L20_cout_1);


--EB8_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[7] at LC_X16_Y3_N8
--operation mode is arithmetic

EB8_power_modified_counter_values[7]_carry_eqn = (!EB8L11 & EB8L19) # (EB8L11 & EB8L20);
EB8_power_modified_counter_values[7]_lut_out = EB8_power_modified_counter_values[7] $ (EB8_power_modified_counter_values[6] & !EB8_power_modified_counter_values[7]_carry_eqn);
EB8_power_modified_counter_values[7] = DFFEAS(EB8_power_modified_counter_values[7]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--EB8L22 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera7~COUT at LC_X16_Y3_N8
--operation mode is arithmetic

EB8L22_cout_0 = !EB8_power_modified_counter_values[6] & (!EB8L19);
EB8L22 = CARRY(EB8L22_cout_0);

--EB8L23 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera7~COUTCOUT1_7 at LC_X16_Y3_N8
--operation mode is arithmetic

EB8L23_cout_1 = !EB8_power_modified_counter_values[6] & (!EB8L20);
EB8L23 = CARRY(EB8L23_cout_1);


--EB8_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[8] at LC_X16_Y3_N9
--operation mode is normal

EB8_power_modified_counter_values[8]_carry_eqn = (!EB8L11 & EB8L22) # (EB8L11 & EB8L23);
EB8_power_modified_counter_values[8]_lut_out = EB8_power_modified_counter_values[8] $ (EB8_power_modified_counter_values[8]_carry_eqn);
EB8_power_modified_counter_values[8] = DFFEAS(EB8_power_modified_counter_values[8]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--EB7_power_modified_counter_values[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[0] at LC_X15_Y4_N1
--operation mode is arithmetic

EB7_power_modified_counter_values[0]_lut_out = EB7_power_modified_counter_values[0] $ (W4L1 & !EB7L26);
EB7_power_modified_counter_values[0] = DFFEAS(EB7_power_modified_counter_values[0]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--EB7L2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera0~COUT at LC_X15_Y4_N1
--operation mode is arithmetic

EB7L2_cout_0 = !EB7L26 # !W4L1;
EB7L2 = CARRY(EB7L2_cout_0);

--EB7L3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera0~COUTCOUT1_3 at LC_X15_Y4_N1
--operation mode is arithmetic

EB7L3_cout_1 = !EB7L27 # !W4L1;
EB7L3 = CARRY(EB7L3_cout_1);


--EB7_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[1] at LC_X15_Y4_N2
--operation mode is arithmetic

EB7_power_modified_counter_values[1]_lut_out = EB7_power_modified_counter_values[1] $ (EB7_power_modified_counter_values[0] & !EB7L2);
EB7_power_modified_counter_values[1] = DFFEAS(EB7_power_modified_counter_values[1]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--EB7L5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera1~COUT at LC_X15_Y4_N2
--operation mode is arithmetic

EB7L5_cout_0 = !EB7_power_modified_counter_values[0] & !EB7L2;
EB7L5 = CARRY(EB7L5_cout_0);

--EB7L6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera1~COUTCOUT1_3 at LC_X15_Y4_N2
--operation mode is arithmetic

EB7L6_cout_1 = !EB7_power_modified_counter_values[0] & !EB7L3;
EB7L6 = CARRY(EB7L6_cout_1);


--EB7_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[2] at LC_X15_Y4_N3
--operation mode is arithmetic

EB7_power_modified_counter_values[2]_lut_out = EB7_power_modified_counter_values[2] $ (EB7_power_modified_counter_values[1] & EB7L5);
EB7_power_modified_counter_values[2] = DFFEAS(EB7_power_modified_counter_values[2]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--EB7L8 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera2~COUT at LC_X15_Y4_N3
--operation mode is arithmetic

EB7L8_cout_0 = EB7_power_modified_counter_values[1] # !EB7L5;
EB7L8 = CARRY(EB7L8_cout_0);

--EB7L9 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera2~COUTCOUT1_3 at LC_X15_Y4_N3
--operation mode is arithmetic

EB7L9_cout_1 = EB7_power_modified_counter_values[1] # !EB7L6;
EB7L9 = CARRY(EB7L9_cout_1);


--EB7_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[3] at LC_X15_Y4_N4
--operation mode is arithmetic

EB7_power_modified_counter_values[3]_lut_out = EB7_power_modified_counter_values[3] $ (EB7_power_modified_counter_values[2] & !EB7L8);
EB7_power_modified_counter_values[3] = DFFEAS(EB7_power_modified_counter_values[3]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--EB7L11 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera3~COUT at LC_X15_Y4_N4
--operation mode is arithmetic

EB7L11 = CARRY(!EB7_power_modified_counter_values[2] & !EB7L9);


--EB7_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[4] at LC_X15_Y4_N5
--operation mode is arithmetic

EB7_power_modified_counter_values[4]_carry_eqn = EB7L11;
EB7_power_modified_counter_values[4]_lut_out = EB7_power_modified_counter_values[4] $ (EB7_power_modified_counter_values[3] & EB7_power_modified_counter_values[4]_carry_eqn);
EB7_power_modified_counter_values[4] = DFFEAS(EB7_power_modified_counter_values[4]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--EB7L13 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera4~COUT at LC_X15_Y4_N5
--operation mode is arithmetic

EB7L13_cout_0 = EB7_power_modified_counter_values[3] # !EB7L11;
EB7L13 = CARRY(EB7L13_cout_0);

--EB7L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera4~COUTCOUT1_3 at LC_X15_Y4_N5
--operation mode is arithmetic

EB7L14_cout_1 = EB7_power_modified_counter_values[3] # !EB7L11;
EB7L14 = CARRY(EB7L14_cout_1);


--EB7_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[5] at LC_X15_Y4_N6
--operation mode is arithmetic

EB7_power_modified_counter_values[5]_carry_eqn = (!EB7L11 & EB7L13) # (EB7L11 & EB7L14);
EB7_power_modified_counter_values[5]_lut_out = EB7_power_modified_counter_values[5] $ (EB7_power_modified_counter_values[4] & !EB7_power_modified_counter_values[5]_carry_eqn);
EB7_power_modified_counter_values[5] = DFFEAS(EB7_power_modified_counter_values[5]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--EB7L16 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera5~COUT at LC_X15_Y4_N6
--operation mode is arithmetic

EB7L16_cout_0 = !EB7_power_modified_counter_values[4] & !EB7L13;
EB7L16 = CARRY(EB7L16_cout_0);

--EB7L17 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera5~COUTCOUT1_3 at LC_X15_Y4_N6
--operation mode is arithmetic

EB7L17_cout_1 = !EB7_power_modified_counter_values[4] & !EB7L14;
EB7L17 = CARRY(EB7L17_cout_1);


--EB7_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[6] at LC_X15_Y4_N7
--operation mode is arithmetic

EB7_power_modified_counter_values[6]_carry_eqn = (!EB7L11 & EB7L16) # (EB7L11 & EB7L17);
EB7_power_modified_counter_values[6]_lut_out = EB7_power_modified_counter_values[6] $ (EB7_power_modified_counter_values[5] & EB7_power_modified_counter_values[6]_carry_eqn);
EB7_power_modified_counter_values[6] = DFFEAS(EB7_power_modified_counter_values[6]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--EB7L19 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera6~COUT at LC_X15_Y4_N7
--operation mode is arithmetic

EB7L19_cout_0 = EB7_power_modified_counter_values[5] # !EB7L16;
EB7L19 = CARRY(EB7L19_cout_0);

--EB7L20 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera6~COUTCOUT1_3 at LC_X15_Y4_N7
--operation mode is arithmetic

EB7L20_cout_1 = EB7_power_modified_counter_values[5] # !EB7L17;
EB7L20 = CARRY(EB7L20_cout_1);


--EB7_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[7] at LC_X15_Y4_N8
--operation mode is arithmetic

EB7_power_modified_counter_values[7]_carry_eqn = (!EB7L11 & EB7L19) # (EB7L11 & EB7L20);
EB7_power_modified_counter_values[7]_lut_out = EB7_power_modified_counter_values[7] $ (EB7_power_modified_counter_values[6] & !EB7_power_modified_counter_values[7]_carry_eqn);
EB7_power_modified_counter_values[7] = DFFEAS(EB7_power_modified_counter_values[7]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--EB7L22 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera7~COUT at LC_X15_Y4_N8
--operation mode is arithmetic

EB7L22_cout_0 = !EB7_power_modified_counter_values[6] & (!EB7L19);
EB7L22 = CARRY(EB7L22_cout_0);

--EB7L23 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera7~COUTCOUT1_3 at LC_X15_Y4_N8
--operation mode is arithmetic

EB7L23_cout_1 = !EB7_power_modified_counter_values[6] & (!EB7L20);
EB7L23 = CARRY(EB7L23_cout_1);


--EB7_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[8] at LC_X15_Y4_N9
--operation mode is normal

EB7_power_modified_counter_values[8]_carry_eqn = (!EB7L11 & EB7L22) # (EB7L11 & EB7L23);
EB7_power_modified_counter_values[8]_lut_out = EB7_power_modified_counter_values[8] $ (EB7_power_modified_counter_values[8]_carry_eqn);
EB7_power_modified_counter_values[8] = DFFEAS(EB7_power_modified_counter_values[8]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--G1_mDATAOUT[7] is Sdram_Control_4Port:u6|mDATAOUT[7] at LC_X9_Y7_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_mDATAOUT[7]_lut_out = GND;
G1_mDATAOUT[7] = DFFEAS(G1_mDATAOUT[7]_lut_out, GLOBAL(LB1__clk0), VCC, , , A1L156, , , VCC);


--G1_mDATAOUT[8] is Sdram_Control_4Port:u6|mDATAOUT[8] at LC_X11_Y4_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_mDATAOUT[8]_lut_out = GND;
G1_mDATAOUT[8] = DFFEAS(G1_mDATAOUT[8]_lut_out, GLOBAL(LB1__clk0), VCC, , , A1L158, , , VCC);


--G1_mDATAOUT[9] is Sdram_Control_4Port:u6|mDATAOUT[9] at LC_X14_Y4_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_mDATAOUT[9]_lut_out = GND;
G1_mDATAOUT[9] = DFFEAS(G1_mDATAOUT[9]_lut_out, GLOBAL(LB1__clk0), VCC, , , A1L160, , , VCC);


--G1L75 is Sdram_Control_4Port:u6|RD_MASK[0]~103 at LC_X19_Y9_N8
--operation mode is normal

G1L75 = !X8_dffe5a[8] & !X2_dffe5a[8] & !G1_mRD_DONE & !X17_dffe5a[8];

--G1L77Q is Sdram_Control_4Port:u6|RD_MASK[0]~115 at LC_X19_Y9_N8
--operation mode is normal

G1L77Q = DFFEAS(G1L75, GLOBAL(LB1__clk0), VCC, , , , , , );


--GB3_b_full is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|b_full at LC_X15_Y13_N5
--operation mode is normal

GB3_b_full_lut_out = GB3L2 & GB3L3 & X17_dffe5a[7];
GB3_b_full = DFFEAS(GB3_b_full_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--W3L2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|valid_wreq~21 at LC_X16_Y10_N0
--operation mode is normal

W3L2 = G1L78Q & G1_OUT_VALID & !GB3_b_full;


--FB3_b_non_empty is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty at LC_X25_Y2_N4
--operation mode is normal

FB3_b_non_empty_lut_out = FB3_b_non_empty & (!FB3L3 & FB3_b_one # !FB3L4) # !FB3_b_non_empty & !FB3L3;
FB3_b_non_empty = DFFEAS(FB3_b_non_empty_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--W3L1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|valid_rreq~9 at LC_X26_Y8_N4
--operation mode is normal

W3L1 = FB3_b_non_empty & B1_REQ;


--G1_mDATAOUT[11] is Sdram_Control_4Port:u6|mDATAOUT[11] at LC_X7_Y7_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_mDATAOUT[11]_lut_out = GND;
G1_mDATAOUT[11] = DFFEAS(G1_mDATAOUT[11]_lut_out, GLOBAL(LB1__clk0), VCC, , , A1L163, , , VCC);


--EB6_power_modified_counter_values[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[0] at LC_X16_Y7_N1
--operation mode is arithmetic

EB6_power_modified_counter_values[0]_lut_out = EB6_power_modified_counter_values[0] $ (W3L2 & !EB6L26);
EB6_power_modified_counter_values[0] = DFFEAS(EB6_power_modified_counter_values[0]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--EB6L2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera0~COUT at LC_X16_Y7_N1
--operation mode is arithmetic

EB6L2_cout_0 = !EB6L26 # !W3L2;
EB6L2 = CARRY(EB6L2_cout_0);

--EB6L3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera0~COUTCOUT1_7 at LC_X16_Y7_N1
--operation mode is arithmetic

EB6L3_cout_1 = !EB6L27 # !W3L2;
EB6L3 = CARRY(EB6L3_cout_1);


--EB6_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[1] at LC_X16_Y7_N2
--operation mode is arithmetic

EB6_power_modified_counter_values[1]_lut_out = EB6_power_modified_counter_values[1] $ (EB6_power_modified_counter_values[0] & !EB6L2);
EB6_power_modified_counter_values[1] = DFFEAS(EB6_power_modified_counter_values[1]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--EB6L5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera1~COUT at LC_X16_Y7_N2
--operation mode is arithmetic

EB6L5_cout_0 = !EB6_power_modified_counter_values[0] & !EB6L2;
EB6L5 = CARRY(EB6L5_cout_0);

--EB6L6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera1~COUTCOUT1_7 at LC_X16_Y7_N2
--operation mode is arithmetic

EB6L6_cout_1 = !EB6_power_modified_counter_values[0] & !EB6L3;
EB6L6 = CARRY(EB6L6_cout_1);


--EB6_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[2] at LC_X16_Y7_N3
--operation mode is arithmetic

EB6_power_modified_counter_values[2]_lut_out = EB6_power_modified_counter_values[2] $ (EB6_power_modified_counter_values[1] & EB6L5);
EB6_power_modified_counter_values[2] = DFFEAS(EB6_power_modified_counter_values[2]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--EB6L8 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera2~COUT at LC_X16_Y7_N3
--operation mode is arithmetic

EB6L8_cout_0 = EB6_power_modified_counter_values[1] # !EB6L5;
EB6L8 = CARRY(EB6L8_cout_0);

--EB6L9 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera2~COUTCOUT1_7 at LC_X16_Y7_N3
--operation mode is arithmetic

EB6L9_cout_1 = EB6_power_modified_counter_values[1] # !EB6L6;
EB6L9 = CARRY(EB6L9_cout_1);


--EB6_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[3] at LC_X16_Y7_N4
--operation mode is arithmetic

EB6_power_modified_counter_values[3]_lut_out = EB6_power_modified_counter_values[3] $ (EB6_power_modified_counter_values[2] & !EB6L8);
EB6_power_modified_counter_values[3] = DFFEAS(EB6_power_modified_counter_values[3]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--EB6L11 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera3~COUT at LC_X16_Y7_N4
--operation mode is arithmetic

EB6L11 = CARRY(!EB6_power_modified_counter_values[2] & !EB6L9);


--EB6_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[4] at LC_X16_Y7_N5
--operation mode is arithmetic

EB6_power_modified_counter_values[4]_carry_eqn = EB6L11;
EB6_power_modified_counter_values[4]_lut_out = EB6_power_modified_counter_values[4] $ (EB6_power_modified_counter_values[3] & EB6_power_modified_counter_values[4]_carry_eqn);
EB6_power_modified_counter_values[4] = DFFEAS(EB6_power_modified_counter_values[4]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--EB6L13 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera4~COUT at LC_X16_Y7_N5
--operation mode is arithmetic

EB6L13_cout_0 = EB6_power_modified_counter_values[3] # !EB6L11;
EB6L13 = CARRY(EB6L13_cout_0);

--EB6L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera4~COUTCOUT1_7 at LC_X16_Y7_N5
--operation mode is arithmetic

EB6L14_cout_1 = EB6_power_modified_counter_values[3] # !EB6L11;
EB6L14 = CARRY(EB6L14_cout_1);


--EB6_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[5] at LC_X16_Y7_N6
--operation mode is arithmetic

EB6_power_modified_counter_values[5]_carry_eqn = (!EB6L11 & EB6L13) # (EB6L11 & EB6L14);
EB6_power_modified_counter_values[5]_lut_out = EB6_power_modified_counter_values[5] $ (EB6_power_modified_counter_values[4] & !EB6_power_modified_counter_values[5]_carry_eqn);
EB6_power_modified_counter_values[5] = DFFEAS(EB6_power_modified_counter_values[5]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--EB6L16 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera5~COUT at LC_X16_Y7_N6
--operation mode is arithmetic

EB6L16_cout_0 = !EB6_power_modified_counter_values[4] & !EB6L13;
EB6L16 = CARRY(EB6L16_cout_0);

--EB6L17 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera5~COUTCOUT1_7 at LC_X16_Y7_N6
--operation mode is arithmetic

EB6L17_cout_1 = !EB6_power_modified_counter_values[4] & !EB6L14;
EB6L17 = CARRY(EB6L17_cout_1);


--EB6_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[6] at LC_X16_Y7_N7
--operation mode is arithmetic

EB6_power_modified_counter_values[6]_carry_eqn = (!EB6L11 & EB6L16) # (EB6L11 & EB6L17);
EB6_power_modified_counter_values[6]_lut_out = EB6_power_modified_counter_values[6] $ (EB6_power_modified_counter_values[5] & EB6_power_modified_counter_values[6]_carry_eqn);
EB6_power_modified_counter_values[6] = DFFEAS(EB6_power_modified_counter_values[6]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--EB6L19 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera6~COUT at LC_X16_Y7_N7
--operation mode is arithmetic

EB6L19_cout_0 = EB6_power_modified_counter_values[5] # !EB6L16;
EB6L19 = CARRY(EB6L19_cout_0);

--EB6L20 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera6~COUTCOUT1_7 at LC_X16_Y7_N7
--operation mode is arithmetic

EB6L20_cout_1 = EB6_power_modified_counter_values[5] # !EB6L17;
EB6L20 = CARRY(EB6L20_cout_1);


--EB6_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[7] at LC_X16_Y7_N8
--operation mode is arithmetic

EB6_power_modified_counter_values[7]_carry_eqn = (!EB6L11 & EB6L19) # (EB6L11 & EB6L20);
EB6_power_modified_counter_values[7]_lut_out = EB6_power_modified_counter_values[7] $ (EB6_power_modified_counter_values[6] & !EB6_power_modified_counter_values[7]_carry_eqn);
EB6_power_modified_counter_values[7] = DFFEAS(EB6_power_modified_counter_values[7]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--EB6L22 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera7~COUT at LC_X16_Y7_N8
--operation mode is arithmetic

EB6L22_cout_0 = !EB6_power_modified_counter_values[6] & (!EB6L19);
EB6L22 = CARRY(EB6L22_cout_0);

--EB6L23 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera7~COUTCOUT1_7 at LC_X16_Y7_N8
--operation mode is arithmetic

EB6L23_cout_1 = !EB6_power_modified_counter_values[6] & (!EB6L20);
EB6L23 = CARRY(EB6L23_cout_1);


--EB6_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[8] at LC_X16_Y7_N9
--operation mode is normal

EB6_power_modified_counter_values[8]_carry_eqn = (!EB6L11 & EB6L22) # (EB6L11 & EB6L23);
EB6_power_modified_counter_values[8]_lut_out = EB6_power_modified_counter_values[8] $ (EB6_power_modified_counter_values[8]_carry_eqn);
EB6_power_modified_counter_values[8] = DFFEAS(EB6_power_modified_counter_values[8]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--EB5_power_modified_counter_values[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[0] at LC_X21_Y12_N1
--operation mode is arithmetic

EB5_power_modified_counter_values[0]_lut_out = EB5_power_modified_counter_values[0] $ (W3L1 & !EB5L26);
EB5_power_modified_counter_values[0] = DFFEAS(EB5_power_modified_counter_values[0]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--EB5L2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera0~COUT at LC_X21_Y12_N1
--operation mode is arithmetic

EB5L2_cout_0 = !EB5L26 # !W3L1;
EB5L2 = CARRY(EB5L2_cout_0);

--EB5L3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera0~COUTCOUT1_3 at LC_X21_Y12_N1
--operation mode is arithmetic

EB5L3_cout_1 = !EB5L27 # !W3L1;
EB5L3 = CARRY(EB5L3_cout_1);


--EB5_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[1] at LC_X21_Y12_N2
--operation mode is arithmetic

EB5_power_modified_counter_values[1]_lut_out = EB5_power_modified_counter_values[1] $ (EB5_power_modified_counter_values[0] & !EB5L2);
EB5_power_modified_counter_values[1] = DFFEAS(EB5_power_modified_counter_values[1]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--EB5L5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera1~COUT at LC_X21_Y12_N2
--operation mode is arithmetic

EB5L5_cout_0 = !EB5_power_modified_counter_values[0] & !EB5L2;
EB5L5 = CARRY(EB5L5_cout_0);

--EB5L6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera1~COUTCOUT1_3 at LC_X21_Y12_N2
--operation mode is arithmetic

EB5L6_cout_1 = !EB5_power_modified_counter_values[0] & !EB5L3;
EB5L6 = CARRY(EB5L6_cout_1);


--EB5_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[2] at LC_X21_Y12_N3
--operation mode is arithmetic

EB5_power_modified_counter_values[2]_lut_out = EB5_power_modified_counter_values[2] $ (EB5_power_modified_counter_values[1] & EB5L5);
EB5_power_modified_counter_values[2] = DFFEAS(EB5_power_modified_counter_values[2]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--EB5L8 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera2~COUT at LC_X21_Y12_N3
--operation mode is arithmetic

EB5L8_cout_0 = EB5_power_modified_counter_values[1] # !EB5L5;
EB5L8 = CARRY(EB5L8_cout_0);

--EB5L9 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera2~COUTCOUT1_3 at LC_X21_Y12_N3
--operation mode is arithmetic

EB5L9_cout_1 = EB5_power_modified_counter_values[1] # !EB5L6;
EB5L9 = CARRY(EB5L9_cout_1);


--EB5_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[3] at LC_X21_Y12_N4
--operation mode is arithmetic

EB5_power_modified_counter_values[3]_lut_out = EB5_power_modified_counter_values[3] $ (EB5_power_modified_counter_values[2] & !EB5L8);
EB5_power_modified_counter_values[3] = DFFEAS(EB5_power_modified_counter_values[3]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--EB5L11 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera3~COUT at LC_X21_Y12_N4
--operation mode is arithmetic

EB5L11 = CARRY(!EB5_power_modified_counter_values[2] & (!EB5L9));


--EB5_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[4] at LC_X21_Y12_N5
--operation mode is arithmetic

EB5_power_modified_counter_values[4]_carry_eqn = EB5L11;
EB5_power_modified_counter_values[4]_lut_out = EB5_power_modified_counter_values[4] $ (EB5_power_modified_counter_values[3] & EB5_power_modified_counter_values[4]_carry_eqn);
EB5_power_modified_counter_values[4] = DFFEAS(EB5_power_modified_counter_values[4]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--EB5L13 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera4~COUT at LC_X21_Y12_N5
--operation mode is arithmetic

EB5L13_cout_0 = EB5_power_modified_counter_values[3] # !EB5L11;
EB5L13 = CARRY(EB5L13_cout_0);

--EB5L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera4~COUTCOUT1_3 at LC_X21_Y12_N5
--operation mode is arithmetic

EB5L14_cout_1 = EB5_power_modified_counter_values[3] # !EB5L11;
EB5L14 = CARRY(EB5L14_cout_1);


--EB5_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[5] at LC_X21_Y12_N6
--operation mode is arithmetic

EB5_power_modified_counter_values[5]_carry_eqn = (!EB5L11 & EB5L13) # (EB5L11 & EB5L14);
EB5_power_modified_counter_values[5]_lut_out = EB5_power_modified_counter_values[5] $ (EB5_power_modified_counter_values[4] & !EB5_power_modified_counter_values[5]_carry_eqn);
EB5_power_modified_counter_values[5] = DFFEAS(EB5_power_modified_counter_values[5]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--EB5L16 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera5~COUT at LC_X21_Y12_N6
--operation mode is arithmetic

EB5L16_cout_0 = !EB5_power_modified_counter_values[4] & !EB5L13;
EB5L16 = CARRY(EB5L16_cout_0);

--EB5L17 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera5~COUTCOUT1_3 at LC_X21_Y12_N6
--operation mode is arithmetic

EB5L17_cout_1 = !EB5_power_modified_counter_values[4] & !EB5L14;
EB5L17 = CARRY(EB5L17_cout_1);


--EB5_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[6] at LC_X21_Y12_N7
--operation mode is arithmetic

EB5_power_modified_counter_values[6]_carry_eqn = (!EB5L11 & EB5L16) # (EB5L11 & EB5L17);
EB5_power_modified_counter_values[6]_lut_out = EB5_power_modified_counter_values[6] $ (EB5_power_modified_counter_values[5] & EB5_power_modified_counter_values[6]_carry_eqn);
EB5_power_modified_counter_values[6] = DFFEAS(EB5_power_modified_counter_values[6]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--EB5L19 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera6~COUT at LC_X21_Y12_N7
--operation mode is arithmetic

EB5L19_cout_0 = EB5_power_modified_counter_values[5] # !EB5L16;
EB5L19 = CARRY(EB5L19_cout_0);

--EB5L20 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera6~COUTCOUT1_3 at LC_X21_Y12_N7
--operation mode is arithmetic

EB5L20_cout_1 = EB5_power_modified_counter_values[5] # !EB5L17;
EB5L20 = CARRY(EB5L20_cout_1);


--EB5_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[7] at LC_X21_Y12_N8
--operation mode is arithmetic

EB5_power_modified_counter_values[7]_carry_eqn = (!EB5L11 & EB5L19) # (EB5L11 & EB5L20);
EB5_power_modified_counter_values[7]_lut_out = EB5_power_modified_counter_values[7] $ (EB5_power_modified_counter_values[6] & !EB5_power_modified_counter_values[7]_carry_eqn);
EB5_power_modified_counter_values[7] = DFFEAS(EB5_power_modified_counter_values[7]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--EB5L22 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera7~COUT at LC_X21_Y12_N8
--operation mode is arithmetic

EB5L22_cout_0 = !EB5_power_modified_counter_values[6] & (!EB5L19);
EB5L22 = CARRY(EB5L22_cout_0);

--EB5L23 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera7~COUTCOUT1_3 at LC_X21_Y12_N8
--operation mode is arithmetic

EB5L23_cout_1 = !EB5_power_modified_counter_values[6] & (!EB5L20);
EB5L23 = CARRY(EB5L23_cout_1);


--EB5_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[8] at LC_X21_Y12_N9
--operation mode is normal

EB5_power_modified_counter_values[8]_carry_eqn = (!EB5L11 & EB5L22) # (EB5L11 & EB5L23);
EB5_power_modified_counter_values[8]_lut_out = EB5_power_modified_counter_values[8] $ (EB5_power_modified_counter_values[8]_carry_eqn);
EB5_power_modified_counter_values[8] = DFFEAS(EB5_power_modified_counter_values[8]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--G1_mDATAOUT[12] is Sdram_Control_4Port:u6|mDATAOUT[12] at LC_X8_Y5_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_mDATAOUT[12]_lut_out = GND;
G1_mDATAOUT[12] = DFFEAS(G1_mDATAOUT[12]_lut_out, GLOBAL(LB1__clk0), VCC, , , A1L165, , , VCC);


--G1_mDATAOUT[13] is Sdram_Control_4Port:u6|mDATAOUT[13] at LC_X9_Y4_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_mDATAOUT[13]_lut_out = GND;
G1_mDATAOUT[13] = DFFEAS(G1_mDATAOUT[13]_lut_out, GLOBAL(LB1__clk0), VCC, , , A1L167, , , VCC);


--G1_mDATAOUT[14] is Sdram_Control_4Port:u6|mDATAOUT[14] at LC_X8_Y6_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_mDATAOUT[14]_lut_out = GND;
G1_mDATAOUT[14] = DFFEAS(G1_mDATAOUT[14]_lut_out, GLOBAL(LB1__clk0), VCC, , , A1L169, , , VCC);


--G1L211 is Sdram_Control_4Port:u6|add~2851 at LC_X21_Y10_N9
--operation mode is normal

G1L211_carry_eqn = (!G1L222 & G1L227) # (G1L222 & G1L228);
G1L211 = G1L211_carry_eqn $ G1L173Q;

--G1L165Q is Sdram_Control_4Port:u6|ST[9]~2367 at LC_X21_Y10_N9
--operation mode is normal

G1L165Q = DFFEAS(G1L211, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L33 is Sdram_Control_4Port:u6|Equal~1117 at LC_X19_Y10_N0
--operation mode is normal

G1L33 = !G1L174Q & !G1L207Q & G1L29 & !G1L117;

--G1L119Q is Sdram_Control_4Port:u6|ST[0]~2390 at LC_X19_Y10_N0
--operation mode is normal

G1L119Q = DFFEAS(G1L33, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L125 is Sdram_Control_4Port:u6|ST[1]~2352 at LC_X19_Y10_N4
--operation mode is normal

G1L125 = !G1L33 & (!G1L117 # !G1L207Q # !G1L31);

--G1L166Q is Sdram_Control_4Port:u6|ST[9]~2368 at LC_X19_Y10_N4
--operation mode is normal

G1L166Q = DFFEAS(G1L125, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L34 is Sdram_Control_4Port:u6|Equal~1118 at LC_X20_Y10_N0
--operation mode is normal

G1L34 = G1L117 & !G1L174Q & G1L29 & !G1L207Q;

--G1L167Q is Sdram_Control_4Port:u6|ST[9]~2369 at LC_X20_Y10_N0
--operation mode is normal

G1L167Q = DFFEAS(G1L34, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L443Q is Sdram_Control_4Port:u6|mWR~455 at LC_X19_Y9_N5
--operation mode is normal

G1L443Q_lut_out = !G1L433 & (X2_dffe5a[8] # X8_dffe5a[8]);
G1L443Q = DFFEAS(G1L443Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L426Q is Sdram_Control_4Port:u6|mRD~585 at LC_X19_Y9_N0
--operation mode is normal

G1L426Q_lut_out = !X2_dffe5a[8] & !G1_mRD_DONE & !X8_dffe5a[8];
G1L426Q = DFFEAS(G1L426Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L112 is Sdram_Control_4Port:u6|ST[0]~2353 at LC_X20_Y10_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Pre_WR_qfbk = G1_Pre_WR;
G1L112 = G1_Pre_RD & (G1_Pre_WR_qfbk # !G1L442) # !G1_Pre_RD & !G1L425 & (G1_Pre_WR_qfbk # !G1L442);

--G1_Pre_WR is Sdram_Control_4Port:u6|Pre_WR at LC_X20_Y10_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Pre_WR = DFFEAS(G1L112, GLOBAL(LB1__clk0), VCC, , , G1L441, , , VCC);


--R1_CMD_ACK is Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK at LC_X12_Y9_N2
--operation mode is normal

R1_CMD_ACK_lut_out = Q1_CM_ACK & (!R1_CMD_ACK);
R1_CMD_ACK = DFFEAS(R1_CMD_ACK_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L113 is Sdram_Control_4Port:u6|ST[0]~2354 at LC_X20_Y10_N7
--operation mode is normal

G1L113 = R1_CMD_ACK & G1L33 & G1L112 # !R1_CMD_ACK & (G1L34 # G1L33 & G1L112);

--G1L120Q is Sdram_Control_4Port:u6|ST[0]~2412 at LC_X20_Y10_N7
--operation mode is normal

G1L120Q = DFFEAS(G1L113, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L212 is Sdram_Control_4Port:u6|add~2856 at LC_X21_Y10_N7
--operation mode is arithmetic

G1L212_carry_eqn = (!G1L222 & G1L216) # (G1L222 & G1L217);
G1L212 = G1L156Q $ G1L212_carry_eqn;

--G1L155Q is Sdram_Control_4Port:u6|ST[7]~2384 at LC_X21_Y10_N7
--operation mode is arithmetic

G1L155Q = DFFEAS(G1L212, GLOBAL(LB1__clk0), VCC, , , , , , );

--G1L213 is Sdram_Control_4Port:u6|add~2858 at LC_X21_Y10_N7
--operation mode is arithmetic

G1L213_cout_0 = !G1L216 # !G1L156Q;
G1L213 = CARRY(G1L213_cout_0);

--G1L214 is Sdram_Control_4Port:u6|add~2858COUT1_3009 at LC_X21_Y10_N7
--operation mode is arithmetic

G1L214_cout_1 = !G1L217 # !G1L156Q;
G1L214 = CARRY(G1L214_cout_1);


--G1L215 is Sdram_Control_4Port:u6|add~2861 at LC_X21_Y10_N6
--operation mode is arithmetic

G1L215_carry_eqn = (!G1L222 & G1L219) # (G1L222 & G1L220);
G1L215 = G1L151Q $ !G1L215_carry_eqn;

--G1L150Q is Sdram_Control_4Port:u6|ST[6]~2382 at LC_X21_Y10_N6
--operation mode is arithmetic

G1L150Q = DFFEAS(G1L215, GLOBAL(LB1__clk0), VCC, , , , , , );

--G1L216 is Sdram_Control_4Port:u6|add~2863 at LC_X21_Y10_N6
--operation mode is arithmetic

G1L216_cout_0 = G1L151Q & !G1L219;
G1L216 = CARRY(G1L216_cout_0);

--G1L217 is Sdram_Control_4Port:u6|add~2863COUT1_3007 at LC_X21_Y10_N6
--operation mode is arithmetic

G1L217_cout_1 = G1L151Q & !G1L220;
G1L217 = CARRY(G1L217_cout_1);


--G1L218 is Sdram_Control_4Port:u6|add~2866 at LC_X21_Y10_N5
--operation mode is arithmetic

G1L218_carry_eqn = G1L222;
G1L218 = G1L146Q $ G1L218_carry_eqn;

--G1L145Q is Sdram_Control_4Port:u6|ST[5]~2380 at LC_X21_Y10_N5
--operation mode is arithmetic

G1L145Q = DFFEAS(G1L218, GLOBAL(LB1__clk0), VCC, , , , , , );

--G1L219 is Sdram_Control_4Port:u6|add~2868 at LC_X21_Y10_N5
--operation mode is arithmetic

G1L219_cout_0 = !G1L222 # !G1L146Q;
G1L219 = CARRY(G1L219_cout_0);

--G1L220 is Sdram_Control_4Port:u6|add~2868COUT1_3005 at LC_X21_Y10_N5
--operation mode is arithmetic

G1L220_cout_1 = !G1L222 # !G1L146Q;
G1L220 = CARRY(G1L220_cout_1);


--G1L221 is Sdram_Control_4Port:u6|add~2871 at LC_X21_Y10_N4
--operation mode is arithmetic

G1L221 = G1L141Q $ !G1L224;

--G1L140Q is Sdram_Control_4Port:u6|ST[4]~2378 at LC_X21_Y10_N4
--operation mode is arithmetic

G1L140Q = DFFEAS(G1L221, GLOBAL(LB1__clk0), VCC, , , , , , );

--G1L222 is Sdram_Control_4Port:u6|add~2873 at LC_X21_Y10_N4
--operation mode is arithmetic

G1L222 = CARRY(G1L141Q & !G1L225);


--G1L223 is Sdram_Control_4Port:u6|add~2876 at LC_X21_Y10_N3
--operation mode is arithmetic

G1L223 = G1L136Q $ G1L236;

--G1L135Q is Sdram_Control_4Port:u6|ST[3]~2376 at LC_X21_Y10_N3
--operation mode is arithmetic

G1L135Q = DFFEAS(G1L223, GLOBAL(LB1__clk0), VCC, , , , , , );

--G1L224 is Sdram_Control_4Port:u6|add~2878 at LC_X21_Y10_N3
--operation mode is arithmetic

G1L224_cout_0 = !G1L236 # !G1L136Q;
G1L224 = CARRY(G1L224_cout_0);

--G1L225 is Sdram_Control_4Port:u6|add~2878COUT1_3003 at LC_X21_Y10_N3
--operation mode is arithmetic

G1L225_cout_1 = !G1L237 # !G1L136Q;
G1L225 = CARRY(G1L225_cout_1);


--G1L226 is Sdram_Control_4Port:u6|add~2881 at LC_X21_Y10_N8
--operation mode is arithmetic

G1L226_carry_eqn = (!G1L222 & G1L213) # (G1L222 & G1L214);
G1L226 = G1L161Q $ !G1L226_carry_eqn;

--G1L160Q is Sdram_Control_4Port:u6|ST[8]~2374 at LC_X21_Y10_N8
--operation mode is arithmetic

G1L160Q = DFFEAS(G1L226, GLOBAL(LB1__clk0), VCC, , , , , , );

--G1L227 is Sdram_Control_4Port:u6|add~2883 at LC_X21_Y10_N8
--operation mode is arithmetic

G1L227_cout_0 = G1L161Q & !G1L213;
G1L227 = CARRY(G1L227_cout_0);

--G1L228 is Sdram_Control_4Port:u6|add~2883COUT1_3011 at LC_X21_Y10_N8
--operation mode is arithmetic

G1L228_cout_1 = G1L161Q & !G1L214;
G1L228 = CARRY(G1L228_cout_1);


--G1L230 is Sdram_Control_4Port:u6|add~2888 at LC_X21_Y10_N0
--operation mode is arithmetic

G1L230_cout_0 = G1L117;
G1L230 = CARRY(G1L230_cout_0);

--G1L231 is Sdram_Control_4Port:u6|add~2888COUT1_2997 at LC_X21_Y10_N0
--operation mode is arithmetic

G1L231_cout_1 = G1L117;
G1L231 = CARRY(G1L231_cout_1);


--G1L36 is Sdram_Control_4Port:u6|Equal~1119 at LC_X16_Y10_N2
--operation mode is normal

G1L36 = !G1L117 # !G1L207Q # !G1L31;

--G1L93Q is Sdram_Control_4Port:u6|Read~467 at LC_X16_Y10_N2
--operation mode is normal

G1L93Q = DFFEAS(G1L36, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L121Q is Sdram_Control_4Port:u6|ST[0]~2421 at LC_X16_Y10_N4
--operation mode is normal

G1L121Q_lut_out = G1L33 # G1L36 & !G1L117;
G1L121Q = DFFEAS(G1L121Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L232 is Sdram_Control_4Port:u6|add~2891 at LC_X21_Y10_N1
--operation mode is arithmetic

G1L232 = G1L174Q $ (G1L230);

--G1L127Q is Sdram_Control_4Port:u6|ST[1]~2372 at LC_X21_Y10_N1
--operation mode is arithmetic

G1L127Q = DFFEAS(G1L232, GLOBAL(LB1__clk0), VCC, , , , , , );

--G1L233 is Sdram_Control_4Port:u6|add~2893 at LC_X21_Y10_N1
--operation mode is arithmetic

G1L233_cout_0 = !G1L230 # !G1L174Q;
G1L233 = CARRY(G1L233_cout_0);

--G1L234 is Sdram_Control_4Port:u6|add~2893COUT1_2999 at LC_X21_Y10_N1
--operation mode is arithmetic

G1L234_cout_1 = !G1L231 # !G1L174Q;
G1L234 = CARRY(G1L234_cout_1);


--G1L235 is Sdram_Control_4Port:u6|add~2896 at LC_X21_Y10_N2
--operation mode is arithmetic

G1L235 = G1L207Q $ !G1L233;

--G1L131Q is Sdram_Control_4Port:u6|ST[2]~2389 at LC_X21_Y10_N2
--operation mode is arithmetic

G1L131Q = DFFEAS(G1L235, GLOBAL(LB1__clk0), VCC, , , , , , );

--G1L236 is Sdram_Control_4Port:u6|add~2898 at LC_X21_Y10_N2
--operation mode is arithmetic

G1L236_cout_0 = G1L207Q & !G1L233;
G1L236 = CARRY(G1L236_cout_0);

--G1L237 is Sdram_Control_4Port:u6|add~2898COUT1_3001 at LC_X21_Y10_N2
--operation mode is arithmetic

G1L237_cout_1 = G1L207Q & !G1L234;
G1L237 = CARRY(G1L237_cout_1);


--G1L208Q is Sdram_Control_4Port:u6|Write~328 at LC_X14_Y10_N2
--operation mode is normal

G1L208Q_lut_out = !G1L117 & (G1L31);
G1L208Q = DFFEAS(G1L208Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L38 is Sdram_Control_4Port:u6|Equal~1121 at LC_X16_Y8_N2
--operation mode is normal

G1L38 = !G1L161Q & G1L30 & !G1L207Q & !G1L175Q;


--G1L39 is Sdram_Control_4Port:u6|Equal~1122 at LC_X19_Y8_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1L39 = G1L426Q & !G1_Pre_RD & (G1L85Q);

--G1_Pre_RD is Sdram_Control_4Port:u6|Pre_RD at LC_X19_Y8_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1_Pre_RD = DFFEAS(G1L39, GLOBAL(LB1__clk0), VCC, , , G1L424, , , VCC);


--G1L94Q is Sdram_Control_4Port:u6|Read~468 at LC_X16_Y8_N1
--operation mode is normal

G1L94Q_lut_out = G1L38 & G1L39 & !G1L174Q & !G1L117;
G1L94Q = DFFEAS(G1L94Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L202 is Sdram_Control_4Port:u6|Write~320 at LC_X16_Y8_N4
--operation mode is normal

G1L202 = G1L205Q & !G1L94Q & (!G1L209Q # !G1L208Q);


--G1L203 is Sdram_Control_4Port:u6|Write~321 at LC_X16_Y9_N9
--operation mode is normal

G1L203 = !G1L95Q & G1_Pre_WR & G1L119Q;


--Q1_do_precharge is Sdram_Control_4Port:u6|command:command1|do_precharge at LC_X13_Y8_N8
--operation mode is normal

Q1_do_precharge_lut_out = !Q1_command_done & !Q1_do_precharge & R1_PRECHARGE;
Q1_do_precharge = DFFEAS(Q1_do_precharge_lut_out, GLOBAL(LB1__clk0), VCC, , , , , R1_INIT_REQ, );


--Q1_do_load_mode is Sdram_Control_4Port:u6|command:command1|do_load_mode at LC_X13_Y8_N1
--operation mode is normal

Q1_do_load_mode_lut_out = !Q1_command_done & (R1_LOAD_MODE & !Q1_do_load_mode);
Q1_do_load_mode = DFFEAS(Q1_do_load_mode_lut_out, GLOBAL(LB1__clk0), VCC, , , , , R1_INIT_REQ, );


--Q1L8 is Sdram_Control_4Port:u6|command:command1|CS_N~27 at LC_X13_Y8_N5
--operation mode is normal

Q1L8 = !Q1_do_precharge & !Q1_do_load_mode;


--Q1_rw_flag is Sdram_Control_4Port:u6|command:command1|rw_flag at LC_X13_Y8_N0
--operation mode is normal

Q1_rw_flag_lut_out = Q1_do_reada # !Q1L69 & (Q1_rw_flag);
Q1_rw_flag = DFFEAS(Q1_rw_flag_lut_out, GLOBAL(LB1__clk0), VCC, , , , , R1_INIT_REQ, );


--Q1_do_rw is Sdram_Control_4Port:u6|command:command1|do_rw at LC_X13_Y8_N9
--operation mode is normal

Q1_do_rw_lut_out = Q1_do_writea & Q1_do_rw # !Q1_do_writea & (Q1_do_reada & Q1_do_rw # !Q1_do_reada & (Q1_rw_shift[0]));
Q1_do_rw = DFFEAS(Q1_do_rw_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--Q1_do_writea is Sdram_Control_4Port:u6|command:command1|do_writea at LC_X11_Y9_N9
--operation mode is normal

Q1_do_writea_lut_out = !Q1_do_writea & Q1L53 & !R1_INIT_REQ & R1_WRITEA;
Q1_do_writea = DFFEAS(Q1_do_writea_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--Q1_do_reada is Sdram_Control_4Port:u6|command:command1|do_reada at LC_X11_Y9_N2
--operation mode is normal

Q1_do_reada_lut_out = !Q1_do_reada & Q1L53 & !R1_INIT_REQ & R1_READA;
Q1_do_reada = DFFEAS(Q1_do_reada_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--Q1L28 is Sdram_Control_4Port:u6|command:command1|WE_N~73 at LC_X13_Y8_N7
--operation mode is normal

Q1L28 = Q1_do_rw & !Q1_do_reada & (!Q1_do_writea);


--Q1_oe4 is Sdram_Control_4Port:u6|command:command1|oe4 at LC_X15_Y8_N8
--operation mode is normal

Q1_oe4_lut_out = Q1_do_writea # !Q1_do_initial & Q1L59 & !G1_PM_STOP;
Q1_oe4 = DFFEAS(Q1_oe4_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--Q1L11 is Sdram_Control_4Port:u6|command:command1|RAS_N~164 at LC_X15_Y8_N4
--operation mode is normal

Q1L11 = Q1_do_precharge & (Q1_oe4 # Q1_rw_flag);


--Q1L35 is Sdram_Control_4Port:u6|command:command1|always4~26 at LC_X11_Y9_N7
--operation mode is normal

Q1L35 = !Q1_do_reada & (!Q1_do_writea);


--R1_SADDR[22] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[22] at LC_X15_Y8_N3
--operation mode is normal

R1_SADDR[22]_lut_out = G1L369Q & G1L370Q # !G1L369Q & (R1_SADDR[22]);
R1_SADDR[22] = DFFEAS(R1_SADDR[22]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--Q1_do_initial is Sdram_Control_4Port:u6|command:command1|do_initial at LC_X15_Y8_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

Q1_do_initial_lut_out = GND;
Q1_do_initial = DFFEAS(Q1_do_initial_lut_out, GLOBAL(LB1__clk0), VCC, , , R1_INIT_REQ, , , VCC);


--R1_SADDR[20] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[20] at LC_X14_Y8_N1
--operation mode is normal

R1_SADDR[20]_lut_out = G1L369Q & G1L356Q # !G1L369Q & (R1_SADDR[20]);
R1_SADDR[20] = DFFEAS(R1_SADDR[20]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--R1_SADDR[21] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[21] at LC_X14_Y8_N6
--operation mode is normal

R1_SADDR[21]_lut_out = G1L369Q & G1L362Q # !G1L369Q & (R1_SADDR[21]);
R1_SADDR[21] = DFFEAS(R1_SADDR[21]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--R1_SADDR[8] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[8] at LC_X22_Y8_N3
--operation mode is normal

R1_SADDR[8]_lut_out = G1L369Q & G1L284Q # !G1L369Q & (R1_SADDR[8]);
R1_SADDR[8] = DFFEAS(R1_SADDR[8]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--R1_SADDR[9] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[9] at LC_X22_Y9_N3
--operation mode is normal

R1_SADDR[9]_lut_out = G1L369Q & (G1L290Q) # !G1L369Q & R1_SADDR[9];
R1_SADDR[9] = DFFEAS(R1_SADDR[9]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--R1_SADDR[10] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[10] at LC_X22_Y9_N1
--operation mode is normal

R1_SADDR[10]_lut_out = G1L369Q & (G1L296Q) # !G1L369Q & (R1_SADDR[10]);
R1_SADDR[10] = DFFEAS(R1_SADDR[10]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--R1_SADDR[11] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[11] at LC_X22_Y8_N7
--operation mode is normal

R1_SADDR[11]_lut_out = G1L369Q & (G1L302Q) # !G1L369Q & R1_SADDR[11];
R1_SADDR[11] = DFFEAS(R1_SADDR[11]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--R1_SADDR[12] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[12] at LC_X22_Y8_N6
--operation mode is normal

R1_SADDR[12]_lut_out = G1L369Q & G1L308Q # !G1L369Q & (R1_SADDR[12]);
R1_SADDR[12] = DFFEAS(R1_SADDR[12]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--R1_SADDR[13] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[13] at LC_X15_Y8_N1
--operation mode is normal

R1_SADDR[13]_lut_out = G1L369Q & (G1L314Q) # !G1L369Q & R1_SADDR[13];
R1_SADDR[13] = DFFEAS(R1_SADDR[13]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--R1_SADDR[14] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[14] at LC_X21_Y8_N3
--operation mode is normal

R1_SADDR[14]_lut_out = G1L369Q & (G1L320Q) # !G1L369Q & (R1_SADDR[14]);
R1_SADDR[14] = DFFEAS(R1_SADDR[14]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--R1_SADDR[15] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[15] at LC_X21_Y8_N6
--operation mode is normal

R1_SADDR[15]_lut_out = G1L369Q & (G1L326Q) # !G1L369Q & (R1_SADDR[15]);
R1_SADDR[15] = DFFEAS(R1_SADDR[15]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--R1_SADDR[16] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[16] at LC_X21_Y8_N5
--operation mode is normal

R1_SADDR[16]_lut_out = G1L369Q & (G1L332Q) # !G1L369Q & (R1_SADDR[16]);
R1_SADDR[16] = DFFEAS(R1_SADDR[16]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--R1_SADDR[17] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[17] at LC_X21_Y8_N8
--operation mode is normal

R1_SADDR[17]_lut_out = G1L369Q & (G1L338Q) # !G1L369Q & R1_SADDR[17];
R1_SADDR[17] = DFFEAS(R1_SADDR[17]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--R1_SADDR[18] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[18] at LC_X14_Y8_N5
--operation mode is normal

R1_SADDR[18]_lut_out = G1L369Q & G1L344Q # !G1L369Q & (R1_SADDR[18]);
R1_SADDR[18] = DFFEAS(R1_SADDR[18]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--R1_SADDR[19] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[19] at LC_X21_Y8_N9
--operation mode is normal

R1_SADDR[19]_lut_out = G1L369Q & (G1L350Q) # !G1L369Q & (R1_SADDR[19]);
R1_SADDR[19] = DFFEAS(R1_SADDR[19]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--KB1_q_b[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[0] at M4K_X17_Y13
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 7, Port B Depth: 512, Port B Width: 7
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_b[0]_PORT_A_data_in = BUS(F1_mCCD_B[0], F1_mCCD_B[1], F1_mCCD_B[4], F1_mCCD_B[5], F1_mCCD_B[6], F1_mCCD_B[7], F1_mCCD_B[9]);
KB1_q_b[0]_PORT_A_data_in_reg = DFFE(KB1_q_b[0]_PORT_A_data_in, KB1_q_b[0]_clock_0, , , KB1_q_b[0]_clock_enable_0);
KB1_q_b[0]_PORT_A_address = BUS(EB2_power_modified_counter_values[0], EB2_power_modified_counter_values[1], EB2_power_modified_counter_values[2], EB2_power_modified_counter_values[3], EB2_power_modified_counter_values[4], EB2_power_modified_counter_values[5], EB2_power_modified_counter_values[6], EB2_power_modified_counter_values[7], EB2_power_modified_counter_values[8]);
KB1_q_b[0]_PORT_A_address_reg = DFFE(KB1_q_b[0]_PORT_A_address, KB1_q_b[0]_clock_0, , , KB1_q_b[0]_clock_enable_0);
KB1_q_b[0]_PORT_B_address = BUS(EB1_power_modified_counter_values[0], EB1_power_modified_counter_values[1], EB1_power_modified_counter_values[2], EB1_power_modified_counter_values[3], EB1_power_modified_counter_values[4], EB1_power_modified_counter_values[5], EB1_power_modified_counter_values[6], EB1_power_modified_counter_values[7], EB1_power_modified_counter_values[8]);
KB1_q_b[0]_PORT_B_address_reg = DFFE(KB1_q_b[0]_PORT_B_address, KB1_q_b[0]_clock_1, , , KB1_q_b[0]_clock_enable_1);
KB1_q_b[0]_PORT_A_write_enable = VCC;
KB1_q_b[0]_PORT_A_write_enable_reg = DFFE(KB1_q_b[0]_PORT_A_write_enable, KB1_q_b[0]_clock_0, , , KB1_q_b[0]_clock_enable_0);
KB1_q_b[0]_PORT_B_read_enable = VCC;
KB1_q_b[0]_PORT_B_read_enable_reg = DFFE(KB1_q_b[0]_PORT_B_read_enable, KB1_q_b[0]_clock_1, , , KB1_q_b[0]_clock_enable_1);
KB1_q_b[0]_clock_0 = GLOBAL(CCD_PIXCLK);
KB1_q_b[0]_clock_1 = GLOBAL(LB1__clk0);
KB1_q_b[0]_clock_enable_0 = W1_valid_wreq;
KB1_q_b[0]_clock_enable_1 = W1L1;
KB1_q_b[0]_PORT_B_data_out = MEMORY(KB1_q_b[0]_PORT_A_data_in_reg, , KB1_q_b[0]_PORT_A_address_reg, KB1_q_b[0]_PORT_B_address_reg, KB1_q_b[0]_PORT_A_write_enable_reg, KB1_q_b[0]_PORT_B_read_enable_reg, , , KB1_q_b[0]_clock_0, KB1_q_b[0]_clock_1, KB1_q_b[0]_clock_enable_0, KB1_q_b[0]_clock_enable_1, , );
KB1_q_b[0] = KB1_q_b[0]_PORT_B_data_out[0];

--KB1_q_b[9] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[9] at M4K_X17_Y13
KB1_q_b[0]_PORT_A_data_in = BUS(F1_mCCD_B[0], F1_mCCD_B[1], F1_mCCD_B[4], F1_mCCD_B[5], F1_mCCD_B[6], F1_mCCD_B[7], F1_mCCD_B[9]);
KB1_q_b[0]_PORT_A_data_in_reg = DFFE(KB1_q_b[0]_PORT_A_data_in, KB1_q_b[0]_clock_0, , , KB1_q_b[0]_clock_enable_0);
KB1_q_b[0]_PORT_A_address = BUS(EB2_power_modified_counter_values[0], EB2_power_modified_counter_values[1], EB2_power_modified_counter_values[2], EB2_power_modified_counter_values[3], EB2_power_modified_counter_values[4], EB2_power_modified_counter_values[5], EB2_power_modified_counter_values[6], EB2_power_modified_counter_values[7], EB2_power_modified_counter_values[8]);
KB1_q_b[0]_PORT_A_address_reg = DFFE(KB1_q_b[0]_PORT_A_address, KB1_q_b[0]_clock_0, , , KB1_q_b[0]_clock_enable_0);
KB1_q_b[0]_PORT_B_address = BUS(EB1_power_modified_counter_values[0], EB1_power_modified_counter_values[1], EB1_power_modified_counter_values[2], EB1_power_modified_counter_values[3], EB1_power_modified_counter_values[4], EB1_power_modified_counter_values[5], EB1_power_modified_counter_values[6], EB1_power_modified_counter_values[7], EB1_power_modified_counter_values[8]);
KB1_q_b[0]_PORT_B_address_reg = DFFE(KB1_q_b[0]_PORT_B_address, KB1_q_b[0]_clock_1, , , KB1_q_b[0]_clock_enable_1);
KB1_q_b[0]_PORT_A_write_enable = VCC;
KB1_q_b[0]_PORT_A_write_enable_reg = DFFE(KB1_q_b[0]_PORT_A_write_enable, KB1_q_b[0]_clock_0, , , KB1_q_b[0]_clock_enable_0);
KB1_q_b[0]_PORT_B_read_enable = VCC;
KB1_q_b[0]_PORT_B_read_enable_reg = DFFE(KB1_q_b[0]_PORT_B_read_enable, KB1_q_b[0]_clock_1, , , KB1_q_b[0]_clock_enable_1);
KB1_q_b[0]_clock_0 = GLOBAL(CCD_PIXCLK);
KB1_q_b[0]_clock_1 = GLOBAL(LB1__clk0);
KB1_q_b[0]_clock_enable_0 = W1_valid_wreq;
KB1_q_b[0]_clock_enable_1 = W1L1;
KB1_q_b[0]_PORT_B_data_out = MEMORY(KB1_q_b[0]_PORT_A_data_in_reg, , KB1_q_b[0]_PORT_A_address_reg, KB1_q_b[0]_PORT_B_address_reg, KB1_q_b[0]_PORT_A_write_enable_reg, KB1_q_b[0]_PORT_B_read_enable_reg, , , KB1_q_b[0]_clock_0, KB1_q_b[0]_clock_1, KB1_q_b[0]_clock_enable_0, KB1_q_b[0]_clock_enable_1, , );
KB1_q_b[9] = KB1_q_b[0]_PORT_B_data_out[6];

--KB1_q_b[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[7] at M4K_X17_Y13
KB1_q_b[0]_PORT_A_data_in = BUS(F1_mCCD_B[0], F1_mCCD_B[1], F1_mCCD_B[4], F1_mCCD_B[5], F1_mCCD_B[6], F1_mCCD_B[7], F1_mCCD_B[9]);
KB1_q_b[0]_PORT_A_data_in_reg = DFFE(KB1_q_b[0]_PORT_A_data_in, KB1_q_b[0]_clock_0, , , KB1_q_b[0]_clock_enable_0);
KB1_q_b[0]_PORT_A_address = BUS(EB2_power_modified_counter_values[0], EB2_power_modified_counter_values[1], EB2_power_modified_counter_values[2], EB2_power_modified_counter_values[3], EB2_power_modified_counter_values[4], EB2_power_modified_counter_values[5], EB2_power_modified_counter_values[6], EB2_power_modified_counter_values[7], EB2_power_modified_counter_values[8]);
KB1_q_b[0]_PORT_A_address_reg = DFFE(KB1_q_b[0]_PORT_A_address, KB1_q_b[0]_clock_0, , , KB1_q_b[0]_clock_enable_0);
KB1_q_b[0]_PORT_B_address = BUS(EB1_power_modified_counter_values[0], EB1_power_modified_counter_values[1], EB1_power_modified_counter_values[2], EB1_power_modified_counter_values[3], EB1_power_modified_counter_values[4], EB1_power_modified_counter_values[5], EB1_power_modified_counter_values[6], EB1_power_modified_counter_values[7], EB1_power_modified_counter_values[8]);
KB1_q_b[0]_PORT_B_address_reg = DFFE(KB1_q_b[0]_PORT_B_address, KB1_q_b[0]_clock_1, , , KB1_q_b[0]_clock_enable_1);
KB1_q_b[0]_PORT_A_write_enable = VCC;
KB1_q_b[0]_PORT_A_write_enable_reg = DFFE(KB1_q_b[0]_PORT_A_write_enable, KB1_q_b[0]_clock_0, , , KB1_q_b[0]_clock_enable_0);
KB1_q_b[0]_PORT_B_read_enable = VCC;
KB1_q_b[0]_PORT_B_read_enable_reg = DFFE(KB1_q_b[0]_PORT_B_read_enable, KB1_q_b[0]_clock_1, , , KB1_q_b[0]_clock_enable_1);
KB1_q_b[0]_clock_0 = GLOBAL(CCD_PIXCLK);
KB1_q_b[0]_clock_1 = GLOBAL(LB1__clk0);
KB1_q_b[0]_clock_enable_0 = W1_valid_wreq;
KB1_q_b[0]_clock_enable_1 = W1L1;
KB1_q_b[0]_PORT_B_data_out = MEMORY(KB1_q_b[0]_PORT_A_data_in_reg, , KB1_q_b[0]_PORT_A_address_reg, KB1_q_b[0]_PORT_B_address_reg, KB1_q_b[0]_PORT_A_write_enable_reg, KB1_q_b[0]_PORT_B_read_enable_reg, , , KB1_q_b[0]_clock_0, KB1_q_b[0]_clock_1, KB1_q_b[0]_clock_enable_0, KB1_q_b[0]_clock_enable_1, , );
KB1_q_b[7] = KB1_q_b[0]_PORT_B_data_out[5];

--KB1_q_b[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[6] at M4K_X17_Y13
KB1_q_b[0]_PORT_A_data_in = BUS(F1_mCCD_B[0], F1_mCCD_B[1], F1_mCCD_B[4], F1_mCCD_B[5], F1_mCCD_B[6], F1_mCCD_B[7], F1_mCCD_B[9]);
KB1_q_b[0]_PORT_A_data_in_reg = DFFE(KB1_q_b[0]_PORT_A_data_in, KB1_q_b[0]_clock_0, , , KB1_q_b[0]_clock_enable_0);
KB1_q_b[0]_PORT_A_address = BUS(EB2_power_modified_counter_values[0], EB2_power_modified_counter_values[1], EB2_power_modified_counter_values[2], EB2_power_modified_counter_values[3], EB2_power_modified_counter_values[4], EB2_power_modified_counter_values[5], EB2_power_modified_counter_values[6], EB2_power_modified_counter_values[7], EB2_power_modified_counter_values[8]);
KB1_q_b[0]_PORT_A_address_reg = DFFE(KB1_q_b[0]_PORT_A_address, KB1_q_b[0]_clock_0, , , KB1_q_b[0]_clock_enable_0);
KB1_q_b[0]_PORT_B_address = BUS(EB1_power_modified_counter_values[0], EB1_power_modified_counter_values[1], EB1_power_modified_counter_values[2], EB1_power_modified_counter_values[3], EB1_power_modified_counter_values[4], EB1_power_modified_counter_values[5], EB1_power_modified_counter_values[6], EB1_power_modified_counter_values[7], EB1_power_modified_counter_values[8]);
KB1_q_b[0]_PORT_B_address_reg = DFFE(KB1_q_b[0]_PORT_B_address, KB1_q_b[0]_clock_1, , , KB1_q_b[0]_clock_enable_1);
KB1_q_b[0]_PORT_A_write_enable = VCC;
KB1_q_b[0]_PORT_A_write_enable_reg = DFFE(KB1_q_b[0]_PORT_A_write_enable, KB1_q_b[0]_clock_0, , , KB1_q_b[0]_clock_enable_0);
KB1_q_b[0]_PORT_B_read_enable = VCC;
KB1_q_b[0]_PORT_B_read_enable_reg = DFFE(KB1_q_b[0]_PORT_B_read_enable, KB1_q_b[0]_clock_1, , , KB1_q_b[0]_clock_enable_1);
KB1_q_b[0]_clock_0 = GLOBAL(CCD_PIXCLK);
KB1_q_b[0]_clock_1 = GLOBAL(LB1__clk0);
KB1_q_b[0]_clock_enable_0 = W1_valid_wreq;
KB1_q_b[0]_clock_enable_1 = W1L1;
KB1_q_b[0]_PORT_B_data_out = MEMORY(KB1_q_b[0]_PORT_A_data_in_reg, , KB1_q_b[0]_PORT_A_address_reg, KB1_q_b[0]_PORT_B_address_reg, KB1_q_b[0]_PORT_A_write_enable_reg, KB1_q_b[0]_PORT_B_read_enable_reg, , , KB1_q_b[0]_clock_0, KB1_q_b[0]_clock_1, KB1_q_b[0]_clock_enable_0, KB1_q_b[0]_clock_enable_1, , );
KB1_q_b[6] = KB1_q_b[0]_PORT_B_data_out[4];

--KB1_q_b[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[5] at M4K_X17_Y13
KB1_q_b[0]_PORT_A_data_in = BUS(F1_mCCD_B[0], F1_mCCD_B[1], F1_mCCD_B[4], F1_mCCD_B[5], F1_mCCD_B[6], F1_mCCD_B[7], F1_mCCD_B[9]);
KB1_q_b[0]_PORT_A_data_in_reg = DFFE(KB1_q_b[0]_PORT_A_data_in, KB1_q_b[0]_clock_0, , , KB1_q_b[0]_clock_enable_0);
KB1_q_b[0]_PORT_A_address = BUS(EB2_power_modified_counter_values[0], EB2_power_modified_counter_values[1], EB2_power_modified_counter_values[2], EB2_power_modified_counter_values[3], EB2_power_modified_counter_values[4], EB2_power_modified_counter_values[5], EB2_power_modified_counter_values[6], EB2_power_modified_counter_values[7], EB2_power_modified_counter_values[8]);
KB1_q_b[0]_PORT_A_address_reg = DFFE(KB1_q_b[0]_PORT_A_address, KB1_q_b[0]_clock_0, , , KB1_q_b[0]_clock_enable_0);
KB1_q_b[0]_PORT_B_address = BUS(EB1_power_modified_counter_values[0], EB1_power_modified_counter_values[1], EB1_power_modified_counter_values[2], EB1_power_modified_counter_values[3], EB1_power_modified_counter_values[4], EB1_power_modified_counter_values[5], EB1_power_modified_counter_values[6], EB1_power_modified_counter_values[7], EB1_power_modified_counter_values[8]);
KB1_q_b[0]_PORT_B_address_reg = DFFE(KB1_q_b[0]_PORT_B_address, KB1_q_b[0]_clock_1, , , KB1_q_b[0]_clock_enable_1);
KB1_q_b[0]_PORT_A_write_enable = VCC;
KB1_q_b[0]_PORT_A_write_enable_reg = DFFE(KB1_q_b[0]_PORT_A_write_enable, KB1_q_b[0]_clock_0, , , KB1_q_b[0]_clock_enable_0);
KB1_q_b[0]_PORT_B_read_enable = VCC;
KB1_q_b[0]_PORT_B_read_enable_reg = DFFE(KB1_q_b[0]_PORT_B_read_enable, KB1_q_b[0]_clock_1, , , KB1_q_b[0]_clock_enable_1);
KB1_q_b[0]_clock_0 = GLOBAL(CCD_PIXCLK);
KB1_q_b[0]_clock_1 = GLOBAL(LB1__clk0);
KB1_q_b[0]_clock_enable_0 = W1_valid_wreq;
KB1_q_b[0]_clock_enable_1 = W1L1;
KB1_q_b[0]_PORT_B_data_out = MEMORY(KB1_q_b[0]_PORT_A_data_in_reg, , KB1_q_b[0]_PORT_A_address_reg, KB1_q_b[0]_PORT_B_address_reg, KB1_q_b[0]_PORT_A_write_enable_reg, KB1_q_b[0]_PORT_B_read_enable_reg, , , KB1_q_b[0]_clock_0, KB1_q_b[0]_clock_1, KB1_q_b[0]_clock_enable_0, KB1_q_b[0]_clock_enable_1, , );
KB1_q_b[5] = KB1_q_b[0]_PORT_B_data_out[3];

--KB1_q_b[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[4] at M4K_X17_Y13
KB1_q_b[0]_PORT_A_data_in = BUS(F1_mCCD_B[0], F1_mCCD_B[1], F1_mCCD_B[4], F1_mCCD_B[5], F1_mCCD_B[6], F1_mCCD_B[7], F1_mCCD_B[9]);
KB1_q_b[0]_PORT_A_data_in_reg = DFFE(KB1_q_b[0]_PORT_A_data_in, KB1_q_b[0]_clock_0, , , KB1_q_b[0]_clock_enable_0);
KB1_q_b[0]_PORT_A_address = BUS(EB2_power_modified_counter_values[0], EB2_power_modified_counter_values[1], EB2_power_modified_counter_values[2], EB2_power_modified_counter_values[3], EB2_power_modified_counter_values[4], EB2_power_modified_counter_values[5], EB2_power_modified_counter_values[6], EB2_power_modified_counter_values[7], EB2_power_modified_counter_values[8]);
KB1_q_b[0]_PORT_A_address_reg = DFFE(KB1_q_b[0]_PORT_A_address, KB1_q_b[0]_clock_0, , , KB1_q_b[0]_clock_enable_0);
KB1_q_b[0]_PORT_B_address = BUS(EB1_power_modified_counter_values[0], EB1_power_modified_counter_values[1], EB1_power_modified_counter_values[2], EB1_power_modified_counter_values[3], EB1_power_modified_counter_values[4], EB1_power_modified_counter_values[5], EB1_power_modified_counter_values[6], EB1_power_modified_counter_values[7], EB1_power_modified_counter_values[8]);
KB1_q_b[0]_PORT_B_address_reg = DFFE(KB1_q_b[0]_PORT_B_address, KB1_q_b[0]_clock_1, , , KB1_q_b[0]_clock_enable_1);
KB1_q_b[0]_PORT_A_write_enable = VCC;
KB1_q_b[0]_PORT_A_write_enable_reg = DFFE(KB1_q_b[0]_PORT_A_write_enable, KB1_q_b[0]_clock_0, , , KB1_q_b[0]_clock_enable_0);
KB1_q_b[0]_PORT_B_read_enable = VCC;
KB1_q_b[0]_PORT_B_read_enable_reg = DFFE(KB1_q_b[0]_PORT_B_read_enable, KB1_q_b[0]_clock_1, , , KB1_q_b[0]_clock_enable_1);
KB1_q_b[0]_clock_0 = GLOBAL(CCD_PIXCLK);
KB1_q_b[0]_clock_1 = GLOBAL(LB1__clk0);
KB1_q_b[0]_clock_enable_0 = W1_valid_wreq;
KB1_q_b[0]_clock_enable_1 = W1L1;
KB1_q_b[0]_PORT_B_data_out = MEMORY(KB1_q_b[0]_PORT_A_data_in_reg, , KB1_q_b[0]_PORT_A_address_reg, KB1_q_b[0]_PORT_B_address_reg, KB1_q_b[0]_PORT_A_write_enable_reg, KB1_q_b[0]_PORT_B_read_enable_reg, , , KB1_q_b[0]_clock_0, KB1_q_b[0]_clock_1, KB1_q_b[0]_clock_enable_0, KB1_q_b[0]_clock_enable_1, , );
KB1_q_b[4] = KB1_q_b[0]_PORT_B_data_out[2];

--KB1_q_b[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[1] at M4K_X17_Y13
KB1_q_b[0]_PORT_A_data_in = BUS(F1_mCCD_B[0], F1_mCCD_B[1], F1_mCCD_B[4], F1_mCCD_B[5], F1_mCCD_B[6], F1_mCCD_B[7], F1_mCCD_B[9]);
KB1_q_b[0]_PORT_A_data_in_reg = DFFE(KB1_q_b[0]_PORT_A_data_in, KB1_q_b[0]_clock_0, , , KB1_q_b[0]_clock_enable_0);
KB1_q_b[0]_PORT_A_address = BUS(EB2_power_modified_counter_values[0], EB2_power_modified_counter_values[1], EB2_power_modified_counter_values[2], EB2_power_modified_counter_values[3], EB2_power_modified_counter_values[4], EB2_power_modified_counter_values[5], EB2_power_modified_counter_values[6], EB2_power_modified_counter_values[7], EB2_power_modified_counter_values[8]);
KB1_q_b[0]_PORT_A_address_reg = DFFE(KB1_q_b[0]_PORT_A_address, KB1_q_b[0]_clock_0, , , KB1_q_b[0]_clock_enable_0);
KB1_q_b[0]_PORT_B_address = BUS(EB1_power_modified_counter_values[0], EB1_power_modified_counter_values[1], EB1_power_modified_counter_values[2], EB1_power_modified_counter_values[3], EB1_power_modified_counter_values[4], EB1_power_modified_counter_values[5], EB1_power_modified_counter_values[6], EB1_power_modified_counter_values[7], EB1_power_modified_counter_values[8]);
KB1_q_b[0]_PORT_B_address_reg = DFFE(KB1_q_b[0]_PORT_B_address, KB1_q_b[0]_clock_1, , , KB1_q_b[0]_clock_enable_1);
KB1_q_b[0]_PORT_A_write_enable = VCC;
KB1_q_b[0]_PORT_A_write_enable_reg = DFFE(KB1_q_b[0]_PORT_A_write_enable, KB1_q_b[0]_clock_0, , , KB1_q_b[0]_clock_enable_0);
KB1_q_b[0]_PORT_B_read_enable = VCC;
KB1_q_b[0]_PORT_B_read_enable_reg = DFFE(KB1_q_b[0]_PORT_B_read_enable, KB1_q_b[0]_clock_1, , , KB1_q_b[0]_clock_enable_1);
KB1_q_b[0]_clock_0 = GLOBAL(CCD_PIXCLK);
KB1_q_b[0]_clock_1 = GLOBAL(LB1__clk0);
KB1_q_b[0]_clock_enable_0 = W1_valid_wreq;
KB1_q_b[0]_clock_enable_1 = W1L1;
KB1_q_b[0]_PORT_B_data_out = MEMORY(KB1_q_b[0]_PORT_A_data_in_reg, , KB1_q_b[0]_PORT_A_address_reg, KB1_q_b[0]_PORT_B_address_reg, KB1_q_b[0]_PORT_A_write_enable_reg, KB1_q_b[0]_PORT_B_read_enable_reg, , , KB1_q_b[0]_clock_0, KB1_q_b[0]_clock_1, KB1_q_b[0]_clock_enable_0, KB1_q_b[0]_clock_enable_1, , );
KB1_q_b[1] = KB1_q_b[0]_PORT_B_data_out[1];


--KB2_q_b[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[0] at M4K_X17_Y12
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 7, Port B Depth: 512, Port B Width: 7
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_b[0]_PORT_A_data_in = BUS(F1_mCCD_R[0], F1_mCCD_R[1], F1_mCCD_R[4], F1_mCCD_R[5], F1_mCCD_R[6], F1_mCCD_R[7], F1_mCCD_R[8]);
KB2_q_b[0]_PORT_A_data_in_reg = DFFE(KB2_q_b[0]_PORT_A_data_in, KB2_q_b[0]_clock_0, , , KB2_q_b[0]_clock_enable_0);
KB2_q_b[0]_PORT_A_address = BUS(EB4_power_modified_counter_values[0], EB4_power_modified_counter_values[1], EB4_power_modified_counter_values[2], EB4_power_modified_counter_values[3], EB4_power_modified_counter_values[4], EB4_power_modified_counter_values[5], EB4_power_modified_counter_values[6], EB4_power_modified_counter_values[7], EB4_power_modified_counter_values[8]);
KB2_q_b[0]_PORT_A_address_reg = DFFE(KB2_q_b[0]_PORT_A_address, KB2_q_b[0]_clock_0, , , KB2_q_b[0]_clock_enable_0);
KB2_q_b[0]_PORT_B_address = BUS(EB3_power_modified_counter_values[0], EB3_power_modified_counter_values[1], EB3_power_modified_counter_values[2], EB3_power_modified_counter_values[3], EB3_power_modified_counter_values[4], EB3_power_modified_counter_values[5], EB3_power_modified_counter_values[6], EB3_power_modified_counter_values[7], EB3_power_modified_counter_values[8]);
KB2_q_b[0]_PORT_B_address_reg = DFFE(KB2_q_b[0]_PORT_B_address, KB2_q_b[0]_clock_1, , , KB2_q_b[0]_clock_enable_1);
KB2_q_b[0]_PORT_A_write_enable = VCC;
KB2_q_b[0]_PORT_A_write_enable_reg = DFFE(KB2_q_b[0]_PORT_A_write_enable, KB2_q_b[0]_clock_0, , , KB2_q_b[0]_clock_enable_0);
KB2_q_b[0]_PORT_B_read_enable = VCC;
KB2_q_b[0]_PORT_B_read_enable_reg = DFFE(KB2_q_b[0]_PORT_B_read_enable, KB2_q_b[0]_clock_1, , , KB2_q_b[0]_clock_enable_1);
KB2_q_b[0]_clock_0 = GLOBAL(CCD_PIXCLK);
KB2_q_b[0]_clock_1 = GLOBAL(LB1__clk0);
KB2_q_b[0]_clock_enable_0 = W2_valid_wreq;
KB2_q_b[0]_clock_enable_1 = W2L1;
KB2_q_b[0]_PORT_B_data_out = MEMORY(KB2_q_b[0]_PORT_A_data_in_reg, , KB2_q_b[0]_PORT_A_address_reg, KB2_q_b[0]_PORT_B_address_reg, KB2_q_b[0]_PORT_A_write_enable_reg, KB2_q_b[0]_PORT_B_read_enable_reg, , , KB2_q_b[0]_clock_0, KB2_q_b[0]_clock_1, KB2_q_b[0]_clock_enable_0, KB2_q_b[0]_clock_enable_1, , );
KB2_q_b[0] = KB2_q_b[0]_PORT_B_data_out[0];

--KB2_q_b[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[8] at M4K_X17_Y12
KB2_q_b[0]_PORT_A_data_in = BUS(F1_mCCD_R[0], F1_mCCD_R[1], F1_mCCD_R[4], F1_mCCD_R[5], F1_mCCD_R[6], F1_mCCD_R[7], F1_mCCD_R[8]);
KB2_q_b[0]_PORT_A_data_in_reg = DFFE(KB2_q_b[0]_PORT_A_data_in, KB2_q_b[0]_clock_0, , , KB2_q_b[0]_clock_enable_0);
KB2_q_b[0]_PORT_A_address = BUS(EB4_power_modified_counter_values[0], EB4_power_modified_counter_values[1], EB4_power_modified_counter_values[2], EB4_power_modified_counter_values[3], EB4_power_modified_counter_values[4], EB4_power_modified_counter_values[5], EB4_power_modified_counter_values[6], EB4_power_modified_counter_values[7], EB4_power_modified_counter_values[8]);
KB2_q_b[0]_PORT_A_address_reg = DFFE(KB2_q_b[0]_PORT_A_address, KB2_q_b[0]_clock_0, , , KB2_q_b[0]_clock_enable_0);
KB2_q_b[0]_PORT_B_address = BUS(EB3_power_modified_counter_values[0], EB3_power_modified_counter_values[1], EB3_power_modified_counter_values[2], EB3_power_modified_counter_values[3], EB3_power_modified_counter_values[4], EB3_power_modified_counter_values[5], EB3_power_modified_counter_values[6], EB3_power_modified_counter_values[7], EB3_power_modified_counter_values[8]);
KB2_q_b[0]_PORT_B_address_reg = DFFE(KB2_q_b[0]_PORT_B_address, KB2_q_b[0]_clock_1, , , KB2_q_b[0]_clock_enable_1);
KB2_q_b[0]_PORT_A_write_enable = VCC;
KB2_q_b[0]_PORT_A_write_enable_reg = DFFE(KB2_q_b[0]_PORT_A_write_enable, KB2_q_b[0]_clock_0, , , KB2_q_b[0]_clock_enable_0);
KB2_q_b[0]_PORT_B_read_enable = VCC;
KB2_q_b[0]_PORT_B_read_enable_reg = DFFE(KB2_q_b[0]_PORT_B_read_enable, KB2_q_b[0]_clock_1, , , KB2_q_b[0]_clock_enable_1);
KB2_q_b[0]_clock_0 = GLOBAL(CCD_PIXCLK);
KB2_q_b[0]_clock_1 = GLOBAL(LB1__clk0);
KB2_q_b[0]_clock_enable_0 = W2_valid_wreq;
KB2_q_b[0]_clock_enable_1 = W2L1;
KB2_q_b[0]_PORT_B_data_out = MEMORY(KB2_q_b[0]_PORT_A_data_in_reg, , KB2_q_b[0]_PORT_A_address_reg, KB2_q_b[0]_PORT_B_address_reg, KB2_q_b[0]_PORT_A_write_enable_reg, KB2_q_b[0]_PORT_B_read_enable_reg, , , KB2_q_b[0]_clock_0, KB2_q_b[0]_clock_1, KB2_q_b[0]_clock_enable_0, KB2_q_b[0]_clock_enable_1, , );
KB2_q_b[8] = KB2_q_b[0]_PORT_B_data_out[6];

--KB2_q_b[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[7] at M4K_X17_Y12
KB2_q_b[0]_PORT_A_data_in = BUS(F1_mCCD_R[0], F1_mCCD_R[1], F1_mCCD_R[4], F1_mCCD_R[5], F1_mCCD_R[6], F1_mCCD_R[7], F1_mCCD_R[8]);
KB2_q_b[0]_PORT_A_data_in_reg = DFFE(KB2_q_b[0]_PORT_A_data_in, KB2_q_b[0]_clock_0, , , KB2_q_b[0]_clock_enable_0);
KB2_q_b[0]_PORT_A_address = BUS(EB4_power_modified_counter_values[0], EB4_power_modified_counter_values[1], EB4_power_modified_counter_values[2], EB4_power_modified_counter_values[3], EB4_power_modified_counter_values[4], EB4_power_modified_counter_values[5], EB4_power_modified_counter_values[6], EB4_power_modified_counter_values[7], EB4_power_modified_counter_values[8]);
KB2_q_b[0]_PORT_A_address_reg = DFFE(KB2_q_b[0]_PORT_A_address, KB2_q_b[0]_clock_0, , , KB2_q_b[0]_clock_enable_0);
KB2_q_b[0]_PORT_B_address = BUS(EB3_power_modified_counter_values[0], EB3_power_modified_counter_values[1], EB3_power_modified_counter_values[2], EB3_power_modified_counter_values[3], EB3_power_modified_counter_values[4], EB3_power_modified_counter_values[5], EB3_power_modified_counter_values[6], EB3_power_modified_counter_values[7], EB3_power_modified_counter_values[8]);
KB2_q_b[0]_PORT_B_address_reg = DFFE(KB2_q_b[0]_PORT_B_address, KB2_q_b[0]_clock_1, , , KB2_q_b[0]_clock_enable_1);
KB2_q_b[0]_PORT_A_write_enable = VCC;
KB2_q_b[0]_PORT_A_write_enable_reg = DFFE(KB2_q_b[0]_PORT_A_write_enable, KB2_q_b[0]_clock_0, , , KB2_q_b[0]_clock_enable_0);
KB2_q_b[0]_PORT_B_read_enable = VCC;
KB2_q_b[0]_PORT_B_read_enable_reg = DFFE(KB2_q_b[0]_PORT_B_read_enable, KB2_q_b[0]_clock_1, , , KB2_q_b[0]_clock_enable_1);
KB2_q_b[0]_clock_0 = GLOBAL(CCD_PIXCLK);
KB2_q_b[0]_clock_1 = GLOBAL(LB1__clk0);
KB2_q_b[0]_clock_enable_0 = W2_valid_wreq;
KB2_q_b[0]_clock_enable_1 = W2L1;
KB2_q_b[0]_PORT_B_data_out = MEMORY(KB2_q_b[0]_PORT_A_data_in_reg, , KB2_q_b[0]_PORT_A_address_reg, KB2_q_b[0]_PORT_B_address_reg, KB2_q_b[0]_PORT_A_write_enable_reg, KB2_q_b[0]_PORT_B_read_enable_reg, , , KB2_q_b[0]_clock_0, KB2_q_b[0]_clock_1, KB2_q_b[0]_clock_enable_0, KB2_q_b[0]_clock_enable_1, , );
KB2_q_b[7] = KB2_q_b[0]_PORT_B_data_out[5];

--KB2_q_b[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[6] at M4K_X17_Y12
KB2_q_b[0]_PORT_A_data_in = BUS(F1_mCCD_R[0], F1_mCCD_R[1], F1_mCCD_R[4], F1_mCCD_R[5], F1_mCCD_R[6], F1_mCCD_R[7], F1_mCCD_R[8]);
KB2_q_b[0]_PORT_A_data_in_reg = DFFE(KB2_q_b[0]_PORT_A_data_in, KB2_q_b[0]_clock_0, , , KB2_q_b[0]_clock_enable_0);
KB2_q_b[0]_PORT_A_address = BUS(EB4_power_modified_counter_values[0], EB4_power_modified_counter_values[1], EB4_power_modified_counter_values[2], EB4_power_modified_counter_values[3], EB4_power_modified_counter_values[4], EB4_power_modified_counter_values[5], EB4_power_modified_counter_values[6], EB4_power_modified_counter_values[7], EB4_power_modified_counter_values[8]);
KB2_q_b[0]_PORT_A_address_reg = DFFE(KB2_q_b[0]_PORT_A_address, KB2_q_b[0]_clock_0, , , KB2_q_b[0]_clock_enable_0);
KB2_q_b[0]_PORT_B_address = BUS(EB3_power_modified_counter_values[0], EB3_power_modified_counter_values[1], EB3_power_modified_counter_values[2], EB3_power_modified_counter_values[3], EB3_power_modified_counter_values[4], EB3_power_modified_counter_values[5], EB3_power_modified_counter_values[6], EB3_power_modified_counter_values[7], EB3_power_modified_counter_values[8]);
KB2_q_b[0]_PORT_B_address_reg = DFFE(KB2_q_b[0]_PORT_B_address, KB2_q_b[0]_clock_1, , , KB2_q_b[0]_clock_enable_1);
KB2_q_b[0]_PORT_A_write_enable = VCC;
KB2_q_b[0]_PORT_A_write_enable_reg = DFFE(KB2_q_b[0]_PORT_A_write_enable, KB2_q_b[0]_clock_0, , , KB2_q_b[0]_clock_enable_0);
KB2_q_b[0]_PORT_B_read_enable = VCC;
KB2_q_b[0]_PORT_B_read_enable_reg = DFFE(KB2_q_b[0]_PORT_B_read_enable, KB2_q_b[0]_clock_1, , , KB2_q_b[0]_clock_enable_1);
KB2_q_b[0]_clock_0 = GLOBAL(CCD_PIXCLK);
KB2_q_b[0]_clock_1 = GLOBAL(LB1__clk0);
KB2_q_b[0]_clock_enable_0 = W2_valid_wreq;
KB2_q_b[0]_clock_enable_1 = W2L1;
KB2_q_b[0]_PORT_B_data_out = MEMORY(KB2_q_b[0]_PORT_A_data_in_reg, , KB2_q_b[0]_PORT_A_address_reg, KB2_q_b[0]_PORT_B_address_reg, KB2_q_b[0]_PORT_A_write_enable_reg, KB2_q_b[0]_PORT_B_read_enable_reg, , , KB2_q_b[0]_clock_0, KB2_q_b[0]_clock_1, KB2_q_b[0]_clock_enable_0, KB2_q_b[0]_clock_enable_1, , );
KB2_q_b[6] = KB2_q_b[0]_PORT_B_data_out[4];

--KB2_q_b[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[5] at M4K_X17_Y12
KB2_q_b[0]_PORT_A_data_in = BUS(F1_mCCD_R[0], F1_mCCD_R[1], F1_mCCD_R[4], F1_mCCD_R[5], F1_mCCD_R[6], F1_mCCD_R[7], F1_mCCD_R[8]);
KB2_q_b[0]_PORT_A_data_in_reg = DFFE(KB2_q_b[0]_PORT_A_data_in, KB2_q_b[0]_clock_0, , , KB2_q_b[0]_clock_enable_0);
KB2_q_b[0]_PORT_A_address = BUS(EB4_power_modified_counter_values[0], EB4_power_modified_counter_values[1], EB4_power_modified_counter_values[2], EB4_power_modified_counter_values[3], EB4_power_modified_counter_values[4], EB4_power_modified_counter_values[5], EB4_power_modified_counter_values[6], EB4_power_modified_counter_values[7], EB4_power_modified_counter_values[8]);
KB2_q_b[0]_PORT_A_address_reg = DFFE(KB2_q_b[0]_PORT_A_address, KB2_q_b[0]_clock_0, , , KB2_q_b[0]_clock_enable_0);
KB2_q_b[0]_PORT_B_address = BUS(EB3_power_modified_counter_values[0], EB3_power_modified_counter_values[1], EB3_power_modified_counter_values[2], EB3_power_modified_counter_values[3], EB3_power_modified_counter_values[4], EB3_power_modified_counter_values[5], EB3_power_modified_counter_values[6], EB3_power_modified_counter_values[7], EB3_power_modified_counter_values[8]);
KB2_q_b[0]_PORT_B_address_reg = DFFE(KB2_q_b[0]_PORT_B_address, KB2_q_b[0]_clock_1, , , KB2_q_b[0]_clock_enable_1);
KB2_q_b[0]_PORT_A_write_enable = VCC;
KB2_q_b[0]_PORT_A_write_enable_reg = DFFE(KB2_q_b[0]_PORT_A_write_enable, KB2_q_b[0]_clock_0, , , KB2_q_b[0]_clock_enable_0);
KB2_q_b[0]_PORT_B_read_enable = VCC;
KB2_q_b[0]_PORT_B_read_enable_reg = DFFE(KB2_q_b[0]_PORT_B_read_enable, KB2_q_b[0]_clock_1, , , KB2_q_b[0]_clock_enable_1);
KB2_q_b[0]_clock_0 = GLOBAL(CCD_PIXCLK);
KB2_q_b[0]_clock_1 = GLOBAL(LB1__clk0);
KB2_q_b[0]_clock_enable_0 = W2_valid_wreq;
KB2_q_b[0]_clock_enable_1 = W2L1;
KB2_q_b[0]_PORT_B_data_out = MEMORY(KB2_q_b[0]_PORT_A_data_in_reg, , KB2_q_b[0]_PORT_A_address_reg, KB2_q_b[0]_PORT_B_address_reg, KB2_q_b[0]_PORT_A_write_enable_reg, KB2_q_b[0]_PORT_B_read_enable_reg, , , KB2_q_b[0]_clock_0, KB2_q_b[0]_clock_1, KB2_q_b[0]_clock_enable_0, KB2_q_b[0]_clock_enable_1, , );
KB2_q_b[5] = KB2_q_b[0]_PORT_B_data_out[3];

--KB2_q_b[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[4] at M4K_X17_Y12
KB2_q_b[0]_PORT_A_data_in = BUS(F1_mCCD_R[0], F1_mCCD_R[1], F1_mCCD_R[4], F1_mCCD_R[5], F1_mCCD_R[6], F1_mCCD_R[7], F1_mCCD_R[8]);
KB2_q_b[0]_PORT_A_data_in_reg = DFFE(KB2_q_b[0]_PORT_A_data_in, KB2_q_b[0]_clock_0, , , KB2_q_b[0]_clock_enable_0);
KB2_q_b[0]_PORT_A_address = BUS(EB4_power_modified_counter_values[0], EB4_power_modified_counter_values[1], EB4_power_modified_counter_values[2], EB4_power_modified_counter_values[3], EB4_power_modified_counter_values[4], EB4_power_modified_counter_values[5], EB4_power_modified_counter_values[6], EB4_power_modified_counter_values[7], EB4_power_modified_counter_values[8]);
KB2_q_b[0]_PORT_A_address_reg = DFFE(KB2_q_b[0]_PORT_A_address, KB2_q_b[0]_clock_0, , , KB2_q_b[0]_clock_enable_0);
KB2_q_b[0]_PORT_B_address = BUS(EB3_power_modified_counter_values[0], EB3_power_modified_counter_values[1], EB3_power_modified_counter_values[2], EB3_power_modified_counter_values[3], EB3_power_modified_counter_values[4], EB3_power_modified_counter_values[5], EB3_power_modified_counter_values[6], EB3_power_modified_counter_values[7], EB3_power_modified_counter_values[8]);
KB2_q_b[0]_PORT_B_address_reg = DFFE(KB2_q_b[0]_PORT_B_address, KB2_q_b[0]_clock_1, , , KB2_q_b[0]_clock_enable_1);
KB2_q_b[0]_PORT_A_write_enable = VCC;
KB2_q_b[0]_PORT_A_write_enable_reg = DFFE(KB2_q_b[0]_PORT_A_write_enable, KB2_q_b[0]_clock_0, , , KB2_q_b[0]_clock_enable_0);
KB2_q_b[0]_PORT_B_read_enable = VCC;
KB2_q_b[0]_PORT_B_read_enable_reg = DFFE(KB2_q_b[0]_PORT_B_read_enable, KB2_q_b[0]_clock_1, , , KB2_q_b[0]_clock_enable_1);
KB2_q_b[0]_clock_0 = GLOBAL(CCD_PIXCLK);
KB2_q_b[0]_clock_1 = GLOBAL(LB1__clk0);
KB2_q_b[0]_clock_enable_0 = W2_valid_wreq;
KB2_q_b[0]_clock_enable_1 = W2L1;
KB2_q_b[0]_PORT_B_data_out = MEMORY(KB2_q_b[0]_PORT_A_data_in_reg, , KB2_q_b[0]_PORT_A_address_reg, KB2_q_b[0]_PORT_B_address_reg, KB2_q_b[0]_PORT_A_write_enable_reg, KB2_q_b[0]_PORT_B_read_enable_reg, , , KB2_q_b[0]_clock_0, KB2_q_b[0]_clock_1, KB2_q_b[0]_clock_enable_0, KB2_q_b[0]_clock_enable_1, , );
KB2_q_b[4] = KB2_q_b[0]_PORT_B_data_out[2];

--KB2_q_b[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[1] at M4K_X17_Y12
KB2_q_b[0]_PORT_A_data_in = BUS(F1_mCCD_R[0], F1_mCCD_R[1], F1_mCCD_R[4], F1_mCCD_R[5], F1_mCCD_R[6], F1_mCCD_R[7], F1_mCCD_R[8]);
KB2_q_b[0]_PORT_A_data_in_reg = DFFE(KB2_q_b[0]_PORT_A_data_in, KB2_q_b[0]_clock_0, , , KB2_q_b[0]_clock_enable_0);
KB2_q_b[0]_PORT_A_address = BUS(EB4_power_modified_counter_values[0], EB4_power_modified_counter_values[1], EB4_power_modified_counter_values[2], EB4_power_modified_counter_values[3], EB4_power_modified_counter_values[4], EB4_power_modified_counter_values[5], EB4_power_modified_counter_values[6], EB4_power_modified_counter_values[7], EB4_power_modified_counter_values[8]);
KB2_q_b[0]_PORT_A_address_reg = DFFE(KB2_q_b[0]_PORT_A_address, KB2_q_b[0]_clock_0, , , KB2_q_b[0]_clock_enable_0);
KB2_q_b[0]_PORT_B_address = BUS(EB3_power_modified_counter_values[0], EB3_power_modified_counter_values[1], EB3_power_modified_counter_values[2], EB3_power_modified_counter_values[3], EB3_power_modified_counter_values[4], EB3_power_modified_counter_values[5], EB3_power_modified_counter_values[6], EB3_power_modified_counter_values[7], EB3_power_modified_counter_values[8]);
KB2_q_b[0]_PORT_B_address_reg = DFFE(KB2_q_b[0]_PORT_B_address, KB2_q_b[0]_clock_1, , , KB2_q_b[0]_clock_enable_1);
KB2_q_b[0]_PORT_A_write_enable = VCC;
KB2_q_b[0]_PORT_A_write_enable_reg = DFFE(KB2_q_b[0]_PORT_A_write_enable, KB2_q_b[0]_clock_0, , , KB2_q_b[0]_clock_enable_0);
KB2_q_b[0]_PORT_B_read_enable = VCC;
KB2_q_b[0]_PORT_B_read_enable_reg = DFFE(KB2_q_b[0]_PORT_B_read_enable, KB2_q_b[0]_clock_1, , , KB2_q_b[0]_clock_enable_1);
KB2_q_b[0]_clock_0 = GLOBAL(CCD_PIXCLK);
KB2_q_b[0]_clock_1 = GLOBAL(LB1__clk0);
KB2_q_b[0]_clock_enable_0 = W2_valid_wreq;
KB2_q_b[0]_clock_enable_1 = W2L1;
KB2_q_b[0]_PORT_B_data_out = MEMORY(KB2_q_b[0]_PORT_A_data_in_reg, , KB2_q_b[0]_PORT_A_address_reg, KB2_q_b[0]_PORT_B_address_reg, KB2_q_b[0]_PORT_A_write_enable_reg, KB2_q_b[0]_PORT_B_read_enable_reg, , , KB2_q_b[0]_clock_0, KB2_q_b[0]_clock_1, KB2_q_b[0]_clock_enable_0, KB2_q_b[0]_clock_enable_1, , );
KB2_q_b[1] = KB2_q_b[0]_PORT_B_data_out[1];


--G1L387 is Sdram_Control_4Port:u6|mDATAIN[0]~160 at LC_X19_Y13_N9
--operation mode is normal

G1L387 = G1L184 & KB1_q_b[0] # !G1L184 & (KB2_q_b[0]);


--Q1_OE is Sdram_Control_4Port:u6|command:command1|OE at LC_X1_Y8_N2
--operation mode is normal

Q1_OE_lut_out = Q1_oe4;
Q1_OE = DFFEAS(Q1_OE_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L388 is Sdram_Control_4Port:u6|mDATAIN[1]~161 at LC_X19_Y13_N8
--operation mode is normal

G1L388 = G1L184 & KB1_q_b[1] # !G1L184 & (KB2_q_b[1]);


--KB1_q_b[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[2] at M4K_X17_Y14
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 9, Port B Depth: 512, Port B Width: 9
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_b[2]_PORT_A_data_in = BUS(F1_mCCD_B[2], F1_mCCD_B[3], F1_mCCD_B[8], F1_mCCD_G[6], F1_mCCD_G[7], F1_mCCD_G[8], F1_mCCD_G[9], F1_mCCD_G[10], ~GND);
KB1_q_b[2]_PORT_A_data_in_reg = DFFE(KB1_q_b[2]_PORT_A_data_in, KB1_q_b[2]_clock_0, , , KB1_q_b[2]_clock_enable_0);
KB1_q_b[2]_PORT_A_address = BUS(EB2_power_modified_counter_values[0], EB2_power_modified_counter_values[1], EB2_power_modified_counter_values[2], EB2_power_modified_counter_values[3], EB2_power_modified_counter_values[4], EB2_power_modified_counter_values[5], EB2_power_modified_counter_values[6], EB2_power_modified_counter_values[7], EB2_power_modified_counter_values[8]);
KB1_q_b[2]_PORT_A_address_reg = DFFE(KB1_q_b[2]_PORT_A_address, KB1_q_b[2]_clock_0, , , KB1_q_b[2]_clock_enable_0);
KB1_q_b[2]_PORT_B_address = BUS(EB1_power_modified_counter_values[0], EB1_power_modified_counter_values[1], EB1_power_modified_counter_values[2], EB1_power_modified_counter_values[3], EB1_power_modified_counter_values[4], EB1_power_modified_counter_values[5], EB1_power_modified_counter_values[6], EB1_power_modified_counter_values[7], EB1_power_modified_counter_values[8]);
KB1_q_b[2]_PORT_B_address_reg = DFFE(KB1_q_b[2]_PORT_B_address, KB1_q_b[2]_clock_1, , , KB1_q_b[2]_clock_enable_1);
KB1_q_b[2]_PORT_A_write_enable = VCC;
KB1_q_b[2]_PORT_A_write_enable_reg = DFFE(KB1_q_b[2]_PORT_A_write_enable, KB1_q_b[2]_clock_0, , , KB1_q_b[2]_clock_enable_0);
KB1_q_b[2]_PORT_B_read_enable = VCC;
KB1_q_b[2]_PORT_B_read_enable_reg = DFFE(KB1_q_b[2]_PORT_B_read_enable, KB1_q_b[2]_clock_1, , , KB1_q_b[2]_clock_enable_1);
KB1_q_b[2]_clock_0 = GLOBAL(CCD_PIXCLK);
KB1_q_b[2]_clock_1 = GLOBAL(LB1__clk0);
KB1_q_b[2]_clock_enable_0 = W1_valid_wreq;
KB1_q_b[2]_clock_enable_1 = W1L1;
KB1_q_b[2]_PORT_B_data_out = MEMORY(KB1_q_b[2]_PORT_A_data_in_reg, , KB1_q_b[2]_PORT_A_address_reg, KB1_q_b[2]_PORT_B_address_reg, KB1_q_b[2]_PORT_A_write_enable_reg, KB1_q_b[2]_PORT_B_read_enable_reg, , , KB1_q_b[2]_clock_0, KB1_q_b[2]_clock_1, KB1_q_b[2]_clock_enable_0, KB1_q_b[2]_clock_enable_1, , );
KB1_q_b[2] = KB1_q_b[2]_PORT_B_data_out[0];

--KB1_q_b[15] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[15] at M4K_X17_Y14
KB1_q_b[2]_PORT_A_data_in = BUS(F1_mCCD_B[2], F1_mCCD_B[3], F1_mCCD_B[8], F1_mCCD_G[6], F1_mCCD_G[7], F1_mCCD_G[8], F1_mCCD_G[9], F1_mCCD_G[10], ~GND);
KB1_q_b[2]_PORT_A_data_in_reg = DFFE(KB1_q_b[2]_PORT_A_data_in, KB1_q_b[2]_clock_0, , , KB1_q_b[2]_clock_enable_0);
KB1_q_b[2]_PORT_A_address = BUS(EB2_power_modified_counter_values[0], EB2_power_modified_counter_values[1], EB2_power_modified_counter_values[2], EB2_power_modified_counter_values[3], EB2_power_modified_counter_values[4], EB2_power_modified_counter_values[5], EB2_power_modified_counter_values[6], EB2_power_modified_counter_values[7], EB2_power_modified_counter_values[8]);
KB1_q_b[2]_PORT_A_address_reg = DFFE(KB1_q_b[2]_PORT_A_address, KB1_q_b[2]_clock_0, , , KB1_q_b[2]_clock_enable_0);
KB1_q_b[2]_PORT_B_address = BUS(EB1_power_modified_counter_values[0], EB1_power_modified_counter_values[1], EB1_power_modified_counter_values[2], EB1_power_modified_counter_values[3], EB1_power_modified_counter_values[4], EB1_power_modified_counter_values[5], EB1_power_modified_counter_values[6], EB1_power_modified_counter_values[7], EB1_power_modified_counter_values[8]);
KB1_q_b[2]_PORT_B_address_reg = DFFE(KB1_q_b[2]_PORT_B_address, KB1_q_b[2]_clock_1, , , KB1_q_b[2]_clock_enable_1);
KB1_q_b[2]_PORT_A_write_enable = VCC;
KB1_q_b[2]_PORT_A_write_enable_reg = DFFE(KB1_q_b[2]_PORT_A_write_enable, KB1_q_b[2]_clock_0, , , KB1_q_b[2]_clock_enable_0);
KB1_q_b[2]_PORT_B_read_enable = VCC;
KB1_q_b[2]_PORT_B_read_enable_reg = DFFE(KB1_q_b[2]_PORT_B_read_enable, KB1_q_b[2]_clock_1, , , KB1_q_b[2]_clock_enable_1);
KB1_q_b[2]_clock_0 = GLOBAL(CCD_PIXCLK);
KB1_q_b[2]_clock_1 = GLOBAL(LB1__clk0);
KB1_q_b[2]_clock_enable_0 = W1_valid_wreq;
KB1_q_b[2]_clock_enable_1 = W1L1;
KB1_q_b[2]_PORT_B_data_out = MEMORY(KB1_q_b[2]_PORT_A_data_in_reg, , KB1_q_b[2]_PORT_A_address_reg, KB1_q_b[2]_PORT_B_address_reg, KB1_q_b[2]_PORT_A_write_enable_reg, KB1_q_b[2]_PORT_B_read_enable_reg, , , KB1_q_b[2]_clock_0, KB1_q_b[2]_clock_1, KB1_q_b[2]_clock_enable_0, KB1_q_b[2]_clock_enable_1, , );
KB1_q_b[15] = KB1_q_b[2]_PORT_B_data_out[8];

--KB1_q_b[14] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[14] at M4K_X17_Y14
KB1_q_b[2]_PORT_A_data_in = BUS(F1_mCCD_B[2], F1_mCCD_B[3], F1_mCCD_B[8], F1_mCCD_G[6], F1_mCCD_G[7], F1_mCCD_G[8], F1_mCCD_G[9], F1_mCCD_G[10], ~GND);
KB1_q_b[2]_PORT_A_data_in_reg = DFFE(KB1_q_b[2]_PORT_A_data_in, KB1_q_b[2]_clock_0, , , KB1_q_b[2]_clock_enable_0);
KB1_q_b[2]_PORT_A_address = BUS(EB2_power_modified_counter_values[0], EB2_power_modified_counter_values[1], EB2_power_modified_counter_values[2], EB2_power_modified_counter_values[3], EB2_power_modified_counter_values[4], EB2_power_modified_counter_values[5], EB2_power_modified_counter_values[6], EB2_power_modified_counter_values[7], EB2_power_modified_counter_values[8]);
KB1_q_b[2]_PORT_A_address_reg = DFFE(KB1_q_b[2]_PORT_A_address, KB1_q_b[2]_clock_0, , , KB1_q_b[2]_clock_enable_0);
KB1_q_b[2]_PORT_B_address = BUS(EB1_power_modified_counter_values[0], EB1_power_modified_counter_values[1], EB1_power_modified_counter_values[2], EB1_power_modified_counter_values[3], EB1_power_modified_counter_values[4], EB1_power_modified_counter_values[5], EB1_power_modified_counter_values[6], EB1_power_modified_counter_values[7], EB1_power_modified_counter_values[8]);
KB1_q_b[2]_PORT_B_address_reg = DFFE(KB1_q_b[2]_PORT_B_address, KB1_q_b[2]_clock_1, , , KB1_q_b[2]_clock_enable_1);
KB1_q_b[2]_PORT_A_write_enable = VCC;
KB1_q_b[2]_PORT_A_write_enable_reg = DFFE(KB1_q_b[2]_PORT_A_write_enable, KB1_q_b[2]_clock_0, , , KB1_q_b[2]_clock_enable_0);
KB1_q_b[2]_PORT_B_read_enable = VCC;
KB1_q_b[2]_PORT_B_read_enable_reg = DFFE(KB1_q_b[2]_PORT_B_read_enable, KB1_q_b[2]_clock_1, , , KB1_q_b[2]_clock_enable_1);
KB1_q_b[2]_clock_0 = GLOBAL(CCD_PIXCLK);
KB1_q_b[2]_clock_1 = GLOBAL(LB1__clk0);
KB1_q_b[2]_clock_enable_0 = W1_valid_wreq;
KB1_q_b[2]_clock_enable_1 = W1L1;
KB1_q_b[2]_PORT_B_data_out = MEMORY(KB1_q_b[2]_PORT_A_data_in_reg, , KB1_q_b[2]_PORT_A_address_reg, KB1_q_b[2]_PORT_B_address_reg, KB1_q_b[2]_PORT_A_write_enable_reg, KB1_q_b[2]_PORT_B_read_enable_reg, , , KB1_q_b[2]_clock_0, KB1_q_b[2]_clock_1, KB1_q_b[2]_clock_enable_0, KB1_q_b[2]_clock_enable_1, , );
KB1_q_b[14] = KB1_q_b[2]_PORT_B_data_out[7];

--KB1_q_b[13] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[13] at M4K_X17_Y14
KB1_q_b[2]_PORT_A_data_in = BUS(F1_mCCD_B[2], F1_mCCD_B[3], F1_mCCD_B[8], F1_mCCD_G[6], F1_mCCD_G[7], F1_mCCD_G[8], F1_mCCD_G[9], F1_mCCD_G[10], ~GND);
KB1_q_b[2]_PORT_A_data_in_reg = DFFE(KB1_q_b[2]_PORT_A_data_in, KB1_q_b[2]_clock_0, , , KB1_q_b[2]_clock_enable_0);
KB1_q_b[2]_PORT_A_address = BUS(EB2_power_modified_counter_values[0], EB2_power_modified_counter_values[1], EB2_power_modified_counter_values[2], EB2_power_modified_counter_values[3], EB2_power_modified_counter_values[4], EB2_power_modified_counter_values[5], EB2_power_modified_counter_values[6], EB2_power_modified_counter_values[7], EB2_power_modified_counter_values[8]);
KB1_q_b[2]_PORT_A_address_reg = DFFE(KB1_q_b[2]_PORT_A_address, KB1_q_b[2]_clock_0, , , KB1_q_b[2]_clock_enable_0);
KB1_q_b[2]_PORT_B_address = BUS(EB1_power_modified_counter_values[0], EB1_power_modified_counter_values[1], EB1_power_modified_counter_values[2], EB1_power_modified_counter_values[3], EB1_power_modified_counter_values[4], EB1_power_modified_counter_values[5], EB1_power_modified_counter_values[6], EB1_power_modified_counter_values[7], EB1_power_modified_counter_values[8]);
KB1_q_b[2]_PORT_B_address_reg = DFFE(KB1_q_b[2]_PORT_B_address, KB1_q_b[2]_clock_1, , , KB1_q_b[2]_clock_enable_1);
KB1_q_b[2]_PORT_A_write_enable = VCC;
KB1_q_b[2]_PORT_A_write_enable_reg = DFFE(KB1_q_b[2]_PORT_A_write_enable, KB1_q_b[2]_clock_0, , , KB1_q_b[2]_clock_enable_0);
KB1_q_b[2]_PORT_B_read_enable = VCC;
KB1_q_b[2]_PORT_B_read_enable_reg = DFFE(KB1_q_b[2]_PORT_B_read_enable, KB1_q_b[2]_clock_1, , , KB1_q_b[2]_clock_enable_1);
KB1_q_b[2]_clock_0 = GLOBAL(CCD_PIXCLK);
KB1_q_b[2]_clock_1 = GLOBAL(LB1__clk0);
KB1_q_b[2]_clock_enable_0 = W1_valid_wreq;
KB1_q_b[2]_clock_enable_1 = W1L1;
KB1_q_b[2]_PORT_B_data_out = MEMORY(KB1_q_b[2]_PORT_A_data_in_reg, , KB1_q_b[2]_PORT_A_address_reg, KB1_q_b[2]_PORT_B_address_reg, KB1_q_b[2]_PORT_A_write_enable_reg, KB1_q_b[2]_PORT_B_read_enable_reg, , , KB1_q_b[2]_clock_0, KB1_q_b[2]_clock_1, KB1_q_b[2]_clock_enable_0, KB1_q_b[2]_clock_enable_1, , );
KB1_q_b[13] = KB1_q_b[2]_PORT_B_data_out[6];

--KB1_q_b[12] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[12] at M4K_X17_Y14
KB1_q_b[2]_PORT_A_data_in = BUS(F1_mCCD_B[2], F1_mCCD_B[3], F1_mCCD_B[8], F1_mCCD_G[6], F1_mCCD_G[7], F1_mCCD_G[8], F1_mCCD_G[9], F1_mCCD_G[10], ~GND);
KB1_q_b[2]_PORT_A_data_in_reg = DFFE(KB1_q_b[2]_PORT_A_data_in, KB1_q_b[2]_clock_0, , , KB1_q_b[2]_clock_enable_0);
KB1_q_b[2]_PORT_A_address = BUS(EB2_power_modified_counter_values[0], EB2_power_modified_counter_values[1], EB2_power_modified_counter_values[2], EB2_power_modified_counter_values[3], EB2_power_modified_counter_values[4], EB2_power_modified_counter_values[5], EB2_power_modified_counter_values[6], EB2_power_modified_counter_values[7], EB2_power_modified_counter_values[8]);
KB1_q_b[2]_PORT_A_address_reg = DFFE(KB1_q_b[2]_PORT_A_address, KB1_q_b[2]_clock_0, , , KB1_q_b[2]_clock_enable_0);
KB1_q_b[2]_PORT_B_address = BUS(EB1_power_modified_counter_values[0], EB1_power_modified_counter_values[1], EB1_power_modified_counter_values[2], EB1_power_modified_counter_values[3], EB1_power_modified_counter_values[4], EB1_power_modified_counter_values[5], EB1_power_modified_counter_values[6], EB1_power_modified_counter_values[7], EB1_power_modified_counter_values[8]);
KB1_q_b[2]_PORT_B_address_reg = DFFE(KB1_q_b[2]_PORT_B_address, KB1_q_b[2]_clock_1, , , KB1_q_b[2]_clock_enable_1);
KB1_q_b[2]_PORT_A_write_enable = VCC;
KB1_q_b[2]_PORT_A_write_enable_reg = DFFE(KB1_q_b[2]_PORT_A_write_enable, KB1_q_b[2]_clock_0, , , KB1_q_b[2]_clock_enable_0);
KB1_q_b[2]_PORT_B_read_enable = VCC;
KB1_q_b[2]_PORT_B_read_enable_reg = DFFE(KB1_q_b[2]_PORT_B_read_enable, KB1_q_b[2]_clock_1, , , KB1_q_b[2]_clock_enable_1);
KB1_q_b[2]_clock_0 = GLOBAL(CCD_PIXCLK);
KB1_q_b[2]_clock_1 = GLOBAL(LB1__clk0);
KB1_q_b[2]_clock_enable_0 = W1_valid_wreq;
KB1_q_b[2]_clock_enable_1 = W1L1;
KB1_q_b[2]_PORT_B_data_out = MEMORY(KB1_q_b[2]_PORT_A_data_in_reg, , KB1_q_b[2]_PORT_A_address_reg, KB1_q_b[2]_PORT_B_address_reg, KB1_q_b[2]_PORT_A_write_enable_reg, KB1_q_b[2]_PORT_B_read_enable_reg, , , KB1_q_b[2]_clock_0, KB1_q_b[2]_clock_1, KB1_q_b[2]_clock_enable_0, KB1_q_b[2]_clock_enable_1, , );
KB1_q_b[12] = KB1_q_b[2]_PORT_B_data_out[5];

--KB1_q_b[11] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[11] at M4K_X17_Y14
KB1_q_b[2]_PORT_A_data_in = BUS(F1_mCCD_B[2], F1_mCCD_B[3], F1_mCCD_B[8], F1_mCCD_G[6], F1_mCCD_G[7], F1_mCCD_G[8], F1_mCCD_G[9], F1_mCCD_G[10], ~GND);
KB1_q_b[2]_PORT_A_data_in_reg = DFFE(KB1_q_b[2]_PORT_A_data_in, KB1_q_b[2]_clock_0, , , KB1_q_b[2]_clock_enable_0);
KB1_q_b[2]_PORT_A_address = BUS(EB2_power_modified_counter_values[0], EB2_power_modified_counter_values[1], EB2_power_modified_counter_values[2], EB2_power_modified_counter_values[3], EB2_power_modified_counter_values[4], EB2_power_modified_counter_values[5], EB2_power_modified_counter_values[6], EB2_power_modified_counter_values[7], EB2_power_modified_counter_values[8]);
KB1_q_b[2]_PORT_A_address_reg = DFFE(KB1_q_b[2]_PORT_A_address, KB1_q_b[2]_clock_0, , , KB1_q_b[2]_clock_enable_0);
KB1_q_b[2]_PORT_B_address = BUS(EB1_power_modified_counter_values[0], EB1_power_modified_counter_values[1], EB1_power_modified_counter_values[2], EB1_power_modified_counter_values[3], EB1_power_modified_counter_values[4], EB1_power_modified_counter_values[5], EB1_power_modified_counter_values[6], EB1_power_modified_counter_values[7], EB1_power_modified_counter_values[8]);
KB1_q_b[2]_PORT_B_address_reg = DFFE(KB1_q_b[2]_PORT_B_address, KB1_q_b[2]_clock_1, , , KB1_q_b[2]_clock_enable_1);
KB1_q_b[2]_PORT_A_write_enable = VCC;
KB1_q_b[2]_PORT_A_write_enable_reg = DFFE(KB1_q_b[2]_PORT_A_write_enable, KB1_q_b[2]_clock_0, , , KB1_q_b[2]_clock_enable_0);
KB1_q_b[2]_PORT_B_read_enable = VCC;
KB1_q_b[2]_PORT_B_read_enable_reg = DFFE(KB1_q_b[2]_PORT_B_read_enable, KB1_q_b[2]_clock_1, , , KB1_q_b[2]_clock_enable_1);
KB1_q_b[2]_clock_0 = GLOBAL(CCD_PIXCLK);
KB1_q_b[2]_clock_1 = GLOBAL(LB1__clk0);
KB1_q_b[2]_clock_enable_0 = W1_valid_wreq;
KB1_q_b[2]_clock_enable_1 = W1L1;
KB1_q_b[2]_PORT_B_data_out = MEMORY(KB1_q_b[2]_PORT_A_data_in_reg, , KB1_q_b[2]_PORT_A_address_reg, KB1_q_b[2]_PORT_B_address_reg, KB1_q_b[2]_PORT_A_write_enable_reg, KB1_q_b[2]_PORT_B_read_enable_reg, , , KB1_q_b[2]_clock_0, KB1_q_b[2]_clock_1, KB1_q_b[2]_clock_enable_0, KB1_q_b[2]_clock_enable_1, , );
KB1_q_b[11] = KB1_q_b[2]_PORT_B_data_out[4];

--KB1_q_b[10] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[10] at M4K_X17_Y14
KB1_q_b[2]_PORT_A_data_in = BUS(F1_mCCD_B[2], F1_mCCD_B[3], F1_mCCD_B[8], F1_mCCD_G[6], F1_mCCD_G[7], F1_mCCD_G[8], F1_mCCD_G[9], F1_mCCD_G[10], ~GND);
KB1_q_b[2]_PORT_A_data_in_reg = DFFE(KB1_q_b[2]_PORT_A_data_in, KB1_q_b[2]_clock_0, , , KB1_q_b[2]_clock_enable_0);
KB1_q_b[2]_PORT_A_address = BUS(EB2_power_modified_counter_values[0], EB2_power_modified_counter_values[1], EB2_power_modified_counter_values[2], EB2_power_modified_counter_values[3], EB2_power_modified_counter_values[4], EB2_power_modified_counter_values[5], EB2_power_modified_counter_values[6], EB2_power_modified_counter_values[7], EB2_power_modified_counter_values[8]);
KB1_q_b[2]_PORT_A_address_reg = DFFE(KB1_q_b[2]_PORT_A_address, KB1_q_b[2]_clock_0, , , KB1_q_b[2]_clock_enable_0);
KB1_q_b[2]_PORT_B_address = BUS(EB1_power_modified_counter_values[0], EB1_power_modified_counter_values[1], EB1_power_modified_counter_values[2], EB1_power_modified_counter_values[3], EB1_power_modified_counter_values[4], EB1_power_modified_counter_values[5], EB1_power_modified_counter_values[6], EB1_power_modified_counter_values[7], EB1_power_modified_counter_values[8]);
KB1_q_b[2]_PORT_B_address_reg = DFFE(KB1_q_b[2]_PORT_B_address, KB1_q_b[2]_clock_1, , , KB1_q_b[2]_clock_enable_1);
KB1_q_b[2]_PORT_A_write_enable = VCC;
KB1_q_b[2]_PORT_A_write_enable_reg = DFFE(KB1_q_b[2]_PORT_A_write_enable, KB1_q_b[2]_clock_0, , , KB1_q_b[2]_clock_enable_0);
KB1_q_b[2]_PORT_B_read_enable = VCC;
KB1_q_b[2]_PORT_B_read_enable_reg = DFFE(KB1_q_b[2]_PORT_B_read_enable, KB1_q_b[2]_clock_1, , , KB1_q_b[2]_clock_enable_1);
KB1_q_b[2]_clock_0 = GLOBAL(CCD_PIXCLK);
KB1_q_b[2]_clock_1 = GLOBAL(LB1__clk0);
KB1_q_b[2]_clock_enable_0 = W1_valid_wreq;
KB1_q_b[2]_clock_enable_1 = W1L1;
KB1_q_b[2]_PORT_B_data_out = MEMORY(KB1_q_b[2]_PORT_A_data_in_reg, , KB1_q_b[2]_PORT_A_address_reg, KB1_q_b[2]_PORT_B_address_reg, KB1_q_b[2]_PORT_A_write_enable_reg, KB1_q_b[2]_PORT_B_read_enable_reg, , , KB1_q_b[2]_clock_0, KB1_q_b[2]_clock_1, KB1_q_b[2]_clock_enable_0, KB1_q_b[2]_clock_enable_1, , );
KB1_q_b[10] = KB1_q_b[2]_PORT_B_data_out[3];

--KB1_q_b[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[8] at M4K_X17_Y14
KB1_q_b[2]_PORT_A_data_in = BUS(F1_mCCD_B[2], F1_mCCD_B[3], F1_mCCD_B[8], F1_mCCD_G[6], F1_mCCD_G[7], F1_mCCD_G[8], F1_mCCD_G[9], F1_mCCD_G[10], ~GND);
KB1_q_b[2]_PORT_A_data_in_reg = DFFE(KB1_q_b[2]_PORT_A_data_in, KB1_q_b[2]_clock_0, , , KB1_q_b[2]_clock_enable_0);
KB1_q_b[2]_PORT_A_address = BUS(EB2_power_modified_counter_values[0], EB2_power_modified_counter_values[1], EB2_power_modified_counter_values[2], EB2_power_modified_counter_values[3], EB2_power_modified_counter_values[4], EB2_power_modified_counter_values[5], EB2_power_modified_counter_values[6], EB2_power_modified_counter_values[7], EB2_power_modified_counter_values[8]);
KB1_q_b[2]_PORT_A_address_reg = DFFE(KB1_q_b[2]_PORT_A_address, KB1_q_b[2]_clock_0, , , KB1_q_b[2]_clock_enable_0);
KB1_q_b[2]_PORT_B_address = BUS(EB1_power_modified_counter_values[0], EB1_power_modified_counter_values[1], EB1_power_modified_counter_values[2], EB1_power_modified_counter_values[3], EB1_power_modified_counter_values[4], EB1_power_modified_counter_values[5], EB1_power_modified_counter_values[6], EB1_power_modified_counter_values[7], EB1_power_modified_counter_values[8]);
KB1_q_b[2]_PORT_B_address_reg = DFFE(KB1_q_b[2]_PORT_B_address, KB1_q_b[2]_clock_1, , , KB1_q_b[2]_clock_enable_1);
KB1_q_b[2]_PORT_A_write_enable = VCC;
KB1_q_b[2]_PORT_A_write_enable_reg = DFFE(KB1_q_b[2]_PORT_A_write_enable, KB1_q_b[2]_clock_0, , , KB1_q_b[2]_clock_enable_0);
KB1_q_b[2]_PORT_B_read_enable = VCC;
KB1_q_b[2]_PORT_B_read_enable_reg = DFFE(KB1_q_b[2]_PORT_B_read_enable, KB1_q_b[2]_clock_1, , , KB1_q_b[2]_clock_enable_1);
KB1_q_b[2]_clock_0 = GLOBAL(CCD_PIXCLK);
KB1_q_b[2]_clock_1 = GLOBAL(LB1__clk0);
KB1_q_b[2]_clock_enable_0 = W1_valid_wreq;
KB1_q_b[2]_clock_enable_1 = W1L1;
KB1_q_b[2]_PORT_B_data_out = MEMORY(KB1_q_b[2]_PORT_A_data_in_reg, , KB1_q_b[2]_PORT_A_address_reg, KB1_q_b[2]_PORT_B_address_reg, KB1_q_b[2]_PORT_A_write_enable_reg, KB1_q_b[2]_PORT_B_read_enable_reg, , , KB1_q_b[2]_clock_0, KB1_q_b[2]_clock_1, KB1_q_b[2]_clock_enable_0, KB1_q_b[2]_clock_enable_1, , );
KB1_q_b[8] = KB1_q_b[2]_PORT_B_data_out[2];

--KB1_q_b[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[3] at M4K_X17_Y14
KB1_q_b[2]_PORT_A_data_in = BUS(F1_mCCD_B[2], F1_mCCD_B[3], F1_mCCD_B[8], F1_mCCD_G[6], F1_mCCD_G[7], F1_mCCD_G[8], F1_mCCD_G[9], F1_mCCD_G[10], ~GND);
KB1_q_b[2]_PORT_A_data_in_reg = DFFE(KB1_q_b[2]_PORT_A_data_in, KB1_q_b[2]_clock_0, , , KB1_q_b[2]_clock_enable_0);
KB1_q_b[2]_PORT_A_address = BUS(EB2_power_modified_counter_values[0], EB2_power_modified_counter_values[1], EB2_power_modified_counter_values[2], EB2_power_modified_counter_values[3], EB2_power_modified_counter_values[4], EB2_power_modified_counter_values[5], EB2_power_modified_counter_values[6], EB2_power_modified_counter_values[7], EB2_power_modified_counter_values[8]);
KB1_q_b[2]_PORT_A_address_reg = DFFE(KB1_q_b[2]_PORT_A_address, KB1_q_b[2]_clock_0, , , KB1_q_b[2]_clock_enable_0);
KB1_q_b[2]_PORT_B_address = BUS(EB1_power_modified_counter_values[0], EB1_power_modified_counter_values[1], EB1_power_modified_counter_values[2], EB1_power_modified_counter_values[3], EB1_power_modified_counter_values[4], EB1_power_modified_counter_values[5], EB1_power_modified_counter_values[6], EB1_power_modified_counter_values[7], EB1_power_modified_counter_values[8]);
KB1_q_b[2]_PORT_B_address_reg = DFFE(KB1_q_b[2]_PORT_B_address, KB1_q_b[2]_clock_1, , , KB1_q_b[2]_clock_enable_1);
KB1_q_b[2]_PORT_A_write_enable = VCC;
KB1_q_b[2]_PORT_A_write_enable_reg = DFFE(KB1_q_b[2]_PORT_A_write_enable, KB1_q_b[2]_clock_0, , , KB1_q_b[2]_clock_enable_0);
KB1_q_b[2]_PORT_B_read_enable = VCC;
KB1_q_b[2]_PORT_B_read_enable_reg = DFFE(KB1_q_b[2]_PORT_B_read_enable, KB1_q_b[2]_clock_1, , , KB1_q_b[2]_clock_enable_1);
KB1_q_b[2]_clock_0 = GLOBAL(CCD_PIXCLK);
KB1_q_b[2]_clock_1 = GLOBAL(LB1__clk0);
KB1_q_b[2]_clock_enable_0 = W1_valid_wreq;
KB1_q_b[2]_clock_enable_1 = W1L1;
KB1_q_b[2]_PORT_B_data_out = MEMORY(KB1_q_b[2]_PORT_A_data_in_reg, , KB1_q_b[2]_PORT_A_address_reg, KB1_q_b[2]_PORT_B_address_reg, KB1_q_b[2]_PORT_A_write_enable_reg, KB1_q_b[2]_PORT_B_read_enable_reg, , , KB1_q_b[2]_clock_0, KB1_q_b[2]_clock_1, KB1_q_b[2]_clock_enable_0, KB1_q_b[2]_clock_enable_1, , );
KB1_q_b[3] = KB1_q_b[2]_PORT_B_data_out[1];


--KB2_q_b[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[2] at M4K_X17_Y11
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 9, Port B Depth: 512, Port B Width: 9
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_b[2]_PORT_A_data_in = BUS(F1_mCCD_R[2], F1_mCCD_R[3], F1_mCCD_R[9], F1_mCCD_G[1], F1_mCCD_G[2], F1_mCCD_G[3], F1_mCCD_G[4], F1_mCCD_G[5], ~GND);
KB2_q_b[2]_PORT_A_data_in_reg = DFFE(KB2_q_b[2]_PORT_A_data_in, KB2_q_b[2]_clock_0, , , KB2_q_b[2]_clock_enable_0);
KB2_q_b[2]_PORT_A_address = BUS(EB4_power_modified_counter_values[0], EB4_power_modified_counter_values[1], EB4_power_modified_counter_values[2], EB4_power_modified_counter_values[3], EB4_power_modified_counter_values[4], EB4_power_modified_counter_values[5], EB4_power_modified_counter_values[6], EB4_power_modified_counter_values[7], EB4_power_modified_counter_values[8]);
KB2_q_b[2]_PORT_A_address_reg = DFFE(KB2_q_b[2]_PORT_A_address, KB2_q_b[2]_clock_0, , , KB2_q_b[2]_clock_enable_0);
KB2_q_b[2]_PORT_B_address = BUS(EB3_power_modified_counter_values[0], EB3_power_modified_counter_values[1], EB3_power_modified_counter_values[2], EB3_power_modified_counter_values[3], EB3_power_modified_counter_values[4], EB3_power_modified_counter_values[5], EB3_power_modified_counter_values[6], EB3_power_modified_counter_values[7], EB3_power_modified_counter_values[8]);
KB2_q_b[2]_PORT_B_address_reg = DFFE(KB2_q_b[2]_PORT_B_address, KB2_q_b[2]_clock_1, , , KB2_q_b[2]_clock_enable_1);
KB2_q_b[2]_PORT_A_write_enable = VCC;
KB2_q_b[2]_PORT_A_write_enable_reg = DFFE(KB2_q_b[2]_PORT_A_write_enable, KB2_q_b[2]_clock_0, , , KB2_q_b[2]_clock_enable_0);
KB2_q_b[2]_PORT_B_read_enable = VCC;
KB2_q_b[2]_PORT_B_read_enable_reg = DFFE(KB2_q_b[2]_PORT_B_read_enable, KB2_q_b[2]_clock_1, , , KB2_q_b[2]_clock_enable_1);
KB2_q_b[2]_clock_0 = GLOBAL(CCD_PIXCLK);
KB2_q_b[2]_clock_1 = GLOBAL(LB1__clk0);
KB2_q_b[2]_clock_enable_0 = W2_valid_wreq;
KB2_q_b[2]_clock_enable_1 = W2L1;
KB2_q_b[2]_PORT_B_data_out = MEMORY(KB2_q_b[2]_PORT_A_data_in_reg, , KB2_q_b[2]_PORT_A_address_reg, KB2_q_b[2]_PORT_B_address_reg, KB2_q_b[2]_PORT_A_write_enable_reg, KB2_q_b[2]_PORT_B_read_enable_reg, , , KB2_q_b[2]_clock_0, KB2_q_b[2]_clock_1, KB2_q_b[2]_clock_enable_0, KB2_q_b[2]_clock_enable_1, , );
KB2_q_b[2] = KB2_q_b[2]_PORT_B_data_out[0];

--KB2_q_b[15] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[15] at M4K_X17_Y11
KB2_q_b[2]_PORT_A_data_in = BUS(F1_mCCD_R[2], F1_mCCD_R[3], F1_mCCD_R[9], F1_mCCD_G[1], F1_mCCD_G[2], F1_mCCD_G[3], F1_mCCD_G[4], F1_mCCD_G[5], ~GND);
KB2_q_b[2]_PORT_A_data_in_reg = DFFE(KB2_q_b[2]_PORT_A_data_in, KB2_q_b[2]_clock_0, , , KB2_q_b[2]_clock_enable_0);
KB2_q_b[2]_PORT_A_address = BUS(EB4_power_modified_counter_values[0], EB4_power_modified_counter_values[1], EB4_power_modified_counter_values[2], EB4_power_modified_counter_values[3], EB4_power_modified_counter_values[4], EB4_power_modified_counter_values[5], EB4_power_modified_counter_values[6], EB4_power_modified_counter_values[7], EB4_power_modified_counter_values[8]);
KB2_q_b[2]_PORT_A_address_reg = DFFE(KB2_q_b[2]_PORT_A_address, KB2_q_b[2]_clock_0, , , KB2_q_b[2]_clock_enable_0);
KB2_q_b[2]_PORT_B_address = BUS(EB3_power_modified_counter_values[0], EB3_power_modified_counter_values[1], EB3_power_modified_counter_values[2], EB3_power_modified_counter_values[3], EB3_power_modified_counter_values[4], EB3_power_modified_counter_values[5], EB3_power_modified_counter_values[6], EB3_power_modified_counter_values[7], EB3_power_modified_counter_values[8]);
KB2_q_b[2]_PORT_B_address_reg = DFFE(KB2_q_b[2]_PORT_B_address, KB2_q_b[2]_clock_1, , , KB2_q_b[2]_clock_enable_1);
KB2_q_b[2]_PORT_A_write_enable = VCC;
KB2_q_b[2]_PORT_A_write_enable_reg = DFFE(KB2_q_b[2]_PORT_A_write_enable, KB2_q_b[2]_clock_0, , , KB2_q_b[2]_clock_enable_0);
KB2_q_b[2]_PORT_B_read_enable = VCC;
KB2_q_b[2]_PORT_B_read_enable_reg = DFFE(KB2_q_b[2]_PORT_B_read_enable, KB2_q_b[2]_clock_1, , , KB2_q_b[2]_clock_enable_1);
KB2_q_b[2]_clock_0 = GLOBAL(CCD_PIXCLK);
KB2_q_b[2]_clock_1 = GLOBAL(LB1__clk0);
KB2_q_b[2]_clock_enable_0 = W2_valid_wreq;
KB2_q_b[2]_clock_enable_1 = W2L1;
KB2_q_b[2]_PORT_B_data_out = MEMORY(KB2_q_b[2]_PORT_A_data_in_reg, , KB2_q_b[2]_PORT_A_address_reg, KB2_q_b[2]_PORT_B_address_reg, KB2_q_b[2]_PORT_A_write_enable_reg, KB2_q_b[2]_PORT_B_read_enable_reg, , , KB2_q_b[2]_clock_0, KB2_q_b[2]_clock_1, KB2_q_b[2]_clock_enable_0, KB2_q_b[2]_clock_enable_1, , );
KB2_q_b[15] = KB2_q_b[2]_PORT_B_data_out[8];

--KB2_q_b[14] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[14] at M4K_X17_Y11
KB2_q_b[2]_PORT_A_data_in = BUS(F1_mCCD_R[2], F1_mCCD_R[3], F1_mCCD_R[9], F1_mCCD_G[1], F1_mCCD_G[2], F1_mCCD_G[3], F1_mCCD_G[4], F1_mCCD_G[5], ~GND);
KB2_q_b[2]_PORT_A_data_in_reg = DFFE(KB2_q_b[2]_PORT_A_data_in, KB2_q_b[2]_clock_0, , , KB2_q_b[2]_clock_enable_0);
KB2_q_b[2]_PORT_A_address = BUS(EB4_power_modified_counter_values[0], EB4_power_modified_counter_values[1], EB4_power_modified_counter_values[2], EB4_power_modified_counter_values[3], EB4_power_modified_counter_values[4], EB4_power_modified_counter_values[5], EB4_power_modified_counter_values[6], EB4_power_modified_counter_values[7], EB4_power_modified_counter_values[8]);
KB2_q_b[2]_PORT_A_address_reg = DFFE(KB2_q_b[2]_PORT_A_address, KB2_q_b[2]_clock_0, , , KB2_q_b[2]_clock_enable_0);
KB2_q_b[2]_PORT_B_address = BUS(EB3_power_modified_counter_values[0], EB3_power_modified_counter_values[1], EB3_power_modified_counter_values[2], EB3_power_modified_counter_values[3], EB3_power_modified_counter_values[4], EB3_power_modified_counter_values[5], EB3_power_modified_counter_values[6], EB3_power_modified_counter_values[7], EB3_power_modified_counter_values[8]);
KB2_q_b[2]_PORT_B_address_reg = DFFE(KB2_q_b[2]_PORT_B_address, KB2_q_b[2]_clock_1, , , KB2_q_b[2]_clock_enable_1);
KB2_q_b[2]_PORT_A_write_enable = VCC;
KB2_q_b[2]_PORT_A_write_enable_reg = DFFE(KB2_q_b[2]_PORT_A_write_enable, KB2_q_b[2]_clock_0, , , KB2_q_b[2]_clock_enable_0);
KB2_q_b[2]_PORT_B_read_enable = VCC;
KB2_q_b[2]_PORT_B_read_enable_reg = DFFE(KB2_q_b[2]_PORT_B_read_enable, KB2_q_b[2]_clock_1, , , KB2_q_b[2]_clock_enable_1);
KB2_q_b[2]_clock_0 = GLOBAL(CCD_PIXCLK);
KB2_q_b[2]_clock_1 = GLOBAL(LB1__clk0);
KB2_q_b[2]_clock_enable_0 = W2_valid_wreq;
KB2_q_b[2]_clock_enable_1 = W2L1;
KB2_q_b[2]_PORT_B_data_out = MEMORY(KB2_q_b[2]_PORT_A_data_in_reg, , KB2_q_b[2]_PORT_A_address_reg, KB2_q_b[2]_PORT_B_address_reg, KB2_q_b[2]_PORT_A_write_enable_reg, KB2_q_b[2]_PORT_B_read_enable_reg, , , KB2_q_b[2]_clock_0, KB2_q_b[2]_clock_1, KB2_q_b[2]_clock_enable_0, KB2_q_b[2]_clock_enable_1, , );
KB2_q_b[14] = KB2_q_b[2]_PORT_B_data_out[7];

--KB2_q_b[13] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[13] at M4K_X17_Y11
KB2_q_b[2]_PORT_A_data_in = BUS(F1_mCCD_R[2], F1_mCCD_R[3], F1_mCCD_R[9], F1_mCCD_G[1], F1_mCCD_G[2], F1_mCCD_G[3], F1_mCCD_G[4], F1_mCCD_G[5], ~GND);
KB2_q_b[2]_PORT_A_data_in_reg = DFFE(KB2_q_b[2]_PORT_A_data_in, KB2_q_b[2]_clock_0, , , KB2_q_b[2]_clock_enable_0);
KB2_q_b[2]_PORT_A_address = BUS(EB4_power_modified_counter_values[0], EB4_power_modified_counter_values[1], EB4_power_modified_counter_values[2], EB4_power_modified_counter_values[3], EB4_power_modified_counter_values[4], EB4_power_modified_counter_values[5], EB4_power_modified_counter_values[6], EB4_power_modified_counter_values[7], EB4_power_modified_counter_values[8]);
KB2_q_b[2]_PORT_A_address_reg = DFFE(KB2_q_b[2]_PORT_A_address, KB2_q_b[2]_clock_0, , , KB2_q_b[2]_clock_enable_0);
KB2_q_b[2]_PORT_B_address = BUS(EB3_power_modified_counter_values[0], EB3_power_modified_counter_values[1], EB3_power_modified_counter_values[2], EB3_power_modified_counter_values[3], EB3_power_modified_counter_values[4], EB3_power_modified_counter_values[5], EB3_power_modified_counter_values[6], EB3_power_modified_counter_values[7], EB3_power_modified_counter_values[8]);
KB2_q_b[2]_PORT_B_address_reg = DFFE(KB2_q_b[2]_PORT_B_address, KB2_q_b[2]_clock_1, , , KB2_q_b[2]_clock_enable_1);
KB2_q_b[2]_PORT_A_write_enable = VCC;
KB2_q_b[2]_PORT_A_write_enable_reg = DFFE(KB2_q_b[2]_PORT_A_write_enable, KB2_q_b[2]_clock_0, , , KB2_q_b[2]_clock_enable_0);
KB2_q_b[2]_PORT_B_read_enable = VCC;
KB2_q_b[2]_PORT_B_read_enable_reg = DFFE(KB2_q_b[2]_PORT_B_read_enable, KB2_q_b[2]_clock_1, , , KB2_q_b[2]_clock_enable_1);
KB2_q_b[2]_clock_0 = GLOBAL(CCD_PIXCLK);
KB2_q_b[2]_clock_1 = GLOBAL(LB1__clk0);
KB2_q_b[2]_clock_enable_0 = W2_valid_wreq;
KB2_q_b[2]_clock_enable_1 = W2L1;
KB2_q_b[2]_PORT_B_data_out = MEMORY(KB2_q_b[2]_PORT_A_data_in_reg, , KB2_q_b[2]_PORT_A_address_reg, KB2_q_b[2]_PORT_B_address_reg, KB2_q_b[2]_PORT_A_write_enable_reg, KB2_q_b[2]_PORT_B_read_enable_reg, , , KB2_q_b[2]_clock_0, KB2_q_b[2]_clock_1, KB2_q_b[2]_clock_enable_0, KB2_q_b[2]_clock_enable_1, , );
KB2_q_b[13] = KB2_q_b[2]_PORT_B_data_out[6];

--KB2_q_b[12] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[12] at M4K_X17_Y11
KB2_q_b[2]_PORT_A_data_in = BUS(F1_mCCD_R[2], F1_mCCD_R[3], F1_mCCD_R[9], F1_mCCD_G[1], F1_mCCD_G[2], F1_mCCD_G[3], F1_mCCD_G[4], F1_mCCD_G[5], ~GND);
KB2_q_b[2]_PORT_A_data_in_reg = DFFE(KB2_q_b[2]_PORT_A_data_in, KB2_q_b[2]_clock_0, , , KB2_q_b[2]_clock_enable_0);
KB2_q_b[2]_PORT_A_address = BUS(EB4_power_modified_counter_values[0], EB4_power_modified_counter_values[1], EB4_power_modified_counter_values[2], EB4_power_modified_counter_values[3], EB4_power_modified_counter_values[4], EB4_power_modified_counter_values[5], EB4_power_modified_counter_values[6], EB4_power_modified_counter_values[7], EB4_power_modified_counter_values[8]);
KB2_q_b[2]_PORT_A_address_reg = DFFE(KB2_q_b[2]_PORT_A_address, KB2_q_b[2]_clock_0, , , KB2_q_b[2]_clock_enable_0);
KB2_q_b[2]_PORT_B_address = BUS(EB3_power_modified_counter_values[0], EB3_power_modified_counter_values[1], EB3_power_modified_counter_values[2], EB3_power_modified_counter_values[3], EB3_power_modified_counter_values[4], EB3_power_modified_counter_values[5], EB3_power_modified_counter_values[6], EB3_power_modified_counter_values[7], EB3_power_modified_counter_values[8]);
KB2_q_b[2]_PORT_B_address_reg = DFFE(KB2_q_b[2]_PORT_B_address, KB2_q_b[2]_clock_1, , , KB2_q_b[2]_clock_enable_1);
KB2_q_b[2]_PORT_A_write_enable = VCC;
KB2_q_b[2]_PORT_A_write_enable_reg = DFFE(KB2_q_b[2]_PORT_A_write_enable, KB2_q_b[2]_clock_0, , , KB2_q_b[2]_clock_enable_0);
KB2_q_b[2]_PORT_B_read_enable = VCC;
KB2_q_b[2]_PORT_B_read_enable_reg = DFFE(KB2_q_b[2]_PORT_B_read_enable, KB2_q_b[2]_clock_1, , , KB2_q_b[2]_clock_enable_1);
KB2_q_b[2]_clock_0 = GLOBAL(CCD_PIXCLK);
KB2_q_b[2]_clock_1 = GLOBAL(LB1__clk0);
KB2_q_b[2]_clock_enable_0 = W2_valid_wreq;
KB2_q_b[2]_clock_enable_1 = W2L1;
KB2_q_b[2]_PORT_B_data_out = MEMORY(KB2_q_b[2]_PORT_A_data_in_reg, , KB2_q_b[2]_PORT_A_address_reg, KB2_q_b[2]_PORT_B_address_reg, KB2_q_b[2]_PORT_A_write_enable_reg, KB2_q_b[2]_PORT_B_read_enable_reg, , , KB2_q_b[2]_clock_0, KB2_q_b[2]_clock_1, KB2_q_b[2]_clock_enable_0, KB2_q_b[2]_clock_enable_1, , );
KB2_q_b[12] = KB2_q_b[2]_PORT_B_data_out[5];

--KB2_q_b[11] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[11] at M4K_X17_Y11
KB2_q_b[2]_PORT_A_data_in = BUS(F1_mCCD_R[2], F1_mCCD_R[3], F1_mCCD_R[9], F1_mCCD_G[1], F1_mCCD_G[2], F1_mCCD_G[3], F1_mCCD_G[4], F1_mCCD_G[5], ~GND);
KB2_q_b[2]_PORT_A_data_in_reg = DFFE(KB2_q_b[2]_PORT_A_data_in, KB2_q_b[2]_clock_0, , , KB2_q_b[2]_clock_enable_0);
KB2_q_b[2]_PORT_A_address = BUS(EB4_power_modified_counter_values[0], EB4_power_modified_counter_values[1], EB4_power_modified_counter_values[2], EB4_power_modified_counter_values[3], EB4_power_modified_counter_values[4], EB4_power_modified_counter_values[5], EB4_power_modified_counter_values[6], EB4_power_modified_counter_values[7], EB4_power_modified_counter_values[8]);
KB2_q_b[2]_PORT_A_address_reg = DFFE(KB2_q_b[2]_PORT_A_address, KB2_q_b[2]_clock_0, , , KB2_q_b[2]_clock_enable_0);
KB2_q_b[2]_PORT_B_address = BUS(EB3_power_modified_counter_values[0], EB3_power_modified_counter_values[1], EB3_power_modified_counter_values[2], EB3_power_modified_counter_values[3], EB3_power_modified_counter_values[4], EB3_power_modified_counter_values[5], EB3_power_modified_counter_values[6], EB3_power_modified_counter_values[7], EB3_power_modified_counter_values[8]);
KB2_q_b[2]_PORT_B_address_reg = DFFE(KB2_q_b[2]_PORT_B_address, KB2_q_b[2]_clock_1, , , KB2_q_b[2]_clock_enable_1);
KB2_q_b[2]_PORT_A_write_enable = VCC;
KB2_q_b[2]_PORT_A_write_enable_reg = DFFE(KB2_q_b[2]_PORT_A_write_enable, KB2_q_b[2]_clock_0, , , KB2_q_b[2]_clock_enable_0);
KB2_q_b[2]_PORT_B_read_enable = VCC;
KB2_q_b[2]_PORT_B_read_enable_reg = DFFE(KB2_q_b[2]_PORT_B_read_enable, KB2_q_b[2]_clock_1, , , KB2_q_b[2]_clock_enable_1);
KB2_q_b[2]_clock_0 = GLOBAL(CCD_PIXCLK);
KB2_q_b[2]_clock_1 = GLOBAL(LB1__clk0);
KB2_q_b[2]_clock_enable_0 = W2_valid_wreq;
KB2_q_b[2]_clock_enable_1 = W2L1;
KB2_q_b[2]_PORT_B_data_out = MEMORY(KB2_q_b[2]_PORT_A_data_in_reg, , KB2_q_b[2]_PORT_A_address_reg, KB2_q_b[2]_PORT_B_address_reg, KB2_q_b[2]_PORT_A_write_enable_reg, KB2_q_b[2]_PORT_B_read_enable_reg, , , KB2_q_b[2]_clock_0, KB2_q_b[2]_clock_1, KB2_q_b[2]_clock_enable_0, KB2_q_b[2]_clock_enable_1, , );
KB2_q_b[11] = KB2_q_b[2]_PORT_B_data_out[4];

--KB2_q_b[10] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[10] at M4K_X17_Y11
KB2_q_b[2]_PORT_A_data_in = BUS(F1_mCCD_R[2], F1_mCCD_R[3], F1_mCCD_R[9], F1_mCCD_G[1], F1_mCCD_G[2], F1_mCCD_G[3], F1_mCCD_G[4], F1_mCCD_G[5], ~GND);
KB2_q_b[2]_PORT_A_data_in_reg = DFFE(KB2_q_b[2]_PORT_A_data_in, KB2_q_b[2]_clock_0, , , KB2_q_b[2]_clock_enable_0);
KB2_q_b[2]_PORT_A_address = BUS(EB4_power_modified_counter_values[0], EB4_power_modified_counter_values[1], EB4_power_modified_counter_values[2], EB4_power_modified_counter_values[3], EB4_power_modified_counter_values[4], EB4_power_modified_counter_values[5], EB4_power_modified_counter_values[6], EB4_power_modified_counter_values[7], EB4_power_modified_counter_values[8]);
KB2_q_b[2]_PORT_A_address_reg = DFFE(KB2_q_b[2]_PORT_A_address, KB2_q_b[2]_clock_0, , , KB2_q_b[2]_clock_enable_0);
KB2_q_b[2]_PORT_B_address = BUS(EB3_power_modified_counter_values[0], EB3_power_modified_counter_values[1], EB3_power_modified_counter_values[2], EB3_power_modified_counter_values[3], EB3_power_modified_counter_values[4], EB3_power_modified_counter_values[5], EB3_power_modified_counter_values[6], EB3_power_modified_counter_values[7], EB3_power_modified_counter_values[8]);
KB2_q_b[2]_PORT_B_address_reg = DFFE(KB2_q_b[2]_PORT_B_address, KB2_q_b[2]_clock_1, , , KB2_q_b[2]_clock_enable_1);
KB2_q_b[2]_PORT_A_write_enable = VCC;
KB2_q_b[2]_PORT_A_write_enable_reg = DFFE(KB2_q_b[2]_PORT_A_write_enable, KB2_q_b[2]_clock_0, , , KB2_q_b[2]_clock_enable_0);
KB2_q_b[2]_PORT_B_read_enable = VCC;
KB2_q_b[2]_PORT_B_read_enable_reg = DFFE(KB2_q_b[2]_PORT_B_read_enable, KB2_q_b[2]_clock_1, , , KB2_q_b[2]_clock_enable_1);
KB2_q_b[2]_clock_0 = GLOBAL(CCD_PIXCLK);
KB2_q_b[2]_clock_1 = GLOBAL(LB1__clk0);
KB2_q_b[2]_clock_enable_0 = W2_valid_wreq;
KB2_q_b[2]_clock_enable_1 = W2L1;
KB2_q_b[2]_PORT_B_data_out = MEMORY(KB2_q_b[2]_PORT_A_data_in_reg, , KB2_q_b[2]_PORT_A_address_reg, KB2_q_b[2]_PORT_B_address_reg, KB2_q_b[2]_PORT_A_write_enable_reg, KB2_q_b[2]_PORT_B_read_enable_reg, , , KB2_q_b[2]_clock_0, KB2_q_b[2]_clock_1, KB2_q_b[2]_clock_enable_0, KB2_q_b[2]_clock_enable_1, , );
KB2_q_b[10] = KB2_q_b[2]_PORT_B_data_out[3];

--KB2_q_b[9] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[9] at M4K_X17_Y11
KB2_q_b[2]_PORT_A_data_in = BUS(F1_mCCD_R[2], F1_mCCD_R[3], F1_mCCD_R[9], F1_mCCD_G[1], F1_mCCD_G[2], F1_mCCD_G[3], F1_mCCD_G[4], F1_mCCD_G[5], ~GND);
KB2_q_b[2]_PORT_A_data_in_reg = DFFE(KB2_q_b[2]_PORT_A_data_in, KB2_q_b[2]_clock_0, , , KB2_q_b[2]_clock_enable_0);
KB2_q_b[2]_PORT_A_address = BUS(EB4_power_modified_counter_values[0], EB4_power_modified_counter_values[1], EB4_power_modified_counter_values[2], EB4_power_modified_counter_values[3], EB4_power_modified_counter_values[4], EB4_power_modified_counter_values[5], EB4_power_modified_counter_values[6], EB4_power_modified_counter_values[7], EB4_power_modified_counter_values[8]);
KB2_q_b[2]_PORT_A_address_reg = DFFE(KB2_q_b[2]_PORT_A_address, KB2_q_b[2]_clock_0, , , KB2_q_b[2]_clock_enable_0);
KB2_q_b[2]_PORT_B_address = BUS(EB3_power_modified_counter_values[0], EB3_power_modified_counter_values[1], EB3_power_modified_counter_values[2], EB3_power_modified_counter_values[3], EB3_power_modified_counter_values[4], EB3_power_modified_counter_values[5], EB3_power_modified_counter_values[6], EB3_power_modified_counter_values[7], EB3_power_modified_counter_values[8]);
KB2_q_b[2]_PORT_B_address_reg = DFFE(KB2_q_b[2]_PORT_B_address, KB2_q_b[2]_clock_1, , , KB2_q_b[2]_clock_enable_1);
KB2_q_b[2]_PORT_A_write_enable = VCC;
KB2_q_b[2]_PORT_A_write_enable_reg = DFFE(KB2_q_b[2]_PORT_A_write_enable, KB2_q_b[2]_clock_0, , , KB2_q_b[2]_clock_enable_0);
KB2_q_b[2]_PORT_B_read_enable = VCC;
KB2_q_b[2]_PORT_B_read_enable_reg = DFFE(KB2_q_b[2]_PORT_B_read_enable, KB2_q_b[2]_clock_1, , , KB2_q_b[2]_clock_enable_1);
KB2_q_b[2]_clock_0 = GLOBAL(CCD_PIXCLK);
KB2_q_b[2]_clock_1 = GLOBAL(LB1__clk0);
KB2_q_b[2]_clock_enable_0 = W2_valid_wreq;
KB2_q_b[2]_clock_enable_1 = W2L1;
KB2_q_b[2]_PORT_B_data_out = MEMORY(KB2_q_b[2]_PORT_A_data_in_reg, , KB2_q_b[2]_PORT_A_address_reg, KB2_q_b[2]_PORT_B_address_reg, KB2_q_b[2]_PORT_A_write_enable_reg, KB2_q_b[2]_PORT_B_read_enable_reg, , , KB2_q_b[2]_clock_0, KB2_q_b[2]_clock_1, KB2_q_b[2]_clock_enable_0, KB2_q_b[2]_clock_enable_1, , );
KB2_q_b[9] = KB2_q_b[2]_PORT_B_data_out[2];

--KB2_q_b[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[3] at M4K_X17_Y11
KB2_q_b[2]_PORT_A_data_in = BUS(F1_mCCD_R[2], F1_mCCD_R[3], F1_mCCD_R[9], F1_mCCD_G[1], F1_mCCD_G[2], F1_mCCD_G[3], F1_mCCD_G[4], F1_mCCD_G[5], ~GND);
KB2_q_b[2]_PORT_A_data_in_reg = DFFE(KB2_q_b[2]_PORT_A_data_in, KB2_q_b[2]_clock_0, , , KB2_q_b[2]_clock_enable_0);
KB2_q_b[2]_PORT_A_address = BUS(EB4_power_modified_counter_values[0], EB4_power_modified_counter_values[1], EB4_power_modified_counter_values[2], EB4_power_modified_counter_values[3], EB4_power_modified_counter_values[4], EB4_power_modified_counter_values[5], EB4_power_modified_counter_values[6], EB4_power_modified_counter_values[7], EB4_power_modified_counter_values[8]);
KB2_q_b[2]_PORT_A_address_reg = DFFE(KB2_q_b[2]_PORT_A_address, KB2_q_b[2]_clock_0, , , KB2_q_b[2]_clock_enable_0);
KB2_q_b[2]_PORT_B_address = BUS(EB3_power_modified_counter_values[0], EB3_power_modified_counter_values[1], EB3_power_modified_counter_values[2], EB3_power_modified_counter_values[3], EB3_power_modified_counter_values[4], EB3_power_modified_counter_values[5], EB3_power_modified_counter_values[6], EB3_power_modified_counter_values[7], EB3_power_modified_counter_values[8]);
KB2_q_b[2]_PORT_B_address_reg = DFFE(KB2_q_b[2]_PORT_B_address, KB2_q_b[2]_clock_1, , , KB2_q_b[2]_clock_enable_1);
KB2_q_b[2]_PORT_A_write_enable = VCC;
KB2_q_b[2]_PORT_A_write_enable_reg = DFFE(KB2_q_b[2]_PORT_A_write_enable, KB2_q_b[2]_clock_0, , , KB2_q_b[2]_clock_enable_0);
KB2_q_b[2]_PORT_B_read_enable = VCC;
KB2_q_b[2]_PORT_B_read_enable_reg = DFFE(KB2_q_b[2]_PORT_B_read_enable, KB2_q_b[2]_clock_1, , , KB2_q_b[2]_clock_enable_1);
KB2_q_b[2]_clock_0 = GLOBAL(CCD_PIXCLK);
KB2_q_b[2]_clock_1 = GLOBAL(LB1__clk0);
KB2_q_b[2]_clock_enable_0 = W2_valid_wreq;
KB2_q_b[2]_clock_enable_1 = W2L1;
KB2_q_b[2]_PORT_B_data_out = MEMORY(KB2_q_b[2]_PORT_A_data_in_reg, , KB2_q_b[2]_PORT_A_address_reg, KB2_q_b[2]_PORT_B_address_reg, KB2_q_b[2]_PORT_A_write_enable_reg, KB2_q_b[2]_PORT_B_read_enable_reg, , , KB2_q_b[2]_clock_0, KB2_q_b[2]_clock_1, KB2_q_b[2]_clock_enable_0, KB2_q_b[2]_clock_enable_1, , );
KB2_q_b[3] = KB2_q_b[2]_PORT_B_data_out[1];


--G1L389 is Sdram_Control_4Port:u6|mDATAIN[2]~162 at LC_X19_Y13_N1
--operation mode is normal

G1L389 = G1L184 & (KB1_q_b[2]) # !G1L184 & KB2_q_b[2];


--G1L390 is Sdram_Control_4Port:u6|mDATAIN[3]~163 at LC_X19_Y13_N6
--operation mode is normal

G1L390 = G1L184 & (KB1_q_b[3]) # !G1L184 & KB2_q_b[3];


--G1L391 is Sdram_Control_4Port:u6|mDATAIN[4]~164 at LC_X19_Y13_N4
--operation mode is normal

G1L391 = G1L184 & (KB1_q_b[4]) # !G1L184 & KB2_q_b[4];


--G1L392 is Sdram_Control_4Port:u6|mDATAIN[5]~165 at LC_X19_Y13_N3
--operation mode is normal

G1L392 = G1L184 & (KB1_q_b[5]) # !G1L184 & (KB2_q_b[5]);


--G1L393 is Sdram_Control_4Port:u6|mDATAIN[6]~166 at LC_X19_Y13_N5
--operation mode is normal

G1L393 = G1L184 & (KB1_q_b[6]) # !G1L184 & KB2_q_b[6];


--G1L394 is Sdram_Control_4Port:u6|mDATAIN[7]~167 at LC_X19_Y13_N7
--operation mode is normal

G1L394 = G1L184 & (KB1_q_b[7]) # !G1L184 & KB2_q_b[7];


--G1L395 is Sdram_Control_4Port:u6|mDATAIN[8]~168 at LC_X19_Y13_N2
--operation mode is normal

G1L395 = G1L184 & (KB1_q_b[8]) # !G1L184 & KB2_q_b[8];


--G1L396 is Sdram_Control_4Port:u6|mDATAIN[9]~169 at LC_X16_Y11_N4
--operation mode is normal

G1L396 = G1L184 & (KB1_q_b[9]) # !G1L184 & KB2_q_b[9];


--G1L397 is Sdram_Control_4Port:u6|mDATAIN[10]~170 at LC_X16_Y11_N5
--operation mode is normal

G1L397 = G1L184 & (KB1_q_b[10]) # !G1L184 & KB2_q_b[10];


--G1L398 is Sdram_Control_4Port:u6|mDATAIN[11]~171 at LC_X16_Y11_N7
--operation mode is normal

G1L398 = G1L184 & (KB1_q_b[11]) # !G1L184 & KB2_q_b[11];


--G1L399 is Sdram_Control_4Port:u6|mDATAIN[12]~172 at LC_X16_Y11_N9
--operation mode is normal

G1L399 = G1L184 & (KB1_q_b[12]) # !G1L184 & KB2_q_b[12];


--G1L400 is Sdram_Control_4Port:u6|mDATAIN[13]~173 at LC_X16_Y11_N8
--operation mode is normal

G1L400 = G1L184 & (KB1_q_b[13]) # !G1L184 & KB2_q_b[13];


--G1L401 is Sdram_Control_4Port:u6|mDATAIN[14]~174 at LC_X16_Y11_N6
--operation mode is normal

G1L401 = G1L184 & (KB1_q_b[14]) # !G1L184 & KB2_q_b[14];


--G1L402 is Sdram_Control_4Port:u6|mDATAIN[15]~175 at LC_X16_Y11_N2
--operation mode is normal

G1L402 = G1L184 & (KB1_q_b[15]) # !G1L184 & KB2_q_b[15];


--E1_Frame_Cont[8] is CCD_Capture:u3|Frame_Cont[8] at LC_X25_Y19_N0
--operation mode is arithmetic

E1_Frame_Cont[8]_carry_eqn = E1L23;
E1_Frame_Cont[8]_lut_out = E1_Frame_Cont[8] $ (!E1_Frame_Cont[8]_carry_eqn);
E1_Frame_Cont[8] = DFFEAS(E1_Frame_Cont[8]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , E1L106, , , , );

--E1L25 is CCD_Capture:u3|Frame_Cont[8]~1033 at LC_X25_Y19_N0
--operation mode is arithmetic

E1L25_cout_0 = E1_Frame_Cont[8] & (!E1L23);
E1L25 = CARRY(E1L25_cout_0);

--E1L26 is CCD_Capture:u3|Frame_Cont[8]~1033COUT1_1122 at LC_X25_Y19_N0
--operation mode is arithmetic

E1L26_cout_1 = E1_Frame_Cont[8] & (!E1L23);
E1L26 = CARRY(E1L26_cout_1);


--E1_Frame_Cont[4] is CCD_Capture:u3|Frame_Cont[4] at LC_X25_Y20_N6
--operation mode is arithmetic

E1_Frame_Cont[4]_carry_eqn = (!E1L9 & E1L11) # (E1L9 & E1L12);
E1_Frame_Cont[4]_lut_out = E1_Frame_Cont[4] $ (!E1_Frame_Cont[4]_carry_eqn);
E1_Frame_Cont[4] = DFFEAS(E1_Frame_Cont[4]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , E1L106, , , , );

--E1L14 is CCD_Capture:u3|Frame_Cont[4]~1037 at LC_X25_Y20_N6
--operation mode is arithmetic

E1L14_cout_0 = E1_Frame_Cont[4] & (!E1L11);
E1L14 = CARRY(E1L14_cout_0);

--E1L15 is CCD_Capture:u3|Frame_Cont[4]~1037COUT1_1116 at LC_X25_Y20_N6
--operation mode is arithmetic

E1L15_cout_1 = E1_Frame_Cont[4] & (!E1L12);
E1L15 = CARRY(E1L15_cout_1);


--E1_Frame_Cont[0] is CCD_Capture:u3|Frame_Cont[0] at LC_X25_Y20_N2
--operation mode is arithmetic

E1_Frame_Cont[0]_lut_out = !E1_Frame_Cont[0];
E1_Frame_Cont[0] = DFFEAS(E1_Frame_Cont[0]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , E1L106, , , , );

--E1L3 is CCD_Capture:u3|Frame_Cont[0]~1041 at LC_X25_Y20_N2
--operation mode is arithmetic

E1L3_cout_0 = E1_Frame_Cont[0];
E1L3 = CARRY(E1L3_cout_0);

--E1L4 is CCD_Capture:u3|Frame_Cont[0]~1041COUT1_1110 at LC_X25_Y20_N2
--operation mode is arithmetic

E1L4_cout_1 = E1_Frame_Cont[0];
E1L4 = CARRY(E1L4_cout_1);


--J1L103 is SEG7_Driver:u8|mDEC_in[0]~64 at LC_X25_Y20_N1
--operation mode is normal

J1L103 = J1_mSCAN[0] & (E1_Frame_Cont[4] # J1_mSCAN[1]) # !J1_mSCAN[0] & (E1_Frame_Cont[0] & !J1_mSCAN[1]);


--E1_Frame_Cont[12] is CCD_Capture:u3|Frame_Cont[12] at LC_X25_Y19_N4
--operation mode is arithmetic

E1_Frame_Cont[12]_carry_eqn = (!E1L23 & E1L34) # (E1L23 & E1L35);
E1_Frame_Cont[12]_lut_out = E1_Frame_Cont[12] $ !E1_Frame_Cont[12]_carry_eqn;
E1_Frame_Cont[12] = DFFEAS(E1_Frame_Cont[12]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , E1L106, , , , );

--E1L37 is CCD_Capture:u3|Frame_Cont[12]~1045 at LC_X25_Y19_N4
--operation mode is arithmetic

E1L37 = CARRY(E1_Frame_Cont[12] & !E1L35);


--J1L104 is SEG7_Driver:u8|mDEC_in[0]~65 at LC_X26_Y20_N3
--operation mode is normal

J1L104 = J1_mSCAN[1] & (J1L103 & (E1_Frame_Cont[12]) # !J1L103 & E1_Frame_Cont[8]) # !J1_mSCAN[1] & (J1L103);


--E1_Frame_Cont[5] is CCD_Capture:u3|Frame_Cont[5] at LC_X25_Y20_N7
--operation mode is arithmetic

E1_Frame_Cont[5]_carry_eqn = (!E1L9 & E1L14) # (E1L9 & E1L15);
E1_Frame_Cont[5]_lut_out = E1_Frame_Cont[5] $ (E1_Frame_Cont[5]_carry_eqn);
E1_Frame_Cont[5] = DFFEAS(E1_Frame_Cont[5]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , E1L106, , , , );

--E1L17 is CCD_Capture:u3|Frame_Cont[5]~1049 at LC_X25_Y20_N7
--operation mode is arithmetic

E1L17_cout_0 = !E1L14 # !E1_Frame_Cont[5];
E1L17 = CARRY(E1L17_cout_0);

--E1L18 is CCD_Capture:u3|Frame_Cont[5]~1049COUT1_1118 at LC_X25_Y20_N7
--operation mode is arithmetic

E1L18_cout_1 = !E1L15 # !E1_Frame_Cont[5];
E1L18 = CARRY(E1L18_cout_1);


--E1_Frame_Cont[9] is CCD_Capture:u3|Frame_Cont[9] at LC_X25_Y19_N1
--operation mode is arithmetic

E1_Frame_Cont[9]_carry_eqn = (!E1L23 & E1L25) # (E1L23 & E1L26);
E1_Frame_Cont[9]_lut_out = E1_Frame_Cont[9] $ (E1_Frame_Cont[9]_carry_eqn);
E1_Frame_Cont[9] = DFFEAS(E1_Frame_Cont[9]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , E1L106, , , , );

--E1L28 is CCD_Capture:u3|Frame_Cont[9]~1053 at LC_X25_Y19_N1
--operation mode is arithmetic

E1L28_cout_0 = !E1L25 # !E1_Frame_Cont[9];
E1L28 = CARRY(E1L28_cout_0);

--E1L29 is CCD_Capture:u3|Frame_Cont[9]~1053COUT1_1124 at LC_X25_Y19_N1
--operation mode is arithmetic

E1L29_cout_1 = !E1L26 # !E1_Frame_Cont[9];
E1L29 = CARRY(E1L29_cout_1);


--E1_Frame_Cont[1] is CCD_Capture:u3|Frame_Cont[1] at LC_X25_Y20_N3
--operation mode is arithmetic

E1_Frame_Cont[1]_lut_out = E1_Frame_Cont[1] $ E1L3;
E1_Frame_Cont[1] = DFFEAS(E1_Frame_Cont[1]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , E1L106, , , , );

--E1L6 is CCD_Capture:u3|Frame_Cont[1]~1057 at LC_X25_Y20_N3
--operation mode is arithmetic

E1L6_cout_0 = !E1L3 # !E1_Frame_Cont[1];
E1L6 = CARRY(E1L6_cout_0);

--E1L7 is CCD_Capture:u3|Frame_Cont[1]~1057COUT1_1112 at LC_X25_Y20_N3
--operation mode is arithmetic

E1L7_cout_1 = !E1L4 # !E1_Frame_Cont[1];
E1L7 = CARRY(E1L7_cout_1);


--J1L105 is SEG7_Driver:u8|mDEC_in[1]~66 at LC_X24_Y20_N5
--operation mode is normal

J1L105 = J1_mSCAN[0] & (J1_mSCAN[1]) # !J1_mSCAN[0] & (J1_mSCAN[1] & E1_Frame_Cont[9] # !J1_mSCAN[1] & (E1_Frame_Cont[1]));


--E1_Frame_Cont[13] is CCD_Capture:u3|Frame_Cont[13] at LC_X25_Y19_N5
--operation mode is arithmetic

E1_Frame_Cont[13]_carry_eqn = E1L37;
E1_Frame_Cont[13]_lut_out = E1_Frame_Cont[13] $ E1_Frame_Cont[13]_carry_eqn;
E1_Frame_Cont[13] = DFFEAS(E1_Frame_Cont[13]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , E1L106, , , , );

--E1L39 is CCD_Capture:u3|Frame_Cont[13]~1061 at LC_X25_Y19_N5
--operation mode is arithmetic

E1L39_cout_0 = !E1L37 # !E1_Frame_Cont[13];
E1L39 = CARRY(E1L39_cout_0);

--E1L40 is CCD_Capture:u3|Frame_Cont[13]~1061COUT1_1130 at LC_X25_Y19_N5
--operation mode is arithmetic

E1L40_cout_1 = !E1L37 # !E1_Frame_Cont[13];
E1L40 = CARRY(E1L40_cout_1);


--J1L106 is SEG7_Driver:u8|mDEC_in[1]~67 at LC_X24_Y20_N6
--operation mode is normal

J1L106 = J1_mSCAN[0] & (J1L105 & E1_Frame_Cont[13] # !J1L105 & (E1_Frame_Cont[5])) # !J1_mSCAN[0] & J1L105;


--E1_Frame_Cont[10] is CCD_Capture:u3|Frame_Cont[10] at LC_X25_Y19_N2
--operation mode is arithmetic

E1_Frame_Cont[10]_carry_eqn = (!E1L23 & E1L28) # (E1L23 & E1L29);
E1_Frame_Cont[10]_lut_out = E1_Frame_Cont[10] $ (!E1_Frame_Cont[10]_carry_eqn);
E1_Frame_Cont[10] = DFFEAS(E1_Frame_Cont[10]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , E1L106, , , , );

--E1L31 is CCD_Capture:u3|Frame_Cont[10]~1065 at LC_X25_Y19_N2
--operation mode is arithmetic

E1L31_cout_0 = E1_Frame_Cont[10] & (!E1L28);
E1L31 = CARRY(E1L31_cout_0);

--E1L32 is CCD_Capture:u3|Frame_Cont[10]~1065COUT1_1126 at LC_X25_Y19_N2
--operation mode is arithmetic

E1L32_cout_1 = E1_Frame_Cont[10] & (!E1L29);
E1L32 = CARRY(E1L32_cout_1);


--E1_Frame_Cont[6] is CCD_Capture:u3|Frame_Cont[6] at LC_X25_Y20_N8
--operation mode is arithmetic

E1_Frame_Cont[6]_carry_eqn = (!E1L9 & E1L17) # (E1L9 & E1L18);
E1_Frame_Cont[6]_lut_out = E1_Frame_Cont[6] $ !E1_Frame_Cont[6]_carry_eqn;
E1_Frame_Cont[6] = DFFEAS(E1_Frame_Cont[6]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , E1L106, , , , );

--E1L20 is CCD_Capture:u3|Frame_Cont[6]~1069 at LC_X25_Y20_N8
--operation mode is arithmetic

E1L20_cout_0 = E1_Frame_Cont[6] & !E1L17;
E1L20 = CARRY(E1L20_cout_0);

--E1L21 is CCD_Capture:u3|Frame_Cont[6]~1069COUT1_1120 at LC_X25_Y20_N8
--operation mode is arithmetic

E1L21_cout_1 = E1_Frame_Cont[6] & !E1L18;
E1L21 = CARRY(E1L21_cout_1);


--E1_Frame_Cont[2] is CCD_Capture:u3|Frame_Cont[2] at LC_X25_Y20_N4
--operation mode is arithmetic

E1_Frame_Cont[2]_lut_out = E1_Frame_Cont[2] $ !E1L6;
E1_Frame_Cont[2] = DFFEAS(E1_Frame_Cont[2]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , E1L106, , , , );

--E1L9 is CCD_Capture:u3|Frame_Cont[2]~1073 at LC_X25_Y20_N4
--operation mode is arithmetic

E1L9 = CARRY(E1_Frame_Cont[2] & !E1L7);


--J1L107 is SEG7_Driver:u8|mDEC_in[2]~68 at LC_X25_Y20_N0
--operation mode is normal

J1L107 = J1_mSCAN[0] & (E1_Frame_Cont[6] # J1_mSCAN[1]) # !J1_mSCAN[0] & (E1_Frame_Cont[2] & !J1_mSCAN[1]);


--E1_Frame_Cont[14] is CCD_Capture:u3|Frame_Cont[14] at LC_X25_Y19_N6
--operation mode is arithmetic

E1_Frame_Cont[14]_carry_eqn = (!E1L37 & E1L39) # (E1L37 & E1L40);
E1_Frame_Cont[14]_lut_out = E1_Frame_Cont[14] $ (!E1_Frame_Cont[14]_carry_eqn);
E1_Frame_Cont[14] = DFFEAS(E1_Frame_Cont[14]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , E1L106, , , , );

--E1L42 is CCD_Capture:u3|Frame_Cont[14]~1077 at LC_X25_Y19_N6
--operation mode is arithmetic

E1L42_cout_0 = E1_Frame_Cont[14] & (!E1L39);
E1L42 = CARRY(E1L42_cout_0);

--E1L43 is CCD_Capture:u3|Frame_Cont[14]~1077COUT1_1132 at LC_X25_Y19_N6
--operation mode is arithmetic

E1L43_cout_1 = E1_Frame_Cont[14] & (!E1L40);
E1L43 = CARRY(E1L43_cout_1);


--J1L108 is SEG7_Driver:u8|mDEC_in[2]~69 at LC_X26_Y20_N5
--operation mode is normal

J1L108 = J1_mSCAN[1] & (J1L107 & (E1_Frame_Cont[14]) # !J1L107 & E1_Frame_Cont[10]) # !J1_mSCAN[1] & (J1L107);


--E1_Frame_Cont[7] is CCD_Capture:u3|Frame_Cont[7] at LC_X25_Y20_N9
--operation mode is arithmetic

E1_Frame_Cont[7]_carry_eqn = (!E1L9 & E1L20) # (E1L9 & E1L21);
E1_Frame_Cont[7]_lut_out = E1_Frame_Cont[7] $ (E1_Frame_Cont[7]_carry_eqn);
E1_Frame_Cont[7] = DFFEAS(E1_Frame_Cont[7]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , E1L106, , , , );

--E1L23 is CCD_Capture:u3|Frame_Cont[7]~1081 at LC_X25_Y20_N9
--operation mode is arithmetic

E1L23 = CARRY(!E1L21 # !E1_Frame_Cont[7]);


--E1_Frame_Cont[11] is CCD_Capture:u3|Frame_Cont[11] at LC_X25_Y19_N3
--operation mode is arithmetic

E1_Frame_Cont[11]_carry_eqn = (!E1L23 & E1L31) # (E1L23 & E1L32);
E1_Frame_Cont[11]_lut_out = E1_Frame_Cont[11] $ E1_Frame_Cont[11]_carry_eqn;
E1_Frame_Cont[11] = DFFEAS(E1_Frame_Cont[11]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , E1L106, , , , );

--E1L34 is CCD_Capture:u3|Frame_Cont[11]~1085 at LC_X25_Y19_N3
--operation mode is arithmetic

E1L34_cout_0 = !E1L31 # !E1_Frame_Cont[11];
E1L34 = CARRY(E1L34_cout_0);

--E1L35 is CCD_Capture:u3|Frame_Cont[11]~1085COUT1_1128 at LC_X25_Y19_N3
--operation mode is arithmetic

E1L35_cout_1 = !E1L32 # !E1_Frame_Cont[11];
E1L35 = CARRY(E1L35_cout_1);


--E1_Frame_Cont[3] is CCD_Capture:u3|Frame_Cont[3] at LC_X25_Y20_N5
--operation mode is arithmetic

E1_Frame_Cont[3]_carry_eqn = E1L9;
E1_Frame_Cont[3]_lut_out = E1_Frame_Cont[3] $ E1_Frame_Cont[3]_carry_eqn;
E1_Frame_Cont[3] = DFFEAS(E1_Frame_Cont[3]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , E1L106, , , , );

--E1L11 is CCD_Capture:u3|Frame_Cont[3]~1089 at LC_X25_Y20_N5
--operation mode is arithmetic

E1L11_cout_0 = !E1L9 # !E1_Frame_Cont[3];
E1L11 = CARRY(E1L11_cout_0);

--E1L12 is CCD_Capture:u3|Frame_Cont[3]~1089COUT1_1114 at LC_X25_Y20_N5
--operation mode is arithmetic

E1L12_cout_1 = !E1L9 # !E1_Frame_Cont[3];
E1L12 = CARRY(E1L12_cout_1);


--J1L109 is SEG7_Driver:u8|mDEC_in[3]~70 at LC_X24_Y20_N7
--operation mode is normal

J1L109 = J1_mSCAN[0] & (J1_mSCAN[1]) # !J1_mSCAN[0] & (J1_mSCAN[1] & (E1_Frame_Cont[11]) # !J1_mSCAN[1] & E1_Frame_Cont[3]);


--E1_Frame_Cont[15] is CCD_Capture:u3|Frame_Cont[15] at LC_X25_Y19_N7
--operation mode is normal

E1_Frame_Cont[15]_carry_eqn = (!E1L37 & E1L42) # (E1L37 & E1L43);
E1_Frame_Cont[15]_lut_out = E1_Frame_Cont[15] $ (E1_Frame_Cont[15]_carry_eqn);
E1_Frame_Cont[15] = DFFEAS(E1_Frame_Cont[15]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , E1L106, , , , );


--J1L110 is SEG7_Driver:u8|mDEC_in[3]~71 at LC_X24_Y20_N1
--operation mode is normal

J1L110 = J1_mSCAN[0] & (J1L109 & E1_Frame_Cont[15] # !J1L109 & (E1_Frame_Cont[7])) # !J1_mSCAN[0] & (J1L109);


--J1L115 is SEG7_Driver:u8|oSEG[0]~70 at LC_X26_Y20_N2
--operation mode is normal

J1L115 = J1L106 & !J1L110 & (J1L104) # !J1L106 & (J1L108 & !J1L110 # !J1L108 & (J1L104));


--J1L116 is SEG7_Driver:u8|oSEG[1]~71 at LC_X26_Y20_N7
--operation mode is normal

J1L116 = J1L110 & J1L104 & (J1L108 $ J1L106) # !J1L110 & !J1L106 & (J1L108 $ J1L104);


--J1L117 is SEG7_Driver:u8|oSEG[2]~72 at LC_X26_Y20_N9
--operation mode is normal

J1L117 = J1L104 & (J1L108 $ !J1L106) # !J1L104 & (J1L110 & !J1L108 & J1L106 # !J1L110 & J1L108 & !J1L106);


--J1L118 is SEG7_Driver:u8|oSEG[3]~73 at LC_X26_Y20_N8
--operation mode is normal

J1L118 = J1L108 & J1L104 & (J1L110 $ J1L106) # !J1L108 & !J1L110 & (J1L106 # J1L104);


--J1L119 is SEG7_Driver:u8|oSEG[5]~74 at LC_X26_Y20_N1
--operation mode is normal

J1L119 = J1L110 & (J1L104 & (J1L106) # !J1L104 & J1L108) # !J1L110 & J1L108 & (J1L106 $ J1L104);


--J1L120 is SEG7_Driver:u8|oSEG[6]~75 at LC_X26_Y20_N4
--operation mode is normal

J1L120 = J1L110 & J1L108 & (J1L106 # !J1L104) # !J1L110 & !J1L108 & J1L106 & !J1L104;


--J1L121 is SEG7_Driver:u8|oSEG[7]~76 at LC_X26_Y20_N6
--operation mode is normal

J1L121 = J1L104 & !J1L110 & (J1L108 $ !J1L106) # !J1L104 & !J1L106 & (J1L110 $ !J1L108);


--MB1L39Q is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]~reg0 at LC_X11_Y5_N1
--operation mode is arithmetic

MB1L39Q_lut_out = MB1L39Q $ MB1L14;
MB1L39Q = DFFEAS(MB1L39Q_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), VCC, , , VCC, !KEY[1], !H1_mI2C_GO, );

--MB1L37 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]~275 at LC_X11_Y5_N1
--operation mode is arithmetic

MB1L37_cout_0 = MB1L39Q & MB1L14;
MB1L37 = CARRY(MB1L37_cout_0);

--MB1L38 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]~275COUT1_303 at LC_X11_Y5_N1
--operation mode is arithmetic

MB1L38_cout_1 = MB1L39Q & MB1L14;
MB1L38 = CARRY(MB1L38_cout_1);


--MB1L45Q is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]~reg0 at LC_X11_Y5_N3
--operation mode is arithmetic

MB1L45Q_lut_out = MB1L45Q $ !MB1L40;
MB1L45Q = DFFEAS(MB1L45Q_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), VCC, , , VCC, !KEY[1], !H1_mI2C_GO, );

--MB1L43 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]~279 at LC_X11_Y5_N3
--operation mode is arithmetic

MB1L43_cout_0 = MB1L45Q & !MB1L40;
MB1L43 = CARRY(MB1L43_cout_0);

--MB1L44 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]~279COUT1_306 at LC_X11_Y5_N3
--operation mode is arithmetic

MB1L44_cout_1 = MB1L45Q & !MB1L41;
MB1L44 = CARRY(MB1L44_cout_1);


--MB1L49Q is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]~reg0 at LC_X11_Y5_N4
--operation mode is arithmetic

MB1L49Q_lut_out = MB1L49Q $ MB1L43;
MB1L49Q = DFFEAS(MB1L49Q_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), VCC, , , VCC, !KEY[1], !H1_mI2C_GO, );

--MB1L46 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]~283 at LC_X11_Y5_N4
--operation mode is arithmetic

MB1L46 = MB1L47;


--MB1L42Q is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]~reg0 at LC_X11_Y5_N2
--operation mode is arithmetic

MB1L42Q_lut_out = MB1L42Q $ (MB1L37);
MB1L42Q = DFFEAS(MB1L42Q_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), VCC, , , VCC, !KEY[1], !H1_mI2C_GO, );

--MB1L40 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]~287 at LC_X11_Y5_N2
--operation mode is arithmetic

MB1L40_cout_0 = !MB1L37 # !MB1L42Q;
MB1L40 = CARRY(MB1L40_cout_0);

--MB1L41 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]~287COUT1_305 at LC_X11_Y5_N2
--operation mode is arithmetic

MB1L41_cout_1 = !MB1L38 # !MB1L42Q;
MB1L41 = CARRY(MB1L41_cout_1);


--MB1L11 is I2C_CCD_Config:u7|I2C_Controller:u0|I2C_SCLK~253 at LC_X13_Y5_N2
--operation mode is normal

MB1L11 = !MB1L45Q # !MB1L42Q # !MB1L39Q # !MB1L49Q;


--MB1L52Q is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]~reg0 at LC_X11_Y5_N5
--operation mode is arithmetic

MB1L52Q_carry_eqn = (!MB1L46 & GND) # (MB1L46 & VCC);
MB1L52Q_lut_out = MB1L52Q $ !MB1L52Q_carry_eqn;
MB1L52Q = DFFEAS(MB1L52Q_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), VCC, , , VCC, !KEY[1], !H1_mI2C_GO, );

--MB1L50 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]~291 at LC_X11_Y5_N5
--operation mode is arithmetic

MB1L50_cout_0 = MB1L52Q & !MB1L46;
MB1L50 = CARRY(MB1L50_cout_0);

--MB1L51 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]~291COUT1_308 at LC_X11_Y5_N5
--operation mode is arithmetic

MB1L51_cout_1 = MB1L52Q & !MB1L46;
MB1L51 = CARRY(MB1L51_cout_1);


--MB1L12 is I2C_CCD_Config:u7|I2C_Controller:u0|I2C_SCLK~254 at LC_X13_Y5_N3
--operation mode is normal

MB1L12 = MB1L52Q & (MB1L11) # !MB1L52Q & (MB1L45Q # MB1L49Q);


--MB1L53Q is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]~reg0 at LC_X11_Y5_N6
--operation mode is normal

MB1L53Q_carry_eqn = (!MB1L46 & MB1L50) # (MB1L46 & MB1L51);
MB1L53Q_lut_out = MB1L53Q_carry_eqn $ MB1L53Q;
MB1L53Q = DFFEAS(MB1L53Q_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), VCC, , , VCC, !KEY[1], !H1_mI2C_GO, );


--H1_mI2C_CTRL_CLK is I2C_CCD_Config:u7|mI2C_CTRL_CLK at LC_X27_Y9_N0
--operation mode is normal

H1_mI2C_CTRL_CLK_lut_out = H1L28 $ (H1_mI2C_CTRL_CLK);
H1_mI2C_CTRL_CLK = DFFEAS(H1_mI2C_CTRL_CLK_lut_out, GLOBAL(OSC_50), KEY[1], , , , , , );


--MB1_SCLK is I2C_CCD_Config:u7|I2C_Controller:u0|SCLK at LC_X12_Y5_N9
--operation mode is normal

MB1_SCLK_lut_out = MB1L53Q & MB1_SCLK # !MB1L53Q & !MB1L18 & (MB1_SCLK # MB1L17);
MB1_SCLK = DFFEAS(MB1_SCLK_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), KEY[1], , , , , , );


--MB1L13 is I2C_CCD_Config:u7|I2C_Controller:u0|I2C_SCLK~255 at LC_X13_Y5_N4
--operation mode is normal

MB1L13 = !H1_mI2C_CTRL_CLK & !MB1L53Q & MB1L12 # !MB1_SCLK;


--MB1L20Q is I2C_CCD_Config:u7|I2C_Controller:u0|SDO~reg0 at LC_X11_Y6_N3
--operation mode is normal

MB1L20Q_lut_out = MB1L53Q & MB1L20Q & (MB1L70 # !MB1L55) # !MB1L53Q & (!MB1L70);
MB1L20Q = DFFEAS(MB1L20Q_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), KEY[1], , , , , , );


--D1L68 is Reset_Delay:u2|Equal~206 at LC_X24_Y10_N4
--operation mode is normal

D1L68 = !D1_Cont[21] # !D1L67 # !D1_Cont[20];


--J1_Cont_DIV[1] is SEG7_Driver:u8|Cont_DIV[1] at LC_X7_Y16_N5
--operation mode is arithmetic

J1_Cont_DIV[1]_carry_eqn = J1L3;
J1_Cont_DIV[1]_lut_out = J1_Cont_DIV[1] $ J1_Cont_DIV[1]_carry_eqn;
J1_Cont_DIV[1] = DFFEAS(J1_Cont_DIV[1]_lut_out, GLOBAL(OSC_50), KEY[0], , , , , J1L102, );

--J1L5 is SEG7_Driver:u8|Cont_DIV[1]~542 at LC_X7_Y16_N5
--operation mode is arithmetic

J1L5_cout_0 = !J1L3 # !J1_Cont_DIV[1];
J1L5 = CARRY(J1L5_cout_0);

--J1L6 is SEG7_Driver:u8|Cont_DIV[1]~542COUT1_575 at LC_X7_Y16_N5
--operation mode is arithmetic

J1L6_cout_1 = !J1L3 # !J1_Cont_DIV[1];
J1L6 = CARRY(J1L6_cout_1);


--G1L40 is Sdram_Control_4Port:u6|Equal~1123 at LC_X16_Y9_N4
--operation mode is normal

G1L40 = G1L174Q & G1L207Q & G1L117 & G1L29;


--X17_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[8] at LC_X15_Y14_N8
--operation mode is normal

X17_dffe5a[8]_carry_eqn = (!X17L15 & X17L25) # (X17L15 & X17L26);
X17_dffe5a[8]_lut_out = X18_dffe5a[8] $ X17_dffe5a[8]_carry_eqn $ DB6_safe_q[8];
X17_dffe5a[8] = DFFEAS(X17_dffe5a[8]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--X8L31 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[8]~211 at LC_X20_Y6_N8
--operation mode is normal

X8L31_carry_eqn = (!X8L17 & X8L27) # (X8L17 & X8L28);
X8L31 = X9_dffe5a[8] $ X8L31_carry_eqn $ DB3_safe_q[8];

--X8_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[8] at LC_X20_Y6_N8
--operation mode is normal

X8_dffe5a[8] = DFFEAS(X8L31, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--X2L31 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[8]~211 at LC_X11_Y12_N8
--operation mode is normal

X2L31_carry_eqn = (!X2L17 & X2L27) # (X2L17 & X2L28);
X2L31 = DB1_safe_q[8] $ X3_dffe5a[8] $ X2L31_carry_eqn;

--X2_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[8] at LC_X11_Y12_N8
--operation mode is normal

X2_dffe5a[8] = DFFEAS(X2L31, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--G1_mRD_DONE is Sdram_Control_4Port:u6|mRD_DONE at LC_X16_Y9_N3
--operation mode is normal

G1_mRD_DONE_lut_out = G1L91 & (G1_mRD_DONE # !G1L36 & !G1L40);
G1_mRD_DONE = DFFEAS(G1_mRD_DONE_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L414 is Sdram_Control_4Port:u6|mRD~576 at LC_X20_Y10_N1
--operation mode is normal

G1L414 = G1L87Q # G1L425 # G1L78Q # G1L442;


--G1L198Q is Sdram_Control_4Port:u6|WR_MASK[1]~181 at LC_X15_Y9_N1
--operation mode is normal

G1L198Q_lut_out = !X2_dffe5a[8] & !G1L433 & X8_dffe5a[8];
G1L198Q = DFFEAS(G1L198Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--D1_oRST_0 is Reset_Delay:u2|oRST_0 at LC_X24_Y10_N5
--operation mode is normal

D1_oRST_0_lut_out = D1_oRST_0 # D1_Cont[21] # D1_Cont[20] & D1L67;
D1_oRST_0 = DFFEAS(D1_oRST_0_lut_out, GLOBAL(OSC_50), KEY[0], , , , , , );


--G1L415 is Sdram_Control_4Port:u6|mRD~577 at LC_X20_Y10_N2
--operation mode is normal

G1L415 = G1L197 # G1L184 # G1L414 # !D1_oRST_0;


--G1L416 is Sdram_Control_4Port:u6|mRD~578 at LC_X19_Y9_N1
--operation mode is normal

G1L416 = !X2_dffe5a[8] & (!X8_dffe5a[8]);


--X23_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[8] at LC_X14_Y11_N8
--operation mode is normal

X23_dffe5a[8]_carry_eqn = (!X23L15 & X23L25) # (X23L15 & X23L26);
X23_dffe5a[8]_lut_out = X24_dffe5a[8] $ X23_dffe5a[8]_carry_eqn $ DB8_safe_q[8];
X23_dffe5a[8] = DFFEAS(X23_dffe5a[8]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--G1L417 is Sdram_Control_4Port:u6|mRD~579 at LC_X19_Y9_N9
--operation mode is normal

G1L417 = X23_dffe5a[8] & X17_dffe5a[8];


--G1L369Q is Sdram_Control_4Port:u6|mADDR[22]~423 at LC_X16_Y10_N9
--operation mode is normal

G1L369Q_lut_out = G1L33 & !G1L415 & (!G1L417 # !G1L416);
G1L369Q = DFFEAS(G1L369Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L419 is Sdram_Control_4Port:u6|mRD~581 at LC_X20_Y10_N3
--operation mode is normal

G1L419 = G1_mRD_DONE # G1L33 & !G1L428 & !G1L415;

--G1L85Q is Sdram_Control_4Port:u6|RD_MASK[1]~108 at LC_X20_Y10_N3
--operation mode is normal

G1L85Q = DFFEAS(G1L419, GLOBAL(LB1__clk0), VCC, , , , , , );


--X23_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[2] at LC_X14_Y11_N2
--operation mode is arithmetic

X23_dffe5a[2]_lut_out = DB8_safe_q[2] $ X24_dffe5a[2] $ X23L6;
X23_dffe5a[2] = DFFEAS(X23_dffe5a[2]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--X23L9 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[2]~97 at LC_X14_Y11_N2
--operation mode is arithmetic

X23L9_cout_0 = DB8_safe_q[2] & (!X23L6 # !X24_dffe5a[2]) # !DB8_safe_q[2] & !X24_dffe5a[2] & !X23L6;
X23L9 = CARRY(X23L9_cout_0);

--X23L10 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[2]~97COUT1_140 at LC_X14_Y11_N2
--operation mode is arithmetic

X23L10_cout_1 = DB8_safe_q[2] & (!X23L7 # !X24_dffe5a[2]) # !DB8_safe_q[2] & !X24_dffe5a[2] & !X23L7;
X23L10 = CARRY(X23L10_cout_1);


--X23_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[3] at LC_X14_Y11_N3
--operation mode is arithmetic

X23_dffe5a[3]_lut_out = DB8_safe_q[3] $ X24_dffe5a[3] $ !X23L9;
X23_dffe5a[3] = DFFEAS(X23_dffe5a[3]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--X23L12 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[3]~101 at LC_X14_Y11_N3
--operation mode is arithmetic

X23L12_cout_0 = DB8_safe_q[3] & X24_dffe5a[3] & !X23L9 # !DB8_safe_q[3] & (X24_dffe5a[3] # !X23L9);
X23L12 = CARRY(X23L12_cout_0);

--X23L13 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[3]~101COUT1_141 at LC_X14_Y11_N3
--operation mode is arithmetic

X23L13_cout_1 = DB8_safe_q[3] & X24_dffe5a[3] & !X23L10 # !DB8_safe_q[3] & (X24_dffe5a[3] # !X23L10);
X23L13 = CARRY(X23L13_cout_1);


--X23_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[0] at LC_X14_Y11_N0
--operation mode is arithmetic

X23_dffe5a[0]_lut_out = X24_dffe5a[0] $ DB8_safe_q[0];
X23_dffe5a[0] = DFFEAS(X23_dffe5a[0]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--X23L3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[0]~105 at LC_X14_Y11_N0
--operation mode is arithmetic

X23L3_cout_0 = DB8_safe_q[0] # !X24_dffe5a[0];
X23L3 = CARRY(X23L3_cout_0);

--X23L4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[0]~105COUT1_136 at LC_X14_Y11_N0
--operation mode is arithmetic

X23L4_cout_1 = DB8_safe_q[0] # !X24_dffe5a[0];
X23L4 = CARRY(X23L4_cout_1);


--X23_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[1] at LC_X14_Y11_N1
--operation mode is arithmetic

X23_dffe5a[1]_lut_out = X24_dffe5a[1] $ DB8_safe_q[1] $ !X23L3;
X23_dffe5a[1] = DFFEAS(X23_dffe5a[1]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--X23L6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[1]~109 at LC_X14_Y11_N1
--operation mode is arithmetic

X23L6_cout_0 = X24_dffe5a[1] & (!X23L3 # !DB8_safe_q[1]) # !X24_dffe5a[1] & !DB8_safe_q[1] & !X23L3;
X23L6 = CARRY(X23L6_cout_0);

--X23L7 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[1]~109COUT1_138 at LC_X14_Y11_N1
--operation mode is arithmetic

X23L7_cout_1 = X24_dffe5a[1] & (!X23L4 # !DB8_safe_q[1]) # !X24_dffe5a[1] & !DB8_safe_q[1] & !X23L4;
X23L7 = CARRY(X23L7_cout_1);


--GB4L2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|cmp_full_ageb~61 at LC_X15_Y10_N6
--operation mode is normal

GB4L2 = X23_dffe5a[2] & X23_dffe5a[3] & (X23_dffe5a[0] # X23_dffe5a[1]);


--X23_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[4] at LC_X14_Y11_N4
--operation mode is arithmetic

X23_dffe5a[4]_lut_out = X24_dffe5a[4] $ DB8_safe_q[4] $ X23L12;
X23_dffe5a[4] = DFFEAS(X23_dffe5a[4]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--X23L15 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[4]~113 at LC_X14_Y11_N4
--operation mode is arithmetic

X23L15 = X23L16;


--X23_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[5] at LC_X14_Y11_N5
--operation mode is arithmetic

X23_dffe5a[5]_carry_eqn = (!X23L15 & GND) # (X23L15 & VCC);
X23_dffe5a[5]_lut_out = X24_dffe5a[5] $ DB8_safe_q[5] $ !X23_dffe5a[5]_carry_eqn;
X23_dffe5a[5] = DFFEAS(X23_dffe5a[5]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--X23L19 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[5]~117 at LC_X14_Y11_N5
--operation mode is arithmetic

X23L19_cout_0 = X24_dffe5a[5] & (!X23L15 # !DB8_safe_q[5]) # !X24_dffe5a[5] & !DB8_safe_q[5] & !X23L15;
X23L19 = CARRY(X23L19_cout_0);

--X23L20 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[5]~117COUT1_143 at LC_X14_Y11_N5
--operation mode is arithmetic

X23L20_cout_1 = X24_dffe5a[5] & (!X23L15 # !DB8_safe_q[5]) # !X24_dffe5a[5] & !DB8_safe_q[5] & !X23L15;
X23L20 = CARRY(X23L20_cout_1);


--X23_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[6] at LC_X14_Y11_N6
--operation mode is arithmetic

X23_dffe5a[6]_carry_eqn = (!X23L15 & X23L19) # (X23L15 & X23L20);
X23_dffe5a[6]_lut_out = X24_dffe5a[6] $ DB8_safe_q[6] $ X23_dffe5a[6]_carry_eqn;
X23_dffe5a[6] = DFFEAS(X23_dffe5a[6]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--X23L22 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[6]~121 at LC_X14_Y11_N6
--operation mode is arithmetic

X23L22_cout_0 = X24_dffe5a[6] & DB8_safe_q[6] & !X23L19 # !X24_dffe5a[6] & (DB8_safe_q[6] # !X23L19);
X23L22 = CARRY(X23L22_cout_0);

--X23L23 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[6]~121COUT1_145 at LC_X14_Y11_N6
--operation mode is arithmetic

X23L23_cout_1 = X24_dffe5a[6] & DB8_safe_q[6] & !X23L20 # !X24_dffe5a[6] & (DB8_safe_q[6] # !X23L20);
X23L23 = CARRY(X23L23_cout_1);


--X23_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[7] at LC_X14_Y11_N7
--operation mode is arithmetic

X23_dffe5a[7]_carry_eqn = (!X23L15 & X23L22) # (X23L15 & X23L23);
X23_dffe5a[7]_lut_out = DB8_safe_q[7] $ X24_dffe5a[7] $ !X23_dffe5a[7]_carry_eqn;
X23_dffe5a[7] = DFFEAS(X23_dffe5a[7]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--X23L25 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[7]~125 at LC_X14_Y11_N7
--operation mode is arithmetic

X23L25_cout_0 = DB8_safe_q[7] & X24_dffe5a[7] & !X23L22 # !DB8_safe_q[7] & (X24_dffe5a[7] # !X23L22);
X23L25 = CARRY(X23L25_cout_0);

--X23L26 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[7]~125COUT1_147 at LC_X14_Y11_N7
--operation mode is arithmetic

X23L26_cout_1 = DB8_safe_q[7] & X24_dffe5a[7] & !X23L23 # !DB8_safe_q[7] & (X24_dffe5a[7] # !X23L23);
X23L26 = CARRY(X23L26_cout_1);


--GB4L3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|cmp_full_ageb~62 at LC_X15_Y10_N4
--operation mode is normal

GB4L3 = X23_dffe5a[5] & X23_dffe5a[7] & X23_dffe5a[4] & X23_dffe5a[6];


--X19_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[0] at LC_X27_Y2_N0
--operation mode is arithmetic

X19_dffe5a[0]_lut_out = X21_dffe5a[0] $ DB7_safe_q[0];
X19_dffe5a[0] = DFFEAS(X19_dffe5a[0]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--X19L3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[0]~142 at LC_X27_Y2_N0
--operation mode is arithmetic

X19L3_cout_0 = X21_dffe5a[0] # !DB7_safe_q[0];
X19L3 = CARRY(X19L3_cout_0);

--X19L4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[0]~142COUT1_185 at LC_X27_Y2_N0
--operation mode is arithmetic

X19L4_cout_1 = X21_dffe5a[0] # !DB7_safe_q[0];
X19L4 = CARRY(X19L4_cout_1);


--X19_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[1] at LC_X27_Y2_N1
--operation mode is arithmetic

X19_dffe5a[1]_lut_out = X21_dffe5a[1] $ DB7_safe_q[1] $ !X19L3;
X19_dffe5a[1] = DFFEAS(X19_dffe5a[1]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--X19L6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[1]~146 at LC_X27_Y2_N1
--operation mode is arithmetic

X19L6_cout_0 = X21_dffe5a[1] & DB7_safe_q[1] & !X19L3 # !X21_dffe5a[1] & (DB7_safe_q[1] # !X19L3);
X19L6 = CARRY(X19L6_cout_0);

--X19L7 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[1]~146COUT1_187 at LC_X27_Y2_N1
--operation mode is arithmetic

X19L7_cout_1 = X21_dffe5a[1] & DB7_safe_q[1] & !X19L4 # !X21_dffe5a[1] & (DB7_safe_q[1] # !X19L4);
X19L7 = CARRY(X19L7_cout_1);


--FB4_b_one is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_one at LC_X26_Y2_N3
--operation mode is normal

FB4_b_one_lut_out = FB4L1 & FB4_b_non_empty & B1_REQ & !FB4_b_one;
FB4_b_one = DFFEAS(FB4_b_one_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--X19_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[2] at LC_X27_Y2_N2
--operation mode is arithmetic

X19_dffe5a[2]_lut_out = X21_dffe5a[2] $ DB7_safe_q[2] $ X19L6;
X19_dffe5a[2] = DFFEAS(X19_dffe5a[2]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--X19L9 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[2]~150 at LC_X27_Y2_N2
--operation mode is arithmetic

X19L9_cout_0 = X21_dffe5a[2] & (!X19L6 # !DB7_safe_q[2]) # !X21_dffe5a[2] & !DB7_safe_q[2] & !X19L6;
X19L9 = CARRY(X19L9_cout_0);

--X19L10 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[2]~150COUT1_189 at LC_X27_Y2_N2
--operation mode is arithmetic

X19L10_cout_1 = X21_dffe5a[2] & (!X19L7 # !DB7_safe_q[2]) # !X21_dffe5a[2] & !DB7_safe_q[2] & !X19L7;
X19L10 = CARRY(X19L10_cout_1);


--X19_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[3] at LC_X27_Y2_N3
--operation mode is arithmetic

X19_dffe5a[3]_lut_out = X21_dffe5a[3] $ DB7_safe_q[3] $ !X19L9;
X19_dffe5a[3] = DFFEAS(X19_dffe5a[3]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--X19L12 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[3]~154 at LC_X27_Y2_N3
--operation mode is arithmetic

X19L12_cout_0 = X21_dffe5a[3] & DB7_safe_q[3] & !X19L9 # !X21_dffe5a[3] & (DB7_safe_q[3] # !X19L9);
X19L12 = CARRY(X19L12_cout_0);

--X19L13 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[3]~154COUT1_190 at LC_X27_Y2_N3
--operation mode is arithmetic

X19L13_cout_1 = X21_dffe5a[3] & DB7_safe_q[3] & !X19L10 # !X21_dffe5a[3] & (DB7_safe_q[3] # !X19L10);
X19L13 = CARRY(X19L13_cout_1);


--X19_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[4] at LC_X27_Y2_N4
--operation mode is arithmetic

X19_dffe5a[4]_lut_out = DB7_safe_q[4] $ X21_dffe5a[4] $ X19L12;
X19_dffe5a[4] = DFFEAS(X19_dffe5a[4]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--X19L15 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[4]~158 at LC_X27_Y2_N4
--operation mode is arithmetic

X19L15 = X19L16;


--X19_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[5] at LC_X27_Y2_N5
--operation mode is arithmetic

X19_dffe5a[5]_carry_eqn = (!X19L15 & GND) # (X19L15 & VCC);
X19_dffe5a[5]_lut_out = DB7_safe_q[5] $ X21_dffe5a[5] $ !X19_dffe5a[5]_carry_eqn;
X19_dffe5a[5] = DFFEAS(X19_dffe5a[5]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--X19L19 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[5]~162 at LC_X27_Y2_N5
--operation mode is arithmetic

X19L19_cout_0 = DB7_safe_q[5] & (!X19L15 # !X21_dffe5a[5]) # !DB7_safe_q[5] & !X21_dffe5a[5] & !X19L15;
X19L19 = CARRY(X19L19_cout_0);

--X19L20 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[5]~162COUT1_192 at LC_X27_Y2_N5
--operation mode is arithmetic

X19L20_cout_1 = DB7_safe_q[5] & (!X19L15 # !X21_dffe5a[5]) # !DB7_safe_q[5] & !X21_dffe5a[5] & !X19L15;
X19L20 = CARRY(X19L20_cout_1);


--FB4L6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|is_one8~54 at LC_X26_Y2_N8
--operation mode is normal

FB4L6 = !X19_dffe5a[3] & !X19_dffe5a[5] & !X19_dffe5a[2] & !X19_dffe5a[4];


--X19_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[6] at LC_X27_Y2_N6
--operation mode is arithmetic

X19_dffe5a[6]_carry_eqn = (!X19L15 & X19L19) # (X19L15 & X19L20);
X19_dffe5a[6]_lut_out = X21_dffe5a[6] $ DB7_safe_q[6] $ X19_dffe5a[6]_carry_eqn;
X19_dffe5a[6] = DFFEAS(X19_dffe5a[6]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--X19L22 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[6]~166 at LC_X27_Y2_N6
--operation mode is arithmetic

X19L22_cout_0 = X21_dffe5a[6] & (!X19L19 # !DB7_safe_q[6]) # !X21_dffe5a[6] & !DB7_safe_q[6] & !X19L19;
X19L22 = CARRY(X19L22_cout_0);

--X19L23 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[6]~166COUT1_194 at LC_X27_Y2_N6
--operation mode is arithmetic

X19L23_cout_1 = X21_dffe5a[6] & (!X19L20 # !DB7_safe_q[6]) # !X21_dffe5a[6] & !DB7_safe_q[6] & !X19L20;
X19L23 = CARRY(X19L23_cout_1);


--X19_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[7] at LC_X27_Y2_N7
--operation mode is arithmetic

X19_dffe5a[7]_carry_eqn = (!X19L15 & X19L22) # (X19L15 & X19L23);
X19_dffe5a[7]_lut_out = X21_dffe5a[7] $ DB7_safe_q[7] $ !X19_dffe5a[7]_carry_eqn;
X19_dffe5a[7] = DFFEAS(X19_dffe5a[7]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--X19L25 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[7]~170 at LC_X27_Y2_N7
--operation mode is arithmetic

X19L25_cout_0 = X21_dffe5a[7] & DB7_safe_q[7] & !X19L22 # !X21_dffe5a[7] & (DB7_safe_q[7] # !X19L22);
X19L25 = CARRY(X19L25_cout_0);

--X19L26 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[7]~170COUT1_196 at LC_X27_Y2_N7
--operation mode is arithmetic

X19L26_cout_1 = X21_dffe5a[7] & DB7_safe_q[7] & !X19L23 # !X21_dffe5a[7] & (DB7_safe_q[7] # !X19L23);
X19L26 = CARRY(X19L26_cout_1);


--X19_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[8] at LC_X27_Y2_N8
--operation mode is normal

X19_dffe5a[8]_carry_eqn = (!X19L15 & X19L25) # (X19L15 & X19L26);
X19_dffe5a[8]_lut_out = DB7_safe_q[8] $ X21_dffe5a[8] $ X19_dffe5a[8]_carry_eqn;
X19_dffe5a[8] = DFFEAS(X19_dffe5a[8]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--FB4L7 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|is_one8~55 at LC_X26_Y2_N5
--operation mode is normal

FB4L7 = !X19_dffe5a[6] & FB4L6 & !X19_dffe5a[7] & !X19_dffe5a[8];


--FB4L3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty~425 at LC_X26_Y2_N2
--operation mode is normal

FB4L3 = !X19_dffe5a[1] & FB4L7 & (FB4_b_one # !X19_dffe5a[0]);


--FB4L1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|_~76 at LC_X26_Y2_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

FB4_llreq_qfbk = FB4_llreq;
FB4L1 = FB4L7 & (X19_dffe5a[1] & !X19_dffe5a[0] & FB4_llreq_qfbk # !X19_dffe5a[1] & X19_dffe5a[0] & !FB4_llreq_qfbk);

--FB4_llreq is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|llreq at LC_X26_Y2_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

FB4_llreq = DFFEAS(FB4L1, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , W4L1, , , VCC);


--FB4L4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty~426 at LC_X26_Y2_N7
--operation mode is normal

FB4L4 = B1_REQ & FB4L1;


--C1_oCoord_X[0] is VGA_Controller:u1|oCoord_X[0] at LC_X26_Y12_N4
--operation mode is normal

C1_oCoord_X[0]_lut_out = C1_H_Cont[0];
C1_oCoord_X[0] = DFFEAS(C1_oCoord_X[0]_lut_out, GLOBAL(CCD_MCLK), D1_oRST_2, , C1L90, , , , );


--C1_oCoord_X[1] is VGA_Controller:u1|oCoord_X[1] at LC_X26_Y8_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

C1_oCoord_X[1]_lut_out = GND;
C1_oCoord_X[1] = DFFEAS(C1_oCoord_X[1]_lut_out, GLOBAL(CCD_MCLK), D1_oRST_2, , C1L90, C1_H_Cont[1], , , VCC);


--B1_Pre_ADDR[0] is VGA_DATA_REQ:u0|Pre_ADDR[0] at LC_X26_Y8_N3
--operation mode is normal

B1_Pre_ADDR[0]_lut_out = C1_oCoord_X[0];
B1_Pre_ADDR[0] = DFFEAS(B1_Pre_ADDR[0]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_1), , , , , , );


--B1L1 is VGA_DATA_REQ:u0|Equal~93 at LC_X26_Y8_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_Pre_ADDR[1]_qfbk = B1_Pre_ADDR[1];
B1L1 = C1_oCoord_X[1] & B1_Pre_ADDR[1]_qfbk & (C1_oCoord_X[0] $ !B1_Pre_ADDR[0]) # !C1_oCoord_X[1] & !B1_Pre_ADDR[1]_qfbk & (C1_oCoord_X[0] $ !B1_Pre_ADDR[0]);

--B1_Pre_ADDR[1] is VGA_DATA_REQ:u0|Pre_ADDR[1] at LC_X26_Y8_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_Pre_ADDR[1] = DFFEAS(B1L1, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_1), , , C1_oCoord_X[1], , , VCC);


--C1_oCoord_X[9] is VGA_Controller:u1|oCoord_X[9] at LC_X26_Y11_N7
--operation mode is normal

C1_oCoord_X[9]_carry_eqn = (!C1L107 & C1L114) # (C1L107 & C1L115);
C1_oCoord_X[9]_lut_out = C1_H_Cont[9] $ !C1_oCoord_X[9]_carry_eqn;
C1_oCoord_X[9] = DFFEAS(C1_oCoord_X[9]_lut_out, GLOBAL(CCD_MCLK), D1_oRST_2, , C1L90, , , , );


--C1_oCoord_X[7] is VGA_Controller:u1|oCoord_X[7] at LC_X26_Y11_N5
--operation mode is arithmetic

C1_oCoord_X[7]_carry_eqn = (!C1L107 & GND) # (C1L107 & VCC);
C1_oCoord_X[7]_lut_out = C1_H_Cont[7] $ C1_oCoord_X[7]_carry_eqn;
C1_oCoord_X[7] = DFFEAS(C1_oCoord_X[7]_lut_out, GLOBAL(CCD_MCLK), D1_oRST_2, , C1L90, , , , );

--C1L111 is VGA_Controller:u1|oCoord_X[7]~715 at LC_X26_Y11_N5
--operation mode is arithmetic

C1L111_cout_0 = !C1L107 # !C1_H_Cont[7];
C1L111 = CARRY(C1L111_cout_0);

--C1L112 is VGA_Controller:u1|oCoord_X[7]~715COUT1_758 at LC_X26_Y11_N5
--operation mode is arithmetic

C1L112_cout_1 = !C1L107 # !C1_H_Cont[7];
C1L112 = CARRY(C1L112_cout_1);


--B1L2 is VGA_DATA_REQ:u0|Equal~94 at LC_X26_Y8_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_Pre_ADDR[7]_qfbk = B1_Pre_ADDR[7];
B1L2 = B1_Pre_ADDR[7]_qfbk $ C1_oCoord_X[7];

--B1_Pre_ADDR[7] is VGA_DATA_REQ:u0|Pre_ADDR[7] at LC_X26_Y8_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_Pre_ADDR[7] = DFFEAS(B1L2, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_1), , , C1_oCoord_X[7], , , VCC);


--B1L3 is VGA_DATA_REQ:u0|Equal~95 at LC_X26_Y8_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_Pre_ADDR[9]_qfbk = B1_Pre_ADDR[9];
B1L3 = !B1L2 & B1L1 & (C1_oCoord_X[9] $ !B1_Pre_ADDR[9]_qfbk);

--B1_Pre_ADDR[9] is VGA_DATA_REQ:u0|Pre_ADDR[9] at LC_X26_Y8_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_Pre_ADDR[9] = DFFEAS(B1L3, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_1), , , C1_oCoord_X[9], , , VCC);


--C1_oCoord_X[3] is VGA_Controller:u1|oCoord_X[3] at LC_X26_Y11_N1
--operation mode is arithmetic

C1_oCoord_X[3]_lut_out = C1_H_Cont[3] $ (!C1L95);
C1_oCoord_X[3] = DFFEAS(C1_oCoord_X[3]_lut_out, GLOBAL(CCD_MCLK), D1_oRST_2, , C1L90, , , , );

--C1L98 is VGA_Controller:u1|oCoord_X[3]~719 at LC_X26_Y11_N1
--operation mode is arithmetic

C1L98_cout_0 = !C1_H_Cont[3] & (!C1L95);
C1L98 = CARRY(C1L98_cout_0);

--C1L99 is VGA_Controller:u1|oCoord_X[3]~719COUT1_753 at LC_X26_Y11_N1
--operation mode is arithmetic

C1L99_cout_1 = !C1_H_Cont[3] & (!C1L96);
C1L99 = CARRY(C1L99_cout_1);


--C1_oCoord_X[5] is VGA_Controller:u1|oCoord_X[5] at LC_X26_Y11_N3
--operation mode is arithmetic

C1_oCoord_X[5]_lut_out = C1_H_Cont[5] $ !C1L101;
C1_oCoord_X[5] = DFFEAS(C1_oCoord_X[5]_lut_out, GLOBAL(CCD_MCLK), D1_oRST_2, , C1L90, , , , );

--C1L104 is VGA_Controller:u1|oCoord_X[5]~723 at LC_X26_Y11_N3
--operation mode is arithmetic

C1L104_cout_0 = !C1_H_Cont[5] & !C1L101;
C1L104 = CARRY(C1L104_cout_0);

--C1L105 is VGA_Controller:u1|oCoord_X[5]~723COUT1_756 at LC_X26_Y11_N3
--operation mode is arithmetic

C1L105_cout_1 = !C1_H_Cont[5] & !C1L102;
C1L105 = CARRY(C1L105_cout_1);


--B1_Pre_ADDR[3] is VGA_DATA_REQ:u0|Pre_ADDR[3] at LC_X26_Y11_N8
--operation mode is normal

B1_Pre_ADDR[3]_lut_out = C1_oCoord_X[3];
B1_Pre_ADDR[3] = DFFEAS(B1_Pre_ADDR[3]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_1), , , , , , );


--B1L4 is VGA_DATA_REQ:u0|Equal~96 at LC_X26_Y11_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_Pre_ADDR[5]_qfbk = B1_Pre_ADDR[5];
B1L4 = B1_Pre_ADDR[3] & C1_oCoord_X[3] & (C1_oCoord_X[5] $ !B1_Pre_ADDR[5]_qfbk) # !B1_Pre_ADDR[3] & !C1_oCoord_X[3] & (C1_oCoord_X[5] $ !B1_Pre_ADDR[5]_qfbk);

--B1_Pre_ADDR[5] is VGA_DATA_REQ:u0|Pre_ADDR[5] at LC_X26_Y11_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_Pre_ADDR[5] = DFFEAS(B1L4, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_1), , , C1_oCoord_X[5], , , VCC);


--C1_oCoord_X[6] is VGA_Controller:u1|oCoord_X[6] at LC_X26_Y11_N4
--operation mode is arithmetic

C1_oCoord_X[6]_lut_out = C1_H_Cont[6] $ (C1L104);
C1_oCoord_X[6] = DFFEAS(C1_oCoord_X[6]_lut_out, GLOBAL(CCD_MCLK), D1_oRST_2, , C1L90, , , , );

--C1L107 is VGA_Controller:u1|oCoord_X[6]~727 at LC_X26_Y11_N4
--operation mode is arithmetic

C1L107 = C1L108;


--C1_oCoord_X[2] is VGA_Controller:u1|oCoord_X[2] at LC_X26_Y11_N0
--operation mode is arithmetic

C1_oCoord_X[2]_lut_out = !C1_H_Cont[2];
C1_oCoord_X[2] = DFFEAS(C1_oCoord_X[2]_lut_out, GLOBAL(CCD_MCLK), D1_oRST_2, , C1L90, , , , );

--C1L95 is VGA_Controller:u1|oCoord_X[2]~731 at LC_X26_Y11_N0
--operation mode is arithmetic

C1L95_cout_0 = C1_H_Cont[2];
C1L95 = CARRY(C1L95_cout_0);

--C1L96 is VGA_Controller:u1|oCoord_X[2]~731COUT1_751 at LC_X26_Y11_N0
--operation mode is arithmetic

C1L96_cout_1 = C1_H_Cont[2];
C1L96 = CARRY(C1L96_cout_1);


--B1_Pre_ADDR[6] is VGA_DATA_REQ:u0|Pre_ADDR[6] at LC_X28_Y13_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_Pre_ADDR[6]_lut_out = GND;
B1_Pre_ADDR[6] = DFFEAS(B1_Pre_ADDR[6]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_1), , , C1_oCoord_X[6], , , VCC);


--B1L5 is VGA_DATA_REQ:u0|Equal~97 at LC_X26_Y8_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_Pre_ADDR[2]_qfbk = B1_Pre_ADDR[2];
B1L5 = C1_oCoord_X[2] & B1_Pre_ADDR[2]_qfbk & (B1_Pre_ADDR[6] $ !C1_oCoord_X[6]) # !C1_oCoord_X[2] & !B1_Pre_ADDR[2]_qfbk & (B1_Pre_ADDR[6] $ !C1_oCoord_X[6]);

--B1_Pre_ADDR[2] is VGA_DATA_REQ:u0|Pre_ADDR[2] at LC_X26_Y8_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_Pre_ADDR[2] = DFFEAS(B1L5, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_1), , , C1_oCoord_X[2], , , VCC);


--C1_oCoord_X[4] is VGA_Controller:u1|oCoord_X[4] at LC_X26_Y11_N2
--operation mode is arithmetic

C1_oCoord_X[4]_lut_out = C1_H_Cont[4] $ !C1L98;
C1_oCoord_X[4] = DFFEAS(C1_oCoord_X[4]_lut_out, GLOBAL(CCD_MCLK), D1_oRST_2, , C1L90, , , , );

--C1L101 is VGA_Controller:u1|oCoord_X[4]~735 at LC_X26_Y11_N2
--operation mode is arithmetic

C1L101_cout_0 = C1_H_Cont[4] & !C1L98;
C1L101 = CARRY(C1L101_cout_0);

--C1L102 is VGA_Controller:u1|oCoord_X[4]~735COUT1_755 at LC_X26_Y11_N2
--operation mode is arithmetic

C1L102_cout_1 = C1_H_Cont[4] & !C1L99;
C1L102 = CARRY(C1L102_cout_1);


--C1_oCoord_X[8] is VGA_Controller:u1|oCoord_X[8] at LC_X26_Y11_N6
--operation mode is arithmetic

C1_oCoord_X[8]_carry_eqn = (!C1L107 & C1L111) # (C1L107 & C1L112);
C1_oCoord_X[8]_lut_out = C1_H_Cont[8] $ C1_oCoord_X[8]_carry_eqn;
C1_oCoord_X[8] = DFFEAS(C1_oCoord_X[8]_lut_out, GLOBAL(CCD_MCLK), D1_oRST_2, , C1L90, , , , );

--C1L114 is VGA_Controller:u1|oCoord_X[8]~739 at LC_X26_Y11_N6
--operation mode is arithmetic

C1L114_cout_0 = C1_H_Cont[8] # !C1L111;
C1L114 = CARRY(C1L114_cout_0);

--C1L115 is VGA_Controller:u1|oCoord_X[8]~739COUT1_760 at LC_X26_Y11_N6
--operation mode is arithmetic

C1L115_cout_1 = C1_H_Cont[8] # !C1L112;
C1L115 = CARRY(C1L115_cout_1);


--B1_Pre_ADDR[4] is VGA_DATA_REQ:u0|Pre_ADDR[4] at LC_X28_Y7_N2
--operation mode is normal

B1_Pre_ADDR[4]_lut_out = C1_oCoord_X[4];
B1_Pre_ADDR[4] = DFFEAS(B1_Pre_ADDR[4]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_1), , , , , , );


--B1L6 is VGA_DATA_REQ:u0|Equal~98 at LC_X26_Y8_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_Pre_ADDR[8]_qfbk = B1_Pre_ADDR[8];
B1L6 = B1_Pre_ADDR[4] & C1_oCoord_X[4] & (C1_oCoord_X[8] $ !B1_Pre_ADDR[8]_qfbk) # !B1_Pre_ADDR[4] & !C1_oCoord_X[4] & (C1_oCoord_X[8] $ !B1_Pre_ADDR[8]_qfbk);

--B1_Pre_ADDR[8] is VGA_DATA_REQ:u0|Pre_ADDR[8] at LC_X26_Y8_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

B1_Pre_ADDR[8] = DFFEAS(B1L6, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_1), , , C1_oCoord_X[8], , , VCC);


--EB8_parity is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|parity at LC_X16_Y3_N0
--operation mode is arithmetic

EB8_parity_lut_out = EB8_parity $ W4L2;
EB8_parity = DFFEAS(EB8_parity_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--EB8L26 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|parity~COUT at LC_X16_Y3_N0
--operation mode is arithmetic

EB8L26_cout_0 = EB8_parity & W4L2;
EB8L26 = CARRY(EB8L26_cout_0);

--EB8L27 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|parity~COUTCOUT1_14 at LC_X16_Y3_N0
--operation mode is arithmetic

EB8L27_cout_1 = EB8_parity & W4L2;
EB8L27 = CARRY(EB8L27_cout_1);


--EB7_parity is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|parity at LC_X15_Y4_N0
--operation mode is arithmetic

EB7_parity_lut_out = W4L1 $ EB7_parity;
EB7_parity = DFFEAS(EB7_parity_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--EB7L26 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|parity~COUT at LC_X15_Y4_N0
--operation mode is arithmetic

EB7L26_cout_0 = W4L1 & EB7_parity;
EB7L26 = CARRY(EB7L26_cout_0);

--EB7L27 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|parity~COUTCOUT1_3 at LC_X15_Y4_N0
--operation mode is arithmetic

EB7L27_cout_1 = W4L1 & EB7_parity;
EB7L27 = CARRY(EB7L27_cout_1);


--X17_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[7] at LC_X15_Y14_N7
--operation mode is arithmetic

X17_dffe5a[7]_carry_eqn = (!X17L15 & X17L22) # (X17L15 & X17L23);
X17_dffe5a[7]_lut_out = DB6_safe_q[7] $ X18_dffe5a[7] $ !X17_dffe5a[7]_carry_eqn;
X17_dffe5a[7] = DFFEAS(X17_dffe5a[7]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--X17L25 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[7]~108 at LC_X15_Y14_N7
--operation mode is arithmetic

X17L25_cout_0 = DB6_safe_q[7] & X18_dffe5a[7] & !X17L22 # !DB6_safe_q[7] & (X18_dffe5a[7] # !X17L22);
X17L25 = CARRY(X17L25_cout_0);

--X17L26 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[7]~108COUT1_158 at LC_X15_Y14_N7
--operation mode is arithmetic

X17L26_cout_1 = DB6_safe_q[7] & X18_dffe5a[7] & !X17L23 # !DB6_safe_q[7] & (X18_dffe5a[7] # !X17L23);
X17L26 = CARRY(X17L26_cout_1);


--X17_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[2] at LC_X15_Y14_N2
--operation mode is arithmetic

X17_dffe5a[2]_lut_out = DB6_safe_q[2] $ X18_dffe5a[2] $ X17L6;
X17_dffe5a[2] = DFFEAS(X17_dffe5a[2]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--X17L9 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[2]~112 at LC_X15_Y14_N2
--operation mode is arithmetic

X17L9_cout_0 = DB6_safe_q[2] & (!X17L6 # !X18_dffe5a[2]) # !DB6_safe_q[2] & !X18_dffe5a[2] & !X17L6;
X17L9 = CARRY(X17L9_cout_0);

--X17L10 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[2]~112COUT1_151 at LC_X15_Y14_N2
--operation mode is arithmetic

X17L10_cout_1 = DB6_safe_q[2] & (!X17L7 # !X18_dffe5a[2]) # !DB6_safe_q[2] & !X18_dffe5a[2] & !X17L7;
X17L10 = CARRY(X17L10_cout_1);


--X17_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[0] at LC_X15_Y14_N0
--operation mode is arithmetic

X17_dffe5a[0]_lut_out = X18_dffe5a[0] $ DB6_safe_q[0];
X17_dffe5a[0] = DFFEAS(X17_dffe5a[0]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--X17L3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[0]~116 at LC_X15_Y14_N0
--operation mode is arithmetic

X17L3_cout_0 = DB6_safe_q[0] # !X18_dffe5a[0];
X17L3 = CARRY(X17L3_cout_0);

--X17L4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[0]~116COUT1_147 at LC_X15_Y14_N0
--operation mode is arithmetic

X17L4_cout_1 = DB6_safe_q[0] # !X18_dffe5a[0];
X17L4 = CARRY(X17L4_cout_1);


--X17_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[1] at LC_X15_Y14_N1
--operation mode is arithmetic

X17_dffe5a[1]_lut_out = X18_dffe5a[1] $ DB6_safe_q[1] $ !X17L3;
X17_dffe5a[1] = DFFEAS(X17_dffe5a[1]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--X17L6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[1]~120 at LC_X15_Y14_N1
--operation mode is arithmetic

X17L6_cout_0 = X18_dffe5a[1] & (!X17L3 # !DB6_safe_q[1]) # !X18_dffe5a[1] & !DB6_safe_q[1] & !X17L3;
X17L6 = CARRY(X17L6_cout_0);

--X17L7 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[1]~120COUT1_149 at LC_X15_Y14_N1
--operation mode is arithmetic

X17L7_cout_1 = X18_dffe5a[1] & (!X17L4 # !DB6_safe_q[1]) # !X18_dffe5a[1] & !DB6_safe_q[1] & !X17L4;
X17L7 = CARRY(X17L7_cout_1);


--GB3L2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|cmp_full_ageb~61 at LC_X15_Y13_N4
--operation mode is normal

GB3L2 = X17_dffe5a[8] & X17_dffe5a[2] & (X17_dffe5a[0] # X17_dffe5a[1]);


--X17_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[3] at LC_X15_Y14_N3
--operation mode is arithmetic

X17_dffe5a[3]_lut_out = DB6_safe_q[3] $ X18_dffe5a[3] $ !X17L9;
X17_dffe5a[3] = DFFEAS(X17_dffe5a[3]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--X17L12 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[3]~124 at LC_X15_Y14_N3
--operation mode is arithmetic

X17L12_cout_0 = DB6_safe_q[3] & X18_dffe5a[3] & !X17L9 # !DB6_safe_q[3] & (X18_dffe5a[3] # !X17L9);
X17L12 = CARRY(X17L12_cout_0);

--X17L13 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[3]~124COUT1_152 at LC_X15_Y14_N3
--operation mode is arithmetic

X17L13_cout_1 = DB6_safe_q[3] & X18_dffe5a[3] & !X17L10 # !DB6_safe_q[3] & (X18_dffe5a[3] # !X17L10);
X17L13 = CARRY(X17L13_cout_1);


--X17_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[4] at LC_X15_Y14_N4
--operation mode is arithmetic

X17_dffe5a[4]_lut_out = X18_dffe5a[4] $ DB6_safe_q[4] $ X17L12;
X17_dffe5a[4] = DFFEAS(X17_dffe5a[4]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--X17L15 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[4]~128 at LC_X15_Y14_N4
--operation mode is arithmetic

X17L15 = X17L16;


--X17_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[5] at LC_X15_Y14_N5
--operation mode is arithmetic

X17_dffe5a[5]_carry_eqn = (!X17L15 & GND) # (X17L15 & VCC);
X17_dffe5a[5]_lut_out = X18_dffe5a[5] $ DB6_safe_q[5] $ !X17_dffe5a[5]_carry_eqn;
X17_dffe5a[5] = DFFEAS(X17_dffe5a[5]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--X17L19 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[5]~132 at LC_X15_Y14_N5
--operation mode is arithmetic

X17L19_cout_0 = X18_dffe5a[5] & (!X17L15 # !DB6_safe_q[5]) # !X18_dffe5a[5] & !DB6_safe_q[5] & !X17L15;
X17L19 = CARRY(X17L19_cout_0);

--X17L20 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[5]~132COUT1_154 at LC_X15_Y14_N5
--operation mode is arithmetic

X17L20_cout_1 = X18_dffe5a[5] & (!X17L15 # !DB6_safe_q[5]) # !X18_dffe5a[5] & !DB6_safe_q[5] & !X17L15;
X17L20 = CARRY(X17L20_cout_1);


--X17_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[6] at LC_X15_Y14_N6
--operation mode is arithmetic

X17_dffe5a[6]_carry_eqn = (!X17L15 & X17L19) # (X17L15 & X17L20);
X17_dffe5a[6]_lut_out = DB6_safe_q[6] $ X18_dffe5a[6] $ X17_dffe5a[6]_carry_eqn;
X17_dffe5a[6] = DFFEAS(X17_dffe5a[6]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--X17L22 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[6]~136 at LC_X15_Y14_N6
--operation mode is arithmetic

X17L22_cout_0 = DB6_safe_q[6] & (!X17L19 # !X18_dffe5a[6]) # !DB6_safe_q[6] & !X18_dffe5a[6] & !X17L19;
X17L22 = CARRY(X17L22_cout_0);

--X17L23 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[6]~136COUT1_156 at LC_X15_Y14_N6
--operation mode is arithmetic

X17L23_cout_1 = DB6_safe_q[6] & (!X17L20 # !X18_dffe5a[6]) # !DB6_safe_q[6] & !X18_dffe5a[6] & !X17L20;
X17L23 = CARRY(X17L23_cout_1);


--GB3L3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|cmp_full_ageb~62 at LC_X15_Y13_N2
--operation mode is normal

GB3L3 = X17_dffe5a[4] & X17_dffe5a[6] & X17_dffe5a[5] & X17_dffe5a[3];


--X13_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[0] at LC_X20_Y2_N0
--operation mode is arithmetic

X13_dffe5a[0]_lut_out = X15_dffe5a[0] $ DB5_safe_q[0];
X13_dffe5a[0] = DFFEAS(X13_dffe5a[0]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--X13L3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[0]~142 at LC_X20_Y2_N0
--operation mode is arithmetic

X13L3_cout_0 = X15_dffe5a[0] # !DB5_safe_q[0];
X13L3 = CARRY(X13L3_cout_0);

--X13L4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[0]~142COUT1_185 at LC_X20_Y2_N0
--operation mode is arithmetic

X13L4_cout_1 = X15_dffe5a[0] # !DB5_safe_q[0];
X13L4 = CARRY(X13L4_cout_1);


--X13_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[1] at LC_X20_Y2_N1
--operation mode is arithmetic

X13_dffe5a[1]_lut_out = DB5_safe_q[1] $ X15_dffe5a[1] $ !X13L3;
X13_dffe5a[1] = DFFEAS(X13_dffe5a[1]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--X13L6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[1]~146 at LC_X20_Y2_N1
--operation mode is arithmetic

X13L6_cout_0 = DB5_safe_q[1] & (!X13L3 # !X15_dffe5a[1]) # !DB5_safe_q[1] & !X15_dffe5a[1] & !X13L3;
X13L6 = CARRY(X13L6_cout_0);

--X13L7 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[1]~146COUT1_187 at LC_X20_Y2_N1
--operation mode is arithmetic

X13L7_cout_1 = DB5_safe_q[1] & (!X13L4 # !X15_dffe5a[1]) # !DB5_safe_q[1] & !X15_dffe5a[1] & !X13L4;
X13L7 = CARRY(X13L7_cout_1);


--FB3_b_one is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_one at LC_X26_Y2_N9
--operation mode is normal

FB3_b_one_lut_out = !FB3_b_one & FB3_b_non_empty & FB3L1 & B1_REQ;
FB3_b_one = DFFEAS(FB3_b_one_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--X13_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[2] at LC_X20_Y2_N2
--operation mode is arithmetic

X13_dffe5a[2]_lut_out = DB5_safe_q[2] $ X15_dffe5a[2] $ X13L6;
X13_dffe5a[2] = DFFEAS(X13_dffe5a[2]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--X13L9 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[2]~150 at LC_X20_Y2_N2
--operation mode is arithmetic

X13L9_cout_0 = DB5_safe_q[2] & X15_dffe5a[2] & !X13L6 # !DB5_safe_q[2] & (X15_dffe5a[2] # !X13L6);
X13L9 = CARRY(X13L9_cout_0);

--X13L10 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[2]~150COUT1_189 at LC_X20_Y2_N2
--operation mode is arithmetic

X13L10_cout_1 = DB5_safe_q[2] & X15_dffe5a[2] & !X13L7 # !DB5_safe_q[2] & (X15_dffe5a[2] # !X13L7);
X13L10 = CARRY(X13L10_cout_1);


--X13_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[3] at LC_X20_Y2_N3
--operation mode is arithmetic

X13_dffe5a[3]_lut_out = DB5_safe_q[3] $ X15_dffe5a[3] $ !X13L9;
X13_dffe5a[3] = DFFEAS(X13_dffe5a[3]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--X13L12 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[3]~154 at LC_X20_Y2_N3
--operation mode is arithmetic

X13L12_cout_0 = DB5_safe_q[3] & (!X13L9 # !X15_dffe5a[3]) # !DB5_safe_q[3] & !X15_dffe5a[3] & !X13L9;
X13L12 = CARRY(X13L12_cout_0);

--X13L13 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[3]~154COUT1_190 at LC_X20_Y2_N3
--operation mode is arithmetic

X13L13_cout_1 = DB5_safe_q[3] & (!X13L10 # !X15_dffe5a[3]) # !DB5_safe_q[3] & !X15_dffe5a[3] & !X13L10;
X13L13 = CARRY(X13L13_cout_1);


--X13_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[4] at LC_X20_Y2_N4
--operation mode is arithmetic

X13_dffe5a[4]_lut_out = X15_dffe5a[4] $ DB5_safe_q[4] $ X13L12;
X13_dffe5a[4] = DFFEAS(X13_dffe5a[4]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--X13L15 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[4]~158 at LC_X20_Y2_N4
--operation mode is arithmetic

X13L15 = X13L16;


--X13_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[5] at LC_X20_Y2_N5
--operation mode is arithmetic

X13_dffe5a[5]_carry_eqn = (!X13L15 & GND) # (X13L15 & VCC);
X13_dffe5a[5]_lut_out = X15_dffe5a[5] $ DB5_safe_q[5] $ !X13_dffe5a[5]_carry_eqn;
X13_dffe5a[5] = DFFEAS(X13_dffe5a[5]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--X13L19 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[5]~162 at LC_X20_Y2_N5
--operation mode is arithmetic

X13L19_cout_0 = X15_dffe5a[5] & DB5_safe_q[5] & !X13L15 # !X15_dffe5a[5] & (DB5_safe_q[5] # !X13L15);
X13L19 = CARRY(X13L19_cout_0);

--X13L20 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[5]~162COUT1_192 at LC_X20_Y2_N5
--operation mode is arithmetic

X13L20_cout_1 = X15_dffe5a[5] & DB5_safe_q[5] & !X13L15 # !X15_dffe5a[5] & (DB5_safe_q[5] # !X13L15);
X13L20 = CARRY(X13L20_cout_1);


--FB3L6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|is_one8~54 at LC_X20_Y2_N9
--operation mode is normal

FB3L6 = !X13_dffe5a[2] & !X13_dffe5a[5] & !X13_dffe5a[4] & !X13_dffe5a[3];


--X13_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[6] at LC_X20_Y2_N6
--operation mode is arithmetic

X13_dffe5a[6]_carry_eqn = (!X13L15 & X13L19) # (X13L15 & X13L20);
X13_dffe5a[6]_lut_out = DB5_safe_q[6] $ X15_dffe5a[6] $ X13_dffe5a[6]_carry_eqn;
X13_dffe5a[6] = DFFEAS(X13_dffe5a[6]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--X13L22 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[6]~166 at LC_X20_Y2_N6
--operation mode is arithmetic

X13L22_cout_0 = DB5_safe_q[6] & X15_dffe5a[6] & !X13L19 # !DB5_safe_q[6] & (X15_dffe5a[6] # !X13L19);
X13L22 = CARRY(X13L22_cout_0);

--X13L23 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[6]~166COUT1_194 at LC_X20_Y2_N6
--operation mode is arithmetic

X13L23_cout_1 = DB5_safe_q[6] & X15_dffe5a[6] & !X13L20 # !DB5_safe_q[6] & (X15_dffe5a[6] # !X13L20);
X13L23 = CARRY(X13L23_cout_1);


--X13_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[7] at LC_X20_Y2_N7
--operation mode is arithmetic

X13_dffe5a[7]_carry_eqn = (!X13L15 & X13L22) # (X13L15 & X13L23);
X13_dffe5a[7]_lut_out = DB5_safe_q[7] $ X15_dffe5a[7] $ !X13_dffe5a[7]_carry_eqn;
X13_dffe5a[7] = DFFEAS(X13_dffe5a[7]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--X13L25 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[7]~170 at LC_X20_Y2_N7
--operation mode is arithmetic

X13L25_cout_0 = DB5_safe_q[7] & (!X13L22 # !X15_dffe5a[7]) # !DB5_safe_q[7] & !X15_dffe5a[7] & !X13L22;
X13L25 = CARRY(X13L25_cout_0);

--X13L26 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[7]~170COUT1_196 at LC_X20_Y2_N7
--operation mode is arithmetic

X13L26_cout_1 = DB5_safe_q[7] & (!X13L23 # !X15_dffe5a[7]) # !DB5_safe_q[7] & !X15_dffe5a[7] & !X13L23;
X13L26 = CARRY(X13L26_cout_1);


--X13_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[8] at LC_X20_Y2_N8
--operation mode is normal

X13_dffe5a[8]_carry_eqn = (!X13L15 & X13L25) # (X13L15 & X13L26);
X13_dffe5a[8]_lut_out = X15_dffe5a[8] $ X13_dffe5a[8]_carry_eqn $ DB5_safe_q[8];
X13_dffe5a[8] = DFFEAS(X13_dffe5a[8]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--FB3L7 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|is_one8~55 at LC_X26_Y2_N1
--operation mode is normal

FB3L7 = !X13_dffe5a[6] & !X13_dffe5a[8] & FB3L6 & !X13_dffe5a[7];


--FB3L3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty~414 at LC_X25_Y2_N2
--operation mode is normal

FB3L3 = !X13_dffe5a[1] & FB3L7 & (FB3_b_one # !X13_dffe5a[0]);


--FB3L1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|_~76 at LC_X26_Y2_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

FB3_llreq_qfbk = FB3_llreq;
FB3L1 = FB3L7 & (X13_dffe5a[0] & !FB3_llreq_qfbk & !X13_dffe5a[1] # !X13_dffe5a[0] & FB3_llreq_qfbk & X13_dffe5a[1]);

--FB3_llreq is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|llreq at LC_X26_Y2_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

FB3_llreq = DFFEAS(FB3L1, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , W3L1, , , VCC);


--FB3L4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty~415 at LC_X25_Y2_N5
--operation mode is normal

FB3L4 = B1_REQ & FB3L1;


--EB6_parity is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|parity at LC_X16_Y7_N0
--operation mode is arithmetic

EB6_parity_lut_out = W3L2 $ EB6_parity;
EB6_parity = DFFEAS(EB6_parity_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--EB6L26 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|parity~COUT at LC_X16_Y7_N0
--operation mode is arithmetic

EB6L26_cout_0 = W3L2 & EB6_parity;
EB6L26 = CARRY(EB6L26_cout_0);

--EB6L27 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|parity~COUTCOUT1_14 at LC_X16_Y7_N0
--operation mode is arithmetic

EB6L27_cout_1 = W3L2 & EB6_parity;
EB6L27 = CARRY(EB6L27_cout_1);


--EB5_parity is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|parity at LC_X21_Y12_N0
--operation mode is arithmetic

EB5_parity_lut_out = EB5_parity $ W3L1;
EB5_parity = DFFEAS(EB5_parity_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--EB5L26 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|parity~COUT at LC_X21_Y12_N0
--operation mode is arithmetic

EB5L26_cout_0 = EB5_parity & W3L1;
EB5L26 = CARRY(EB5L26_cout_0);

--EB5L27 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|parity~COUTCOUT1_3 at LC_X21_Y12_N0
--operation mode is arithmetic

EB5L27_cout_1 = EB5_parity & W3L1;
EB5L27 = CARRY(EB5L27_cout_1);


--G1L433 is Sdram_Control_4Port:u6|mWR_DONE~103 at LC_X15_Y9_N6
--operation mode is normal

G1L433 = G1L205Q & (G1L435Q # G1L434Q);

--G1L434Q is Sdram_Control_4Port:u6|mWR_DONE~104 at LC_X15_Y9_N6
--operation mode is normal

G1L434Q = DFFEAS(G1L433, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L186Q is Sdram_Control_4Port:u6|WR_MASK[0]~171 at LC_X15_Y9_N5
--operation mode is normal

G1L186Q_lut_out = G1L433 # !G1L415 & G1L33 & !G1L192;
G1L186Q = DFFEAS(G1L186Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--Q1_CM_ACK is Sdram_Control_4Port:u6|command:command1|CM_ACK at LC_X10_Y6_N3
--operation mode is normal

Q1_CM_ACK_lut_out = R1_REF_REQ & (Q1_do_refresh & (Q1_CM_ACK) # !Q1_do_refresh & Q1L34) # !R1_REF_REQ & Q1L34;
Q1_CM_ACK = DFFEAS(Q1_CM_ACK_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--Q1L31 is Sdram_Control_4Port:u6|command:command1|always0~91 at LC_X11_Y9_N4
--operation mode is normal

Q1L31 = !Q1_do_reada & !Q1_do_refresh & !Q1_do_writea;


--Q1_rp_done is Sdram_Control_4Port:u6|command:command1|rp_done at LC_X10_Y8_N4
--operation mode is normal

Q1_rp_done_lut_out = !R1_INIT_REQ & (Q1_rp_shift[0] # Q1_command_done & !Q1_command_delay[0]);
Q1_rp_done = DFFEAS(Q1_rp_done_lut_out, GLOBAL(LB1__clk0), VCC, , Q1L63, , , , );


--Q1_command_done is Sdram_Control_4Port:u6|command:command1|command_done at LC_X10_Y8_N1
--operation mode is normal

Q1_command_done_lut_out = !R1_INIT_REQ & (Q1_command_delay[0] # !Q1L8 # !Q1L31);
Q1_command_done = DFFEAS(Q1_command_done_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--Q1L32 is Sdram_Control_4Port:u6|command:command1|always0~92 at LC_X10_Y6_N1
--operation mode is normal

Q1L32 = !Q1_command_done & !Q1_rp_done;


--R1_REF_REQ is Sdram_Control_4Port:u6|control_interface:control1|REF_REQ at LC_X10_Y6_N0
--operation mode is normal

R1_REF_REQ_lut_out = R1L6 # !R1_INIT_REQ & R1_REF_REQ & !Q1_REF_ACK;
R1_REF_REQ = DFFEAS(R1_REF_REQ_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--R1_REFRESH is Sdram_Control_4Port:u6|control_interface:control1|REFRESH at LC_X10_Y17_N4
--operation mode is normal

R1_REFRESH_lut_out = R1L10 & !R1L18 & R1L50;
R1_REFRESH = DFFEAS(R1_REFRESH_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--Q1_do_refresh is Sdram_Control_4Port:u6|command:command1|do_refresh at LC_X10_Y6_N4
--operation mode is normal

Q1_do_refresh_lut_out = Q1L32 & Q1L31 & (R1_REF_REQ # R1_REFRESH);
Q1_do_refresh = DFFEAS(Q1_do_refresh_lut_out, GLOBAL(LB1__clk0), VCC, , , , , R1_INIT_REQ, );


--R1_PRECHARGE is Sdram_Control_4Port:u6|control_interface:control1|PRECHARGE at LC_X10_Y16_N7
--operation mode is normal

R1_PRECHARGE_lut_out = R1L10 & R1L24 & R1L25 & !R1L148;
R1_PRECHARGE = DFFEAS(R1_PRECHARGE_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--R1_LOAD_MODE is Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE at LC_X10_Y17_N9
--operation mode is normal

R1_LOAD_MODE_lut_out = R1L13 & R1L10 & !R1L18 & !R1L50;
R1_LOAD_MODE = DFFEAS(R1_LOAD_MODE_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--Q1L69 is Sdram_Control_4Port:u6|command:command1|rw_flag~23 at LC_X13_Y8_N2
--operation mode is normal

Q1L69 = Q1_do_load_mode # Q1_do_writea # Q1_do_precharge # Q1_do_refresh;


--Q1_rw_shift[0] is Sdram_Control_4Port:u6|command:command1|rw_shift[0] at LC_X13_Y8_N3
--operation mode is normal

Q1_rw_shift[0]_lut_out = !Q1_do_writea & !Q1_do_reada & Q1_rw_shift[1];
Q1_rw_shift[0] = DFFEAS(Q1_rw_shift[0]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--R1_WRITEA is Sdram_Control_4Port:u6|control_interface:control1|WRITEA at LC_X11_Y9_N5
--operation mode is normal

R1_WRITEA_lut_out = G1L19 & !G1L10;
R1_WRITEA = DFFEAS(R1_WRITEA_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--Q1L53 is Sdram_Control_4Port:u6|command:command1|do_writea~55 at LC_X10_Y6_N6
--operation mode is normal

Q1L53 = !Q1_rp_done & !Q1_command_done & !R1_REF_REQ;


--R1_READA is Sdram_Control_4Port:u6|control_interface:control1|READA at LC_X11_Y9_N1
--operation mode is normal

R1_READA_lut_out = !G1L19 & G1L10;
R1_READA = DFFEAS(R1_READA_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--Q1L59 is Sdram_Control_4Port:u6|command:command1|oe4~39 at LC_X15_Y8_N7
--operation mode is normal

Q1L59 = !Q1_do_precharge & !Q1_do_reada & Q1_oe4 & !Q1_do_refresh;


--G1L370Q is Sdram_Control_4Port:u6|mADDR[22]~424 at LC_X24_Y8_N2
--operation mode is normal

G1L370Q_lut_out = G1L365 & (G1L372 & G1L650Q # !G1L372 & (G1_rRD1_ADDR[22])) # !G1L365 & (G1L372);
G1L370Q = DFFEAS(G1L370Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L356Q is Sdram_Control_4Port:u6|mADDR[20]~426 at LC_X24_Y8_N9
--operation mode is normal

G1L356Q_lut_out = G1L365 & (G1L373 & (G1L640Q) # !G1L373 & G1_rRD1_ADDR[20]) # !G1L365 & (G1L373);
G1L356Q = DFFEAS(G1L356Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L362Q is Sdram_Control_4Port:u6|mADDR[21]~428 at LC_X24_Y8_N1
--operation mode is normal

G1L362Q_lut_out = G1L416 & (G1L374) # !G1L416 & (G1L374 & G1L646Q # !G1L374 & (G1L725Q));
G1L362Q = DFFEAS(G1L362Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L284Q is Sdram_Control_4Port:u6|mADDR[8]~430 at LC_X25_Y9_N0
--operation mode is normal

G1L284Q_lut_out = G1L365 & (G1L375 & (G1L567Q) # !G1L375 & G1_rRD1_ADDR[8]) # !G1L365 & (G1L375);
G1L284Q = DFFEAS(G1L284Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L290Q is Sdram_Control_4Port:u6|mADDR[9]~432 at LC_X22_Y9_N6
--operation mode is normal

G1L290Q_lut_out = G1L416 & (G1L376) # !G1L416 & (G1L376 & (G1L572Q) # !G1L376 & G1L669Q);
G1L290Q = DFFEAS(G1L290Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L296Q is Sdram_Control_4Port:u6|mADDR[10]~434 at LC_X22_Y9_N4
--operation mode is normal

G1L296Q_lut_out = G1L377 & (G1L582Q # !G1L365) # !G1L377 & G1_rRD1_ADDR[10] & (G1L365);
G1L296Q = DFFEAS(G1L296Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L302Q is Sdram_Control_4Port:u6|mADDR[11]~436 at LC_X22_Y8_N5
--operation mode is normal

G1L302Q_lut_out = G1L378 & (G1L588Q # G1L416) # !G1L378 & (G1L679Q & !G1L416);
G1L302Q = DFFEAS(G1L302Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L308Q is Sdram_Control_4Port:u6|mADDR[12]~438 at LC_X22_Y8_N0
--operation mode is normal

G1L308Q_lut_out = G1L365 & (G1L379 & G1L594Q # !G1L379 & (G1_rRD1_ADDR[12])) # !G1L365 & (G1L379);
G1L308Q = DFFEAS(G1L308Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L314Q is Sdram_Control_4Port:u6|mADDR[13]~440 at LC_X15_Y8_N0
--operation mode is normal

G1L314Q_lut_out = G1L416 & (G1L380) # !G1L416 & (G1L380 & G1L600Q # !G1L380 & (G1L689Q));
G1L314Q = DFFEAS(G1L314Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L320Q is Sdram_Control_4Port:u6|mADDR[14]~442 at LC_X24_Y9_N7
--operation mode is normal

G1L320Q_lut_out = G1L365 & (G1L381 & G1L605Q # !G1L381 & (G1_rRD1_ADDR[14])) # !G1L365 & (G1L381);
G1L320Q = DFFEAS(G1L320Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L326Q is Sdram_Control_4Port:u6|mADDR[15]~444 at LC_X24_Y9_N9
--operation mode is normal

G1L326Q_lut_out = G1L416 & (G1L382) # !G1L416 & (G1L382 & G1L611Q # !G1L382 & (G1L699Q));
G1L326Q = DFFEAS(G1L326Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L332Q is Sdram_Control_4Port:u6|mADDR[16]~446 at LC_X24_Y9_N2
--operation mode is normal

G1L332Q_lut_out = G1L365 & (G1L383 & G1L617Q # !G1L383 & (G1_rRD1_ADDR[16])) # !G1L365 & (G1L383);
G1L332Q = DFFEAS(G1L332Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L338Q is Sdram_Control_4Port:u6|mADDR[17]~448 at LC_X24_Y9_N6
--operation mode is normal

G1L338Q_lut_out = G1L384 & (G1L623Q # G1L416) # !G1L384 & (G1L709Q & !G1L416);
G1L338Q = DFFEAS(G1L338Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L344Q is Sdram_Control_4Port:u6|mADDR[18]~450 at LC_X25_Y8_N8
--operation mode is normal

G1L344Q_lut_out = G1L365 & (G1L385 & G1L629Q # !G1L385 & (G1_rRD1_ADDR[18])) # !G1L365 & (G1L385);
G1L344Q = DFFEAS(G1L344Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L350Q is Sdram_Control_4Port:u6|mADDR[19]~452 at LC_X24_Y8_N5
--operation mode is normal

G1L350Q_lut_out = G1L416 & (G1L386) # !G1L416 & (G1L386 & (G1L634Q) # !G1L386 & G1L719Q);
G1L350Q = DFFEAS(G1L350Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--F1_mDVAL is RAW2RGB:u4|mDVAL at LC_X19_Y12_N0
--operation mode is normal

F1_mDVAL_lut_out = !E1_X_Cont[0] & !E1_Y_Cont[0] & E1_mCCD_FVAL & E1_mCCD_LVAL;
F1_mDVAL = DFFEAS(F1_mDVAL_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );


--GB1_b_full is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|b_full at LC_X19_Y12_N2
--operation mode is normal

GB1_b_full_lut_out = GB1L2 & GB1L3 & (X4_dffe5a[8]);
GB1_b_full = DFFEAS(GB1_b_full_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--W1_valid_wreq is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|valid_wreq at LC_X19_Y12_N4
--operation mode is normal

W1_valid_wreq = !GB1_b_full & F1_mDVAL;


--FB1L6Q is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty~433 at LC_X15_Y12_N9
--operation mode is normal

FB1L6Q_lut_out = FB1L6Q & (FB1L3 & FB1_b_one # !FB1L4) # !FB1L6Q & FB1L3;
FB1L6Q = DFFEAS(FB1L6Q_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--G1L45Q is Sdram_Control_4Port:u6|IN_REQ~148 at LC_X15_Y9_N7
--operation mode is normal

G1L45Q_lut_out = G1L204 & (G1L41 # G1L45Q & !G1L42) # !G1L204 & (G1L45Q);
G1L45Q = DFFEAS(G1L45Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--W1L1 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|valid_rreq~12 at LC_X15_Y9_N2
--operation mode is normal

W1L1 = G1L45Q & (FB1L6Q & G1L184);


--F1_mCCD_B[0] is RAW2RGB:u4|mCCD_B[0] at LC_X19_Y16_N2
--operation mode is normal

F1_mCCD_B[0]_lut_out = E1_Y_Cont[0] & (F1L32 & (F1_mDATAd_0[0]) # !F1L32 & N1_q_b[10]) # !E1_Y_Cont[0] & (F1L32);
F1_mCCD_B[0] = DFFEAS(F1_mCCD_B[0]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );


--EB2_power_modified_counter_values[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[0] at LC_X16_Y13_N1
--operation mode is arithmetic

EB2_power_modified_counter_values[0]_lut_out = EB2_power_modified_counter_values[0] $ (W1_valid_wreq & !EB2L26);
EB2_power_modified_counter_values[0] = DFFEAS(EB2_power_modified_counter_values[0]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--EB2L2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera0~COUT at LC_X16_Y13_N1
--operation mode is arithmetic

EB2L2_cout_0 = !EB2L26 # !W1_valid_wreq;
EB2L2 = CARRY(EB2L2_cout_0);

--EB2L3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera0~COUTCOUT1_3 at LC_X16_Y13_N1
--operation mode is arithmetic

EB2L3_cout_1 = !EB2L27 # !W1_valid_wreq;
EB2L3 = CARRY(EB2L3_cout_1);


--EB2_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[1] at LC_X16_Y13_N2
--operation mode is arithmetic

EB2_power_modified_counter_values[1]_lut_out = EB2_power_modified_counter_values[1] $ (EB2_power_modified_counter_values[0] & !EB2L2);
EB2_power_modified_counter_values[1] = DFFEAS(EB2_power_modified_counter_values[1]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--EB2L5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera1~COUT at LC_X16_Y13_N2
--operation mode is arithmetic

EB2L5_cout_0 = !EB2_power_modified_counter_values[0] & !EB2L2;
EB2L5 = CARRY(EB2L5_cout_0);

--EB2L6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera1~COUTCOUT1_3 at LC_X16_Y13_N2
--operation mode is arithmetic

EB2L6_cout_1 = !EB2_power_modified_counter_values[0] & !EB2L3;
EB2L6 = CARRY(EB2L6_cout_1);


--EB2_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[2] at LC_X16_Y13_N3
--operation mode is arithmetic

EB2_power_modified_counter_values[2]_lut_out = EB2_power_modified_counter_values[2] $ (EB2_power_modified_counter_values[1] & EB2L5);
EB2_power_modified_counter_values[2] = DFFEAS(EB2_power_modified_counter_values[2]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--EB2L8 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera2~COUT at LC_X16_Y13_N3
--operation mode is arithmetic

EB2L8_cout_0 = EB2_power_modified_counter_values[1] # !EB2L5;
EB2L8 = CARRY(EB2L8_cout_0);

--EB2L9 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera2~COUTCOUT1_3 at LC_X16_Y13_N3
--operation mode is arithmetic

EB2L9_cout_1 = EB2_power_modified_counter_values[1] # !EB2L6;
EB2L9 = CARRY(EB2L9_cout_1);


--EB2_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[3] at LC_X16_Y13_N4
--operation mode is arithmetic

EB2_power_modified_counter_values[3]_lut_out = EB2_power_modified_counter_values[3] $ (EB2_power_modified_counter_values[2] & !EB2L8);
EB2_power_modified_counter_values[3] = DFFEAS(EB2_power_modified_counter_values[3]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--EB2L11 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera3~COUT at LC_X16_Y13_N4
--operation mode is arithmetic

EB2L11 = CARRY(!EB2_power_modified_counter_values[2] & !EB2L9);


--EB2_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[4] at LC_X16_Y13_N5
--operation mode is arithmetic

EB2_power_modified_counter_values[4]_carry_eqn = EB2L11;
EB2_power_modified_counter_values[4]_lut_out = EB2_power_modified_counter_values[4] $ (EB2_power_modified_counter_values[3] & EB2_power_modified_counter_values[4]_carry_eqn);
EB2_power_modified_counter_values[4] = DFFEAS(EB2_power_modified_counter_values[4]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--EB2L13 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera4~COUT at LC_X16_Y13_N5
--operation mode is arithmetic

EB2L13_cout_0 = EB2_power_modified_counter_values[3] # !EB2L11;
EB2L13 = CARRY(EB2L13_cout_0);

--EB2L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera4~COUTCOUT1_3 at LC_X16_Y13_N5
--operation mode is arithmetic

EB2L14_cout_1 = EB2_power_modified_counter_values[3] # !EB2L11;
EB2L14 = CARRY(EB2L14_cout_1);


--EB2_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[5] at LC_X16_Y13_N6
--operation mode is arithmetic

EB2_power_modified_counter_values[5]_carry_eqn = (!EB2L11 & EB2L13) # (EB2L11 & EB2L14);
EB2_power_modified_counter_values[5]_lut_out = EB2_power_modified_counter_values[5] $ (EB2_power_modified_counter_values[4] & !EB2_power_modified_counter_values[5]_carry_eqn);
EB2_power_modified_counter_values[5] = DFFEAS(EB2_power_modified_counter_values[5]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--EB2L16 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera5~COUT at LC_X16_Y13_N6
--operation mode is arithmetic

EB2L16_cout_0 = !EB2_power_modified_counter_values[4] & !EB2L13;
EB2L16 = CARRY(EB2L16_cout_0);

--EB2L17 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera5~COUTCOUT1_3 at LC_X16_Y13_N6
--operation mode is arithmetic

EB2L17_cout_1 = !EB2_power_modified_counter_values[4] & !EB2L14;
EB2L17 = CARRY(EB2L17_cout_1);


--EB2_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[6] at LC_X16_Y13_N7
--operation mode is arithmetic

EB2_power_modified_counter_values[6]_carry_eqn = (!EB2L11 & EB2L16) # (EB2L11 & EB2L17);
EB2_power_modified_counter_values[6]_lut_out = EB2_power_modified_counter_values[6] $ (EB2_power_modified_counter_values[5] & EB2_power_modified_counter_values[6]_carry_eqn);
EB2_power_modified_counter_values[6] = DFFEAS(EB2_power_modified_counter_values[6]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--EB2L19 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera6~COUT at LC_X16_Y13_N7
--operation mode is arithmetic

EB2L19_cout_0 = EB2_power_modified_counter_values[5] # !EB2L16;
EB2L19 = CARRY(EB2L19_cout_0);

--EB2L20 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera6~COUTCOUT1_3 at LC_X16_Y13_N7
--operation mode is arithmetic

EB2L20_cout_1 = EB2_power_modified_counter_values[5] # !EB2L17;
EB2L20 = CARRY(EB2L20_cout_1);


--EB2_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[7] at LC_X16_Y13_N8
--operation mode is arithmetic

EB2_power_modified_counter_values[7]_carry_eqn = (!EB2L11 & EB2L19) # (EB2L11 & EB2L20);
EB2_power_modified_counter_values[7]_lut_out = EB2_power_modified_counter_values[7] $ (EB2_power_modified_counter_values[6] & !EB2_power_modified_counter_values[7]_carry_eqn);
EB2_power_modified_counter_values[7] = DFFEAS(EB2_power_modified_counter_values[7]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--EB2L22 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera7~COUT at LC_X16_Y13_N8
--operation mode is arithmetic

EB2L22_cout_0 = !EB2_power_modified_counter_values[6] & (!EB2L19);
EB2L22 = CARRY(EB2L22_cout_0);

--EB2L23 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera7~COUTCOUT1_3 at LC_X16_Y13_N8
--operation mode is arithmetic

EB2L23_cout_1 = !EB2_power_modified_counter_values[6] & (!EB2L20);
EB2L23 = CARRY(EB2L23_cout_1);


--EB2_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[8] at LC_X16_Y13_N9
--operation mode is normal

EB2_power_modified_counter_values[8]_carry_eqn = (!EB2L11 & EB2L22) # (EB2L11 & EB2L23);
EB2_power_modified_counter_values[8]_lut_out = EB2_power_modified_counter_values[8] $ (EB2_power_modified_counter_values[8]_carry_eqn);
EB2_power_modified_counter_values[8] = DFFEAS(EB2_power_modified_counter_values[8]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--EB1_power_modified_counter_values[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[0] at LC_X14_Y13_N1
--operation mode is arithmetic

EB1_power_modified_counter_values[0]_lut_out = EB1_power_modified_counter_values[0] $ (W1L1 & !EB1L26);
EB1_power_modified_counter_values[0] = DFFEAS(EB1_power_modified_counter_values[0]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--EB1L2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera0~COUT at LC_X14_Y13_N1
--operation mode is arithmetic

EB1L2_cout_0 = !EB1L26 # !W1L1;
EB1L2 = CARRY(EB1L2_cout_0);

--EB1L3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera0~COUTCOUT1_3 at LC_X14_Y13_N1
--operation mode is arithmetic

EB1L3_cout_1 = !EB1L27 # !W1L1;
EB1L3 = CARRY(EB1L3_cout_1);


--EB1_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[1] at LC_X14_Y13_N2
--operation mode is arithmetic

EB1_power_modified_counter_values[1]_lut_out = EB1_power_modified_counter_values[1] $ (EB1_power_modified_counter_values[0] & !EB1L2);
EB1_power_modified_counter_values[1] = DFFEAS(EB1_power_modified_counter_values[1]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--EB1L5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera1~COUT at LC_X14_Y13_N2
--operation mode is arithmetic

EB1L5_cout_0 = !EB1_power_modified_counter_values[0] & !EB1L2;
EB1L5 = CARRY(EB1L5_cout_0);

--EB1L6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera1~COUTCOUT1_3 at LC_X14_Y13_N2
--operation mode is arithmetic

EB1L6_cout_1 = !EB1_power_modified_counter_values[0] & !EB1L3;
EB1L6 = CARRY(EB1L6_cout_1);


--EB1_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[2] at LC_X14_Y13_N3
--operation mode is arithmetic

EB1_power_modified_counter_values[2]_lut_out = EB1_power_modified_counter_values[2] $ (EB1_power_modified_counter_values[1] & EB1L5);
EB1_power_modified_counter_values[2] = DFFEAS(EB1_power_modified_counter_values[2]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--EB1L8 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera2~COUT at LC_X14_Y13_N3
--operation mode is arithmetic

EB1L8_cout_0 = EB1_power_modified_counter_values[1] # !EB1L5;
EB1L8 = CARRY(EB1L8_cout_0);

--EB1L9 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera2~COUTCOUT1_3 at LC_X14_Y13_N3
--operation mode is arithmetic

EB1L9_cout_1 = EB1_power_modified_counter_values[1] # !EB1L6;
EB1L9 = CARRY(EB1L9_cout_1);


--EB1_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[3] at LC_X14_Y13_N4
--operation mode is arithmetic

EB1_power_modified_counter_values[3]_lut_out = EB1_power_modified_counter_values[3] $ (EB1_power_modified_counter_values[2] & !EB1L8);
EB1_power_modified_counter_values[3] = DFFEAS(EB1_power_modified_counter_values[3]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--EB1L11 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera3~COUT at LC_X14_Y13_N4
--operation mode is arithmetic

EB1L11 = CARRY(!EB1_power_modified_counter_values[2] & !EB1L9);


--EB1_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[4] at LC_X14_Y13_N5
--operation mode is arithmetic

EB1_power_modified_counter_values[4]_carry_eqn = EB1L11;
EB1_power_modified_counter_values[4]_lut_out = EB1_power_modified_counter_values[4] $ (EB1_power_modified_counter_values[3] & EB1_power_modified_counter_values[4]_carry_eqn);
EB1_power_modified_counter_values[4] = DFFEAS(EB1_power_modified_counter_values[4]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--EB1L13 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera4~COUT at LC_X14_Y13_N5
--operation mode is arithmetic

EB1L13_cout_0 = EB1_power_modified_counter_values[3] # !EB1L11;
EB1L13 = CARRY(EB1L13_cout_0);

--EB1L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera4~COUTCOUT1_3 at LC_X14_Y13_N5
--operation mode is arithmetic

EB1L14_cout_1 = EB1_power_modified_counter_values[3] # !EB1L11;
EB1L14 = CARRY(EB1L14_cout_1);


--EB1_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[5] at LC_X14_Y13_N6
--operation mode is arithmetic

EB1_power_modified_counter_values[5]_carry_eqn = (!EB1L11 & EB1L13) # (EB1L11 & EB1L14);
EB1_power_modified_counter_values[5]_lut_out = EB1_power_modified_counter_values[5] $ (EB1_power_modified_counter_values[4] & !EB1_power_modified_counter_values[5]_carry_eqn);
EB1_power_modified_counter_values[5] = DFFEAS(EB1_power_modified_counter_values[5]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--EB1L16 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera5~COUT at LC_X14_Y13_N6
--operation mode is arithmetic

EB1L16_cout_0 = !EB1_power_modified_counter_values[4] & !EB1L13;
EB1L16 = CARRY(EB1L16_cout_0);

--EB1L17 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera5~COUTCOUT1_3 at LC_X14_Y13_N6
--operation mode is arithmetic

EB1L17_cout_1 = !EB1_power_modified_counter_values[4] & !EB1L14;
EB1L17 = CARRY(EB1L17_cout_1);


--EB1_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[6] at LC_X14_Y13_N7
--operation mode is arithmetic

EB1_power_modified_counter_values[6]_carry_eqn = (!EB1L11 & EB1L16) # (EB1L11 & EB1L17);
EB1_power_modified_counter_values[6]_lut_out = EB1_power_modified_counter_values[6] $ (EB1_power_modified_counter_values[5] & EB1_power_modified_counter_values[6]_carry_eqn);
EB1_power_modified_counter_values[6] = DFFEAS(EB1_power_modified_counter_values[6]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--EB1L19 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera6~COUT at LC_X14_Y13_N7
--operation mode is arithmetic

EB1L19_cout_0 = EB1_power_modified_counter_values[5] # !EB1L16;
EB1L19 = CARRY(EB1L19_cout_0);

--EB1L20 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera6~COUTCOUT1_3 at LC_X14_Y13_N7
--operation mode is arithmetic

EB1L20_cout_1 = EB1_power_modified_counter_values[5] # !EB1L17;
EB1L20 = CARRY(EB1L20_cout_1);


--EB1_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[7] at LC_X14_Y13_N8
--operation mode is arithmetic

EB1_power_modified_counter_values[7]_carry_eqn = (!EB1L11 & EB1L19) # (EB1L11 & EB1L20);
EB1_power_modified_counter_values[7]_lut_out = EB1_power_modified_counter_values[7] $ (EB1_power_modified_counter_values[6] & !EB1_power_modified_counter_values[7]_carry_eqn);
EB1_power_modified_counter_values[7] = DFFEAS(EB1_power_modified_counter_values[7]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--EB1L22 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera7~COUT at LC_X14_Y13_N8
--operation mode is arithmetic

EB1L22_cout_0 = !EB1_power_modified_counter_values[6] & (!EB1L19);
EB1L22 = CARRY(EB1L22_cout_0);

--EB1L23 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera7~COUTCOUT1_3 at LC_X14_Y13_N8
--operation mode is arithmetic

EB1L23_cout_1 = !EB1_power_modified_counter_values[6] & (!EB1L20);
EB1L23 = CARRY(EB1L23_cout_1);


--EB1_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[8] at LC_X14_Y13_N9
--operation mode is normal

EB1_power_modified_counter_values[8]_carry_eqn = (!EB1L11 & EB1L22) # (EB1L11 & EB1L23);
EB1_power_modified_counter_values[8]_lut_out = EB1_power_modified_counter_values[8] $ (EB1_power_modified_counter_values[8]_carry_eqn);
EB1_power_modified_counter_values[8] = DFFEAS(EB1_power_modified_counter_values[8]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--GB2_b_full is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|b_full at LC_X23_Y5_N4
--operation mode is normal

GB2_b_full_lut_out = X10_dffe5a[8] & (GB2L3 & GB2L2);
GB2_b_full = DFFEAS(GB2_b_full_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--W2_valid_wreq is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|valid_wreq at LC_X19_Y12_N8
--operation mode is normal

W2_valid_wreq = !GB2_b_full & F1_mDVAL;


--FB2L6Q is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty~433 at LC_X15_Y9_N3
--operation mode is normal

FB2L6Q_lut_out = FB2L6Q & (FB2_b_one & FB2L3 # !FB2L4) # !FB2L6Q & (FB2L3);
FB2L6Q = DFFEAS(FB2L6Q_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--W2L1 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|valid_rreq~12 at LC_X15_Y9_N9
--operation mode is normal

W2L1 = G1L197 & (G1L45Q & FB2L6Q);


--F1_mCCD_R[0] is RAW2RGB:u4|mCCD_R[0] at LC_X19_Y16_N6
--operation mode is normal

F1_mCCD_R[0]_lut_out = F1L83 & (N1_q_b[0] # !E1_X_Cont[0]) # !F1L83 & (N1_q_b[10] & E1_X_Cont[0]);
F1_mCCD_R[0] = DFFEAS(F1_mCCD_R[0]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );


--EB4_power_modified_counter_values[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[0] at LC_X20_Y12_N1
--operation mode is arithmetic

EB4_power_modified_counter_values[0]_lut_out = EB4_power_modified_counter_values[0] $ (W2_valid_wreq & !EB4L26);
EB4_power_modified_counter_values[0] = DFFEAS(EB4_power_modified_counter_values[0]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--EB4L2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera0~COUT at LC_X20_Y12_N1
--operation mode is arithmetic

EB4L2_cout_0 = !EB4L26 # !W2_valid_wreq;
EB4L2 = CARRY(EB4L2_cout_0);

--EB4L3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera0~COUTCOUT1_3 at LC_X20_Y12_N1
--operation mode is arithmetic

EB4L3_cout_1 = !EB4L27 # !W2_valid_wreq;
EB4L3 = CARRY(EB4L3_cout_1);


--EB4_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[1] at LC_X20_Y12_N2
--operation mode is arithmetic

EB4_power_modified_counter_values[1]_lut_out = EB4_power_modified_counter_values[1] $ (EB4_power_modified_counter_values[0] & !EB4L2);
EB4_power_modified_counter_values[1] = DFFEAS(EB4_power_modified_counter_values[1]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--EB4L5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera1~COUT at LC_X20_Y12_N2
--operation mode is arithmetic

EB4L5_cout_0 = !EB4_power_modified_counter_values[0] & !EB4L2;
EB4L5 = CARRY(EB4L5_cout_0);

--EB4L6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera1~COUTCOUT1_3 at LC_X20_Y12_N2
--operation mode is arithmetic

EB4L6_cout_1 = !EB4_power_modified_counter_values[0] & !EB4L3;
EB4L6 = CARRY(EB4L6_cout_1);


--EB4_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[2] at LC_X20_Y12_N3
--operation mode is arithmetic

EB4_power_modified_counter_values[2]_lut_out = EB4_power_modified_counter_values[2] $ (EB4_power_modified_counter_values[1] & EB4L5);
EB4_power_modified_counter_values[2] = DFFEAS(EB4_power_modified_counter_values[2]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--EB4L8 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera2~COUT at LC_X20_Y12_N3
--operation mode is arithmetic

EB4L8_cout_0 = EB4_power_modified_counter_values[1] # !EB4L5;
EB4L8 = CARRY(EB4L8_cout_0);

--EB4L9 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera2~COUTCOUT1_3 at LC_X20_Y12_N3
--operation mode is arithmetic

EB4L9_cout_1 = EB4_power_modified_counter_values[1] # !EB4L6;
EB4L9 = CARRY(EB4L9_cout_1);


--EB4_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[3] at LC_X20_Y12_N4
--operation mode is arithmetic

EB4_power_modified_counter_values[3]_lut_out = EB4_power_modified_counter_values[3] $ (EB4_power_modified_counter_values[2] & !EB4L8);
EB4_power_modified_counter_values[3] = DFFEAS(EB4_power_modified_counter_values[3]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--EB4L11 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera3~COUT at LC_X20_Y12_N4
--operation mode is arithmetic

EB4L11 = CARRY(!EB4_power_modified_counter_values[2] & (!EB4L9));


--EB4_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[4] at LC_X20_Y12_N5
--operation mode is arithmetic

EB4_power_modified_counter_values[4]_carry_eqn = EB4L11;
EB4_power_modified_counter_values[4]_lut_out = EB4_power_modified_counter_values[4] $ (EB4_power_modified_counter_values[3] & EB4_power_modified_counter_values[4]_carry_eqn);
EB4_power_modified_counter_values[4] = DFFEAS(EB4_power_modified_counter_values[4]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--EB4L13 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera4~COUT at LC_X20_Y12_N5
--operation mode is arithmetic

EB4L13_cout_0 = EB4_power_modified_counter_values[3] # !EB4L11;
EB4L13 = CARRY(EB4L13_cout_0);

--EB4L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera4~COUTCOUT1_3 at LC_X20_Y12_N5
--operation mode is arithmetic

EB4L14_cout_1 = EB4_power_modified_counter_values[3] # !EB4L11;
EB4L14 = CARRY(EB4L14_cout_1);


--EB4_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[5] at LC_X20_Y12_N6
--operation mode is arithmetic

EB4_power_modified_counter_values[5]_carry_eqn = (!EB4L11 & EB4L13) # (EB4L11 & EB4L14);
EB4_power_modified_counter_values[5]_lut_out = EB4_power_modified_counter_values[5] $ (EB4_power_modified_counter_values[4] & !EB4_power_modified_counter_values[5]_carry_eqn);
EB4_power_modified_counter_values[5] = DFFEAS(EB4_power_modified_counter_values[5]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--EB4L16 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera5~COUT at LC_X20_Y12_N6
--operation mode is arithmetic

EB4L16_cout_0 = !EB4_power_modified_counter_values[4] & !EB4L13;
EB4L16 = CARRY(EB4L16_cout_0);

--EB4L17 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera5~COUTCOUT1_3 at LC_X20_Y12_N6
--operation mode is arithmetic

EB4L17_cout_1 = !EB4_power_modified_counter_values[4] & !EB4L14;
EB4L17 = CARRY(EB4L17_cout_1);


--EB4_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[6] at LC_X20_Y12_N7
--operation mode is arithmetic

EB4_power_modified_counter_values[6]_carry_eqn = (!EB4L11 & EB4L16) # (EB4L11 & EB4L17);
EB4_power_modified_counter_values[6]_lut_out = EB4_power_modified_counter_values[6] $ (EB4_power_modified_counter_values[5] & EB4_power_modified_counter_values[6]_carry_eqn);
EB4_power_modified_counter_values[6] = DFFEAS(EB4_power_modified_counter_values[6]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--EB4L19 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera6~COUT at LC_X20_Y12_N7
--operation mode is arithmetic

EB4L19_cout_0 = EB4_power_modified_counter_values[5] # !EB4L16;
EB4L19 = CARRY(EB4L19_cout_0);

--EB4L20 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera6~COUTCOUT1_3 at LC_X20_Y12_N7
--operation mode is arithmetic

EB4L20_cout_1 = EB4_power_modified_counter_values[5] # !EB4L17;
EB4L20 = CARRY(EB4L20_cout_1);


--EB4_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[7] at LC_X20_Y12_N8
--operation mode is arithmetic

EB4_power_modified_counter_values[7]_carry_eqn = (!EB4L11 & EB4L19) # (EB4L11 & EB4L20);
EB4_power_modified_counter_values[7]_lut_out = EB4_power_modified_counter_values[7] $ (EB4_power_modified_counter_values[6] & !EB4_power_modified_counter_values[7]_carry_eqn);
EB4_power_modified_counter_values[7] = DFFEAS(EB4_power_modified_counter_values[7]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--EB4L22 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera7~COUT at LC_X20_Y12_N8
--operation mode is arithmetic

EB4L22_cout_0 = !EB4_power_modified_counter_values[6] & (!EB4L19);
EB4L22 = CARRY(EB4L22_cout_0);

--EB4L23 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera7~COUTCOUT1_3 at LC_X20_Y12_N8
--operation mode is arithmetic

EB4L23_cout_1 = !EB4_power_modified_counter_values[6] & (!EB4L20);
EB4L23 = CARRY(EB4L23_cout_1);


--EB4_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[8] at LC_X20_Y12_N9
--operation mode is normal

EB4_power_modified_counter_values[8]_carry_eqn = (!EB4L11 & EB4L22) # (EB4L11 & EB4L23);
EB4_power_modified_counter_values[8]_lut_out = EB4_power_modified_counter_values[8] $ (EB4_power_modified_counter_values[8]_carry_eqn);
EB4_power_modified_counter_values[8] = DFFEAS(EB4_power_modified_counter_values[8]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--EB3_power_modified_counter_values[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[0] at LC_X20_Y11_N1
--operation mode is arithmetic

EB3_power_modified_counter_values[0]_lut_out = EB3_power_modified_counter_values[0] $ (W2L1 & !EB3L26);
EB3_power_modified_counter_values[0] = DFFEAS(EB3_power_modified_counter_values[0]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--EB3L2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera0~COUT at LC_X20_Y11_N1
--operation mode is arithmetic

EB3L2_cout_0 = !EB3L26 # !W2L1;
EB3L2 = CARRY(EB3L2_cout_0);

--EB3L3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera0~COUTCOUT1_3 at LC_X20_Y11_N1
--operation mode is arithmetic

EB3L3_cout_1 = !EB3L27 # !W2L1;
EB3L3 = CARRY(EB3L3_cout_1);


--EB3_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[1] at LC_X20_Y11_N2
--operation mode is arithmetic

EB3_power_modified_counter_values[1]_lut_out = EB3_power_modified_counter_values[1] $ (EB3_power_modified_counter_values[0] & !EB3L2);
EB3_power_modified_counter_values[1] = DFFEAS(EB3_power_modified_counter_values[1]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--EB3L5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera1~COUT at LC_X20_Y11_N2
--operation mode is arithmetic

EB3L5_cout_0 = !EB3_power_modified_counter_values[0] & !EB3L2;
EB3L5 = CARRY(EB3L5_cout_0);

--EB3L6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera1~COUTCOUT1_3 at LC_X20_Y11_N2
--operation mode is arithmetic

EB3L6_cout_1 = !EB3_power_modified_counter_values[0] & !EB3L3;
EB3L6 = CARRY(EB3L6_cout_1);


--EB3_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[2] at LC_X20_Y11_N3
--operation mode is arithmetic

EB3_power_modified_counter_values[2]_lut_out = EB3_power_modified_counter_values[2] $ (EB3_power_modified_counter_values[1] & EB3L5);
EB3_power_modified_counter_values[2] = DFFEAS(EB3_power_modified_counter_values[2]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--EB3L8 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera2~COUT at LC_X20_Y11_N3
--operation mode is arithmetic

EB3L8_cout_0 = EB3_power_modified_counter_values[1] # !EB3L5;
EB3L8 = CARRY(EB3L8_cout_0);

--EB3L9 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera2~COUTCOUT1_3 at LC_X20_Y11_N3
--operation mode is arithmetic

EB3L9_cout_1 = EB3_power_modified_counter_values[1] # !EB3L6;
EB3L9 = CARRY(EB3L9_cout_1);


--EB3_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[3] at LC_X20_Y11_N4
--operation mode is arithmetic

EB3_power_modified_counter_values[3]_lut_out = EB3_power_modified_counter_values[3] $ (EB3_power_modified_counter_values[2] & !EB3L8);
EB3_power_modified_counter_values[3] = DFFEAS(EB3_power_modified_counter_values[3]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--EB3L11 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera3~COUT at LC_X20_Y11_N4
--operation mode is arithmetic

EB3L11 = CARRY(!EB3_power_modified_counter_values[2] & (!EB3L9));


--EB3_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[4] at LC_X20_Y11_N5
--operation mode is arithmetic

EB3_power_modified_counter_values[4]_carry_eqn = EB3L11;
EB3_power_modified_counter_values[4]_lut_out = EB3_power_modified_counter_values[4] $ (EB3_power_modified_counter_values[3] & EB3_power_modified_counter_values[4]_carry_eqn);
EB3_power_modified_counter_values[4] = DFFEAS(EB3_power_modified_counter_values[4]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--EB3L13 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera4~COUT at LC_X20_Y11_N5
--operation mode is arithmetic

EB3L13_cout_0 = EB3_power_modified_counter_values[3] # !EB3L11;
EB3L13 = CARRY(EB3L13_cout_0);

--EB3L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera4~COUTCOUT1_3 at LC_X20_Y11_N5
--operation mode is arithmetic

EB3L14_cout_1 = EB3_power_modified_counter_values[3] # !EB3L11;
EB3L14 = CARRY(EB3L14_cout_1);


--EB3_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[5] at LC_X20_Y11_N6
--operation mode is arithmetic

EB3_power_modified_counter_values[5]_carry_eqn = (!EB3L11 & EB3L13) # (EB3L11 & EB3L14);
EB3_power_modified_counter_values[5]_lut_out = EB3_power_modified_counter_values[5] $ (EB3_power_modified_counter_values[4] & !EB3_power_modified_counter_values[5]_carry_eqn);
EB3_power_modified_counter_values[5] = DFFEAS(EB3_power_modified_counter_values[5]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--EB3L16 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera5~COUT at LC_X20_Y11_N6
--operation mode is arithmetic

EB3L16_cout_0 = !EB3_power_modified_counter_values[4] & !EB3L13;
EB3L16 = CARRY(EB3L16_cout_0);

--EB3L17 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera5~COUTCOUT1_3 at LC_X20_Y11_N6
--operation mode is arithmetic

EB3L17_cout_1 = !EB3_power_modified_counter_values[4] & !EB3L14;
EB3L17 = CARRY(EB3L17_cout_1);


--EB3_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[6] at LC_X20_Y11_N7
--operation mode is arithmetic

EB3_power_modified_counter_values[6]_carry_eqn = (!EB3L11 & EB3L16) # (EB3L11 & EB3L17);
EB3_power_modified_counter_values[6]_lut_out = EB3_power_modified_counter_values[6] $ (EB3_power_modified_counter_values[5] & EB3_power_modified_counter_values[6]_carry_eqn);
EB3_power_modified_counter_values[6] = DFFEAS(EB3_power_modified_counter_values[6]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--EB3L19 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera6~COUT at LC_X20_Y11_N7
--operation mode is arithmetic

EB3L19_cout_0 = EB3_power_modified_counter_values[5] # !EB3L16;
EB3L19 = CARRY(EB3L19_cout_0);

--EB3L20 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera6~COUTCOUT1_3 at LC_X20_Y11_N7
--operation mode is arithmetic

EB3L20_cout_1 = EB3_power_modified_counter_values[5] # !EB3L17;
EB3L20 = CARRY(EB3L20_cout_1);


--EB3_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[7] at LC_X20_Y11_N8
--operation mode is arithmetic

EB3_power_modified_counter_values[7]_carry_eqn = (!EB3L11 & EB3L19) # (EB3L11 & EB3L20);
EB3_power_modified_counter_values[7]_lut_out = EB3_power_modified_counter_values[7] $ (EB3_power_modified_counter_values[6] & !EB3_power_modified_counter_values[7]_carry_eqn);
EB3_power_modified_counter_values[7] = DFFEAS(EB3_power_modified_counter_values[7]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--EB3L22 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera7~COUT at LC_X20_Y11_N8
--operation mode is arithmetic

EB3L22_cout_0 = !EB3_power_modified_counter_values[6] & (!EB3L19);
EB3L22 = CARRY(EB3L22_cout_0);

--EB3L23 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera7~COUTCOUT1_3 at LC_X20_Y11_N8
--operation mode is arithmetic

EB3L23_cout_1 = !EB3_power_modified_counter_values[6] & (!EB3L20);
EB3L23 = CARRY(EB3L23_cout_1);


--EB3_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[8] at LC_X20_Y11_N9
--operation mode is normal

EB3_power_modified_counter_values[8]_carry_eqn = (!EB3L11 & EB3L22) # (EB3L11 & EB3L23);
EB3_power_modified_counter_values[8]_lut_out = EB3_power_modified_counter_values[8] $ (EB3_power_modified_counter_values[8]_carry_eqn);
EB3_power_modified_counter_values[8] = DFFEAS(EB3_power_modified_counter_values[8]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--F1_mCCD_B[1] is RAW2RGB:u4|mCCD_B[1] at LC_X19_Y16_N9
--operation mode is normal

F1_mCCD_B[1]_lut_out = F1L33 & (F1_mDATAd_0[1] # !E1_Y_Cont[0]) # !F1L33 & N1_q_b[11] & E1_Y_Cont[0];
F1_mCCD_B[1] = DFFEAS(F1_mCCD_B[1]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );


--F1_mCCD_R[1] is RAW2RGB:u4|mCCD_R[1] at LC_X19_Y16_N5
--operation mode is normal

F1_mCCD_R[1]_lut_out = E1_X_Cont[0] & (F1L84 & N1_q_b[1] # !F1L84 & (N1_q_b[11])) # !E1_X_Cont[0] & (F1L84);
F1_mCCD_R[1] = DFFEAS(F1_mCCD_R[1]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );


--F1_mCCD_B[2] is RAW2RGB:u4|mCCD_B[2] at LC_X20_Y15_N9
--operation mode is normal

F1_mCCD_B[2]_lut_out = F1L34 & (F1_mDATAd_0[2] # !E1_Y_Cont[0]) # !F1L34 & (N1_q_b[12] & E1_Y_Cont[0]);
F1_mCCD_B[2] = DFFEAS(F1_mCCD_B[2]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );


--F1_mCCD_R[2] is RAW2RGB:u4|mCCD_R[2] at LC_X20_Y15_N1
--operation mode is normal

F1_mCCD_R[2]_lut_out = E1_X_Cont[0] & (F1L85 & (N1_q_b[2]) # !F1L85 & N1_q_b[12]) # !E1_X_Cont[0] & (F1L85);
F1_mCCD_R[2] = DFFEAS(F1_mCCD_R[2]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );


--F1_mCCD_B[3] is RAW2RGB:u4|mCCD_B[3] at LC_X20_Y15_N0
--operation mode is normal

F1_mCCD_B[3]_lut_out = F1L35 & (F1_mDATAd_0[3] # !E1_Y_Cont[0]) # !F1L35 & (N1_q_b[13] & E1_Y_Cont[0]);
F1_mCCD_B[3] = DFFEAS(F1_mCCD_B[3]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );


--F1_mCCD_R[3] is RAW2RGB:u4|mCCD_R[3] at LC_X20_Y15_N6
--operation mode is normal

F1_mCCD_R[3]_lut_out = E1_X_Cont[0] & (F1L86 & N1_q_b[3] # !F1L86 & (N1_q_b[13])) # !E1_X_Cont[0] & (F1L86);
F1_mCCD_R[3] = DFFEAS(F1_mCCD_R[3]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );


--F1_mCCD_B[4] is RAW2RGB:u4|mCCD_B[4] at LC_X20_Y14_N2
--operation mode is normal

F1_mCCD_B[4]_lut_out = F1L36 & (F1_mDATAd_0[4] # !E1_Y_Cont[0]) # !F1L36 & N1_q_b[14] & (E1_Y_Cont[0]);
F1_mCCD_B[4] = DFFEAS(F1_mCCD_B[4]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );


--F1_mCCD_R[4] is RAW2RGB:u4|mCCD_R[4] at LC_X20_Y14_N7
--operation mode is normal

F1_mCCD_R[4]_lut_out = E1_X_Cont[0] & (F1L87 & (N1_q_b[4]) # !F1L87 & N1_q_b[14]) # !E1_X_Cont[0] & (F1L87);
F1_mCCD_R[4] = DFFEAS(F1_mCCD_R[4]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );


--F1_mCCD_B[5] is RAW2RGB:u4|mCCD_B[5] at LC_X20_Y13_N9
--operation mode is normal

F1_mCCD_B[5]_lut_out = F1L37 & (F1_mDATAd_0[5] # !E1_Y_Cont[0]) # !F1L37 & (N1_q_b[15] & E1_Y_Cont[0]);
F1_mCCD_B[5] = DFFEAS(F1_mCCD_B[5]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );


--F1_mCCD_R[5] is RAW2RGB:u4|mCCD_R[5] at LC_X20_Y13_N1
--operation mode is normal

F1_mCCD_R[5]_lut_out = E1_X_Cont[0] & (F1L88 & (N1_q_b[5]) # !F1L88 & N1_q_b[15]) # !E1_X_Cont[0] & F1L88;
F1_mCCD_R[5] = DFFEAS(F1_mCCD_R[5]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );


--F1_mCCD_B[6] is RAW2RGB:u4|mCCD_B[6] at LC_X20_Y14_N8
--operation mode is normal

F1_mCCD_B[6]_lut_out = F1L38 & (F1_mDATAd_0[6] # !E1_Y_Cont[0]) # !F1L38 & (N1_q_b[16] & E1_Y_Cont[0]);
F1_mCCD_B[6] = DFFEAS(F1_mCCD_B[6]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );


--F1_mCCD_R[6] is RAW2RGB:u4|mCCD_R[6] at LC_X20_Y14_N1
--operation mode is normal

F1_mCCD_R[6]_lut_out = E1_X_Cont[0] & (F1L89 & N1_q_b[6] # !F1L89 & (N1_q_b[16])) # !E1_X_Cont[0] & (F1L89);
F1_mCCD_R[6] = DFFEAS(F1_mCCD_R[6]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );


--F1_mCCD_B[7] is RAW2RGB:u4|mCCD_B[7] at LC_X20_Y13_N3
--operation mode is normal

F1_mCCD_B[7]_lut_out = F1L39 & (F1_mDATAd_0[7] # !E1_Y_Cont[0]) # !F1L39 & N1_q_b[17] & (E1_Y_Cont[0]);
F1_mCCD_B[7] = DFFEAS(F1_mCCD_B[7]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );


--F1_mCCD_R[7] is RAW2RGB:u4|mCCD_R[7] at LC_X20_Y13_N4
--operation mode is normal

F1_mCCD_R[7]_lut_out = E1_X_Cont[0] & (F1L90 & N1_q_b[7] # !F1L90 & (N1_q_b[17])) # !E1_X_Cont[0] & (F1L90);
F1_mCCD_R[7] = DFFEAS(F1_mCCD_R[7]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );


--F1_mCCD_B[8] is RAW2RGB:u4|mCCD_B[8] at LC_X19_Y12_N7
--operation mode is normal

F1_mCCD_B[8]_lut_out = F1L40 & (F1_mDATAd_0[8] # !E1_Y_Cont[0]) # !F1L40 & N1_q_b[18] & E1_Y_Cont[0];
F1_mCCD_B[8] = DFFEAS(F1_mCCD_B[8]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );


--F1_mCCD_R[8] is RAW2RGB:u4|mCCD_R[8] at LC_X19_Y12_N9
--operation mode is normal

F1_mCCD_R[8]_lut_out = E1_X_Cont[0] & (F1L91 & (N1_q_b[8]) # !F1L91 & N1_q_b[18]) # !E1_X_Cont[0] & (F1L91);
F1_mCCD_R[8] = DFFEAS(F1_mCCD_R[8]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );


--F1_mCCD_B[9] is RAW2RGB:u4|mCCD_B[9] at LC_X20_Y13_N7
--operation mode is normal

F1_mCCD_B[9]_lut_out = F1L41 & (F1_mDATAd_0[9] # !E1_Y_Cont[0]) # !F1L41 & (N1_q_b[19] & E1_Y_Cont[0]);
F1_mCCD_B[9] = DFFEAS(F1_mCCD_B[9]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );


--F1_mCCD_R[9] is RAW2RGB:u4|mCCD_R[9] at LC_X21_Y13_N2
--operation mode is normal

F1_mCCD_R[9]_lut_out = E1_X_Cont[0] & (F1L92 & N1_q_b[9] # !F1L92 & (N1_q_b[19])) # !E1_X_Cont[0] & (F1L92);
F1_mCCD_R[9] = DFFEAS(F1_mCCD_R[9]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );


--F1_mCCD_G[6] is RAW2RGB:u4|mCCD_G[6] at LC_X19_Y14_N1
--operation mode is arithmetic

F1_mCCD_G[6]_carry_eqn = (!F1L56 & F1L58) # (F1L56 & F1L59);
F1_mCCD_G[6]_lut_out = F1L1 $ F1L2 $ !F1_mCCD_G[6]_carry_eqn;
F1_mCCD_G[6] = DFFEAS(F1_mCCD_G[6]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );

--F1L61 is RAW2RGB:u4|mCCD_G[6]~858 at LC_X19_Y14_N1
--operation mode is arithmetic

F1L61_cout_0 = F1L1 & (F1L2 # !F1L58) # !F1L1 & F1L2 & !F1L58;
F1L61 = CARRY(F1L61_cout_0);

--F1L62 is RAW2RGB:u4|mCCD_G[6]~858COUT1_925 at LC_X19_Y14_N1
--operation mode is arithmetic

F1L62_cout_1 = F1L1 & (F1L2 # !F1L59) # !F1L1 & F1L2 & !F1L59;
F1L62 = CARRY(F1L62_cout_1);


--F1_mCCD_G[1] is RAW2RGB:u4|mCCD_G[1] at LC_X19_Y15_N6
--operation mode is arithmetic

F1_mCCD_G[1]_lut_out = F1L4 $ F1L3 $ F1L47;
F1_mCCD_G[1] = DFFEAS(F1_mCCD_G[1]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );

--F1L44 is RAW2RGB:u4|mCCD_G[1]~862 at LC_X19_Y15_N6
--operation mode is arithmetic

F1L44_cout_0 = F1L4 & !F1L3 & !F1L47 # !F1L4 & (!F1L47 # !F1L3);
F1L44 = CARRY(F1L44_cout_0);

--F1L45 is RAW2RGB:u4|mCCD_G[1]~862COUT1_917 at LC_X19_Y15_N6
--operation mode is arithmetic

F1L45_cout_1 = F1L4 & !F1L3 & !F1L48 # !F1L4 & (!F1L48 # !F1L3);
F1L45 = CARRY(F1L45_cout_1);


--F1_mCCD_G[7] is RAW2RGB:u4|mCCD_G[7] at LC_X19_Y14_N2
--operation mode is arithmetic

F1_mCCD_G[7]_carry_eqn = (!F1L56 & F1L61) # (F1L56 & F1L62);
F1_mCCD_G[7]_lut_out = F1L6 $ F1L5 $ F1_mCCD_G[7]_carry_eqn;
F1_mCCD_G[7] = DFFEAS(F1_mCCD_G[7]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );

--F1L64 is RAW2RGB:u4|mCCD_G[7]~866 at LC_X19_Y14_N2
--operation mode is arithmetic

F1L64_cout_0 = F1L6 & !F1L5 & !F1L61 # !F1L6 & (!F1L61 # !F1L5);
F1L64 = CARRY(F1L64_cout_0);

--F1L65 is RAW2RGB:u4|mCCD_G[7]~866COUT1_927 at LC_X19_Y14_N2
--operation mode is arithmetic

F1L65_cout_1 = F1L6 & !F1L5 & !F1L62 # !F1L6 & (!F1L62 # !F1L5);
F1L65 = CARRY(F1L65_cout_1);


--F1_mCCD_G[2] is RAW2RGB:u4|mCCD_G[2] at LC_X19_Y15_N7
--operation mode is arithmetic

F1_mCCD_G[2]_lut_out = F1L8 $ F1L7 $ !F1L44;
F1_mCCD_G[2] = DFFEAS(F1_mCCD_G[2]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );

--F1L50 is RAW2RGB:u4|mCCD_G[2]~870 at LC_X19_Y15_N7
--operation mode is arithmetic

F1L50_cout_0 = F1L8 & (F1L7 # !F1L44) # !F1L8 & F1L7 & !F1L44;
F1L50 = CARRY(F1L50_cout_0);

--F1L51 is RAW2RGB:u4|mCCD_G[2]~870COUT1_919 at LC_X19_Y15_N7
--operation mode is arithmetic

F1L51_cout_1 = F1L8 & (F1L7 # !F1L45) # !F1L8 & F1L7 & !F1L45;
F1L51 = CARRY(F1L51_cout_1);


--F1_mCCD_G[8] is RAW2RGB:u4|mCCD_G[8] at LC_X19_Y14_N3
--operation mode is arithmetic

F1_mCCD_G[8]_carry_eqn = (!F1L56 & F1L64) # (F1L56 & F1L65);
F1_mCCD_G[8]_lut_out = F1L10 $ F1L9 $ !F1_mCCD_G[8]_carry_eqn;
F1_mCCD_G[8] = DFFEAS(F1_mCCD_G[8]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );

--F1L67 is RAW2RGB:u4|mCCD_G[8]~874 at LC_X19_Y14_N3
--operation mode is arithmetic

F1L67_cout_0 = F1L10 & (F1L9 # !F1L64) # !F1L10 & F1L9 & !F1L64;
F1L67 = CARRY(F1L67_cout_0);

--F1L68 is RAW2RGB:u4|mCCD_G[8]~874COUT1_929 at LC_X19_Y14_N3
--operation mode is arithmetic

F1L68_cout_1 = F1L10 & (F1L9 # !F1L65) # !F1L10 & F1L9 & !F1L65;
F1L68 = CARRY(F1L68_cout_1);


--F1_mCCD_G[3] is RAW2RGB:u4|mCCD_G[3] at LC_X19_Y15_N8
--operation mode is arithmetic

F1_mCCD_G[3]_lut_out = F1L11 $ F1L12 $ F1L50;
F1_mCCD_G[3] = DFFEAS(F1_mCCD_G[3]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );

--F1L53 is RAW2RGB:u4|mCCD_G[3]~878 at LC_X19_Y15_N8
--operation mode is arithmetic

F1L53_cout_0 = F1L11 & !F1L12 & !F1L50 # !F1L11 & (!F1L50 # !F1L12);
F1L53 = CARRY(F1L53_cout_0);

--F1L54 is RAW2RGB:u4|mCCD_G[3]~878COUT1_921 at LC_X19_Y15_N8
--operation mode is arithmetic

F1L54_cout_1 = F1L11 & !F1L12 & !F1L51 # !F1L11 & (!F1L51 # !F1L12);
F1L54 = CARRY(F1L54_cout_1);


--F1_mCCD_G[9] is RAW2RGB:u4|mCCD_G[9] at LC_X19_Y14_N4
--operation mode is arithmetic

F1_mCCD_G[9]_carry_eqn = (!F1L56 & F1L67) # (F1L56 & F1L68);
F1_mCCD_G[9]_lut_out = F1L13 $ F1L14 $ F1_mCCD_G[9]_carry_eqn;
F1_mCCD_G[9] = DFFEAS(F1_mCCD_G[9]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );

--F1L70 is RAW2RGB:u4|mCCD_G[9]~882 at LC_X19_Y14_N4
--operation mode is arithmetic

F1L70 = CARRY(F1L13 & !F1L14 & !F1L68 # !F1L13 & (!F1L68 # !F1L14));


--F1_mCCD_G[4] is RAW2RGB:u4|mCCD_G[4] at LC_X19_Y15_N9
--operation mode is arithmetic

F1_mCCD_G[4]_lut_out = F1L15 $ F1L16 $ !F1L53;
F1_mCCD_G[4] = DFFEAS(F1_mCCD_G[4]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );

--F1L56 is RAW2RGB:u4|mCCD_G[4]~886 at LC_X19_Y15_N9
--operation mode is arithmetic

F1L56 = CARRY(F1L15 & (F1L16 # !F1L54) # !F1L15 & F1L16 & !F1L54);


--F1_mCCD_G[10] is RAW2RGB:u4|mCCD_G[10] at LC_X19_Y14_N5
--operation mode is normal

F1_mCCD_G[10]_carry_eqn = F1L70;
F1_mCCD_G[10]_lut_out = !F1_mCCD_G[10]_carry_eqn;
F1_mCCD_G[10] = DFFEAS(F1_mCCD_G[10]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );


--F1_mCCD_G[5] is RAW2RGB:u4|mCCD_G[5] at LC_X19_Y14_N0
--operation mode is arithmetic

F1_mCCD_G[5]_carry_eqn = F1L56;
F1_mCCD_G[5]_lut_out = F1L18 $ F1L17 $ F1_mCCD_G[5]_carry_eqn;
F1_mCCD_G[5] = DFFEAS(F1_mCCD_G[5]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );

--F1L58 is RAW2RGB:u4|mCCD_G[5]~894 at LC_X19_Y14_N0
--operation mode is arithmetic

F1L58_cout_0 = F1L18 & !F1L17 & !F1L56 # !F1L18 & (!F1L56 # !F1L17);
F1L58 = CARRY(F1L58_cout_0);

--F1L59 is RAW2RGB:u4|mCCD_G[5]~894COUT1_923 at LC_X19_Y14_N0
--operation mode is arithmetic

F1L59_cout_1 = F1L18 & !F1L17 & !F1L56 # !F1L18 & (!F1L56 # !F1L17);
F1L59 = CARRY(F1L59_cout_1);


--E1L106 is CCD_Capture:u3|always2~28 at LC_X25_Y19_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

E1_Pre_FVAL_qfbk = E1_Pre_FVAL;
E1L106 = rCCD_FVAL & (!E1_Pre_FVAL_qfbk & E1_mSTART);

--E1_Pre_FVAL is CCD_Capture:u3|Pre_FVAL at LC_X25_Y19_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

E1_Pre_FVAL = DFFEAS(E1L106, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , rCCD_FVAL, , , VCC);


--MB1L54 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1071 at LC_X11_Y5_N9
--operation mode is normal

MB1L54 = MB1L52Q & MB1L49Q & MB1L42Q & MB1L45Q;


--MB1L14 is I2C_CCD_Config:u7|I2C_Controller:u0|LessThan~163 at LC_X11_Y5_N0
--operation mode is normal

MB1L14 = !MB1L53Q # !MB1L54 # !MB1L39Q;


--H1_mI2C_GO is I2C_CCD_Config:u7|mI2C_GO at LC_X13_Y6_N3
--operation mode is normal

H1_mI2C_GO_lut_out = H1_mSetup_ST.0001 & (MB1_END & H1_mI2C_GO) # !H1_mSetup_ST.0001 & (H1_mI2C_GO # !H1_mSetup_ST.0010);
H1_mI2C_GO = DFFEAS(H1_mI2C_GO_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), KEY[1], , H1L29, , , , );


--H1_mI2C_CLK_DIV[12] is I2C_CCD_Config:u7|mI2C_CLK_DIV[12] at LC_X27_Y8_N4
--operation mode is arithmetic

H1_mI2C_CLK_DIV[12]_carry_eqn = (!H1L52 & H1L63) # (H1L52 & H1L64);
H1_mI2C_CLK_DIV[12]_lut_out = H1_mI2C_CLK_DIV[12] $ !H1_mI2C_CLK_DIV[12]_carry_eqn;
H1_mI2C_CLK_DIV[12] = DFFEAS(H1_mI2C_CLK_DIV[12]_lut_out, GLOBAL(OSC_50), KEY[1], , , , , H1L28, );

--H1L66 is I2C_CCD_Config:u7|mI2C_CLK_DIV[12]~224 at LC_X27_Y8_N4
--operation mode is arithmetic

H1L66 = CARRY(H1_mI2C_CLK_DIV[12] & !H1L64);


--H1_mI2C_CLK_DIV[13] is I2C_CCD_Config:u7|mI2C_CLK_DIV[13] at LC_X27_Y8_N5
--operation mode is arithmetic

H1_mI2C_CLK_DIV[13]_carry_eqn = H1L66;
H1_mI2C_CLK_DIV[13]_lut_out = H1_mI2C_CLK_DIV[13] $ H1_mI2C_CLK_DIV[13]_carry_eqn;
H1_mI2C_CLK_DIV[13] = DFFEAS(H1_mI2C_CLK_DIV[13]_lut_out, GLOBAL(OSC_50), KEY[1], , , , , H1L28, );

--H1L68 is I2C_CCD_Config:u7|mI2C_CLK_DIV[13]~228 at LC_X27_Y8_N5
--operation mode is arithmetic

H1L68_cout_0 = !H1L66 # !H1_mI2C_CLK_DIV[13];
H1L68 = CARRY(H1L68_cout_0);

--H1L69 is I2C_CCD_Config:u7|mI2C_CLK_DIV[13]~228COUT1_321 at LC_X27_Y8_N5
--operation mode is arithmetic

H1L69_cout_1 = !H1L66 # !H1_mI2C_CLK_DIV[13];
H1L69 = CARRY(H1L69_cout_1);


--H1_mI2C_CLK_DIV[14] is I2C_CCD_Config:u7|mI2C_CLK_DIV[14] at LC_X27_Y8_N6
--operation mode is arithmetic

H1_mI2C_CLK_DIV[14]_carry_eqn = (!H1L66 & H1L68) # (H1L66 & H1L69);
H1_mI2C_CLK_DIV[14]_lut_out = H1_mI2C_CLK_DIV[14] $ (!H1_mI2C_CLK_DIV[14]_carry_eqn);
H1_mI2C_CLK_DIV[14] = DFFEAS(H1_mI2C_CLK_DIV[14]_lut_out, GLOBAL(OSC_50), KEY[1], , , , , H1L28, );

--H1L71 is I2C_CCD_Config:u7|mI2C_CLK_DIV[14]~232 at LC_X27_Y8_N6
--operation mode is arithmetic

H1L71_cout_0 = H1_mI2C_CLK_DIV[14] & (!H1L68);
H1L71 = CARRY(H1L71_cout_0);

--H1L72 is I2C_CCD_Config:u7|mI2C_CLK_DIV[14]~232COUT1_323 at LC_X27_Y8_N6
--operation mode is arithmetic

H1L72_cout_1 = H1_mI2C_CLK_DIV[14] & (!H1L69);
H1L72 = CARRY(H1L72_cout_1);


--H1_mI2C_CLK_DIV[15] is I2C_CCD_Config:u7|mI2C_CLK_DIV[15] at LC_X27_Y8_N7
--operation mode is normal

H1_mI2C_CLK_DIV[15]_carry_eqn = (!H1L66 & H1L71) # (H1L66 & H1L72);
H1_mI2C_CLK_DIV[15]_lut_out = H1_mI2C_CLK_DIV[15] $ (H1_mI2C_CLK_DIV[15]_carry_eqn);
H1_mI2C_CLK_DIV[15] = DFFEAS(H1_mI2C_CLK_DIV[15]_lut_out, GLOBAL(OSC_50), KEY[1], , , , , H1L28, );


--H1L24 is I2C_CCD_Config:u7|LessThan~301 at LC_X27_Y7_N2
--operation mode is normal

H1L24 = !H1_mI2C_CLK_DIV[14] & !H1_mI2C_CLK_DIV[15] & !H1_mI2C_CLK_DIV[13] & !H1_mI2C_CLK_DIV[12];


--H1_mI2C_CLK_DIV[2] is I2C_CCD_Config:u7|mI2C_CLK_DIV[2] at LC_X27_Y9_N4
--operation mode is arithmetic

H1_mI2C_CLK_DIV[2]_lut_out = H1_mI2C_CLK_DIV[2] $ !H1L35;
H1_mI2C_CLK_DIV[2] = DFFEAS(H1_mI2C_CLK_DIV[2]_lut_out, GLOBAL(OSC_50), KEY[1], , , , , H1L28, );

--H1L38 is I2C_CCD_Config:u7|mI2C_CLK_DIV[2]~240 at LC_X27_Y9_N4
--operation mode is arithmetic

H1L38 = CARRY(H1_mI2C_CLK_DIV[2] & !H1L36);


--H1_mI2C_CLK_DIV[3] is I2C_CCD_Config:u7|mI2C_CLK_DIV[3] at LC_X27_Y9_N5
--operation mode is arithmetic

H1_mI2C_CLK_DIV[3]_carry_eqn = H1L38;
H1_mI2C_CLK_DIV[3]_lut_out = H1_mI2C_CLK_DIV[3] $ H1_mI2C_CLK_DIV[3]_carry_eqn;
H1_mI2C_CLK_DIV[3] = DFFEAS(H1_mI2C_CLK_DIV[3]_lut_out, GLOBAL(OSC_50), KEY[1], , , , , H1L28, );

--H1L40 is I2C_CCD_Config:u7|mI2C_CLK_DIV[3]~244 at LC_X27_Y9_N5
--operation mode is arithmetic

H1L40_cout_0 = !H1L38 # !H1_mI2C_CLK_DIV[3];
H1L40 = CARRY(H1L40_cout_0);

--H1L41 is I2C_CCD_Config:u7|mI2C_CLK_DIV[3]~244COUT1_305 at LC_X27_Y9_N5
--operation mode is arithmetic

H1L41_cout_1 = !H1L38 # !H1_mI2C_CLK_DIV[3];
H1L41 = CARRY(H1L41_cout_1);


--H1_mI2C_CLK_DIV[4] is I2C_CCD_Config:u7|mI2C_CLK_DIV[4] at LC_X27_Y9_N6
--operation mode is arithmetic

H1_mI2C_CLK_DIV[4]_carry_eqn = (!H1L38 & H1L40) # (H1L38 & H1L41);
H1_mI2C_CLK_DIV[4]_lut_out = H1_mI2C_CLK_DIV[4] $ (!H1_mI2C_CLK_DIV[4]_carry_eqn);
H1_mI2C_CLK_DIV[4] = DFFEAS(H1_mI2C_CLK_DIV[4]_lut_out, GLOBAL(OSC_50), KEY[1], , , , , H1L28, );

--H1L43 is I2C_CCD_Config:u7|mI2C_CLK_DIV[4]~248 at LC_X27_Y9_N6
--operation mode is arithmetic

H1L43_cout_0 = H1_mI2C_CLK_DIV[4] & (!H1L40);
H1L43 = CARRY(H1L43_cout_0);

--H1L44 is I2C_CCD_Config:u7|mI2C_CLK_DIV[4]~248COUT1_307 at LC_X27_Y9_N6
--operation mode is arithmetic

H1L44_cout_1 = H1_mI2C_CLK_DIV[4] & (!H1L41);
H1L44 = CARRY(H1L44_cout_1);


--H1_mI2C_CLK_DIV[5] is I2C_CCD_Config:u7|mI2C_CLK_DIV[5] at LC_X27_Y9_N7
--operation mode is arithmetic

H1_mI2C_CLK_DIV[5]_carry_eqn = (!H1L38 & H1L43) # (H1L38 & H1L44);
H1_mI2C_CLK_DIV[5]_lut_out = H1_mI2C_CLK_DIV[5] $ (H1_mI2C_CLK_DIV[5]_carry_eqn);
H1_mI2C_CLK_DIV[5] = DFFEAS(H1_mI2C_CLK_DIV[5]_lut_out, GLOBAL(OSC_50), KEY[1], , , , , H1L28, );

--H1L46 is I2C_CCD_Config:u7|mI2C_CLK_DIV[5]~252 at LC_X27_Y9_N7
--operation mode is arithmetic

H1L46_cout_0 = !H1L43 # !H1_mI2C_CLK_DIV[5];
H1L46 = CARRY(H1L46_cout_0);

--H1L47 is I2C_CCD_Config:u7|mI2C_CLK_DIV[5]~252COUT1_309 at LC_X27_Y9_N7
--operation mode is arithmetic

H1L47_cout_1 = !H1L44 # !H1_mI2C_CLK_DIV[5];
H1L47 = CARRY(H1L47_cout_1);


--H1L25 is I2C_CCD_Config:u7|LessThan~302 at LC_X27_Y9_N1
--operation mode is normal

H1L25 = !H1_mI2C_CLK_DIV[4] & !H1_mI2C_CLK_DIV[2] & !H1_mI2C_CLK_DIV[5] & !H1_mI2C_CLK_DIV[3];


--H1_mI2C_CLK_DIV[6] is I2C_CCD_Config:u7|mI2C_CLK_DIV[6] at LC_X27_Y9_N8
--operation mode is arithmetic

H1_mI2C_CLK_DIV[6]_carry_eqn = (!H1L38 & H1L46) # (H1L38 & H1L47);
H1_mI2C_CLK_DIV[6]_lut_out = H1_mI2C_CLK_DIV[6] $ !H1_mI2C_CLK_DIV[6]_carry_eqn;
H1_mI2C_CLK_DIV[6] = DFFEAS(H1_mI2C_CLK_DIV[6]_lut_out, GLOBAL(OSC_50), KEY[1], , , , , H1L28, );

--H1L49 is I2C_CCD_Config:u7|mI2C_CLK_DIV[6]~256 at LC_X27_Y9_N8
--operation mode is arithmetic

H1L49_cout_0 = H1_mI2C_CLK_DIV[6] & !H1L46;
H1L49 = CARRY(H1L49_cout_0);

--H1L50 is I2C_CCD_Config:u7|mI2C_CLK_DIV[6]~256COUT1_311 at LC_X27_Y9_N8
--operation mode is arithmetic

H1L50_cout_1 = H1_mI2C_CLK_DIV[6] & !H1L47;
H1L50 = CARRY(H1L50_cout_1);


--H1_mI2C_CLK_DIV[7] is I2C_CCD_Config:u7|mI2C_CLK_DIV[7] at LC_X27_Y9_N9
--operation mode is arithmetic

H1_mI2C_CLK_DIV[7]_carry_eqn = (!H1L38 & H1L49) # (H1L38 & H1L50);
H1_mI2C_CLK_DIV[7]_lut_out = H1_mI2C_CLK_DIV[7] $ (H1_mI2C_CLK_DIV[7]_carry_eqn);
H1_mI2C_CLK_DIV[7] = DFFEAS(H1_mI2C_CLK_DIV[7]_lut_out, GLOBAL(OSC_50), KEY[1], , , , , H1L28, );

--H1L52 is I2C_CCD_Config:u7|mI2C_CLK_DIV[7]~260 at LC_X27_Y9_N9
--operation mode is arithmetic

H1L52 = CARRY(!H1L50 # !H1_mI2C_CLK_DIV[7]);


--H1_mI2C_CLK_DIV[8] is I2C_CCD_Config:u7|mI2C_CLK_DIV[8] at LC_X27_Y8_N0
--operation mode is arithmetic

H1_mI2C_CLK_DIV[8]_carry_eqn = H1L52;
H1_mI2C_CLK_DIV[8]_lut_out = H1_mI2C_CLK_DIV[8] $ !H1_mI2C_CLK_DIV[8]_carry_eqn;
H1_mI2C_CLK_DIV[8] = DFFEAS(H1_mI2C_CLK_DIV[8]_lut_out, GLOBAL(OSC_50), KEY[1], , , , , H1L28, );

--H1L54 is I2C_CCD_Config:u7|mI2C_CLK_DIV[8]~264 at LC_X27_Y8_N0
--operation mode is arithmetic

H1L54_cout_0 = H1_mI2C_CLK_DIV[8] & !H1L52;
H1L54 = CARRY(H1L54_cout_0);

--H1L55 is I2C_CCD_Config:u7|mI2C_CLK_DIV[8]~264COUT1_313 at LC_X27_Y8_N0
--operation mode is arithmetic

H1L55_cout_1 = H1_mI2C_CLK_DIV[8] & !H1L52;
H1L55 = CARRY(H1L55_cout_1);


--H1L26 is I2C_CCD_Config:u7|LessThan~303 at LC_X27_Y8_N9
--operation mode is normal

H1L26 = H1L25 # !H1_mI2C_CLK_DIV[8] # !H1_mI2C_CLK_DIV[6] # !H1_mI2C_CLK_DIV[7];


--H1_mI2C_CLK_DIV[9] is I2C_CCD_Config:u7|mI2C_CLK_DIV[9] at LC_X27_Y8_N1
--operation mode is arithmetic

H1_mI2C_CLK_DIV[9]_carry_eqn = (!H1L52 & H1L54) # (H1L52 & H1L55);
H1_mI2C_CLK_DIV[9]_lut_out = H1_mI2C_CLK_DIV[9] $ (H1_mI2C_CLK_DIV[9]_carry_eqn);
H1_mI2C_CLK_DIV[9] = DFFEAS(H1_mI2C_CLK_DIV[9]_lut_out, GLOBAL(OSC_50), KEY[1], , , , , H1L28, );

--H1L57 is I2C_CCD_Config:u7|mI2C_CLK_DIV[9]~268 at LC_X27_Y8_N1
--operation mode is arithmetic

H1L57_cout_0 = !H1L54 # !H1_mI2C_CLK_DIV[9];
H1L57 = CARRY(H1L57_cout_0);

--H1L58 is I2C_CCD_Config:u7|mI2C_CLK_DIV[9]~268COUT1_315 at LC_X27_Y8_N1
--operation mode is arithmetic

H1L58_cout_1 = !H1L55 # !H1_mI2C_CLK_DIV[9];
H1L58 = CARRY(H1L58_cout_1);


--H1_mI2C_CLK_DIV[10] is I2C_CCD_Config:u7|mI2C_CLK_DIV[10] at LC_X27_Y8_N2
--operation mode is arithmetic

H1_mI2C_CLK_DIV[10]_carry_eqn = (!H1L52 & H1L57) # (H1L52 & H1L58);
H1_mI2C_CLK_DIV[10]_lut_out = H1_mI2C_CLK_DIV[10] $ (!H1_mI2C_CLK_DIV[10]_carry_eqn);
H1_mI2C_CLK_DIV[10] = DFFEAS(H1_mI2C_CLK_DIV[10]_lut_out, GLOBAL(OSC_50), KEY[1], , , , , H1L28, );

--H1L60 is I2C_CCD_Config:u7|mI2C_CLK_DIV[10]~272 at LC_X27_Y8_N2
--operation mode is arithmetic

H1L60_cout_0 = H1_mI2C_CLK_DIV[10] & (!H1L57);
H1L60 = CARRY(H1L60_cout_0);

--H1L61 is I2C_CCD_Config:u7|mI2C_CLK_DIV[10]~272COUT1_317 at LC_X27_Y8_N2
--operation mode is arithmetic

H1L61_cout_1 = H1_mI2C_CLK_DIV[10] & (!H1L58);
H1L61 = CARRY(H1L61_cout_1);


--H1L27 is I2C_CCD_Config:u7|LessThan~304 at LC_X28_Y8_N2
--operation mode is normal

H1L27 = !H1_mI2C_CLK_DIV[10] & (!H1_mI2C_CLK_DIV[9]);


--H1_mI2C_CLK_DIV[11] is I2C_CCD_Config:u7|mI2C_CLK_DIV[11] at LC_X27_Y8_N3
--operation mode is arithmetic

H1_mI2C_CLK_DIV[11]_carry_eqn = (!H1L52 & H1L60) # (H1L52 & H1L61);
H1_mI2C_CLK_DIV[11]_lut_out = H1_mI2C_CLK_DIV[11] $ H1_mI2C_CLK_DIV[11]_carry_eqn;
H1_mI2C_CLK_DIV[11] = DFFEAS(H1_mI2C_CLK_DIV[11]_lut_out, GLOBAL(OSC_50), KEY[1], , , , , H1L28, );

--H1L63 is I2C_CCD_Config:u7|mI2C_CLK_DIV[11]~276 at LC_X27_Y8_N3
--operation mode is arithmetic

H1L63_cout_0 = !H1L60 # !H1_mI2C_CLK_DIV[11];
H1L63 = CARRY(H1L63_cout_0);

--H1L64 is I2C_CCD_Config:u7|mI2C_CLK_DIV[11]~276COUT1_319 at LC_X27_Y8_N3
--operation mode is arithmetic

H1L64_cout_1 = !H1L61 # !H1_mI2C_CLK_DIV[11];
H1L64 = CARRY(H1L64_cout_1);


--H1L28 is I2C_CCD_Config:u7|LessThan~305 at LC_X27_Y8_N8
--operation mode is normal

H1L28 = H1_mI2C_CLK_DIV[11] & (!H1L27 # !H1L26) # !H1L24;


--MB1L16 is I2C_CCD_Config:u7|I2C_Controller:u0|SCLK~145 at LC_X11_Y5_N8
--operation mode is normal

MB1L16 = MB1L42Q & (MB1L49Q $ !MB1L45Q);


--MB1L17 is I2C_CCD_Config:u7|I2C_Controller:u0|SCLK~146 at LC_X11_Y5_N7
--operation mode is normal

MB1L17 = MB1L16 & (MB1L49Q & (MB1L52Q) # !MB1L49Q & !MB1L39Q & !MB1L52Q);


--MB1L36 is I2C_CCD_Config:u7|I2C_Controller:u0|SD[15]~777 at LC_X12_Y6_N2
--operation mode is normal

MB1L36 = !MB1L45Q & !MB1L42Q & !MB1L49Q & !MB1L52Q;


--MB1L18 is I2C_CCD_Config:u7|I2C_Controller:u0|SCLK~147 at LC_X12_Y5_N3
--operation mode is normal

MB1L18 = MB1L39Q & (MB1L17) # !MB1L39Q & MB1L36;


--MB1L55 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1072 at LC_X13_Y5_N6
--operation mode is normal

MB1L55 = !MB1L49Q & !MB1L39Q & !MB1L42Q & !MB1L45Q;


--MB1_SD[9] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[9] at LC_X12_Y6_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

MB1_SD[9]_lut_out = GND;
MB1_SD[9] = DFFEAS(MB1_SD[9]_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), VCC, , MB1L35, H1_mI2C_DATA[9], , , VCC);


--MB1L56 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1073 at LC_X12_Y6_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

MB1_SD[8]_qfbk = MB1_SD[8];
MB1L56 = MB1L49Q & (MB1L39Q) # !MB1L49Q & (MB1L39Q & (MB1_SD[8]_qfbk) # !MB1L39Q & MB1_SD[9]);

--MB1_SD[8] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[8] at LC_X12_Y6_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

MB1_SD[8] = DFFEAS(MB1L56, GLOBAL(H1_mI2C_CTRL_CLK), VCC, , MB1L35, H1_mI2C_DATA[8], , , VCC);


--MB1_SD[1] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[1] at LC_X12_Y6_N3
--operation mode is normal

MB1_SD[1]_lut_out = H1_mI2C_DATA[1];
MB1_SD[1] = DFFEAS(MB1_SD[1]_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), VCC, , MB1L35, , , , );


--MB1L57 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1074 at LC_X12_Y6_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

MB1_SD[2]_qfbk = MB1_SD[2];
MB1L57 = MB1L49Q & (MB1L56 & (MB1_SD[1]) # !MB1L56 & MB1_SD[2]_qfbk) # !MB1L49Q & MB1L56;

--MB1_SD[2] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[2] at LC_X12_Y6_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

MB1_SD[2] = DFFEAS(MB1L57, GLOBAL(H1_mI2C_CTRL_CLK), VCC, , MB1L35, H1_mI2C_DATA[2], , , VCC);


--MB1_SD[7] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[7] at LC_X12_Y6_N7
--operation mode is normal

MB1_SD[7]_lut_out = H1_mI2C_DATA[7];
MB1_SD[7] = DFFEAS(MB1_SD[7]_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), VCC, , MB1L35, , , , );


--MB1L58 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1075 at LC_X12_Y6_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

MB1_SD[0]_qfbk = MB1_SD[0];
MB1L58 = MB1L49Q & (MB1_SD[0]_qfbk # MB1L39Q) # !MB1L49Q & (MB1_SD[7] # !MB1L39Q);

--MB1_SD[0] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[0] at LC_X12_Y6_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

MB1_SD[0] = DFFEAS(MB1L58, GLOBAL(H1_mI2C_CTRL_CLK), VCC, , MB1L35, H1_mI2C_DATA[0], , , VCC);


--MB1_SD[11] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[11] at LC_X11_Y7_N1
--operation mode is normal

MB1_SD[11]_lut_out = H1_mI2C_DATA[11];
MB1_SD[11] = DFFEAS(MB1_SD[11]_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), VCC, , MB1L35, , , , );


--MB1L59 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1076 at LC_X11_Y6_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

MB1_SD[10]_qfbk = MB1_SD[10];
MB1L59 = MB1L39Q & (MB1_SD[10]_qfbk # MB1L49Q) # !MB1L39Q & MB1_SD[11] & (!MB1L49Q);

--MB1_SD[10] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[10] at LC_X11_Y6_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

MB1_SD[10] = DFFEAS(MB1L59, GLOBAL(H1_mI2C_CTRL_CLK), VCC, , MB1L35, H1_mI2C_DATA[10], , , VCC);


--MB1_SD[3] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[3] at LC_X9_Y6_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

MB1_SD[3]_lut_out = GND;
MB1_SD[3] = DFFEAS(MB1_SD[3]_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), VCC, , MB1L35, H1_mI2C_DATA[3], , , VCC);


--MB1L60 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1077 at LC_X11_Y6_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

MB1_SD[4]_qfbk = MB1_SD[4];
MB1L60 = MB1L49Q & (MB1L59 & (MB1_SD[3]) # !MB1L59 & MB1_SD[4]_qfbk) # !MB1L49Q & MB1L59;

--MB1_SD[4] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[4] at LC_X11_Y6_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

MB1_SD[4] = DFFEAS(MB1L60, GLOBAL(H1_mI2C_CTRL_CLK), VCC, , MB1L35, H1_mI2C_DATA[4], , , VCC);


--MB1L61 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1078 at LC_X11_Y6_N0
--operation mode is normal

MB1L61 = MB1L42Q & (MB1L45Q) # !MB1L42Q & (MB1L45Q & MB1L58 # !MB1L45Q & (MB1L60));


--MB1_SD[6] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[6] at LC_X12_Y7_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

MB1_SD[6]_lut_out = GND;
MB1_SD[6] = DFFEAS(MB1_SD[6]_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), VCC, , MB1L35, H1_mI2C_DATA[6], , , VCC);


--MB1L62 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1079 at LC_X12_Y7_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

MB1_SD[5]_qfbk = MB1_SD[5];
MB1L62 = MB1L39Q & MB1_SD[5]_qfbk # !MB1L39Q & (MB1_SD[6]);

--MB1_SD[5] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[5] at LC_X12_Y7_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

MB1_SD[5] = DFFEAS(MB1L62, GLOBAL(H1_mI2C_CTRL_CLK), VCC, , MB1L35, H1_mI2C_DATA[5], , , VCC);


--MB1L63 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1080 at LC_X11_Y6_N7
--operation mode is normal

MB1L63 = MB1L49Q & (!MB1L20Q & MB1L39Q) # !MB1L49Q & MB1L62;


--MB1L64 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1081 at LC_X11_Y6_N8
--operation mode is normal

MB1L64 = MB1L42Q & (MB1L61 & MB1L63 # !MB1L61 & (MB1L57)) # !MB1L42Q & (MB1L61);


--MB1L65 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1082 at LC_X13_Y5_N5
--operation mode is normal

MB1L65 = !MB1L39Q & !MB1L42Q;


--MB1L66 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1083 at LC_X11_Y6_N5
--operation mode is normal

MB1L66 = MB1L42Q & (MB1L39Q # !MB1L20Q) # !MB1L42Q & !MB1L39Q;


--MB1L67 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1084 at LC_X11_Y6_N2
--operation mode is normal

MB1L67 = MB1L49Q & (MB1L45Q # MB1L39Q) # !MB1L49Q & !MB1L45Q & (MB1L66);


--MB1_SD[13] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[13] at LC_X12_Y6_N8
--operation mode is normal

MB1_SD[13]_lut_out = H1_mI2C_DATA[13];
MB1_SD[13] = DFFEAS(MB1_SD[13]_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), VCC, , MB1L35, , , , );


--MB1L68 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1085 at LC_X12_Y6_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

MB1_SD[15]_qfbk = MB1_SD[15];
MB1L68 = MB1L42Q & (MB1L39Q & (MB1_SD[15]_qfbk) # !MB1L39Q & MB1_SD[13]) # !MB1L42Q & (MB1_SD[15]_qfbk);

--MB1_SD[15] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[15] at LC_X12_Y6_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

MB1_SD[15] = DFFEAS(MB1L68, GLOBAL(H1_mI2C_CTRL_CLK), VCC, , MB1L35, H1_mI2C_DATA[15], , , VCC);


--MB1L69 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1086 at LC_X11_Y6_N1
--operation mode is normal

MB1L69 = MB1L67 & (MB1L68 # !MB1L45Q) # !MB1L67 & !MB1L65 & (MB1L45Q);


--MB1L70 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1087 at LC_X11_Y6_N9
--operation mode is normal

MB1L70 = MB1L52Q & (MB1L64 # MB1L53Q) # !MB1L52Q & MB1L69 & (!MB1L53Q);


--J1_Cont_DIV[0] is SEG7_Driver:u8|Cont_DIV[0] at LC_X7_Y16_N4
--operation mode is arithmetic

J1_Cont_DIV[0]_lut_out = !J1_Cont_DIV[0];
J1_Cont_DIV[0] = DFFEAS(J1_Cont_DIV[0]_lut_out, GLOBAL(OSC_50), KEY[0], , , , , J1L102, );

--J1L3 is SEG7_Driver:u8|Cont_DIV[0]~546 at LC_X7_Y16_N4
--operation mode is arithmetic

J1L3 = CARRY(J1_Cont_DIV[0]);


--DB6_safe_q[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[8] at LC_X16_Y14_N8
--operation mode is normal

DB6_safe_q[8]_carry_eqn = (!DB6L14 & DB6L24) # (DB6L14 & DB6L25);
DB6_safe_q[8]_lut_out = DB6_safe_q[8] $ (W3L2 & !DB6_safe_q[8]_carry_eqn);
DB6_safe_q[8] = DFFEAS(DB6_safe_q[8]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--X18_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[8] at LC_X15_Y17_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X18_dffe5a[8]_lut_out = GND;
X18_dffe5a[8] = DFFEAS(X18_dffe5a[8]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , JB3_dffe13a[8], , , VCC);


--DB3_safe_q[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[8] at LC_X20_Y5_N8
--operation mode is normal

DB3_safe_q[8]_carry_eqn = (!DB3L14 & DB3L24) # (DB3L14 & DB3L25);
DB3_safe_q[8]_lut_out = DB3_safe_q[8] $ (!DB3_safe_q[8]_carry_eqn & W2L1);
DB3_safe_q[8] = DFFEAS(DB3_safe_q[8]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--X9_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[8] at LC_X19_Y7_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X9_dffe5a[8]_lut_out = GND;
X9_dffe5a[8] = DFFEAS(X9_dffe5a[8]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , HB2_dffe9a[8], , , VCC);


--X8L29 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[7]~210 at LC_X20_Y6_N7
--operation mode is arithmetic

X8L29_carry_eqn = (!X8L17 & X8L24) # (X8L17 & X8L25);
X8L29 = X9_dffe5a[7] $ DB3_safe_q[7] $ !X8L29_carry_eqn;

--X8_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[7] at LC_X20_Y6_N7
--operation mode is arithmetic

X8_dffe5a[7] = DFFEAS(X8L29, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--X8L27 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[7]~167 at LC_X20_Y6_N7
--operation mode is arithmetic

X8L27_cout_0 = X9_dffe5a[7] & DB3_safe_q[7] & !X8L24 # !X9_dffe5a[7] & (DB3_safe_q[7] # !X8L24);
X8L27 = CARRY(X8L27_cout_0);

--X8L28 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[7]~167COUT1_232 at LC_X20_Y6_N7
--operation mode is arithmetic

X8L28_cout_1 = X9_dffe5a[7] & DB3_safe_q[7] & !X8L25 # !X9_dffe5a[7] & (DB3_safe_q[7] # !X8L25);
X8L28 = CARRY(X8L28_cout_1);


--DB1_safe_q[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[8] at LC_X10_Y12_N8
--operation mode is normal

DB1_safe_q[8]_carry_eqn = (!DB1L14 & DB1L24) # (DB1L14 & DB1L25);
DB1_safe_q[8]_lut_out = DB1_safe_q[8] $ (W1L1 & !DB1_safe_q[8]_carry_eqn);
DB1_safe_q[8] = DFFEAS(DB1_safe_q[8]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--X3_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[8] at LC_X11_Y14_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X3_dffe5a[8]_lut_out = GND;
X3_dffe5a[8] = DFFEAS(X3_dffe5a[8]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , HB1_dffe9a[8], , , VCC);


--X2L29 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[7]~210 at LC_X11_Y12_N7
--operation mode is arithmetic

X2L29_carry_eqn = (!X2L17 & X2L24) # (X2L17 & X2L25);
X2L29 = X3_dffe5a[7] $ DB1_safe_q[7] $ !X2L29_carry_eqn;

--X2_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[7] at LC_X11_Y12_N7
--operation mode is arithmetic

X2_dffe5a[7] = DFFEAS(X2L29, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--X2L27 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[7]~167 at LC_X11_Y12_N7
--operation mode is arithmetic

X2L27_cout_0 = X3_dffe5a[7] & DB1_safe_q[7] & !X2L24 # !X3_dffe5a[7] & (DB1_safe_q[7] # !X2L24);
X2L27 = CARRY(X2L27_cout_0);

--X2L28 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[7]~167COUT1_232 at LC_X11_Y12_N7
--operation mode is arithmetic

X2L28_cout_1 = X3_dffe5a[7] & DB1_safe_q[7] & !X2L25 # !X3_dffe5a[7] & (DB1_safe_q[7] # !X2L25);
X2L28 = CARRY(X2L28_cout_1);


--DB8_safe_q[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[8] at LC_X15_Y11_N8
--operation mode is normal

DB8_safe_q[8]_carry_eqn = (!DB8L14 & DB8L24) # (DB8L14 & DB8L25);
DB8_safe_q[8]_lut_out = DB8_safe_q[8] $ (W4L2 & !DB8_safe_q[8]_carry_eqn);
DB8_safe_q[8] = DFFEAS(DB8_safe_q[8]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--X24_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[8] at LC_X13_Y13_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X24_dffe5a[8]_lut_out = GND;
X24_dffe5a[8] = DFFEAS(X24_dffe5a[8]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , JB4_dffe13a[8], , , VCC);


--DB8_safe_q[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[2] at LC_X15_Y11_N2
--operation mode is arithmetic

DB8_safe_q[2]_lut_out = DB8_safe_q[2] $ (W4L2 & !DB8L5);
DB8_safe_q[2] = DFFEAS(DB8_safe_q[2]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--DB8L8 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella2~COUT at LC_X15_Y11_N2
--operation mode is arithmetic

DB8L8_cout_0 = DB8_safe_q[2] & (!DB8L5);
DB8L8 = CARRY(DB8L8_cout_0);

--DB8L9 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella2~COUTCOUT1_5 at LC_X15_Y11_N2
--operation mode is arithmetic

DB8L9_cout_1 = DB8_safe_q[2] & (!DB8L6);
DB8L9 = CARRY(DB8L9_cout_1);


--X24_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[2] at LC_X13_Y12_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X24_dffe5a[2]_lut_out = GND;
X24_dffe5a[2] = DFFEAS(X24_dffe5a[2]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , BB8_xor2, , , VCC);


--DB8_safe_q[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[3] at LC_X15_Y11_N3
--operation mode is arithmetic

DB8_safe_q[3]_lut_out = DB8_safe_q[3] $ (W4L2 & DB8L8);
DB8_safe_q[3] = DFFEAS(DB8_safe_q[3]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--DB8L11 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella3~COUT at LC_X15_Y11_N3
--operation mode is arithmetic

DB8L11_cout_0 = !DB8L8 # !DB8_safe_q[3];
DB8L11 = CARRY(DB8L11_cout_0);

--DB8L12 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella3~COUTCOUT1_3 at LC_X15_Y11_N3
--operation mode is arithmetic

DB8L12_cout_1 = !DB8L9 # !DB8_safe_q[3];
DB8L12 = CARRY(DB8L12_cout_1);


--X24_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[3] at LC_X13_Y11_N2
--operation mode is normal

X24_dffe5a[3]_lut_out = JB4_dffe13a[4] $ BB8_xor5 $ JB4_dffe13a[3];
X24_dffe5a[3] = DFFEAS(X24_dffe5a[3]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--DB8_safe_q[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[0] at LC_X15_Y11_N0
--operation mode is arithmetic

DB8_safe_q[0]_lut_out = W4L2 $ DB8_safe_q[0];
DB8_safe_q[0] = DFFEAS(DB8_safe_q[0]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--DB8L2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella0~COUT at LC_X15_Y11_N0
--operation mode is arithmetic

DB8L2_cout_0 = DB8_safe_q[0];
DB8L2 = CARRY(DB8L2_cout_0);

--DB8L3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella0~COUTCOUT1_6 at LC_X15_Y11_N0
--operation mode is arithmetic

DB8L3_cout_1 = DB8_safe_q[0];
DB8L3 = CARRY(DB8L3_cout_1);


--X24_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[0] at LC_X13_Y11_N3
--operation mode is normal

X24_dffe5a[0]_lut_out = JB4_dffe13a[1] $ JB4_dffe13a[0] $ (BB8_xor2);
X24_dffe5a[0] = DFFEAS(X24_dffe5a[0]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--DB8_safe_q[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[1] at LC_X15_Y11_N1
--operation mode is arithmetic

DB8_safe_q[1]_lut_out = DB8_safe_q[1] $ (W4L2 & DB8L2);
DB8_safe_q[1] = DFFEAS(DB8_safe_q[1]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--DB8L5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella1~COUT at LC_X15_Y11_N1
--operation mode is arithmetic

DB8L5_cout_0 = !DB8L2 # !DB8_safe_q[1];
DB8L5 = CARRY(DB8L5_cout_0);

--DB8L6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella1~COUTCOUT1_5 at LC_X15_Y11_N1
--operation mode is arithmetic

DB8L6_cout_1 = !DB8L3 # !DB8_safe_q[1];
DB8L6 = CARRY(DB8L6_cout_1);


--X24_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[1] at LC_X14_Y11_N9
--operation mode is normal

X24_dffe5a[1]_lut_out = JB4_dffe13a[1] $ (BB8_xor2);
X24_dffe5a[1] = DFFEAS(X24_dffe5a[1]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--DB8_safe_q[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[4] at LC_X15_Y11_N4
--operation mode is arithmetic

DB8_safe_q[4]_lut_out = DB8_safe_q[4] $ (W4L2 & !DB8L11);
DB8_safe_q[4] = DFFEAS(DB8_safe_q[4]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--DB8L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella4~COUT at LC_X15_Y11_N4
--operation mode is arithmetic

DB8L14 = DB8L15;


--X24_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[4] at LC_X13_Y11_N1
--operation mode is normal

X24_dffe5a[4]_lut_out = JB4_dffe13a[4] $ (BB8_xor5);
X24_dffe5a[4] = DFFEAS(X24_dffe5a[4]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--DB8_safe_q[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[5] at LC_X15_Y11_N5
--operation mode is arithmetic

DB8_safe_q[5]_carry_eqn = (!DB8L14 & GND) # (DB8L14 & VCC);
DB8_safe_q[5]_lut_out = DB8_safe_q[5] $ (W4L2 & DB8_safe_q[5]_carry_eqn);
DB8_safe_q[5] = DFFEAS(DB8_safe_q[5]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--DB8L18 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella5~COUT at LC_X15_Y11_N5
--operation mode is arithmetic

DB8L18_cout_0 = !DB8L14 # !DB8_safe_q[5];
DB8L18 = CARRY(DB8L18_cout_0);

--DB8L19 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella5~COUTCOUT1_5 at LC_X15_Y11_N5
--operation mode is arithmetic

DB8L19_cout_1 = !DB8L14 # !DB8_safe_q[5];
DB8L19 = CARRY(DB8L19_cout_1);


--X24_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[5] at LC_X21_Y14_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X24_dffe5a[5]_lut_out = GND;
X24_dffe5a[5] = DFFEAS(X24_dffe5a[5]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , BB8_xor5, , , VCC);


--DB8_safe_q[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[6] at LC_X15_Y11_N6
--operation mode is arithmetic

DB8_safe_q[6]_carry_eqn = (!DB8L14 & DB8L18) # (DB8L14 & DB8L19);
DB8_safe_q[6]_lut_out = DB8_safe_q[6] $ (W4L2 & !DB8_safe_q[6]_carry_eqn);
DB8_safe_q[6] = DFFEAS(DB8_safe_q[6]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--DB8L21 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella6~COUT at LC_X15_Y11_N6
--operation mode is arithmetic

DB8L21_cout_0 = DB8_safe_q[6] & !DB8L18;
DB8L21 = CARRY(DB8L21_cout_0);

--DB8L22 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella6~COUTCOUT1_5 at LC_X15_Y11_N6
--operation mode is arithmetic

DB8L22_cout_1 = DB8_safe_q[6] & !DB8L19;
DB8L22 = CARRY(DB8L22_cout_1);


--X24_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[6] at LC_X13_Y11_N8
--operation mode is normal

X24_dffe5a[6]_lut_out = JB4_dffe13a[6] $ JB4_dffe13a[7] $ JB4_dffe13a[8];
X24_dffe5a[6] = DFFEAS(X24_dffe5a[6]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--DB8_safe_q[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[7] at LC_X15_Y11_N7
--operation mode is arithmetic

DB8_safe_q[7]_carry_eqn = (!DB8L14 & DB8L21) # (DB8L14 & DB8L22);
DB8_safe_q[7]_lut_out = DB8_safe_q[7] $ (W4L2 & DB8_safe_q[7]_carry_eqn);
DB8_safe_q[7] = DFFEAS(DB8_safe_q[7]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--DB8L24 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella7~COUT at LC_X15_Y11_N7
--operation mode is arithmetic

DB8L24_cout_0 = !DB8L21 # !DB8_safe_q[7];
DB8L24 = CARRY(DB8L24_cout_0);

--DB8L25 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella7~COUTCOUT1_5 at LC_X15_Y11_N7
--operation mode is arithmetic

DB8L25_cout_1 = !DB8L22 # !DB8_safe_q[7];
DB8L25 = CARRY(DB8L25_cout_1);


--X24_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[7] at LC_X13_Y11_N7
--operation mode is normal

X24_dffe5a[7]_lut_out = JB4_dffe13a[7] $ JB4_dffe13a[8];
X24_dffe5a[7] = DFFEAS(X24_dffe5a[7]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--DB7_safe_q[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[0] at LC_X27_Y1_N0
--operation mode is arithmetic

DB7_safe_q[0]_lut_out = DB7_safe_q[0] $ W4L1;
DB7_safe_q[0] = DFFEAS(DB7_safe_q[0]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--DB7L2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella0~COUT at LC_X27_Y1_N0
--operation mode is arithmetic

DB7L2_cout_0 = DB7_safe_q[0];
DB7L2 = CARRY(DB7L2_cout_0);

--DB7L3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella0~COUTCOUT1_5 at LC_X27_Y1_N0
--operation mode is arithmetic

DB7L3_cout_1 = DB7_safe_q[0];
DB7L3 = CARRY(DB7L3_cout_1);


--X21_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[0] at LC_X27_Y3_N8
--operation mode is normal

X21_dffe5a[0]_lut_out = BB7_xor2 $ HB4_dffe9a[1] $ (HB4_dffe9a[0]);
X21_dffe5a[0] = DFFEAS(X21_dffe5a[0]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--DB7_safe_q[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[1] at LC_X27_Y1_N1
--operation mode is arithmetic

DB7_safe_q[1]_lut_out = DB7_safe_q[1] $ (W4L1 & DB7L2);
DB7_safe_q[1] = DFFEAS(DB7_safe_q[1]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--DB7L5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella1~COUT at LC_X27_Y1_N1
--operation mode is arithmetic

DB7L5_cout_0 = !DB7L2 # !DB7_safe_q[1];
DB7L5 = CARRY(DB7L5_cout_0);

--DB7L6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella1~COUTCOUT1_5 at LC_X27_Y1_N1
--operation mode is arithmetic

DB7L6_cout_1 = !DB7L3 # !DB7_safe_q[1];
DB7L6 = CARRY(DB7L6_cout_1);


--X21_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[1] at LC_X27_Y2_N9
--operation mode is normal

X21_dffe5a[1]_lut_out = HB4_dffe9a[1] $ BB7_xor2;
X21_dffe5a[1] = DFFEAS(X21_dffe5a[1]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--DB7_safe_q[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[2] at LC_X27_Y1_N2
--operation mode is arithmetic

DB7_safe_q[2]_lut_out = DB7_safe_q[2] $ (W4L1 & !DB7L5);
DB7_safe_q[2] = DFFEAS(DB7_safe_q[2]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--DB7L8 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella2~COUT at LC_X27_Y1_N2
--operation mode is arithmetic

DB7L8_cout_0 = DB7_safe_q[2] & (!DB7L5);
DB7L8 = CARRY(DB7L8_cout_0);

--DB7L9 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella2~COUTCOUT1_5 at LC_X27_Y1_N2
--operation mode is arithmetic

DB7L9_cout_1 = DB7_safe_q[2] & (!DB7L6);
DB7L9 = CARRY(DB7L9_cout_1);


--X21_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[2] at LC_X27_Y3_N2
--operation mode is normal

X21_dffe5a[2]_lut_out = BB7_xor2;
X21_dffe5a[2] = DFFEAS(X21_dffe5a[2]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--DB7_safe_q[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[3] at LC_X27_Y1_N3
--operation mode is arithmetic

DB7_safe_q[3]_lut_out = DB7_safe_q[3] $ (W4L1 & DB7L8);
DB7_safe_q[3] = DFFEAS(DB7_safe_q[3]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--DB7L11 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella3~COUT at LC_X27_Y1_N3
--operation mode is arithmetic

DB7L11_cout_0 = !DB7L8 # !DB7_safe_q[3];
DB7L11 = CARRY(DB7L11_cout_0);

--DB7L12 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella3~COUTCOUT1_3 at LC_X27_Y1_N3
--operation mode is arithmetic

DB7L12_cout_1 = !DB7L9 # !DB7_safe_q[3];
DB7L12 = CARRY(DB7L12_cout_1);


--X21_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[3] at LC_X27_Y3_N4
--operation mode is normal

X21_dffe5a[3]_lut_out = BB7_xor5 $ HB4_dffe9a[4] $ HB4_dffe9a[3];
X21_dffe5a[3] = DFFEAS(X21_dffe5a[3]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--DB7_safe_q[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[4] at LC_X27_Y1_N4
--operation mode is arithmetic

DB7_safe_q[4]_lut_out = DB7_safe_q[4] $ (W4L1 & !DB7L11);
DB7_safe_q[4] = DFFEAS(DB7_safe_q[4]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--DB7L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella4~COUT at LC_X27_Y1_N4
--operation mode is arithmetic

DB7L14 = DB7L15;


--X21_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[4] at LC_X27_Y3_N3
--operation mode is normal

X21_dffe5a[4]_lut_out = HB4_dffe9a[4] $ BB7_xor5;
X21_dffe5a[4] = DFFEAS(X21_dffe5a[4]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--DB7_safe_q[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[5] at LC_X27_Y1_N5
--operation mode is arithmetic

DB7_safe_q[5]_carry_eqn = (!DB7L14 & GND) # (DB7L14 & VCC);
DB7_safe_q[5]_lut_out = DB7_safe_q[5] $ (W4L1 & DB7_safe_q[5]_carry_eqn);
DB7_safe_q[5] = DFFEAS(DB7_safe_q[5]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--DB7L18 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella5~COUT at LC_X27_Y1_N5
--operation mode is arithmetic

DB7L18_cout_0 = !DB7L14 # !DB7_safe_q[5];
DB7L18 = CARRY(DB7L18_cout_0);

--DB7L19 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella5~COUTCOUT1_5 at LC_X27_Y1_N5
--operation mode is arithmetic

DB7L19_cout_1 = !DB7L14 # !DB7_safe_q[5];
DB7L19 = CARRY(DB7L19_cout_1);


--X21_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[5] at LC_X27_Y4_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X21_dffe5a[5]_lut_out = GND;
X21_dffe5a[5] = DFFEAS(X21_dffe5a[5]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , BB7_xor5, , , VCC);


--DB7_safe_q[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[6] at LC_X27_Y1_N6
--operation mode is arithmetic

DB7_safe_q[6]_carry_eqn = (!DB7L14 & DB7L18) # (DB7L14 & DB7L19);
DB7_safe_q[6]_lut_out = DB7_safe_q[6] $ (W4L1 & !DB7_safe_q[6]_carry_eqn);
DB7_safe_q[6] = DFFEAS(DB7_safe_q[6]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--DB7L21 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella6~COUT at LC_X27_Y1_N6
--operation mode is arithmetic

DB7L21_cout_0 = DB7_safe_q[6] & (!DB7L18);
DB7L21 = CARRY(DB7L21_cout_0);

--DB7L22 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella6~COUTCOUT1_5 at LC_X27_Y1_N6
--operation mode is arithmetic

DB7L22_cout_1 = DB7_safe_q[6] & (!DB7L19);
DB7L22 = CARRY(DB7L22_cout_1);


--X21_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[6] at LC_X27_Y3_N7
--operation mode is normal

X21_dffe5a[6]_lut_out = HB4_dffe9a[7] $ HB4_dffe9a[8] $ HB4_dffe9a[6];
X21_dffe5a[6] = DFFEAS(X21_dffe5a[6]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--DB7_safe_q[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[7] at LC_X27_Y1_N7
--operation mode is arithmetic

DB7_safe_q[7]_carry_eqn = (!DB7L14 & DB7L21) # (DB7L14 & DB7L22);
DB7_safe_q[7]_lut_out = DB7_safe_q[7] $ (W4L1 & DB7_safe_q[7]_carry_eqn);
DB7_safe_q[7] = DFFEAS(DB7_safe_q[7]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--DB7L24 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella7~COUT at LC_X27_Y1_N7
--operation mode is arithmetic

DB7L24_cout_0 = !DB7L21 # !DB7_safe_q[7];
DB7L24 = CARRY(DB7L24_cout_0);

--DB7L25 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella7~COUTCOUT1_5 at LC_X27_Y1_N7
--operation mode is arithmetic

DB7L25_cout_1 = !DB7L22 # !DB7_safe_q[7];
DB7L25 = CARRY(DB7L25_cout_1);


--X21_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[7] at LC_X28_Y2_N2
--operation mode is normal

X21_dffe5a[7]_lut_out = HB4_dffe9a[7] $ (HB4_dffe9a[8]);
X21_dffe5a[7] = DFFEAS(X21_dffe5a[7]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--DB7_safe_q[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[8] at LC_X27_Y1_N8
--operation mode is normal

DB7_safe_q[8]_carry_eqn = (!DB7L14 & DB7L24) # (DB7L14 & DB7L25);
DB7_safe_q[8]_lut_out = DB7_safe_q[8] $ (W4L1 & !DB7_safe_q[8]_carry_eqn);
DB7_safe_q[8] = DFFEAS(DB7_safe_q[8]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--X21_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[8] at LC_X28_Y2_N4
--operation mode is normal

X21_dffe5a[8]_lut_out = HB4_dffe9a[8];
X21_dffe5a[8] = DFFEAS(X21_dffe5a[8]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--C1L89 is VGA_Controller:u1|always0~249 at LC_X26_Y12_N8
--operation mode is normal

C1L89 = C1_H_Cont[9] & (!C1_H_Cont[7] & C1L60 # !C1_H_Cont[8]) # !C1_H_Cont[9] & (C1_H_Cont[8] # C1_H_Cont[7] & !C1L60);


--C1L90 is VGA_Controller:u1|always0~250 at LC_X26_Y12_N6
--operation mode is normal

C1L90 = C1L89 & C1L131;


--DB6_safe_q[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[7] at LC_X16_Y14_N7
--operation mode is arithmetic

DB6_safe_q[7]_carry_eqn = (!DB6L14 & DB6L21) # (DB6L14 & DB6L22);
DB6_safe_q[7]_lut_out = DB6_safe_q[7] $ (W3L2 & DB6_safe_q[7]_carry_eqn);
DB6_safe_q[7] = DFFEAS(DB6_safe_q[7]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--DB6L24 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella7~COUT at LC_X16_Y14_N7
--operation mode is arithmetic

DB6L24_cout_0 = !DB6L21 # !DB6_safe_q[7];
DB6L24 = CARRY(DB6L24_cout_0);

--DB6L25 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella7~COUTCOUT1_5 at LC_X16_Y14_N7
--operation mode is arithmetic

DB6L25_cout_1 = !DB6L22 # !DB6_safe_q[7];
DB6L25 = CARRY(DB6L25_cout_1);


--X18_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[7] at LC_X15_Y15_N7
--operation mode is normal

X18_dffe5a[7]_lut_out = JB3_dffe13a[7] $ (JB3_dffe13a[8]);
X18_dffe5a[7] = DFFEAS(X18_dffe5a[7]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--DB6_safe_q[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[2] at LC_X16_Y14_N2
--operation mode is arithmetic

DB6_safe_q[2]_lut_out = DB6_safe_q[2] $ (W3L2 & !DB6L5);
DB6_safe_q[2] = DFFEAS(DB6_safe_q[2]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--DB6L8 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella2~COUT at LC_X16_Y14_N2
--operation mode is arithmetic

DB6L8_cout_0 = DB6_safe_q[2] & (!DB6L5);
DB6L8 = CARRY(DB6L8_cout_0);

--DB6L9 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella2~COUTCOUT1_5 at LC_X16_Y14_N2
--operation mode is arithmetic

DB6L9_cout_1 = DB6_safe_q[2] & (!DB6L6);
DB6L9 = CARRY(DB6L9_cout_1);


--X18_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[2] at LC_X14_Y16_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X18_dffe5a[2]_lut_out = GND;
X18_dffe5a[2] = DFFEAS(X18_dffe5a[2]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , BB6_xor2, , , VCC);


--DB6_safe_q[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[0] at LC_X16_Y14_N0
--operation mode is arithmetic

DB6_safe_q[0]_lut_out = DB6_safe_q[0] $ W3L2;
DB6_safe_q[0] = DFFEAS(DB6_safe_q[0]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--DB6L2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella0~COUT at LC_X16_Y14_N0
--operation mode is arithmetic

DB6L2_cout_0 = DB6_safe_q[0];
DB6L2 = CARRY(DB6L2_cout_0);

--DB6L3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella0~COUTCOUT1_6 at LC_X16_Y14_N0
--operation mode is arithmetic

DB6L3_cout_1 = DB6_safe_q[0];
DB6L3 = CARRY(DB6L3_cout_1);


--X18_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[0] at LC_X15_Y15_N8
--operation mode is normal

X18_dffe5a[0]_lut_out = JB3_dffe13a[1] $ BB6_xor2 $ JB3_dffe13a[0];
X18_dffe5a[0] = DFFEAS(X18_dffe5a[0]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--DB6_safe_q[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[1] at LC_X16_Y14_N1
--operation mode is arithmetic

DB6_safe_q[1]_lut_out = DB6_safe_q[1] $ (W3L2 & DB6L2);
DB6_safe_q[1] = DFFEAS(DB6_safe_q[1]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--DB6L5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella1~COUT at LC_X16_Y14_N1
--operation mode is arithmetic

DB6L5_cout_0 = !DB6L2 # !DB6_safe_q[1];
DB6L5 = CARRY(DB6L5_cout_0);

--DB6L6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella1~COUTCOUT1_5 at LC_X16_Y14_N1
--operation mode is arithmetic

DB6L6_cout_1 = !DB6L3 # !DB6_safe_q[1];
DB6L6 = CARRY(DB6L6_cout_1);


--X18_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[1] at LC_X15_Y14_N9
--operation mode is normal

X18_dffe5a[1]_lut_out = BB6_xor2 $ (JB3_dffe13a[1]);
X18_dffe5a[1] = DFFEAS(X18_dffe5a[1]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--DB6_safe_q[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[3] at LC_X16_Y14_N3
--operation mode is arithmetic

DB6_safe_q[3]_lut_out = DB6_safe_q[3] $ (W3L2 & DB6L8);
DB6_safe_q[3] = DFFEAS(DB6_safe_q[3]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--DB6L11 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella3~COUT at LC_X16_Y14_N3
--operation mode is arithmetic

DB6L11_cout_0 = !DB6L8 # !DB6_safe_q[3];
DB6L11 = CARRY(DB6L11_cout_0);

--DB6L12 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella3~COUTCOUT1_3 at LC_X16_Y14_N3
--operation mode is arithmetic

DB6L12_cout_1 = !DB6L9 # !DB6_safe_q[3];
DB6L12 = CARRY(DB6L12_cout_1);


--X18_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[3] at LC_X15_Y15_N4
--operation mode is normal

X18_dffe5a[3]_lut_out = JB3_dffe13a[4] $ JB3_dffe13a[3] $ (BB6_xor5);
X18_dffe5a[3] = DFFEAS(X18_dffe5a[3]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--DB6_safe_q[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[4] at LC_X16_Y14_N4
--operation mode is arithmetic

DB6_safe_q[4]_lut_out = DB6_safe_q[4] $ (W3L2 & !DB6L11);
DB6_safe_q[4] = DFFEAS(DB6_safe_q[4]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--DB6L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella4~COUT at LC_X16_Y14_N4
--operation mode is arithmetic

DB6L14 = DB6L15;


--X18_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[4] at LC_X15_Y15_N2
--operation mode is normal

X18_dffe5a[4]_lut_out = JB3_dffe13a[4] $ (BB6_xor5);
X18_dffe5a[4] = DFFEAS(X18_dffe5a[4]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--DB6_safe_q[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[5] at LC_X16_Y14_N5
--operation mode is arithmetic

DB6_safe_q[5]_carry_eqn = (!DB6L14 & GND) # (DB6L14 & VCC);
DB6_safe_q[5]_lut_out = DB6_safe_q[5] $ (W3L2 & DB6_safe_q[5]_carry_eqn);
DB6_safe_q[5] = DFFEAS(DB6_safe_q[5]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--DB6L18 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella5~COUT at LC_X16_Y14_N5
--operation mode is arithmetic

DB6L18_cout_0 = !DB6L14 # !DB6_safe_q[5];
DB6L18 = CARRY(DB6L18_cout_0);

--DB6L19 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella5~COUTCOUT1_5 at LC_X16_Y14_N5
--operation mode is arithmetic

DB6L19_cout_1 = !DB6L14 # !DB6_safe_q[5];
DB6L19 = CARRY(DB6L19_cout_1);


--X18_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[5] at LC_X13_Y16_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X18_dffe5a[5]_lut_out = GND;
X18_dffe5a[5] = DFFEAS(X18_dffe5a[5]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , BB6_xor5, , , VCC);


--DB6_safe_q[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[6] at LC_X16_Y14_N6
--operation mode is arithmetic

DB6_safe_q[6]_carry_eqn = (!DB6L14 & DB6L18) # (DB6L14 & DB6L19);
DB6_safe_q[6]_lut_out = DB6_safe_q[6] $ (W3L2 & !DB6_safe_q[6]_carry_eqn);
DB6_safe_q[6] = DFFEAS(DB6_safe_q[6]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--DB6L21 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella6~COUT at LC_X16_Y14_N6
--operation mode is arithmetic

DB6L21_cout_0 = DB6_safe_q[6] & (!DB6L18);
DB6L21 = CARRY(DB6L21_cout_0);

--DB6L22 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella6~COUTCOUT1_5 at LC_X16_Y14_N6
--operation mode is arithmetic

DB6L22_cout_1 = DB6_safe_q[6] & (!DB6L19);
DB6L22 = CARRY(DB6L22_cout_1);


--X18_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[6] at LC_X15_Y15_N1
--operation mode is normal

X18_dffe5a[6]_lut_out = JB3_dffe13a[7] $ JB3_dffe13a[6] $ JB3_dffe13a[8];
X18_dffe5a[6] = DFFEAS(X18_dffe5a[6]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--DB5_safe_q[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[0] at LC_X21_Y2_N0
--operation mode is arithmetic

DB5_safe_q[0]_lut_out = W3L1 $ DB5_safe_q[0];
DB5_safe_q[0] = DFFEAS(DB5_safe_q[0]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--DB5L2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella0~COUT at LC_X21_Y2_N0
--operation mode is arithmetic

DB5L2_cout_0 = DB5_safe_q[0];
DB5L2 = CARRY(DB5L2_cout_0);

--DB5L3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella0~COUTCOUT1_5 at LC_X21_Y2_N0
--operation mode is arithmetic

DB5L3_cout_1 = DB5_safe_q[0];
DB5L3 = CARRY(DB5L3_cout_1);


--X15_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[0] at LC_X19_Y2_N1
--operation mode is normal

X15_dffe5a[0]_lut_out = HB3_dffe9a[1] $ (BB5_xor2 $ HB3_dffe9a[0]);
X15_dffe5a[0] = DFFEAS(X15_dffe5a[0]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--DB5_safe_q[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[1] at LC_X21_Y2_N1
--operation mode is arithmetic

DB5_safe_q[1]_lut_out = DB5_safe_q[1] $ (W3L1 & DB5L2);
DB5_safe_q[1] = DFFEAS(DB5_safe_q[1]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--DB5L5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella1~COUT at LC_X21_Y2_N1
--operation mode is arithmetic

DB5L5_cout_0 = !DB5L2 # !DB5_safe_q[1];
DB5L5 = CARRY(DB5L5_cout_0);

--DB5L6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella1~COUTCOUT1_5 at LC_X21_Y2_N1
--operation mode is arithmetic

DB5L6_cout_1 = !DB5L3 # !DB5_safe_q[1];
DB5L6 = CARRY(DB5L6_cout_1);


--X15_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[1] at LC_X19_Y2_N6
--operation mode is normal

X15_dffe5a[1]_lut_out = BB5_xor2 $ (HB3_dffe9a[1]);
X15_dffe5a[1] = DFFEAS(X15_dffe5a[1]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--DB5_safe_q[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[2] at LC_X21_Y2_N2
--operation mode is arithmetic

DB5_safe_q[2]_lut_out = DB5_safe_q[2] $ (W3L1 & !DB5L5);
DB5_safe_q[2] = DFFEAS(DB5_safe_q[2]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--DB5L8 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella2~COUT at LC_X21_Y2_N2
--operation mode is arithmetic

DB5L8_cout_0 = DB5_safe_q[2] & !DB5L5;
DB5L8 = CARRY(DB5L8_cout_0);

--DB5L9 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella2~COUTCOUT1_5 at LC_X21_Y2_N2
--operation mode is arithmetic

DB5L9_cout_1 = DB5_safe_q[2] & !DB5L6;
DB5L9 = CARRY(DB5L9_cout_1);


--X15_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[2] at LC_X19_Y2_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X15_dffe5a[2]_lut_out = GND;
X15_dffe5a[2] = DFFEAS(X15_dffe5a[2]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , BB5_xor2, , , VCC);


--DB5_safe_q[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[3] at LC_X21_Y2_N3
--operation mode is arithmetic

DB5_safe_q[3]_lut_out = DB5_safe_q[3] $ (W3L1 & DB5L8);
DB5_safe_q[3] = DFFEAS(DB5_safe_q[3]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--DB5L11 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella3~COUT at LC_X21_Y2_N3
--operation mode is arithmetic

DB5L11_cout_0 = !DB5L8 # !DB5_safe_q[3];
DB5L11 = CARRY(DB5L11_cout_0);

--DB5L12 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella3~COUTCOUT1_3 at LC_X21_Y2_N3
--operation mode is arithmetic

DB5L12_cout_1 = !DB5L9 # !DB5_safe_q[3];
DB5L12 = CARRY(DB5L12_cout_1);


--X15_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[3] at LC_X19_Y2_N7
--operation mode is normal

X15_dffe5a[3]_lut_out = HB3_dffe9a[4] $ HB3_dffe9a[3] $ BB5_xor5;
X15_dffe5a[3] = DFFEAS(X15_dffe5a[3]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--DB5_safe_q[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[4] at LC_X21_Y2_N4
--operation mode is arithmetic

DB5_safe_q[4]_lut_out = DB5_safe_q[4] $ (W3L1 & !DB5L11);
DB5_safe_q[4] = DFFEAS(DB5_safe_q[4]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--DB5L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella4~COUT at LC_X21_Y2_N4
--operation mode is arithmetic

DB5L14 = DB5L15;


--X15_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[4] at LC_X19_Y3_N9
--operation mode is normal

X15_dffe5a[4]_lut_out = HB3_dffe9a[4] $ (BB5_xor5);
X15_dffe5a[4] = DFFEAS(X15_dffe5a[4]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--DB5_safe_q[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[5] at LC_X21_Y2_N5
--operation mode is arithmetic

DB5_safe_q[5]_carry_eqn = (!DB5L14 & GND) # (DB5L14 & VCC);
DB5_safe_q[5]_lut_out = DB5_safe_q[5] $ (W3L1 & DB5_safe_q[5]_carry_eqn);
DB5_safe_q[5] = DFFEAS(DB5_safe_q[5]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--DB5L18 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella5~COUT at LC_X21_Y2_N5
--operation mode is arithmetic

DB5L18_cout_0 = !DB5L14 # !DB5_safe_q[5];
DB5L18 = CARRY(DB5L18_cout_0);

--DB5L19 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella5~COUTCOUT1_5 at LC_X21_Y2_N5
--operation mode is arithmetic

DB5L19_cout_1 = !DB5L14 # !DB5_safe_q[5];
DB5L19 = CARRY(DB5L19_cout_1);


--X15_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[5] at LC_X19_Y3_N5
--operation mode is normal

X15_dffe5a[5]_lut_out = BB5_xor5;
X15_dffe5a[5] = DFFEAS(X15_dffe5a[5]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--DB5_safe_q[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[6] at LC_X21_Y2_N6
--operation mode is arithmetic

DB5_safe_q[6]_carry_eqn = (!DB5L14 & DB5L18) # (DB5L14 & DB5L19);
DB5_safe_q[6]_lut_out = DB5_safe_q[6] $ (W3L1 & !DB5_safe_q[6]_carry_eqn);
DB5_safe_q[6] = DFFEAS(DB5_safe_q[6]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--DB5L21 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella6~COUT at LC_X21_Y2_N6
--operation mode is arithmetic

DB5L21_cout_0 = DB5_safe_q[6] & !DB5L18;
DB5L21 = CARRY(DB5L21_cout_0);

--DB5L22 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella6~COUTCOUT1_5 at LC_X21_Y2_N6
--operation mode is arithmetic

DB5L22_cout_1 = DB5_safe_q[6] & !DB5L19;
DB5L22 = CARRY(DB5L22_cout_1);


--X15_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[6] at LC_X19_Y2_N5
--operation mode is normal

X15_dffe5a[6]_lut_out = HB3_dffe9a[7] $ HB3_dffe9a[8] $ HB3_dffe9a[6];
X15_dffe5a[6] = DFFEAS(X15_dffe5a[6]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--DB5_safe_q[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[7] at LC_X21_Y2_N7
--operation mode is arithmetic

DB5_safe_q[7]_carry_eqn = (!DB5L14 & DB5L21) # (DB5L14 & DB5L22);
DB5_safe_q[7]_lut_out = DB5_safe_q[7] $ (W3L1 & DB5_safe_q[7]_carry_eqn);
DB5_safe_q[7] = DFFEAS(DB5_safe_q[7]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );

--DB5L24 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella7~COUT at LC_X21_Y2_N7
--operation mode is arithmetic

DB5L24_cout_0 = !DB5L21 # !DB5_safe_q[7];
DB5L24 = CARRY(DB5L24_cout_0);

--DB5L25 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella7~COUTCOUT1_5 at LC_X21_Y2_N7
--operation mode is arithmetic

DB5L25_cout_1 = !DB5L22 # !DB5_safe_q[7];
DB5L25 = CARRY(DB5L25_cout_1);


--X15_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[7] at LC_X20_Y3_N4
--operation mode is normal

X15_dffe5a[7]_lut_out = HB3_dffe9a[7] $ (HB3_dffe9a[8]);
X15_dffe5a[7] = DFFEAS(X15_dffe5a[7]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--DB5_safe_q[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[8] at LC_X21_Y2_N8
--operation mode is normal

DB5_safe_q[8]_carry_eqn = (!DB5L14 & DB5L24) # (DB5L14 & DB5L25);
DB5_safe_q[8]_lut_out = DB5_safe_q[8] $ (W3L1 & !DB5_safe_q[8]_carry_eqn);
DB5_safe_q[8] = DFFEAS(DB5_safe_q[8]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--X15_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[8] at LC_X20_Y3_N2
--operation mode is normal

X15_dffe5a[8]_lut_out = HB3_dffe9a[8];
X15_dffe5a[8] = DFFEAS(X15_dffe5a[8]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--G1L41 is Sdram_Control_4Port:u6|Equal~1124 at LC_X16_Y9_N0
--operation mode is normal

G1L41 = G1L174Q & !G1L207Q & !G1L117 & G1L29;

--G1L46Q is Sdram_Control_4Port:u6|IN_REQ~149 at LC_X16_Y9_N0
--operation mode is normal

G1L46Q = DFFEAS(G1L41, GLOBAL(LB1__clk0), VCC, , , , , , );


--Q1L34 is Sdram_Control_4Port:u6|command:command1|always3~4 at LC_X10_Y6_N2
--operation mode is normal

Q1L34 = Q1_do_precharge # Q1_do_refresh # Q1_do_load_mode # !Q1L35;


--Q1_rp_shift[0] is Sdram_Control_4Port:u6|command:command1|rp_shift[0] at LC_X10_Y8_N3
--operation mode is normal

Q1_rp_shift[0]_lut_out = !R1_INIT_REQ & (Q1_rp_shift[1] # !Q1_command_delay[0] & Q1_command_done);
Q1_rp_shift[0] = DFFEAS(Q1_rp_shift[0]_lut_out, GLOBAL(LB1__clk0), VCC, , Q1L63, , , , );


--Q1_command_delay[0] is Sdram_Control_4Port:u6|command:command1|command_delay[0] at LC_X10_Y7_N4
--operation mode is normal

Q1_command_delay[0]_lut_out = !R1_INIT_REQ & (Q1_command_delay[1] # !Q1L8 # !Q1L31);
Q1_command_delay[0] = DFFEAS(Q1_command_delay[0]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--Q1L29 is Sdram_Control_4Port:u6|command:command1|always0~18 at LC_X10_Y8_N5
--operation mode is normal

Q1L29 = Q1_command_delay[0] # !Q1_command_done;


--Q1_ex_read is Sdram_Control_4Port:u6|command:command1|ex_read at LC_X10_Y8_N9
--operation mode is normal

Q1_ex_read_lut_out = Q1L55 & (!G1_PM_STOP # !Q1L30 # !Q1L29);
Q1_ex_read = DFFEAS(Q1_ex_read_lut_out, GLOBAL(LB1__clk0), VCC, , , , , R1_INIT_REQ, );


--Q1_ex_write is Sdram_Control_4Port:u6|command:command1|ex_write at LC_X10_Y8_N6
--operation mode is normal

Q1_ex_write_lut_out = Q1L57 & (!Q1L30 # !G1_PM_STOP # !Q1L29);
Q1_ex_write = DFFEAS(Q1_ex_write_lut_out, GLOBAL(LB1__clk0), VCC, , , , , R1_INIT_REQ, );


--Q1L30 is Sdram_Control_4Port:u6|command:command1|always0~19 at LC_X10_Y8_N0
--operation mode is normal

Q1L30 = Q1_ex_write # Q1_ex_read;


--Q1L63 is Sdram_Control_4Port:u6|command:command1|rp_shift[0]~772 at LC_X10_Y8_N7
--operation mode is normal

Q1L63 = G1_PM_STOP # R1_INIT_REQ # !Q1L30 # !Q1L29;


--R1_timer[0] is Sdram_Control_4Port:u6|control_interface:control1|timer[0] at LC_X10_Y5_N2
--operation mode is arithmetic

R1_timer[0]_lut_out = !R1_timer[0];
R1_timer[0] = DFFEAS(R1_timer[0]_lut_out, GLOBAL(LB1__clk0), VCC, , , ~GND, , , R1L29);

--R1L211 is Sdram_Control_4Port:u6|control_interface:control1|timer[0]~236 at LC_X10_Y5_N2
--operation mode is arithmetic

R1L211_cout_0 = R1_timer[0];
R1L211 = CARRY(R1L211_cout_0);

--R1L212 is Sdram_Control_4Port:u6|control_interface:control1|timer[0]~236COUT1_313 at LC_X10_Y5_N2
--operation mode is arithmetic

R1L212_cout_1 = R1_timer[0];
R1L212 = CARRY(R1L212_cout_1);


--R1_timer[1] is Sdram_Control_4Port:u6|control_interface:control1|timer[1] at LC_X10_Y5_N3
--operation mode is arithmetic

R1_timer[1]_lut_out = R1_timer[1] $ !R1L211;
R1_timer[1] = DFFEAS(R1_timer[1]_lut_out, GLOBAL(LB1__clk0), VCC, , , ~GND, , , R1L29);

--R1L214 is Sdram_Control_4Port:u6|control_interface:control1|timer[1]~240 at LC_X10_Y5_N3
--operation mode is arithmetic

R1L214_cout_0 = !R1_timer[1] & !R1L211;
R1L214 = CARRY(R1L214_cout_0);

--R1L215 is Sdram_Control_4Port:u6|control_interface:control1|timer[1]~240COUT1_315 at LC_X10_Y5_N3
--operation mode is arithmetic

R1L215_cout_1 = !R1_timer[1] & !R1L212;
R1L215 = CARRY(R1L215_cout_1);


--R1_timer[2] is Sdram_Control_4Port:u6|control_interface:control1|timer[2] at LC_X10_Y5_N4
--operation mode is arithmetic

R1_timer[2]_lut_out = R1_timer[2] $ R1L214;
R1_timer[2] = DFFEAS(R1_timer[2]_lut_out, GLOBAL(LB1__clk0), VCC, , , ~GND, , , R1L29);

--R1L217 is Sdram_Control_4Port:u6|control_interface:control1|timer[2]~244 at LC_X10_Y5_N4
--operation mode is arithmetic

R1L217 = CARRY(R1_timer[2] # !R1L215);


--R1_timer[3] is Sdram_Control_4Port:u6|control_interface:control1|timer[3] at LC_X10_Y5_N5
--operation mode is arithmetic

R1_timer[3]_carry_eqn = R1L217;
R1_timer[3]_lut_out = R1_timer[3] $ !R1_timer[3]_carry_eqn;
R1_timer[3] = DFFEAS(R1_timer[3]_lut_out, GLOBAL(LB1__clk0), VCC, , , Q1L13, , , R1L29);

--R1L219 is Sdram_Control_4Port:u6|control_interface:control1|timer[3]~248 at LC_X10_Y5_N5
--operation mode is arithmetic

R1L219_cout_0 = !R1_timer[3] & !R1L217;
R1L219 = CARRY(R1L219_cout_0);

--R1L220 is Sdram_Control_4Port:u6|control_interface:control1|timer[3]~248COUT1_317 at LC_X10_Y5_N5
--operation mode is arithmetic

R1L220_cout_1 = !R1_timer[3] & !R1L217;
R1L220 = CARRY(R1L220_cout_1);


--R1L2 is Sdram_Control_4Port:u6|control_interface:control1|Equal~875 at LC_X10_Y5_N0
--operation mode is normal

R1L2 = !R1_timer[0] & !R1_timer[3] & !R1_timer[2] & !R1_timer[1];


--R1_timer[4] is Sdram_Control_4Port:u6|control_interface:control1|timer[4] at LC_X10_Y5_N6
--operation mode is arithmetic

R1_timer[4]_carry_eqn = (!R1L217 & R1L219) # (R1L217 & R1L220);
R1_timer[4]_lut_out = R1_timer[4] $ (R1_timer[4]_carry_eqn);
R1_timer[4] = DFFEAS(R1_timer[4]_lut_out, GLOBAL(LB1__clk0), VCC, , , ~GND, , , R1L29);

--R1L222 is Sdram_Control_4Port:u6|control_interface:control1|timer[4]~252 at LC_X10_Y5_N6
--operation mode is arithmetic

R1L222_cout_0 = R1_timer[4] # !R1L219;
R1L222 = CARRY(R1L222_cout_0);

--R1L223 is Sdram_Control_4Port:u6|control_interface:control1|timer[4]~252COUT1_319 at LC_X10_Y5_N6
--operation mode is arithmetic

R1L223_cout_1 = R1_timer[4] # !R1L220;
R1L223 = CARRY(R1L223_cout_1);


--R1_timer[5] is Sdram_Control_4Port:u6|control_interface:control1|timer[5] at LC_X10_Y5_N7
--operation mode is arithmetic

R1_timer[5]_carry_eqn = (!R1L217 & R1L222) # (R1L217 & R1L223);
R1_timer[5]_lut_out = R1_timer[5] $ (!R1_timer[5]_carry_eqn);
R1_timer[5] = DFFEAS(R1_timer[5]_lut_out, GLOBAL(LB1__clk0), VCC, , , ~GND, , , R1L29);

--R1L225 is Sdram_Control_4Port:u6|control_interface:control1|timer[5]~256 at LC_X10_Y5_N7
--operation mode is arithmetic

R1L225_cout_0 = !R1_timer[5] & (!R1L222);
R1L225 = CARRY(R1L225_cout_0);

--R1L226 is Sdram_Control_4Port:u6|control_interface:control1|timer[5]~256COUT1_321 at LC_X10_Y5_N7
--operation mode is arithmetic

R1L226_cout_1 = !R1_timer[5] & (!R1L223);
R1L226 = CARRY(R1L226_cout_1);


--R1_timer[6] is Sdram_Control_4Port:u6|control_interface:control1|timer[6] at LC_X10_Y5_N8
--operation mode is arithmetic

R1_timer[6]_carry_eqn = (!R1L217 & R1L225) # (R1L217 & R1L226);
R1_timer[6]_lut_out = R1_timer[6] $ R1_timer[6]_carry_eqn;
R1_timer[6] = DFFEAS(R1_timer[6]_lut_out, GLOBAL(LB1__clk0), VCC, , , Q1L13, , , R1L29);

--R1L228 is Sdram_Control_4Port:u6|control_interface:control1|timer[6]~260 at LC_X10_Y5_N8
--operation mode is arithmetic

R1L228_cout_0 = R1_timer[6] # !R1L225;
R1L228 = CARRY(R1L228_cout_0);

--R1L229 is Sdram_Control_4Port:u6|control_interface:control1|timer[6]~260COUT1_323 at LC_X10_Y5_N8
--operation mode is arithmetic

R1L229_cout_1 = R1_timer[6] # !R1L226;
R1L229 = CARRY(R1L229_cout_1);


--R1_timer[7] is Sdram_Control_4Port:u6|control_interface:control1|timer[7] at LC_X10_Y5_N9
--operation mode is arithmetic

R1_timer[7]_carry_eqn = (!R1L217 & R1L228) # (R1L217 & R1L229);
R1_timer[7]_lut_out = R1_timer[7] $ (!R1_timer[7]_carry_eqn);
R1_timer[7] = DFFEAS(R1_timer[7]_lut_out, GLOBAL(LB1__clk0), VCC, , , Q1L13, , , R1L29);

--R1L231 is Sdram_Control_4Port:u6|control_interface:control1|timer[7]~264 at LC_X10_Y5_N9
--operation mode is arithmetic

R1L231 = CARRY(!R1_timer[7] & (!R1L229));


--R1L3 is Sdram_Control_4Port:u6|control_interface:control1|Equal~876 at LC_X10_Y5_N1
--operation mode is normal

R1L3 = !R1_timer[7] & !R1_timer[6] & !R1_timer[5] & !R1_timer[4];


--R1_timer[8] is Sdram_Control_4Port:u6|control_interface:control1|timer[8] at LC_X10_Y4_N0
--operation mode is arithmetic

R1_timer[8]_carry_eqn = R1L231;
R1_timer[8]_lut_out = R1_timer[8] $ R1_timer[8]_carry_eqn;
R1_timer[8] = DFFEAS(R1_timer[8]_lut_out, GLOBAL(LB1__clk0), VCC, , , ~GND, , , R1L29);

--R1L233 is Sdram_Control_4Port:u6|control_interface:control1|timer[8]~268 at LC_X10_Y4_N0
--operation mode is arithmetic

R1L233_cout_0 = R1_timer[8] # !R1L231;
R1L233 = CARRY(R1L233_cout_0);

--R1L234 is Sdram_Control_4Port:u6|control_interface:control1|timer[8]~268COUT1_325 at LC_X10_Y4_N0
--operation mode is arithmetic

R1L234_cout_1 = R1_timer[8] # !R1L231;
R1L234 = CARRY(R1L234_cout_1);


--R1_timer[9] is Sdram_Control_4Port:u6|control_interface:control1|timer[9] at LC_X10_Y4_N1
--operation mode is arithmetic

R1_timer[9]_carry_eqn = (!R1L231 & R1L233) # (R1L231 & R1L234);
R1_timer[9]_lut_out = R1_timer[9] $ (!R1_timer[9]_carry_eqn);
R1_timer[9] = DFFEAS(R1_timer[9]_lut_out, GLOBAL(LB1__clk0), VCC, , , ~GND, , , R1L29);

--R1L236 is Sdram_Control_4Port:u6|control_interface:control1|timer[9]~272 at LC_X10_Y4_N1
--operation mode is arithmetic

R1L236_cout_0 = !R1_timer[9] & (!R1L233);
R1L236 = CARRY(R1L236_cout_0);

--R1L237 is Sdram_Control_4Port:u6|control_interface:control1|timer[9]~272COUT1_327 at LC_X10_Y4_N1
--operation mode is arithmetic

R1L237_cout_1 = !R1_timer[9] & (!R1L234);
R1L237 = CARRY(R1L237_cout_1);


--R1_timer[10] is Sdram_Control_4Port:u6|control_interface:control1|timer[10] at LC_X10_Y4_N2
--operation mode is arithmetic

R1_timer[10]_carry_eqn = (!R1L231 & R1L236) # (R1L231 & R1L237);
R1_timer[10]_lut_out = R1_timer[10] $ (R1_timer[10]_carry_eqn);
R1_timer[10] = DFFEAS(R1_timer[10]_lut_out, GLOBAL(LB1__clk0), VCC, , , VCC, , , R1L29);

--R1L239 is Sdram_Control_4Port:u6|control_interface:control1|timer[10]~276 at LC_X10_Y4_N2
--operation mode is arithmetic

R1L239_cout_0 = R1_timer[10] # !R1L236;
R1L239 = CARRY(R1L239_cout_0);

--R1L240 is Sdram_Control_4Port:u6|control_interface:control1|timer[10]~276COUT1_329 at LC_X10_Y4_N2
--operation mode is arithmetic

R1L240_cout_1 = R1_timer[10] # !R1L237;
R1L240 = CARRY(R1L240_cout_1);


--R1_timer[11] is Sdram_Control_4Port:u6|control_interface:control1|timer[11] at LC_X10_Y4_N3
--operation mode is arithmetic

R1_timer[11]_carry_eqn = (!R1L231 & R1L239) # (R1L231 & R1L240);
R1_timer[11]_lut_out = R1_timer[11] $ !R1_timer[11]_carry_eqn;
R1_timer[11] = DFFEAS(R1_timer[11]_lut_out, GLOBAL(LB1__clk0), VCC, , , ~GND, , , R1L29);

--R1L242 is Sdram_Control_4Port:u6|control_interface:control1|timer[11]~280 at LC_X10_Y4_N3
--operation mode is arithmetic

R1L242_cout_0 = !R1_timer[11] & !R1L239;
R1L242 = CARRY(R1L242_cout_0);

--R1L243 is Sdram_Control_4Port:u6|control_interface:control1|timer[11]~280COUT1_331 at LC_X10_Y4_N3
--operation mode is arithmetic

R1L243_cout_1 = !R1_timer[11] & !R1L240;
R1L243 = CARRY(R1L243_cout_1);


--R1L4 is Sdram_Control_4Port:u6|control_interface:control1|Equal~877 at LC_X10_Y4_N8
--operation mode is normal

R1L4 = !R1_timer[9] & !R1_timer[11] & !R1_timer[10] & !R1_timer[8];


--R1_timer[12] is Sdram_Control_4Port:u6|control_interface:control1|timer[12] at LC_X10_Y4_N4
--operation mode is arithmetic

R1_timer[12]_carry_eqn = (!R1L231 & R1L242) # (R1L231 & R1L243);
R1_timer[12]_lut_out = R1_timer[12] $ R1_timer[12]_carry_eqn;
R1_timer[12] = DFFEAS(R1_timer[12]_lut_out, GLOBAL(LB1__clk0), VCC, , , ~GND, , , R1L29);

--R1L245 is Sdram_Control_4Port:u6|control_interface:control1|timer[12]~284 at LC_X10_Y4_N4
--operation mode is arithmetic

R1L245 = CARRY(R1_timer[12] # !R1L243);


--R1_timer[13] is Sdram_Control_4Port:u6|control_interface:control1|timer[13] at LC_X10_Y4_N5
--operation mode is arithmetic

R1_timer[13]_carry_eqn = R1L245;
R1_timer[13]_lut_out = R1_timer[13] $ !R1_timer[13]_carry_eqn;
R1_timer[13] = DFFEAS(R1_timer[13]_lut_out, GLOBAL(LB1__clk0), VCC, , , ~GND, , , R1L29);

--R1L247 is Sdram_Control_4Port:u6|control_interface:control1|timer[13]~288 at LC_X10_Y4_N5
--operation mode is arithmetic

R1L247_cout_0 = !R1_timer[13] & !R1L245;
R1L247 = CARRY(R1L247_cout_0);

--R1L248 is Sdram_Control_4Port:u6|control_interface:control1|timer[13]~288COUT1_333 at LC_X10_Y4_N5
--operation mode is arithmetic

R1L248_cout_1 = !R1_timer[13] & !R1L245;
R1L248 = CARRY(R1L248_cout_1);


--R1_timer[14] is Sdram_Control_4Port:u6|control_interface:control1|timer[14] at LC_X10_Y4_N6
--operation mode is arithmetic

R1_timer[14]_carry_eqn = (!R1L245 & R1L247) # (R1L245 & R1L248);
R1_timer[14]_lut_out = R1_timer[14] $ (R1_timer[14]_carry_eqn);
R1_timer[14] = DFFEAS(R1_timer[14]_lut_out, GLOBAL(LB1__clk0), VCC, , , ~GND, , , R1L29);

--R1L250 is Sdram_Control_4Port:u6|control_interface:control1|timer[14]~292 at LC_X10_Y4_N6
--operation mode is arithmetic

R1L250_cout_0 = R1_timer[14] # !R1L247;
R1L250 = CARRY(R1L250_cout_0);

--R1L251 is Sdram_Control_4Port:u6|control_interface:control1|timer[14]~292COUT1_335 at LC_X10_Y4_N6
--operation mode is arithmetic

R1L251_cout_1 = R1_timer[14] # !R1L248;
R1L251 = CARRY(R1L251_cout_1);


--R1_timer[15] is Sdram_Control_4Port:u6|control_interface:control1|timer[15] at LC_X10_Y4_N7
--operation mode is normal

R1_timer[15]_carry_eqn = (!R1L245 & R1L250) # (R1L245 & R1L251);
R1_timer[15]_lut_out = R1_timer[15] $ (!R1_timer[15]_carry_eqn);
R1_timer[15] = DFFEAS(R1_timer[15]_lut_out, GLOBAL(LB1__clk0), VCC, , , ~GND, , , R1L29);


--R1L5 is Sdram_Control_4Port:u6|control_interface:control1|Equal~878 at LC_X10_Y4_N9
--operation mode is normal

R1L5 = !R1_timer[14] & !R1_timer[12] & !R1_timer[15] & !R1_timer[13];


--R1L6 is Sdram_Control_4Port:u6|control_interface:control1|Equal~879 at LC_X10_Y6_N5
--operation mode is normal

R1L6 = R1L4 & R1L2 & R1L3 & R1L5;


--Q1_REF_ACK is Sdram_Control_4Port:u6|command:command1|REF_ACK at LC_X10_Y6_N8
--operation mode is normal

Q1_REF_ACK_lut_out = Q1L34 & (Q1_REF_ACK # Q1_do_refresh & R1_REF_REQ) # !Q1L34 & (Q1_do_refresh & R1_REF_REQ);
Q1_REF_ACK = DFFEAS(Q1_REF_ACK_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--R1L149Q is Sdram_Control_4Port:u6|control_interface:control1|init_timer[9]~1043 at LC_X9_Y16_N1
--operation mode is arithmetic

R1L149Q_carry_eqn = (!R1L124 & R1L133) # (R1L124 & R1L134);
R1L149Q_lut_out = R1L148 $ (R1L149Q_carry_eqn);
R1L149Q = DFFEAS(R1L149Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );

--R1L143 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[9]~944 at LC_X9_Y16_N1
--operation mode is arithmetic

R1L143_cout_0 = !R1L133 # !R1L148;
R1L143 = CARRY(R1L143_cout_0);

--R1L144 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[9]~944COUT1_1311 at LC_X9_Y16_N1
--operation mode is arithmetic

R1L144_cout_1 = !R1L134 # !R1L148;
R1L144 = CARRY(R1L144_cout_1);


--R1L87 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[3]~1008 at LC_X9_Y17_N5
--operation mode is arithmetic

R1L87_carry_eqn = R1L73;
R1L87 = R1L90Q $ (R1L87_carry_eqn);

--R1L89Q is Sdram_Control_4Port:u6|control_interface:control1|init_timer[3]~1085 at LC_X9_Y17_N5
--operation mode is arithmetic

R1L89Q = DFFEAS(R1L87, GLOBAL(LB1__clk0), VCC, , , , , , );

--R1L83 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[3]~948 at LC_X9_Y17_N5
--operation mode is arithmetic

R1L83_cout_0 = !R1L73 # !R1L90Q;
R1L83 = CARRY(R1L83_cout_0);

--R1L84 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[3]~948COUT1_1301 at LC_X9_Y17_N5
--operation mode is arithmetic

R1L84_cout_1 = !R1L73 # !R1L90Q;
R1L84 = CARRY(R1L84_cout_1);


--R1L107 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[5]~1014 at LC_X9_Y17_N7
--operation mode is arithmetic

R1L107_carry_eqn = (!R1L73 & R1L93) # (R1L73 & R1L94);
R1L107 = R1L110Q $ R1L107_carry_eqn;

--R1L109Q is Sdram_Control_4Port:u6|control_interface:control1|init_timer[5]~1079 at LC_X9_Y17_N7
--operation mode is arithmetic

R1L109Q = DFFEAS(R1L107, GLOBAL(LB1__clk0), VCC, , , , , , );

--R1L103 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[5]~952 at LC_X9_Y17_N7
--operation mode is arithmetic

R1L103_cout_0 = !R1L93 # !R1L110Q;
R1L103 = CARRY(R1L103_cout_0);

--R1L104 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[5]~952COUT1_1305 at LC_X9_Y17_N7
--operation mode is arithmetic

R1L104_cout_1 = !R1L94 # !R1L110Q;
R1L104 = CARRY(R1L104_cout_1);


--R1L76 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[2]~1018 at LC_X9_Y17_N4
--operation mode is arithmetic

R1L76 = R1L79Q $ !R1L63;

--R1L78Q is Sdram_Control_4Port:u6|control_interface:control1|init_timer[2]~1073 at LC_X9_Y17_N4
--operation mode is arithmetic

R1L78Q = DFFEAS(R1L76, GLOBAL(LB1__clk0), VCC, , , , , , );

--R1L73 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[2]~956 at LC_X9_Y17_N4
--operation mode is arithmetic

R1L73 = CARRY(R1L79Q & !R1L64);


--R1L97 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[4]~1016 at LC_X9_Y17_N6
--operation mode is arithmetic

R1L97_carry_eqn = (!R1L73 & R1L83) # (R1L73 & R1L84);
R1L97 = R1L100Q $ !R1L97_carry_eqn;

--R1L99Q is Sdram_Control_4Port:u6|control_interface:control1|init_timer[4]~1076 at LC_X9_Y17_N6
--operation mode is arithmetic

R1L99Q = DFFEAS(R1L97, GLOBAL(LB1__clk0), VCC, , , , , , );

--R1L93 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[4]~960 at LC_X9_Y17_N6
--operation mode is arithmetic

R1L93_cout_0 = R1L100Q & !R1L83;
R1L93 = CARRY(R1L93_cout_0);

--R1L94 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[4]~960COUT1_1303 at LC_X9_Y17_N6
--operation mode is arithmetic

R1L94_cout_1 = R1L100Q & !R1L84;
R1L94 = CARRY(R1L94_cout_1);


--R1L47 is Sdram_Control_4Port:u6|control_interface:control1|always3~646 at LC_X10_Y17_N1
--operation mode is normal

R1L47 = R1L110Q & (R1L90Q $ (R1L79Q # !R1L100Q)) # !R1L110Q & (R1L100Q & !R1L90Q & !R1L79Q # !R1L100Q & R1L90Q & R1L79Q);


--R1L127 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[7]~1028 at LC_X9_Y17_N9
--operation mode is arithmetic

R1L127_carry_eqn = (!R1L73 & R1L113) # (R1L73 & R1L114);
R1L127 = R1L130Q $ (R1L127_carry_eqn);

--R1L129Q is Sdram_Control_4Port:u6|control_interface:control1|init_timer[7]~1058 at LC_X9_Y17_N9
--operation mode is arithmetic

R1L129Q = DFFEAS(R1L127, GLOBAL(LB1__clk0), VCC, , , , , , );

--R1L124 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[7]~964 at LC_X9_Y17_N9
--operation mode is arithmetic

R1L124 = CARRY(!R1L114 # !R1L130Q);


--R1L139Q is Sdram_Control_4Port:u6|control_interface:control1|init_timer[8]~1061 at LC_X9_Y16_N0
--operation mode is arithmetic

R1L139Q_carry_eqn = R1L124;
R1L139Q_lut_out = R1L138 $ !R1L139Q_carry_eqn;
R1L139Q = DFFEAS(R1L139Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );

--R1L133 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[8]~968 at LC_X9_Y16_N0
--operation mode is arithmetic

R1L133_cout_0 = R1L138 & !R1L124;
R1L133 = CARRY(R1L133_cout_0);

--R1L134 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[8]~968COUT1_1309 at LC_X9_Y16_N0
--operation mode is arithmetic

R1L134_cout_1 = R1L138 & !R1L124;
R1L134 = CARRY(R1L134_cout_1);


--R1L117 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[6]~1030 at LC_X9_Y17_N8
--operation mode is arithmetic

R1L117_carry_eqn = (!R1L73 & R1L103) # (R1L73 & R1L104);
R1L117 = R1L120Q $ !R1L117_carry_eqn;

--R1L119Q is Sdram_Control_4Port:u6|control_interface:control1|init_timer[6]~1055 at LC_X9_Y17_N8
--operation mode is arithmetic

R1L119Q = DFFEAS(R1L117, GLOBAL(LB1__clk0), VCC, , , , , , );

--R1L113 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[6]~972 at LC_X9_Y17_N8
--operation mode is arithmetic

R1L113_cout_0 = R1L120Q & !R1L103;
R1L113 = CARRY(R1L113_cout_0);

--R1L114 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[6]~972COUT1_1307 at LC_X9_Y17_N8
--operation mode is arithmetic

R1L114_cout_1 = R1L120Q & !R1L104;
R1L114 = CARRY(R1L114_cout_1);


--R1L48 is Sdram_Control_4Port:u6|control_interface:control1|always3~647 at LC_X10_Y17_N2
--operation mode is normal

R1L48 = R1L110Q & (R1L90Q $ (!R1L100Q & R1L79Q)) # !R1L110Q & R1L100Q & !R1L90Q & !R1L79Q;


--R1L49 is Sdram_Control_4Port:u6|control_interface:control1|always3~648 at LC_X10_Y17_N0
--operation mode is normal

R1L49 = R1L130Q & R1L48 & R1L138 & R1L120Q # !R1L130Q & !R1L138 & (R1L48 $ R1L120Q);


--R1L50 is Sdram_Control_4Port:u6|control_interface:control1|always3~649 at LC_X10_Y17_N3
--operation mode is normal

R1L50 = R1L49 & (R1L47 & !R1L130Q & R1L148 # !R1L47 & R1L130Q & !R1L148);


--R1L157 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[10]~1024 at LC_X9_Y16_N2
--operation mode is arithmetic

R1L157_carry_eqn = (!R1L124 & R1L143) # (R1L124 & R1L144);
R1L157 = R1L160Q $ !R1L157_carry_eqn;

--R1L159Q is Sdram_Control_4Port:u6|control_interface:control1|init_timer[10]~1064 at LC_X9_Y16_N2
--operation mode is arithmetic

R1L159Q = DFFEAS(R1L157, GLOBAL(LB1__clk0), VCC, , , , , , );

--R1L153 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[10]~976 at LC_X9_Y16_N2
--operation mode is arithmetic

R1L153_cout_0 = R1L160Q & !R1L143;
R1L153 = CARRY(R1L153_cout_0);

--R1L154 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[10]~976COUT1_1313 at LC_X9_Y16_N2
--operation mode is arithmetic

R1L154_cout_1 = R1L160Q & !R1L144;
R1L154 = CARRY(R1L154_cout_1);


--R1L167 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[11]~1022 at LC_X9_Y16_N3
--operation mode is arithmetic

R1L167_carry_eqn = (!R1L124 & R1L153) # (R1L124 & R1L154);
R1L167 = R1L170Q $ (R1L167_carry_eqn);

--R1L169Q is Sdram_Control_4Port:u6|control_interface:control1|init_timer[11]~1067 at LC_X9_Y16_N3
--operation mode is arithmetic

R1L169Q = DFFEAS(R1L167, GLOBAL(LB1__clk0), VCC, , , , , , );

--R1L163 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[11]~980 at LC_X9_Y16_N3
--operation mode is arithmetic

R1L163_cout_0 = !R1L153 # !R1L170Q;
R1L163 = CARRY(R1L163_cout_0);

--R1L164 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[11]~980COUT1_1315 at LC_X9_Y16_N3
--operation mode is arithmetic

R1L164_cout_1 = !R1L154 # !R1L170Q;
R1L164 = CARRY(R1L164_cout_1);


--R1L176 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[12]~1020 at LC_X9_Y16_N4
--operation mode is arithmetic

R1L176_carry_eqn = (!R1L124 & R1L163) # (R1L124 & R1L164);
R1L176 = R1L179Q $ !R1L176_carry_eqn;

--R1L178Q is Sdram_Control_4Port:u6|control_interface:control1|init_timer[12]~1070 at LC_X9_Y16_N4
--operation mode is arithmetic

R1L178Q = DFFEAS(R1L176, GLOBAL(LB1__clk0), VCC, , , , , , );

--R1L173 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[12]~984 at LC_X9_Y16_N4
--operation mode is arithmetic

R1L173 = CARRY(R1L179Q & !R1L164);


--R1L16 is Sdram_Control_4Port:u6|control_interface:control1|LessThan~421 at LC_X8_Y16_N0
--operation mode is normal

R1L16 = R1L170Q & R1L160Q & R1L179Q;


--R1L196 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[14]~1034 at LC_X9_Y16_N6
--operation mode is arithmetic

R1L196_carry_eqn = (!R1L173 & R1L182) # (R1L173 & R1L183);
R1L196 = R1L199Q $ !R1L196_carry_eqn;

--R1L198Q is Sdram_Control_4Port:u6|control_interface:control1|init_timer[14]~1049 at LC_X9_Y16_N6
--operation mode is arithmetic

R1L198Q = DFFEAS(R1L196, GLOBAL(LB1__clk0), VCC, , , , , , );

--R1L192 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[14]~988 at LC_X9_Y16_N6
--operation mode is arithmetic

R1L192_cout_0 = R1L199Q & !R1L182;
R1L192 = CARRY(R1L192_cout_0);

--R1L193 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[14]~988COUT1_1319 at LC_X9_Y16_N6
--operation mode is arithmetic

R1L193_cout_1 = R1L199Q & !R1L183;
R1L193 = CARRY(R1L193_cout_1);


--R1L188Q is Sdram_Control_4Port:u6|control_interface:control1|init_timer[13]~1052 at LC_X9_Y16_N5
--operation mode is arithmetic

R1L188Q_carry_eqn = R1L173;
R1L188Q_lut_out = R1L187 $ (R1L188Q_carry_eqn);
R1L188Q = DFFEAS(R1L188Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );

--R1L182 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[13]~992 at LC_X9_Y16_N5
--operation mode is arithmetic

R1L182_cout_0 = !R1L173 # !R1L187;
R1L182 = CARRY(R1L182_cout_0);

--R1L183 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[13]~992COUT1_1317 at LC_X9_Y16_N5
--operation mode is arithmetic

R1L183_cout_1 = !R1L173 # !R1L187;
R1L183 = CARRY(R1L183_cout_1);


--R1L53 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]~996 at LC_X9_Y17_N2
--operation mode is arithmetic

R1L53_cout_0 = R1L60Q;
R1L53 = CARRY(R1L53_cout_0);

--R1L54 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]~996COUT1_1297 at LC_X9_Y17_N2
--operation mode is arithmetic

R1L54_cout_1 = R1L60Q;
R1L54 = CARRY(R1L54_cout_1);


--R1L67 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[1]~1010 at LC_X9_Y17_N3
--operation mode is arithmetic

R1L67 = R1L70Q $ (R1L53);

--R1L69Q is Sdram_Control_4Port:u6|control_interface:control1|init_timer[1]~1082 at LC_X9_Y17_N3
--operation mode is arithmetic

R1L69Q = DFFEAS(R1L67, GLOBAL(LB1__clk0), VCC, , , , , , );

--R1L63 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[1]~1000 at LC_X9_Y17_N3
--operation mode is arithmetic

R1L63_cout_0 = !R1L53 # !R1L70Q;
R1L63 = CARRY(R1L63_cout_0);

--R1L64 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[1]~1000COUT1_1299 at LC_X9_Y17_N3
--operation mode is arithmetic

R1L64_cout_1 = !R1L54 # !R1L70Q;
R1L64 = CARRY(R1L64_cout_1);


--R1L9 is Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE~85 at LC_X10_Y16_N5
--operation mode is normal

R1L9 = !R1L60Q & R1L199Q & !R1L187 & !R1L70Q;


--R1L206Q is Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]~1046 at LC_X9_Y16_N7
--operation mode is normal

R1L206Q_carry_eqn = (!R1L173 & R1L192) # (R1L173 & R1L193);
R1L206Q_lut_out = R1L206Q_carry_eqn $ R1L205;
R1L206Q = DFFEAS(R1L206Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--R1L10 is Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE~86 at LC_X10_Y16_N2
--operation mode is normal

R1L10 = R1L9 & R1L16 & !R1L205;


--R1L24 is Sdram_Control_4Port:u6|control_interface:control1|PRECHARGE~36 at LC_X10_Y16_N8
--operation mode is normal

R1L24 = R1L130Q & R1L120Q & R1L138;


--R1L17 is Sdram_Control_4Port:u6|control_interface:control1|LessThan~422 at LC_X10_Y16_N6
--operation mode is normal

R1L17 = !R1L24 & !R1L148 # !R1L16;


--R1L18 is Sdram_Control_4Port:u6|control_interface:control1|LessThan~423 at LC_X10_Y17_N8
--operation mode is normal

R1L18 = !R1L205 & (!R1L187 & R1L17 # !R1L199Q);

--R1_INIT_REQ is Sdram_Control_4Port:u6|control_interface:control1|INIT_REQ at LC_X10_Y17_N8
--operation mode is normal

R1_INIT_REQ = DFFEAS(R1L18, GLOBAL(LB1__clk0), VCC, , , , , , );


--R1L25 is Sdram_Control_4Port:u6|control_interface:control1|PRECHARGE~37 at LC_X9_Y17_N0
--operation mode is normal

R1L25 = !R1L90Q & !R1L110Q & R1L79Q & R1L100Q;


--R1L121Q is Sdram_Control_4Port:u6|control_interface:control1|init_timer[6]~1279 at LC_X8_Y16_N6
--operation mode is normal

R1L121Q_lut_out = R1L118 # R1L108 # R1L98;
R1L121Q = DFFEAS(R1L121Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--R1L13 is Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE~89 at LC_X8_Y17_N2
--operation mode is normal

R1L13 = !R1L121Q & R1L130Q & R1L148 & R1L15;


--Q1_rw_shift[1] is Sdram_Control_4Port:u6|command:command1|rw_shift[1] at LC_X14_Y8_N8
--operation mode is normal

Q1_rw_shift[1]_lut_out = !Q1L35;
Q1_rw_shift[1] = DFFEAS(Q1_rw_shift[1]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L20Q is Sdram_Control_4Port:u6|CMD[1]~696 at LC_X16_Y8_N7
--operation mode is normal

G1L20Q_lut_out = !G1L39 & (G1L174Q # !G1L117 # !G1L38);
G1L20Q = DFFEAS(G1L20Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L11Q is Sdram_Control_4Port:u6|CMD[0]~700 at LC_X16_Y8_N6
--operation mode is normal

G1L11Q_lut_out = G1L39 & (G1L174Q # !G1L117 # !G1L38);
G1L11Q = DFFEAS(G1L11Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1_rRD1_ADDR[22] is Sdram_Control_4Port:u6|rRD1_ADDR[22] at LC_X25_Y10_N7
--operation mode is normal

G1_rRD1_ADDR[22]_carry_eqn = (!G1L494 & G1L499) # (G1L494 & G1L500);
G1_rRD1_ADDR[22]_lut_out = G1_rRD1_ADDR[22] $ (!G1_rRD1_ADDR[22]_carry_eqn);
G1_rRD1_ADDR[22] = DFFEAS(G1_rRD1_ADDR[22]_lut_out, GLOBAL(LB1__clk0), VCC, , G1L482, ~GND, , , G1L481);


--G1L365 is Sdram_Control_4Port:u6|mADDR[22]~361 at LC_X19_Y9_N2
--operation mode is normal

G1L365 = X2_dffe5a[8] # !X8_dffe5a[8] & (!X17_dffe5a[8]);


--G1L730Q is Sdram_Control_4Port:u6|rWR2_ADDR[22]~1808 at LC_X24_Y7_N5
--operation mode is normal

G1L730Q_lut_out = G1L54 & D1_oRST_0 & (G1L238);
G1L730Q = DFFEAS(G1L730Q_lut_out, GLOBAL(LB1__clk0), VCC, , G1L655, , , , );


--G1_rRD2_ADDR[22] is Sdram_Control_4Port:u6|rRD2_ADDR[22] at LC_X23_Y9_N7
--operation mode is normal

G1_rRD2_ADDR[22]_carry_eqn = (!G1L555 & G1L560) # (G1L555 & G1L561);
G1_rRD2_ADDR[22]_lut_out = G1_rRD2_ADDR[22] $ (!G1_rRD2_ADDR[22]_carry_eqn);
G1_rRD2_ADDR[22] = DFFEAS(G1_rRD2_ADDR[22]_lut_out, GLOBAL(LB1__clk0), VCC, , G1L531, ~GND, , , G1L530);


--G1L372 is Sdram_Control_4Port:u6|mADDR~362 at LC_X24_Y8_N8
--operation mode is normal

G1L372 = G1L416 & G1_rRD2_ADDR[22] & (!G1L365) # !G1L416 & (G1L730Q # G1L365);


--G1L651 is Sdram_Control_4Port:u6|rWR1_ADDR[22]~1176 at LC_X25_Y8_N7
--operation mode is normal

G1L651_carry_eqn = (!G1L633 & G1L644) # (G1L633 & G1L645);
G1L651 = G1L650Q $ (!G1L651_carry_eqn);


--G1_rRD1_ADDR[20] is Sdram_Control_4Port:u6|rRD1_ADDR[20] at LC_X25_Y10_N5
--operation mode is arithmetic

G1_rRD1_ADDR[20]_carry_eqn = G1L494;
G1_rRD1_ADDR[20]_lut_out = G1_rRD1_ADDR[20] $ !G1_rRD1_ADDR[20]_carry_eqn;
G1_rRD1_ADDR[20] = DFFEAS(G1_rRD1_ADDR[20]_lut_out, GLOBAL(LB1__clk0), VCC, , G1L482, ~GND, , , G1L481);

--G1L496 is Sdram_Control_4Port:u6|rRD1_ADDR[20]~1612 at LC_X25_Y10_N5
--operation mode is arithmetic

G1L496_cout_0 = G1_rRD1_ADDR[20] & !G1L494;
G1L496 = CARRY(G1L496_cout_0);

--G1L497 is Sdram_Control_4Port:u6|rRD1_ADDR[20]~1612COUT1_1709 at LC_X25_Y10_N5
--operation mode is arithmetic

G1L497_cout_1 = G1_rRD1_ADDR[20] & !G1L494;
G1L497 = CARRY(G1L497_cout_1);


--G1_rWR2_ADDR[20] is Sdram_Control_4Port:u6|rWR2_ADDR[20] at LC_X22_Y7_N2
--operation mode is normal

G1_rWR2_ADDR[20]_lut_out = G1L278 & G1_rWR2_ADDR[20] # !G1L278 & (G1L732);
G1_rWR2_ADDR[20] = DFFEAS(G1_rWR2_ADDR[20]_lut_out, GLOBAL(LB1__clk0), VCC, , , VCC, , , !D1_oRST_0);


--G1_rRD2_ADDR[20] is Sdram_Control_4Port:u6|rRD2_ADDR[20] at LC_X23_Y9_N5
--operation mode is arithmetic

G1_rRD2_ADDR[20]_carry_eqn = G1L555;
G1_rRD2_ADDR[20]_lut_out = G1_rRD2_ADDR[20] $ !G1_rRD2_ADDR[20]_carry_eqn;
G1_rRD2_ADDR[20] = DFFEAS(G1_rRD2_ADDR[20]_lut_out, GLOBAL(LB1__clk0), VCC, , G1L531, VCC, , , G1L530);

--G1L557 is Sdram_Control_4Port:u6|rRD2_ADDR[20]~1600 at LC_X23_Y9_N5
--operation mode is arithmetic

G1L557_cout_0 = G1_rRD2_ADDR[20] & !G1L555;
G1L557 = CARRY(G1L557_cout_0);

--G1L558 is Sdram_Control_4Port:u6|rRD2_ADDR[20]~1600COUT1_1699 at LC_X23_Y9_N5
--operation mode is arithmetic

G1L558_cout_1 = G1_rRD2_ADDR[20] & !G1L555;
G1L558 = CARRY(G1L558_cout_1);


--G1L373 is Sdram_Control_4Port:u6|mADDR~364 at LC_X22_Y9_N0
--operation mode is normal

G1L373 = G1L416 & (G1_rRD2_ADDR[20] & !G1L365) # !G1L416 & (G1_rWR2_ADDR[20] # G1L365);


--G1L641 is Sdram_Control_4Port:u6|rWR1_ADDR[20]~1174 at LC_X25_Y8_N5
--operation mode is arithmetic

G1L641_carry_eqn = G1L633;
G1L641 = G1L640Q $ !G1L641_carry_eqn;

--G1L638 is Sdram_Control_4Port:u6|rWR1_ADDR[20]~1088 at LC_X25_Y8_N5
--operation mode is arithmetic

G1L638_cout_0 = G1L640Q & !G1L633;
G1L638 = CARRY(G1L638_cout_0);

--G1L639 is Sdram_Control_4Port:u6|rWR1_ADDR[20]~1088COUT1_1281 at LC_X25_Y8_N5
--operation mode is arithmetic

G1L639_cout_1 = G1L640Q & !G1L633;
G1L639 = CARRY(G1L639_cout_1);


--G1L725Q is Sdram_Control_4Port:u6|rWR2_ADDR[21]~1807 at LC_X24_Y7_N9
--operation mode is normal

G1L725Q_lut_out = G1L54 & D1_oRST_0 & (G1L242);
G1L725Q = DFFEAS(G1L725Q_lut_out, GLOBAL(LB1__clk0), VCC, , G1L655, , , , );


--G1_rRD1_ADDR[21] is Sdram_Control_4Port:u6|rRD1_ADDR[21] at LC_X25_Y10_N6
--operation mode is arithmetic

G1_rRD1_ADDR[21]_carry_eqn = (!G1L494 & G1L496) # (G1L494 & G1L497);
G1_rRD1_ADDR[21]_lut_out = G1_rRD1_ADDR[21] $ (G1_rRD1_ADDR[21]_carry_eqn);
G1_rRD1_ADDR[21] = DFFEAS(G1_rRD1_ADDR[21]_lut_out, GLOBAL(LB1__clk0), VCC, , G1L482, ~GND, , , G1L481);

--G1L499 is Sdram_Control_4Port:u6|rRD1_ADDR[21]~1616 at LC_X25_Y10_N6
--operation mode is arithmetic

G1L499_cout_0 = !G1L496 # !G1_rRD1_ADDR[21];
G1L499 = CARRY(G1L499_cout_0);

--G1L500 is Sdram_Control_4Port:u6|rRD1_ADDR[21]~1616COUT1_1711 at LC_X25_Y10_N6
--operation mode is arithmetic

G1L500_cout_1 = !G1L497 # !G1_rRD1_ADDR[21];
G1L500 = CARRY(G1L500_cout_1);


--G1_rRD2_ADDR[21] is Sdram_Control_4Port:u6|rRD2_ADDR[21] at LC_X23_Y9_N6
--operation mode is arithmetic

G1_rRD2_ADDR[21]_carry_eqn = (!G1L555 & G1L557) # (G1L555 & G1L558);
G1_rRD2_ADDR[21]_lut_out = G1_rRD2_ADDR[21] $ (G1_rRD2_ADDR[21]_carry_eqn);
G1_rRD2_ADDR[21] = DFFEAS(G1_rRD2_ADDR[21]_lut_out, GLOBAL(LB1__clk0), VCC, , G1L531, ~GND, , , G1L530);

--G1L560 is Sdram_Control_4Port:u6|rRD2_ADDR[21]~1604 at LC_X23_Y9_N6
--operation mode is arithmetic

G1L560_cout_0 = !G1L557 # !G1_rRD2_ADDR[21];
G1L560 = CARRY(G1L560_cout_0);

--G1L561 is Sdram_Control_4Port:u6|rRD2_ADDR[21]~1604COUT1_1701 at LC_X23_Y9_N6
--operation mode is arithmetic

G1L561_cout_1 = !G1L558 # !G1_rRD2_ADDR[21];
G1L561 = CARRY(G1L561_cout_1);


--G1L374 is Sdram_Control_4Port:u6|mADDR~366 at LC_X24_Y8_N3
--operation mode is normal

G1L374 = G1L416 & (G1L365 & (G1_rRD1_ADDR[21]) # !G1L365 & G1_rRD2_ADDR[21]) # !G1L416 & (G1L365);


--G1L647 is Sdram_Control_4Port:u6|rWR1_ADDR[21]~1172 at LC_X25_Y8_N6
--operation mode is arithmetic

G1L647_carry_eqn = (!G1L633 & G1L638) # (G1L633 & G1L639);
G1L647 = G1L646Q $ G1L647_carry_eqn;

--G1L644 is Sdram_Control_4Port:u6|rWR1_ADDR[21]~1092 at LC_X25_Y8_N6
--operation mode is arithmetic

G1L644_cout_0 = !G1L638 # !G1L646Q;
G1L644 = CARRY(G1L644_cout_0);

--G1L645 is Sdram_Control_4Port:u6|rWR1_ADDR[21]~1092COUT1_1283 at LC_X25_Y8_N6
--operation mode is arithmetic

G1L645_cout_1 = !G1L639 # !G1L646Q;
G1L645 = CARRY(G1L645_cout_1);


--G1_rRD1_ADDR[8] is Sdram_Control_4Port:u6|rRD1_ADDR[8] at LC_X25_Y11_N3
--operation mode is arithmetic

G1_rRD1_ADDR[8]_lut_out = !G1_rRD1_ADDR[8];
G1_rRD1_ADDR[8] = DFFEAS(G1_rRD1_ADDR[8]_lut_out, GLOBAL(LB1__clk0), VCC, , G1L482, ~GND, , , G1L481);

--G1L447 is Sdram_Control_4Port:u6|rRD1_ADDR[8]~1620 at LC_X25_Y11_N3
--operation mode is arithmetic

G1L447_cout_0 = G1_rRD1_ADDR[8];
G1L447 = CARRY(G1L447_cout_0);

--G1L448 is Sdram_Control_4Port:u6|rRD1_ADDR[8]~1620COUT1_1691 at LC_X25_Y11_N3
--operation mode is arithmetic

G1L448_cout_1 = G1_rRD1_ADDR[8];
G1L448 = CARRY(G1L448_cout_1);


--G1L661Q is Sdram_Control_4Port:u6|rWR2_ADDR[8]~1795 at LC_X24_Y7_N4
--operation mode is normal

G1L661Q_lut_out = D1_oRST_0 & !G1L661Q & G1L54;
G1L661Q = DFFEAS(G1L661Q_lut_out, GLOBAL(LB1__clk0), VCC, , G1L655, , , , );


--G1_rRD2_ADDR[8] is Sdram_Control_4Port:u6|rRD2_ADDR[8] at LC_X23_Y10_N3
--operation mode is arithmetic

G1_rRD2_ADDR[8]_lut_out = !G1_rRD2_ADDR[8];
G1_rRD2_ADDR[8] = DFFEAS(G1_rRD2_ADDR[8]_lut_out, GLOBAL(LB1__clk0), VCC, , G1L531, ~GND, , , G1L530);

--G1L504 is Sdram_Control_4Port:u6|rRD2_ADDR[8]~1608 at LC_X23_Y10_N3
--operation mode is arithmetic

G1L504_cout_0 = G1_rRD2_ADDR[8];
G1L504 = CARRY(G1L504_cout_0);

--G1L505 is Sdram_Control_4Port:u6|rRD2_ADDR[8]~1608COUT1_1681 at LC_X23_Y10_N3
--operation mode is arithmetic

G1L505_cout_1 = G1_rRD2_ADDR[8];
G1L505 = CARRY(G1L505_cout_1);


--G1L375 is Sdram_Control_4Port:u6|mADDR~368 at LC_X25_Y9_N2
--operation mode is normal

G1L375 = G1L416 & (G1_rRD2_ADDR[8] & !G1L365) # !G1L416 & (G1L661Q # G1L365);


--G1L565 is Sdram_Control_4Port:u6|rWR1_ADDR[8]~1096 at LC_X25_Y9_N3
--operation mode is arithmetic

G1L565_cout_0 = G1L567Q;
G1L565 = CARRY(G1L565_cout_0);

--G1L566 is Sdram_Control_4Port:u6|rWR1_ADDR[8]~1096COUT1_1263 at LC_X25_Y9_N3
--operation mode is arithmetic

G1L566_cout_1 = G1L567Q;
G1L566 = CARRY(G1L566_cout_1);


--G1L669Q is Sdram_Control_4Port:u6|rWR2_ADDR[9]~1796 at LC_X24_Y7_N2
--operation mode is normal

G1L669Q_lut_out = G1L54 & G1L248 & (D1_oRST_0);
G1L669Q = DFFEAS(G1L669Q_lut_out, GLOBAL(LB1__clk0), VCC, , G1L655, , , , );


--G1_rRD1_ADDR[9] is Sdram_Control_4Port:u6|rRD1_ADDR[9] at LC_X25_Y11_N4
--operation mode is arithmetic

G1_rRD1_ADDR[9]_lut_out = G1_rRD1_ADDR[9] $ G1L447;
G1_rRD1_ADDR[9] = DFFEAS(G1_rRD1_ADDR[9]_lut_out, GLOBAL(LB1__clk0), VCC, , G1L482, ~GND, , , G1L481);

--G1L450 is Sdram_Control_4Port:u6|rRD1_ADDR[9]~1624 at LC_X25_Y11_N4
--operation mode is arithmetic

G1L450 = CARRY(!G1L448 # !G1_rRD1_ADDR[9]);


--G1_rRD2_ADDR[9] is Sdram_Control_4Port:u6|rRD2_ADDR[9] at LC_X23_Y10_N4
--operation mode is arithmetic

G1_rRD2_ADDR[9]_lut_out = G1_rRD2_ADDR[9] $ G1L504;
G1_rRD2_ADDR[9] = DFFEAS(G1_rRD2_ADDR[9]_lut_out, GLOBAL(LB1__clk0), VCC, , G1L531, ~GND, , , G1L530);

--G1L507 is Sdram_Control_4Port:u6|rRD2_ADDR[9]~1612 at LC_X23_Y10_N4
--operation mode is arithmetic

G1L507 = CARRY(!G1L505 # !G1_rRD2_ADDR[9]);


--G1L376 is Sdram_Control_4Port:u6|mADDR~370 at LC_X22_Y9_N5
--operation mode is normal

G1L376 = G1L416 & (G1L365 & (G1_rRD1_ADDR[9]) # !G1L365 & G1_rRD2_ADDR[9]) # !G1L416 & (G1L365);


--G1L573 is Sdram_Control_4Port:u6|rWR1_ADDR[9]~1168 at LC_X25_Y9_N4
--operation mode is arithmetic

G1L573 = G1L572Q $ (G1L565);

--G1L571 is Sdram_Control_4Port:u6|rWR1_ADDR[9]~1100 at LC_X25_Y9_N4
--operation mode is arithmetic

G1L571 = CARRY(!G1L566 # !G1L572Q);


--G1_rRD1_ADDR[10] is Sdram_Control_4Port:u6|rRD1_ADDR[10] at LC_X25_Y11_N5
--operation mode is arithmetic

G1_rRD1_ADDR[10]_carry_eqn = G1L450;
G1_rRD1_ADDR[10]_lut_out = G1_rRD1_ADDR[10] $ !G1_rRD1_ADDR[10]_carry_eqn;
G1_rRD1_ADDR[10] = DFFEAS(G1_rRD1_ADDR[10]_lut_out, GLOBAL(LB1__clk0), VCC, , G1L482, ~GND, , , G1L481);

--G1L452 is Sdram_Control_4Port:u6|rRD1_ADDR[10]~1628 at LC_X25_Y11_N5
--operation mode is arithmetic

G1L452_cout_0 = G1_rRD1_ADDR[10] & !G1L450;
G1L452 = CARRY(G1L452_cout_0);

--G1L453 is Sdram_Control_4Port:u6|rRD1_ADDR[10]~1628COUT1_1693 at LC_X25_Y11_N5
--operation mode is arithmetic

G1L453_cout_1 = G1_rRD1_ADDR[10] & !G1L450;
G1L453 = CARRY(G1L453_cout_1);


--G1L674Q is Sdram_Control_4Port:u6|rWR2_ADDR[10]~1797 at LC_X24_Y7_N8
--operation mode is normal

G1L674Q_lut_out = G1L54 & G1L250 & (D1_oRST_0);
G1L674Q = DFFEAS(G1L674Q_lut_out, GLOBAL(LB1__clk0), VCC, , G1L655, , , , );


--G1_rRD2_ADDR[10] is Sdram_Control_4Port:u6|rRD2_ADDR[10] at LC_X23_Y10_N5
--operation mode is arithmetic

G1_rRD2_ADDR[10]_carry_eqn = G1L507;
G1_rRD2_ADDR[10]_lut_out = G1_rRD2_ADDR[10] $ !G1_rRD2_ADDR[10]_carry_eqn;
G1_rRD2_ADDR[10] = DFFEAS(G1_rRD2_ADDR[10]_lut_out, GLOBAL(LB1__clk0), VCC, , G1L531, ~GND, , , G1L530);

--G1L509 is Sdram_Control_4Port:u6|rRD2_ADDR[10]~1616 at LC_X23_Y10_N5
--operation mode is arithmetic

G1L509_cout_0 = G1_rRD2_ADDR[10] & !G1L507;
G1L509 = CARRY(G1L509_cout_0);

--G1L510 is Sdram_Control_4Port:u6|rRD2_ADDR[10]~1616COUT1_1683 at LC_X23_Y10_N5
--operation mode is arithmetic

G1L510_cout_1 = G1_rRD2_ADDR[10] & !G1L507;
G1L510 = CARRY(G1L510_cout_1);


--G1L377 is Sdram_Control_4Port:u6|mADDR~372 at LC_X22_Y9_N2
--operation mode is normal

G1L377 = G1L416 & (G1_rRD2_ADDR[10] & !G1L365) # !G1L416 & (G1L674Q # G1L365);


--G1L583 is Sdram_Control_4Port:u6|rWR1_ADDR[10]~1166 at LC_X25_Y9_N5
--operation mode is arithmetic

G1L583_carry_eqn = G1L571;
G1L583 = G1L582Q $ (!G1L583_carry_eqn);

--G1L576 is Sdram_Control_4Port:u6|rWR1_ADDR[10]~1104 at LC_X25_Y9_N5
--operation mode is arithmetic

G1L576_cout_0 = G1L582Q & (!G1L571);
G1L576 = CARRY(G1L576_cout_0);

--G1L577 is Sdram_Control_4Port:u6|rWR1_ADDR[10]~1104COUT1_1265 at LC_X25_Y9_N5
--operation mode is arithmetic

G1L577_cout_1 = G1L582Q & (!G1L571);
G1L577 = CARRY(G1L577_cout_1);


--G1L679Q is Sdram_Control_4Port:u6|rWR2_ADDR[11]~1798 at LC_X24_Y7_N6
--operation mode is normal

G1L679Q_lut_out = D1_oRST_0 & G1L253 & G1L54;
G1L679Q = DFFEAS(G1L679Q_lut_out, GLOBAL(LB1__clk0), VCC, , G1L655, , , , );


--G1_rRD1_ADDR[11] is Sdram_Control_4Port:u6|rRD1_ADDR[11] at LC_X25_Y11_N6
--operation mode is arithmetic

G1_rRD1_ADDR[11]_carry_eqn = (!G1L450 & G1L452) # (G1L450 & G1L453);
G1_rRD1_ADDR[11]_lut_out = G1_rRD1_ADDR[11] $ (G1_rRD1_ADDR[11]_carry_eqn);
G1_rRD1_ADDR[11] = DFFEAS(G1_rRD1_ADDR[11]_lut_out, GLOBAL(LB1__clk0), VCC, , G1L482, VCC, , , G1L481);

--G1L455 is Sdram_Control_4Port:u6|rRD1_ADDR[11]~1632 at LC_X25_Y11_N6
--operation mode is arithmetic

G1L455_cout_0 = !G1L452 # !G1_rRD1_ADDR[11];
G1L455 = CARRY(G1L455_cout_0);

--G1L456 is Sdram_Control_4Port:u6|rRD1_ADDR[11]~1632COUT1_1695 at LC_X25_Y11_N6
--operation mode is arithmetic

G1L456_cout_1 = !G1L453 # !G1_rRD1_ADDR[11];
G1L456 = CARRY(G1L456_cout_1);


--G1_rRD2_ADDR[11] is Sdram_Control_4Port:u6|rRD2_ADDR[11] at LC_X23_Y10_N6
--operation mode is arithmetic

G1_rRD2_ADDR[11]_carry_eqn = (!G1L507 & G1L509) # (G1L507 & G1L510);
G1_rRD2_ADDR[11]_lut_out = G1_rRD2_ADDR[11] $ (G1_rRD2_ADDR[11]_carry_eqn);
G1_rRD2_ADDR[11] = DFFEAS(G1_rRD2_ADDR[11]_lut_out, GLOBAL(LB1__clk0), VCC, , G1L531, VCC, , , G1L530);

--G1L512 is Sdram_Control_4Port:u6|rRD2_ADDR[11]~1620 at LC_X23_Y10_N6
--operation mode is arithmetic

G1L512_cout_0 = !G1L509 # !G1_rRD2_ADDR[11];
G1L512 = CARRY(G1L512_cout_0);

--G1L513 is Sdram_Control_4Port:u6|rRD2_ADDR[11]~1620COUT1_1685 at LC_X23_Y10_N6
--operation mode is arithmetic

G1L513_cout_1 = !G1L510 # !G1_rRD2_ADDR[11];
G1L513 = CARRY(G1L513_cout_1);


--G1L378 is Sdram_Control_4Port:u6|mADDR~374 at LC_X22_Y9_N7
--operation mode is normal

G1L378 = G1L416 & (G1L365 & G1_rRD1_ADDR[11] # !G1L365 & (G1_rRD2_ADDR[11])) # !G1L416 & (G1L365);


--G1L589 is Sdram_Control_4Port:u6|rWR1_ADDR[11]~1164 at LC_X25_Y9_N6
--operation mode is arithmetic

G1L589_carry_eqn = (!G1L571 & G1L576) # (G1L571 & G1L577);
G1L589 = G1L588Q $ (G1L589_carry_eqn);

--G1L586 is Sdram_Control_4Port:u6|rWR1_ADDR[11]~1108 at LC_X25_Y9_N6
--operation mode is arithmetic

G1L586_cout_0 = !G1L576 # !G1L588Q;
G1L586 = CARRY(G1L586_cout_0);

--G1L587 is Sdram_Control_4Port:u6|rWR1_ADDR[11]~1108COUT1_1267 at LC_X25_Y9_N6
--operation mode is arithmetic

G1L587_cout_1 = !G1L577 # !G1L588Q;
G1L587 = CARRY(G1L587_cout_1);


--G1_rRD1_ADDR[12] is Sdram_Control_4Port:u6|rRD1_ADDR[12] at LC_X25_Y11_N7
--operation mode is arithmetic

G1_rRD1_ADDR[12]_carry_eqn = (!G1L450 & G1L455) # (G1L450 & G1L456);
G1_rRD1_ADDR[12]_lut_out = G1_rRD1_ADDR[12] $ (!G1_rRD1_ADDR[12]_carry_eqn);
G1_rRD1_ADDR[12] = DFFEAS(G1_rRD1_ADDR[12]_lut_out, GLOBAL(LB1__clk0), VCC, , G1L482, ~GND, , , G1L481);

--G1L458 is Sdram_Control_4Port:u6|rRD1_ADDR[12]~1636 at LC_X25_Y11_N7
--operation mode is arithmetic

G1L458_cout_0 = G1_rRD1_ADDR[12] & (!G1L455);
G1L458 = CARRY(G1L458_cout_0);

--G1L459 is Sdram_Control_4Port:u6|rRD1_ADDR[12]~1636COUT1_1697 at LC_X25_Y11_N7
--operation mode is arithmetic

G1L459_cout_1 = G1_rRD1_ADDR[12] & (!G1L456);
G1L459 = CARRY(G1L459_cout_1);


--G1L684Q is Sdram_Control_4Port:u6|rWR2_ADDR[12]~1799 at LC_X24_Y7_N3
--operation mode is normal

G1L684Q_lut_out = G1L54 & D1_oRST_0 & (G1L256);
G1L684Q = DFFEAS(G1L684Q_lut_out, GLOBAL(LB1__clk0), VCC, , G1L655, , , , );


--G1_rRD2_ADDR[12] is Sdram_Control_4Port:u6|rRD2_ADDR[12] at LC_X23_Y10_N7
--operation mode is arithmetic

G1_rRD2_ADDR[12]_carry_eqn = (!G1L507 & G1L512) # (G1L507 & G1L513);
G1_rRD2_ADDR[12]_lut_out = G1_rRD2_ADDR[12] $ (!G1_rRD2_ADDR[12]_carry_eqn);
G1_rRD2_ADDR[12] = DFFEAS(G1_rRD2_ADDR[12]_lut_out, GLOBAL(LB1__clk0), VCC, , G1L531, ~GND, , , G1L530);

--G1L515 is Sdram_Control_4Port:u6|rRD2_ADDR[12]~1624 at LC_X23_Y10_N7
--operation mode is arithmetic

G1L515_cout_0 = G1_rRD2_ADDR[12] & (!G1L512);
G1L515 = CARRY(G1L515_cout_0);

--G1L516 is Sdram_Control_4Port:u6|rRD2_ADDR[12]~1624COUT1_1687 at LC_X23_Y10_N7
--operation mode is arithmetic

G1L516_cout_1 = G1_rRD2_ADDR[12] & (!G1L513);
G1L516 = CARRY(G1L516_cout_1);


--G1L379 is Sdram_Control_4Port:u6|mADDR~376 at LC_X22_Y8_N1
--operation mode is normal

G1L379 = G1L365 & (!G1L416) # !G1L365 & (G1L416 & (G1_rRD2_ADDR[12]) # !G1L416 & G1L684Q);


--G1L595 is Sdram_Control_4Port:u6|rWR1_ADDR[12]~1162 at LC_X25_Y9_N7
--operation mode is arithmetic

G1L595_carry_eqn = (!G1L571 & G1L586) # (G1L571 & G1L587);
G1L595 = G1L594Q $ !G1L595_carry_eqn;

--G1L592 is Sdram_Control_4Port:u6|rWR1_ADDR[12]~1112 at LC_X25_Y9_N7
--operation mode is arithmetic

G1L592_cout_0 = G1L594Q & !G1L586;
G1L592 = CARRY(G1L592_cout_0);

--G1L593 is Sdram_Control_4Port:u6|rWR1_ADDR[12]~1112COUT1_1269 at LC_X25_Y9_N7
--operation mode is arithmetic

G1L593_cout_1 = G1L594Q & !G1L587;
G1L593 = CARRY(G1L593_cout_1);


--G1L689Q is Sdram_Control_4Port:u6|rWR2_ADDR[13]~1800 at LC_X24_Y7_N1
--operation mode is normal

G1L689Q_lut_out = G1L54 & (G1L259 & D1_oRST_0);
G1L689Q = DFFEAS(G1L689Q_lut_out, GLOBAL(LB1__clk0), VCC, , G1L655, , , , );


--G1_rRD1_ADDR[13] is Sdram_Control_4Port:u6|rRD1_ADDR[13] at LC_X25_Y11_N8
--operation mode is arithmetic

G1_rRD1_ADDR[13]_carry_eqn = (!G1L450 & G1L458) # (G1L450 & G1L459);
G1_rRD1_ADDR[13]_lut_out = G1_rRD1_ADDR[13] $ G1_rRD1_ADDR[13]_carry_eqn;
G1_rRD1_ADDR[13] = DFFEAS(G1_rRD1_ADDR[13]_lut_out, GLOBAL(LB1__clk0), VCC, , G1L482, VCC, , , G1L481);

--G1L461 is Sdram_Control_4Port:u6|rRD1_ADDR[13]~1640 at LC_X25_Y11_N8
--operation mode is arithmetic

G1L461_cout_0 = !G1L458 # !G1_rRD1_ADDR[13];
G1L461 = CARRY(G1L461_cout_0);

--G1L462 is Sdram_Control_4Port:u6|rRD1_ADDR[13]~1640COUT1_1699 at LC_X25_Y11_N8
--operation mode is arithmetic

G1L462_cout_1 = !G1L459 # !G1_rRD1_ADDR[13];
G1L462 = CARRY(G1L462_cout_1);


--G1_rRD2_ADDR[13] is Sdram_Control_4Port:u6|rRD2_ADDR[13] at LC_X23_Y10_N8
--operation mode is arithmetic

G1_rRD2_ADDR[13]_carry_eqn = (!G1L507 & G1L515) # (G1L507 & G1L516);
G1_rRD2_ADDR[13]_lut_out = G1_rRD2_ADDR[13] $ G1_rRD2_ADDR[13]_carry_eqn;
G1_rRD2_ADDR[13] = DFFEAS(G1_rRD2_ADDR[13]_lut_out, GLOBAL(LB1__clk0), VCC, , G1L531, VCC, , , G1L530);

--G1L518 is Sdram_Control_4Port:u6|rRD2_ADDR[13]~1628 at LC_X23_Y10_N8
--operation mode is arithmetic

G1L518_cout_0 = !G1L515 # !G1_rRD2_ADDR[13];
G1L518 = CARRY(G1L518_cout_0);

--G1L519 is Sdram_Control_4Port:u6|rRD2_ADDR[13]~1628COUT1_1689 at LC_X23_Y10_N8
--operation mode is arithmetic

G1L519_cout_1 = !G1L516 # !G1_rRD2_ADDR[13];
G1L519 = CARRY(G1L519_cout_1);


--G1L380 is Sdram_Control_4Port:u6|mADDR~378 at LC_X15_Y8_N5
--operation mode is normal

G1L380 = G1L365 & (G1_rRD1_ADDR[13] # !G1L416) # !G1L365 & (G1_rRD2_ADDR[13] & G1L416);


--G1L601 is Sdram_Control_4Port:u6|rWR1_ADDR[13]~1160 at LC_X25_Y9_N8
--operation mode is arithmetic

G1L601_carry_eqn = (!G1L571 & G1L592) # (G1L571 & G1L593);
G1L601 = G1L600Q $ G1L601_carry_eqn;

--G1L598 is Sdram_Control_4Port:u6|rWR1_ADDR[13]~1116 at LC_X25_Y9_N8
--operation mode is arithmetic

G1L598_cout_0 = !G1L592 # !G1L600Q;
G1L598 = CARRY(G1L598_cout_0);

--G1L599 is Sdram_Control_4Port:u6|rWR1_ADDR[13]~1116COUT1_1271 at LC_X25_Y9_N8
--operation mode is arithmetic

G1L599_cout_1 = !G1L593 # !G1L600Q;
G1L599 = CARRY(G1L599_cout_1);


--G1_rRD1_ADDR[14] is Sdram_Control_4Port:u6|rRD1_ADDR[14] at LC_X25_Y11_N9
--operation mode is arithmetic

G1_rRD1_ADDR[14]_carry_eqn = (!G1L450 & G1L461) # (G1L450 & G1L462);
G1_rRD1_ADDR[14]_lut_out = G1_rRD1_ADDR[14] $ (!G1_rRD1_ADDR[14]_carry_eqn);
G1_rRD1_ADDR[14] = DFFEAS(G1_rRD1_ADDR[14]_lut_out, GLOBAL(LB1__clk0), VCC, , G1L482, ~GND, , , G1L481);

--G1L464 is Sdram_Control_4Port:u6|rRD1_ADDR[14]~1644 at LC_X25_Y11_N9
--operation mode is arithmetic

G1L464 = CARRY(G1_rRD1_ADDR[14] & (!G1L462));


--G1L694Q is Sdram_Control_4Port:u6|rWR2_ADDR[14]~1801 at LC_X24_Y7_N7
--operation mode is normal

G1L694Q_lut_out = G1L54 & G1L262 & (D1_oRST_0);
G1L694Q = DFFEAS(G1L694Q_lut_out, GLOBAL(LB1__clk0), VCC, , G1L655, , , , );


--G1_rRD2_ADDR[14] is Sdram_Control_4Port:u6|rRD2_ADDR[14] at LC_X23_Y10_N9
--operation mode is arithmetic

G1_rRD2_ADDR[14]_carry_eqn = (!G1L507 & G1L518) # (G1L507 & G1L519);
G1_rRD2_ADDR[14]_lut_out = G1_rRD2_ADDR[14] $ (!G1_rRD2_ADDR[14]_carry_eqn);
G1_rRD2_ADDR[14] = DFFEAS(G1_rRD2_ADDR[14]_lut_out, GLOBAL(LB1__clk0), VCC, , G1L531, ~GND, , , G1L530);

--G1L521 is Sdram_Control_4Port:u6|rRD2_ADDR[14]~1632 at LC_X23_Y10_N9
--operation mode is arithmetic

G1L521 = CARRY(G1_rRD2_ADDR[14] & (!G1L519));


--G1L381 is Sdram_Control_4Port:u6|mADDR~380 at LC_X24_Y9_N0
--operation mode is normal

G1L381 = G1L416 & (!G1L365 & G1_rRD2_ADDR[14]) # !G1L416 & (G1L694Q # G1L365);


--G1L606 is Sdram_Control_4Port:u6|rWR1_ADDR[14]~1158 at LC_X25_Y9_N9
--operation mode is arithmetic

G1L606_carry_eqn = (!G1L571 & G1L598) # (G1L571 & G1L599);
G1L606 = G1L605Q $ !G1L606_carry_eqn;

--G1L604 is Sdram_Control_4Port:u6|rWR1_ADDR[14]~1120 at LC_X25_Y9_N9
--operation mode is arithmetic

G1L604 = CARRY(G1L605Q & !G1L599);


--G1L699Q is Sdram_Control_4Port:u6|rWR2_ADDR[15]~1802 at LC_X23_Y7_N8
--operation mode is normal

G1L699Q_lut_out = G1L264 & G1L54 & D1_oRST_0;
G1L699Q = DFFEAS(G1L699Q_lut_out, GLOBAL(LB1__clk0), VCC, , G1L655, , , , );


--G1_rRD1_ADDR[15] is Sdram_Control_4Port:u6|rRD1_ADDR[15] at LC_X25_Y10_N0
--operation mode is arithmetic

G1_rRD1_ADDR[15]_carry_eqn = G1L464;
G1_rRD1_ADDR[15]_lut_out = G1_rRD1_ADDR[15] $ G1_rRD1_ADDR[15]_carry_eqn;
G1_rRD1_ADDR[15] = DFFEAS(G1_rRD1_ADDR[15]_lut_out, GLOBAL(LB1__clk0), VCC, , G1L482, ~GND, , , G1L481);

--G1L466 is Sdram_Control_4Port:u6|rRD1_ADDR[15]~1648 at LC_X25_Y10_N0
--operation mode is arithmetic

G1L466_cout_0 = !G1L464 # !G1_rRD1_ADDR[15];
G1L466 = CARRY(G1L466_cout_0);

--G1L467 is Sdram_Control_4Port:u6|rRD1_ADDR[15]~1648COUT1_1701 at LC_X25_Y10_N0
--operation mode is arithmetic

G1L467_cout_1 = !G1L464 # !G1_rRD1_ADDR[15];
G1L467 = CARRY(G1L467_cout_1);


--G1_rRD2_ADDR[15] is Sdram_Control_4Port:u6|rRD2_ADDR[15] at LC_X23_Y9_N0
--operation mode is arithmetic

G1_rRD2_ADDR[15]_carry_eqn = G1L521;
G1_rRD2_ADDR[15]_lut_out = G1_rRD2_ADDR[15] $ G1_rRD2_ADDR[15]_carry_eqn;
G1_rRD2_ADDR[15] = DFFEAS(G1_rRD2_ADDR[15]_lut_out, GLOBAL(LB1__clk0), VCC, , G1L531, ~GND, , , G1L530);

--G1L523 is Sdram_Control_4Port:u6|rRD2_ADDR[15]~1636 at LC_X23_Y9_N0
--operation mode is arithmetic

G1L523_cout_0 = !G1L521 # !G1_rRD2_ADDR[15];
G1L523 = CARRY(G1L523_cout_0);

--G1L524 is Sdram_Control_4Port:u6|rRD2_ADDR[15]~1636COUT1_1691 at LC_X23_Y9_N0
--operation mode is arithmetic

G1L524_cout_1 = !G1L521 # !G1_rRD2_ADDR[15];
G1L524 = CARRY(G1L524_cout_1);


--G1L382 is Sdram_Control_4Port:u6|mADDR~382 at LC_X24_Y9_N3
--operation mode is normal

G1L382 = G1L365 & (G1_rRD1_ADDR[15] # !G1L416) # !G1L365 & G1L416 & G1_rRD2_ADDR[15];


--G1L612 is Sdram_Control_4Port:u6|rWR1_ADDR[15]~1156 at LC_X25_Y8_N0
--operation mode is arithmetic

G1L612_carry_eqn = G1L604;
G1L612 = G1L611Q $ G1L612_carry_eqn;

--G1L609 is Sdram_Control_4Port:u6|rWR1_ADDR[15]~1124 at LC_X25_Y8_N0
--operation mode is arithmetic

G1L609_cout_0 = !G1L604 # !G1L611Q;
G1L609 = CARRY(G1L609_cout_0);

--G1L610 is Sdram_Control_4Port:u6|rWR1_ADDR[15]~1124COUT1_1273 at LC_X25_Y8_N0
--operation mode is arithmetic

G1L610_cout_1 = !G1L604 # !G1L611Q;
G1L610 = CARRY(G1L610_cout_1);


--G1_rRD1_ADDR[16] is Sdram_Control_4Port:u6|rRD1_ADDR[16] at LC_X25_Y10_N1
--operation mode is arithmetic

G1_rRD1_ADDR[16]_carry_eqn = (!G1L464 & G1L466) # (G1L464 & G1L467);
G1_rRD1_ADDR[16]_lut_out = G1_rRD1_ADDR[16] $ (!G1_rRD1_ADDR[16]_carry_eqn);
G1_rRD1_ADDR[16] = DFFEAS(G1_rRD1_ADDR[16]_lut_out, GLOBAL(LB1__clk0), VCC, , G1L482, ~GND, , , G1L481);

--G1L469 is Sdram_Control_4Port:u6|rRD1_ADDR[16]~1652 at LC_X25_Y10_N1
--operation mode is arithmetic

G1L469_cout_0 = G1_rRD1_ADDR[16] & (!G1L466);
G1L469 = CARRY(G1L469_cout_0);

--G1L470 is Sdram_Control_4Port:u6|rRD1_ADDR[16]~1652COUT1_1703 at LC_X25_Y10_N1
--operation mode is arithmetic

G1L470_cout_1 = G1_rRD1_ADDR[16] & (!G1L467);
G1L470 = CARRY(G1L470_cout_1);


--G1L702 is Sdram_Control_4Port:u6|rWR2_ADDR[16]~1739 at LC_X22_Y7_N4
--operation mode is normal

G1L702 = G1L267 & G1L54 & (D1_oRST_0);

--G1L704Q is Sdram_Control_4Port:u6|rWR2_ADDR[16]~1803 at LC_X22_Y7_N4
--operation mode is normal

G1L704Q = DFFEAS(G1L702, GLOBAL(LB1__clk0), VCC, , G1L655, , , , );


--G1_rRD2_ADDR[16] is Sdram_Control_4Port:u6|rRD2_ADDR[16] at LC_X23_Y9_N1
--operation mode is arithmetic

G1_rRD2_ADDR[16]_carry_eqn = (!G1L521 & G1L523) # (G1L521 & G1L524);
G1_rRD2_ADDR[16]_lut_out = G1_rRD2_ADDR[16] $ (!G1_rRD2_ADDR[16]_carry_eqn);
G1_rRD2_ADDR[16] = DFFEAS(G1_rRD2_ADDR[16]_lut_out, GLOBAL(LB1__clk0), VCC, , G1L531, ~GND, , , G1L530);

--G1L526 is Sdram_Control_4Port:u6|rRD2_ADDR[16]~1640 at LC_X23_Y9_N1
--operation mode is arithmetic

G1L526_cout_0 = G1_rRD2_ADDR[16] & (!G1L523);
G1L526 = CARRY(G1L526_cout_0);

--G1L527 is Sdram_Control_4Port:u6|rRD2_ADDR[16]~1640COUT1_1693 at LC_X23_Y9_N1
--operation mode is arithmetic

G1L527_cout_1 = G1_rRD2_ADDR[16] & (!G1L524);
G1L527 = CARRY(G1L527_cout_1);


--G1L383 is Sdram_Control_4Port:u6|mADDR~384 at LC_X24_Y9_N1
--operation mode is normal

G1L383 = G1L365 & (!G1L416) # !G1L365 & (G1L416 & G1_rRD2_ADDR[16] # !G1L416 & (G1L704Q));


--G1L618 is Sdram_Control_4Port:u6|rWR1_ADDR[16]~1154 at LC_X25_Y8_N1
--operation mode is arithmetic

G1L618_carry_eqn = (!G1L604 & G1L609) # (G1L604 & G1L610);
G1L618 = G1L617Q $ !G1L618_carry_eqn;

--G1L615 is Sdram_Control_4Port:u6|rWR1_ADDR[16]~1128 at LC_X25_Y8_N1
--operation mode is arithmetic

G1L615_cout_0 = G1L617Q & !G1L609;
G1L615 = CARRY(G1L615_cout_0);

--G1L616 is Sdram_Control_4Port:u6|rWR1_ADDR[16]~1128COUT1_1275 at LC_X25_Y8_N1
--operation mode is arithmetic

G1L616_cout_1 = G1L617Q & !G1L610;
G1L616 = CARRY(G1L616_cout_1);


--G1L707 is Sdram_Control_4Port:u6|rWR2_ADDR[17]~1737 at LC_X22_Y7_N0
--operation mode is normal

G1L707 = G1L54 & G1L270 & D1_oRST_0;

--G1L709Q is Sdram_Control_4Port:u6|rWR2_ADDR[17]~1804 at LC_X22_Y7_N0
--operation mode is normal

G1L709Q = DFFEAS(G1L707, GLOBAL(LB1__clk0), VCC, , G1L655, , , , );


--G1_rRD1_ADDR[17] is Sdram_Control_4Port:u6|rRD1_ADDR[17] at LC_X25_Y10_N2
--operation mode is arithmetic

G1_rRD1_ADDR[17]_carry_eqn = (!G1L464 & G1L469) # (G1L464 & G1L470);
G1_rRD1_ADDR[17]_lut_out = G1_rRD1_ADDR[17] $ (G1_rRD1_ADDR[17]_carry_eqn);
G1_rRD1_ADDR[17] = DFFEAS(G1_rRD1_ADDR[17]_lut_out, GLOBAL(LB1__clk0), VCC, , G1L482, ~GND, , , G1L481);

--G1L472 is Sdram_Control_4Port:u6|rRD1_ADDR[17]~1656 at LC_X25_Y10_N2
--operation mode is arithmetic

G1L472_cout_0 = !G1L469 # !G1_rRD1_ADDR[17];
G1L472 = CARRY(G1L472_cout_0);

--G1L473 is Sdram_Control_4Port:u6|rRD1_ADDR[17]~1656COUT1_1705 at LC_X25_Y10_N2
--operation mode is arithmetic

G1L473_cout_1 = !G1L470 # !G1_rRD1_ADDR[17];
G1L473 = CARRY(G1L473_cout_1);


--G1_rRD2_ADDR[17] is Sdram_Control_4Port:u6|rRD2_ADDR[17] at LC_X23_Y9_N2
--operation mode is arithmetic

G1_rRD2_ADDR[17]_carry_eqn = (!G1L521 & G1L526) # (G1L521 & G1L527);
G1_rRD2_ADDR[17]_lut_out = G1_rRD2_ADDR[17] $ (G1_rRD2_ADDR[17]_carry_eqn);
G1_rRD2_ADDR[17] = DFFEAS(G1_rRD2_ADDR[17]_lut_out, GLOBAL(LB1__clk0), VCC, , G1L531, ~GND, , , G1L530);

--G1L549 is Sdram_Control_4Port:u6|rRD2_ADDR[17]~1644 at LC_X23_Y9_N2
--operation mode is arithmetic

G1L549_cout_0 = !G1L526 # !G1_rRD2_ADDR[17];
G1L549 = CARRY(G1L549_cout_0);

--G1L550 is Sdram_Control_4Port:u6|rRD2_ADDR[17]~1644COUT1_1695 at LC_X23_Y9_N2
--operation mode is arithmetic

G1L550_cout_1 = !G1L527 # !G1_rRD2_ADDR[17];
G1L550 = CARRY(G1L550_cout_1);


--G1L384 is Sdram_Control_4Port:u6|mADDR~386 at LC_X24_Y9_N5
--operation mode is normal

G1L384 = G1L365 & (G1_rRD1_ADDR[17] # !G1L416) # !G1L365 & (G1_rRD2_ADDR[17] & G1L416);


--G1L624 is Sdram_Control_4Port:u6|rWR1_ADDR[17]~1152 at LC_X25_Y8_N2
--operation mode is arithmetic

G1L624_carry_eqn = (!G1L604 & G1L615) # (G1L604 & G1L616);
G1L624 = G1L623Q $ (G1L624_carry_eqn);

--G1L621 is Sdram_Control_4Port:u6|rWR1_ADDR[17]~1132 at LC_X25_Y8_N2
--operation mode is arithmetic

G1L621_cout_0 = !G1L615 # !G1L623Q;
G1L621 = CARRY(G1L621_cout_0);

--G1L622 is Sdram_Control_4Port:u6|rWR1_ADDR[17]~1132COUT1_1277 at LC_X25_Y8_N2
--operation mode is arithmetic

G1L622_cout_1 = !G1L616 # !G1L623Q;
G1L622 = CARRY(G1L622_cout_1);


--G1_rRD1_ADDR[18] is Sdram_Control_4Port:u6|rRD1_ADDR[18] at LC_X25_Y10_N3
--operation mode is arithmetic

G1_rRD1_ADDR[18]_carry_eqn = (!G1L464 & G1L472) # (G1L464 & G1L473);
G1_rRD1_ADDR[18]_lut_out = G1_rRD1_ADDR[18] $ !G1_rRD1_ADDR[18]_carry_eqn;
G1_rRD1_ADDR[18] = DFFEAS(G1_rRD1_ADDR[18]_lut_out, GLOBAL(LB1__clk0), VCC, , G1L482, ~GND, , , G1L481);

--G1L475 is Sdram_Control_4Port:u6|rRD1_ADDR[18]~1660 at LC_X25_Y10_N3
--operation mode is arithmetic

G1L475_cout_0 = G1_rRD1_ADDR[18] & !G1L472;
G1L475 = CARRY(G1L475_cout_0);

--G1L476 is Sdram_Control_4Port:u6|rRD1_ADDR[18]~1660COUT1_1707 at LC_X25_Y10_N3
--operation mode is arithmetic

G1L476_cout_1 = G1_rRD1_ADDR[18] & !G1L473;
G1L476 = CARRY(G1L476_cout_1);


--G1L714Q is Sdram_Control_4Port:u6|rWR2_ADDR[18]~1805 at LC_X22_Y7_N7
--operation mode is normal

G1L714Q_lut_out = D1_oRST_0 & G1L54 & (G1L273);
G1L714Q = DFFEAS(G1L714Q_lut_out, GLOBAL(LB1__clk0), VCC, , G1L655, , , , );


--G1_rRD2_ADDR[18] is Sdram_Control_4Port:u6|rRD2_ADDR[18] at LC_X23_Y9_N3
--operation mode is arithmetic

G1_rRD2_ADDR[18]_carry_eqn = (!G1L521 & G1L549) # (G1L521 & G1L550);
G1_rRD2_ADDR[18]_lut_out = G1_rRD2_ADDR[18] $ !G1_rRD2_ADDR[18]_carry_eqn;
G1_rRD2_ADDR[18] = DFFEAS(G1_rRD2_ADDR[18]_lut_out, GLOBAL(LB1__clk0), VCC, , G1L531, ~GND, , , G1L530);

--G1L552 is Sdram_Control_4Port:u6|rRD2_ADDR[18]~1648 at LC_X23_Y9_N3
--operation mode is arithmetic

G1L552_cout_0 = G1_rRD2_ADDR[18] & !G1L549;
G1L552 = CARRY(G1L552_cout_0);

--G1L553 is Sdram_Control_4Port:u6|rRD2_ADDR[18]~1648COUT1_1697 at LC_X23_Y9_N3
--operation mode is arithmetic

G1L553_cout_1 = G1_rRD2_ADDR[18] & !G1L550;
G1L553 = CARRY(G1L553_cout_1);


--G1L385 is Sdram_Control_4Port:u6|mADDR~388 at LC_X25_Y8_N9
--operation mode is normal

G1L385 = G1L416 & (G1_rRD2_ADDR[18] & !G1L365) # !G1L416 & (G1L714Q # G1L365);


--G1L630 is Sdram_Control_4Port:u6|rWR1_ADDR[18]~1150 at LC_X25_Y8_N3
--operation mode is arithmetic

G1L630_carry_eqn = (!G1L604 & G1L621) # (G1L604 & G1L622);
G1L630 = G1L629Q $ !G1L630_carry_eqn;

--G1L627 is Sdram_Control_4Port:u6|rWR1_ADDR[18]~1136 at LC_X25_Y8_N3
--operation mode is arithmetic

G1L627_cout_0 = G1L629Q & !G1L621;
G1L627 = CARRY(G1L627_cout_0);

--G1L628 is Sdram_Control_4Port:u6|rWR1_ADDR[18]~1136COUT1_1279 at LC_X25_Y8_N3
--operation mode is arithmetic

G1L628_cout_1 = G1L629Q & !G1L622;
G1L628 = CARRY(G1L628_cout_1);


--G1L719Q is Sdram_Control_4Port:u6|rWR2_ADDR[19]~1806 at LC_X22_Y7_N5
--operation mode is normal

G1L719Q_lut_out = G1L54 & G1L276 & D1_oRST_0;
G1L719Q = DFFEAS(G1L719Q_lut_out, GLOBAL(LB1__clk0), VCC, , G1L655, , , , );


--G1_rRD1_ADDR[19] is Sdram_Control_4Port:u6|rRD1_ADDR[19] at LC_X25_Y10_N4
--operation mode is arithmetic

G1_rRD1_ADDR[19]_carry_eqn = (!G1L464 & G1L475) # (G1L464 & G1L476);
G1_rRD1_ADDR[19]_lut_out = G1_rRD1_ADDR[19] $ G1_rRD1_ADDR[19]_carry_eqn;
G1_rRD1_ADDR[19] = DFFEAS(G1_rRD1_ADDR[19]_lut_out, GLOBAL(LB1__clk0), VCC, , G1L482, ~GND, , , G1L481);

--G1L494 is Sdram_Control_4Port:u6|rRD1_ADDR[19]~1664 at LC_X25_Y10_N4
--operation mode is arithmetic

G1L494 = CARRY(!G1L476 # !G1_rRD1_ADDR[19]);


--G1_rRD2_ADDR[19] is Sdram_Control_4Port:u6|rRD2_ADDR[19] at LC_X23_Y9_N4
--operation mode is arithmetic

G1_rRD2_ADDR[19]_carry_eqn = (!G1L521 & G1L552) # (G1L521 & G1L553);
G1_rRD2_ADDR[19]_lut_out = G1_rRD2_ADDR[19] $ G1_rRD2_ADDR[19]_carry_eqn;
G1_rRD2_ADDR[19] = DFFEAS(G1_rRD2_ADDR[19]_lut_out, GLOBAL(LB1__clk0), VCC, , G1L531, ~GND, , , G1L530);

--G1L555 is Sdram_Control_4Port:u6|rRD2_ADDR[19]~1652 at LC_X23_Y9_N4
--operation mode is arithmetic

G1L555 = CARRY(!G1L553 # !G1_rRD2_ADDR[19]);


--G1L386 is Sdram_Control_4Port:u6|mADDR~390 at LC_X24_Y8_N0
--operation mode is normal

G1L386 = G1L416 & (G1L365 & (G1_rRD1_ADDR[19]) # !G1L365 & G1_rRD2_ADDR[19]) # !G1L416 & (G1L365);


--G1L635 is Sdram_Control_4Port:u6|rWR1_ADDR[19]~1148 at LC_X25_Y8_N4
--operation mode is arithmetic

G1L635_carry_eqn = (!G1L604 & G1L627) # (G1L604 & G1L628);
G1L635 = G1L634Q $ (G1L635_carry_eqn);

--G1L633 is Sdram_Control_4Port:u6|rWR1_ADDR[19]~1140 at LC_X25_Y8_N4
--operation mode is arithmetic

G1L633 = CARRY(!G1L628 # !G1L634Q);


--X4_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[8] at LC_X10_Y10_N8
--operation mode is normal

X4_dffe5a[8]_carry_eqn = (!X4L15 & X4L25) # (X4L15 & X4L26);
X4_dffe5a[8]_lut_out = DB2_safe_q[8] $ (X4_dffe5a[8]_carry_eqn $ X6_dffe5a[8]);
X4_dffe5a[8] = DFFEAS(X4_dffe5a[8]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--X4_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[2] at LC_X10_Y10_N2
--operation mode is arithmetic

X4_dffe5a[2]_lut_out = DB2_safe_q[2] $ X6_dffe5a[2] $ X4L6;
X4_dffe5a[2] = DFFEAS(X4_dffe5a[2]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--X4L9 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[2]~97 at LC_X10_Y10_N2
--operation mode is arithmetic

X4L9_cout_0 = DB2_safe_q[2] & (!X4L6 # !X6_dffe5a[2]) # !DB2_safe_q[2] & !X6_dffe5a[2] & !X4L6;
X4L9 = CARRY(X4L9_cout_0);

--X4L10 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[2]~97COUT1_140 at LC_X10_Y10_N2
--operation mode is arithmetic

X4L10_cout_1 = DB2_safe_q[2] & (!X4L7 # !X6_dffe5a[2]) # !DB2_safe_q[2] & !X6_dffe5a[2] & !X4L7;
X4L10 = CARRY(X4L10_cout_1);


--X4_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[3] at LC_X10_Y10_N3
--operation mode is arithmetic

X4_dffe5a[3]_lut_out = DB2_safe_q[3] $ X6_dffe5a[3] $ !X4L9;
X4_dffe5a[3] = DFFEAS(X4_dffe5a[3]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--X4L12 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[3]~101 at LC_X10_Y10_N3
--operation mode is arithmetic

X4L12_cout_0 = DB2_safe_q[3] & X6_dffe5a[3] & !X4L9 # !DB2_safe_q[3] & (X6_dffe5a[3] # !X4L9);
X4L12 = CARRY(X4L12_cout_0);

--X4L13 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[3]~101COUT1_141 at LC_X10_Y10_N3
--operation mode is arithmetic

X4L13_cout_1 = DB2_safe_q[3] & X6_dffe5a[3] & !X4L10 # !DB2_safe_q[3] & (X6_dffe5a[3] # !X4L10);
X4L13 = CARRY(X4L13_cout_1);


--X4_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[0] at LC_X10_Y10_N0
--operation mode is arithmetic

X4_dffe5a[0]_lut_out = DB2_safe_q[0] $ X6_dffe5a[0];
X4_dffe5a[0] = DFFEAS(X4_dffe5a[0]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--X4L3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[0]~105 at LC_X10_Y10_N0
--operation mode is arithmetic

X4L3_cout_0 = DB2_safe_q[0] # !X6_dffe5a[0];
X4L3 = CARRY(X4L3_cout_0);

--X4L4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[0]~105COUT1_136 at LC_X10_Y10_N0
--operation mode is arithmetic

X4L4_cout_1 = DB2_safe_q[0] # !X6_dffe5a[0];
X4L4 = CARRY(X4L4_cout_1);


--X4_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[1] at LC_X10_Y10_N1
--operation mode is arithmetic

X4_dffe5a[1]_lut_out = X6_dffe5a[1] $ DB2_safe_q[1] $ !X4L3;
X4_dffe5a[1] = DFFEAS(X4_dffe5a[1]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--X4L6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[1]~109 at LC_X10_Y10_N1
--operation mode is arithmetic

X4L6_cout_0 = X6_dffe5a[1] & (!X4L3 # !DB2_safe_q[1]) # !X6_dffe5a[1] & !DB2_safe_q[1] & !X4L3;
X4L6 = CARRY(X4L6_cout_0);

--X4L7 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[1]~109COUT1_138 at LC_X10_Y10_N1
--operation mode is arithmetic

X4L7_cout_1 = X6_dffe5a[1] & (!X4L4 # !DB2_safe_q[1]) # !X6_dffe5a[1] & !DB2_safe_q[1] & !X4L4;
X4L7 = CARRY(X4L7_cout_1);


--GB1L2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|cmp_full_ageb~61 at LC_X10_Y9_N2
--operation mode is normal

GB1L2 = X4_dffe5a[3] & X4_dffe5a[2] & (X4_dffe5a[1] # X4_dffe5a[0]);


--X4_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[4] at LC_X10_Y10_N4
--operation mode is arithmetic

X4_dffe5a[4]_lut_out = X6_dffe5a[4] $ DB2_safe_q[4] $ X4L12;
X4_dffe5a[4] = DFFEAS(X4_dffe5a[4]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--X4L15 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[4]~113 at LC_X10_Y10_N4
--operation mode is arithmetic

X4L15 = X4L16;


--X4_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[5] at LC_X10_Y10_N5
--operation mode is arithmetic

X4_dffe5a[5]_carry_eqn = (!X4L15 & GND) # (X4L15 & VCC);
X4_dffe5a[5]_lut_out = X6_dffe5a[5] $ DB2_safe_q[5] $ !X4_dffe5a[5]_carry_eqn;
X4_dffe5a[5] = DFFEAS(X4_dffe5a[5]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--X4L19 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[5]~117 at LC_X10_Y10_N5
--operation mode is arithmetic

X4L19_cout_0 = X6_dffe5a[5] & (!X4L15 # !DB2_safe_q[5]) # !X6_dffe5a[5] & !DB2_safe_q[5] & !X4L15;
X4L19 = CARRY(X4L19_cout_0);

--X4L20 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[5]~117COUT1_143 at LC_X10_Y10_N5
--operation mode is arithmetic

X4L20_cout_1 = X6_dffe5a[5] & (!X4L15 # !DB2_safe_q[5]) # !X6_dffe5a[5] & !DB2_safe_q[5] & !X4L15;
X4L20 = CARRY(X4L20_cout_1);


--X4_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[6] at LC_X10_Y10_N6
--operation mode is arithmetic

X4_dffe5a[6]_carry_eqn = (!X4L15 & X4L19) # (X4L15 & X4L20);
X4_dffe5a[6]_lut_out = DB2_safe_q[6] $ X6_dffe5a[6] $ X4_dffe5a[6]_carry_eqn;
X4_dffe5a[6] = DFFEAS(X4_dffe5a[6]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--X4L22 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[6]~121 at LC_X10_Y10_N6
--operation mode is arithmetic

X4L22_cout_0 = DB2_safe_q[6] & (!X4L19 # !X6_dffe5a[6]) # !DB2_safe_q[6] & !X6_dffe5a[6] & !X4L19;
X4L22 = CARRY(X4L22_cout_0);

--X4L23 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[6]~121COUT1_145 at LC_X10_Y10_N6
--operation mode is arithmetic

X4L23_cout_1 = DB2_safe_q[6] & (!X4L20 # !X6_dffe5a[6]) # !DB2_safe_q[6] & !X6_dffe5a[6] & !X4L20;
X4L23 = CARRY(X4L23_cout_1);


--X4_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[7] at LC_X10_Y10_N7
--operation mode is arithmetic

X4_dffe5a[7]_carry_eqn = (!X4L15 & X4L22) # (X4L15 & X4L23);
X4_dffe5a[7]_lut_out = DB2_safe_q[7] $ X6_dffe5a[7] $ !X4_dffe5a[7]_carry_eqn;
X4_dffe5a[7] = DFFEAS(X4_dffe5a[7]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--X4L25 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[7]~125 at LC_X10_Y10_N7
--operation mode is arithmetic

X4L25_cout_0 = DB2_safe_q[7] & X6_dffe5a[7] & !X4L22 # !DB2_safe_q[7] & (X6_dffe5a[7] # !X4L22);
X4L25 = CARRY(X4L25_cout_0);

--X4L26 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[7]~125COUT1_147 at LC_X10_Y10_N7
--operation mode is arithmetic

X4L26_cout_1 = DB2_safe_q[7] & X6_dffe5a[7] & !X4L23 # !DB2_safe_q[7] & (X6_dffe5a[7] # !X4L23);
X4L26 = CARRY(X4L26_cout_1);


--GB1L3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|cmp_full_ageb~62 at LC_X9_Y10_N2
--operation mode is normal

GB1L3 = X4_dffe5a[7] & X4_dffe5a[4] & X4_dffe5a[5] & X4_dffe5a[6];


--X2_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[0] at LC_X11_Y12_N0
--operation mode is arithmetic

X2_dffe5a[0]_lut_out = X3_dffe5a[0] $ DB1_safe_q[0];
X2_dffe5a[0] = DFFEAS(X2_dffe5a[0]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--X2L3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[0]~171 at LC_X11_Y12_N0
--operation mode is arithmetic

X2L3_cout_0 = X3_dffe5a[0] # !DB1_safe_q[0];
X2L3 = CARRY(X2L3_cout_0);

--X2L4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[0]~171COUT1_221 at LC_X11_Y12_N0
--operation mode is arithmetic

X2L4_cout_1 = X3_dffe5a[0] # !DB1_safe_q[0];
X2L4 = CARRY(X2L4_cout_1);


--X2_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[1] at LC_X11_Y12_N1
--operation mode is arithmetic

X2_dffe5a[1]_lut_out = DB1_safe_q[1] $ X3_dffe5a[1] $ !X2L3;
X2_dffe5a[1] = DFFEAS(X2_dffe5a[1]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--X2L6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[1]~175 at LC_X11_Y12_N1
--operation mode is arithmetic

X2L6_cout_0 = DB1_safe_q[1] & (!X2L3 # !X3_dffe5a[1]) # !DB1_safe_q[1] & !X3_dffe5a[1] & !X2L3;
X2L6 = CARRY(X2L6_cout_0);

--X2L7 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[1]~175COUT1_223 at LC_X11_Y12_N1
--operation mode is arithmetic

X2L7_cout_1 = DB1_safe_q[1] & (!X2L4 # !X3_dffe5a[1]) # !DB1_safe_q[1] & !X3_dffe5a[1] & !X2L4;
X2L7 = CARRY(X2L7_cout_1);


--FB1_b_one is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_one at LC_X15_Y12_N3
--operation mode is normal

FB1_b_one_lut_out = W1L2 & FB1L1 & FB1L6Q & !FB1_b_one;
FB1_b_one = DFFEAS(FB1_b_one_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--X2L11 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[2]~209 at LC_X11_Y12_N2
--operation mode is arithmetic

X2L11 = X3_dffe5a[2] $ DB1_safe_q[2] $ X2L6;

--X2_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[2] at LC_X11_Y12_N2
--operation mode is arithmetic

X2_dffe5a[2] = DFFEAS(X2L11, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--X2L9 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[2]~179 at LC_X11_Y12_N2
--operation mode is arithmetic

X2L9_cout_0 = X3_dffe5a[2] & (!X2L6 # !DB1_safe_q[2]) # !X3_dffe5a[2] & !DB1_safe_q[2] & !X2L6;
X2L9 = CARRY(X2L9_cout_0);

--X2L10 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[2]~179COUT1_225 at LC_X11_Y12_N2
--operation mode is arithmetic

X2L10_cout_1 = X3_dffe5a[2] & (!X2L7 # !DB1_safe_q[2]) # !X3_dffe5a[2] & !DB1_safe_q[2] & !X2L7;
X2L10 = CARRY(X2L10_cout_1);


--X2L15 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[3]~208 at LC_X11_Y12_N3
--operation mode is arithmetic

X2L15 = DB1_safe_q[3] $ X3_dffe5a[3] $ !X2L9;

--X2_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[3] at LC_X11_Y12_N3
--operation mode is arithmetic

X2_dffe5a[3] = DFFEAS(X2L15, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--X2L13 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[3]~183 at LC_X11_Y12_N3
--operation mode is arithmetic

X2L13_cout_0 = DB1_safe_q[3] & (!X2L9 # !X3_dffe5a[3]) # !DB1_safe_q[3] & !X3_dffe5a[3] & !X2L9;
X2L13 = CARRY(X2L13_cout_0);

--X2L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[3]~183COUT1_226 at LC_X11_Y12_N3
--operation mode is arithmetic

X2L14_cout_1 = DB1_safe_q[3] & (!X2L10 # !X3_dffe5a[3]) # !DB1_safe_q[3] & !X3_dffe5a[3] & !X2L10;
X2L14 = CARRY(X2L14_cout_1);


--X2L32Q is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[8]~212 at LC_X15_Y12_N0
--operation mode is normal

X2L32Q_lut_out = X2L11 # X2L31 # X2L15 # X2L29;
X2L32Q = DFFEAS(X2L32Q_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--X2_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[4] at LC_X11_Y12_N4
--operation mode is arithmetic

X2_dffe5a[4]_lut_out = X3_dffe5a[4] $ DB1_safe_q[4] $ X2L13;
X2_dffe5a[4] = DFFEAS(X2_dffe5a[4]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--X2L17 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[4]~187 at LC_X11_Y12_N4
--operation mode is arithmetic

X2L17 = X2L18;


--X2_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[5] at LC_X11_Y12_N5
--operation mode is arithmetic

X2_dffe5a[5]_carry_eqn = (!X2L17 & GND) # (X2L17 & VCC);
X2_dffe5a[5]_lut_out = X3_dffe5a[5] $ DB1_safe_q[5] $ !X2_dffe5a[5]_carry_eqn;
X2_dffe5a[5] = DFFEAS(X2_dffe5a[5]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--X2L21 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[5]~191 at LC_X11_Y12_N5
--operation mode is arithmetic

X2L21_cout_0 = X3_dffe5a[5] & DB1_safe_q[5] & !X2L17 # !X3_dffe5a[5] & (DB1_safe_q[5] # !X2L17);
X2L21 = CARRY(X2L21_cout_0);

--X2L22 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[5]~191COUT1_228 at LC_X11_Y12_N5
--operation mode is arithmetic

X2L22_cout_1 = X3_dffe5a[5] & DB1_safe_q[5] & !X2L17 # !X3_dffe5a[5] & (DB1_safe_q[5] # !X2L17);
X2L22 = CARRY(X2L22_cout_1);


--X2_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[6] at LC_X11_Y12_N6
--operation mode is arithmetic

X2_dffe5a[6]_carry_eqn = (!X2L17 & X2L21) # (X2L17 & X2L22);
X2_dffe5a[6]_lut_out = DB1_safe_q[6] $ X3_dffe5a[6] $ X2_dffe5a[6]_carry_eqn;
X2_dffe5a[6] = DFFEAS(X2_dffe5a[6]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--X2L24 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[6]~195 at LC_X11_Y12_N6
--operation mode is arithmetic

X2L24_cout_0 = DB1_safe_q[6] & X3_dffe5a[6] & !X2L21 # !DB1_safe_q[6] & (X3_dffe5a[6] # !X2L21);
X2L24 = CARRY(X2L24_cout_0);

--X2L25 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[6]~195COUT1_230 at LC_X11_Y12_N6
--operation mode is arithmetic

X2L25_cout_1 = DB1_safe_q[6] & X3_dffe5a[6] & !X2L22 # !DB1_safe_q[6] & (X3_dffe5a[6] # !X2L22);
X2L25 = CARRY(X2L25_cout_1);


--FB1L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|is_one8~55 at LC_X15_Y12_N6
--operation mode is normal

FB1L14 = !X2_dffe5a[5] & !X2_dffe5a[4] & !X2_dffe5a[6] & !X2L32Q;


--FB1L3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty~429 at LC_X15_Y12_N2
--operation mode is normal

FB1L3 = X2_dffe5a[1] # !FB1_b_one & X2_dffe5a[0] # !FB1L14;

--FB1L9Q is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty~436 at LC_X15_Y12_N2
--operation mode is normal

FB1L9Q = DFFEAS(FB1L3, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--W1L2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|valid_rreq~13 at LC_X15_Y12_N1
--operation mode is normal

W1L2 = G1L45Q & (G1L184);


--FB1L1 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|_~76 at LC_X15_Y12_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

FB1_llreq_qfbk = FB1_llreq;
FB1L1 = FB1L14 & (X2_dffe5a[0] & !FB1_llreq_qfbk & !X2_dffe5a[1] # !X2_dffe5a[0] & FB1_llreq_qfbk & X2_dffe5a[1]);

--FB1_llreq is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|llreq at LC_X15_Y12_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

FB1_llreq = DFFEAS(FB1L1, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , W1L1, , , VCC);


--G1L42 is Sdram_Control_4Port:u6|Equal~1125 at LC_X14_Y7_N6
--operation mode is normal

G1L42 = !G1L207Q & (!G1L117 & G1L31);

--G1L47Q is Sdram_Control_4Port:u6|IN_REQ~150 at LC_X14_Y7_N6
--operation mode is normal

G1L47Q = DFFEAS(G1L42, GLOBAL(LB1__clk0), VCC, , , , , , );


--N1_q_b[10] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[10] at M4K_X17_Y17
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
N1_q_b[10]_PORT_A_data_in = BUS(N1_q_b[0], E1_mCCD_DATA[0]);
N1_q_b[10]_PORT_A_data_in_reg = DFFE(N1_q_b[10]_PORT_A_data_in, N1_q_b[10]_clock_0, , , N1_q_b[10]_clock_enable_0);
N1_q_b[10]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[10]_PORT_A_address_reg = DFFE(N1_q_b[10]_PORT_A_address, N1_q_b[10]_clock_0, , , N1_q_b[10]_clock_enable_0);
N1_q_b[10]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[10]_PORT_B_address_reg = DFFE(N1_q_b[10]_PORT_B_address, N1_q_b[10]_clock_0, , , N1_q_b[10]_clock_enable_0);
N1_q_b[10]_PORT_A_write_enable = VCC;
N1_q_b[10]_PORT_A_write_enable_reg = DFFE(N1_q_b[10]_PORT_A_write_enable, N1_q_b[10]_clock_0, , , N1_q_b[10]_clock_enable_0);
N1_q_b[10]_PORT_B_read_enable = VCC;
N1_q_b[10]_PORT_B_read_enable_reg = DFFE(N1_q_b[10]_PORT_B_read_enable, N1_q_b[10]_clock_0, , , N1_q_b[10]_clock_enable_0);
N1_q_b[10]_clock_0 = GLOBAL(CCD_PIXCLK);
N1_q_b[10]_clock_enable_0 = E1_oDVAL;
N1_q_b[10]_PORT_B_data_out = MEMORY(N1_q_b[10]_PORT_A_data_in_reg, , N1_q_b[10]_PORT_A_address_reg, N1_q_b[10]_PORT_B_address_reg, N1_q_b[10]_PORT_A_write_enable_reg, N1_q_b[10]_PORT_B_read_enable_reg, , , N1_q_b[10]_clock_0, , N1_q_b[10]_clock_enable_0, , , );
N1_q_b[10]_PORT_B_data_out_reg = DFFE(N1_q_b[10]_PORT_B_data_out, N1_q_b[10]_clock_0, , , N1_q_b[10]_clock_enable_0);
N1_q_b[10] = N1_q_b[10]_PORT_B_data_out_reg[0];

--N1_q_b[0] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[0] at M4K_X17_Y17
N1_q_b[10]_PORT_A_data_in = BUS(N1_q_b[0], E1_mCCD_DATA[0]);
N1_q_b[10]_PORT_A_data_in_reg = DFFE(N1_q_b[10]_PORT_A_data_in, N1_q_b[10]_clock_0, , , N1_q_b[10]_clock_enable_0);
N1_q_b[10]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[10]_PORT_A_address_reg = DFFE(N1_q_b[10]_PORT_A_address, N1_q_b[10]_clock_0, , , N1_q_b[10]_clock_enable_0);
N1_q_b[10]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[10]_PORT_B_address_reg = DFFE(N1_q_b[10]_PORT_B_address, N1_q_b[10]_clock_0, , , N1_q_b[10]_clock_enable_0);
N1_q_b[10]_PORT_A_write_enable = VCC;
N1_q_b[10]_PORT_A_write_enable_reg = DFFE(N1_q_b[10]_PORT_A_write_enable, N1_q_b[10]_clock_0, , , N1_q_b[10]_clock_enable_0);
N1_q_b[10]_PORT_B_read_enable = VCC;
N1_q_b[10]_PORT_B_read_enable_reg = DFFE(N1_q_b[10]_PORT_B_read_enable, N1_q_b[10]_clock_0, , , N1_q_b[10]_clock_enable_0);
N1_q_b[10]_clock_0 = GLOBAL(CCD_PIXCLK);
N1_q_b[10]_clock_enable_0 = E1_oDVAL;
N1_q_b[10]_PORT_B_data_out = MEMORY(N1_q_b[10]_PORT_A_data_in_reg, , N1_q_b[10]_PORT_A_address_reg, N1_q_b[10]_PORT_B_address_reg, N1_q_b[10]_PORT_A_write_enable_reg, N1_q_b[10]_PORT_B_read_enable_reg, , , N1_q_b[10]_clock_0, , N1_q_b[10]_clock_enable_0, , , );
N1_q_b[10]_PORT_B_data_out_reg = DFFE(N1_q_b[10]_PORT_B_data_out, N1_q_b[10]_clock_0, , , N1_q_b[10]_clock_enable_0);
N1_q_b[0] = N1_q_b[10]_PORT_B_data_out_reg[1];


--F1L32 is RAW2RGB:u4|mCCD_B~150 at LC_X19_Y16_N1
--operation mode is normal

F1L32 = E1_X_Cont[0] & (F1_mDATAd_1[0] # E1_Y_Cont[0]) # !E1_X_Cont[0] & (!E1_Y_Cont[0] & N1_q_b[0]);


--EB2_parity is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|parity at LC_X16_Y13_N0
--operation mode is arithmetic

EB2_parity_lut_out = W1_valid_wreq $ EB2_parity;
EB2_parity = DFFEAS(EB2_parity_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--EB2L26 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|parity~COUT at LC_X16_Y13_N0
--operation mode is arithmetic

EB2L26_cout_0 = W1_valid_wreq & EB2_parity;
EB2L26 = CARRY(EB2L26_cout_0);

--EB2L27 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|parity~COUTCOUT1_3 at LC_X16_Y13_N0
--operation mode is arithmetic

EB2L27_cout_1 = W1_valid_wreq & EB2_parity;
EB2L27 = CARRY(EB2L27_cout_1);


--EB1_parity is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|parity at LC_X14_Y13_N0
--operation mode is arithmetic

EB1_parity_lut_out = EB1_parity $ W1L1;
EB1_parity = DFFEAS(EB1_parity_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--EB1L26 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|parity~COUT at LC_X14_Y13_N0
--operation mode is arithmetic

EB1L26_cout_0 = EB1_parity & W1L1;
EB1L26 = CARRY(EB1L26_cout_0);

--EB1L27 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|parity~COUTCOUT1_3 at LC_X14_Y13_N0
--operation mode is arithmetic

EB1L27_cout_1 = EB1_parity & W1L1;
EB1L27 = CARRY(EB1L27_cout_1);


--X10_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[8] at LC_X24_Y5_N8
--operation mode is normal

X10_dffe5a[8]_carry_eqn = (!X10L15 & X10L25) # (X10L15 & X10L26);
X10_dffe5a[8]_lut_out = DB4_safe_q[8] $ X12_dffe5a[8] $ X10_dffe5a[8]_carry_eqn;
X10_dffe5a[8] = DFFEAS(X10_dffe5a[8]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--X10_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[2] at LC_X24_Y5_N2
--operation mode is arithmetic

X10_dffe5a[2]_lut_out = DB4_safe_q[2] $ X12_dffe5a[2] $ X10L6;
X10_dffe5a[2] = DFFEAS(X10_dffe5a[2]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--X10L9 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[2]~97 at LC_X24_Y5_N2
--operation mode is arithmetic

X10L9_cout_0 = DB4_safe_q[2] & (!X10L6 # !X12_dffe5a[2]) # !DB4_safe_q[2] & !X12_dffe5a[2] & !X10L6;
X10L9 = CARRY(X10L9_cout_0);

--X10L10 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[2]~97COUT1_140 at LC_X24_Y5_N2
--operation mode is arithmetic

X10L10_cout_1 = DB4_safe_q[2] & (!X10L7 # !X12_dffe5a[2]) # !DB4_safe_q[2] & !X12_dffe5a[2] & !X10L7;
X10L10 = CARRY(X10L10_cout_1);


--X10_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[3] at LC_X24_Y5_N3
--operation mode is arithmetic

X10_dffe5a[3]_lut_out = DB4_safe_q[3] $ X12_dffe5a[3] $ !X10L9;
X10_dffe5a[3] = DFFEAS(X10_dffe5a[3]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--X10L12 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[3]~101 at LC_X24_Y5_N3
--operation mode is arithmetic

X10L12_cout_0 = DB4_safe_q[3] & X12_dffe5a[3] & !X10L9 # !DB4_safe_q[3] & (X12_dffe5a[3] # !X10L9);
X10L12 = CARRY(X10L12_cout_0);

--X10L13 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[3]~101COUT1_141 at LC_X24_Y5_N3
--operation mode is arithmetic

X10L13_cout_1 = DB4_safe_q[3] & X12_dffe5a[3] & !X10L10 # !DB4_safe_q[3] & (X12_dffe5a[3] # !X10L10);
X10L13 = CARRY(X10L13_cout_1);


--X10_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[0] at LC_X24_Y5_N0
--operation mode is arithmetic

X10_dffe5a[0]_lut_out = X12_dffe5a[0] $ DB4_safe_q[0];
X10_dffe5a[0] = DFFEAS(X10_dffe5a[0]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--X10L3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[0]~105 at LC_X24_Y5_N0
--operation mode is arithmetic

X10L3_cout_0 = DB4_safe_q[0] # !X12_dffe5a[0];
X10L3 = CARRY(X10L3_cout_0);

--X10L4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[0]~105COUT1_136 at LC_X24_Y5_N0
--operation mode is arithmetic

X10L4_cout_1 = DB4_safe_q[0] # !X12_dffe5a[0];
X10L4 = CARRY(X10L4_cout_1);


--X10_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[1] at LC_X24_Y5_N1
--operation mode is arithmetic

X10_dffe5a[1]_lut_out = DB4_safe_q[1] $ X12_dffe5a[1] $ !X10L3;
X10_dffe5a[1] = DFFEAS(X10_dffe5a[1]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--X10L6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[1]~109 at LC_X24_Y5_N1
--operation mode is arithmetic

X10L6_cout_0 = DB4_safe_q[1] & X12_dffe5a[1] & !X10L3 # !DB4_safe_q[1] & (X12_dffe5a[1] # !X10L3);
X10L6 = CARRY(X10L6_cout_0);

--X10L7 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[1]~109COUT1_138 at LC_X24_Y5_N1
--operation mode is arithmetic

X10L7_cout_1 = DB4_safe_q[1] & X12_dffe5a[1] & !X10L4 # !DB4_safe_q[1] & (X12_dffe5a[1] # !X10L4);
X10L7 = CARRY(X10L7_cout_1);


--GB2L2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|cmp_full_ageb~61 at LC_X23_Y5_N5
--operation mode is normal

GB2L2 = X10_dffe5a[2] & X10_dffe5a[3] & (X10_dffe5a[1] # X10_dffe5a[0]);


--X10_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[4] at LC_X24_Y5_N4
--operation mode is arithmetic

X10_dffe5a[4]_lut_out = X12_dffe5a[4] $ DB4_safe_q[4] $ X10L12;
X10_dffe5a[4] = DFFEAS(X10_dffe5a[4]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--X10L15 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[4]~113 at LC_X24_Y5_N4
--operation mode is arithmetic

X10L15 = X10L16;


--X10_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[5] at LC_X24_Y5_N5
--operation mode is arithmetic

X10_dffe5a[5]_carry_eqn = (!X10L15 & GND) # (X10L15 & VCC);
X10_dffe5a[5]_lut_out = X12_dffe5a[5] $ DB4_safe_q[5] $ !X10_dffe5a[5]_carry_eqn;
X10_dffe5a[5] = DFFEAS(X10_dffe5a[5]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--X10L19 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[5]~117 at LC_X24_Y5_N5
--operation mode is arithmetic

X10L19_cout_0 = X12_dffe5a[5] & (!X10L15 # !DB4_safe_q[5]) # !X12_dffe5a[5] & !DB4_safe_q[5] & !X10L15;
X10L19 = CARRY(X10L19_cout_0);

--X10L20 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[5]~117COUT1_143 at LC_X24_Y5_N5
--operation mode is arithmetic

X10L20_cout_1 = X12_dffe5a[5] & (!X10L15 # !DB4_safe_q[5]) # !X12_dffe5a[5] & !DB4_safe_q[5] & !X10L15;
X10L20 = CARRY(X10L20_cout_1);


--X10_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[6] at LC_X24_Y5_N6
--operation mode is arithmetic

X10_dffe5a[6]_carry_eqn = (!X10L15 & X10L19) # (X10L15 & X10L20);
X10_dffe5a[6]_lut_out = DB4_safe_q[6] $ X12_dffe5a[6] $ X10_dffe5a[6]_carry_eqn;
X10_dffe5a[6] = DFFEAS(X10_dffe5a[6]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--X10L22 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[6]~121 at LC_X24_Y5_N6
--operation mode is arithmetic

X10L22_cout_0 = DB4_safe_q[6] & (!X10L19 # !X12_dffe5a[6]) # !DB4_safe_q[6] & !X12_dffe5a[6] & !X10L19;
X10L22 = CARRY(X10L22_cout_0);

--X10L23 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[6]~121COUT1_145 at LC_X24_Y5_N6
--operation mode is arithmetic

X10L23_cout_1 = DB4_safe_q[6] & (!X10L20 # !X12_dffe5a[6]) # !DB4_safe_q[6] & !X12_dffe5a[6] & !X10L20;
X10L23 = CARRY(X10L23_cout_1);


--X10_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[7] at LC_X24_Y5_N7
--operation mode is arithmetic

X10_dffe5a[7]_carry_eqn = (!X10L15 & X10L22) # (X10L15 & X10L23);
X10_dffe5a[7]_lut_out = DB4_safe_q[7] $ X12_dffe5a[7] $ !X10_dffe5a[7]_carry_eqn;
X10_dffe5a[7] = DFFEAS(X10_dffe5a[7]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--X10L25 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[7]~125 at LC_X24_Y5_N7
--operation mode is arithmetic

X10L25_cout_0 = DB4_safe_q[7] & X12_dffe5a[7] & !X10L22 # !DB4_safe_q[7] & (X12_dffe5a[7] # !X10L22);
X10L25 = CARRY(X10L25_cout_0);

--X10L26 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[7]~125COUT1_147 at LC_X24_Y5_N7
--operation mode is arithmetic

X10L26_cout_1 = DB4_safe_q[7] & X12_dffe5a[7] & !X10L23 # !DB4_safe_q[7] & (X12_dffe5a[7] # !X10L23);
X10L26 = CARRY(X10L26_cout_1);


--GB2L3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|cmp_full_ageb~62 at LC_X23_Y5_N2
--operation mode is normal

GB2L3 = X10_dffe5a[7] & X10_dffe5a[4] & X10_dffe5a[5] & X10_dffe5a[6];


--X8_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[0] at LC_X20_Y6_N0
--operation mode is arithmetic

X8_dffe5a[0]_lut_out = X9_dffe5a[0] $ DB3_safe_q[0];
X8_dffe5a[0] = DFFEAS(X8_dffe5a[0]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--X8L3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[0]~171 at LC_X20_Y6_N0
--operation mode is arithmetic

X8L3_cout_0 = X9_dffe5a[0] # !DB3_safe_q[0];
X8L3 = CARRY(X8L3_cout_0);

--X8L4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[0]~171COUT1_221 at LC_X20_Y6_N0
--operation mode is arithmetic

X8L4_cout_1 = X9_dffe5a[0] # !DB3_safe_q[0];
X8L4 = CARRY(X8L4_cout_1);


--X8_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[1] at LC_X20_Y6_N1
--operation mode is arithmetic

X8_dffe5a[1]_lut_out = X9_dffe5a[1] $ DB3_safe_q[1] $ !X8L3;
X8_dffe5a[1] = DFFEAS(X8_dffe5a[1]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--X8L6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[1]~175 at LC_X20_Y6_N1
--operation mode is arithmetic

X8L6_cout_0 = X9_dffe5a[1] & DB3_safe_q[1] & !X8L3 # !X9_dffe5a[1] & (DB3_safe_q[1] # !X8L3);
X8L6 = CARRY(X8L6_cout_0);

--X8L7 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[1]~175COUT1_223 at LC_X20_Y6_N1
--operation mode is arithmetic

X8L7_cout_1 = X9_dffe5a[1] & DB3_safe_q[1] & !X8L4 # !X9_dffe5a[1] & (DB3_safe_q[1] # !X8L4);
X8L7 = CARRY(X8L7_cout_1);


--FB2_b_one is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_one at LC_X19_Y6_N3
--operation mode is normal

FB2_b_one_lut_out = FB2L1 & FB2L6Q & W2L2 & !FB2_b_one;
FB2_b_one = DFFEAS(FB2_b_one_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--X8L11 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[2]~209 at LC_X20_Y6_N2
--operation mode is arithmetic

X8L11 = DB3_safe_q[2] $ X9_dffe5a[2] $ X8L6;

--X8_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[2] at LC_X20_Y6_N2
--operation mode is arithmetic

X8_dffe5a[2] = DFFEAS(X8L11, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--X8L9 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[2]~179 at LC_X20_Y6_N2
--operation mode is arithmetic

X8L9_cout_0 = DB3_safe_q[2] & X9_dffe5a[2] & !X8L6 # !DB3_safe_q[2] & (X9_dffe5a[2] # !X8L6);
X8L9 = CARRY(X8L9_cout_0);

--X8L10 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[2]~179COUT1_225 at LC_X20_Y6_N2
--operation mode is arithmetic

X8L10_cout_1 = DB3_safe_q[2] & X9_dffe5a[2] & !X8L7 # !DB3_safe_q[2] & (X9_dffe5a[2] # !X8L7);
X8L10 = CARRY(X8L10_cout_1);


--X8L15 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[3]~208 at LC_X20_Y6_N3
--operation mode is arithmetic

X8L15 = X9_dffe5a[3] $ DB3_safe_q[3] $ !X8L9;

--X8_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[3] at LC_X20_Y6_N3
--operation mode is arithmetic

X8_dffe5a[3] = DFFEAS(X8L15, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--X8L13 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[3]~183 at LC_X20_Y6_N3
--operation mode is arithmetic

X8L13_cout_0 = X9_dffe5a[3] & DB3_safe_q[3] & !X8L9 # !X9_dffe5a[3] & (DB3_safe_q[3] # !X8L9);
X8L13 = CARRY(X8L13_cout_0);

--X8L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[3]~183COUT1_226 at LC_X20_Y6_N3
--operation mode is arithmetic

X8L14_cout_1 = X9_dffe5a[3] & DB3_safe_q[3] & !X8L10 # !X9_dffe5a[3] & (DB3_safe_q[3] # !X8L10);
X8L14 = CARRY(X8L14_cout_1);


--X8L32Q is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[8]~212 at LC_X19_Y6_N6
--operation mode is normal

X8L32Q_lut_out = X8L15 # X8L29 # X8L11 # X8L31;
X8L32Q = DFFEAS(X8L32Q_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--X8_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[4] at LC_X20_Y6_N4
--operation mode is arithmetic

X8_dffe5a[4]_lut_out = DB3_safe_q[4] $ X9_dffe5a[4] $ X8L13;
X8_dffe5a[4] = DFFEAS(X8_dffe5a[4]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--X8L17 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[4]~187 at LC_X20_Y6_N4
--operation mode is arithmetic

X8L17 = X8L18;


--X8_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[5] at LC_X20_Y6_N5
--operation mode is arithmetic

X8_dffe5a[5]_carry_eqn = (!X8L17 & GND) # (X8L17 & VCC);
X8_dffe5a[5]_lut_out = X9_dffe5a[5] $ DB3_safe_q[5] $ !X8_dffe5a[5]_carry_eqn;
X8_dffe5a[5] = DFFEAS(X8_dffe5a[5]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--X8L21 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[5]~191 at LC_X20_Y6_N5
--operation mode is arithmetic

X8L21_cout_0 = X9_dffe5a[5] & DB3_safe_q[5] & !X8L17 # !X9_dffe5a[5] & (DB3_safe_q[5] # !X8L17);
X8L21 = CARRY(X8L21_cout_0);

--X8L22 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[5]~191COUT1_228 at LC_X20_Y6_N5
--operation mode is arithmetic

X8L22_cout_1 = X9_dffe5a[5] & DB3_safe_q[5] & !X8L17 # !X9_dffe5a[5] & (DB3_safe_q[5] # !X8L17);
X8L22 = CARRY(X8L22_cout_1);


--X8_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[6] at LC_X20_Y6_N6
--operation mode is arithmetic

X8_dffe5a[6]_carry_eqn = (!X8L17 & X8L21) # (X8L17 & X8L22);
X8_dffe5a[6]_lut_out = X9_dffe5a[6] $ DB3_safe_q[6] $ X8_dffe5a[6]_carry_eqn;
X8_dffe5a[6] = DFFEAS(X8_dffe5a[6]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--X8L24 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[6]~195 at LC_X20_Y6_N6
--operation mode is arithmetic

X8L24_cout_0 = X9_dffe5a[6] & (!X8L21 # !DB3_safe_q[6]) # !X9_dffe5a[6] & !DB3_safe_q[6] & !X8L21;
X8L24 = CARRY(X8L24_cout_0);

--X8L25 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[6]~195COUT1_230 at LC_X20_Y6_N6
--operation mode is arithmetic

X8L25_cout_1 = X9_dffe5a[6] & (!X8L22 # !DB3_safe_q[6]) # !X9_dffe5a[6] & !DB3_safe_q[6] & !X8L22;
X8L25 = CARRY(X8L25_cout_1);


--FB2L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|is_one8~55 at LC_X19_Y6_N5
--operation mode is normal

FB2L14 = !X8L32Q & !X8_dffe5a[4] & !X8_dffe5a[5] & !X8_dffe5a[6];


--FB2L3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty~429 at LC_X19_Y6_N4
--operation mode is normal

FB2L3 = X8_dffe5a[1] # X8_dffe5a[0] & !FB2_b_one # !FB2L14;

--FB2L9Q is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty~436 at LC_X19_Y6_N4
--operation mode is normal

FB2L9Q = DFFEAS(FB2L3, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--W2L2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|valid_rreq~13 at LC_X15_Y12_N7
--operation mode is normal

W2L2 = G1L45Q & (G1L197);


--FB2L1 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|_~76 at LC_X19_Y6_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

FB2_llreq_qfbk = FB2_llreq;
FB2L1 = FB2L14 & (X8_dffe5a[1] & !X8_dffe5a[0] & FB2_llreq_qfbk # !X8_dffe5a[1] & X8_dffe5a[0] & !FB2_llreq_qfbk);

--FB2_llreq is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|llreq at LC_X19_Y6_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

FB2_llreq = DFFEAS(FB2L1, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , W2L1, , , VCC);


--F1L83 is RAW2RGB:u4|mCCD_R~941 at LC_X19_Y16_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_0[0]_qfbk = F1_mDATAd_0[0];
F1L83 = E1_X_Cont[0] & E1_Y_Cont[0] # !E1_X_Cont[0] & (E1_Y_Cont[0] & (F1_mDATAd_1[0]) # !E1_Y_Cont[0] & F1_mDATAd_0[0]_qfbk);

--F1_mDATAd_0[0] is RAW2RGB:u4|mDATAd_0[0] at LC_X19_Y16_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_0[0] = DFFEAS(F1L83, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , N1_q_b[10], , , VCC);


--EB4_parity is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|parity at LC_X20_Y12_N0
--operation mode is arithmetic

EB4_parity_lut_out = W2_valid_wreq $ EB4_parity;
EB4_parity = DFFEAS(EB4_parity_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--EB4L26 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|parity~COUT at LC_X20_Y12_N0
--operation mode is arithmetic

EB4L26_cout_0 = W2_valid_wreq & EB4_parity;
EB4L26 = CARRY(EB4L26_cout_0);

--EB4L27 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|parity~COUTCOUT1_3 at LC_X20_Y12_N0
--operation mode is arithmetic

EB4L27_cout_1 = W2_valid_wreq & EB4_parity;
EB4L27 = CARRY(EB4L27_cout_1);


--EB3_parity is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|parity at LC_X20_Y11_N0
--operation mode is arithmetic

EB3_parity_lut_out = W2L1 $ EB3_parity;
EB3_parity = DFFEAS(EB3_parity_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--EB3L26 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|parity~COUT at LC_X20_Y11_N0
--operation mode is arithmetic

EB3L26_cout_0 = W2L1 & EB3_parity;
EB3L26 = CARRY(EB3L26_cout_0);

--EB3L27 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|parity~COUTCOUT1_3 at LC_X20_Y11_N0
--operation mode is arithmetic

EB3L27_cout_1 = W2L1 & EB3_parity;
EB3L27 = CARRY(EB3L27_cout_1);


--N1_q_b[11] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[11] at M4K_X17_Y19
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
N1_q_b[11]_PORT_A_data_in = BUS(N1_q_b[1], E1_mCCD_DATA[1]);
N1_q_b[11]_PORT_A_data_in_reg = DFFE(N1_q_b[11]_PORT_A_data_in, N1_q_b[11]_clock_0, , , N1_q_b[11]_clock_enable_0);
N1_q_b[11]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[11]_PORT_A_address_reg = DFFE(N1_q_b[11]_PORT_A_address, N1_q_b[11]_clock_0, , , N1_q_b[11]_clock_enable_0);
N1_q_b[11]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[11]_PORT_B_address_reg = DFFE(N1_q_b[11]_PORT_B_address, N1_q_b[11]_clock_0, , , N1_q_b[11]_clock_enable_0);
N1_q_b[11]_PORT_A_write_enable = VCC;
N1_q_b[11]_PORT_A_write_enable_reg = DFFE(N1_q_b[11]_PORT_A_write_enable, N1_q_b[11]_clock_0, , , N1_q_b[11]_clock_enable_0);
N1_q_b[11]_PORT_B_read_enable = VCC;
N1_q_b[11]_PORT_B_read_enable_reg = DFFE(N1_q_b[11]_PORT_B_read_enable, N1_q_b[11]_clock_0, , , N1_q_b[11]_clock_enable_0);
N1_q_b[11]_clock_0 = GLOBAL(CCD_PIXCLK);
N1_q_b[11]_clock_enable_0 = E1_oDVAL;
N1_q_b[11]_PORT_B_data_out = MEMORY(N1_q_b[11]_PORT_A_data_in_reg, , N1_q_b[11]_PORT_A_address_reg, N1_q_b[11]_PORT_B_address_reg, N1_q_b[11]_PORT_A_write_enable_reg, N1_q_b[11]_PORT_B_read_enable_reg, , , N1_q_b[11]_clock_0, , N1_q_b[11]_clock_enable_0, , , );
N1_q_b[11]_PORT_B_data_out_reg = DFFE(N1_q_b[11]_PORT_B_data_out, N1_q_b[11]_clock_0, , , N1_q_b[11]_clock_enable_0);
N1_q_b[11] = N1_q_b[11]_PORT_B_data_out_reg[0];

--N1_q_b[1] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[1] at M4K_X17_Y19
N1_q_b[11]_PORT_A_data_in = BUS(N1_q_b[1], E1_mCCD_DATA[1]);
N1_q_b[11]_PORT_A_data_in_reg = DFFE(N1_q_b[11]_PORT_A_data_in, N1_q_b[11]_clock_0, , , N1_q_b[11]_clock_enable_0);
N1_q_b[11]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[11]_PORT_A_address_reg = DFFE(N1_q_b[11]_PORT_A_address, N1_q_b[11]_clock_0, , , N1_q_b[11]_clock_enable_0);
N1_q_b[11]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[11]_PORT_B_address_reg = DFFE(N1_q_b[11]_PORT_B_address, N1_q_b[11]_clock_0, , , N1_q_b[11]_clock_enable_0);
N1_q_b[11]_PORT_A_write_enable = VCC;
N1_q_b[11]_PORT_A_write_enable_reg = DFFE(N1_q_b[11]_PORT_A_write_enable, N1_q_b[11]_clock_0, , , N1_q_b[11]_clock_enable_0);
N1_q_b[11]_PORT_B_read_enable = VCC;
N1_q_b[11]_PORT_B_read_enable_reg = DFFE(N1_q_b[11]_PORT_B_read_enable, N1_q_b[11]_clock_0, , , N1_q_b[11]_clock_enable_0);
N1_q_b[11]_clock_0 = GLOBAL(CCD_PIXCLK);
N1_q_b[11]_clock_enable_0 = E1_oDVAL;
N1_q_b[11]_PORT_B_data_out = MEMORY(N1_q_b[11]_PORT_A_data_in_reg, , N1_q_b[11]_PORT_A_address_reg, N1_q_b[11]_PORT_B_address_reg, N1_q_b[11]_PORT_A_write_enable_reg, N1_q_b[11]_PORT_B_read_enable_reg, , , N1_q_b[11]_clock_0, , N1_q_b[11]_clock_enable_0, , , );
N1_q_b[11]_PORT_B_data_out_reg = DFFE(N1_q_b[11]_PORT_B_data_out, N1_q_b[11]_clock_0, , , N1_q_b[11]_clock_enable_0);
N1_q_b[1] = N1_q_b[11]_PORT_B_data_out_reg[1];


--F1L33 is RAW2RGB:u4|mCCD_B~152 at LC_X19_Y16_N8
--operation mode is normal

F1L33 = E1_Y_Cont[0] & (E1_X_Cont[0]) # !E1_Y_Cont[0] & (E1_X_Cont[0] & F1_mDATAd_1[1] # !E1_X_Cont[0] & (N1_q_b[1]));


--F1L84 is RAW2RGB:u4|mCCD_R~943 at LC_X19_Y16_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_0[1]_qfbk = F1_mDATAd_0[1];
F1L84 = E1_Y_Cont[0] & (F1_mDATAd_1[1] # E1_X_Cont[0]) # !E1_Y_Cont[0] & (F1_mDATAd_0[1]_qfbk & !E1_X_Cont[0]);

--F1_mDATAd_0[1] is RAW2RGB:u4|mDATAd_0[1] at LC_X19_Y16_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_0[1] = DFFEAS(F1L84, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , N1_q_b[11], , , VCC);


--N1_q_b[12] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[12] at M4K_X17_Y16
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
N1_q_b[12]_PORT_A_data_in = BUS(N1_q_b[2], E1_mCCD_DATA[2]);
N1_q_b[12]_PORT_A_data_in_reg = DFFE(N1_q_b[12]_PORT_A_data_in, N1_q_b[12]_clock_0, , , N1_q_b[12]_clock_enable_0);
N1_q_b[12]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[12]_PORT_A_address_reg = DFFE(N1_q_b[12]_PORT_A_address, N1_q_b[12]_clock_0, , , N1_q_b[12]_clock_enable_0);
N1_q_b[12]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[12]_PORT_B_address_reg = DFFE(N1_q_b[12]_PORT_B_address, N1_q_b[12]_clock_0, , , N1_q_b[12]_clock_enable_0);
N1_q_b[12]_PORT_A_write_enable = VCC;
N1_q_b[12]_PORT_A_write_enable_reg = DFFE(N1_q_b[12]_PORT_A_write_enable, N1_q_b[12]_clock_0, , , N1_q_b[12]_clock_enable_0);
N1_q_b[12]_PORT_B_read_enable = VCC;
N1_q_b[12]_PORT_B_read_enable_reg = DFFE(N1_q_b[12]_PORT_B_read_enable, N1_q_b[12]_clock_0, , , N1_q_b[12]_clock_enable_0);
N1_q_b[12]_clock_0 = GLOBAL(CCD_PIXCLK);
N1_q_b[12]_clock_enable_0 = E1_oDVAL;
N1_q_b[12]_PORT_B_data_out = MEMORY(N1_q_b[12]_PORT_A_data_in_reg, , N1_q_b[12]_PORT_A_address_reg, N1_q_b[12]_PORT_B_address_reg, N1_q_b[12]_PORT_A_write_enable_reg, N1_q_b[12]_PORT_B_read_enable_reg, , , N1_q_b[12]_clock_0, , N1_q_b[12]_clock_enable_0, , , );
N1_q_b[12]_PORT_B_data_out_reg = DFFE(N1_q_b[12]_PORT_B_data_out, N1_q_b[12]_clock_0, , , N1_q_b[12]_clock_enable_0);
N1_q_b[12] = N1_q_b[12]_PORT_B_data_out_reg[0];

--N1_q_b[2] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[2] at M4K_X17_Y16
N1_q_b[12]_PORT_A_data_in = BUS(N1_q_b[2], E1_mCCD_DATA[2]);
N1_q_b[12]_PORT_A_data_in_reg = DFFE(N1_q_b[12]_PORT_A_data_in, N1_q_b[12]_clock_0, , , N1_q_b[12]_clock_enable_0);
N1_q_b[12]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[12]_PORT_A_address_reg = DFFE(N1_q_b[12]_PORT_A_address, N1_q_b[12]_clock_0, , , N1_q_b[12]_clock_enable_0);
N1_q_b[12]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[12]_PORT_B_address_reg = DFFE(N1_q_b[12]_PORT_B_address, N1_q_b[12]_clock_0, , , N1_q_b[12]_clock_enable_0);
N1_q_b[12]_PORT_A_write_enable = VCC;
N1_q_b[12]_PORT_A_write_enable_reg = DFFE(N1_q_b[12]_PORT_A_write_enable, N1_q_b[12]_clock_0, , , N1_q_b[12]_clock_enable_0);
N1_q_b[12]_PORT_B_read_enable = VCC;
N1_q_b[12]_PORT_B_read_enable_reg = DFFE(N1_q_b[12]_PORT_B_read_enable, N1_q_b[12]_clock_0, , , N1_q_b[12]_clock_enable_0);
N1_q_b[12]_clock_0 = GLOBAL(CCD_PIXCLK);
N1_q_b[12]_clock_enable_0 = E1_oDVAL;
N1_q_b[12]_PORT_B_data_out = MEMORY(N1_q_b[12]_PORT_A_data_in_reg, , N1_q_b[12]_PORT_A_address_reg, N1_q_b[12]_PORT_B_address_reg, N1_q_b[12]_PORT_A_write_enable_reg, N1_q_b[12]_PORT_B_read_enable_reg, , , N1_q_b[12]_clock_0, , N1_q_b[12]_clock_enable_0, , , );
N1_q_b[12]_PORT_B_data_out_reg = DFFE(N1_q_b[12]_PORT_B_data_out, N1_q_b[12]_clock_0, , , N1_q_b[12]_clock_enable_0);
N1_q_b[2] = N1_q_b[12]_PORT_B_data_out_reg[1];


--F1L34 is RAW2RGB:u4|mCCD_B~154 at LC_X19_Y16_N0
--operation mode is normal

F1L34 = E1_X_Cont[0] & (E1_Y_Cont[0] # F1_mDATAd_1[2]) # !E1_X_Cont[0] & !E1_Y_Cont[0] & N1_q_b[2];


--F1L85 is RAW2RGB:u4|mCCD_R~945 at LC_X20_Y15_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_0[2]_qfbk = F1_mDATAd_0[2];
F1L85 = E1_X_Cont[0] & (E1_Y_Cont[0]) # !E1_X_Cont[0] & (E1_Y_Cont[0] & F1_mDATAd_1[2] # !E1_Y_Cont[0] & (F1_mDATAd_0[2]_qfbk));

--F1_mDATAd_0[2] is RAW2RGB:u4|mDATAd_0[2] at LC_X20_Y15_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_0[2] = DFFEAS(F1L85, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , N1_q_b[12], , , VCC);


--N1_q_b[13] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[13] at M4K_X17_Y18
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
N1_q_b[13]_PORT_A_data_in = BUS(N1_q_b[3], E1_mCCD_DATA[3]);
N1_q_b[13]_PORT_A_data_in_reg = DFFE(N1_q_b[13]_PORT_A_data_in, N1_q_b[13]_clock_0, , , N1_q_b[13]_clock_enable_0);
N1_q_b[13]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[13]_PORT_A_address_reg = DFFE(N1_q_b[13]_PORT_A_address, N1_q_b[13]_clock_0, , , N1_q_b[13]_clock_enable_0);
N1_q_b[13]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[13]_PORT_B_address_reg = DFFE(N1_q_b[13]_PORT_B_address, N1_q_b[13]_clock_0, , , N1_q_b[13]_clock_enable_0);
N1_q_b[13]_PORT_A_write_enable = VCC;
N1_q_b[13]_PORT_A_write_enable_reg = DFFE(N1_q_b[13]_PORT_A_write_enable, N1_q_b[13]_clock_0, , , N1_q_b[13]_clock_enable_0);
N1_q_b[13]_PORT_B_read_enable = VCC;
N1_q_b[13]_PORT_B_read_enable_reg = DFFE(N1_q_b[13]_PORT_B_read_enable, N1_q_b[13]_clock_0, , , N1_q_b[13]_clock_enable_0);
N1_q_b[13]_clock_0 = GLOBAL(CCD_PIXCLK);
N1_q_b[13]_clock_enable_0 = E1_oDVAL;
N1_q_b[13]_PORT_B_data_out = MEMORY(N1_q_b[13]_PORT_A_data_in_reg, , N1_q_b[13]_PORT_A_address_reg, N1_q_b[13]_PORT_B_address_reg, N1_q_b[13]_PORT_A_write_enable_reg, N1_q_b[13]_PORT_B_read_enable_reg, , , N1_q_b[13]_clock_0, , N1_q_b[13]_clock_enable_0, , , );
N1_q_b[13]_PORT_B_data_out_reg = DFFE(N1_q_b[13]_PORT_B_data_out, N1_q_b[13]_clock_0, , , N1_q_b[13]_clock_enable_0);
N1_q_b[13] = N1_q_b[13]_PORT_B_data_out_reg[0];

--N1_q_b[3] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[3] at M4K_X17_Y18
N1_q_b[13]_PORT_A_data_in = BUS(N1_q_b[3], E1_mCCD_DATA[3]);
N1_q_b[13]_PORT_A_data_in_reg = DFFE(N1_q_b[13]_PORT_A_data_in, N1_q_b[13]_clock_0, , , N1_q_b[13]_clock_enable_0);
N1_q_b[13]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[13]_PORT_A_address_reg = DFFE(N1_q_b[13]_PORT_A_address, N1_q_b[13]_clock_0, , , N1_q_b[13]_clock_enable_0);
N1_q_b[13]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[13]_PORT_B_address_reg = DFFE(N1_q_b[13]_PORT_B_address, N1_q_b[13]_clock_0, , , N1_q_b[13]_clock_enable_0);
N1_q_b[13]_PORT_A_write_enable = VCC;
N1_q_b[13]_PORT_A_write_enable_reg = DFFE(N1_q_b[13]_PORT_A_write_enable, N1_q_b[13]_clock_0, , , N1_q_b[13]_clock_enable_0);
N1_q_b[13]_PORT_B_read_enable = VCC;
N1_q_b[13]_PORT_B_read_enable_reg = DFFE(N1_q_b[13]_PORT_B_read_enable, N1_q_b[13]_clock_0, , , N1_q_b[13]_clock_enable_0);
N1_q_b[13]_clock_0 = GLOBAL(CCD_PIXCLK);
N1_q_b[13]_clock_enable_0 = E1_oDVAL;
N1_q_b[13]_PORT_B_data_out = MEMORY(N1_q_b[13]_PORT_A_data_in_reg, , N1_q_b[13]_PORT_A_address_reg, N1_q_b[13]_PORT_B_address_reg, N1_q_b[13]_PORT_A_write_enable_reg, N1_q_b[13]_PORT_B_read_enable_reg, , , N1_q_b[13]_clock_0, , N1_q_b[13]_clock_enable_0, , , );
N1_q_b[13]_PORT_B_data_out_reg = DFFE(N1_q_b[13]_PORT_B_data_out, N1_q_b[13]_clock_0, , , N1_q_b[13]_clock_enable_0);
N1_q_b[3] = N1_q_b[13]_PORT_B_data_out_reg[1];


--F1L35 is RAW2RGB:u4|mCCD_B~156 at LC_X20_Y15_N7
--operation mode is normal

F1L35 = E1_X_Cont[0] & (F1_mDATAd_1[3] # E1_Y_Cont[0]) # !E1_X_Cont[0] & (N1_q_b[3] & !E1_Y_Cont[0]);


--F1L86 is RAW2RGB:u4|mCCD_R~947 at LC_X20_Y15_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_0[3]_qfbk = F1_mDATAd_0[3];
F1L86 = E1_X_Cont[0] & (E1_Y_Cont[0]) # !E1_X_Cont[0] & (E1_Y_Cont[0] & F1_mDATAd_1[3] # !E1_Y_Cont[0] & (F1_mDATAd_0[3]_qfbk));

--F1_mDATAd_0[3] is RAW2RGB:u4|mDATAd_0[3] at LC_X20_Y15_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_0[3] = DFFEAS(F1L86, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , N1_q_b[13], , , VCC);


--N1_q_b[14] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[14] at M4K_X17_Y8
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
N1_q_b[14]_PORT_A_data_in = BUS(N1_q_b[4], E1_mCCD_DATA[4]);
N1_q_b[14]_PORT_A_data_in_reg = DFFE(N1_q_b[14]_PORT_A_data_in, N1_q_b[14]_clock_0, , , N1_q_b[14]_clock_enable_0);
N1_q_b[14]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[14]_PORT_A_address_reg = DFFE(N1_q_b[14]_PORT_A_address, N1_q_b[14]_clock_0, , , N1_q_b[14]_clock_enable_0);
N1_q_b[14]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[14]_PORT_B_address_reg = DFFE(N1_q_b[14]_PORT_B_address, N1_q_b[14]_clock_0, , , N1_q_b[14]_clock_enable_0);
N1_q_b[14]_PORT_A_write_enable = VCC;
N1_q_b[14]_PORT_A_write_enable_reg = DFFE(N1_q_b[14]_PORT_A_write_enable, N1_q_b[14]_clock_0, , , N1_q_b[14]_clock_enable_0);
N1_q_b[14]_PORT_B_read_enable = VCC;
N1_q_b[14]_PORT_B_read_enable_reg = DFFE(N1_q_b[14]_PORT_B_read_enable, N1_q_b[14]_clock_0, , , N1_q_b[14]_clock_enable_0);
N1_q_b[14]_clock_0 = GLOBAL(CCD_PIXCLK);
N1_q_b[14]_clock_enable_0 = E1_oDVAL;
N1_q_b[14]_PORT_B_data_out = MEMORY(N1_q_b[14]_PORT_A_data_in_reg, , N1_q_b[14]_PORT_A_address_reg, N1_q_b[14]_PORT_B_address_reg, N1_q_b[14]_PORT_A_write_enable_reg, N1_q_b[14]_PORT_B_read_enable_reg, , , N1_q_b[14]_clock_0, , N1_q_b[14]_clock_enable_0, , , );
N1_q_b[14]_PORT_B_data_out_reg = DFFE(N1_q_b[14]_PORT_B_data_out, N1_q_b[14]_clock_0, , , N1_q_b[14]_clock_enable_0);
N1_q_b[14] = N1_q_b[14]_PORT_B_data_out_reg[0];

--N1_q_b[4] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[4] at M4K_X17_Y8
N1_q_b[14]_PORT_A_data_in = BUS(N1_q_b[4], E1_mCCD_DATA[4]);
N1_q_b[14]_PORT_A_data_in_reg = DFFE(N1_q_b[14]_PORT_A_data_in, N1_q_b[14]_clock_0, , , N1_q_b[14]_clock_enable_0);
N1_q_b[14]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[14]_PORT_A_address_reg = DFFE(N1_q_b[14]_PORT_A_address, N1_q_b[14]_clock_0, , , N1_q_b[14]_clock_enable_0);
N1_q_b[14]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[14]_PORT_B_address_reg = DFFE(N1_q_b[14]_PORT_B_address, N1_q_b[14]_clock_0, , , N1_q_b[14]_clock_enable_0);
N1_q_b[14]_PORT_A_write_enable = VCC;
N1_q_b[14]_PORT_A_write_enable_reg = DFFE(N1_q_b[14]_PORT_A_write_enable, N1_q_b[14]_clock_0, , , N1_q_b[14]_clock_enable_0);
N1_q_b[14]_PORT_B_read_enable = VCC;
N1_q_b[14]_PORT_B_read_enable_reg = DFFE(N1_q_b[14]_PORT_B_read_enable, N1_q_b[14]_clock_0, , , N1_q_b[14]_clock_enable_0);
N1_q_b[14]_clock_0 = GLOBAL(CCD_PIXCLK);
N1_q_b[14]_clock_enable_0 = E1_oDVAL;
N1_q_b[14]_PORT_B_data_out = MEMORY(N1_q_b[14]_PORT_A_data_in_reg, , N1_q_b[14]_PORT_A_address_reg, N1_q_b[14]_PORT_B_address_reg, N1_q_b[14]_PORT_A_write_enable_reg, N1_q_b[14]_PORT_B_read_enable_reg, , , N1_q_b[14]_clock_0, , N1_q_b[14]_clock_enable_0, , , );
N1_q_b[14]_PORT_B_data_out_reg = DFFE(N1_q_b[14]_PORT_B_data_out, N1_q_b[14]_clock_0, , , N1_q_b[14]_clock_enable_0);
N1_q_b[4] = N1_q_b[14]_PORT_B_data_out_reg[1];


--F1L36 is RAW2RGB:u4|mCCD_B~158 at LC_X20_Y15_N2
--operation mode is normal

F1L36 = E1_X_Cont[0] & (F1_mDATAd_1[4] # E1_Y_Cont[0]) # !E1_X_Cont[0] & N1_q_b[4] & (!E1_Y_Cont[0]);


--F1L87 is RAW2RGB:u4|mCCD_R~949 at LC_X20_Y14_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_0[4]_qfbk = F1_mDATAd_0[4];
F1L87 = E1_X_Cont[0] & (E1_Y_Cont[0]) # !E1_X_Cont[0] & (E1_Y_Cont[0] & F1_mDATAd_1[4] # !E1_Y_Cont[0] & (F1_mDATAd_0[4]_qfbk));

--F1_mDATAd_0[4] is RAW2RGB:u4|mDATAd_0[4] at LC_X20_Y14_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_0[4] = DFFEAS(F1L87, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , N1_q_b[14], , , VCC);


--N1_q_b[15] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[15] at M4K_X17_Y5
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
N1_q_b[15]_PORT_A_data_in = BUS(N1_q_b[5], E1_mCCD_DATA[5]);
N1_q_b[15]_PORT_A_data_in_reg = DFFE(N1_q_b[15]_PORT_A_data_in, N1_q_b[15]_clock_0, , , N1_q_b[15]_clock_enable_0);
N1_q_b[15]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[15]_PORT_A_address_reg = DFFE(N1_q_b[15]_PORT_A_address, N1_q_b[15]_clock_0, , , N1_q_b[15]_clock_enable_0);
N1_q_b[15]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[15]_PORT_B_address_reg = DFFE(N1_q_b[15]_PORT_B_address, N1_q_b[15]_clock_0, , , N1_q_b[15]_clock_enable_0);
N1_q_b[15]_PORT_A_write_enable = VCC;
N1_q_b[15]_PORT_A_write_enable_reg = DFFE(N1_q_b[15]_PORT_A_write_enable, N1_q_b[15]_clock_0, , , N1_q_b[15]_clock_enable_0);
N1_q_b[15]_PORT_B_read_enable = VCC;
N1_q_b[15]_PORT_B_read_enable_reg = DFFE(N1_q_b[15]_PORT_B_read_enable, N1_q_b[15]_clock_0, , , N1_q_b[15]_clock_enable_0);
N1_q_b[15]_clock_0 = GLOBAL(CCD_PIXCLK);
N1_q_b[15]_clock_enable_0 = E1_oDVAL;
N1_q_b[15]_PORT_B_data_out = MEMORY(N1_q_b[15]_PORT_A_data_in_reg, , N1_q_b[15]_PORT_A_address_reg, N1_q_b[15]_PORT_B_address_reg, N1_q_b[15]_PORT_A_write_enable_reg, N1_q_b[15]_PORT_B_read_enable_reg, , , N1_q_b[15]_clock_0, , N1_q_b[15]_clock_enable_0, , , );
N1_q_b[15]_PORT_B_data_out_reg = DFFE(N1_q_b[15]_PORT_B_data_out, N1_q_b[15]_clock_0, , , N1_q_b[15]_clock_enable_0);
N1_q_b[15] = N1_q_b[15]_PORT_B_data_out_reg[0];

--N1_q_b[5] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[5] at M4K_X17_Y5
N1_q_b[15]_PORT_A_data_in = BUS(N1_q_b[5], E1_mCCD_DATA[5]);
N1_q_b[15]_PORT_A_data_in_reg = DFFE(N1_q_b[15]_PORT_A_data_in, N1_q_b[15]_clock_0, , , N1_q_b[15]_clock_enable_0);
N1_q_b[15]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[15]_PORT_A_address_reg = DFFE(N1_q_b[15]_PORT_A_address, N1_q_b[15]_clock_0, , , N1_q_b[15]_clock_enable_0);
N1_q_b[15]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[15]_PORT_B_address_reg = DFFE(N1_q_b[15]_PORT_B_address, N1_q_b[15]_clock_0, , , N1_q_b[15]_clock_enable_0);
N1_q_b[15]_PORT_A_write_enable = VCC;
N1_q_b[15]_PORT_A_write_enable_reg = DFFE(N1_q_b[15]_PORT_A_write_enable, N1_q_b[15]_clock_0, , , N1_q_b[15]_clock_enable_0);
N1_q_b[15]_PORT_B_read_enable = VCC;
N1_q_b[15]_PORT_B_read_enable_reg = DFFE(N1_q_b[15]_PORT_B_read_enable, N1_q_b[15]_clock_0, , , N1_q_b[15]_clock_enable_0);
N1_q_b[15]_clock_0 = GLOBAL(CCD_PIXCLK);
N1_q_b[15]_clock_enable_0 = E1_oDVAL;
N1_q_b[15]_PORT_B_data_out = MEMORY(N1_q_b[15]_PORT_A_data_in_reg, , N1_q_b[15]_PORT_A_address_reg, N1_q_b[15]_PORT_B_address_reg, N1_q_b[15]_PORT_A_write_enable_reg, N1_q_b[15]_PORT_B_read_enable_reg, , , N1_q_b[15]_clock_0, , N1_q_b[15]_clock_enable_0, , , );
N1_q_b[15]_PORT_B_data_out_reg = DFFE(N1_q_b[15]_PORT_B_data_out, N1_q_b[15]_clock_0, , , N1_q_b[15]_clock_enable_0);
N1_q_b[5] = N1_q_b[15]_PORT_B_data_out_reg[1];


--F1L37 is RAW2RGB:u4|mCCD_B~160 at LC_X20_Y14_N5
--operation mode is normal

F1L37 = E1_Y_Cont[0] & (E1_X_Cont[0]) # !E1_Y_Cont[0] & (E1_X_Cont[0] & (F1_mDATAd_1[5]) # !E1_X_Cont[0] & N1_q_b[5]);


--F1L88 is RAW2RGB:u4|mCCD_R~951 at LC_X20_Y13_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_0[5]_qfbk = F1_mDATAd_0[5];
F1L88 = E1_X_Cont[0] & (E1_Y_Cont[0]) # !E1_X_Cont[0] & (E1_Y_Cont[0] & F1_mDATAd_1[5] # !E1_Y_Cont[0] & (F1_mDATAd_0[5]_qfbk));

--F1_mDATAd_0[5] is RAW2RGB:u4|mDATAd_0[5] at LC_X20_Y13_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_0[5] = DFFEAS(F1L88, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , N1_q_b[15], , , VCC);


--N1_q_b[16] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[16] at M4K_X17_Y15
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
N1_q_b[16]_PORT_A_data_in = BUS(N1_q_b[6], E1_mCCD_DATA[6]);
N1_q_b[16]_PORT_A_data_in_reg = DFFE(N1_q_b[16]_PORT_A_data_in, N1_q_b[16]_clock_0, , , N1_q_b[16]_clock_enable_0);
N1_q_b[16]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[16]_PORT_A_address_reg = DFFE(N1_q_b[16]_PORT_A_address, N1_q_b[16]_clock_0, , , N1_q_b[16]_clock_enable_0);
N1_q_b[16]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[16]_PORT_B_address_reg = DFFE(N1_q_b[16]_PORT_B_address, N1_q_b[16]_clock_0, , , N1_q_b[16]_clock_enable_0);
N1_q_b[16]_PORT_A_write_enable = VCC;
N1_q_b[16]_PORT_A_write_enable_reg = DFFE(N1_q_b[16]_PORT_A_write_enable, N1_q_b[16]_clock_0, , , N1_q_b[16]_clock_enable_0);
N1_q_b[16]_PORT_B_read_enable = VCC;
N1_q_b[16]_PORT_B_read_enable_reg = DFFE(N1_q_b[16]_PORT_B_read_enable, N1_q_b[16]_clock_0, , , N1_q_b[16]_clock_enable_0);
N1_q_b[16]_clock_0 = GLOBAL(CCD_PIXCLK);
N1_q_b[16]_clock_enable_0 = E1_oDVAL;
N1_q_b[16]_PORT_B_data_out = MEMORY(N1_q_b[16]_PORT_A_data_in_reg, , N1_q_b[16]_PORT_A_address_reg, N1_q_b[16]_PORT_B_address_reg, N1_q_b[16]_PORT_A_write_enable_reg, N1_q_b[16]_PORT_B_read_enable_reg, , , N1_q_b[16]_clock_0, , N1_q_b[16]_clock_enable_0, , , );
N1_q_b[16]_PORT_B_data_out_reg = DFFE(N1_q_b[16]_PORT_B_data_out, N1_q_b[16]_clock_0, , , N1_q_b[16]_clock_enable_0);
N1_q_b[16] = N1_q_b[16]_PORT_B_data_out_reg[0];

--N1_q_b[6] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[6] at M4K_X17_Y15
N1_q_b[16]_PORT_A_data_in = BUS(N1_q_b[6], E1_mCCD_DATA[6]);
N1_q_b[16]_PORT_A_data_in_reg = DFFE(N1_q_b[16]_PORT_A_data_in, N1_q_b[16]_clock_0, , , N1_q_b[16]_clock_enable_0);
N1_q_b[16]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[16]_PORT_A_address_reg = DFFE(N1_q_b[16]_PORT_A_address, N1_q_b[16]_clock_0, , , N1_q_b[16]_clock_enable_0);
N1_q_b[16]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[16]_PORT_B_address_reg = DFFE(N1_q_b[16]_PORT_B_address, N1_q_b[16]_clock_0, , , N1_q_b[16]_clock_enable_0);
N1_q_b[16]_PORT_A_write_enable = VCC;
N1_q_b[16]_PORT_A_write_enable_reg = DFFE(N1_q_b[16]_PORT_A_write_enable, N1_q_b[16]_clock_0, , , N1_q_b[16]_clock_enable_0);
N1_q_b[16]_PORT_B_read_enable = VCC;
N1_q_b[16]_PORT_B_read_enable_reg = DFFE(N1_q_b[16]_PORT_B_read_enable, N1_q_b[16]_clock_0, , , N1_q_b[16]_clock_enable_0);
N1_q_b[16]_clock_0 = GLOBAL(CCD_PIXCLK);
N1_q_b[16]_clock_enable_0 = E1_oDVAL;
N1_q_b[16]_PORT_B_data_out = MEMORY(N1_q_b[16]_PORT_A_data_in_reg, , N1_q_b[16]_PORT_A_address_reg, N1_q_b[16]_PORT_B_address_reg, N1_q_b[16]_PORT_A_write_enable_reg, N1_q_b[16]_PORT_B_read_enable_reg, , , N1_q_b[16]_clock_0, , N1_q_b[16]_clock_enable_0, , , );
N1_q_b[16]_PORT_B_data_out_reg = DFFE(N1_q_b[16]_PORT_B_data_out, N1_q_b[16]_clock_0, , , N1_q_b[16]_clock_enable_0);
N1_q_b[6] = N1_q_b[16]_PORT_B_data_out_reg[1];


--F1L38 is RAW2RGB:u4|mCCD_B~162 at LC_X20_Y14_N6
--operation mode is normal

F1L38 = E1_X_Cont[0] & (F1_mDATAd_1[6] # E1_Y_Cont[0]) # !E1_X_Cont[0] & N1_q_b[6] & (!E1_Y_Cont[0]);


--F1L89 is RAW2RGB:u4|mCCD_R~953 at LC_X20_Y14_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_0[6]_qfbk = F1_mDATAd_0[6];
F1L89 = E1_X_Cont[0] & (E1_Y_Cont[0]) # !E1_X_Cont[0] & (E1_Y_Cont[0] & F1_mDATAd_1[6] # !E1_Y_Cont[0] & (F1_mDATAd_0[6]_qfbk));

--F1_mDATAd_0[6] is RAW2RGB:u4|mDATAd_0[6] at LC_X20_Y14_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_0[6] = DFFEAS(F1L89, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , N1_q_b[16], , , VCC);


--N1_q_b[17] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[17] at M4K_X17_Y7
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
N1_q_b[17]_PORT_A_data_in = BUS(N1_q_b[7], E1_mCCD_DATA[7]);
N1_q_b[17]_PORT_A_data_in_reg = DFFE(N1_q_b[17]_PORT_A_data_in, N1_q_b[17]_clock_0, , , N1_q_b[17]_clock_enable_0);
N1_q_b[17]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[17]_PORT_A_address_reg = DFFE(N1_q_b[17]_PORT_A_address, N1_q_b[17]_clock_0, , , N1_q_b[17]_clock_enable_0);
N1_q_b[17]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[17]_PORT_B_address_reg = DFFE(N1_q_b[17]_PORT_B_address, N1_q_b[17]_clock_0, , , N1_q_b[17]_clock_enable_0);
N1_q_b[17]_PORT_A_write_enable = VCC;
N1_q_b[17]_PORT_A_write_enable_reg = DFFE(N1_q_b[17]_PORT_A_write_enable, N1_q_b[17]_clock_0, , , N1_q_b[17]_clock_enable_0);
N1_q_b[17]_PORT_B_read_enable = VCC;
N1_q_b[17]_PORT_B_read_enable_reg = DFFE(N1_q_b[17]_PORT_B_read_enable, N1_q_b[17]_clock_0, , , N1_q_b[17]_clock_enable_0);
N1_q_b[17]_clock_0 = GLOBAL(CCD_PIXCLK);
N1_q_b[17]_clock_enable_0 = E1_oDVAL;
N1_q_b[17]_PORT_B_data_out = MEMORY(N1_q_b[17]_PORT_A_data_in_reg, , N1_q_b[17]_PORT_A_address_reg, N1_q_b[17]_PORT_B_address_reg, N1_q_b[17]_PORT_A_write_enable_reg, N1_q_b[17]_PORT_B_read_enable_reg, , , N1_q_b[17]_clock_0, , N1_q_b[17]_clock_enable_0, , , );
N1_q_b[17]_PORT_B_data_out_reg = DFFE(N1_q_b[17]_PORT_B_data_out, N1_q_b[17]_clock_0, , , N1_q_b[17]_clock_enable_0);
N1_q_b[17] = N1_q_b[17]_PORT_B_data_out_reg[0];

--N1_q_b[7] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[7] at M4K_X17_Y7
N1_q_b[17]_PORT_A_data_in = BUS(N1_q_b[7], E1_mCCD_DATA[7]);
N1_q_b[17]_PORT_A_data_in_reg = DFFE(N1_q_b[17]_PORT_A_data_in, N1_q_b[17]_clock_0, , , N1_q_b[17]_clock_enable_0);
N1_q_b[17]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[17]_PORT_A_address_reg = DFFE(N1_q_b[17]_PORT_A_address, N1_q_b[17]_clock_0, , , N1_q_b[17]_clock_enable_0);
N1_q_b[17]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[17]_PORT_B_address_reg = DFFE(N1_q_b[17]_PORT_B_address, N1_q_b[17]_clock_0, , , N1_q_b[17]_clock_enable_0);
N1_q_b[17]_PORT_A_write_enable = VCC;
N1_q_b[17]_PORT_A_write_enable_reg = DFFE(N1_q_b[17]_PORT_A_write_enable, N1_q_b[17]_clock_0, , , N1_q_b[17]_clock_enable_0);
N1_q_b[17]_PORT_B_read_enable = VCC;
N1_q_b[17]_PORT_B_read_enable_reg = DFFE(N1_q_b[17]_PORT_B_read_enable, N1_q_b[17]_clock_0, , , N1_q_b[17]_clock_enable_0);
N1_q_b[17]_clock_0 = GLOBAL(CCD_PIXCLK);
N1_q_b[17]_clock_enable_0 = E1_oDVAL;
N1_q_b[17]_PORT_B_data_out = MEMORY(N1_q_b[17]_PORT_A_data_in_reg, , N1_q_b[17]_PORT_A_address_reg, N1_q_b[17]_PORT_B_address_reg, N1_q_b[17]_PORT_A_write_enable_reg, N1_q_b[17]_PORT_B_read_enable_reg, , , N1_q_b[17]_clock_0, , N1_q_b[17]_clock_enable_0, , , );
N1_q_b[17]_PORT_B_data_out_reg = DFFE(N1_q_b[17]_PORT_B_data_out, N1_q_b[17]_clock_0, , , N1_q_b[17]_clock_enable_0);
N1_q_b[7] = N1_q_b[17]_PORT_B_data_out_reg[1];


--F1L39 is RAW2RGB:u4|mCCD_B~164 at LC_X20_Y13_N2
--operation mode is normal

F1L39 = E1_X_Cont[0] & (F1_mDATAd_1[7] # E1_Y_Cont[0]) # !E1_X_Cont[0] & (N1_q_b[7] & !E1_Y_Cont[0]);


--F1L90 is RAW2RGB:u4|mCCD_R~955 at LC_X20_Y13_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_0[7]_qfbk = F1_mDATAd_0[7];
F1L90 = E1_X_Cont[0] & (E1_Y_Cont[0]) # !E1_X_Cont[0] & (E1_Y_Cont[0] & F1_mDATAd_1[7] # !E1_Y_Cont[0] & (F1_mDATAd_0[7]_qfbk));

--F1_mDATAd_0[7] is RAW2RGB:u4|mDATAd_0[7] at LC_X20_Y13_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_0[7] = DFFEAS(F1L90, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , N1_q_b[17], , , VCC);


--N1_q_b[18] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[18] at M4K_X17_Y9
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
N1_q_b[18]_PORT_A_data_in = BUS(N1_q_b[8], E1_mCCD_DATA[8]);
N1_q_b[18]_PORT_A_data_in_reg = DFFE(N1_q_b[18]_PORT_A_data_in, N1_q_b[18]_clock_0, , , N1_q_b[18]_clock_enable_0);
N1_q_b[18]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[18]_PORT_A_address_reg = DFFE(N1_q_b[18]_PORT_A_address, N1_q_b[18]_clock_0, , , N1_q_b[18]_clock_enable_0);
N1_q_b[18]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[18]_PORT_B_address_reg = DFFE(N1_q_b[18]_PORT_B_address, N1_q_b[18]_clock_0, , , N1_q_b[18]_clock_enable_0);
N1_q_b[18]_PORT_A_write_enable = VCC;
N1_q_b[18]_PORT_A_write_enable_reg = DFFE(N1_q_b[18]_PORT_A_write_enable, N1_q_b[18]_clock_0, , , N1_q_b[18]_clock_enable_0);
N1_q_b[18]_PORT_B_read_enable = VCC;
N1_q_b[18]_PORT_B_read_enable_reg = DFFE(N1_q_b[18]_PORT_B_read_enable, N1_q_b[18]_clock_0, , , N1_q_b[18]_clock_enable_0);
N1_q_b[18]_clock_0 = GLOBAL(CCD_PIXCLK);
N1_q_b[18]_clock_enable_0 = E1_oDVAL;
N1_q_b[18]_PORT_B_data_out = MEMORY(N1_q_b[18]_PORT_A_data_in_reg, , N1_q_b[18]_PORT_A_address_reg, N1_q_b[18]_PORT_B_address_reg, N1_q_b[18]_PORT_A_write_enable_reg, N1_q_b[18]_PORT_B_read_enable_reg, , , N1_q_b[18]_clock_0, , N1_q_b[18]_clock_enable_0, , , );
N1_q_b[18]_PORT_B_data_out_reg = DFFE(N1_q_b[18]_PORT_B_data_out, N1_q_b[18]_clock_0, , , N1_q_b[18]_clock_enable_0);
N1_q_b[18] = N1_q_b[18]_PORT_B_data_out_reg[0];

--N1_q_b[8] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[8] at M4K_X17_Y9
N1_q_b[18]_PORT_A_data_in = BUS(N1_q_b[8], E1_mCCD_DATA[8]);
N1_q_b[18]_PORT_A_data_in_reg = DFFE(N1_q_b[18]_PORT_A_data_in, N1_q_b[18]_clock_0, , , N1_q_b[18]_clock_enable_0);
N1_q_b[18]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[18]_PORT_A_address_reg = DFFE(N1_q_b[18]_PORT_A_address, N1_q_b[18]_clock_0, , , N1_q_b[18]_clock_enable_0);
N1_q_b[18]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[18]_PORT_B_address_reg = DFFE(N1_q_b[18]_PORT_B_address, N1_q_b[18]_clock_0, , , N1_q_b[18]_clock_enable_0);
N1_q_b[18]_PORT_A_write_enable = VCC;
N1_q_b[18]_PORT_A_write_enable_reg = DFFE(N1_q_b[18]_PORT_A_write_enable, N1_q_b[18]_clock_0, , , N1_q_b[18]_clock_enable_0);
N1_q_b[18]_PORT_B_read_enable = VCC;
N1_q_b[18]_PORT_B_read_enable_reg = DFFE(N1_q_b[18]_PORT_B_read_enable, N1_q_b[18]_clock_0, , , N1_q_b[18]_clock_enable_0);
N1_q_b[18]_clock_0 = GLOBAL(CCD_PIXCLK);
N1_q_b[18]_clock_enable_0 = E1_oDVAL;
N1_q_b[18]_PORT_B_data_out = MEMORY(N1_q_b[18]_PORT_A_data_in_reg, , N1_q_b[18]_PORT_A_address_reg, N1_q_b[18]_PORT_B_address_reg, N1_q_b[18]_PORT_A_write_enable_reg, N1_q_b[18]_PORT_B_read_enable_reg, , , N1_q_b[18]_clock_0, , N1_q_b[18]_clock_enable_0, , , );
N1_q_b[18]_PORT_B_data_out_reg = DFFE(N1_q_b[18]_PORT_B_data_out, N1_q_b[18]_clock_0, , , N1_q_b[18]_clock_enable_0);
N1_q_b[8] = N1_q_b[18]_PORT_B_data_out_reg[1];


--F1L40 is RAW2RGB:u4|mCCD_B~166 at LC_X19_Y12_N6
--operation mode is normal

F1L40 = E1_Y_Cont[0] & (E1_X_Cont[0]) # !E1_Y_Cont[0] & (E1_X_Cont[0] & (F1_mDATAd_1[8]) # !E1_X_Cont[0] & N1_q_b[8]);


--F1L91 is RAW2RGB:u4|mCCD_R~957 at LC_X19_Y12_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_0[8]_qfbk = F1_mDATAd_0[8];
F1L91 = E1_X_Cont[0] & E1_Y_Cont[0] # !E1_X_Cont[0] & (E1_Y_Cont[0] & (F1_mDATAd_1[8]) # !E1_Y_Cont[0] & F1_mDATAd_0[8]_qfbk);

--F1_mDATAd_0[8] is RAW2RGB:u4|mDATAd_0[8] at LC_X19_Y12_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_0[8] = DFFEAS(F1L91, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , N1_q_b[18], , , VCC);


--N1_q_b[19] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[19] at M4K_X17_Y6
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 2048, Port A Width: 2, Port B Depth: 2048, Port B Width: 2
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
N1_q_b[19]_PORT_A_data_in = BUS(N1_q_b[9], E1_mCCD_DATA[9]);
N1_q_b[19]_PORT_A_data_in_reg = DFFE(N1_q_b[19]_PORT_A_data_in, N1_q_b[19]_clock_0, , , N1_q_b[19]_clock_enable_0);
N1_q_b[19]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[19]_PORT_A_address_reg = DFFE(N1_q_b[19]_PORT_A_address, N1_q_b[19]_clock_0, , , N1_q_b[19]_clock_enable_0);
N1_q_b[19]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[19]_PORT_B_address_reg = DFFE(N1_q_b[19]_PORT_B_address, N1_q_b[19]_clock_0, , , N1_q_b[19]_clock_enable_0);
N1_q_b[19]_PORT_A_write_enable = VCC;
N1_q_b[19]_PORT_A_write_enable_reg = DFFE(N1_q_b[19]_PORT_A_write_enable, N1_q_b[19]_clock_0, , , N1_q_b[19]_clock_enable_0);
N1_q_b[19]_PORT_B_read_enable = VCC;
N1_q_b[19]_PORT_B_read_enable_reg = DFFE(N1_q_b[19]_PORT_B_read_enable, N1_q_b[19]_clock_0, , , N1_q_b[19]_clock_enable_0);
N1_q_b[19]_clock_0 = GLOBAL(CCD_PIXCLK);
N1_q_b[19]_clock_enable_0 = E1_oDVAL;
N1_q_b[19]_PORT_B_data_out = MEMORY(N1_q_b[19]_PORT_A_data_in_reg, , N1_q_b[19]_PORT_A_address_reg, N1_q_b[19]_PORT_B_address_reg, N1_q_b[19]_PORT_A_write_enable_reg, N1_q_b[19]_PORT_B_read_enable_reg, , , N1_q_b[19]_clock_0, , N1_q_b[19]_clock_enable_0, , , );
N1_q_b[19]_PORT_B_data_out_reg = DFFE(N1_q_b[19]_PORT_B_data_out, N1_q_b[19]_clock_0, , , N1_q_b[19]_clock_enable_0);
N1_q_b[19] = N1_q_b[19]_PORT_B_data_out_reg[0];

--N1_q_b[9] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[9] at M4K_X17_Y6
N1_q_b[19]_PORT_A_data_in = BUS(N1_q_b[9], E1_mCCD_DATA[9]);
N1_q_b[19]_PORT_A_data_in_reg = DFFE(N1_q_b[19]_PORT_A_data_in, N1_q_b[19]_clock_0, , , N1_q_b[19]_clock_enable_0);
N1_q_b[19]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[19]_PORT_A_address_reg = DFFE(N1_q_b[19]_PORT_A_address, N1_q_b[19]_clock_0, , , N1_q_b[19]_clock_enable_0);
N1_q_b[19]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[19]_PORT_B_address_reg = DFFE(N1_q_b[19]_PORT_B_address, N1_q_b[19]_clock_0, , , N1_q_b[19]_clock_enable_0);
N1_q_b[19]_PORT_A_write_enable = VCC;
N1_q_b[19]_PORT_A_write_enable_reg = DFFE(N1_q_b[19]_PORT_A_write_enable, N1_q_b[19]_clock_0, , , N1_q_b[19]_clock_enable_0);
N1_q_b[19]_PORT_B_read_enable = VCC;
N1_q_b[19]_PORT_B_read_enable_reg = DFFE(N1_q_b[19]_PORT_B_read_enable, N1_q_b[19]_clock_0, , , N1_q_b[19]_clock_enable_0);
N1_q_b[19]_clock_0 = GLOBAL(CCD_PIXCLK);
N1_q_b[19]_clock_enable_0 = E1_oDVAL;
N1_q_b[19]_PORT_B_data_out = MEMORY(N1_q_b[19]_PORT_A_data_in_reg, , N1_q_b[19]_PORT_A_address_reg, N1_q_b[19]_PORT_B_address_reg, N1_q_b[19]_PORT_A_write_enable_reg, N1_q_b[19]_PORT_B_read_enable_reg, , , N1_q_b[19]_clock_0, , N1_q_b[19]_clock_enable_0, , , );
N1_q_b[19]_PORT_B_data_out_reg = DFFE(N1_q_b[19]_PORT_B_data_out, N1_q_b[19]_clock_0, , , N1_q_b[19]_clock_enable_0);
N1_q_b[9] = N1_q_b[19]_PORT_B_data_out_reg[1];


--F1L41 is RAW2RGB:u4|mCCD_B~168 at LC_X20_Y13_N6
--operation mode is normal

F1L41 = E1_X_Cont[0] & (F1_mDATAd_1[9] # E1_Y_Cont[0]) # !E1_X_Cont[0] & (N1_q_b[9] & !E1_Y_Cont[0]);


--F1L92 is RAW2RGB:u4|mCCD_R~959 at LC_X21_Y13_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_0[9]_qfbk = F1_mDATAd_0[9];
F1L92 = E1_X_Cont[0] & (E1_Y_Cont[0]) # !E1_X_Cont[0] & (E1_Y_Cont[0] & F1_mDATAd_1[9] # !E1_Y_Cont[0] & (F1_mDATAd_0[9]_qfbk));

--F1_mDATAd_0[9] is RAW2RGB:u4|mDATAd_0[9] at LC_X21_Y13_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_0[9] = DFFEAS(F1L92, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , N1_q_b[19], , , VCC);


--F1L1 is RAW2RGB:u4|add~1591 at LC_X19_Y14_N6
--operation mode is normal

F1L1 = N1_q_b[16] & (N1_q_b[6] # E1_X_Cont[0] $ !E1_Y_Cont[0]) # !N1_q_b[16] & N1_q_b[6] & (E1_X_Cont[0] $ E1_Y_Cont[0]);


--F1L2 is RAW2RGB:u4|add~1592 at LC_X20_Y14_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_1[6]_qfbk = F1_mDATAd_1[6];
F1L2 = E1_X_Cont[0] & (E1_Y_Cont[0] & (F1_mDATAd_1[6]_qfbk) # !E1_Y_Cont[0] & F1_mDATAd_0[6]) # !E1_X_Cont[0] & (E1_Y_Cont[0] & F1_mDATAd_0[6] # !E1_Y_Cont[0] & (F1_mDATAd_1[6]_qfbk));

--F1_mDATAd_1[6] is RAW2RGB:u4|mDATAd_1[6] at LC_X20_Y14_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_1[6] = DFFEAS(F1L2, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , N1_q_b[6], , , VCC);


--F1L3 is RAW2RGB:u4|add~1593 at LC_X19_Y15_N3
--operation mode is normal

F1L3 = N1_q_b[1] & (N1_q_b[11] # E1_Y_Cont[0] $ E1_X_Cont[0]) # !N1_q_b[1] & N1_q_b[11] & (E1_Y_Cont[0] $ !E1_X_Cont[0]);


--F1L4 is RAW2RGB:u4|add~1594 at LC_X19_Y16_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_1[1]_qfbk = F1_mDATAd_1[1];
F1L4 = E1_X_Cont[0] & (E1_Y_Cont[0] & F1_mDATAd_1[1]_qfbk # !E1_Y_Cont[0] & (F1_mDATAd_0[1])) # !E1_X_Cont[0] & (E1_Y_Cont[0] & (F1_mDATAd_0[1]) # !E1_Y_Cont[0] & F1_mDATAd_1[1]_qfbk);

--F1_mDATAd_1[1] is RAW2RGB:u4|mDATAd_1[1] at LC_X19_Y16_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_1[1] = DFFEAS(F1L4, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , N1_q_b[1], , , VCC);


--F1L47 is RAW2RGB:u4|mCCD_G[1]~899COUT0_914 at LC_X19_Y15_N5
--operation mode is arithmetic

F1L47_cout_0 = F1L20 & F1L19;
F1L47 = CARRY(F1L47_cout_0);

--F1L48 is RAW2RGB:u4|mCCD_G[1]~899COUT1_915 at LC_X19_Y15_N5
--operation mode is arithmetic

F1L48_cout_1 = F1L20 & F1L19;
F1L48 = CARRY(F1L48_cout_1);


--F1L5 is RAW2RGB:u4|add~1595 at LC_X19_Y14_N9
--operation mode is normal

F1L5 = N1_q_b[7] & (N1_q_b[17] # E1_X_Cont[0] $ E1_Y_Cont[0]) # !N1_q_b[7] & N1_q_b[17] & (E1_X_Cont[0] $ !E1_Y_Cont[0]);


--F1L6 is RAW2RGB:u4|add~1596 at LC_X20_Y13_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_1[7]_qfbk = F1_mDATAd_1[7];
F1L6 = E1_X_Cont[0] & (E1_Y_Cont[0] & (F1_mDATAd_1[7]_qfbk) # !E1_Y_Cont[0] & F1_mDATAd_0[7]) # !E1_X_Cont[0] & (E1_Y_Cont[0] & F1_mDATAd_0[7] # !E1_Y_Cont[0] & (F1_mDATAd_1[7]_qfbk));

--F1_mDATAd_1[7] is RAW2RGB:u4|mDATAd_1[7] at LC_X20_Y13_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_1[7] = DFFEAS(F1L6, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , N1_q_b[7], , , VCC);


--F1L7 is RAW2RGB:u4|add~1597 at LC_X19_Y15_N4
--operation mode is normal

F1L7 = E1_Y_Cont[0] & (E1_X_Cont[0] & (N1_q_b[12]) # !E1_X_Cont[0] & N1_q_b[2]) # !E1_Y_Cont[0] & (E1_X_Cont[0] & N1_q_b[2] # !E1_X_Cont[0] & (N1_q_b[12]));


--F1L8 is RAW2RGB:u4|add~1598 at LC_X20_Y15_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_1[2]_qfbk = F1_mDATAd_1[2];
F1L8 = E1_X_Cont[0] & (E1_Y_Cont[0] & (F1_mDATAd_1[2]_qfbk) # !E1_Y_Cont[0] & F1_mDATAd_0[2]) # !E1_X_Cont[0] & (E1_Y_Cont[0] & F1_mDATAd_0[2] # !E1_Y_Cont[0] & (F1_mDATAd_1[2]_qfbk));

--F1_mDATAd_1[2] is RAW2RGB:u4|mDATAd_1[2] at LC_X20_Y15_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_1[2] = DFFEAS(F1L8, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , N1_q_b[2], , , VCC);


--F1L9 is RAW2RGB:u4|add~1599 at LC_X19_Y12_N1
--operation mode is normal

F1L9 = E1_X_Cont[0] & (E1_Y_Cont[0] & (N1_q_b[18]) # !E1_Y_Cont[0] & N1_q_b[8]) # !E1_X_Cont[0] & (E1_Y_Cont[0] & N1_q_b[8] # !E1_Y_Cont[0] & (N1_q_b[18]));


--F1L10 is RAW2RGB:u4|add~1600 at LC_X19_Y12_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_1[8]_qfbk = F1_mDATAd_1[8];
F1L10 = E1_X_Cont[0] & (E1_Y_Cont[0] & F1_mDATAd_1[8]_qfbk # !E1_Y_Cont[0] & (F1_mDATAd_0[8])) # !E1_X_Cont[0] & (E1_Y_Cont[0] & (F1_mDATAd_0[8]) # !E1_Y_Cont[0] & F1_mDATAd_1[8]_qfbk);

--F1_mDATAd_1[8] is RAW2RGB:u4|mDATAd_1[8] at LC_X19_Y12_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_1[8] = DFFEAS(F1L10, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , N1_q_b[8], , , VCC);


--F1L11 is RAW2RGB:u4|add~1601 at LC_X19_Y15_N1
--operation mode is normal

F1L11 = E1_X_Cont[0] & (E1_Y_Cont[0] & N1_q_b[13] # !E1_Y_Cont[0] & (N1_q_b[3])) # !E1_X_Cont[0] & (E1_Y_Cont[0] & (N1_q_b[3]) # !E1_Y_Cont[0] & N1_q_b[13]);


--F1L12 is RAW2RGB:u4|add~1602 at LC_X20_Y15_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_1[3]_qfbk = F1_mDATAd_1[3];
F1L12 = E1_X_Cont[0] & (E1_Y_Cont[0] & (F1_mDATAd_1[3]_qfbk) # !E1_Y_Cont[0] & F1_mDATAd_0[3]) # !E1_X_Cont[0] & (E1_Y_Cont[0] & F1_mDATAd_0[3] # !E1_Y_Cont[0] & (F1_mDATAd_1[3]_qfbk));

--F1_mDATAd_1[3] is RAW2RGB:u4|mDATAd_1[3] at LC_X20_Y15_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_1[3] = DFFEAS(F1L12, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , N1_q_b[3], , , VCC);


--F1L13 is RAW2RGB:u4|add~1603 at LC_X22_Y16_N4
--operation mode is normal

F1L13 = N1_q_b[19] & (N1_q_b[9] # E1_Y_Cont[0] $ !E1_X_Cont[0]) # !N1_q_b[19] & N1_q_b[9] & (E1_Y_Cont[0] $ E1_X_Cont[0]);


--F1L14 is RAW2RGB:u4|add~1604 at LC_X21_Y13_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_1[9]_qfbk = F1_mDATAd_1[9];
F1L14 = F1_mDATAd_0[9] & (F1_mDATAd_1[9]_qfbk # E1_X_Cont[0] $ E1_Y_Cont[0]) # !F1_mDATAd_0[9] & F1_mDATAd_1[9]_qfbk & (E1_X_Cont[0] $ !E1_Y_Cont[0]);

--F1_mDATAd_1[9] is RAW2RGB:u4|mDATAd_1[9] at LC_X21_Y13_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_1[9] = DFFEAS(F1L14, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , N1_q_b[9], , , VCC);


--F1L15 is RAW2RGB:u4|add~1605 at LC_X23_Y16_N8
--operation mode is normal

F1L15 = N1_q_b[4] & (N1_q_b[14] # E1_X_Cont[0] $ E1_Y_Cont[0]) # !N1_q_b[4] & N1_q_b[14] & (E1_X_Cont[0] $ !E1_Y_Cont[0]);


--F1L16 is RAW2RGB:u4|add~1606 at LC_X20_Y14_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_1[4]_qfbk = F1_mDATAd_1[4];
F1L16 = E1_X_Cont[0] & (E1_Y_Cont[0] & (F1_mDATAd_1[4]_qfbk) # !E1_Y_Cont[0] & F1_mDATAd_0[4]) # !E1_X_Cont[0] & (E1_Y_Cont[0] & F1_mDATAd_0[4] # !E1_Y_Cont[0] & (F1_mDATAd_1[4]_qfbk));

--F1_mDATAd_1[4] is RAW2RGB:u4|mDATAd_1[4] at LC_X20_Y14_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_1[4] = DFFEAS(F1L16, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , N1_q_b[4], , , VCC);


--F1L17 is RAW2RGB:u4|add~1607 at LC_X19_Y14_N8
--operation mode is normal

F1L17 = N1_q_b[15] & (N1_q_b[5] # E1_X_Cont[0] $ !E1_Y_Cont[0]) # !N1_q_b[15] & N1_q_b[5] & (E1_X_Cont[0] $ E1_Y_Cont[0]);


--F1L18 is RAW2RGB:u4|add~1608 at LC_X19_Y14_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_1[5]_qfbk = F1_mDATAd_1[5];
F1L18 = E1_X_Cont[0] & (E1_Y_Cont[0] & (F1_mDATAd_1[5]_qfbk) # !E1_Y_Cont[0] & F1_mDATAd_0[5]) # !E1_X_Cont[0] & (E1_Y_Cont[0] & F1_mDATAd_0[5] # !E1_Y_Cont[0] & (F1_mDATAd_1[5]_qfbk));

--F1_mDATAd_1[5] is RAW2RGB:u4|mDATAd_1[5] at LC_X19_Y14_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_1[5] = DFFEAS(F1L18, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , N1_q_b[5], , , VCC);


--MB1_END is I2C_CCD_Config:u7|I2C_Controller:u0|END at LC_X13_Y5_N0
--operation mode is normal

MB1_END_lut_out = MB1L42Q & MB1_END # !MB1L42Q & (MB1L10 & (!MB1L53Q) # !MB1L10 & MB1_END);
MB1_END = DFFEAS(MB1_END_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), KEY[1], , , , , , );


--H1_mSetup_ST.0010 is I2C_CCD_Config:u7|mSetup_ST.0010 at LC_X13_Y5_N7
--operation mode is normal

H1_mSetup_ST.0010_lut_out = H1L95 & H1_mSetup_ST.0001 & !MB1_END;
H1_mSetup_ST.0010 = DFFEAS(H1_mSetup_ST.0010_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), KEY[1], , H1L29, , , , );


--H1_mSetup_ST.0001 is I2C_CCD_Config:u7|mSetup_ST.0001 at LC_X13_Y6_N5
--operation mode is normal

H1_mSetup_ST.0001_lut_out = MB1_END & H1_mSetup_ST.0001 # !H1_mSetup_ST.0000;
H1_mSetup_ST.0001 = DFFEAS(H1_mSetup_ST.0001_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), KEY[1], , H1L29, , , , );


--H1_LUT_INDEX[1] is I2C_CCD_Config:u7|LUT_INDEX[1] at LC_X13_Y7_N2
--operation mode is arithmetic

H1_LUT_INDEX[1]_lut_out = H1_LUT_INDEX[1] $ (H1L7);
H1_LUT_INDEX[1] = DFFEAS(H1_LUT_INDEX[1]_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), KEY[1], , H1L23, , , , );

--H1L10 is I2C_CCD_Config:u7|LUT_INDEX[1]~304 at LC_X13_Y7_N2
--operation mode is arithmetic

H1L10_cout_0 = !H1L7 # !H1_LUT_INDEX[1];
H1L10 = CARRY(H1L10_cout_0);

--H1L11 is I2C_CCD_Config:u7|LUT_INDEX[1]~304COUT1_334 at LC_X13_Y7_N2
--operation mode is arithmetic

H1L11_cout_1 = !H1L8 # !H1_LUT_INDEX[1];
H1L11 = CARRY(H1L11_cout_1);


--H1_LUT_INDEX[2] is I2C_CCD_Config:u7|LUT_INDEX[2] at LC_X13_Y7_N3
--operation mode is arithmetic

H1_LUT_INDEX[2]_lut_out = H1_LUT_INDEX[2] $ !H1L10;
H1_LUT_INDEX[2] = DFFEAS(H1_LUT_INDEX[2]_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), KEY[1], , H1L23, , , , );

--H1L13 is I2C_CCD_Config:u7|LUT_INDEX[2]~308 at LC_X13_Y7_N3
--operation mode is arithmetic

H1L13_cout_0 = H1_LUT_INDEX[2] & !H1L10;
H1L13 = CARRY(H1L13_cout_0);

--H1L14 is I2C_CCD_Config:u7|LUT_INDEX[2]~308COUT1_335 at LC_X13_Y7_N3
--operation mode is arithmetic

H1L14_cout_1 = H1_LUT_INDEX[2] & !H1L11;
H1L14 = CARRY(H1L14_cout_1);


--H1_LUT_INDEX[3] is I2C_CCD_Config:u7|LUT_INDEX[3] at LC_X13_Y7_N4
--operation mode is arithmetic

H1_LUT_INDEX[3]_lut_out = H1_LUT_INDEX[3] $ H1L13;
H1_LUT_INDEX[3] = DFFEAS(H1_LUT_INDEX[3]_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), KEY[1], , H1L23, , , , );

--H1L16 is I2C_CCD_Config:u7|LUT_INDEX[3]~312 at LC_X13_Y7_N4
--operation mode is arithmetic

H1L16 = H1L17;


--H1L96 is I2C_CCD_Config:u7|reduce_or~211 at LC_X12_Y7_N3
--operation mode is normal

H1L96 = !H1_LUT_INDEX[2] & (!H1_LUT_INDEX[1] & !H1_LUT_INDEX[3]);


--H1_LUT_INDEX[0] is I2C_CCD_Config:u7|LUT_INDEX[0] at LC_X13_Y7_N1
--operation mode is arithmetic

H1_LUT_INDEX[0]_lut_out = !H1_LUT_INDEX[0];
H1_LUT_INDEX[0] = DFFEAS(H1_LUT_INDEX[0]_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), KEY[1], , H1L23, , , , );

--H1L7 is I2C_CCD_Config:u7|LUT_INDEX[0]~316 at LC_X13_Y7_N1
--operation mode is arithmetic

H1L7_cout_0 = H1_LUT_INDEX[0];
H1L7 = CARRY(H1L7_cout_0);

--H1L8 is I2C_CCD_Config:u7|LUT_INDEX[0]~316COUT1_332 at LC_X13_Y7_N1
--operation mode is arithmetic

H1L8_cout_1 = H1_LUT_INDEX[0];
H1L8 = CARRY(H1L8_cout_1);


--H1_LUT_INDEX[4] is I2C_CCD_Config:u7|LUT_INDEX[4] at LC_X13_Y7_N5
--operation mode is arithmetic

H1_LUT_INDEX[4]_carry_eqn = (!H1L16 & GND) # (H1L16 & VCC);
H1_LUT_INDEX[4]_lut_out = H1_LUT_INDEX[4] $ !H1_LUT_INDEX[4]_carry_eqn;
H1_LUT_INDEX[4] = DFFEAS(H1_LUT_INDEX[4]_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), KEY[1], , H1L23, , , , );

--H1L20 is I2C_CCD_Config:u7|LUT_INDEX[4]~320 at LC_X13_Y7_N5
--operation mode is arithmetic

H1L20_cout_0 = H1_LUT_INDEX[4] & !H1L16;
H1L20 = CARRY(H1L20_cout_0);

--H1L21 is I2C_CCD_Config:u7|LUT_INDEX[4]~320COUT1_337 at LC_X13_Y7_N5
--operation mode is arithmetic

H1L21_cout_1 = H1_LUT_INDEX[4] & !H1L16;
H1L21 = CARRY(H1L21_cout_1);


--H1_LUT_INDEX[5] is I2C_CCD_Config:u7|LUT_INDEX[5] at LC_X13_Y7_N6
--operation mode is normal

H1_LUT_INDEX[5]_carry_eqn = (!H1L16 & H1L20) # (H1L16 & H1L21);
H1_LUT_INDEX[5]_lut_out = H1_LUT_INDEX[5]_carry_eqn $ H1_LUT_INDEX[5];
H1_LUT_INDEX[5] = DFFEAS(H1_LUT_INDEX[5]_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), KEY[1], , H1L23, , , , );


--H1L29 is I2C_CCD_Config:u7|LessThan~306 at LC_X12_Y7_N1
--operation mode is normal

H1L29 = !H1_LUT_INDEX[5] & (H1L96 & !H1_LUT_INDEX[0] # !H1_LUT_INDEX[4]);


--H1_mI2C_CLK_DIV[1] is I2C_CCD_Config:u7|mI2C_CLK_DIV[1] at LC_X27_Y9_N3
--operation mode is arithmetic

H1_mI2C_CLK_DIV[1]_lut_out = H1_mI2C_CLK_DIV[1] $ H1L32;
H1_mI2C_CLK_DIV[1] = DFFEAS(H1_mI2C_CLK_DIV[1]_lut_out, GLOBAL(OSC_50), KEY[1], , , , , H1L28, );

--H1L35 is I2C_CCD_Config:u7|mI2C_CLK_DIV[1]~280 at LC_X27_Y9_N3
--operation mode is arithmetic

H1L35_cout_0 = !H1L32 # !H1_mI2C_CLK_DIV[1];
H1L35 = CARRY(H1L35_cout_0);

--H1L36 is I2C_CCD_Config:u7|mI2C_CLK_DIV[1]~280COUT1_303 at LC_X27_Y9_N3
--operation mode is arithmetic

H1L36_cout_1 = !H1L33 # !H1_mI2C_CLK_DIV[1];
H1L36 = CARRY(H1L36_cout_1);


--H1_mI2C_DATA[2] is I2C_CCD_Config:u7|mI2C_DATA[2] at LC_X12_Y7_N8
--operation mode is normal

H1_mI2C_DATA[2]_lut_out = H1L4 # H1_LUT_INDEX[0] & !A1L71 & H1L1;
H1_mI2C_DATA[2] = DFFEAS(H1_mI2C_DATA[2]_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), VCC, , H1L90, , , , );


--H1_mI2C_DATA[8] is I2C_CCD_Config:u7|mI2C_DATA[8] at LC_X12_Y7_N2
--operation mode is normal

H1_mI2C_DATA[8]_lut_out = H1_LUT_INDEX[4] & !H1_LUT_INDEX[0] & (H1L96) # !H1_LUT_INDEX[4] & (H1L97);
H1_mI2C_DATA[8] = DFFEAS(H1_mI2C_DATA[8]_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), VCC, , H1L90, , , , );


--H1_mI2C_DATA[9] is I2C_CCD_Config:u7|mI2C_DATA[9] at LC_X11_Y7_N0
--operation mode is normal

H1_mI2C_DATA[9]_lut_out = H1_LUT_INDEX[0] & (H1_LUT_INDEX[3] & (H1_LUT_INDEX[1]) # !H1_LUT_INDEX[3] & H1_LUT_INDEX[2] & !H1_LUT_INDEX[1]);
H1_mI2C_DATA[9] = DFFEAS(H1_mI2C_DATA[9]_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), VCC, , H1L90, , , H1_LUT_INDEX[4], );


--H1_mI2C_DATA[1] is I2C_CCD_Config:u7|mI2C_DATA[1] at LC_X11_Y7_N7
--operation mode is normal

H1_mI2C_DATA[1]_lut_out = H1L4 # H1L1 & H1_LUT_INDEX[0] & !A1L69;
H1_mI2C_DATA[1] = DFFEAS(H1_mI2C_DATA[1]_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), VCC, , H1L90, , , , );


--H1_mI2C_DATA[0] is I2C_CCD_Config:u7|mI2C_DATA[0] at LC_X11_Y8_N2
--operation mode is normal

H1_mI2C_DATA[0]_lut_out = !H1_LUT_INDEX[0] & (H1_LUT_INDEX[4] $ (H1_LUT_INDEX[3] # H1_LUT_INDEX[1]));
H1_mI2C_DATA[0] = DFFEAS(H1_mI2C_DATA[0]_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), VCC, , H1L90, , , H1_LUT_INDEX[2], );


--H1_mI2C_DATA[7] is I2C_CCD_Config:u7|mI2C_DATA[7] at LC_X11_Y7_N2
--operation mode is normal

H1_mI2C_DATA[7]_lut_out = !H1_LUT_INDEX[0] & (H1_LUT_INDEX[3] # H1_LUT_INDEX[2] & H1_LUT_INDEX[1]);
H1_mI2C_DATA[7] = DFFEAS(H1_mI2C_DATA[7]_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), VCC, , H1L90, , , H1_LUT_INDEX[4], );


--H1_mI2C_DATA[4] is I2C_CCD_Config:u7|mI2C_DATA[4] at LC_X11_Y7_N4
--operation mode is normal

H1_mI2C_DATA[4]_lut_out = H1_LUT_INDEX[0] & !A1L75 & H1L1 # !H1_LUT_INDEX[0] & (H1L3);
H1_mI2C_DATA[4] = DFFEAS(H1_mI2C_DATA[4]_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), VCC, , H1L90, , , , );


--H1_mI2C_DATA[10] is I2C_CCD_Config:u7|mI2C_DATA[10] at LC_X11_Y7_N9
--operation mode is normal

H1_mI2C_DATA[10]_lut_out = H1_LUT_INDEX[0] & (H1_LUT_INDEX[3] # H1_LUT_INDEX[2] & H1_LUT_INDEX[1]);
H1_mI2C_DATA[10] = DFFEAS(H1_mI2C_DATA[10]_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), VCC, , H1L90, , , H1_LUT_INDEX[4], );


--H1_mI2C_DATA[11] is I2C_CCD_Config:u7|mI2C_DATA[11] at LC_X11_Y7_N3
--operation mode is normal

H1_mI2C_DATA[11]_lut_out = H1_LUT_INDEX[0] & (H1_LUT_INDEX[3] & !H1_LUT_INDEX[2] # !H1_LUT_INDEX[3] & (H1_LUT_INDEX[2] # H1_LUT_INDEX[1]));
H1_mI2C_DATA[11] = DFFEAS(H1_mI2C_DATA[11]_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), VCC, , H1L90, , , H1_LUT_INDEX[4], );


--H1_mI2C_DATA[3] is I2C_CCD_Config:u7|mI2C_DATA[3] at LC_X11_Y7_N6
--operation mode is normal

H1_mI2C_DATA[3]_lut_out = H1_LUT_INDEX[0] & !A1L73 & H1L1 # !H1_LUT_INDEX[0] & (H1L2);
H1_mI2C_DATA[3] = DFFEAS(H1_mI2C_DATA[3]_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), VCC, , H1L90, , , , );


--H1_mI2C_DATA[5] is I2C_CCD_Config:u7|mI2C_DATA[5] at LC_X11_Y7_N8
--operation mode is normal

H1_mI2C_DATA[5]_lut_out = H1_LUT_INDEX[2] & !H1_LUT_INDEX[0] & (H1_LUT_INDEX[3] $ H1_LUT_INDEX[1]);
H1_mI2C_DATA[5] = DFFEAS(H1_mI2C_DATA[5]_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), VCC, , H1L90, , , H1_LUT_INDEX[4], );


--H1_mI2C_DATA[15] is I2C_CCD_Config:u7|mI2C_DATA[15] at LC_X12_Y8_N4
--operation mode is normal

H1_mI2C_DATA[15]_lut_out = H1_LUT_INDEX[4] $ (H1_LUT_INDEX[2] # H1_LUT_INDEX[1] # H1_LUT_INDEX[3]);
H1_mI2C_DATA[15] = DFFEAS(H1_mI2C_DATA[15]_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), VCC, , H1L90, , , H1_LUT_INDEX[0], );


--H1_mI2C_DATA[13] is I2C_CCD_Config:u7|mI2C_DATA[13] at LC_X12_Y7_N4
--operation mode is normal

H1_mI2C_DATA[13]_lut_out = H1_LUT_INDEX[4] & !H1_LUT_INDEX[0] & H1L96 # !H1_LUT_INDEX[4] & (H1L98);
H1_mI2C_DATA[13] = DFFEAS(H1_mI2C_DATA[13]_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), VCC, , H1L90, , , , );


--JB3_dffe13a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[8] at LC_X15_Y15_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB3_dffe13a[8]_lut_out = GND;
JB3_dffe13a[8] = DFFEAS(JB3_dffe13a[8]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , JB3_dffe12a[8], , , VCC);


--DB3_safe_q[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[7] at LC_X20_Y5_N7
--operation mode is arithmetic

DB3_safe_q[7]_carry_eqn = (!DB3L14 & DB3L21) # (DB3L14 & DB3L22);
DB3_safe_q[7]_lut_out = DB3_safe_q[7] $ (W2L1 & DB3_safe_q[7]_carry_eqn);
DB3_safe_q[7] = DFFEAS(DB3_safe_q[7]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--DB3L24 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella7~COUT at LC_X20_Y5_N7
--operation mode is arithmetic

DB3L24_cout_0 = !DB3L21 # !DB3_safe_q[7];
DB3L24 = CARRY(DB3L24_cout_0);

--DB3L25 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella7~COUTCOUT1_6 at LC_X20_Y5_N7
--operation mode is arithmetic

DB3L25_cout_1 = !DB3L22 # !DB3_safe_q[7];
DB3L25 = CARRY(DB3L25_cout_1);


--HB2_dffe9a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[8] at LC_X19_Y7_N2
--operation mode is normal

HB2_dffe9a[8]_lut_out = HB2_dffe8a[8];
HB2_dffe9a[8] = DFFEAS(HB2_dffe9a[8]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--X9_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[7] at LC_X20_Y7_N9
--operation mode is normal

X9_dffe5a[7]_lut_out = HB2_dffe9a[8] $ (HB2_dffe9a[7]);
X9_dffe5a[7] = DFFEAS(X9_dffe5a[7]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--DB1_safe_q[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[7] at LC_X10_Y12_N7
--operation mode is arithmetic

DB1_safe_q[7]_carry_eqn = (!DB1L14 & DB1L21) # (DB1L14 & DB1L22);
DB1_safe_q[7]_lut_out = DB1_safe_q[7] $ (W1L1 & DB1_safe_q[7]_carry_eqn);
DB1_safe_q[7] = DFFEAS(DB1_safe_q[7]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--DB1L24 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella7~COUT at LC_X10_Y12_N7
--operation mode is arithmetic

DB1L24_cout_0 = !DB1L21 # !DB1_safe_q[7];
DB1L24 = CARRY(DB1L24_cout_0);

--DB1L25 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella7~COUTCOUT1_6 at LC_X10_Y12_N7
--operation mode is arithmetic

DB1L25_cout_1 = !DB1L22 # !DB1_safe_q[7];
DB1L25 = CARRY(DB1L25_cout_1);


--HB1_dffe9a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[8] at LC_X11_Y14_N4
--operation mode is normal

HB1_dffe9a[8]_lut_out = HB1_dffe8a[8];
HB1_dffe9a[8] = DFFEAS(HB1_dffe9a[8]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--X3_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[7] at LC_X11_Y13_N4
--operation mode is normal

X3_dffe5a[7]_lut_out = HB1_dffe9a[8] $ HB1_dffe9a[7];
X3_dffe5a[7] = DFFEAS(X3_dffe5a[7]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--JB4_dffe13a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[8] at LC_X13_Y11_N5
--operation mode is normal

JB4_dffe13a[8]_lut_out = JB4_dffe12a[8];
JB4_dffe13a[8] = DFFEAS(JB4_dffe13a[8]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--JB4_dffe13a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[3] at LC_X14_Y6_N4
--operation mode is normal

JB4_dffe13a[3]_lut_out = JB4_dffe12a[3];
JB4_dffe13a[3] = DFFEAS(JB4_dffe13a[3]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--JB4_dffe13a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[4] at LC_X16_Y6_N2
--operation mode is normal

JB4_dffe13a[4]_lut_out = JB4_dffe12a[4];
JB4_dffe13a[4] = DFFEAS(JB4_dffe13a[4]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--JB4_dffe13a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[6] at LC_X13_Y11_N0
--operation mode is normal

JB4_dffe13a[6]_lut_out = JB4_dffe12a[6];
JB4_dffe13a[6] = DFFEAS(JB4_dffe13a[6]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--JB4_dffe13a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[7] at LC_X13_Y11_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB4_dffe13a[7]_lut_out = GND;
JB4_dffe13a[7] = DFFEAS(JB4_dffe13a[7]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , JB4_dffe12a[7], , , VCC);


--BB8_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_ws_nbrp|xor5 at LC_X13_Y11_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB4_dffe13a[5]_qfbk = JB4_dffe13a[5];
BB8_xor5 = JB4_dffe13a[7] $ JB4_dffe13a[6] $ JB4_dffe13a[5]_qfbk $ JB4_dffe13a[8];

--JB4_dffe13a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[5] at LC_X13_Y11_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB4_dffe13a[5] = DFFEAS(BB8_xor5, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , JB4_dffe12a[5], , , VCC);


--BB8_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_ws_nbrp|xor2 at LC_X13_Y11_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB4_dffe13a[2]_qfbk = JB4_dffe13a[2];
BB8_xor2 = JB4_dffe13a[3] $ BB8_xor5 $ JB4_dffe13a[2]_qfbk $ JB4_dffe13a[4];

--JB4_dffe13a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[2] at LC_X13_Y11_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB4_dffe13a[2] = DFFEAS(BB8_xor2, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , JB4_dffe12a[2], , , VCC);


--JB4_dffe13a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[0] at LC_X15_Y5_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB4_dffe13a[0]_lut_out = GND;
JB4_dffe13a[0] = DFFEAS(JB4_dffe13a[0]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , JB4_dffe12a[0], , , VCC);


--JB4_dffe13a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[1] at LC_X12_Y12_N2
--operation mode is normal

JB4_dffe13a[1]_lut_out = JB4_dffe12a[1];
JB4_dffe13a[1] = DFFEAS(JB4_dffe13a[1]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--HB4_dffe9a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[0] at LC_X22_Y3_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB4_dffe9a[0]_lut_out = GND;
HB4_dffe9a[0] = DFFEAS(HB4_dffe9a[0]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , HB4_dffe8a[0], , , VCC);


--HB4_dffe9a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[1] at LC_X26_Y3_N2
--operation mode is normal

HB4_dffe9a[1]_lut_out = HB4_dffe8a[1];
HB4_dffe9a[1] = DFFEAS(HB4_dffe9a[1]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--HB4_dffe9a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[3] at LC_X25_Y3_N5
--operation mode is normal

HB4_dffe9a[3]_lut_out = HB4_dffe8a[3];
HB4_dffe9a[3] = DFFEAS(HB4_dffe9a[3]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--HB4_dffe9a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[4] at LC_X21_Y3_N4
--operation mode is normal

HB4_dffe9a[4]_lut_out = HB4_dffe8a[4];
HB4_dffe9a[4] = DFFEAS(HB4_dffe9a[4]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--HB4_dffe9a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[6] at LC_X27_Y3_N6
--operation mode is normal

HB4_dffe9a[6]_lut_out = HB4_dffe8a[6];
HB4_dffe9a[6] = DFFEAS(HB4_dffe9a[6]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--HB4_dffe9a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[8] at LC_X27_Y3_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB4_dffe9a[8]_lut_out = GND;
HB4_dffe9a[8] = DFFEAS(HB4_dffe9a[8]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , HB4_dffe8a[8], , , VCC);


--HB4_dffe9a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[7] at LC_X27_Y3_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB4_dffe9a[7]_lut_out = GND;
HB4_dffe9a[7] = DFFEAS(HB4_dffe9a[7]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , HB4_dffe8a[7], , , VCC);


--BB7_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_rs_nbwp|xor5 at LC_X27_Y3_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB4_dffe9a[5]_qfbk = HB4_dffe9a[5];
BB7_xor5 = HB4_dffe9a[8] $ HB4_dffe9a[7] $ HB4_dffe9a[5]_qfbk $ HB4_dffe9a[6];

--HB4_dffe9a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[5] at LC_X27_Y3_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB4_dffe9a[5] = DFFEAS(BB7_xor5, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , HB4_dffe8a[5], , , VCC);


--BB7_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_rs_nbwp|xor2 at LC_X27_Y3_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB4_dffe9a[2]_qfbk = HB4_dffe9a[2];
BB7_xor2 = HB4_dffe9a[4] $ BB7_xor5 $ HB4_dffe9a[2]_qfbk $ HB4_dffe9a[3];

--HB4_dffe9a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[2] at LC_X27_Y3_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB4_dffe9a[2] = DFFEAS(BB7_xor2, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , HB4_dffe8a[2], , , VCC);


--JB3_dffe13a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[7] at LC_X15_Y15_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB3_dffe13a[7]_lut_out = GND;
JB3_dffe13a[7] = DFFEAS(JB3_dffe13a[7]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , JB3_dffe12a[7], , , VCC);


--JB3_dffe13a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[3] at LC_X28_Y9_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB3_dffe13a[3]_lut_out = GND;
JB3_dffe13a[3] = DFFEAS(JB3_dffe13a[3]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , JB3_dffe12a[3], , , VCC);


--JB3_dffe13a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[4] at LC_X23_Y15_N2
--operation mode is normal

JB3_dffe13a[4]_lut_out = JB3_dffe12a[4];
JB3_dffe13a[4] = DFFEAS(JB3_dffe13a[4]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--JB3_dffe13a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[6] at LC_X15_Y15_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB3_dffe13a[6]_lut_out = GND;
JB3_dffe13a[6] = DFFEAS(JB3_dffe13a[6]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , JB3_dffe12a[6], , , VCC);


--BB6_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_ws_nbrp|xor5 at LC_X15_Y15_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB3_dffe13a[5]_qfbk = JB3_dffe13a[5];
BB6_xor5 = JB3_dffe13a[6] $ JB3_dffe13a[7] $ JB3_dffe13a[5]_qfbk $ JB3_dffe13a[8];

--JB3_dffe13a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[5] at LC_X15_Y15_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB3_dffe13a[5] = DFFEAS(BB6_xor5, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , JB3_dffe12a[5], , , VCC);


--BB6_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_ws_nbrp|xor2 at LC_X15_Y15_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB3_dffe13a[2]_qfbk = JB3_dffe13a[2];
BB6_xor2 = JB3_dffe13a[4] $ JB3_dffe13a[3] $ JB3_dffe13a[2]_qfbk $ BB6_xor5;

--JB3_dffe13a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[2] at LC_X15_Y15_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB3_dffe13a[2] = DFFEAS(BB6_xor2, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , JB3_dffe12a[2], , , VCC);


--JB3_dffe13a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[0] at LC_X20_Y16_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB3_dffe13a[0]_lut_out = GND;
JB3_dffe13a[0] = DFFEAS(JB3_dffe13a[0]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , JB3_dffe12a[0], , , VCC);


--JB3_dffe13a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[1] at LC_X14_Y15_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB3_dffe13a[1]_lut_out = GND;
JB3_dffe13a[1] = DFFEAS(JB3_dffe13a[1]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , JB3_dffe12a[1], , , VCC);


--HB3_dffe9a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[0] at LC_X19_Y1_N2
--operation mode is normal

HB3_dffe9a[0]_lut_out = HB3_dffe8a[0];
HB3_dffe9a[0] = DFFEAS(HB3_dffe9a[0]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--HB3_dffe9a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[1] at LC_X16_Y2_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB3_dffe9a[1]_lut_out = GND;
HB3_dffe9a[1] = DFFEAS(HB3_dffe9a[1]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , HB3_dffe8a[1], , , VCC);


--HB3_dffe9a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[3] at LC_X20_Y4_N2
--operation mode is normal

HB3_dffe9a[3]_lut_out = HB3_dffe8a[3];
HB3_dffe9a[3] = DFFEAS(HB3_dffe9a[3]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--HB3_dffe9a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[4] at LC_X19_Y3_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB3_dffe9a[4]_lut_out = GND;
HB3_dffe9a[4] = DFFEAS(HB3_dffe9a[4]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , HB3_dffe8a[4], , , VCC);


--HB3_dffe9a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[6] at LC_X19_Y2_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB3_dffe9a[6]_lut_out = GND;
HB3_dffe9a[6] = DFFEAS(HB3_dffe9a[6]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , HB3_dffe8a[6], , , VCC);


--HB3_dffe9a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[8] at LC_X19_Y2_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB3_dffe9a[8]_lut_out = GND;
HB3_dffe9a[8] = DFFEAS(HB3_dffe9a[8]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , HB3_dffe8a[8], , , VCC);


--HB3_dffe9a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[7] at LC_X19_Y2_N0
--operation mode is normal

HB3_dffe9a[7]_lut_out = HB3_dffe8a[7];
HB3_dffe9a[7] = DFFEAS(HB3_dffe9a[7]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--BB5_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_rs_nbwp|xor5 at LC_X19_Y2_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB3_dffe9a[5]_qfbk = HB3_dffe9a[5];
BB5_xor5 = HB3_dffe9a[7] $ HB3_dffe9a[8] $ HB3_dffe9a[5]_qfbk $ HB3_dffe9a[6];

--HB3_dffe9a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[5] at LC_X19_Y2_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB3_dffe9a[5] = DFFEAS(BB5_xor5, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , HB3_dffe8a[5], , , VCC);


--BB5_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_rs_nbwp|xor2 at LC_X19_Y2_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB3_dffe9a[2]_qfbk = HB3_dffe9a[2];
BB5_xor2 = BB5_xor5 $ HB3_dffe9a[3] $ HB3_dffe9a[2]_qfbk $ HB3_dffe9a[4];

--HB3_dffe9a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[2] at LC_X19_Y2_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB3_dffe9a[2] = DFFEAS(BB5_xor2, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , HB3_dffe8a[2], , , VCC);


--Q1_rp_shift[1] is Sdram_Control_4Port:u6|command:command1|rp_shift[1] at LC_X10_Y8_N8
--operation mode is normal

Q1_rp_shift[1]_lut_out = !R1_INIT_REQ & (Q1_rp_shift[2] # !Q1_command_delay[0] & Q1_command_done);
Q1_rp_shift[1] = DFFEAS(Q1_rp_shift[1]_lut_out, GLOBAL(LB1__clk0), VCC, , Q1L63, , , , );


--Q1_command_delay[1] is Sdram_Control_4Port:u6|command:command1|command_delay[1] at LC_X10_Y7_N1
--operation mode is normal

Q1_command_delay[1]_lut_out = !R1_INIT_REQ & (Q1_command_delay[2] # !Q1L8 # !Q1L31);
Q1_command_delay[1] = DFFEAS(Q1_command_delay[1]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--Q1L55 is Sdram_Control_4Port:u6|command:command1|ex_read~21 at LC_X11_Y9_N3
--operation mode is normal

Q1L55 = Q1_ex_read # !Q1_do_reada & Q1L53 & R1_READA;


--Q1L57 is Sdram_Control_4Port:u6|command:command1|ex_write~21 at LC_X11_Y9_N8
--operation mode is normal

Q1L57 = Q1_ex_write # !Q1_do_writea & Q1L53 & R1_WRITEA;


--R1L29 is Sdram_Control_4Port:u6|control_interface:control1|REF_REQ~23 at LC_X10_Y6_N7
--operation mode is normal

R1L29 = Q1_REF_ACK # R1_INIT_REQ;


--R1L80Q is Sdram_Control_4Port:u6|control_interface:control1|init_timer[2]~1097 at LC_X10_Y17_N6
--operation mode is normal

R1L80Q_lut_out = R1L68 # R1L77 # R1L60Q $ R1L22;
R1L80Q = DFFEAS(R1L80Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--R1L20 is Sdram_Control_4Port:u6|control_interface:control1|LessThan~425 at LC_X8_Y16_N4
--operation mode is normal

R1L20 = !R1L121Q & (!R1L80Q # !R1L90Q) # !R1L130Q;


--R1L21 is Sdram_Control_4Port:u6|control_interface:control1|LessThan~426 at LC_X8_Y16_N2
--operation mode is normal

R1L21 = !R1L138 & R1L20 # !R1L16 # !R1L148;


--R1L22 is Sdram_Control_4Port:u6|control_interface:control1|LessThan~427 at LC_X8_Y16_N3
--operation mode is normal

R1L22 = !R1L205 & (!R1L187 & R1L21 # !R1L199Q);

--R1L59Q is Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]~1040 at LC_X8_Y16_N3
--operation mode is normal

R1L59Q = DFFEAS(R1L22, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L21Q is Sdram_Control_4Port:u6|CMD[1]~697 at LC_X16_Y9_N8
--operation mode is normal

G1L21Q_lut_out = R1_CMD_ACK & (G1L168 # !G1L112 & G1L33) # !R1_CMD_ACK & !G1L112 & G1L33;
G1L21Q = DFFEAS(G1L21Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L478 is Sdram_Control_4Port:u6|rRD1_ADDR[18]~1668 at LC_X25_Y11_N0
--operation mode is normal

G1L478 = G1_rRD1_ADDR[11] # G1_rRD1_ADDR[10] & G1_rRD1_ADDR[9] & G1_rRD1_ADDR[8];


--G1L481 is Sdram_Control_4Port:u6|rRD1_ADDR[18]~1671 at LC_X25_Y10_N9
--operation mode is normal

G1L481 = G1_rRD1_ADDR[18] & !G1L492 # !D1_oRST_0 # !G1L484;


--G1L482 is Sdram_Control_4Port:u6|rRD1_ADDR[18]~1672 at LC_X25_Y11_N2
--operation mode is normal

G1L482 = G1L78Q & G1_mRD_DONE # !D1_oRST_0;


--G1L238 is Sdram_Control_4Port:u6|add~2901 at LC_X23_Y7_N7
--operation mode is normal

G1L238_carry_eqn = (!G1L277 & G1L243) # (G1L277 & G1L244);
G1L238 = G1L730Q $ !G1L238_carry_eqn;

--G1L729Q is Sdram_Control_4Port:u6|rWR2_ADDR[22]~1758 at LC_X23_Y7_N7
--operation mode is normal

G1L729Q = DFFEAS(G1L238, GLOBAL(LB1__clk0), VCC, , G1L655, , , , );


--G1L50 is Sdram_Control_4Port:u6|LessThan~1260 at LC_X22_Y7_N9
--operation mode is normal

G1L50 = D1_oRST_0 & G1L54 & G1L253 & G1L61;

--G1L662Q is Sdram_Control_4Port:u6|rWR2_ADDR[8]~1819 at LC_X22_Y7_N9
--operation mode is normal

G1L662Q = DFFEAS(G1L50, GLOBAL(LB1__clk0), VCC, , G1L655, , , , );


--G1L51 is Sdram_Control_4Port:u6|LessThan~1261 at LC_X23_Y8_N2
--operation mode is normal

G1L51 = G1L256 & G1L54 & D1_oRST_0 & G1L63;

--G1L663Q is Sdram_Control_4Port:u6|rWR2_ADDR[8]~1820 at LC_X23_Y8_N2
--operation mode is normal

G1L663Q = DFFEAS(G1L51, GLOBAL(LB1__clk0), VCC, , G1L655, , , , );


--G1L664Q is Sdram_Control_4Port:u6|rWR2_ADDR[8]~1866 at LC_X23_Y8_N1
--operation mode is normal

G1L664Q_lut_out = G1L707 # G1L702 # G1L50 & G1L51;
G1L664Q = DFFEAS(G1L664Q_lut_out, GLOBAL(LB1__clk0), VCC, , G1L655, , , , );


--G1L53 is Sdram_Control_4Port:u6|LessThan~1263 at LC_X22_Y7_N8
--operation mode is normal

G1L53 = !G1L719Q & (!G1L664Q # !G1L714Q);


--G1L54 is Sdram_Control_4Port:u6|LessThan~1264 at LC_X22_Y7_N3
--operation mode is normal

G1L54 = !G1L730Q & !G1L725Q & (G1L53 # !G1_rWR2_ADDR[20]);

--G1L658Q is Sdram_Control_4Port:u6|rWR2_ADDR[8]~1731 at LC_X22_Y7_N3
--operation mode is normal

G1L658Q = DFFEAS(G1L54, GLOBAL(LB1__clk0), VCC, , G1L655, , , , );


--G1L655 is Sdram_Control_4Port:u6|rWR2_ADDR[8]~1714 at LC_X24_Y7_N0
--operation mode is normal

G1L655 = G1L197 & G1L433 # !D1_oRST_0;


--G1L530 is Sdram_Control_4Port:u6|rRD2_ADDR[16]~1657 at LC_X23_Y9_N9
--operation mode is normal

G1L530 = G1L541 & G1L547 # !G1L541 & (!G1L539) # !D1_oRST_0;


--G1L531 is Sdram_Control_4Port:u6|rRD2_ADDR[16]~1658 at LC_X23_Y10_N2
--operation mode is normal

G1L531 = G1L87Q & G1_mRD_DONE # !D1_oRST_0;


--G1L578 is Sdram_Control_4Port:u6|rWR1_ADDR[10]~1143 at LC_X25_Y7_N7
--operation mode is normal

G1L578 = !G1L640Q & !G1L646Q & !G1L650Q & D1_oRST_0;


--G1L58 is Sdram_Control_4Port:u6|LessThan~1268 at LC_X26_Y9_N5
--operation mode is normal

G1L58 = !G1L572Q # !G1L582Q # !G1L588Q # !G1L567Q;


--G1L59 is Sdram_Control_4Port:u6|LessThan~1269 at LC_X26_Y9_N7
--operation mode is normal

G1L59 = !G1L600Q # !G1L611Q # !G1L605Q # !G1L594Q;


--G1L579 is Sdram_Control_4Port:u6|rWR1_ADDR[10]~1144 at LC_X26_Y9_N2
--operation mode is normal

G1L579 = !G1L623Q & !G1L617Q & (G1L58 # G1L59);


--G1L580 is Sdram_Control_4Port:u6|rWR1_ADDR[10]~1145 at LC_X25_Y7_N4
--operation mode is normal

G1L580 = G1L634Q # !G1L579 & G1L629Q # !G1L578;


--G1L581 is Sdram_Control_4Port:u6|rWR1_ADDR[10]~1146 at LC_X26_Y9_N6
--operation mode is normal

G1L581 = G1L433 & G1L184 # !D1_oRST_0;


--G1L239 is Sdram_Control_4Port:u6|add~2906 at LC_X23_Y7_N5
--operation mode is arithmetic

G1L239_carry_eqn = G1L277;
G1L239 = G1_rWR2_ADDR[20] $ !G1L239_carry_eqn;

--G1L240 is Sdram_Control_4Port:u6|add~2908 at LC_X23_Y7_N5
--operation mode is arithmetic

G1L240_cout_0 = G1_rWR2_ADDR[20] & !G1L277;
G1L240 = CARRY(G1L240_cout_0);

--G1L241 is Sdram_Control_4Port:u6|add~2908COUT1_3031 at LC_X23_Y7_N5
--operation mode is arithmetic

G1L241_cout_1 = G1_rWR2_ADDR[20] & !G1L277;
G1L241 = CARRY(G1L241_cout_1);


--G1L732 is Sdram_Control_4Port:u6|rWR2_ADDR~1715 at LC_X23_Y7_N9
--operation mode is normal

G1L732 = G1L239 # !G1L53 & G1_rWR2_ADDR[20] # !G1L734;


--G1L278 is Sdram_Control_4Port:u6|always2~1 at LC_X22_Y7_N1
--operation mode is normal

G1L278 = !G1L197 # !G1L433;


--G1L242 is Sdram_Control_4Port:u6|add~2911 at LC_X23_Y7_N6
--operation mode is arithmetic

G1L242_carry_eqn = (!G1L277 & G1L240) # (G1L277 & G1L241);
G1L242 = G1L725Q $ G1L242_carry_eqn;

--G1L724Q is Sdram_Control_4Port:u6|rWR2_ADDR[21]~1756 at LC_X23_Y7_N6
--operation mode is arithmetic

G1L724Q = DFFEAS(G1L242, GLOBAL(LB1__clk0), VCC, , G1L655, , , , );

--G1L243 is Sdram_Control_4Port:u6|add~2913 at LC_X23_Y7_N6
--operation mode is arithmetic

G1L243_cout_0 = !G1L240 # !G1L725Q;
G1L243 = CARRY(G1L243_cout_0);

--G1L244 is Sdram_Control_4Port:u6|add~2913COUT1_3033 at LC_X23_Y7_N6
--operation mode is arithmetic

G1L244_cout_1 = !G1L241 # !G1L725Q;
G1L244 = CARRY(G1L244_cout_1);


--G1L659Q is Sdram_Control_4Port:u6|rWR2_ADDR[8]~1732 at LC_X23_Y8_N3
--operation mode is arithmetic

G1L659Q_lut_out = !G1L661Q;
G1L659Q = DFFEAS(G1L659Q_lut_out, GLOBAL(LB1__clk0), VCC, , G1L655, , , , );

--G1L246 is Sdram_Control_4Port:u6|add~2918 at LC_X23_Y8_N3
--operation mode is arithmetic

G1L246_cout_0 = G1L661Q;
G1L246 = CARRY(G1L246_cout_0);

--G1L247 is Sdram_Control_4Port:u6|add~2918COUT1_3013 at LC_X23_Y8_N3
--operation mode is arithmetic

G1L247_cout_1 = G1L661Q;
G1L247 = CARRY(G1L247_cout_1);


--G1L248 is Sdram_Control_4Port:u6|add~2921 at LC_X23_Y8_N4
--operation mode is arithmetic

G1L248 = G1L669Q $ G1L246;

--G1L668Q is Sdram_Control_4Port:u6|rWR2_ADDR[9]~1754 at LC_X23_Y8_N4
--operation mode is arithmetic

G1L668Q = DFFEAS(G1L248, GLOBAL(LB1__clk0), VCC, , G1L655, , , , );

--G1L249 is Sdram_Control_4Port:u6|add~2923 at LC_X23_Y8_N4
--operation mode is arithmetic

G1L249 = CARRY(!G1L247 # !G1L669Q);


--G1L250 is Sdram_Control_4Port:u6|add~2926 at LC_X23_Y8_N5
--operation mode is arithmetic

G1L250_carry_eqn = G1L249;
G1L250 = G1L674Q $ (!G1L250_carry_eqn);

--G1L673Q is Sdram_Control_4Port:u6|rWR2_ADDR[10]~1752 at LC_X23_Y8_N5
--operation mode is arithmetic

G1L673Q = DFFEAS(G1L250, GLOBAL(LB1__clk0), VCC, , G1L655, , , , );

--G1L251 is Sdram_Control_4Port:u6|add~2928 at LC_X23_Y8_N5
--operation mode is arithmetic

G1L251_cout_0 = G1L674Q & (!G1L249);
G1L251 = CARRY(G1L251_cout_0);

--G1L252 is Sdram_Control_4Port:u6|add~2928COUT1_3015 at LC_X23_Y8_N5
--operation mode is arithmetic

G1L252_cout_1 = G1L674Q & (!G1L249);
G1L252 = CARRY(G1L252_cout_1);


--G1L253 is Sdram_Control_4Port:u6|add~2931 at LC_X23_Y8_N6
--operation mode is arithmetic

G1L253_carry_eqn = (!G1L249 & G1L251) # (G1L249 & G1L252);
G1L253 = G1L679Q $ G1L253_carry_eqn;

--G1L678Q is Sdram_Control_4Port:u6|rWR2_ADDR[11]~1750 at LC_X23_Y8_N6
--operation mode is arithmetic

G1L678Q = DFFEAS(G1L253, GLOBAL(LB1__clk0), VCC, , G1L655, , , , );

--G1L254 is Sdram_Control_4Port:u6|add~2933 at LC_X23_Y8_N6
--operation mode is arithmetic

G1L254_cout_0 = !G1L251 # !G1L679Q;
G1L254 = CARRY(G1L254_cout_0);

--G1L255 is Sdram_Control_4Port:u6|add~2933COUT1_3017 at LC_X23_Y8_N6
--operation mode is arithmetic

G1L255_cout_1 = !G1L252 # !G1L679Q;
G1L255 = CARRY(G1L255_cout_1);


--G1L256 is Sdram_Control_4Port:u6|add~2936 at LC_X23_Y8_N7
--operation mode is arithmetic

G1L256_carry_eqn = (!G1L249 & G1L254) # (G1L249 & G1L255);
G1L256 = G1L684Q $ !G1L256_carry_eqn;

--G1L683Q is Sdram_Control_4Port:u6|rWR2_ADDR[12]~1748 at LC_X23_Y8_N7
--operation mode is arithmetic

G1L683Q = DFFEAS(G1L256, GLOBAL(LB1__clk0), VCC, , G1L655, , , , );

--G1L257 is Sdram_Control_4Port:u6|add~2938 at LC_X23_Y8_N7
--operation mode is arithmetic

G1L257_cout_0 = G1L684Q & !G1L254;
G1L257 = CARRY(G1L257_cout_0);

--G1L258 is Sdram_Control_4Port:u6|add~2938COUT1_3019 at LC_X23_Y8_N7
--operation mode is arithmetic

G1L258_cout_1 = G1L684Q & !G1L255;
G1L258 = CARRY(G1L258_cout_1);


--G1L259 is Sdram_Control_4Port:u6|add~2941 at LC_X23_Y8_N8
--operation mode is arithmetic

G1L259_carry_eqn = (!G1L249 & G1L257) # (G1L249 & G1L258);
G1L259 = G1L689Q $ G1L259_carry_eqn;

--G1L688Q is Sdram_Control_4Port:u6|rWR2_ADDR[13]~1746 at LC_X23_Y8_N8
--operation mode is arithmetic

G1L688Q = DFFEAS(G1L259, GLOBAL(LB1__clk0), VCC, , G1L655, , , , );

--G1L260 is Sdram_Control_4Port:u6|add~2943 at LC_X23_Y8_N8
--operation mode is arithmetic

G1L260_cout_0 = !G1L257 # !G1L689Q;
G1L260 = CARRY(G1L260_cout_0);

--G1L261 is Sdram_Control_4Port:u6|add~2943COUT1_3021 at LC_X23_Y8_N8
--operation mode is arithmetic

G1L261_cout_1 = !G1L258 # !G1L689Q;
G1L261 = CARRY(G1L261_cout_1);


--G1L262 is Sdram_Control_4Port:u6|add~2946 at LC_X23_Y8_N9
--operation mode is arithmetic

G1L262_carry_eqn = (!G1L249 & G1L260) # (G1L249 & G1L261);
G1L262 = G1L694Q $ !G1L262_carry_eqn;

--G1L693Q is Sdram_Control_4Port:u6|rWR2_ADDR[14]~1744 at LC_X23_Y8_N9
--operation mode is arithmetic

G1L693Q = DFFEAS(G1L262, GLOBAL(LB1__clk0), VCC, , G1L655, , , , );

--G1L263 is Sdram_Control_4Port:u6|add~2948 at LC_X23_Y8_N9
--operation mode is arithmetic

G1L263 = CARRY(G1L694Q & !G1L261);


--G1L264 is Sdram_Control_4Port:u6|add~2951 at LC_X23_Y7_N0
--operation mode is arithmetic

G1L264_carry_eqn = G1L263;
G1L264 = G1L699Q $ G1L264_carry_eqn;

--G1L698Q is Sdram_Control_4Port:u6|rWR2_ADDR[15]~1742 at LC_X23_Y7_N0
--operation mode is arithmetic

G1L698Q = DFFEAS(G1L264, GLOBAL(LB1__clk0), VCC, , G1L655, , , , );

--G1L265 is Sdram_Control_4Port:u6|add~2953 at LC_X23_Y7_N0
--operation mode is arithmetic

G1L265_cout_0 = !G1L263 # !G1L699Q;
G1L265 = CARRY(G1L265_cout_0);

--G1L266 is Sdram_Control_4Port:u6|add~2953COUT1_3023 at LC_X23_Y7_N0
--operation mode is arithmetic

G1L266_cout_1 = !G1L263 # !G1L699Q;
G1L266 = CARRY(G1L266_cout_1);


--G1L267 is Sdram_Control_4Port:u6|add~2956 at LC_X23_Y7_N1
--operation mode is arithmetic

G1L267_carry_eqn = (!G1L263 & G1L265) # (G1L263 & G1L266);
G1L267 = G1L704Q $ !G1L267_carry_eqn;

--G1L703Q is Sdram_Control_4Port:u6|rWR2_ADDR[16]~1740 at LC_X23_Y7_N1
--operation mode is arithmetic

G1L703Q = DFFEAS(G1L267, GLOBAL(LB1__clk0), VCC, , G1L655, , , , );

--G1L268 is Sdram_Control_4Port:u6|add~2958 at LC_X23_Y7_N1
--operation mode is arithmetic

G1L268_cout_0 = G1L704Q & !G1L265;
G1L268 = CARRY(G1L268_cout_0);

--G1L269 is Sdram_Control_4Port:u6|add~2958COUT1_3025 at LC_X23_Y7_N1
--operation mode is arithmetic

G1L269_cout_1 = G1L704Q & !G1L266;
G1L269 = CARRY(G1L269_cout_1);


--G1L270 is Sdram_Control_4Port:u6|add~2961 at LC_X23_Y7_N2
--operation mode is arithmetic

G1L270_carry_eqn = (!G1L263 & G1L268) # (G1L263 & G1L269);
G1L270 = G1L709Q $ G1L270_carry_eqn;

--G1L708Q is Sdram_Control_4Port:u6|rWR2_ADDR[17]~1738 at LC_X23_Y7_N2
--operation mode is arithmetic

G1L708Q = DFFEAS(G1L270, GLOBAL(LB1__clk0), VCC, , G1L655, , , , );

--G1L271 is Sdram_Control_4Port:u6|add~2963 at LC_X23_Y7_N2
--operation mode is arithmetic

G1L271_cout_0 = !G1L268 # !G1L709Q;
G1L271 = CARRY(G1L271_cout_0);

--G1L272 is Sdram_Control_4Port:u6|add~2963COUT1_3027 at LC_X23_Y7_N2
--operation mode is arithmetic

G1L272_cout_1 = !G1L269 # !G1L709Q;
G1L272 = CARRY(G1L272_cout_1);


--G1L273 is Sdram_Control_4Port:u6|add~2966 at LC_X23_Y7_N3
--operation mode is arithmetic

G1L273_carry_eqn = (!G1L263 & G1L271) # (G1L263 & G1L272);
G1L273 = G1L714Q $ !G1L273_carry_eqn;

--G1L713Q is Sdram_Control_4Port:u6|rWR2_ADDR[18]~1736 at LC_X23_Y7_N3
--operation mode is arithmetic

G1L713Q = DFFEAS(G1L273, GLOBAL(LB1__clk0), VCC, , G1L655, , , , );

--G1L274 is Sdram_Control_4Port:u6|add~2968 at LC_X23_Y7_N3
--operation mode is arithmetic

G1L274_cout_0 = G1L714Q & !G1L271;
G1L274 = CARRY(G1L274_cout_0);

--G1L275 is Sdram_Control_4Port:u6|add~2968COUT1_3029 at LC_X23_Y7_N3
--operation mode is arithmetic

G1L275_cout_1 = G1L714Q & !G1L272;
G1L275 = CARRY(G1L275_cout_1);


--G1L276 is Sdram_Control_4Port:u6|add~2971 at LC_X23_Y7_N4
--operation mode is arithmetic

G1L276_carry_eqn = (!G1L263 & G1L274) # (G1L263 & G1L275);
G1L276 = G1L719Q $ G1L276_carry_eqn;

--G1L718Q is Sdram_Control_4Port:u6|rWR2_ADDR[19]~1734 at LC_X23_Y7_N4
--operation mode is arithmetic

G1L718Q = DFFEAS(G1L276, GLOBAL(LB1__clk0), VCC, , G1L655, , , , );

--G1L277 is Sdram_Control_4Port:u6|add~2973 at LC_X23_Y7_N4
--operation mode is arithmetic

G1L277 = CARRY(!G1L275 # !G1L719Q);


--DB2_safe_q[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[8] at LC_X11_Y10_N8
--operation mode is normal

DB2_safe_q[8]_carry_eqn = (!DB2L14 & DB2L24) # (DB2L14 & DB2L25);
DB2_safe_q[8]_lut_out = DB2_safe_q[8] $ (!DB2_safe_q[8]_carry_eqn & W1_valid_wreq);
DB2_safe_q[8] = DFFEAS(DB2_safe_q[8]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--X6_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[8] at LC_X9_Y11_N4
--operation mode is normal

X6_dffe5a[8]_lut_out = JB1_dffe13a[8];
X6_dffe5a[8] = DFFEAS(X6_dffe5a[8]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--DB2_safe_q[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[2] at LC_X11_Y10_N2
--operation mode is arithmetic

DB2_safe_q[2]_lut_out = DB2_safe_q[2] $ (W1_valid_wreq & !DB2L5);
DB2_safe_q[2] = DFFEAS(DB2_safe_q[2]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--DB2L8 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella2~COUT at LC_X11_Y10_N2
--operation mode is arithmetic

DB2L8_cout_0 = DB2_safe_q[2] & (!DB2L5);
DB2L8 = CARRY(DB2L8_cout_0);

--DB2L9 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella2~COUTCOUT1_4 at LC_X11_Y10_N2
--operation mode is arithmetic

DB2L9_cout_1 = DB2_safe_q[2] & (!DB2L6);
DB2L9 = CARRY(DB2L9_cout_1);


--X6_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[2] at LC_X10_Y11_N7
--operation mode is normal

X6_dffe5a[2]_lut_out = BB2_xor2;
X6_dffe5a[2] = DFFEAS(X6_dffe5a[2]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--DB2_safe_q[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[3] at LC_X11_Y10_N3
--operation mode is arithmetic

DB2_safe_q[3]_lut_out = DB2_safe_q[3] $ (W1_valid_wreq & DB2L8);
DB2_safe_q[3] = DFFEAS(DB2_safe_q[3]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--DB2L11 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella3~COUT at LC_X11_Y10_N3
--operation mode is arithmetic

DB2L11_cout_0 = !DB2L8 # !DB2_safe_q[3];
DB2L11 = CARRY(DB2L11_cout_0);

--DB2L12 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella3~COUTCOUT1_2 at LC_X11_Y10_N3
--operation mode is arithmetic

DB2L12_cout_1 = !DB2L9 # !DB2_safe_q[3];
DB2L12 = CARRY(DB2L12_cout_1);


--X6_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[3] at LC_X10_Y11_N8
--operation mode is normal

X6_dffe5a[3]_lut_out = JB1_dffe13a[3] $ JB1_dffe13a[4] $ BB2_xor5;
X6_dffe5a[3] = DFFEAS(X6_dffe5a[3]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--DB2_safe_q[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[0] at LC_X11_Y10_N0
--operation mode is arithmetic

DB2_safe_q[0]_lut_out = W1_valid_wreq $ DB2_safe_q[0];
DB2_safe_q[0] = DFFEAS(DB2_safe_q[0]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--DB2L2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella0~COUT at LC_X11_Y10_N0
--operation mode is arithmetic

DB2L2_cout_0 = DB2_safe_q[0];
DB2L2 = CARRY(DB2L2_cout_0);

--DB2L3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella0~COUTCOUT1_5 at LC_X11_Y10_N0
--operation mode is arithmetic

DB2L3_cout_1 = DB2_safe_q[0];
DB2L3 = CARRY(DB2L3_cout_1);


--X6_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[0] at LC_X10_Y11_N1
--operation mode is normal

X6_dffe5a[0]_lut_out = JB1_dffe13a[1] $ BB2_xor2 $ (JB1_dffe13a[0]);
X6_dffe5a[0] = DFFEAS(X6_dffe5a[0]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--DB2_safe_q[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[1] at LC_X11_Y10_N1
--operation mode is arithmetic

DB2_safe_q[1]_lut_out = DB2_safe_q[1] $ (W1_valid_wreq & DB2L2);
DB2_safe_q[1] = DFFEAS(DB2_safe_q[1]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--DB2L5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella1~COUT at LC_X11_Y10_N1
--operation mode is arithmetic

DB2L5_cout_0 = !DB2L2 # !DB2_safe_q[1];
DB2L5 = CARRY(DB2L5_cout_0);

--DB2L6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella1~COUTCOUT1_4 at LC_X11_Y10_N1
--operation mode is arithmetic

DB2L6_cout_1 = !DB2L3 # !DB2_safe_q[1];
DB2L6 = CARRY(DB2L6_cout_1);


--X6_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[1] at LC_X10_Y10_N9
--operation mode is normal

X6_dffe5a[1]_lut_out = JB1_dffe13a[1] $ BB2_xor2;
X6_dffe5a[1] = DFFEAS(X6_dffe5a[1]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--DB2_safe_q[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[4] at LC_X11_Y10_N4
--operation mode is arithmetic

DB2_safe_q[4]_lut_out = DB2_safe_q[4] $ (W1_valid_wreq & !DB2L11);
DB2_safe_q[4] = DFFEAS(DB2_safe_q[4]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--DB2L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella4~COUT at LC_X11_Y10_N4
--operation mode is arithmetic

DB2L14 = DB2L15;


--X6_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[4] at LC_X10_Y11_N6
--operation mode is normal

X6_dffe5a[4]_lut_out = JB1_dffe13a[4] $ BB2_xor5;
X6_dffe5a[4] = DFFEAS(X6_dffe5a[4]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--DB2_safe_q[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[5] at LC_X11_Y10_N5
--operation mode is arithmetic

DB2_safe_q[5]_carry_eqn = (!DB2L14 & GND) # (DB2L14 & VCC);
DB2_safe_q[5]_lut_out = DB2_safe_q[5] $ (W1_valid_wreq & DB2_safe_q[5]_carry_eqn);
DB2_safe_q[5] = DFFEAS(DB2_safe_q[5]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--DB2L18 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella5~COUT at LC_X11_Y10_N5
--operation mode is arithmetic

DB2L18_cout_0 = !DB2L14 # !DB2_safe_q[5];
DB2L18 = CARRY(DB2L18_cout_0);

--DB2L19 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella5~COUTCOUT1_4 at LC_X11_Y10_N5
--operation mode is arithmetic

DB2L19_cout_1 = !DB2L14 # !DB2_safe_q[5];
DB2L19 = CARRY(DB2L19_cout_1);


--X6_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[5] at LC_X8_Y10_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X6_dffe5a[5]_lut_out = GND;
X6_dffe5a[5] = DFFEAS(X6_dffe5a[5]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , BB2_xor5, , , VCC);


--DB2_safe_q[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[6] at LC_X11_Y10_N6
--operation mode is arithmetic

DB2_safe_q[6]_carry_eqn = (!DB2L14 & DB2L18) # (DB2L14 & DB2L19);
DB2_safe_q[6]_lut_out = DB2_safe_q[6] $ (W1_valid_wreq & !DB2_safe_q[6]_carry_eqn);
DB2_safe_q[6] = DFFEAS(DB2_safe_q[6]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--DB2L21 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella6~COUT at LC_X11_Y10_N6
--operation mode is arithmetic

DB2L21_cout_0 = DB2_safe_q[6] & (!DB2L18);
DB2L21 = CARRY(DB2L21_cout_0);

--DB2L22 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella6~COUTCOUT1_4 at LC_X11_Y10_N6
--operation mode is arithmetic

DB2L22_cout_1 = DB2_safe_q[6] & (!DB2L19);
DB2L22 = CARRY(DB2L22_cout_1);


--X6_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[6] at LC_X9_Y11_N2
--operation mode is normal

X6_dffe5a[6]_lut_out = JB1_dffe13a[8] $ JB1_dffe13a[6] $ JB1_dffe13a[7];
X6_dffe5a[6] = DFFEAS(X6_dffe5a[6]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--DB2_safe_q[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[7] at LC_X11_Y10_N7
--operation mode is arithmetic

DB2_safe_q[7]_carry_eqn = (!DB2L14 & DB2L21) # (DB2L14 & DB2L22);
DB2_safe_q[7]_lut_out = DB2_safe_q[7] $ (W1_valid_wreq & DB2_safe_q[7]_carry_eqn);
DB2_safe_q[7] = DFFEAS(DB2_safe_q[7]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--DB2L24 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella7~COUT at LC_X11_Y10_N7
--operation mode is arithmetic

DB2L24_cout_0 = !DB2L21 # !DB2_safe_q[7];
DB2L24 = CARRY(DB2L24_cout_0);

--DB2L25 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella7~COUTCOUT1_4 at LC_X11_Y10_N7
--operation mode is arithmetic

DB2L25_cout_1 = !DB2L22 # !DB2_safe_q[7];
DB2L25 = CARRY(DB2L25_cout_1);


--X6_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[7] at LC_X9_Y11_N5
--operation mode is normal

X6_dffe5a[7]_lut_out = JB1_dffe13a[8] $ (JB1_dffe13a[7]);
X6_dffe5a[7] = DFFEAS(X6_dffe5a[7]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--DB1_safe_q[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[0] at LC_X10_Y12_N0
--operation mode is arithmetic

DB1_safe_q[0]_lut_out = W1L1 $ DB1_safe_q[0];
DB1_safe_q[0] = DFFEAS(DB1_safe_q[0]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--DB1L2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella0~COUT at LC_X10_Y12_N0
--operation mode is arithmetic

DB1L2_cout_0 = DB1_safe_q[0];
DB1L2 = CARRY(DB1L2_cout_0);

--DB1L3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella0~COUTCOUT1_6 at LC_X10_Y12_N0
--operation mode is arithmetic

DB1L3_cout_1 = DB1_safe_q[0];
DB1L3 = CARRY(DB1L3_cout_1);


--X3_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[0] at LC_X11_Y12_N9
--operation mode is normal

X3_dffe5a[0]_lut_out = HB1_dffe9a[0] $ (BB1_xor2 $ HB1_dffe9a[1]);
X3_dffe5a[0] = DFFEAS(X3_dffe5a[0]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--DB1_safe_q[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[1] at LC_X10_Y12_N1
--operation mode is arithmetic

DB1_safe_q[1]_lut_out = DB1_safe_q[1] $ (W1L1 & DB1L2);
DB1_safe_q[1] = DFFEAS(DB1_safe_q[1]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--DB1L5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella1~COUT at LC_X10_Y12_N1
--operation mode is arithmetic

DB1L5_cout_0 = !DB1L2 # !DB1_safe_q[1];
DB1L5 = CARRY(DB1L5_cout_0);

--DB1L6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella1~COUTCOUT1_6 at LC_X10_Y12_N1
--operation mode is arithmetic

DB1L6_cout_1 = !DB1L3 # !DB1_safe_q[1];
DB1L6 = CARRY(DB1L6_cout_1);


--X3_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[1] at LC_X11_Y13_N7
--operation mode is normal

X3_dffe5a[1]_lut_out = BB1_xor2 $ (HB1_dffe9a[1]);
X3_dffe5a[1] = DFFEAS(X3_dffe5a[1]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--DB1_safe_q[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[2] at LC_X10_Y12_N2
--operation mode is arithmetic

DB1_safe_q[2]_lut_out = DB1_safe_q[2] $ (W1L1 & !DB1L5);
DB1_safe_q[2] = DFFEAS(DB1_safe_q[2]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--DB1L8 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella2~COUT at LC_X10_Y12_N2
--operation mode is arithmetic

DB1L8_cout_0 = DB1_safe_q[2] & (!DB1L5);
DB1L8 = CARRY(DB1L8_cout_0);

--DB1L9 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella2~COUTCOUT1_6 at LC_X10_Y12_N2
--operation mode is arithmetic

DB1L9_cout_1 = DB1_safe_q[2] & (!DB1L6);
DB1L9 = CARRY(DB1L9_cout_1);


--X3_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[2] at LC_X11_Y13_N9
--operation mode is normal

X3_dffe5a[2]_lut_out = BB1_xor2;
X3_dffe5a[2] = DFFEAS(X3_dffe5a[2]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--DB1_safe_q[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[3] at LC_X10_Y12_N3
--operation mode is arithmetic

DB1_safe_q[3]_lut_out = DB1_safe_q[3] $ (W1L1 & DB1L8);
DB1_safe_q[3] = DFFEAS(DB1_safe_q[3]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--DB1L11 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella3~COUT at LC_X10_Y12_N3
--operation mode is arithmetic

DB1L11_cout_0 = !DB1L8 # !DB1_safe_q[3];
DB1L11 = CARRY(DB1L11_cout_0);

--DB1L12 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella3~COUTCOUT1_4 at LC_X10_Y12_N3
--operation mode is arithmetic

DB1L12_cout_1 = !DB1L9 # !DB1_safe_q[3];
DB1L12 = CARRY(DB1L12_cout_1);


--X3_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[3] at LC_X11_Y13_N3
--operation mode is normal

X3_dffe5a[3]_lut_out = HB1_dffe9a[4] $ BB1_xor5 $ HB1_dffe9a[3];
X3_dffe5a[3] = DFFEAS(X3_dffe5a[3]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--DB1_safe_q[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[4] at LC_X10_Y12_N4
--operation mode is arithmetic

DB1_safe_q[4]_lut_out = DB1_safe_q[4] $ (W1L1 & !DB1L11);
DB1_safe_q[4] = DFFEAS(DB1_safe_q[4]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--DB1L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella4~COUT at LC_X10_Y12_N4
--operation mode is arithmetic

DB1L14 = DB1L15;


--X3_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[4] at LC_X11_Y13_N0
--operation mode is normal

X3_dffe5a[4]_lut_out = HB1_dffe9a[4] $ BB1_xor5;
X3_dffe5a[4] = DFFEAS(X3_dffe5a[4]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--DB1_safe_q[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[5] at LC_X10_Y12_N5
--operation mode is arithmetic

DB1_safe_q[5]_carry_eqn = (!DB1L14 & GND) # (DB1L14 & VCC);
DB1_safe_q[5]_lut_out = DB1_safe_q[5] $ (W1L1 & DB1_safe_q[5]_carry_eqn);
DB1_safe_q[5] = DFFEAS(DB1_safe_q[5]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--DB1L18 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella5~COUT at LC_X10_Y12_N5
--operation mode is arithmetic

DB1L18_cout_0 = !DB1L14 # !DB1_safe_q[5];
DB1L18 = CARRY(DB1L18_cout_0);

--DB1L19 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella5~COUTCOUT1_6 at LC_X10_Y12_N5
--operation mode is arithmetic

DB1L19_cout_1 = !DB1L14 # !DB1_safe_q[5];
DB1L19 = CARRY(DB1L19_cout_1);


--X3_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[5] at LC_X11_Y15_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X3_dffe5a[5]_lut_out = GND;
X3_dffe5a[5] = DFFEAS(X3_dffe5a[5]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , BB1_xor5, , , VCC);


--DB1_safe_q[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[6] at LC_X10_Y12_N6
--operation mode is arithmetic

DB1_safe_q[6]_carry_eqn = (!DB1L14 & DB1L18) # (DB1L14 & DB1L19);
DB1_safe_q[6]_lut_out = DB1_safe_q[6] $ (W1L1 & !DB1_safe_q[6]_carry_eqn);
DB1_safe_q[6] = DFFEAS(DB1_safe_q[6]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--DB1L21 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella6~COUT at LC_X10_Y12_N6
--operation mode is arithmetic

DB1L21_cout_0 = DB1_safe_q[6] & !DB1L18;
DB1L21 = CARRY(DB1L21_cout_0);

--DB1L22 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella6~COUTCOUT1_6 at LC_X10_Y12_N6
--operation mode is arithmetic

DB1L22_cout_1 = DB1_safe_q[6] & !DB1L19;
DB1L22 = CARRY(DB1L22_cout_1);


--X3_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[6] at LC_X11_Y13_N5
--operation mode is normal

X3_dffe5a[6]_lut_out = HB1_dffe9a[7] $ (HB1_dffe9a[8] $ HB1_dffe9a[6]);
X3_dffe5a[6] = DFFEAS(X3_dffe5a[6]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--E1_oDVAL is CCD_Capture:u3|oDVAL at LC_X21_Y16_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

E1_mCCD_LVAL_qfbk = E1_mCCD_LVAL;
E1_oDVAL = E1_mCCD_LVAL_qfbk & E1_mCCD_FVAL;

--E1_mCCD_LVAL is CCD_Capture:u3|mCCD_LVAL at LC_X21_Y16_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

E1_mCCD_LVAL = DFFEAS(E1_oDVAL, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , rCCD_LVAL, , , VCC);


--P1_safe_q[0] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[0] at LC_X16_Y5_N4
--operation mode is arithmetic

P1_safe_q[0]_lut_out = !P1_safe_q[0];
P1_safe_q[0] = DFFEAS(P1_safe_q[0]_lut_out, GLOBAL(CCD_PIXCLK), VCC, , E1_oDVAL, ~GND, , , P1_modulus_trigger);

--P1L6 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|counter_cella0~COUT at LC_X16_Y5_N4
--operation mode is arithmetic

P1L6 = CARRY(P1_safe_q[0]);


--P1_safe_q[1] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[1] at LC_X16_Y5_N5
--operation mode is arithmetic

P1_safe_q[1]_carry_eqn = P1L6;
P1_safe_q[1]_lut_out = P1_safe_q[1] $ P1_safe_q[1]_carry_eqn;
P1_safe_q[1] = DFFEAS(P1_safe_q[1]_lut_out, GLOBAL(CCD_PIXCLK), VCC, , E1_oDVAL, ~GND, , , P1_modulus_trigger);

--P1L8 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|counter_cella1~COUT at LC_X16_Y5_N5
--operation mode is arithmetic

P1L8_cout_0 = !P1L6 # !P1_safe_q[1];
P1L8 = CARRY(P1L8_cout_0);

--P1L9 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|counter_cella1~COUTCOUT1_4 at LC_X16_Y5_N5
--operation mode is arithmetic

P1L9_cout_1 = !P1L6 # !P1_safe_q[1];
P1L9 = CARRY(P1L9_cout_1);


--P1_safe_q[2] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[2] at LC_X16_Y5_N6
--operation mode is arithmetic

P1_safe_q[2]_carry_eqn = (!P1L6 & P1L8) # (P1L6 & P1L9);
P1_safe_q[2]_lut_out = P1_safe_q[2] $ (!P1_safe_q[2]_carry_eqn);
P1_safe_q[2] = DFFEAS(P1_safe_q[2]_lut_out, GLOBAL(CCD_PIXCLK), VCC, , E1_oDVAL, ~GND, , , P1_modulus_trigger);

--P1L11 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|counter_cella2~COUT at LC_X16_Y5_N6
--operation mode is arithmetic

P1L11_cout_0 = P1_safe_q[2] & (!P1L8);
P1L11 = CARRY(P1L11_cout_0);

--P1L12 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|counter_cella2~COUTCOUT1_4 at LC_X16_Y5_N6
--operation mode is arithmetic

P1L12_cout_1 = P1_safe_q[2] & (!P1L9);
P1L12 = CARRY(P1L12_cout_1);


--P1_safe_q[3] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[3] at LC_X16_Y5_N7
--operation mode is arithmetic

P1_safe_q[3]_carry_eqn = (!P1L6 & P1L11) # (P1L6 & P1L12);
P1_safe_q[3]_lut_out = P1_safe_q[3] $ (P1_safe_q[3]_carry_eqn);
P1_safe_q[3] = DFFEAS(P1_safe_q[3]_lut_out, GLOBAL(CCD_PIXCLK), VCC, , E1_oDVAL, ~GND, , , P1_modulus_trigger);

--P1L14 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|counter_cella3~COUT at LC_X16_Y5_N7
--operation mode is arithmetic

P1L14_cout_0 = !P1L11 # !P1_safe_q[3];
P1L14 = CARRY(P1L14_cout_0);

--P1L15 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|counter_cella3~COUTCOUT1_4 at LC_X16_Y5_N7
--operation mode is arithmetic

P1L15_cout_1 = !P1L12 # !P1_safe_q[3];
P1L15 = CARRY(P1L15_cout_1);


--P1_safe_q[4] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[4] at LC_X16_Y5_N8
--operation mode is arithmetic

P1_safe_q[4]_carry_eqn = (!P1L6 & P1L14) # (P1L6 & P1L15);
P1_safe_q[4]_lut_out = P1_safe_q[4] $ !P1_safe_q[4]_carry_eqn;
P1_safe_q[4] = DFFEAS(P1_safe_q[4]_lut_out, GLOBAL(CCD_PIXCLK), VCC, , E1_oDVAL, ~GND, , , P1_modulus_trigger);

--P1L17 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|counter_cella4~COUT at LC_X16_Y5_N8
--operation mode is arithmetic

P1L17_cout_0 = P1_safe_q[4] & !P1L14;
P1L17 = CARRY(P1L17_cout_0);

--P1L18 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|counter_cella4~COUTCOUT1_4 at LC_X16_Y5_N8
--operation mode is arithmetic

P1L18_cout_1 = P1_safe_q[4] & !P1L15;
P1L18 = CARRY(P1L18_cout_1);


--P1_safe_q[5] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[5] at LC_X16_Y5_N9
--operation mode is arithmetic

P1_safe_q[5]_carry_eqn = (!P1L6 & P1L17) # (P1L6 & P1L18);
P1_safe_q[5]_lut_out = P1_safe_q[5] $ (P1_safe_q[5]_carry_eqn);
P1_safe_q[5] = DFFEAS(P1_safe_q[5]_lut_out, GLOBAL(CCD_PIXCLK), VCC, , E1_oDVAL, ~GND, , , P1_modulus_trigger);

--P1L20 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|counter_cella5~COUT at LC_X16_Y5_N9
--operation mode is arithmetic

P1L20 = CARRY(!P1L18 # !P1_safe_q[5]);


--P1_safe_q[6] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[6] at LC_X16_Y4_N0
--operation mode is arithmetic

P1_safe_q[6]_carry_eqn = P1L20;
P1_safe_q[6]_lut_out = P1_safe_q[6] $ !P1_safe_q[6]_carry_eqn;
P1_safe_q[6] = DFFEAS(P1_safe_q[6]_lut_out, GLOBAL(CCD_PIXCLK), VCC, , E1_oDVAL, ~GND, , , P1_modulus_trigger);

--P1L22 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|counter_cella6~COUT at LC_X16_Y4_N0
--operation mode is arithmetic

P1L22_cout_0 = P1_safe_q[6] & !P1L20;
P1L22 = CARRY(P1L22_cout_0);

--P1L23 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|counter_cella6~COUTCOUT1_4 at LC_X16_Y4_N0
--operation mode is arithmetic

P1L23_cout_1 = P1_safe_q[6] & !P1L20;
P1L23 = CARRY(P1L23_cout_1);


--P1_safe_q[7] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[7] at LC_X16_Y4_N1
--operation mode is arithmetic

P1_safe_q[7]_carry_eqn = (!P1L20 & P1L22) # (P1L20 & P1L23);
P1_safe_q[7]_lut_out = P1_safe_q[7] $ (P1_safe_q[7]_carry_eqn);
P1_safe_q[7] = DFFEAS(P1_safe_q[7]_lut_out, GLOBAL(CCD_PIXCLK), VCC, , E1_oDVAL, ~GND, , , P1_modulus_trigger);

--P1L25 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|counter_cella7~COUT at LC_X16_Y4_N1
--operation mode is arithmetic

P1L25_cout_0 = !P1L22 # !P1_safe_q[7];
P1L25 = CARRY(P1L25_cout_0);

--P1L26 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|counter_cella7~COUTCOUT1_4 at LC_X16_Y4_N1
--operation mode is arithmetic

P1L26_cout_1 = !P1L23 # !P1_safe_q[7];
P1L26 = CARRY(P1L26_cout_1);


--P1_safe_q[8] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[8] at LC_X16_Y4_N2
--operation mode is arithmetic

P1_safe_q[8]_carry_eqn = (!P1L20 & P1L25) # (P1L20 & P1L26);
P1_safe_q[8]_lut_out = P1_safe_q[8] $ (!P1_safe_q[8]_carry_eqn);
P1_safe_q[8] = DFFEAS(P1_safe_q[8]_lut_out, GLOBAL(CCD_PIXCLK), VCC, , E1_oDVAL, ~GND, , , P1_modulus_trigger);

--P1L28 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|counter_cella8~COUT at LC_X16_Y4_N2
--operation mode is arithmetic

P1L28_cout_0 = P1_safe_q[8] & (!P1L25);
P1L28 = CARRY(P1L28_cout_0);

--P1L29 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|counter_cella8~COUTCOUT1_4 at LC_X16_Y4_N2
--operation mode is arithmetic

P1L29_cout_1 = P1_safe_q[8] & (!P1L26);
P1L29 = CARRY(P1L29_cout_1);


--P1_safe_q[9] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[9] at LC_X16_Y4_N3
--operation mode is arithmetic

P1_safe_q[9]_carry_eqn = (!P1L20 & P1L28) # (P1L20 & P1L29);
P1_safe_q[9]_lut_out = P1_safe_q[9] $ P1_safe_q[9]_carry_eqn;
P1_safe_q[9] = DFFEAS(P1_safe_q[9]_lut_out, GLOBAL(CCD_PIXCLK), VCC, , E1_oDVAL, ~GND, , , P1_modulus_trigger);

--P1L31 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|counter_cella9~COUT at LC_X16_Y4_N3
--operation mode is arithmetic

P1L31_cout_0 = !P1L28 # !P1_safe_q[9];
P1L31 = CARRY(P1L31_cout_0);

--P1L32 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|counter_cella9~COUTCOUT1_4 at LC_X16_Y4_N3
--operation mode is arithmetic

P1L32_cout_1 = !P1L29 # !P1_safe_q[9];
P1L32 = CARRY(P1L32_cout_1);


--P1_safe_q[10] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[10] at LC_X16_Y4_N4
--operation mode is arithmetic

P1_safe_q[10]_carry_eqn = (!P1L20 & P1L31) # (P1L20 & P1L32);
P1_safe_q[10]_lut_out = P1_safe_q[10] $ !P1_safe_q[10]_carry_eqn;
P1_safe_q[10] = DFFEAS(P1_safe_q[10]_lut_out, GLOBAL(CCD_PIXCLK), VCC, , E1_oDVAL, ~GND, , , P1_modulus_trigger);

--P1L34 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|counter_cella10~COUT at LC_X16_Y4_N4
--operation mode is arithmetic

P1L34 = CARRY(P1_safe_q[10] & !P1L32);


--E1_mCCD_DATA[0] is CCD_Capture:u3|mCCD_DATA[0] at LC_X22_Y2_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

E1_mCCD_DATA[0]_lut_out = GND;
E1_mCCD_DATA[0] = DFFEAS(E1_mCCD_DATA[0]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , rCCD_DATA[0], , , VCC);


--DB4_safe_q[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[8] at LC_X25_Y5_N8
--operation mode is normal

DB4_safe_q[8]_carry_eqn = (!DB4L14 & DB4L24) # (DB4L14 & DB4L25);
DB4_safe_q[8]_lut_out = DB4_safe_q[8] $ (!DB4_safe_q[8]_carry_eqn & W2_valid_wreq);
DB4_safe_q[8] = DFFEAS(DB4_safe_q[8]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--X12_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[8] at LC_X25_Y6_N2
--operation mode is normal

X12_dffe5a[8]_lut_out = JB2_dffe13a[8];
X12_dffe5a[8] = DFFEAS(X12_dffe5a[8]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--DB4_safe_q[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[2] at LC_X25_Y5_N2
--operation mode is arithmetic

DB4_safe_q[2]_lut_out = DB4_safe_q[2] $ (W2_valid_wreq & !DB4L5);
DB4_safe_q[2] = DFFEAS(DB4_safe_q[2]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--DB4L8 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella2~COUT at LC_X25_Y5_N2
--operation mode is arithmetic

DB4L8_cout_0 = DB4_safe_q[2] & (!DB4L5);
DB4L8 = CARRY(DB4L8_cout_0);

--DB4L9 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella2~COUTCOUT1_4 at LC_X25_Y5_N2
--operation mode is arithmetic

DB4L9_cout_1 = DB4_safe_q[2] & (!DB4L6);
DB4L9 = CARRY(DB4L9_cout_1);


--X12_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[2] at LC_X24_Y6_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X12_dffe5a[2]_lut_out = GND;
X12_dffe5a[2] = DFFEAS(X12_dffe5a[2]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , BB4_xor2, , , VCC);


--DB4_safe_q[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[3] at LC_X25_Y5_N3
--operation mode is arithmetic

DB4_safe_q[3]_lut_out = DB4_safe_q[3] $ (W2_valid_wreq & DB4L8);
DB4_safe_q[3] = DFFEAS(DB4_safe_q[3]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--DB4L11 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella3~COUT at LC_X25_Y5_N3
--operation mode is arithmetic

DB4L11_cout_0 = !DB4L8 # !DB4_safe_q[3];
DB4L11 = CARRY(DB4L11_cout_0);

--DB4L12 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella3~COUTCOUT1_2 at LC_X25_Y5_N3
--operation mode is arithmetic

DB4L12_cout_1 = !DB4L9 # !DB4_safe_q[3];
DB4L12 = CARRY(DB4L12_cout_1);


--X12_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[3] at LC_X24_Y6_N0
--operation mode is normal

X12_dffe5a[3]_lut_out = BB4_xor5 $ JB2_dffe13a[3] $ JB2_dffe13a[4];
X12_dffe5a[3] = DFFEAS(X12_dffe5a[3]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--DB4_safe_q[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[0] at LC_X25_Y5_N0
--operation mode is arithmetic

DB4_safe_q[0]_lut_out = W2_valid_wreq $ DB4_safe_q[0];
DB4_safe_q[0] = DFFEAS(DB4_safe_q[0]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--DB4L2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella0~COUT at LC_X25_Y5_N0
--operation mode is arithmetic

DB4L2_cout_0 = DB4_safe_q[0];
DB4L2 = CARRY(DB4L2_cout_0);

--DB4L3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella0~COUTCOUT1_5 at LC_X25_Y5_N0
--operation mode is arithmetic

DB4L3_cout_1 = DB4_safe_q[0];
DB4L3 = CARRY(DB4L3_cout_1);


--X12_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[0] at LC_X24_Y6_N4
--operation mode is normal

X12_dffe5a[0]_lut_out = JB2_dffe13a[1] $ JB2_dffe13a[0] $ BB4_xor2;
X12_dffe5a[0] = DFFEAS(X12_dffe5a[0]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--DB4_safe_q[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[1] at LC_X25_Y5_N1
--operation mode is arithmetic

DB4_safe_q[1]_lut_out = DB4_safe_q[1] $ (W2_valid_wreq & DB4L2);
DB4_safe_q[1] = DFFEAS(DB4_safe_q[1]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--DB4L5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella1~COUT at LC_X25_Y5_N1
--operation mode is arithmetic

DB4L5_cout_0 = !DB4L2 # !DB4_safe_q[1];
DB4L5 = CARRY(DB4L5_cout_0);

--DB4L6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella1~COUTCOUT1_4 at LC_X25_Y5_N1
--operation mode is arithmetic

DB4L6_cout_1 = !DB4L3 # !DB4_safe_q[1];
DB4L6 = CARRY(DB4L6_cout_1);


--X12_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[1] at LC_X24_Y5_N9
--operation mode is normal

X12_dffe5a[1]_lut_out = BB4_xor2 $ (JB2_dffe13a[1]);
X12_dffe5a[1] = DFFEAS(X12_dffe5a[1]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--DB4_safe_q[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[4] at LC_X25_Y5_N4
--operation mode is arithmetic

DB4_safe_q[4]_lut_out = DB4_safe_q[4] $ (W2_valid_wreq & !DB4L11);
DB4_safe_q[4] = DFFEAS(DB4_safe_q[4]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--DB4L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella4~COUT at LC_X25_Y5_N4
--operation mode is arithmetic

DB4L14 = DB4L15;


--X12_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[4] at LC_X24_Y6_N6
--operation mode is normal

X12_dffe5a[4]_lut_out = BB4_xor5 $ (JB2_dffe13a[4]);
X12_dffe5a[4] = DFFEAS(X12_dffe5a[4]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--DB4_safe_q[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[5] at LC_X25_Y5_N5
--operation mode is arithmetic

DB4_safe_q[5]_carry_eqn = (!DB4L14 & GND) # (DB4L14 & VCC);
DB4_safe_q[5]_lut_out = DB4_safe_q[5] $ (W2_valid_wreq & DB4_safe_q[5]_carry_eqn);
DB4_safe_q[5] = DFFEAS(DB4_safe_q[5]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--DB4L18 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella5~COUT at LC_X25_Y5_N5
--operation mode is arithmetic

DB4L18_cout_0 = !DB4L14 # !DB4_safe_q[5];
DB4L18 = CARRY(DB4L18_cout_0);

--DB4L19 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella5~COUTCOUT1_4 at LC_X25_Y5_N5
--operation mode is arithmetic

DB4L19_cout_1 = !DB4L14 # !DB4_safe_q[5];
DB4L19 = CARRY(DB4L19_cout_1);


--X12_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[5] at LC_X25_Y4_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

X12_dffe5a[5]_lut_out = GND;
X12_dffe5a[5] = DFFEAS(X12_dffe5a[5]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , BB4_xor5, , , VCC);


--DB4_safe_q[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[6] at LC_X25_Y5_N6
--operation mode is arithmetic

DB4_safe_q[6]_carry_eqn = (!DB4L14 & DB4L18) # (DB4L14 & DB4L19);
DB4_safe_q[6]_lut_out = DB4_safe_q[6] $ (W2_valid_wreq & !DB4_safe_q[6]_carry_eqn);
DB4_safe_q[6] = DFFEAS(DB4_safe_q[6]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--DB4L21 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella6~COUT at LC_X25_Y5_N6
--operation mode is arithmetic

DB4L21_cout_0 = DB4_safe_q[6] & (!DB4L18);
DB4L21 = CARRY(DB4L21_cout_0);

--DB4L22 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella6~COUTCOUT1_4 at LC_X25_Y5_N6
--operation mode is arithmetic

DB4L22_cout_1 = DB4_safe_q[6] & (!DB4L19);
DB4L22 = CARRY(DB4L22_cout_1);


--X12_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[6] at LC_X25_Y6_N4
--operation mode is normal

X12_dffe5a[6]_lut_out = JB2_dffe13a[7] $ JB2_dffe13a[8] $ JB2_dffe13a[6];
X12_dffe5a[6] = DFFEAS(X12_dffe5a[6]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--DB4_safe_q[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[7] at LC_X25_Y5_N7
--operation mode is arithmetic

DB4_safe_q[7]_carry_eqn = (!DB4L14 & DB4L21) # (DB4L14 & DB4L22);
DB4_safe_q[7]_lut_out = DB4_safe_q[7] $ (W2_valid_wreq & DB4_safe_q[7]_carry_eqn);
DB4_safe_q[7] = DFFEAS(DB4_safe_q[7]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );

--DB4L24 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella7~COUT at LC_X25_Y5_N7
--operation mode is arithmetic

DB4L24_cout_0 = !DB4L21 # !DB4_safe_q[7];
DB4L24 = CARRY(DB4L24_cout_0);

--DB4L25 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella7~COUTCOUT1_4 at LC_X25_Y5_N7
--operation mode is arithmetic

DB4L25_cout_1 = !DB4L22 # !DB4_safe_q[7];
DB4L25 = CARRY(DB4L25_cout_1);


--X12_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[7] at LC_X25_Y6_N1
--operation mode is normal

X12_dffe5a[7]_lut_out = JB2_dffe13a[8] $ JB2_dffe13a[7];
X12_dffe5a[7] = DFFEAS(X12_dffe5a[7]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--DB3_safe_q[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[0] at LC_X20_Y5_N0
--operation mode is arithmetic

DB3_safe_q[0]_lut_out = W2L1 $ DB3_safe_q[0];
DB3_safe_q[0] = DFFEAS(DB3_safe_q[0]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--DB3L2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella0~COUT at LC_X20_Y5_N0
--operation mode is arithmetic

DB3L2_cout_0 = DB3_safe_q[0];
DB3L2 = CARRY(DB3L2_cout_0);

--DB3L3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella0~COUTCOUT1_6 at LC_X20_Y5_N0
--operation mode is arithmetic

DB3L3_cout_1 = DB3_safe_q[0];
DB3L3 = CARRY(DB3L3_cout_1);


--X9_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[0] at LC_X20_Y6_N9
--operation mode is normal

X9_dffe5a[0]_lut_out = HB2_dffe9a[1] $ BB3_xor2 $ HB2_dffe9a[0];
X9_dffe5a[0] = DFFEAS(X9_dffe5a[0]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--DB3_safe_q[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[1] at LC_X20_Y5_N1
--operation mode is arithmetic

DB3_safe_q[1]_lut_out = DB3_safe_q[1] $ (W2L1 & DB3L2);
DB3_safe_q[1] = DFFEAS(DB3_safe_q[1]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--DB3L5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella1~COUT at LC_X20_Y5_N1
--operation mode is arithmetic

DB3L5_cout_0 = !DB3L2 # !DB3_safe_q[1];
DB3L5 = CARRY(DB3L5_cout_0);

--DB3L6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella1~COUTCOUT1_6 at LC_X20_Y5_N1
--operation mode is arithmetic

DB3L6_cout_1 = !DB3L3 # !DB3_safe_q[1];
DB3L6 = CARRY(DB3L6_cout_1);


--X9_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[1] at LC_X20_Y7_N0
--operation mode is normal

X9_dffe5a[1]_lut_out = HB2_dffe9a[1] $ (BB3_xor2);
X9_dffe5a[1] = DFFEAS(X9_dffe5a[1]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--DB3_safe_q[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[2] at LC_X20_Y5_N2
--operation mode is arithmetic

DB3_safe_q[2]_lut_out = DB3_safe_q[2] $ (W2L1 & !DB3L5);
DB3_safe_q[2] = DFFEAS(DB3_safe_q[2]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--DB3L8 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella2~COUT at LC_X20_Y5_N2
--operation mode is arithmetic

DB3L8_cout_0 = DB3_safe_q[2] & !DB3L5;
DB3L8 = CARRY(DB3L8_cout_0);

--DB3L9 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella2~COUTCOUT1_6 at LC_X20_Y5_N2
--operation mode is arithmetic

DB3L9_cout_1 = DB3_safe_q[2] & !DB3L6;
DB3L9 = CARRY(DB3L9_cout_1);


--X9_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[2] at LC_X20_Y7_N8
--operation mode is normal

X9_dffe5a[2]_lut_out = BB3_xor2;
X9_dffe5a[2] = DFFEAS(X9_dffe5a[2]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--DB3_safe_q[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[3] at LC_X20_Y5_N3
--operation mode is arithmetic

DB3_safe_q[3]_lut_out = DB3_safe_q[3] $ (W2L1 & DB3L8);
DB3_safe_q[3] = DFFEAS(DB3_safe_q[3]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--DB3L11 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella3~COUT at LC_X20_Y5_N3
--operation mode is arithmetic

DB3L11_cout_0 = !DB3L8 # !DB3_safe_q[3];
DB3L11 = CARRY(DB3L11_cout_0);

--DB3L12 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella3~COUTCOUT1_4 at LC_X20_Y5_N3
--operation mode is arithmetic

DB3L12_cout_1 = !DB3L9 # !DB3_safe_q[3];
DB3L12 = CARRY(DB3L12_cout_1);


--X9_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[3] at LC_X20_Y7_N4
--operation mode is normal

X9_dffe5a[3]_lut_out = BB3_xor5 $ (HB2_dffe9a[4] $ HB2_dffe9a[3]);
X9_dffe5a[3] = DFFEAS(X9_dffe5a[3]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--DB3_safe_q[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[4] at LC_X20_Y5_N4
--operation mode is arithmetic

DB3_safe_q[4]_lut_out = DB3_safe_q[4] $ (W2L1 & !DB3L11);
DB3_safe_q[4] = DFFEAS(DB3_safe_q[4]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--DB3L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella4~COUT at LC_X20_Y5_N4
--operation mode is arithmetic

DB3L14 = DB3L15;


--X9_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[4] at LC_X20_Y7_N1
--operation mode is normal

X9_dffe5a[4]_lut_out = BB3_xor5 $ (HB2_dffe9a[4]);
X9_dffe5a[4] = DFFEAS(X9_dffe5a[4]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--DB3_safe_q[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[5] at LC_X20_Y5_N5
--operation mode is arithmetic

DB3_safe_q[5]_carry_eqn = (!DB3L14 & GND) # (DB3L14 & VCC);
DB3_safe_q[5]_lut_out = DB3_safe_q[5] $ (W2L1 & DB3_safe_q[5]_carry_eqn);
DB3_safe_q[5] = DFFEAS(DB3_safe_q[5]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--DB3L18 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella5~COUT at LC_X20_Y5_N5
--operation mode is arithmetic

DB3L18_cout_0 = !DB3L14 # !DB3_safe_q[5];
DB3L18 = CARRY(DB3L18_cout_0);

--DB3L19 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella5~COUTCOUT1_6 at LC_X20_Y5_N5
--operation mode is arithmetic

DB3L19_cout_1 = !DB3L14 # !DB3_safe_q[5];
DB3L19 = CARRY(DB3L19_cout_1);


--X9_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[5] at LC_X21_Y4_N2
--operation mode is normal

X9_dffe5a[5]_lut_out = BB3_xor5;
X9_dffe5a[5] = DFFEAS(X9_dffe5a[5]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--DB3_safe_q[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[6] at LC_X20_Y5_N6
--operation mode is arithmetic

DB3_safe_q[6]_carry_eqn = (!DB3L14 & DB3L18) # (DB3L14 & DB3L19);
DB3_safe_q[6]_lut_out = DB3_safe_q[6] $ (W2L1 & !DB3_safe_q[6]_carry_eqn);
DB3_safe_q[6] = DFFEAS(DB3_safe_q[6]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );

--DB3L21 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella6~COUT at LC_X20_Y5_N6
--operation mode is arithmetic

DB3L21_cout_0 = DB3_safe_q[6] & !DB3L18;
DB3L21 = CARRY(DB3L21_cout_0);

--DB3L22 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella6~COUTCOUT1_6 at LC_X20_Y5_N6
--operation mode is arithmetic

DB3L22_cout_1 = DB3_safe_q[6] & !DB3L19;
DB3L22 = CARRY(DB3L22_cout_1);


--X9_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[6] at LC_X20_Y7_N6
--operation mode is normal

X9_dffe5a[6]_lut_out = HB2_dffe9a[7] $ HB2_dffe9a[6] $ HB2_dffe9a[8];
X9_dffe5a[6] = DFFEAS(X9_dffe5a[6]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--E1_mCCD_DATA[1] is CCD_Capture:u3|mCCD_DATA[1] at LC_X21_Y1_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

E1_mCCD_DATA[1]_lut_out = GND;
E1_mCCD_DATA[1] = DFFEAS(E1_mCCD_DATA[1]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , rCCD_DATA[1], , , VCC);


--E1_mCCD_DATA[2] is CCD_Capture:u3|mCCD_DATA[2] at LC_X24_Y1_N2
--operation mode is normal

E1_mCCD_DATA[2]_lut_out = rCCD_DATA[2];
E1_mCCD_DATA[2] = DFFEAS(E1_mCCD_DATA[2]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );


--E1_mCCD_DATA[3] is CCD_Capture:u3|mCCD_DATA[3] at LC_X27_Y14_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

E1_mCCD_DATA[3]_lut_out = GND;
E1_mCCD_DATA[3] = DFFEAS(E1_mCCD_DATA[3]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , rCCD_DATA[3], , , VCC);


--E1_mCCD_DATA[4] is CCD_Capture:u3|mCCD_DATA[4] at LC_X28_Y3_N2
--operation mode is normal

E1_mCCD_DATA[4]_lut_out = rCCD_DATA[4];
E1_mCCD_DATA[4] = DFFEAS(E1_mCCD_DATA[4]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );


--E1_mCCD_DATA[5] is CCD_Capture:u3|mCCD_DATA[5] at LC_X27_Y5_N2
--operation mode is normal

E1_mCCD_DATA[5]_lut_out = rCCD_DATA[5];
E1_mCCD_DATA[5] = DFFEAS(E1_mCCD_DATA[5]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );


--E1_mCCD_DATA[6] is CCD_Capture:u3|mCCD_DATA[6] at LC_X24_Y15_N2
--operation mode is normal

E1_mCCD_DATA[6]_lut_out = rCCD_DATA[6];
E1_mCCD_DATA[6] = DFFEAS(E1_mCCD_DATA[6]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );


--E1_mCCD_DATA[7] is CCD_Capture:u3|mCCD_DATA[7] at LC_X24_Y2_N2
--operation mode is normal

E1_mCCD_DATA[7]_lut_out = rCCD_DATA[7];
E1_mCCD_DATA[7] = DFFEAS(E1_mCCD_DATA[7]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );


--E1_mCCD_DATA[8] is CCD_Capture:u3|mCCD_DATA[8] at LC_X13_Y9_N2
--operation mode is normal

E1_mCCD_DATA[8]_lut_out = rCCD_DATA[8];
E1_mCCD_DATA[8] = DFFEAS(E1_mCCD_DATA[8]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , , , , );


--E1_mCCD_DATA[9] is CCD_Capture:u3|mCCD_DATA[9] at LC_X22_Y1_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

E1_mCCD_DATA[9]_lut_out = GND;
E1_mCCD_DATA[9] = DFFEAS(E1_mCCD_DATA[9]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , rCCD_DATA[9], , , VCC);


--F1L19 is RAW2RGB:u4|add~1609 at LC_X19_Y15_N0
--operation mode is normal

F1L19 = E1_X_Cont[0] & (E1_Y_Cont[0] & (N1_q_b[10]) # !E1_Y_Cont[0] & N1_q_b[0]) # !E1_X_Cont[0] & (E1_Y_Cont[0] & N1_q_b[0] # !E1_Y_Cont[0] & (N1_q_b[10]));


--F1L20 is RAW2RGB:u4|add~1610 at LC_X19_Y15_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_1[0]_qfbk = F1_mDATAd_1[0];
F1L20 = E1_Y_Cont[0] & (E1_X_Cont[0] & (F1_mDATAd_1[0]_qfbk) # !E1_X_Cont[0] & F1_mDATAd_0[0]) # !E1_Y_Cont[0] & (E1_X_Cont[0] & F1_mDATAd_0[0] # !E1_X_Cont[0] & (F1_mDATAd_1[0]_qfbk));

--F1_mDATAd_1[0] is RAW2RGB:u4|mDATAd_1[0] at LC_X19_Y15_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

F1_mDATAd_1[0] = DFFEAS(F1L20, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_1), , , N1_q_b[0], , , VCC);


--MB1L10 is I2C_CCD_Config:u7|I2C_Controller:u0|END~124 at LC_X13_Y5_N1
--operation mode is normal

MB1L10 = !MB1L45Q & !MB1L39Q & !MB1L49Q & !MB1L52Q;


--MB1_ACK3 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK3 at LC_X12_Y5_N8
--operation mode is normal

MB1_ACK3_lut_out = MB1L8 & MB1L52Q & (CCD_SDAT) # !MB1L8 & (MB1_ACK3);
MB1_ACK3 = DFFEAS(MB1_ACK3_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), KEY[1], , , , , , );


--MB1_ACK1 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK1 at LC_X12_Y5_N4
--operation mode is normal

MB1_ACK1_lut_out = MB1L42Q & (MB1_ACK1) # !MB1L42Q & (MB1L2 & MB1L71 # !MB1L2 & (MB1_ACK1));
MB1_ACK1 = DFFEAS(MB1_ACK1_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), KEY[1], , , , , , );


--MB1_ACK2 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK2 at LC_X12_Y5_N1
--operation mode is normal

MB1_ACK2_lut_out = MB1L6 & (MB1_ACK2 # MB1L4 & MB1L45Q) # !MB1L6 & MB1L4 & MB1L45Q & MB1_ACK2;
MB1_ACK2 = DFFEAS(MB1_ACK2_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), KEY[1], , , , , , );


--H1L95 is I2C_CCD_Config:u7|mSetup_ST~124 at LC_X12_Y5_N2
--operation mode is normal

H1L95 = !MB1_ACK2 & !MB1_ACK1 & !MB1_ACK3;


--H1_mSetup_ST.0000 is I2C_CCD_Config:u7|mSetup_ST.0000 at LC_X13_Y6_N4
--operation mode is normal

H1_mSetup_ST.0000_lut_out = !H1_mSetup_ST.0010 & (H1L95 # MB1_END # !H1_mSetup_ST.0001);
H1_mSetup_ST.0000 = DFFEAS(H1_mSetup_ST.0000_lut_out, GLOBAL(H1_mI2C_CTRL_CLK), KEY[1], , H1L29, , , , );


--H1L23 is I2C_CCD_Config:u7|LUT_INDEX[5]~0 at LC_X12_Y7_N6
--operation mode is normal

H1L23 = H1L29 & (H1_mSetup_ST.0010);


--H1_mI2C_CLK_DIV[0] is I2C_CCD_Config:u7|mI2C_CLK_DIV[0] at LC_X27_Y9_N2
--operation mode is arithmetic

H1_mI2C_CLK_DIV[0]_lut_out = !H1_mI2C_CLK_DIV[0];
H1_mI2C_CLK_DIV[0] = DFFEAS(H1_mI2C_CLK_DIV[0]_lut_out, GLOBAL(OSC_50), KEY[1], , , , , H1L28, );

--H1L32 is I2C_CCD_Config:u7|mI2C_CLK_DIV[0]~284 at LC_X27_Y9_N2
--operation mode is arithmetic

H1L32_cout_0 = H1_mI2C_CLK_DIV[0];
H1L32 = CARRY(H1L32_cout_0);

--H1L33 is I2C_CCD_Config:u7|mI2C_CLK_DIV[0]~284COUT1_301 at LC_X27_Y9_N2
--operation mode is arithmetic

H1L33_cout_1 = H1_mI2C_CLK_DIV[0];
H1L33 = CARRY(H1L33_cout_1);


--H1L4 is I2C_CCD_Config:u7|LUT_DATA~784 at LC_X12_Y7_N0
--operation mode is normal

H1L4 = !H1_LUT_INDEX[2] & H1_LUT_INDEX[3] & !H1_LUT_INDEX[4] & !H1_LUT_INDEX[0];

--H1_mI2C_DATA[6] is I2C_CCD_Config:u7|mI2C_DATA[6] at LC_X12_Y7_N0
--operation mode is normal

H1_mI2C_DATA[6] = DFFEAS(H1L4, GLOBAL(H1_mI2C_CTRL_CLK), VCC, , H1L90, , , , );


--H1L1 is I2C_CCD_Config:u7|LUT_DATA[3]~785 at LC_X13_Y7_N8
--operation mode is normal

H1L1 = H1_LUT_INDEX[1] & !H1_LUT_INDEX[2] & !H1_LUT_INDEX[3] & !H1_LUT_INDEX[4];


--H1L90 is I2C_CCD_Config:u7|mI2C_DATA[15]~927 at LC_X12_Y7_N7
--operation mode is normal

H1L90 = H1L29 & !H1_mSetup_ST.0000 & (KEY[1]);


--H1L97 is I2C_CCD_Config:u7|reduce_or~212 at LC_X13_Y7_N7
--operation mode is normal

H1L97 = H1_LUT_INDEX[1] & (!H1_LUT_INDEX[2] & !H1_LUT_INDEX[3] # !H1_LUT_INDEX[0]) # !H1_LUT_INDEX[1] & (H1_LUT_INDEX[2] # H1_LUT_INDEX[3]);


--H1L3 is I2C_CCD_Config:u7|LUT_DATA[4]~788 at LC_X13_Y7_N0
--operation mode is normal

H1L3 = H1_LUT_INDEX[2] & !H1_LUT_INDEX[4] & (H1_LUT_INDEX[1] $ H1_LUT_INDEX[3]) # !H1_LUT_INDEX[2] & !H1_LUT_INDEX[1] & !H1_LUT_INDEX[3] & H1_LUT_INDEX[4];


--H1L2 is I2C_CCD_Config:u7|LUT_DATA[3]~790 at LC_X11_Y7_N5
--operation mode is normal

H1L2 = H1_LUT_INDEX[1] & H1_LUT_INDEX[3] & (!H1_LUT_INDEX[4]) # !H1_LUT_INDEX[1] & !H1_LUT_INDEX[2] & (H1_LUT_INDEX[3] $ H1_LUT_INDEX[4]);


--H1L98 is I2C_CCD_Config:u7|reduce_or~214 at LC_X13_Y7_N9
--operation mode is normal

H1L98 = H1_LUT_INDEX[2] & (!H1_LUT_INDEX[0] # !H1_LUT_INDEX[3]) # !H1_LUT_INDEX[2] & (H1_LUT_INDEX[3] # H1_LUT_INDEX[1] $ H1_LUT_INDEX[0]);


--JB3_dffe12a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[8] at LC_X15_Y16_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB3_dffe12a[8]_lut_out = GND;
JB3_dffe12a[8] = DFFEAS(JB3_dffe12a[8]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , JB3_dffe11a[8], , , VCC);


--HB2_dffe8a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[8] at LC_X19_Y7_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB2_dffe8a[8]_lut_out = GND;
HB2_dffe8a[8] = DFFEAS(HB2_dffe8a[8]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , HB2_dffe7a[8], , , VCC);


--HB2_dffe9a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[7] at LC_X20_Y7_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB2_dffe9a[7]_lut_out = GND;
HB2_dffe9a[7] = DFFEAS(HB2_dffe9a[7]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , HB2_dffe8a[7], , , VCC);


--HB1_dffe8a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[8] at LC_X11_Y14_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB1_dffe8a[8]_lut_out = GND;
HB1_dffe8a[8] = DFFEAS(HB1_dffe8a[8]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , HB1_dffe7a[8], , , VCC);


--HB1_dffe9a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[7] at LC_X11_Y13_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB1_dffe9a[7]_lut_out = GND;
HB1_dffe9a[7] = DFFEAS(HB1_dffe9a[7]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , HB1_dffe8a[7], , , VCC);


--JB4_dffe12a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[8] at LC_X14_Y12_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB4_dffe12a[8]_lut_out = GND;
JB4_dffe12a[8] = DFFEAS(JB4_dffe12a[8]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , JB4_dffe11a[8], , , VCC);


--JB4_dffe12a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[2] at LC_X15_Y6_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB4_dffe12a[2]_lut_out = GND;
JB4_dffe12a[2] = DFFEAS(JB4_dffe12a[2]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , JB4_dffe11a[2], , , VCC);


--JB4_dffe12a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[3] at LC_X14_Y6_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB4_dffe12a[3]_lut_out = GND;
JB4_dffe12a[3] = DFFEAS(JB4_dffe12a[3]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , JB4_dffe11a[3], , , VCC);


--JB4_dffe12a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[4] at LC_X16_Y6_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB4_dffe12a[4]_lut_out = GND;
JB4_dffe12a[4] = DFFEAS(JB4_dffe12a[4]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , JB4_dffe11a[4], , , VCC);


--JB4_dffe12a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[5] at LC_X13_Y10_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB4_dffe12a[5]_lut_out = GND;
JB4_dffe12a[5] = DFFEAS(JB4_dffe12a[5]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , JB4_dffe11a[5], , , VCC);


--JB4_dffe12a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[6] at LC_X12_Y10_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB4_dffe12a[6]_lut_out = GND;
JB4_dffe12a[6] = DFFEAS(JB4_dffe12a[6]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , JB4_dffe11a[6], , , VCC);


--JB4_dffe12a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[7] at LC_X11_Y11_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB4_dffe12a[7]_lut_out = GND;
JB4_dffe12a[7] = DFFEAS(JB4_dffe12a[7]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , JB4_dffe11a[7], , , VCC);


--JB4_dffe12a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[0] at LC_X15_Y5_N2
--operation mode is normal

JB4_dffe12a[0]_lut_out = JB4_dffe11a[0];
JB4_dffe12a[0] = DFFEAS(JB4_dffe12a[0]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--JB4_dffe12a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[1] at LC_X12_Y12_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB4_dffe12a[1]_lut_out = GND;
JB4_dffe12a[1] = DFFEAS(JB4_dffe12a[1]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , JB4_dffe11a[1], , , VCC);


--HB4_dffe8a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[0] at LC_X22_Y3_N4
--operation mode is normal

HB4_dffe8a[0]_lut_out = HB4_dffe7a[0];
HB4_dffe8a[0] = DFFEAS(HB4_dffe8a[0]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--HB4_dffe8a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[1] at LC_X26_Y3_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB4_dffe8a[1]_lut_out = GND;
HB4_dffe8a[1] = DFFEAS(HB4_dffe8a[1]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , HB4_dffe7a[1], , , VCC);


--HB4_dffe8a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[2] at LC_X23_Y3_N4
--operation mode is normal

HB4_dffe8a[2]_lut_out = HB4_dffe7a[2];
HB4_dffe8a[2] = DFFEAS(HB4_dffe8a[2]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--HB4_dffe8a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[3] at LC_X25_Y3_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB4_dffe8a[3]_lut_out = GND;
HB4_dffe8a[3] = DFFEAS(HB4_dffe8a[3]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , HB4_dffe7a[3], , , VCC);


--HB4_dffe8a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[4] at LC_X21_Y3_N6
--operation mode is normal

HB4_dffe8a[4]_lut_out = HB4_dffe7a[4];
HB4_dffe8a[4] = DFFEAS(HB4_dffe8a[4]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--HB4_dffe8a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[5] at LC_X23_Y4_N4
--operation mode is normal

HB4_dffe8a[5]_lut_out = HB4_dffe7a[5];
HB4_dffe8a[5] = DFFEAS(HB4_dffe8a[5]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--HB4_dffe8a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[6] at LC_X24_Y3_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB4_dffe8a[6]_lut_out = GND;
HB4_dffe8a[6] = DFFEAS(HB4_dffe8a[6]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , HB4_dffe7a[6], , , VCC);


--HB4_dffe8a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[8] at LC_X26_Y4_N4
--operation mode is normal

HB4_dffe8a[8]_lut_out = HB4_dffe7a[8];
HB4_dffe8a[8] = DFFEAS(HB4_dffe8a[8]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--HB4_dffe8a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[7] at LC_X22_Y4_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB4_dffe8a[7]_lut_out = GND;
HB4_dffe8a[7] = DFFEAS(HB4_dffe8a[7]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , HB4_dffe7a[7], , , VCC);


--JB3_dffe12a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[7] at LC_X21_Y15_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB3_dffe12a[7]_lut_out = GND;
JB3_dffe12a[7] = DFFEAS(JB3_dffe12a[7]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , JB3_dffe11a[7], , , VCC);


--JB3_dffe12a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[2] at LC_X16_Y16_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB3_dffe12a[2]_lut_out = GND;
JB3_dffe12a[2] = DFFEAS(JB3_dffe12a[2]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , JB3_dffe11a[2], , , VCC);


--JB3_dffe12a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[3] at LC_X28_Y9_N2
--operation mode is normal

JB3_dffe12a[3]_lut_out = JB3_dffe11a[3];
JB3_dffe12a[3] = DFFEAS(JB3_dffe12a[3]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--JB3_dffe12a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[4] at LC_X23_Y15_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB3_dffe12a[4]_lut_out = GND;
JB3_dffe12a[4] = DFFEAS(JB3_dffe12a[4]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , JB3_dffe11a[4], , , VCC);


--JB3_dffe12a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[5] at LC_X16_Y17_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB3_dffe12a[5]_lut_out = GND;
JB3_dffe12a[5] = DFFEAS(JB3_dffe12a[5]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , JB3_dffe11a[5], , , VCC);


--JB3_dffe12a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[6] at LC_X19_Y17_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB3_dffe12a[6]_lut_out = GND;
JB3_dffe12a[6] = DFFEAS(JB3_dffe12a[6]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , JB3_dffe11a[6], , , VCC);


--JB3_dffe12a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[0] at LC_X20_Y16_N2
--operation mode is normal

JB3_dffe12a[0]_lut_out = JB3_dffe11a[0];
JB3_dffe12a[0] = DFFEAS(JB3_dffe12a[0]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--JB3_dffe12a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[1] at LC_X14_Y15_N2
--operation mode is normal

JB3_dffe12a[1]_lut_out = JB3_dffe11a[1];
JB3_dffe12a[1] = DFFEAS(JB3_dffe12a[1]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--HB3_dffe8a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[0] at LC_X19_Y1_N5
--operation mode is normal

HB3_dffe8a[0]_lut_out = HB3_dffe7a[0];
HB3_dffe8a[0] = DFFEAS(HB3_dffe8a[0]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--HB3_dffe8a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[1] at LC_X16_Y2_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB3_dffe8a[1]_lut_out = GND;
HB3_dffe8a[1] = DFFEAS(HB3_dffe8a[1]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , HB3_dffe7a[1], , , VCC);


--HB3_dffe8a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[2] at LC_X15_Y2_N4
--operation mode is normal

HB3_dffe8a[2]_lut_out = HB3_dffe7a[2];
HB3_dffe8a[2] = DFFEAS(HB3_dffe8a[2]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--HB3_dffe8a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[3] at LC_X20_Y4_N6
--operation mode is normal

HB3_dffe8a[3]_lut_out = HB3_dffe7a[3];
HB3_dffe8a[3] = DFFEAS(HB3_dffe8a[3]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--HB3_dffe8a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[4] at LC_X19_Y3_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB3_dffe8a[4]_lut_out = GND;
HB3_dffe8a[4] = DFFEAS(HB3_dffe8a[4]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , HB3_dffe7a[4], , , VCC);


--HB3_dffe8a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[5] at LC_X16_Y1_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB3_dffe8a[5]_lut_out = GND;
HB3_dffe8a[5] = DFFEAS(HB3_dffe8a[5]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , HB3_dffe7a[5], , , VCC);


--HB3_dffe8a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[6] at LC_X19_Y5_N4
--operation mode is normal

HB3_dffe8a[6]_lut_out = HB3_dffe7a[6];
HB3_dffe8a[6] = DFFEAS(HB3_dffe8a[6]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--HB3_dffe8a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[8] at LC_X15_Y1_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB3_dffe8a[8]_lut_out = GND;
HB3_dffe8a[8] = DFFEAS(HB3_dffe8a[8]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , HB3_dffe7a[8], , , VCC);


--HB3_dffe8a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[7] at LC_X19_Y4_N4
--operation mode is normal

HB3_dffe8a[7]_lut_out = HB3_dffe7a[7];
HB3_dffe8a[7] = DFFEAS(HB3_dffe8a[7]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--Q1_rp_shift[2] is Sdram_Control_4Port:u6|command:command1|rp_shift[2] at LC_X10_Y8_N2
--operation mode is normal

Q1_rp_shift[2]_lut_out = !R1_INIT_REQ & (Q1_rp_shift[3] # Q1_command_done & !Q1_command_delay[0]);
Q1_rp_shift[2] = DFFEAS(Q1_rp_shift[2]_lut_out, GLOBAL(LB1__clk0), VCC, , Q1L63, , , , );


--Q1_command_delay[2] is Sdram_Control_4Port:u6|command:command1|command_delay[2] at LC_X10_Y7_N6
--operation mode is normal

Q1_command_delay[2]_lut_out = !R1_INIT_REQ & (Q1_command_delay[3] # !Q1L8 # !Q1L31);
Q1_command_delay[2] = DFFEAS(Q1_command_delay[2]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--JB1_dffe13a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[8] at LC_X10_Y11_N4
--operation mode is normal

JB1_dffe13a[8]_lut_out = JB1_dffe12a[8];
JB1_dffe13a[8] = DFFEAS(JB1_dffe13a[8]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--JB1_dffe13a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[3] at LC_X9_Y13_N4
--operation mode is normal

JB1_dffe13a[3]_lut_out = JB1_dffe12a[3];
JB1_dffe13a[3] = DFFEAS(JB1_dffe13a[3]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--JB1_dffe13a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[4] at LC_X10_Y11_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB1_dffe13a[4]_lut_out = GND;
JB1_dffe13a[4] = DFFEAS(JB1_dffe13a[4]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , JB1_dffe12a[4], , , VCC);


--JB1_dffe13a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[6] at LC_X10_Y11_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB1_dffe13a[6]_lut_out = GND;
JB1_dffe13a[6] = DFFEAS(JB1_dffe13a[6]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , JB1_dffe12a[6], , , VCC);


--JB1_dffe13a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[7] at LC_X10_Y11_N3
--operation mode is normal

JB1_dffe13a[7]_lut_out = JB1_dffe12a[7];
JB1_dffe13a[7] = DFFEAS(JB1_dffe13a[7]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--BB2_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_ws_nbrp|xor5 at LC_X10_Y11_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB1_dffe13a[5]_qfbk = JB1_dffe13a[5];
BB2_xor5 = JB1_dffe13a[6] $ JB1_dffe13a[8] $ JB1_dffe13a[5]_qfbk $ JB1_dffe13a[7];

--JB1_dffe13a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[5] at LC_X10_Y11_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB1_dffe13a[5] = DFFEAS(BB2_xor5, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , JB1_dffe12a[5], , , VCC);


--BB2_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_ws_nbrp|xor2 at LC_X10_Y11_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB1_dffe13a[2]_qfbk = JB1_dffe13a[2];
BB2_xor2 = JB1_dffe13a[4] $ JB1_dffe13a[3] $ JB1_dffe13a[2]_qfbk $ BB2_xor5;

--JB1_dffe13a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[2] at LC_X10_Y11_N0
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB1_dffe13a[2] = DFFEAS(BB2_xor2, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , JB1_dffe12a[2], , , VCC);


--JB1_dffe13a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[0] at LC_X13_Y15_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB1_dffe13a[0]_lut_out = GND;
JB1_dffe13a[0] = DFFEAS(JB1_dffe13a[0]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , JB1_dffe12a[0], , , VCC);


--JB1_dffe13a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[1] at LC_X12_Y11_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB1_dffe13a[1]_lut_out = GND;
JB1_dffe13a[1] = DFFEAS(JB1_dffe13a[1]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , JB1_dffe12a[1], , , VCC);


--HB1_dffe9a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[0] at LC_X16_Y15_N2
--operation mode is normal

HB1_dffe9a[0]_lut_out = HB1_dffe8a[0];
HB1_dffe9a[0] = DFFEAS(HB1_dffe9a[0]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--HB1_dffe9a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[1] at LC_X12_Y13_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB1_dffe9a[1]_lut_out = GND;
HB1_dffe9a[1] = DFFEAS(HB1_dffe9a[1]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , HB1_dffe8a[1], , , VCC);


--HB1_dffe9a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[3] at LC_X12_Y14_N2
--operation mode is normal

HB1_dffe9a[3]_lut_out = HB1_dffe8a[3];
HB1_dffe9a[3] = DFFEAS(HB1_dffe9a[3]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--HB1_dffe9a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[4] at LC_X14_Y14_N2
--operation mode is normal

HB1_dffe9a[4]_lut_out = HB1_dffe8a[4];
HB1_dffe9a[4] = DFFEAS(HB1_dffe9a[4]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--HB1_dffe9a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[6] at LC_X11_Y13_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB1_dffe9a[6]_lut_out = GND;
HB1_dffe9a[6] = DFFEAS(HB1_dffe9a[6]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , HB1_dffe8a[6], , , VCC);


--BB1_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_rs_nbwp|xor5 at LC_X11_Y13_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB1_dffe9a[5]_qfbk = HB1_dffe9a[5];
BB1_xor5 = HB1_dffe9a[7] $ HB1_dffe9a[8] $ HB1_dffe9a[5]_qfbk $ HB1_dffe9a[6];

--HB1_dffe9a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[5] at LC_X11_Y13_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB1_dffe9a[5] = DFFEAS(BB1_xor5, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , HB1_dffe8a[5], , , VCC);


--BB1_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_rs_nbwp|xor2 at LC_X11_Y13_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB1_dffe9a[2]_qfbk = HB1_dffe9a[2];
BB1_xor2 = BB1_xor5 $ HB1_dffe9a[4] $ HB1_dffe9a[2]_qfbk $ HB1_dffe9a[3];

--HB1_dffe9a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[2] at LC_X11_Y13_N1
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB1_dffe9a[2] = DFFEAS(BB1_xor2, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , HB1_dffe8a[2], , , VCC);


--P1_modulus_trigger is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|modulus_trigger at LC_X16_Y4_N5
--operation mode is normal

P1_modulus_trigger_carry_eqn = P1L34;
P1_modulus_trigger = P1_modulus_trigger_carry_eqn # P1L4;


--JB2_dffe13a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[8] at LC_X24_Y6_N7
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB2_dffe13a[8]_lut_out = GND;
JB2_dffe13a[8] = DFFEAS(JB2_dffe13a[8]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , JB2_dffe12a[8], , , VCC);


--JB2_dffe13a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[3] at LC_X21_Y7_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB2_dffe13a[3]_lut_out = GND;
JB2_dffe13a[3] = DFFEAS(JB2_dffe13a[3]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , JB2_dffe12a[3], , , VCC);


--JB2_dffe13a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[4] at LC_X24_Y6_N1
--operation mode is normal

JB2_dffe13a[4]_lut_out = JB2_dffe12a[4];
JB2_dffe13a[4] = DFFEAS(JB2_dffe13a[4]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--JB2_dffe13a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[6] at LC_X24_Y6_N8
--operation mode is normal

JB2_dffe13a[6]_lut_out = JB2_dffe12a[6];
JB2_dffe13a[6] = DFFEAS(JB2_dffe13a[6]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--JB2_dffe13a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[7] at LC_X24_Y6_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB2_dffe13a[7]_lut_out = GND;
JB2_dffe13a[7] = DFFEAS(JB2_dffe13a[7]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , JB2_dffe12a[7], , , VCC);


--BB4_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_ws_nbrp|xor5 at LC_X24_Y6_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB2_dffe13a[5]_qfbk = JB2_dffe13a[5];
BB4_xor5 = JB2_dffe13a[8] $ JB2_dffe13a[6] $ JB2_dffe13a[5]_qfbk $ JB2_dffe13a[7];

--JB2_dffe13a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[5] at LC_X24_Y6_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB2_dffe13a[5] = DFFEAS(BB4_xor5, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , JB2_dffe12a[5], , , VCC);


--BB4_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_ws_nbrp|xor2 at LC_X24_Y6_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB2_dffe13a[2]_qfbk = JB2_dffe13a[2];
BB4_xor2 = JB2_dffe13a[3] $ BB4_xor5 $ JB2_dffe13a[2]_qfbk $ JB2_dffe13a[4];

--JB2_dffe13a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[2] at LC_X24_Y6_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB2_dffe13a[2] = DFFEAS(BB4_xor2, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , JB2_dffe12a[2], , , VCC);


--JB2_dffe13a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[0] at LC_X23_Y12_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB2_dffe13a[0]_lut_out = GND;
JB2_dffe13a[0] = DFFEAS(JB2_dffe13a[0]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , JB2_dffe12a[0], , , VCC);


--JB2_dffe13a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[1] at LC_X27_Y11_N4
--operation mode is normal

JB2_dffe13a[1]_lut_out = JB2_dffe12a[1];
JB2_dffe13a[1] = DFFEAS(JB2_dffe13a[1]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--HB2_dffe9a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[0] at LC_X21_Y6_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB2_dffe9a[0]_lut_out = GND;
HB2_dffe9a[0] = DFFEAS(HB2_dffe9a[0]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , HB2_dffe8a[0], , , VCC);


--HB2_dffe9a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[1] at LC_X16_Y12_N2
--operation mode is normal

HB2_dffe9a[1]_lut_out = HB2_dffe8a[1];
HB2_dffe9a[1] = DFFEAS(HB2_dffe9a[1]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--HB2_dffe9a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[3] at LC_X21_Y9_N2
--operation mode is normal

HB2_dffe9a[3]_lut_out = HB2_dffe8a[3];
HB2_dffe9a[3] = DFFEAS(HB2_dffe9a[3]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--HB2_dffe9a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[4] at LC_X22_Y12_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB2_dffe9a[4]_lut_out = GND;
HB2_dffe9a[4] = DFFEAS(HB2_dffe9a[4]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , HB2_dffe8a[4], , , VCC);


--HB2_dffe9a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[6] at LC_X20_Y7_N7
--operation mode is normal

HB2_dffe9a[6]_lut_out = HB2_dffe8a[6];
HB2_dffe9a[6] = DFFEAS(HB2_dffe9a[6]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--BB3_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_rs_nbwp|xor5 at LC_X20_Y7_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB2_dffe9a[5]_qfbk = HB2_dffe9a[5];
BB3_xor5 = HB2_dffe9a[6] $ HB2_dffe9a[7] $ HB2_dffe9a[5]_qfbk $ HB2_dffe9a[8];

--HB2_dffe9a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[5] at LC_X20_Y7_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB2_dffe9a[5] = DFFEAS(BB3_xor5, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , HB2_dffe8a[5], , , VCC);


--BB3_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_rs_nbwp|xor2 at LC_X20_Y7_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB2_dffe9a[2]_qfbk = HB2_dffe9a[2];
BB3_xor2 = BB3_xor5 $ HB2_dffe9a[4] $ HB2_dffe9a[2]_qfbk $ HB2_dffe9a[3];

--HB2_dffe9a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[2] at LC_X20_Y7_N3
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB2_dffe9a[2] = DFFEAS(BB3_xor2, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , HB2_dffe8a[2], , , VCC);


--MB1L8 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK3~215 at LC_X12_Y5_N5
--operation mode is normal

MB1L8 = !MB1L39Q & !MB1L53Q & (MB1L36 # MB1L54);


--MB1L71 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1089 at LC_X13_Y5_N9
--operation mode is normal

MB1L71 = MB1L39Q & (MB1_ACK1) # !MB1L39Q & MB1L45Q & CCD_SDAT;


--MB1L2 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK1~170 at LC_X13_Y5_N8
--operation mode is normal

MB1L2 = !MB1L52Q & !MB1L53Q & (MB1L49Q $ !MB1L45Q);


--MB1L5 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK2~253 at LC_X12_Y5_N7
--operation mode is normal

MB1L5 = MB1L53Q # MB1L52Q & (!MB1L39Q # !MB1L45Q) # !MB1L52Q & (MB1L45Q # MB1L39Q);


--JB3_dffe11a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[8] at LC_X15_Y16_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB3_dffe11a[8]_lut_out = GND;
JB3_dffe11a[8] = DFFEAS(JB3_dffe11a[8]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , EB5_power_modified_counter_values[8], , , VCC);


--HB2_dffe7a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[8] at LC_X19_Y7_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB2_dffe7a[8]_lut_out = GND;
HB2_dffe7a[8] = DFFEAS(HB2_dffe7a[8]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , W2_write_delay_cycle[8], , , VCC);


--HB2_dffe8a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[7] at LC_X21_Y11_N2
--operation mode is normal

HB2_dffe8a[7]_lut_out = HB2_dffe7a[7];
HB2_dffe8a[7] = DFFEAS(HB2_dffe8a[7]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--HB1_dffe7a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[8] at LC_X11_Y14_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB1_dffe7a[8]_lut_out = GND;
HB1_dffe7a[8] = DFFEAS(HB1_dffe7a[8]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , W1_write_delay_cycle[8], , , VCC);


--HB1_dffe8a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[7] at LC_X13_Y14_N2
--operation mode is normal

HB1_dffe8a[7]_lut_out = HB1_dffe7a[7];
HB1_dffe8a[7] = DFFEAS(HB1_dffe8a[7]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--JB4_dffe11a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[8] at LC_X14_Y12_N2
--operation mode is normal

JB4_dffe11a[8]_lut_out = EB7_power_modified_counter_values[8];
JB4_dffe11a[8] = DFFEAS(JB4_dffe11a[8]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--JB4_dffe11a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[2] at LC_X15_Y6_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB4_dffe11a[2]_lut_out = GND;
JB4_dffe11a[2] = DFFEAS(JB4_dffe11a[2]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , EB7_power_modified_counter_values[2], , , VCC);


--JB4_dffe11a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[3] at LC_X14_Y6_N2
--operation mode is normal

JB4_dffe11a[3]_lut_out = EB7_power_modified_counter_values[3];
JB4_dffe11a[3] = DFFEAS(JB4_dffe11a[3]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--JB4_dffe11a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[4] at LC_X16_Y6_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB4_dffe11a[4]_lut_out = GND;
JB4_dffe11a[4] = DFFEAS(JB4_dffe11a[4]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , EB7_power_modified_counter_values[4], , , VCC);


--JB4_dffe11a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[5] at LC_X13_Y10_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB4_dffe11a[5]_lut_out = GND;
JB4_dffe11a[5] = DFFEAS(JB4_dffe11a[5]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , EB7_power_modified_counter_values[5], , , VCC);


--JB4_dffe11a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[6] at LC_X12_Y10_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB4_dffe11a[6]_lut_out = GND;
JB4_dffe11a[6] = DFFEAS(JB4_dffe11a[6]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , EB7_power_modified_counter_values[6], , , VCC);


--JB4_dffe11a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[7] at LC_X11_Y11_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB4_dffe11a[7]_lut_out = GND;
JB4_dffe11a[7] = DFFEAS(JB4_dffe11a[7]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , EB7_power_modified_counter_values[7], , , VCC);


--JB4_dffe11a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[0] at LC_X15_Y5_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB4_dffe11a[0]_lut_out = GND;
JB4_dffe11a[0] = DFFEAS(JB4_dffe11a[0]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , EB7_power_modified_counter_values[0], , , VCC);


--JB4_dffe11a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[1] at LC_X12_Y12_N4
--operation mode is normal

JB4_dffe11a[1]_lut_out = EB7_power_modified_counter_values[1];
JB4_dffe11a[1] = DFFEAS(JB4_dffe11a[1]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--HB4_dffe7a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[0] at LC_X22_Y3_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB4_dffe7a[0]_lut_out = GND;
HB4_dffe7a[0] = DFFEAS(HB4_dffe7a[0]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , W4_write_delay_cycle[0], , , VCC);


--HB4_dffe7a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[1] at LC_X26_Y3_N4
--operation mode is normal

HB4_dffe7a[1]_lut_out = W4_write_delay_cycle[1];
HB4_dffe7a[1] = DFFEAS(HB4_dffe7a[1]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--HB4_dffe7a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[2] at LC_X23_Y3_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB4_dffe7a[2]_lut_out = GND;
HB4_dffe7a[2] = DFFEAS(HB4_dffe7a[2]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , W4_write_delay_cycle[2], , , VCC);


--HB4_dffe7a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[3] at LC_X25_Y3_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB4_dffe7a[3]_lut_out = GND;
HB4_dffe7a[3] = DFFEAS(HB4_dffe7a[3]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , W4_write_delay_cycle[3], , , VCC);


--HB4_dffe7a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[4] at LC_X21_Y3_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB4_dffe7a[4]_lut_out = GND;
HB4_dffe7a[4] = DFFEAS(HB4_dffe7a[4]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , W4_write_delay_cycle[4], , , VCC);


--HB4_dffe7a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[5] at LC_X23_Y4_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB4_dffe7a[5]_lut_out = GND;
HB4_dffe7a[5] = DFFEAS(HB4_dffe7a[5]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , W4_write_delay_cycle[5], , , VCC);


--HB4_dffe7a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[6] at LC_X24_Y3_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB4_dffe7a[6]_lut_out = GND;
HB4_dffe7a[6] = DFFEAS(HB4_dffe7a[6]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , W4_write_delay_cycle[6], , , VCC);


--HB4_dffe7a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[8] at LC_X26_Y4_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB4_dffe7a[8]_lut_out = GND;
HB4_dffe7a[8] = DFFEAS(HB4_dffe7a[8]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , W4_write_delay_cycle[8], , , VCC);


--HB4_dffe7a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[7] at LC_X22_Y4_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB4_dffe7a[7]_lut_out = GND;
HB4_dffe7a[7] = DFFEAS(HB4_dffe7a[7]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , W4_write_delay_cycle[7], , , VCC);


--JB3_dffe11a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[7] at LC_X21_Y15_N2
--operation mode is normal

JB3_dffe11a[7]_lut_out = EB5_power_modified_counter_values[7];
JB3_dffe11a[7] = DFFEAS(JB3_dffe11a[7]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--JB3_dffe11a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[2] at LC_X16_Y16_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB3_dffe11a[2]_lut_out = GND;
JB3_dffe11a[2] = DFFEAS(JB3_dffe11a[2]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , EB5_power_modified_counter_values[2], , , VCC);


--JB3_dffe11a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[3] at LC_X28_Y9_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB3_dffe11a[3]_lut_out = GND;
JB3_dffe11a[3] = DFFEAS(JB3_dffe11a[3]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , EB5_power_modified_counter_values[3], , , VCC);


--JB3_dffe11a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[4] at LC_X23_Y15_N4
--operation mode is normal

JB3_dffe11a[4]_lut_out = EB5_power_modified_counter_values[4];
JB3_dffe11a[4] = DFFEAS(JB3_dffe11a[4]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--JB3_dffe11a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[5] at LC_X16_Y17_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB3_dffe11a[5]_lut_out = GND;
JB3_dffe11a[5] = DFFEAS(JB3_dffe11a[5]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , EB5_power_modified_counter_values[5], , , VCC);


--JB3_dffe11a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[6] at LC_X19_Y17_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB3_dffe11a[6]_lut_out = GND;
JB3_dffe11a[6] = DFFEAS(JB3_dffe11a[6]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , EB5_power_modified_counter_values[6], , , VCC);


--JB3_dffe11a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[0] at LC_X20_Y16_N5
--operation mode is normal

JB3_dffe11a[0]_lut_out = EB5_power_modified_counter_values[0];
JB3_dffe11a[0] = DFFEAS(JB3_dffe11a[0]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--JB3_dffe11a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[1] at LC_X14_Y15_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB3_dffe11a[1]_lut_out = GND;
JB3_dffe11a[1] = DFFEAS(JB3_dffe11a[1]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , EB5_power_modified_counter_values[1], , , VCC);


--HB3_dffe7a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[0] at LC_X19_Y1_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB3_dffe7a[0]_lut_out = GND;
HB3_dffe7a[0] = DFFEAS(HB3_dffe7a[0]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , W3_write_delay_cycle[0], , , VCC);


--HB3_dffe7a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[1] at LC_X16_Y2_N2
--operation mode is normal

HB3_dffe7a[1]_lut_out = W3_write_delay_cycle[1];
HB3_dffe7a[1] = DFFEAS(HB3_dffe7a[1]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , , , , );


--HB3_dffe7a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[2] at LC_X15_Y2_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB3_dffe7a[2]_lut_out = GND;
HB3_dffe7a[2] = DFFEAS(HB3_dffe7a[2]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , W3_write_delay_cycle[2], , , VCC);


--HB3_dffe7a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[3] at LC_X20_Y4_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB3_dffe7a[3]_lut_out = GND;
HB3_dffe7a[3] = DFFEAS(HB3_dffe7a[3]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , W3_write_delay_cycle[3], , , VCC);


--HB3_dffe7a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[4] at LC_X19_Y3_N8
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB3_dffe7a[4]_lut_out = GND;
HB3_dffe7a[4] = DFFEAS(HB3_dffe7a[4]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , W3_write_delay_cycle[4], , , VCC);


--HB3_dffe7a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[5] at LC_X16_Y1_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB3_dffe7a[5]_lut_out = GND;
HB3_dffe7a[5] = DFFEAS(HB3_dffe7a[5]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , W3_write_delay_cycle[5], , , VCC);


--HB3_dffe7a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[6] at LC_X19_Y5_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB3_dffe7a[6]_lut_out = GND;
HB3_dffe7a[6] = DFFEAS(HB3_dffe7a[6]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , W3_write_delay_cycle[6], , , VCC);


--HB3_dffe7a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[8] at LC_X15_Y1_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB3_dffe7a[8]_lut_out = GND;
HB3_dffe7a[8] = DFFEAS(HB3_dffe7a[8]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , W3_write_delay_cycle[8], , , VCC);


--HB3_dffe7a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[7] at LC_X19_Y4_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB3_dffe7a[7]_lut_out = GND;
HB3_dffe7a[7] = DFFEAS(HB3_dffe7a[7]_lut_out, GLOBAL(CCD_MCLK), GLOBAL(D1_oRST_0), , , W3_write_delay_cycle[7], , , VCC);


--Q1_rp_shift[3] is Sdram_Control_4Port:u6|command:command1|rp_shift[3] at LC_X10_Y7_N2
--operation mode is normal

Q1_rp_shift[3]_lut_out = Q1L30 & (Q1L67 # !Q1_command_delay[0] & Q1_command_done) # !Q1L30 & !Q1_command_delay[0] & (Q1_command_done);
Q1_rp_shift[3] = DFFEAS(Q1_rp_shift[3]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , R1_INIT_REQ, );


--Q1_command_delay[3] is Sdram_Control_4Port:u6|command:command1|command_delay[3] at LC_X10_Y7_N9
--operation mode is normal

Q1_command_delay[3]_lut_out = !R1_INIT_REQ & (Q1_command_delay[4] # !Q1L8 # !Q1L31);
Q1_command_delay[3] = DFFEAS(Q1_command_delay[3]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--JB1_dffe12a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[8] at LC_X10_Y15_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB1_dffe12a[8]_lut_out = GND;
JB1_dffe12a[8] = DFFEAS(JB1_dffe12a[8]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , JB1_dffe11a[8], , , VCC);


--JB1_dffe12a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[2] at LC_X22_Y14_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB1_dffe12a[2]_lut_out = GND;
JB1_dffe12a[2] = DFFEAS(JB1_dffe12a[2]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , JB1_dffe11a[2], , , VCC);


--JB1_dffe12a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[3] at LC_X9_Y13_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB1_dffe12a[3]_lut_out = GND;
JB1_dffe12a[3] = DFFEAS(JB1_dffe12a[3]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , JB1_dffe11a[3], , , VCC);


--JB1_dffe12a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[4] at LC_X9_Y14_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB1_dffe12a[4]_lut_out = GND;
JB1_dffe12a[4] = DFFEAS(JB1_dffe12a[4]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , JB1_dffe11a[4], , , VCC);


--JB1_dffe12a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[5] at LC_X10_Y13_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB1_dffe12a[5]_lut_out = GND;
JB1_dffe12a[5] = DFFEAS(JB1_dffe12a[5]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , JB1_dffe11a[5], , , VCC);


--JB1_dffe12a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[6] at LC_X10_Y14_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB1_dffe12a[6]_lut_out = GND;
JB1_dffe12a[6] = DFFEAS(JB1_dffe12a[6]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , JB1_dffe11a[6], , , VCC);


--JB1_dffe12a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[7] at LC_X9_Y12_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB1_dffe12a[7]_lut_out = GND;
JB1_dffe12a[7] = DFFEAS(JB1_dffe12a[7]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , JB1_dffe11a[7], , , VCC);


--JB1_dffe12a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[0] at LC_X13_Y15_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB1_dffe12a[0]_lut_out = GND;
JB1_dffe12a[0] = DFFEAS(JB1_dffe12a[0]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , JB1_dffe11a[0], , , VCC);


--JB1_dffe12a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[1] at LC_X12_Y11_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB1_dffe12a[1]_lut_out = GND;
JB1_dffe12a[1] = DFFEAS(JB1_dffe12a[1]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , JB1_dffe11a[1], , , VCC);


--HB1_dffe8a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[0] at LC_X16_Y15_N6
--operation mode is normal

HB1_dffe8a[0]_lut_out = HB1_dffe7a[0];
HB1_dffe8a[0] = DFFEAS(HB1_dffe8a[0]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--HB1_dffe8a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[1] at LC_X12_Y13_N4
--operation mode is normal

HB1_dffe8a[1]_lut_out = HB1_dffe7a[1];
HB1_dffe8a[1] = DFFEAS(HB1_dffe8a[1]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--HB1_dffe8a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[2] at LC_X12_Y16_N4
--operation mode is normal

HB1_dffe8a[2]_lut_out = HB1_dffe7a[2];
HB1_dffe8a[2] = DFFEAS(HB1_dffe8a[2]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--HB1_dffe8a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[3] at LC_X12_Y14_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB1_dffe8a[3]_lut_out = GND;
HB1_dffe8a[3] = DFFEAS(HB1_dffe8a[3]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , HB1_dffe7a[3], , , VCC);


--HB1_dffe8a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[4] at LC_X14_Y14_N6
--operation mode is normal

HB1_dffe8a[4]_lut_out = HB1_dffe7a[4];
HB1_dffe8a[4] = DFFEAS(HB1_dffe8a[4]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--HB1_dffe8a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[5] at LC_X12_Y15_N4
--operation mode is normal

HB1_dffe8a[5]_lut_out = HB1_dffe7a[5];
HB1_dffe8a[5] = DFFEAS(HB1_dffe8a[5]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--HB1_dffe8a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[6] at LC_X14_Y17_N2
--operation mode is normal

HB1_dffe8a[6]_lut_out = HB1_dffe7a[6];
HB1_dffe8a[6] = DFFEAS(HB1_dffe8a[6]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--P1L1 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|cmpr4_aeb_int~75 at LC_X16_Y5_N3
--operation mode is normal

P1L1 = P1_safe_q[2] & P1_safe_q[0] & P1_safe_q[3] & !P1_safe_q[1];


--P1L2 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|cmpr4_aeb_int~76 at LC_X16_Y5_N0
--operation mode is normal

P1L2 = P1_safe_q[5] & P1_safe_q[7] & P1_safe_q[4] & P1_safe_q[6];


--P1L3 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|cmpr4_aeb_int~77 at LC_X16_Y5_N2
--operation mode is normal

P1L3 = P1_safe_q[10] & !P1_safe_q[9];


--P1L4 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|cmpr4_aeb_int~78 at LC_X16_Y5_N1
--operation mode is normal

P1L4 = !P1_safe_q[8] & P1L2 & P1L3 & P1L1;


--JB2_dffe12a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[8] at LC_X21_Y5_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB2_dffe12a[8]_lut_out = GND;
JB2_dffe12a[8] = DFFEAS(JB2_dffe12a[8]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , JB2_dffe11a[8], , , VCC);


--JB2_dffe12a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[2] at LC_X22_Y10_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB2_dffe12a[2]_lut_out = GND;
JB2_dffe12a[2] = DFFEAS(JB2_dffe12a[2]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , JB2_dffe11a[2], , , VCC);


--JB2_dffe12a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[3] at LC_X21_Y7_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB2_dffe12a[3]_lut_out = GND;
JB2_dffe12a[3] = DFFEAS(JB2_dffe12a[3]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , JB2_dffe11a[3], , , VCC);


--JB2_dffe12a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[4] at LC_X22_Y5_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB2_dffe12a[4]_lut_out = GND;
JB2_dffe12a[4] = DFFEAS(JB2_dffe12a[4]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , JB2_dffe11a[4], , , VCC);


--JB2_dffe12a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[5] at LC_X23_Y13_N9
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB2_dffe12a[5]_lut_out = GND;
JB2_dffe12a[5] = DFFEAS(JB2_dffe12a[5]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , JB2_dffe11a[5], , , VCC);


--JB2_dffe12a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[6] at LC_X22_Y6_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB2_dffe12a[6]_lut_out = GND;
JB2_dffe12a[6] = DFFEAS(JB2_dffe12a[6]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , JB2_dffe11a[6], , , VCC);


--JB2_dffe12a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[7] at LC_X23_Y11_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB2_dffe12a[7]_lut_out = GND;
JB2_dffe12a[7] = DFFEAS(JB2_dffe12a[7]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , JB2_dffe11a[7], , , VCC);


--JB2_dffe12a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[0] at LC_X23_Y12_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB2_dffe12a[0]_lut_out = GND;
JB2_dffe12a[0] = DFFEAS(JB2_dffe12a[0]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , JB2_dffe11a[0], , , VCC);


--JB2_dffe12a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[1] at LC_X27_Y11_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB2_dffe12a[1]_lut_out = GND;
JB2_dffe12a[1] = DFFEAS(JB2_dffe12a[1]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , JB2_dffe11a[1], , , VCC);


--HB2_dffe8a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[0] at LC_X21_Y6_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB2_dffe8a[0]_lut_out = GND;
HB2_dffe8a[0] = DFFEAS(HB2_dffe8a[0]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , HB2_dffe7a[0], , , VCC);


--HB2_dffe8a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[1] at LC_X16_Y12_N6
--operation mode is normal

HB2_dffe8a[1]_lut_out = HB2_dffe7a[1];
HB2_dffe8a[1] = DFFEAS(HB2_dffe8a[1]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--HB2_dffe8a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[2] at LC_X22_Y11_N2
--operation mode is normal

HB2_dffe8a[2]_lut_out = HB2_dffe7a[2];
HB2_dffe8a[2] = DFFEAS(HB2_dffe8a[2]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--HB2_dffe8a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[3] at LC_X21_Y9_N6
--operation mode is normal

HB2_dffe8a[3]_lut_out = HB2_dffe7a[3];
HB2_dffe8a[3] = DFFEAS(HB2_dffe8a[3]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--HB2_dffe8a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[4] at LC_X22_Y12_N4
--operation mode is normal

HB2_dffe8a[4]_lut_out = HB2_dffe7a[4];
HB2_dffe8a[4] = DFFEAS(HB2_dffe8a[4]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--HB2_dffe8a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[5] at LC_X20_Y8_N4
--operation mode is normal

HB2_dffe8a[5]_lut_out = HB2_dffe7a[5];
HB2_dffe8a[5] = DFFEAS(HB2_dffe8a[5]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--HB2_dffe8a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[6] at LC_X22_Y13_N4
--operation mode is normal

HB2_dffe8a[6]_lut_out = HB2_dffe7a[6];
HB2_dffe8a[6] = DFFEAS(HB2_dffe8a[6]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--W2_write_delay_cycle[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[8] at LC_X19_Y7_N4
--operation mode is normal

W2_write_delay_cycle[8]_lut_out = EB4_power_modified_counter_values[8];
W2_write_delay_cycle[8] = DFFEAS(W2_write_delay_cycle[8]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--HB2_dffe7a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[7] at LC_X21_Y11_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB2_dffe7a[7]_lut_out = GND;
HB2_dffe7a[7] = DFFEAS(HB2_dffe7a[7]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , W2_write_delay_cycle[7], , , VCC);


--W1_write_delay_cycle[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[8] at LC_X11_Y14_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

W1_write_delay_cycle[8]_lut_out = GND;
W1_write_delay_cycle[8] = DFFEAS(W1_write_delay_cycle[8]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , EB2_power_modified_counter_values[8], , , VCC);


--HB1_dffe7a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[7] at LC_X13_Y14_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB1_dffe7a[7]_lut_out = GND;
HB1_dffe7a[7] = DFFEAS(HB1_dffe7a[7]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , W1_write_delay_cycle[7], , , VCC);


--W4_write_delay_cycle[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[0] at LC_X22_Y3_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

W4_write_delay_cycle[0]_lut_out = GND;
W4_write_delay_cycle[0] = DFFEAS(W4_write_delay_cycle[0]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , EB8_power_modified_counter_values[0], , , VCC);


--W4_write_delay_cycle[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[1] at LC_X26_Y3_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

W4_write_delay_cycle[1]_lut_out = GND;
W4_write_delay_cycle[1] = DFFEAS(W4_write_delay_cycle[1]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , EB8_power_modified_counter_values[1], , , VCC);


--W4_write_delay_cycle[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[2] at LC_X23_Y3_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

W4_write_delay_cycle[2]_lut_out = GND;
W4_write_delay_cycle[2] = DFFEAS(W4_write_delay_cycle[2]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , EB8_power_modified_counter_values[2], , , VCC);


--W4_write_delay_cycle[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[3] at LC_X25_Y3_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

W4_write_delay_cycle[3]_lut_out = GND;
W4_write_delay_cycle[3] = DFFEAS(W4_write_delay_cycle[3]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , EB8_power_modified_counter_values[3], , , VCC);


--W4_write_delay_cycle[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[4] at LC_X21_Y3_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

W4_write_delay_cycle[4]_lut_out = GND;
W4_write_delay_cycle[4] = DFFEAS(W4_write_delay_cycle[4]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , EB8_power_modified_counter_values[4], , , VCC);


--W4_write_delay_cycle[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[5] at LC_X23_Y4_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

W4_write_delay_cycle[5]_lut_out = GND;
W4_write_delay_cycle[5] = DFFEAS(W4_write_delay_cycle[5]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , EB8_power_modified_counter_values[5], , , VCC);


--W4_write_delay_cycle[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[6] at LC_X24_Y3_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

W4_write_delay_cycle[6]_lut_out = GND;
W4_write_delay_cycle[6] = DFFEAS(W4_write_delay_cycle[6]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , EB8_power_modified_counter_values[6], , , VCC);


--W4_write_delay_cycle[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[8] at LC_X26_Y4_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

W4_write_delay_cycle[8]_lut_out = GND;
W4_write_delay_cycle[8] = DFFEAS(W4_write_delay_cycle[8]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , EB8_power_modified_counter_values[8], , , VCC);


--W4_write_delay_cycle[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[7] at LC_X22_Y4_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

W4_write_delay_cycle[7]_lut_out = GND;
W4_write_delay_cycle[7] = DFFEAS(W4_write_delay_cycle[7]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , EB8_power_modified_counter_values[7], , , VCC);


--W3_write_delay_cycle[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[0] at LC_X19_Y1_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

W3_write_delay_cycle[0]_lut_out = GND;
W3_write_delay_cycle[0] = DFFEAS(W3_write_delay_cycle[0]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , EB6_power_modified_counter_values[0], , , VCC);


--W3_write_delay_cycle[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[1] at LC_X16_Y2_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

W3_write_delay_cycle[1]_lut_out = GND;
W3_write_delay_cycle[1] = DFFEAS(W3_write_delay_cycle[1]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , EB6_power_modified_counter_values[1], , , VCC);


--W3_write_delay_cycle[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[2] at LC_X15_Y2_N2
--operation mode is normal

W3_write_delay_cycle[2]_lut_out = EB6_power_modified_counter_values[2];
W3_write_delay_cycle[2] = DFFEAS(W3_write_delay_cycle[2]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--W3_write_delay_cycle[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[3] at LC_X20_Y4_N4
--operation mode is normal

W3_write_delay_cycle[3]_lut_out = EB6_power_modified_counter_values[3];
W3_write_delay_cycle[3] = DFFEAS(W3_write_delay_cycle[3]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--W3_write_delay_cycle[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[4] at LC_X19_Y3_N2
--operation mode is normal

W3_write_delay_cycle[4]_lut_out = EB6_power_modified_counter_values[4];
W3_write_delay_cycle[4] = DFFEAS(W3_write_delay_cycle[4]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--W3_write_delay_cycle[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[5] at LC_X16_Y1_N2
--operation mode is normal

W3_write_delay_cycle[5]_lut_out = EB6_power_modified_counter_values[5];
W3_write_delay_cycle[5] = DFFEAS(W3_write_delay_cycle[5]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--W3_write_delay_cycle[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[6] at LC_X19_Y5_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

W3_write_delay_cycle[6]_lut_out = GND;
W3_write_delay_cycle[6] = DFFEAS(W3_write_delay_cycle[6]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , EB6_power_modified_counter_values[6], , , VCC);


--W3_write_delay_cycle[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[8] at LC_X15_Y1_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

W3_write_delay_cycle[8]_lut_out = GND;
W3_write_delay_cycle[8] = DFFEAS(W3_write_delay_cycle[8]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , EB6_power_modified_counter_values[8], , , VCC);


--W3_write_delay_cycle[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[7] at LC_X19_Y4_N2
--operation mode is normal

W3_write_delay_cycle[7]_lut_out = EB6_power_modified_counter_values[7];
W3_write_delay_cycle[7] = DFFEAS(W3_write_delay_cycle[7]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--Q1L67 is Sdram_Control_4Port:u6|command:command1|rp_shift~776 at LC_X10_Y7_N8
--operation mode is normal

Q1L67 = Q1_rp_shift[3] & (!G1_PM_STOP);


--Q1_command_delay[4] is Sdram_Control_4Port:u6|command:command1|command_delay[4] at LC_X10_Y7_N0
--operation mode is normal

Q1_command_delay[4]_lut_out = !R1_INIT_REQ & (Q1_command_delay[5] # !Q1L8 # !Q1L31);
Q1_command_delay[4] = DFFEAS(Q1_command_delay[4]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--JB1_dffe11a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[8] at LC_X10_Y15_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB1_dffe11a[8]_lut_out = GND;
JB1_dffe11a[8] = DFFEAS(JB1_dffe11a[8]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , EB1_power_modified_counter_values[8], , , VCC);


--JB1_dffe11a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[2] at LC_X22_Y14_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB1_dffe11a[2]_lut_out = GND;
JB1_dffe11a[2] = DFFEAS(JB1_dffe11a[2]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , EB1_power_modified_counter_values[2], , , VCC);


--JB1_dffe11a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[3] at LC_X9_Y13_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB1_dffe11a[3]_lut_out = GND;
JB1_dffe11a[3] = DFFEAS(JB1_dffe11a[3]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , EB1_power_modified_counter_values[3], , , VCC);


--JB1_dffe11a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[4] at LC_X9_Y14_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB1_dffe11a[4]_lut_out = GND;
JB1_dffe11a[4] = DFFEAS(JB1_dffe11a[4]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , EB1_power_modified_counter_values[4], , , VCC);


--JB1_dffe11a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[5] at LC_X10_Y13_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB1_dffe11a[5]_lut_out = GND;
JB1_dffe11a[5] = DFFEAS(JB1_dffe11a[5]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , EB1_power_modified_counter_values[5], , , VCC);


--JB1_dffe11a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[6] at LC_X10_Y14_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB1_dffe11a[6]_lut_out = GND;
JB1_dffe11a[6] = DFFEAS(JB1_dffe11a[6]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , EB1_power_modified_counter_values[6], , , VCC);


--JB1_dffe11a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[7] at LC_X9_Y12_N2
--operation mode is normal

JB1_dffe11a[7]_lut_out = EB1_power_modified_counter_values[7];
JB1_dffe11a[7] = DFFEAS(JB1_dffe11a[7]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--JB1_dffe11a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[0] at LC_X13_Y15_N2
--operation mode is normal

JB1_dffe11a[0]_lut_out = EB1_power_modified_counter_values[0];
JB1_dffe11a[0] = DFFEAS(JB1_dffe11a[0]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--JB1_dffe11a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[1] at LC_X12_Y11_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB1_dffe11a[1]_lut_out = GND;
JB1_dffe11a[1] = DFFEAS(JB1_dffe11a[1]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , EB1_power_modified_counter_values[1], , , VCC);


--HB1_dffe7a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[0] at LC_X16_Y15_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB1_dffe7a[0]_lut_out = GND;
HB1_dffe7a[0] = DFFEAS(HB1_dffe7a[0]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , W1_write_delay_cycle[0], , , VCC);


--HB1_dffe7a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[1] at LC_X12_Y13_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB1_dffe7a[1]_lut_out = GND;
HB1_dffe7a[1] = DFFEAS(HB1_dffe7a[1]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , W1_write_delay_cycle[1], , , VCC);


--HB1_dffe7a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[2] at LC_X12_Y16_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB1_dffe7a[2]_lut_out = GND;
HB1_dffe7a[2] = DFFEAS(HB1_dffe7a[2]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , W1_write_delay_cycle[2], , , VCC);


--HB1_dffe7a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[3] at LC_X12_Y14_N4
--operation mode is normal

HB1_dffe7a[3]_lut_out = W1_write_delay_cycle[3];
HB1_dffe7a[3] = DFFEAS(HB1_dffe7a[3]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--HB1_dffe7a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[4] at LC_X14_Y14_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB1_dffe7a[4]_lut_out = GND;
HB1_dffe7a[4] = DFFEAS(HB1_dffe7a[4]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , W1_write_delay_cycle[4], , , VCC);


--HB1_dffe7a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[5] at LC_X12_Y15_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB1_dffe7a[5]_lut_out = GND;
HB1_dffe7a[5] = DFFEAS(HB1_dffe7a[5]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , W1_write_delay_cycle[5], , , VCC);


--HB1_dffe7a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[6] at LC_X14_Y17_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB1_dffe7a[6]_lut_out = GND;
HB1_dffe7a[6] = DFFEAS(HB1_dffe7a[6]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , W1_write_delay_cycle[6], , , VCC);


--JB2_dffe11a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[8] at LC_X21_Y5_N2
--operation mode is normal

JB2_dffe11a[8]_lut_out = EB3_power_modified_counter_values[8];
JB2_dffe11a[8] = DFFEAS(JB2_dffe11a[8]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--JB2_dffe11a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[2] at LC_X22_Y10_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB2_dffe11a[2]_lut_out = GND;
JB2_dffe11a[2] = DFFEAS(JB2_dffe11a[2]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , EB3_power_modified_counter_values[2], , , VCC);


--JB2_dffe11a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[3] at LC_X21_Y7_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB2_dffe11a[3]_lut_out = GND;
JB2_dffe11a[3] = DFFEAS(JB2_dffe11a[3]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , EB3_power_modified_counter_values[3], , , VCC);


--JB2_dffe11a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[4] at LC_X22_Y5_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB2_dffe11a[4]_lut_out = GND;
JB2_dffe11a[4] = DFFEAS(JB2_dffe11a[4]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , EB3_power_modified_counter_values[4], , , VCC);


--JB2_dffe11a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[5] at LC_X23_Y13_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB2_dffe11a[5]_lut_out = GND;
JB2_dffe11a[5] = DFFEAS(JB2_dffe11a[5]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , EB3_power_modified_counter_values[5], , , VCC);


--JB2_dffe11a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[6] at LC_X22_Y6_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB2_dffe11a[6]_lut_out = GND;
JB2_dffe11a[6] = DFFEAS(JB2_dffe11a[6]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , EB3_power_modified_counter_values[6], , , VCC);


--JB2_dffe11a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[7] at LC_X23_Y11_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB2_dffe11a[7]_lut_out = GND;
JB2_dffe11a[7] = DFFEAS(JB2_dffe11a[7]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , EB3_power_modified_counter_values[7], , , VCC);


--JB2_dffe11a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[0] at LC_X23_Y12_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB2_dffe11a[0]_lut_out = GND;
JB2_dffe11a[0] = DFFEAS(JB2_dffe11a[0]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , EB3_power_modified_counter_values[0], , , VCC);


--JB2_dffe11a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[1] at LC_X27_Y11_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

JB2_dffe11a[1]_lut_out = GND;
JB2_dffe11a[1] = DFFEAS(JB2_dffe11a[1]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , EB3_power_modified_counter_values[1], , , VCC);


--HB2_dffe7a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[0] at LC_X21_Y6_N2
--operation mode is normal

HB2_dffe7a[0]_lut_out = W2_write_delay_cycle[0];
HB2_dffe7a[0] = DFFEAS(HB2_dffe7a[0]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--HB2_dffe7a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[1] at LC_X16_Y12_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB2_dffe7a[1]_lut_out = GND;
HB2_dffe7a[1] = DFFEAS(HB2_dffe7a[1]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , W2_write_delay_cycle[1], , , VCC);


--HB2_dffe7a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[2] at LC_X22_Y11_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB2_dffe7a[2]_lut_out = GND;
HB2_dffe7a[2] = DFFEAS(HB2_dffe7a[2]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , W2_write_delay_cycle[2], , , VCC);


--HB2_dffe7a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[3] at LC_X21_Y9_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB2_dffe7a[3]_lut_out = GND;
HB2_dffe7a[3] = DFFEAS(HB2_dffe7a[3]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , W2_write_delay_cycle[3], , , VCC);


--HB2_dffe7a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[4] at LC_X22_Y12_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB2_dffe7a[4]_lut_out = GND;
HB2_dffe7a[4] = DFFEAS(HB2_dffe7a[4]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , W2_write_delay_cycle[4], , , VCC);


--HB2_dffe7a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[5] at LC_X20_Y8_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB2_dffe7a[5]_lut_out = GND;
HB2_dffe7a[5] = DFFEAS(HB2_dffe7a[5]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , W2_write_delay_cycle[5], , , VCC);


--HB2_dffe7a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[6] at LC_X22_Y13_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

HB2_dffe7a[6]_lut_out = GND;
HB2_dffe7a[6] = DFFEAS(HB2_dffe7a[6]_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , W2_write_delay_cycle[6], , , VCC);


--W2_write_delay_cycle[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[7] at LC_X21_Y11_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

W2_write_delay_cycle[7]_lut_out = GND;
W2_write_delay_cycle[7] = DFFEAS(W2_write_delay_cycle[7]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , EB4_power_modified_counter_values[7], , , VCC);


--W1_write_delay_cycle[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[7] at LC_X13_Y14_N4
--operation mode is normal

W1_write_delay_cycle[7]_lut_out = EB2_power_modified_counter_values[7];
W1_write_delay_cycle[7] = DFFEAS(W1_write_delay_cycle[7]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--Q1_command_delay[5] is Sdram_Control_4Port:u6|command:command1|command_delay[5] at LC_X10_Y7_N7
--operation mode is normal

Q1_command_delay[5]_lut_out = !R1_INIT_REQ & (Q1_command_delay[6] # !Q1L8 # !Q1L31);
Q1_command_delay[5] = DFFEAS(Q1_command_delay[5]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--W1_write_delay_cycle[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[0] at LC_X16_Y15_N4
--operation mode is normal

W1_write_delay_cycle[0]_lut_out = EB2_power_modified_counter_values[0];
W1_write_delay_cycle[0] = DFFEAS(W1_write_delay_cycle[0]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--W1_write_delay_cycle[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[1] at LC_X12_Y13_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

W1_write_delay_cycle[1]_lut_out = GND;
W1_write_delay_cycle[1] = DFFEAS(W1_write_delay_cycle[1]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , EB2_power_modified_counter_values[1], , , VCC);


--W1_write_delay_cycle[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[2] at LC_X12_Y16_N2
--operation mode is normal

W1_write_delay_cycle[2]_lut_out = EB2_power_modified_counter_values[2];
W1_write_delay_cycle[2] = DFFEAS(W1_write_delay_cycle[2]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--W1_write_delay_cycle[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[3] at LC_X12_Y14_N6
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

W1_write_delay_cycle[3]_lut_out = GND;
W1_write_delay_cycle[3] = DFFEAS(W1_write_delay_cycle[3]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , EB2_power_modified_counter_values[3], , , VCC);


--W1_write_delay_cycle[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[4] at LC_X14_Y14_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

W1_write_delay_cycle[4]_lut_out = GND;
W1_write_delay_cycle[4] = DFFEAS(W1_write_delay_cycle[4]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , EB2_power_modified_counter_values[4], , , VCC);


--W1_write_delay_cycle[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[5] at LC_X12_Y15_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

W1_write_delay_cycle[5]_lut_out = GND;
W1_write_delay_cycle[5] = DFFEAS(W1_write_delay_cycle[5]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , EB2_power_modified_counter_values[5], , , VCC);


--W1_write_delay_cycle[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[6] at LC_X14_Y17_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

W1_write_delay_cycle[6]_lut_out = GND;
W1_write_delay_cycle[6] = DFFEAS(W1_write_delay_cycle[6]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , EB2_power_modified_counter_values[6], , , VCC);


--W2_write_delay_cycle[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[0] at LC_X21_Y6_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

W2_write_delay_cycle[0]_lut_out = GND;
W2_write_delay_cycle[0] = DFFEAS(W2_write_delay_cycle[0]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , EB4_power_modified_counter_values[0], , , VCC);


--W2_write_delay_cycle[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[1] at LC_X16_Y12_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

W2_write_delay_cycle[1]_lut_out = GND;
W2_write_delay_cycle[1] = DFFEAS(W2_write_delay_cycle[1]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , EB4_power_modified_counter_values[1], , , VCC);


--W2_write_delay_cycle[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[2] at LC_X22_Y11_N4
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

W2_write_delay_cycle[2]_lut_out = GND;
W2_write_delay_cycle[2] = DFFEAS(W2_write_delay_cycle[2]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , EB4_power_modified_counter_values[2], , , VCC);


--W2_write_delay_cycle[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[3] at LC_X21_Y9_N4
--operation mode is normal

W2_write_delay_cycle[3]_lut_out = EB4_power_modified_counter_values[3];
W2_write_delay_cycle[3] = DFFEAS(W2_write_delay_cycle[3]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--W2_write_delay_cycle[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[4] at LC_X22_Y12_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

W2_write_delay_cycle[4]_lut_out = GND;
W2_write_delay_cycle[4] = DFFEAS(W2_write_delay_cycle[4]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , EB4_power_modified_counter_values[4], , , VCC);


--W2_write_delay_cycle[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[5] at LC_X20_Y8_N2
--operation mode is normal

W2_write_delay_cycle[5]_lut_out = EB4_power_modified_counter_values[5];
W2_write_delay_cycle[5] = DFFEAS(W2_write_delay_cycle[5]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , , , , );


--W2_write_delay_cycle[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[6] at LC_X22_Y13_N2
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

W2_write_delay_cycle[6]_lut_out = GND;
W2_write_delay_cycle[6] = DFFEAS(W2_write_delay_cycle[6]_lut_out, GLOBAL(CCD_PIXCLK), GLOBAL(D1_oRST_0), , , EB4_power_modified_counter_values[6], , , VCC);


--Q1_command_delay[6] is Sdram_Control_4Port:u6|command:command1|command_delay[6] at LC_X10_Y7_N3
--operation mode is normal

Q1_command_delay[6]_lut_out = !R1_INIT_REQ & (Q1_command_delay[7] # !Q1L8 # !Q1L31);
Q1_command_delay[6] = DFFEAS(Q1_command_delay[6]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--Q1_command_delay[7] is Sdram_Control_4Port:u6|command:command1|command_delay[7] at LC_X10_Y7_N5
--operation mode is normal

Q1_command_delay[7]_lut_out = !R1_INIT_REQ & (Q1_do_precharge # Q1_do_load_mode # !Q1L31);
Q1_command_delay[7] = DFFEAS(Q1_command_delay[7]_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--C1L58 is VGA_Controller:u1|LessThan~1175 at LC_X26_Y13_N7
--operation mode is normal

C1L58 = !C1_H_Cont[5] & !C1_H_Cont[6] & (C1L49 # !C1_H_Cont[4]);


--C1L59 is VGA_Controller:u1|LessThan~1176 at LC_X25_Y14_N2
--operation mode is normal

C1L59 = !C1_H_Cont[8] & !C1_H_Cont[9] & (C1L58 # !C1_H_Cont[7]);


--C1L60 is VGA_Controller:u1|LessThan~1177 at LC_X26_Y12_N7
--operation mode is normal

C1L60 = !C1_H_Cont[6] & !C1_H_Cont[5] & (C1L18 # !C1_H_Cont[4]);


--G1L435Q is Sdram_Control_4Port:u6|mWR_DONE~105 at LC_X16_Y9_N6
--operation mode is normal

G1L435Q_lut_out = G1L31 & G1L207Q & !G1L117 & !G1L41;
G1L435Q = DFFEAS(G1L435Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--FB1L4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty~431 at LC_X15_Y12_N5
--operation mode is normal

FB1L4 = G1L184 & G1L45Q & FB1L1;

--FB1L8Q is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty~435 at LC_X15_Y12_N5
--operation mode is normal

FB1L8Q = DFFEAS(FB1L4, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--FB2L4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty~431 at LC_X19_Y6_N9
--operation mode is normal

FB2L4 = G1L45Q & FB2L1 & G1L197;

--FB2L8Q is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty~435 at LC_X19_Y6_N9
--operation mode is normal

FB2L8Q = DFFEAS(FB2L4, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--MB1L35 is I2C_CCD_Config:u7|I2C_Controller:u0|SD[15]~8 at LC_X12_Y6_N6
--operation mode is normal

MB1L35 = MB1L36 & MB1L39Q & KEY[1] & !MB1L53Q;


--MB1L4 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK2~239 at LC_X12_Y5_N6
--operation mode is normal

MB1L4 = MB1L52Q & MB1L39Q & !MB1L53Q & CCD_SDAT;


--MB1L6 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK2~254 at LC_X12_Y5_N0
--operation mode is normal

MB1L6 = MB1L42Q & (MB1_ACK2) # !MB1L42Q & (MB1L49Q & (MB1_ACK2) # !MB1L49Q & (MB1L5 # !MB1_ACK2));


--~GND is ~GND at LC_X16_Y4_N9
--operation mode is normal

~GND = GND;


--OSC_27 is OSC_27 at PIN_153
--operation mode is input

OSC_27 = INPUT();


--KEY[4] is KEY[4] at PIN_7
--operation mode is input

KEY[4] = INPUT();


--KEY[5] is KEY[5] at PIN_6
--operation mode is input

KEY[5] = INPUT();


--KEY[6] is KEY[6] at PIN_4
--operation mode is input

KEY[6] = INPUT();


--KEY[7] is KEY[7] at PIN_2
--operation mode is input

KEY[7] = INPUT();


--TR_RXD is TR_RXD at PIN_205
--operation mode is input

TR_RXD = INPUT();


--TDI is TDI at PIN_235
--operation mode is input

TDI = INPUT();


--TCK is TCK at PIN_237
--operation mode is input

TCK = INPUT();


--TCS is TCS at PIN_236
--operation mode is input

TCS = INPUT();


--OSC_50 is OSC_50 at PIN_28
--operation mode is input

OSC_50 = INPUT();


--KEY[0] is KEY[0] at PIN_14
--operation mode is input

KEY[0] = INPUT();


--KEY[2] is KEY[2] at PIN_12
--operation mode is input

KEY[2] = INPUT();


--KEY[3] is KEY[3] at PIN_8
--operation mode is input

KEY[3] = INPUT();


--KEY[1] is KEY[1] at PIN_13
--operation mode is input

KEY[1] = INPUT();


--oLED[0] is oLED[0] at PIN_50
--operation mode is output

oLED[0] = OUTPUT(E1_Y_Cont[0]);


--oLED[1] is oLED[1] at PIN_11
--operation mode is output

oLED[1] = OUTPUT(E1_Y_Cont[1]);


--oLED[2] is oLED[2] at PIN_228
--operation mode is output

oLED[2] = OUTPUT(E1_Y_Cont[2]);


--oLED[3] is oLED[3] at PIN_193
--operation mode is output

oLED[3] = OUTPUT(E1_Y_Cont[3]);


--oLED[4] is oLED[4] at PIN_170
--operation mode is output

oLED[4] = OUTPUT(E1_Y_Cont[4]);


--oLED[5] is oLED[5] at PIN_131
--operation mode is output

oLED[5] = OUTPUT(E1_Y_Cont[5]);


--oLED[6] is oLED[6] at PIN_108
--operation mode is output

oLED[6] = OUTPUT(E1_Y_Cont[6]);


--oLED[7] is oLED[7] at PIN_73
--operation mode is output

oLED[7] = OUTPUT(E1_Y_Cont[7]);


--oCOM[0] is oCOM[0] at PIN_203
--operation mode is output

oCOM[0] = OUTPUT(J1L89);


--oCOM[1] is oCOM[1] at PIN_202
--operation mode is output

oCOM[1] = OUTPUT(!J1L90);


--oCOM[2] is oCOM[2] at PIN_201
--operation mode is output

oCOM[2] = OUTPUT(!J1L91);


--oCOM[3] is oCOM[3] at PIN_200
--operation mode is output

oCOM[3] = OUTPUT(!J1L92);


--TR_TXD is TR_TXD at PIN_204
--operation mode is output

TR_TXD = OUTPUT(GND);


--VSYNC_N is VSYNC_N at PIN_207
--operation mode is output

VSYNC_N = OUTPUT(C1_oVGA_V_SYNC);


--HSYNC_N is HSYNC_N at PIN_206
--operation mode is output

HSYNC_N = OUTPUT(C1_oVGA_H_SYNC);


--TVRES is TVRES at PIN_221
--operation mode is output

TVRES = OUTPUT(VCC);


--RED[0] is RED[0] at PIN_222
--operation mode is output

RED[0] = OUTPUT(C1L126);


--RED[1] is RED[1] at PIN_223
--operation mode is output

RED[1] = OUTPUT(C1L127);


--RED[2] is RED[2] at PIN_224
--operation mode is output

RED[2] = OUTPUT(C1L128);


--RED[3] is RED[3] at PIN_225
--operation mode is output

RED[3] = OUTPUT(C1L129);


--GREEN[0] is GREEN[0] at PIN_217
--operation mode is output

GREEN[0] = OUTPUT(C1L121);


--GREEN[1] is GREEN[1] at PIN_218
--operation mode is output

GREEN[1] = OUTPUT(C1L122);


--GREEN[2] is GREEN[2] at PIN_219
--operation mode is output

GREEN[2] = OUTPUT(C1L123);


--GREEN[3] is GREEN[3] at PIN_220
--operation mode is output

GREEN[3] = OUTPUT(C1L124);


--BLUE[0] is BLUE[0] at PIN_213
--operation mode is output

BLUE[0] = OUTPUT(C1L117);


--BLUE[1] is BLUE[1] at PIN_214
--operation mode is output

BLUE[1] = OUTPUT(C1L118);


--BLUE[2] is BLUE[2] at PIN_215
--operation mode is output

BLUE[2] = OUTPUT(C1L119);


--BLUE[3] is BLUE[3] at PIN_216
--operation mode is output

BLUE[3] = OUTPUT(C1L120);


--SD_LDQM is SD_LDQM at PIN_42
--operation mode is output

SD_LDQM = OUTPUT(G1_DQM[1]);


--SD_UDQM is SD_UDQM at PIN_60
--operation mode is output

SD_UDQM = OUTPUT(G1_DQM[1]);


--SD_WE_N is SD_WE_N at PIN_43
--operation mode is output

SD_WE_N = OUTPUT(G1_WE_N);


--SD_CAS_N is SD_CAS_N at PIN_44
--operation mode is output

SD_CAS_N = OUTPUT(G1_CAS_N);


--SD_RAS_N is SD_RAS_N at PIN_45
--operation mode is output

SD_RAS_N = OUTPUT(G1_RAS_N);


--SD_CS_N is SD_CS_N at PIN_46
--operation mode is output

SD_CS_N = OUTPUT(G1_CS_N[0]);


--SD_BA_0 is SD_BA_0 at PIN_47
--operation mode is output

SD_BA_0 = OUTPUT(G1_BA[0]);


--SD_BA_1 is SD_BA_1 at PIN_75
--operation mode is output

SD_BA_1 = OUTPUT(G1_BA[1]);


--SD_ADDR[0] is SD_ADDR[0] at PIN_77
--operation mode is output

SD_ADDR[0] = OUTPUT(G1_SA[0]);


--SD_ADDR[1] is SD_ADDR[1] at PIN_78
--operation mode is output

SD_ADDR[1] = OUTPUT(G1_SA[1]);


--SD_ADDR[2] is SD_ADDR[2] at PIN_79
--operation mode is output

SD_ADDR[2] = OUTPUT(G1_SA[2]);


--SD_ADDR[3] is SD_ADDR[3] at PIN_80
--operation mode is output

SD_ADDR[3] = OUTPUT(G1_SA[3]);


--SD_ADDR[4] is SD_ADDR[4] at PIN_68
--operation mode is output

SD_ADDR[4] = OUTPUT(G1_SA[4]);


--SD_ADDR[5] is SD_ADDR[5] at PIN_67
--operation mode is output

SD_ADDR[5] = OUTPUT(G1_SA[5]);


--SD_ADDR[6] is SD_ADDR[6] at PIN_66
--operation mode is output

SD_ADDR[6] = OUTPUT(G1_SA[6]);


--SD_ADDR[7] is SD_ADDR[7] at PIN_65
--operation mode is output

SD_ADDR[7] = OUTPUT(G1_SA[7]);


--SD_ADDR[8] is SD_ADDR[8] at PIN_64
--operation mode is output

SD_ADDR[8] = OUTPUT(G1_SA[8]);


--SD_ADDR[9] is SD_ADDR[9] at PIN_63
--operation mode is output

SD_ADDR[9] = OUTPUT(G1_SA[9]);


--SD_ADDR[10] is SD_ADDR[10] at PIN_76
--operation mode is output

SD_ADDR[10] = OUTPUT(G1_SA[10]);


--SD_ADDR[11] is SD_ADDR[11] at PIN_62
--operation mode is output

SD_ADDR[11] = OUTPUT(G1_SA[11]);


--SD_CLK is SD_CLK at PIN_38
--operation mode is output

SD_CLK = OUTPUT(LB1__extclk0);


--SD_CKE is SD_CKE at PIN_61
--operation mode is output

SD_CKE = OUTPUT(VCC);


--CF_CS0_N is CF_CS0_N at PIN_194
--operation mode is output

CF_CS0_N = OUTPUT(VCC);


--CF_CS1_N is CF_CS1_N at PIN_55
--operation mode is output

CF_CS1_N = OUTPUT(VCC);


--FL_CE_N is FL_CE_N at PIN_83
--operation mode is output

FL_CE_N = OUTPUT(VCC);


--TDO is TDO at PIN_238
--operation mode is output

TDO = OUTPUT(GND);


--AUD_BCK is AUD_BCK at PIN_226
--operation mode is output

AUD_BCK = OUTPUT(GND);


--AUD_DATA is AUD_DATA at PIN_234
--operation mode is output

AUD_DATA = OUTPUT(GND);


--AUD_LRCK is AUD_LRCK at PIN_233
--operation mode is output

AUD_LRCK = OUTPUT(GND);


--JP1[0] is JP1[0] at PIN_180
--operation mode is bidir

JP1[0] = BIDIR(OPNDRN(VCC));


--JP1[1] is JP1[1] at PIN_179
--operation mode is bidir

JP1[1] = BIDIR(OPNDRN(VCC));


--JP1[2] is JP1[2] at PIN_178
--operation mode is bidir

JP1[2] = BIDIR(OPNDRN(VCC));


--JP1[3] is JP1[3] at PIN_177
--operation mode is bidir

JP1[3] = BIDIR(OPNDRN(VCC));


--JP1[4] is JP1[4] at PIN_175
--operation mode is bidir

JP1[4] = BIDIR(OPNDRN(VCC));


--JP1[5] is JP1[5] at PIN_174
--operation mode is bidir

JP1[5] = BIDIR(OPNDRN(VCC));


--JP1[6] is JP1[6] at PIN_173
--operation mode is bidir

JP1[6] = BIDIR(OPNDRN(VCC));


--JP1[7] is JP1[7] at PIN_169
--operation mode is bidir

JP1[7] = BIDIR(OPNDRN(VCC));


--JP1[8] is JP1[8] at PIN_168
--operation mode is bidir

JP1[8] = BIDIR(OPNDRN(VCC));


--JP1[9] is JP1[9] at PIN_167
--operation mode is bidir

JP1[9] = BIDIR(OPNDRN(VCC));


--JP1[10] is JP1[10] at PIN_166
--operation mode is bidir

JP1[10] = BIDIR(OPNDRN(VCC));


--JP1[11] is JP1[11] at PIN_165
--operation mode is bidir

JP1[11] = BIDIR(OPNDRN(VCC));


--JP1[12] is JP1[12] at PIN_164
--operation mode is bidir

JP1[12] = BIDIR(OPNDRN(VCC));


--JP1[13] is JP1[13] at PIN_163
--operation mode is bidir

JP1[13] = BIDIR(OPNDRN(VCC));


--JP1[14] is JP1[14] at PIN_162
--operation mode is bidir

JP1[14] = BIDIR(OPNDRN(VCC));


--JP1[15] is JP1[15] at PIN_161
--operation mode is bidir

JP1[15] = BIDIR(OPNDRN(VCC));


--JP1[16] is JP1[16] at PIN_160
--operation mode is bidir

JP1[16] = BIDIR(OPNDRN(VCC));


--JP1[17] is JP1[17] at PIN_159
--operation mode is bidir

JP1[17] = BIDIR(OPNDRN(VCC));


--JP1[18] is JP1[18] at PIN_158
--operation mode is bidir

JP1[18] = BIDIR(OPNDRN(VCC));


--JP1[19] is JP1[19] at PIN_141
--operation mode is bidir

JP1[19] = BIDIR(OPNDRN(VCC));


--JP1[20] is JP1[20] at PIN_140
--operation mode is bidir

JP1[20] = BIDIR(OPNDRN(VCC));


--JP1[21] is JP1[21] at PIN_139
--operation mode is bidir

JP1[21] = BIDIR(OPNDRN(VCC));


--JP1[22] is JP1[22] at PIN_138
--operation mode is bidir

JP1[22] = BIDIR(OPNDRN(VCC));


--JP1[23] is JP1[23] at PIN_137
--operation mode is bidir

JP1[23] = BIDIR(OPNDRN(VCC));


--JP1[24] is JP1[24] at PIN_136
--operation mode is bidir

JP1[24] = BIDIR(OPNDRN(VCC));


--JP1[25] is JP1[25] at PIN_135
--operation mode is bidir

JP1[25] = BIDIR(OPNDRN(VCC));


--JP1[26] is JP1[26] at PIN_134
--operation mode is bidir

JP1[26] = BIDIR(OPNDRN(VCC));


--JP1[27] is JP1[27] at PIN_133
--operation mode is bidir

JP1[27] = BIDIR(OPNDRN(VCC));


--JP1[28] is JP1[28] at PIN_132
--operation mode is bidir

JP1[28] = BIDIR(OPNDRN(VCC));


--JP1[29] is JP1[29] at PIN_128
--operation mode is bidir

JP1[29] = BIDIR(OPNDRN(VCC));


--JP1[30] is JP1[30] at PIN_126
--operation mode is bidir

JP1[30] = BIDIR(OPNDRN(VCC));


--JP1[31] is JP1[31] at PIN_125
--operation mode is bidir

JP1[31] = BIDIR(OPNDRN(VCC));


--JP1[32] is JP1[32] at PIN_124
--operation mode is bidir

JP1[32] = BIDIR(OPNDRN(VCC));


--JP1[33] is JP1[33] at PIN_123
--operation mode is bidir

JP1[33] = BIDIR(OPNDRN(VCC));


--JP1[34] is JP1[34] at PIN_122
--operation mode is bidir

JP1[34] = BIDIR(OPNDRN(VCC));


--JP1[35] is JP1[35] at PIN_121
--operation mode is bidir

JP1[35] = BIDIR(OPNDRN(VCC));


--JP2[0] is JP2[0] at PIN_199
--operation mode is bidir

JP2[0] = BIDIR(OPNDRN(VCC));


--JP2[13] is JP2[13] at PIN_120
--operation mode is bidir

JP2[13] = BIDIR(OPNDRN(VCC));


--JP2[14] is JP2[14] at PIN_119
--operation mode is bidir

JP2[14] = BIDIR(OPNDRN(VCC));


--JP2[15] is JP2[15] at PIN_118
--operation mode is bidir

JP2[15] = BIDIR(OPNDRN(VCC));


--JP2[16] is JP2[16] at PIN_117
--operation mode is bidir

JP2[16] = BIDIR(OPNDRN(VCC));


--JP2[17] is JP2[17] at PIN_116
--operation mode is bidir

JP2[17] = BIDIR(OPNDRN(VCC));


--JP2[18] is JP2[18] at PIN_115
--operation mode is bidir

JP2[18] = BIDIR(OPNDRN(VCC));


--JP2[19] is JP2[19] at PIN_114
--operation mode is bidir

JP2[19] = BIDIR(OPNDRN(VCC));


--SD_DATA[0] is SD_DATA[0] at PIN_15
--operation mode is bidir

SD_DATA[0]_tri_out = TRI(G1L387, Q1_OE);
SD_DATA[0] = BIDIR(SD_DATA[0]_tri_out);


--SD_DATA[1] is SD_DATA[1] at PIN_16
--operation mode is bidir

SD_DATA[1]_tri_out = TRI(G1L388, Q1_OE);
SD_DATA[1] = BIDIR(SD_DATA[1]_tri_out);


--SD_DATA[2] is SD_DATA[2] at PIN_17
--operation mode is bidir

SD_DATA[2]_tri_out = TRI(G1L389, Q1_OE);
SD_DATA[2] = BIDIR(SD_DATA[2]_tri_out);


--SD_DATA[3] is SD_DATA[3] at PIN_18
--operation mode is bidir

SD_DATA[3]_tri_out = TRI(G1L390, Q1_OE);
SD_DATA[3] = BIDIR(SD_DATA[3]_tri_out);


--SD_DATA[4] is SD_DATA[4] at PIN_19
--operation mode is bidir

SD_DATA[4]_tri_out = TRI(G1L391, Q1_OE);
SD_DATA[4] = BIDIR(SD_DATA[4]_tri_out);


--SD_DATA[5] is SD_DATA[5] at PIN_20
--operation mode is bidir

SD_DATA[5]_tri_out = TRI(G1L392, Q1_OE);
SD_DATA[5] = BIDIR(SD_DATA[5]_tri_out);


--A1L154 is SD_DATA[6]~9 at PIN_21
--operation mode is bidir

A1L154 = SD_DATA[6];

--SD_DATA[6] is SD_DATA[6] at PIN_21
--operation mode is bidir

SD_DATA[6]_tri_out = TRI(G1L393, Q1_OE);
SD_DATA[6] = BIDIR(SD_DATA[6]_tri_out);


--A1L156 is SD_DATA[7]~8 at PIN_41
--operation mode is bidir

A1L156 = SD_DATA[7];

--SD_DATA[7] is SD_DATA[7] at PIN_41
--operation mode is bidir

SD_DATA[7]_tri_out = TRI(G1L394, Q1_OE);
SD_DATA[7] = BIDIR(SD_DATA[7]_tri_out);


--A1L158 is SD_DATA[8]~7 at PIN_59
--operation mode is bidir

A1L158 = SD_DATA[8];

--SD_DATA[8] is SD_DATA[8] at PIN_59
--operation mode is bidir

SD_DATA[8]_tri_out = TRI(G1L395, Q1_OE);
SD_DATA[8] = BIDIR(SD_DATA[8]_tri_out);


--A1L160 is SD_DATA[9]~6 at PIN_58
--operation mode is bidir

A1L160 = SD_DATA[9];

--SD_DATA[9] is SD_DATA[9] at PIN_58
--operation mode is bidir

SD_DATA[9]_tri_out = TRI(G1L396, Q1_OE);
SD_DATA[9] = BIDIR(SD_DATA[9]_tri_out);


--SD_DATA[10] is SD_DATA[10] at PIN_57
--operation mode is bidir

SD_DATA[10]_tri_out = TRI(G1L397, Q1_OE);
SD_DATA[10] = BIDIR(SD_DATA[10]_tri_out);


--A1L163 is SD_DATA[11]~4 at PIN_56
--operation mode is bidir

A1L163 = SD_DATA[11];

--SD_DATA[11] is SD_DATA[11] at PIN_56
--operation mode is bidir

SD_DATA[11]_tri_out = TRI(G1L398, Q1_OE);
SD_DATA[11] = BIDIR(SD_DATA[11]_tri_out);


--A1L165 is SD_DATA[12]~3 at PIN_54
--operation mode is bidir

A1L165 = SD_DATA[12];

--SD_DATA[12] is SD_DATA[12] at PIN_54
--operation mode is bidir

SD_DATA[12]_tri_out = TRI(G1L399, Q1_OE);
SD_DATA[12] = BIDIR(SD_DATA[12]_tri_out);


--A1L167 is SD_DATA[13]~2 at PIN_53
--operation mode is bidir

A1L167 = SD_DATA[13];

--SD_DATA[13] is SD_DATA[13] at PIN_53
--operation mode is bidir

SD_DATA[13]_tri_out = TRI(G1L400, Q1_OE);
SD_DATA[13] = BIDIR(SD_DATA[13]_tri_out);


--A1L169 is SD_DATA[14]~1 at PIN_49
--operation mode is bidir

A1L169 = SD_DATA[14];

--SD_DATA[14] is SD_DATA[14] at PIN_49
--operation mode is bidir

SD_DATA[14]_tri_out = TRI(G1L401, Q1_OE);
SD_DATA[14] = BIDIR(SD_DATA[14]_tri_out);


--SD_DATA[15] is SD_DATA[15] at PIN_48
--operation mode is bidir

SD_DATA[15]_tri_out = TRI(G1L402, Q1_OE);
SD_DATA[15] = BIDIR(SD_DATA[15]_tri_out);


--JP2[1] is JP2[1] at PIN_198
--operation mode is bidir

JP2[1]_tri_out = TRI(J1L115, VCC);
JP2[1] = BIDIR(JP2[1]_tri_out);


--JP2[2] is JP2[2] at PIN_197
--operation mode is bidir

JP2[2]_tri_out = TRI(J1L116, VCC);
JP2[2] = BIDIR(JP2[2]_tri_out);


--JP2[3] is JP2[3] at PIN_196
--operation mode is bidir

JP2[3]_tri_out = TRI(J1L117, VCC);
JP2[3] = BIDIR(JP2[3]_tri_out);


--JP2[4] is JP2[4] at PIN_195
--operation mode is bidir

JP2[4]_tri_out = TRI(J1L118, VCC);
JP2[4] = BIDIR(JP2[4]_tri_out);


--JP2[5] is JP2[5] at PIN_188
--operation mode is bidir

JP2[5]_tri_out = TRI(VCC, VCC);
JP2[5] = BIDIR(JP2[5]_tri_out);


--JP2[6] is JP2[6] at PIN_187
--operation mode is bidir

JP2[6]_tri_out = TRI(J1L119, VCC);
JP2[6] = BIDIR(JP2[6]_tri_out);


--JP2[7] is JP2[7] at PIN_186
--operation mode is bidir

JP2[7]_tri_out = TRI(J1L120, VCC);
JP2[7] = BIDIR(JP2[7]_tri_out);


--JP2[8] is JP2[8] at PIN_185
--operation mode is bidir

JP2[8]_tri_out = TRI(J1L121, VCC);
JP2[8] = BIDIR(JP2[8]_tri_out);


--A1L69 is JP2[9]~23 at PIN_184
--operation mode is bidir

A1L69 = JP2[9];

--JP2[9] is JP2[9] at PIN_184
--operation mode is bidir

JP2[9] = BIDIR(OPNDRN(VCC));


--A1L71 is JP2[10]~22 at PIN_183
--operation mode is bidir

A1L71 = JP2[10];

--JP2[10] is JP2[10] at PIN_183
--operation mode is bidir

JP2[10] = BIDIR(OPNDRN(VCC));


--A1L73 is JP2[11]~21 at PIN_182
--operation mode is bidir

A1L73 = JP2[11];

--JP2[11] is JP2[11] at PIN_182
--operation mode is bidir

JP2[11] = BIDIR(OPNDRN(VCC));


--A1L75 is JP2[12]~20 at PIN_181
--operation mode is bidir

A1L75 = JP2[12];

--JP2[12] is JP2[12] at PIN_181
--operation mode is bidir

JP2[12] = BIDIR(OPNDRN(VCC));


--rCCD_DATA[0] is rCCD_DATA[0] at PIN_113
--operation mode is bidir
--input register power-up is low

rCCD_DATA[0] = DFFE(JP2[20], GLOBAL(CCD_PIXCLK), , , );

--JP2[20] is JP2[20] at PIN_113
--operation mode is bidir
--input register power-up is low

JP2[20] = BIDIR(OPNDRN(VCC));


--rCCD_DATA[1] is rCCD_DATA[1] at PIN_106
--operation mode is bidir
--input register power-up is low

rCCD_DATA[1] = DFFE(JP2[21], GLOBAL(CCD_PIXCLK), , , );

--JP2[21] is JP2[21] at PIN_106
--operation mode is bidir
--input register power-up is low

JP2[21] = BIDIR(OPNDRN(VCC));


--rCCD_DATA[4] is rCCD_DATA[4] at PIN_105
--operation mode is bidir
--input register power-up is low

rCCD_DATA[4] = DFFE(JP2[22], GLOBAL(CCD_PIXCLK), , , );

--JP2[22] is JP2[22] at PIN_105
--operation mode is bidir
--input register power-up is low

JP2[22] = BIDIR(OPNDRN(VCC));


--rCCD_DATA[3] is rCCD_DATA[3] at PIN_104
--operation mode is bidir
--input register power-up is low

rCCD_DATA[3] = DFFE(JP2[23], GLOBAL(CCD_PIXCLK), , , );

--JP2[23] is JP2[23] at PIN_104
--operation mode is bidir
--input register power-up is low

JP2[23] = BIDIR(OPNDRN(VCC));


--rCCD_DATA[5] is rCCD_DATA[5] at PIN_103
--operation mode is bidir
--input register power-up is low

rCCD_DATA[5] = DFFE(JP2[24], GLOBAL(CCD_PIXCLK), , , );

--JP2[24] is JP2[24] at PIN_103
--operation mode is bidir
--input register power-up is low

JP2[24] = BIDIR(OPNDRN(VCC));


--rCCD_DATA[2] is rCCD_DATA[2] at PIN_102
--operation mode is bidir
--input register power-up is low

rCCD_DATA[2] = DFFE(JP2[25], GLOBAL(CCD_PIXCLK), , , );

--JP2[25] is JP2[25] at PIN_102
--operation mode is bidir
--input register power-up is low

JP2[25] = BIDIR(OPNDRN(VCC));


--rCCD_DATA[6] is rCCD_DATA[6] at PIN_100
--operation mode is bidir
--input register power-up is low

rCCD_DATA[6] = DFFE(JP2[26], GLOBAL(CCD_PIXCLK), , , );

--JP2[26] is JP2[26] at PIN_100
--operation mode is bidir
--input register power-up is low

JP2[26] = BIDIR(OPNDRN(VCC));


--rCCD_DATA[7] is rCCD_DATA[7] at PIN_99
--operation mode is bidir
--input register power-up is low

rCCD_DATA[7] = DFFE(JP2[27], GLOBAL(CCD_PIXCLK), , , );

--JP2[27] is JP2[27] at PIN_99
--operation mode is bidir
--input register power-up is low

JP2[27] = BIDIR(OPNDRN(VCC));


--rCCD_DATA[8] is rCCD_DATA[8] at PIN_98
--operation mode is bidir
--input register power-up is low

rCCD_DATA[8] = DFFE(JP2[28], GLOBAL(CCD_PIXCLK), , , );

--JP2[28] is JP2[28] at PIN_98
--operation mode is bidir
--input register power-up is low

JP2[28] = BIDIR(OPNDRN(VCC));


--rCCD_DATA[9] is rCCD_DATA[9] at PIN_97
--operation mode is bidir
--input register power-up is low

rCCD_DATA[9] = DFFE(JP2[29], GLOBAL(CCD_PIXCLK), , , );

--JP2[29] is JP2[29] at PIN_97
--operation mode is bidir
--input register power-up is low

JP2[29] = BIDIR(OPNDRN(VCC));


--CCD_PIXCLK is CCD_PIXCLK at PIN_96
--operation mode is bidir

CCD_PIXCLK = JP2[30];

--JP2[30] is JP2[30] at PIN_96
--operation mode is bidir

JP2[30] = BIDIR(OPNDRN(VCC));


--JP2[31] is JP2[31] at PIN_95
--operation mode is bidir

JP2[31]_tri_out = TRI(CCD_MCLK, VCC);
JP2[31] = BIDIR(JP2[31]_tri_out);


--rCCD_LVAL is rCCD_LVAL at PIN_94
--operation mode is bidir
--input register power-up is low

rCCD_LVAL = DFFE(JP2[32], GLOBAL(CCD_PIXCLK), , , );

--JP2[32] is JP2[32] at PIN_94
--operation mode is bidir
--input register power-up is low

JP2[32] = BIDIR(OPNDRN(VCC));


--rCCD_FVAL is rCCD_FVAL at PIN_88
--operation mode is bidir
--input register power-up is low

rCCD_FVAL = DFFE(JP2[33], GLOBAL(CCD_PIXCLK), , , );

--JP2[33] is JP2[33] at PIN_88
--operation mode is bidir
--input register power-up is low

JP2[33] = BIDIR(OPNDRN(VCC));


--JP2[34] is JP2[34] at PIN_87
--operation mode is bidir

JP2[34]_tri_out = TRI(MB1L13, VCC);
JP2[34] = BIDIR(JP2[34]_tri_out);


--CCD_SDAT is CCD_SDAT at PIN_86
--operation mode is bidir

CCD_SDAT = JP2[35];

--JP2[35] is JP2[35] at PIN_86
--operation mode is bidir

JP2[35] = BIDIR(OPNDRN(!MB1L20Q));


--Q1L13 is Sdram_Control_4Port:u6|command:command1|REF_ACK~60 at LC_X10_Y6_N9
--operation mode is normal

Q1L13 = !Q1_REF_ACK;




--G1L657Q is Sdram_Control_4Port:u6|rWR2_ADDR[8]~1730 at LC_X26_Y7_N0
--operation mode is normal

G1L657Q_lut_out = D1_oRST_0;
G1L657Q = DFFEAS(G1L657Q_lut_out, GLOBAL(LB1__clk0), VCC, , G1L655, , , , );


--FB1L7Q is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty~434 at LC_X15_Y12_N8
--operation mode is normal

FB1L7Q_lut_out = FB1_b_one;
FB1L7Q = DFFEAS(FB1L7Q_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--FB2L7Q is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty~434 at LC_X19_Y6_N0
--operation mode is normal

FB2L7Q_lut_out = FB2_b_one;
FB2L7Q = DFFEAS(FB2L7Q_lut_out, GLOBAL(LB1__clk0), GLOBAL(D1_oRST_0), , , , , , );


--G1L206Q is Sdram_Control_4Port:u6|Write~325 at LC_X19_Y8_N5
--operation mode is normal

G1L206Q_lut_out = G1L39;
G1L206Q = DFFEAS(G1L206Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--R1L90Q is Sdram_Control_4Port:u6|control_interface:control1|init_timer[3]~1086 at LC_X9_Y17_N1
--operation mode is normal

R1L90Q_lut_out = R1L22 & (R1L87) # !R1L22 & R1L90Q;
R1L90Q = DFFEAS(R1L90Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--R1L68 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[1]~1081 at LC_X10_Y17_N7
--operation mode is normal

R1L68 = R1L22 & (R1L67) # !R1L22 & R1L70Q;

--R1L70Q is Sdram_Control_4Port:u6|control_interface:control1|init_timer[1]~1083 at LC_X10_Y17_N7
--operation mode is normal

R1L70Q = DFFEAS(R1L68, GLOBAL(LB1__clk0), VCC, , , , , , );


--R1L60Q is Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]~1041 at LC_X10_Y16_N9
--operation mode is normal

R1L60Q_lut_out = R1L60Q $ (R1L22);
R1L60Q = DFFEAS(R1L60Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--R1L108 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[5]~1078 at LC_X8_Y16_N8
--operation mode is normal

R1L108 = R1L22 & (R1L107) # !R1L22 & R1L110Q;

--R1L110Q is Sdram_Control_4Port:u6|control_interface:control1|init_timer[5]~1080 at LC_X8_Y16_N8
--operation mode is normal

R1L110Q = DFFEAS(R1L108, GLOBAL(LB1__clk0), VCC, , , , , , );


--R1L98 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[4]~1075 at LC_X8_Y16_N5
--operation mode is normal

R1L98 = R1L22 & R1L97 # !R1L22 & (R1L100Q);

--R1L100Q is Sdram_Control_4Port:u6|control_interface:control1|init_timer[4]~1077 at LC_X8_Y16_N5
--operation mode is normal

R1L100Q = DFFEAS(R1L98, GLOBAL(LB1__clk0), VCC, , , , , , );


--R1L77 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[2]~1072 at LC_X10_Y17_N5
--operation mode is normal

R1L77 = R1L22 & (R1L76) # !R1L22 & R1L79Q;

--R1L79Q is Sdram_Control_4Port:u6|control_interface:control1|init_timer[2]~1074 at LC_X10_Y17_N5
--operation mode is normal

R1L79Q = DFFEAS(R1L77, GLOBAL(LB1__clk0), VCC, , , , , , );


--R1L179Q is Sdram_Control_4Port:u6|control_interface:control1|init_timer[12]~1071 at LC_X9_Y16_N8
--operation mode is normal

R1L179Q_lut_out = R1L22 & (R1L176) # !R1L22 & R1L179Q;
R1L179Q = DFFEAS(R1L179Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--R1L170Q is Sdram_Control_4Port:u6|control_interface:control1|init_timer[11]~1068 at LC_X9_Y16_N9
--operation mode is normal

R1L170Q_lut_out = R1L22 & (R1L167) # !R1L22 & R1L170Q;
R1L170Q = DFFEAS(R1L170Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--R1L160Q is Sdram_Control_4Port:u6|control_interface:control1|init_timer[10]~1065 at LC_X9_Y18_N2
--operation mode is normal

R1L160Q_lut_out = R1L22 & (R1L157) # !R1L22 & R1L160Q;
R1L160Q = DFFEAS(R1L160Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--R1L138 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[8]~1060 at LC_X8_Y16_N7
--operation mode is normal

R1L138 = R1L59Q & (R1L139Q) # !R1L59Q & R1L140Q;

--R1L140Q is Sdram_Control_4Port:u6|control_interface:control1|init_timer[8]~1062 at LC_X8_Y16_N7
--operation mode is normal

R1L140Q = DFFEAS(R1L138, GLOBAL(LB1__clk0), VCC, , , , , , );


--R1L130Q is Sdram_Control_4Port:u6|control_interface:control1|init_timer[7]~1059 at LC_X10_Y16_N4
--operation mode is normal

R1L130Q_lut_out = R1L22 & (R1L127) # !R1L22 & R1L130Q;
R1L130Q = DFFEAS(R1L130Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--R1L118 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[6]~1054 at LC_X8_Y16_N9
--operation mode is normal

R1L118 = R1L22 & (R1L117) # !R1L22 & R1L120Q;

--R1L120Q is Sdram_Control_4Port:u6|control_interface:control1|init_timer[6]~1056 at LC_X8_Y16_N9
--operation mode is normal

R1L120Q = DFFEAS(R1L118, GLOBAL(LB1__clk0), VCC, , , , , , );


--R1L187 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[13]~1051 at LC_X10_Y16_N3
--operation mode is normal

R1L187 = R1L59Q & (R1L188Q) # !R1L59Q & R1L189Q;

--R1L189Q is Sdram_Control_4Port:u6|control_interface:control1|init_timer[13]~1053 at LC_X10_Y16_N3
--operation mode is normal

R1L189Q = DFFEAS(R1L187, GLOBAL(LB1__clk0), VCC, , , , , , );


--R1L199Q is Sdram_Control_4Port:u6|control_interface:control1|init_timer[14]~1050 at LC_X10_Y16_N0
--operation mode is normal

R1L199Q_lut_out = R1L22 & (R1L196) # !R1L22 & R1L199Q;
R1L199Q = DFFEAS(R1L199Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--R1L205 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]~1045 at LC_X10_Y16_N1
--operation mode is normal

R1L205 = R1L59Q & R1L206Q # !R1L59Q & (R1L207Q);

--R1L207Q is Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]~1047 at LC_X10_Y16_N1
--operation mode is normal

R1L207Q = DFFEAS(R1L205, GLOBAL(LB1__clk0), VCC, , , , , , );


--R1L148 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[9]~1042 at LC_X8_Y16_N1
--operation mode is normal

R1L148 = R1L59Q & R1L149Q # !R1L59Q & (R1L150Q);

--R1L150Q is Sdram_Control_4Port:u6|control_interface:control1|init_timer[9]~1044 at LC_X8_Y16_N1
--operation mode is normal

R1L150Q = DFFEAS(R1L148, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L634Q is Sdram_Control_4Port:u6|rWR1_ADDR[19]~1147 at LC_X25_Y7_N6
--operation mode is normal

G1L634Q_lut_out = G1L581 & (G1L635 & !G1L580) # !G1L581 & G1L634Q;
G1L634Q = DFFEAS(G1L634Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L629Q is Sdram_Control_4Port:u6|rWR1_ADDR[18]~1149 at LC_X25_Y7_N3
--operation mode is normal

G1L629Q_lut_out = G1L581 & (!G1L580 & G1L630) # !G1L581 & G1L629Q;
G1L629Q = DFFEAS(G1L629Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L623Q is Sdram_Control_4Port:u6|rWR1_ADDR[17]~1151 at LC_X25_Y7_N0
--operation mode is normal

G1L623Q_lut_out = G1L581 & !G1L580 & G1L624 # !G1L581 & (G1L623Q);
G1L623Q = DFFEAS(G1L623Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L617Q is Sdram_Control_4Port:u6|rWR1_ADDR[16]~1153 at LC_X25_Y7_N9
--operation mode is normal

G1L617Q_lut_out = G1L581 & (G1L618 & !G1L580) # !G1L581 & G1L617Q;
G1L617Q = DFFEAS(G1L617Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L611Q is Sdram_Control_4Port:u6|rWR1_ADDR[15]~1155 at LC_X25_Y7_N8
--operation mode is normal

G1L611Q_lut_out = G1L581 & G1L612 & !G1L580 # !G1L581 & (G1L611Q);
G1L611Q = DFFEAS(G1L611Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L605Q is Sdram_Control_4Port:u6|rWR1_ADDR[14]~1157 at LC_X26_Y9_N4
--operation mode is normal

G1L605Q_lut_out = G1L581 & (!G1L580 & G1L606) # !G1L581 & G1L605Q;
G1L605Q = DFFEAS(G1L605Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L600Q is Sdram_Control_4Port:u6|rWR1_ADDR[13]~1159 at LC_X26_Y9_N0
--operation mode is normal

G1L600Q_lut_out = G1L581 & G1L601 & (!G1L580) # !G1L581 & (G1L600Q);
G1L600Q = DFFEAS(G1L600Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L594Q is Sdram_Control_4Port:u6|rWR1_ADDR[12]~1161 at LC_X26_Y9_N9
--operation mode is normal

G1L594Q_lut_out = G1L581 & (G1L595 & !G1L580) # !G1L581 & G1L594Q;
G1L594Q = DFFEAS(G1L594Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L588Q is Sdram_Control_4Port:u6|rWR1_ADDR[11]~1163 at LC_X26_Y9_N3
--operation mode is normal

G1L588Q_lut_out = G1L581 & G1L589 & (!G1L580) # !G1L581 & (G1L588Q);
G1L588Q = DFFEAS(G1L588Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L582Q is Sdram_Control_4Port:u6|rWR1_ADDR[10]~1165 at LC_X26_Y9_N8
--operation mode is normal

G1L582Q_lut_out = G1L581 & !G1L580 & (G1L583) # !G1L581 & (G1L582Q);
G1L582Q = DFFEAS(G1L582Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L572Q is Sdram_Control_4Port:u6|rWR1_ADDR[9]~1167 at LC_X26_Y9_N1
--operation mode is normal

G1L572Q_lut_out = G1L581 & (G1L573 & !G1L580) # !G1L581 & G1L572Q;
G1L572Q = DFFEAS(G1L572Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L567Q is Sdram_Control_4Port:u6|rWR1_ADDR[8]~1169 at LC_X25_Y9_N1
--operation mode is normal

G1L567Q_lut_out = G1L581 & (!G1L580 & !G1L567Q) # !G1L581 & (G1L567Q);
G1L567Q = DFFEAS(G1L567Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L646Q is Sdram_Control_4Port:u6|rWR1_ADDR[21]~1171 at LC_X25_Y7_N5
--operation mode is normal

G1L646Q_lut_out = G1L581 & (G1L647 & !G1L580) # !G1L581 & G1L646Q;
G1L646Q = DFFEAS(G1L646Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L640Q is Sdram_Control_4Port:u6|rWR1_ADDR[20]~1173 at LC_X25_Y7_N1
--operation mode is normal

G1L640Q_lut_out = G1L581 & (G1L641 & !G1L580) # !G1L581 & G1L640Q;
G1L640Q = DFFEAS(G1L640Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L650Q is Sdram_Control_4Port:u6|rWR1_ADDR[22]~1175 at LC_X25_Y7_N2
--operation mode is normal

G1L650Q_lut_out = G1L581 & (G1L651 & !G1L580) # !G1L581 & G1L650Q;
G1L650Q = DFFEAS(G1L650Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L10 is Sdram_Control_4Port:u6|CMD[0]~699 at LC_X11_Y9_N6
--operation mode is normal

G1L10 = G1L21Q & G1L11Q # !G1L21Q & (G1L12Q);

--G1L12Q is Sdram_Control_4Port:u6|CMD[0]~701 at LC_X11_Y9_N6
--operation mode is normal

G1L12Q = DFFEAS(G1L10, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L19 is Sdram_Control_4Port:u6|CMD[1]~695 at LC_X11_Y9_N0
--operation mode is normal

G1L19 = G1L21Q & G1L20Q # !G1L21Q & (G1L22Q);

--G1L22Q is Sdram_Control_4Port:u6|CMD[1]~698 at LC_X11_Y9_N0
--operation mode is normal

G1L22Q = DFFEAS(G1L19, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L197 is Sdram_Control_4Port:u6|WR_MASK[1]~173 at LC_X15_Y9_N8
--operation mode is normal

G1L197 = G1L186Q & (G1L198Q) # !G1L186Q & (G1L199Q);

--G1L199Q is Sdram_Control_4Port:u6|WR_MASK[1]~182 at LC_X15_Y9_N8
--operation mode is normal

G1L199Q = DFFEAS(G1L197, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L184 is Sdram_Control_4Port:u6|WR_MASK[0]~169 at LC_X15_Y9_N4
--operation mode is normal

G1L184 = G1L186Q & !G1L434Q & (G1L189Q) # !G1L186Q & (G1L190Q);

--G1L190Q is Sdram_Control_4Port:u6|WR_MASK[0]~180 at LC_X15_Y9_N4
--operation mode is normal

G1L190Q = DFFEAS(G1L184, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L441 is Sdram_Control_4Port:u6|mWR~454 at LC_X19_Y9_N4
--operation mode is normal

G1L441 = G1L186Q & (G1L443Q) # !G1L186Q & (G1_Pre_WR);


--G1L424 is Sdram_Control_4Port:u6|mRD~584 at LC_X19_Y8_N2
--operation mode is normal

G1L424 = G1L85Q & G1L426Q # !G1L85Q & (G1_Pre_RD);


--G1L78Q is Sdram_Control_4Port:u6|RD_MASK[0]~116 at LC_X20_Y10_N8
--operation mode is normal

G1L78Q_lut_out = G1L419 & (G1L75) # !G1L419 & G1L78Q;
G1L78Q = DFFEAS(G1L78Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L87Q is Sdram_Control_4Port:u6|RD_MASK[1]~118 at LC_X20_Y10_N9
--operation mode is normal

G1L87Q_lut_out = G1L419 & G1L83 # !G1L419 & (G1L87Q);
G1L87Q = DFFEAS(G1L87Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L185Q is Sdram_Control_4Port:u6|WR_MASK[0]~170 at LC_X11_Y16_N0
--operation mode is normal

G1L185Q_lut_out = X2_dffe5a[8];
G1L185Q = DFFEAS(G1L185Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L95Q is Sdram_Control_4Port:u6|Read~470 at LC_X16_Y9_N5
--operation mode is normal
--sload is tied to vcc, which is functionally the same as treating the sdata port as the data input.

G1L95Q_lut_out = GND;
G1L95Q = DFFEAS(G1L95Q_lut_out, GLOBAL(LB1__clk0), VCC, , , G1_Pre_WR, , , VCC);


--G1L169Q is Sdram_Control_4Port:u6|ST[9]~2391 at LC_X23_Y14_N0
--operation mode is normal

G1L169Q_lut_out = G1L112;
G1L169Q = DFFEAS(G1L169Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L170Q is Sdram_Control_4Port:u6|ST[9]~2392 at LC_X12_Y9_N0
--operation mode is normal

G1L170Q_lut_out = R1_CMD_ACK;
G1L170Q = DFFEAS(G1L170Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L66 is Sdram_Control_4Port:u6|PM_STOP~_DUP_COMB at LC_X16_Y8_N0
--operation mode is normal

G1L66 = G1L31 & !G1L207Q & G1L117;


--G1L168 is Sdram_Control_4Port:u6|ST[9]~2369_DUP_COMB at LC_X16_Y9_N7
--operation mode is normal

G1L168 = !G1L174Q & !G1L207Q & G1L117 & G1L29;


--G1L209Q is Sdram_Control_4Port:u6|Write~334 at LC_X14_Y9_N2
--operation mode is normal

G1L209Q_lut_out = G1L207Q;
G1L209Q = DFFEAS(G1L209Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L189Q is Sdram_Control_4Port:u6|WR_MASK[0]~179 at LC_X15_Y9_N0
--operation mode is normal

G1L189Q_lut_out = X2_dffe5a[8];
G1L189Q = DFFEAS(G1L189Q_lut_out, GLOBAL(LB1__clk0), VCC, , , , , , );


--G1L442 is Sdram_Control_4Port:u6|mWR~454_DUP_COMB_458 at LC_X19_Y9_N7
--operation mode is normal

G1L442 = G1L186Q & (G1L443Q) # !G1L186Q & G1_Pre_WR;


--G1L425 is Sdram_Control_4Port:u6|mRD~584_DUP_COMB_590 at LC_X20_Y10_N5
--operation mode is normal

G1L425 = G1L85Q & (G1L426Q) # !G1L85Q & G1_Pre_RD;


--G1L117 is Sdram_Control_4Port:u6|ST[0]~2386_DUP_COMB at LC_X20_Y10_N6
--operation mode is normal

G1L117 = G1L120Q & G1L116Q # !G1L120Q & (G1L121Q & !G1L167Q);


--G1L734 is Sdram_Control_4Port:u6|rWR2_ADDR~1824_BDD0 at LC_X23_Y6_N2
--operation mode is normal

G1L734 = !G1L730Q & !G1L725Q;


--R1L15 is Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE~101_BDD1 at LC_X8_Y17_N1
--operation mode is normal

R1L15 = R1L90Q & (!R1L79Q & !R1L138);


--G1L534 is Sdram_Control_4Port:u6|rRD2_ADDR[16]~1660_BDD3 at LC_X24_Y9_N8
--operation mode is normal

G1L534 = !G1_rRD2_ADDR[16] & !G1_rRD2_ADDR[17] & G1_rRD2_ADDR[15] & G1_rRD2_ADDR[14];


--G1L536 is Sdram_Control_4Port:u6|rRD2_ADDR[16]~1661_BDD4 at LC_X23_Y10_N0
--operation mode is normal

G1L536 = G1_rRD2_ADDR[11] # G1_rRD2_ADDR[8] & G1_rRD2_ADDR[9] & G1_rRD2_ADDR[10];


--G1L428 is Sdram_Control_4Port:u6|mRD~591_BDD6 at LC_X19_Y9_N6
--operation mode is normal

G1L428 = G1L417 & G1L416;


--G1L539 is Sdram_Control_4Port:u6|rRD2_ADDR[16]~1663_BDD7 at LC_X24_Y8_N7
--operation mode is normal

G1L539 = !G1_rRD2_ADDR[21] & !G1_rRD2_ADDR[20] & (!G1_rRD2_ADDR[22]);


--G1L541 is Sdram_Control_4Port:u6|rRD2_ADDR[16]~1664_BDD8 at LC_X24_Y8_N4
--operation mode is normal

G1L541 = !G1_rRD2_ADDR[22] & G1_rRD2_ADDR[20] & !G1_rRD2_ADDR[19] & !G1_rRD2_ADDR[21];


--G1L543 is Sdram_Control_4Port:u6|rRD2_ADDR[16]~1665_BDD9 at LC_X23_Y10_N1
--operation mode is normal

G1L543 = G1_rRD2_ADDR[13] # G1_rRD2_ADDR[12] & G1L536;


--G1L545 is Sdram_Control_4Port:u6|rRD2_ADDR[16]~1666_BDD10 at LC_X24_Y9_N4
--operation mode is normal

G1L545 = !G1_rRD2_ADDR[16] & !G1_rRD2_ADDR[17] & (!G1_rRD2_ADDR[14] # !G1_rRD2_ADDR[15]);


--G1L547 is Sdram_Control_4Port:u6|rRD2_ADDR[16]~1667_BDD11 at LC_X23_Y9_N8
--operation mode is normal

G1L547 = G1_rRD2_ADDR[18] & (G1L534 & (G1L543) # !G1L534 & !G1L545);


--G1L484 is Sdram_Control_4Port:u6|rRD1_ADDR[18]~1673_BDD12 at LC_X24_Y8_N6
--operation mode is normal

G1L484 = !G1_rRD1_ADDR[20] & !G1_rRD1_ADDR[21] & !G1_rRD1_ADDR[19] & !G1_rRD1_ADDR[22];


--G1L486 is Sdram_Control_4Port:u6|rRD1_ADDR[18]~1674_BDD13 at LC_X26_Y10_N9
--operation mode is normal

G1L486 = !G1_rRD1_ADDR[17] & !G1_rRD1_ADDR[16] & (!G1_rRD1_ADDR[15] # !G1_rRD1_ADDR[14]);


--G1L488 is Sdram_Control_4Port:u6|rRD1_ADDR[18]~1675_BDD14 at LC_X26_Y10_N4
--operation mode is normal

G1L488 = G1_rRD1_ADDR[14] & !G1_rRD1_ADDR[17] & G1_rRD1_ADDR[15] & !G1_rRD1_ADDR[16];


--G1L490 is Sdram_Control_4Port:u6|rRD1_ADDR[18]~1676_BDD15 at LC_X25_Y11_N1
--operation mode is normal

G1L490 = G1_rRD1_ADDR[13] # G1_rRD1_ADDR[12] & G1L478;


--G1L492 is Sdram_Control_4Port:u6|rRD1_ADDR[18]~1677_BDD16 at LC_X25_Y10_N8
--operation mode is normal

G1L492 = G1L488 & !G1L490 # !G1L488 & (G1L486);


--G1L192 is Sdram_Control_4Port:u6|WR_MASK[0]~201_BDD17 at LC_X16_Y10_N6
--operation mode is normal

G1L192 = G1L416 & G1L417;


--G1L61 is Sdram_Control_4Port:u6|LessThan~1283_BDD18 at LC_X22_Y7_N6
--operation mode is normal

G1L61 = G1L250 & !G1L661Q & G1L248;


--G1L63 is Sdram_Control_4Port:u6|LessThan~1284_BDD19 at LC_X23_Y8_N0
--operation mode is normal

G1L63 = G1L259 & G1L262 & G1L264;


