INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gina/Desktop/Arquitectura/MIPS/project_1.srcs/sources_1/imports/Arquitectura/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gina/Desktop/Arquitectura/MIPS/project_1.srcs/sources_1/new/EtapaDECODE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtapaDECODE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gina/Desktop/Arquitectura/MIPS/project_1.srcs/sources_1/new/EtapaEXECUTE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtapaEXECUTE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gina/Desktop/Arquitectura/MIPS/project_1.srcs/sources_1/new/EtapaFETCH.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtapaFETCH
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gina/Desktop/Arquitectura/MIPS/project_1.srcs/sources_1/imports/Downloads/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gina/Desktop/Arquitectura/MIPS/project_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gina/Desktop/Arquitectura/MIPS/project_1.srcs/sources_1/imports/Arquitectura/LatchEX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LatchEX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gina/Desktop/Arquitectura/MIPS/project_1.srcs/sources_1/new/LatchMEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LatchMEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gina/Desktop/Arquitectura/MIPS/project_1.srcs/sources_1/new/MIPS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gina/Desktop/Arquitectura/MIPS/project_1.srcs/sources_1/imports/Arquitectura/MemoriaDeDatos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoriaDeDatos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gina/Desktop/Arquitectura/MIPS/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gina/Desktop/Arquitectura/MIPS/project_1.srcs/sources_1/imports/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gina/Desktop/Arquitectura/MIPS/project_1.srcs/sources_1/new/UnidadDeDebug.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UnidadDeDebug
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gina/Desktop/Arquitectura/MIPS/project_1.srcs/sources_1/imports/Arquitectura/UnidadDeForwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UnidadDeForwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gina/Desktop/Arquitectura/MIPS/project_1.srcs/sources_1/new/UnidadDeteccionRiesgos.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UnidadDeteccionDeRiesgos
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gina/Desktop/Arquitectura/MIPS/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gina/Desktop/Arquitectura/MIPS/project_1.srcs/sources_1/imports/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mod_m_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gina/Desktop/Arquitectura/MIPS/project_1.srcs/sources_1/new/instruction_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gina/Desktop/Arquitectura/MIPS/project_1.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EtapaMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gina/Desktop/Arquitectura/MIPS/project_1.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gina/Desktop/Arquitectura/MIPS/project_1.srcs/sources_1/imports/Arquitectura/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gina/Desktop/Arquitectura/MIPS/project_1.srcs/sources_1/imports/Downloads/mux_aluSrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_aluSrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gina/Desktop/Arquitectura/MIPS/project_1.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gina/Desktop/Arquitectura/MIPS/project_1.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gina/Desktop/Arquitectura/MIPS/project_1.srcs/sources_1/imports/new/rx_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gina/Desktop/Arquitectura/MIPS/project_1.srcs/sources_1/new/shift2left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift2left
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gina/Desktop/Arquitectura/MIPS/project_1.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gina/Desktop/Arquitectura/MIPS/project_1.srcs/sources_1/imports/new/tx_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gina/Desktop/Arquitectura/MIPS/project_1.srcs/sources_1/new/word_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_extender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gina/Desktop/Arquitectura/MIPS/project_1.srcs/sim_1/new/mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Gina/Desktop/Arquitectura/MIPS/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
