L 1 "..\..\..\..\..\..\components\libraries\util\sdk_mapped_flags.c"
N/* Copyright (c) 2015 Nordic Semiconductor. All Rights Reserved.
N *
N * The information contained herein is property of Nordic Semiconductor ASA.
N * Terms and conditions of usage are described in detail in NORDIC
N * SEMICONDUCTOR STANDARD SOFTWARE LICENSE AGREEMENT.
N *
N * Licensees are granted free, non-transferable use of the information. NO
N * WARRANTY of ANY KIND is provided. This heading must NOT be removed from
N * the file.
N *
N */
N
N#include "sdk_mapped_flags.h"
L 1 "..\..\..\..\..\..\components\libraries\util\sdk_mapped_flags.h" 1
N/* Copyright (c) 2015 Nordic Semiconductor. All Rights Reserved.
N *
N * The information contained herein is property of Nordic Semiconductor ASA.
N * Terms and conditions of usage are described in detail in NORDIC
N * SEMICONDUCTOR STANDARD SOFTWARE LICENSE AGREEMENT.
N *
N * Licensees are granted free, non-transferable use of the information. NO
N * WARRANTY of ANY KIND is provided. This heading must NOT be removed from
N * the file.
N *
N */
N
N#ifndef SDK_MAPPED_FLAGS_H__
N#define SDK_MAPPED_FLAGS_H__
N
N#include <stdint.h>
L 1 "C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdint.h" 1
N/* Copyright (C) ARM Ltd., 1999,2014 */
N/* All rights reserved */
N
N/*
N * RCS $Revision$
N * Checkin $Date$
N * Revising $Author: agrant $
N */
N
N#ifndef __stdint_h
N#define __stdint_h
N#define __ARMCLIB_VERSION 5060016
N
N  #ifdef __INT64_TYPE__
S    /* armclang predefines '__INT64_TYPE__' and '__INT64_C_SUFFIX__' */
S    #define __INT64 __INT64_TYPE__
N  #else
N    /* armcc has builtin '__int64' which can be used in --strict mode */
N    #define __INT64 __int64
N    #define __INT64_C_SUFFIX__ ll
N  #endif
N  #define __PASTE2(x, y) x ## y
N  #define __PASTE(x, y) __PASTE2(x, y)
N  #define __INT64_C(x)  __ESCAPE__(__PASTE(x, __INT64_C_SUFFIX__))
N  #define __UINT64_C(x)  __ESCAPE__(__PASTE(x ## u, __INT64_C_SUFFIX__))
N  #if defined(__clang__) || (defined(__ARMCC_VERSION) && !defined(__STRICT_ANSI__))
X  #if 0L || (1L && !0L)
N    /* armclang and non-strict armcc allow 'long long' in system headers */
N    #define __LONGLONG long long
N  #else
S    /* strict armcc has '__int64' */
S    #define __LONGLONG __int64
N  #endif
N
N  #ifndef __STDINT_DECLS
N  #define __STDINT_DECLS
N
N    #undef __CLIBNS
N
N    #ifdef __cplusplus
S      namespace std {
S          #define __CLIBNS std::
S          extern "C" {
N    #else
N      #define __CLIBNS
N    #endif  /* __cplusplus */
N
N
N/*
N * 'signed' is redundant below, except for 'signed char' and if
N * the typedef is used to declare a bitfield.
N */
N
N    /* 7.18.1.1 */
N
N    /* exact-width signed integer types */
Ntypedef   signed          char int8_t;
Ntypedef   signed short     int int16_t;
Ntypedef   signed           int int32_t;
Ntypedef   signed       __INT64 int64_t;
Xtypedef   signed       __int64 int64_t;
N
N    /* exact-width unsigned integer types */
Ntypedef unsigned          char uint8_t;
Ntypedef unsigned short     int uint16_t;
Ntypedef unsigned           int uint32_t;
Ntypedef unsigned       __INT64 uint64_t;
Xtypedef unsigned       __int64 uint64_t;
N
N    /* 7.18.1.2 */
N
N    /* smallest type of at least n bits */
N    /* minimum-width signed integer types */
Ntypedef   signed          char int_least8_t;
Ntypedef   signed short     int int_least16_t;
Ntypedef   signed           int int_least32_t;
Ntypedef   signed       __INT64 int_least64_t;
Xtypedef   signed       __int64 int_least64_t;
N
N    /* minimum-width unsigned integer types */
Ntypedef unsigned          char uint_least8_t;
Ntypedef unsigned short     int uint_least16_t;
Ntypedef unsigned           int uint_least32_t;
Ntypedef unsigned       __INT64 uint_least64_t;
Xtypedef unsigned       __int64 uint_least64_t;
N
N    /* 7.18.1.3 */
N
N    /* fastest minimum-width signed integer types */
Ntypedef   signed           int int_fast8_t;
Ntypedef   signed           int int_fast16_t;
Ntypedef   signed           int int_fast32_t;
Ntypedef   signed       __INT64 int_fast64_t;
Xtypedef   signed       __int64 int_fast64_t;
N
N    /* fastest minimum-width unsigned integer types */
Ntypedef unsigned           int uint_fast8_t;
Ntypedef unsigned           int uint_fast16_t;
Ntypedef unsigned           int uint_fast32_t;
Ntypedef unsigned       __INT64 uint_fast64_t;
Xtypedef unsigned       __int64 uint_fast64_t;
N
N    /* 7.18.1.4 integer types capable of holding object pointers */
N#if __sizeof_ptr == 8
X#if 4 == 8
Stypedef   signed       __INT64 intptr_t;
Stypedef unsigned       __INT64 uintptr_t;
N#else
Ntypedef   signed           int intptr_t;
Ntypedef unsigned           int uintptr_t;
N#endif
N
N    /* 7.18.1.5 greatest-width integer types */
Ntypedef   signed     __LONGLONG intmax_t;
Xtypedef   signed     long long intmax_t;
Ntypedef unsigned     __LONGLONG uintmax_t;
Xtypedef unsigned     long long uintmax_t;
N
N
N#if !defined(__cplusplus) || defined(__STDC_LIMIT_MACROS)
X#if !0L || 0L
N
N    /* 7.18.2.1 */
N
N    /* minimum values of exact-width signed integer types */
N#define INT8_MIN                   -128
N#define INT16_MIN                -32768
N#define INT32_MIN          (~0x7fffffff)   /* -2147483648 is unsigned */
N#define INT64_MIN  __INT64_C(~0x7fffffffffffffff) /* -9223372036854775808 is unsigned */
N
N    /* maximum values of exact-width signed integer types */
N#define INT8_MAX                    127
N#define INT16_MAX                 32767
N#define INT32_MAX            2147483647
N#define INT64_MAX  __INT64_C(9223372036854775807)
N
N    /* maximum values of exact-width unsigned integer types */
N#define UINT8_MAX                   255
N#define UINT16_MAX                65535
N#define UINT32_MAX           4294967295u
N#define UINT64_MAX __UINT64_C(18446744073709551615)
N
N    /* 7.18.2.2 */
N
N    /* minimum values of minimum-width signed integer types */
N#define INT_LEAST8_MIN                   -128
N#define INT_LEAST16_MIN                -32768
N#define INT_LEAST32_MIN          (~0x7fffffff)
N#define INT_LEAST64_MIN  __INT64_C(~0x7fffffffffffffff)
N
N    /* maximum values of minimum-width signed integer types */
N#define INT_LEAST8_MAX                    127
N#define INT_LEAST16_MAX                 32767
N#define INT_LEAST32_MAX            2147483647
N#define INT_LEAST64_MAX  __INT64_C(9223372036854775807)
N
N    /* maximum values of minimum-width unsigned integer types */
N#define UINT_LEAST8_MAX                   255
N#define UINT_LEAST16_MAX                65535
N#define UINT_LEAST32_MAX           4294967295u
N#define UINT_LEAST64_MAX __UINT64_C(18446744073709551615)
N
N    /* 7.18.2.3 */
N
N    /* minimum values of fastest minimum-width signed integer types */
N#define INT_FAST8_MIN           (~0x7fffffff)
N#define INT_FAST16_MIN          (~0x7fffffff)
N#define INT_FAST32_MIN          (~0x7fffffff)
N#define INT_FAST64_MIN  __INT64_C(~0x7fffffffffffffff)
N
N    /* maximum values of fastest minimum-width signed integer types */
N#define INT_FAST8_MAX             2147483647
N#define INT_FAST16_MAX            2147483647
N#define INT_FAST32_MAX            2147483647
N#define INT_FAST64_MAX  __INT64_C(9223372036854775807)
N
N    /* maximum values of fastest minimum-width unsigned integer types */
N#define UINT_FAST8_MAX            4294967295u
N#define UINT_FAST16_MAX           4294967295u
N#define UINT_FAST32_MAX           4294967295u
N#define UINT_FAST64_MAX __UINT64_C(18446744073709551615)
N
N    /* 7.18.2.4 */
N
N    /* minimum value of pointer-holding signed integer type */
N#if __sizeof_ptr == 8
X#if 4 == 8
S#define INTPTR_MIN INT64_MIN
N#else
N#define INTPTR_MIN INT32_MIN
N#endif
N
N    /* maximum value of pointer-holding signed integer type */
N#if __sizeof_ptr == 8
X#if 4 == 8
S#define INTPTR_MAX INT64_MAX
N#else
N#define INTPTR_MAX INT32_MAX
N#endif
N
N    /* maximum value of pointer-holding unsigned integer type */
N#if __sizeof_ptr == 8
X#if 4 == 8
S#define UINTPTR_MAX UINT64_MAX
N#else
N#define UINTPTR_MAX UINT32_MAX
N#endif
N
N    /* 7.18.2.5 */
N
N    /* minimum value of greatest-width signed integer type */
N#define INTMAX_MIN  __ESCAPE__(~0x7fffffffffffffffll)
N
N    /* maximum value of greatest-width signed integer type */
N#define INTMAX_MAX  __ESCAPE__(9223372036854775807ll)
N
N    /* maximum value of greatest-width unsigned integer type */
N#define UINTMAX_MAX __ESCAPE__(18446744073709551615ull)
N
N    /* 7.18.3 */
N
N    /* limits of ptrdiff_t */
N#if __sizeof_ptr == 8
X#if 4 == 8
S#define PTRDIFF_MIN INT64_MIN
S#define PTRDIFF_MAX INT64_MAX
N#else
N#define PTRDIFF_MIN INT32_MIN
N#define PTRDIFF_MAX INT32_MAX
N#endif
N
N    /* limits of sig_atomic_t */
N#define SIG_ATOMIC_MIN (~0x7fffffff)
N#define SIG_ATOMIC_MAX   2147483647
N
N    /* limit of size_t */
N#if __sizeof_ptr == 8
X#if 4 == 8
S#define SIZE_MAX UINT64_MAX
N#else
N#define SIZE_MAX UINT32_MAX
N#endif
N
N    /* limits of wchar_t */
N    /* NB we have to undef and redef because they're defined in both
N     * stdint.h and wchar.h */
N#undef WCHAR_MIN
N#undef WCHAR_MAX
N
N#if defined(__WCHAR32) || (defined(__ARM_SIZEOF_WCHAR_T) && __ARM_SIZEOF_WCHAR_T == 4)
X#if 0L || (0L && __ARM_SIZEOF_WCHAR_T == 4)
S  #define WCHAR_MIN   0
S  #define WCHAR_MAX   0xffffffffU
N#else
N  #define WCHAR_MIN   0
N  #define WCHAR_MAX   65535
N#endif
N
N    /* limits of wint_t */
N#define WINT_MIN (~0x7fffffff)
N#define WINT_MAX 2147483647
N
N#endif /* __STDC_LIMIT_MACROS */
N
N#if !defined(__cplusplus) || defined(__STDC_CONSTANT_MACROS)
X#if !0L || 0L
N
N    /* 7.18.4.1 macros for minimum-width integer constants */
N#define INT8_C(x)   (x)
N#define INT16_C(x)  (x)
N#define INT32_C(x)  (x)
N#define INT64_C(x)  __INT64_C(x)
N
N#define UINT8_C(x)  (x ## u)
N#define UINT16_C(x) (x ## u)
N#define UINT32_C(x) (x ## u)
N#define UINT64_C(x) __UINT64_C(x)
N
N    /* 7.18.4.2 macros for greatest-width integer constants */
N#define INTMAX_C(x)  __ESCAPE__(x ## ll)
N#define UINTMAX_C(x) __ESCAPE__(x ## ull)
N
N#endif /* __STDC_CONSTANT_MACROS */
N
N    #ifdef __cplusplus
S         }  /* extern "C" */
S      }  /* namespace std */
N    #endif /* __cplusplus */
N  #endif /* __STDINT_DECLS */
N
N  #ifdef __cplusplus
S    #ifndef __STDINT_NO_EXPORTS
S      using ::std::int8_t;
S      using ::std::int16_t;
S      using ::std::int32_t;
S      using ::std::int64_t;
S      using ::std::uint8_t;
S      using ::std::uint16_t;
S      using ::std::uint32_t;
S      using ::std::uint64_t;
S      using ::std::int_least8_t;
S      using ::std::int_least16_t;
S      using ::std::int_least32_t;
S      using ::std::int_least64_t;
S      using ::std::uint_least8_t;
S      using ::std::uint_least16_t;
S      using ::std::uint_least32_t;
S      using ::std::uint_least64_t;
S      using ::std::int_fast8_t;
S      using ::std::int_fast16_t;
S      using ::std::int_fast32_t;
S      using ::std::int_fast64_t;
S      using ::std::uint_fast8_t;
S      using ::std::uint_fast16_t;
S      using ::std::uint_fast32_t;
S      using ::std::uint_fast64_t;
S      using ::std::intptr_t;
S      using ::std::uintptr_t;
S      using ::std::intmax_t;
S      using ::std::uintmax_t;
S    #endif
N  #endif /* __cplusplus */
N
N#undef __INT64
N#undef __LONGLONG
N
N#endif /* __stdint_h */
N
N/* end of stdint.h */
L 17 "..\..\..\..\..\..\components\libraries\util\sdk_mapped_flags.h" 2
N#include <stdbool.h>
L 1 "C:\Keil_v5\ARM\ARMCC\Bin\..\include\stdbool.h" 1
N/* stdbool.h: ISO/IEC 9899:1999 (C99), section 7.16 */
N
N/* Copyright (C) ARM Ltd., 2002
N * All rights reserved
N * RCS $Revision$
N * Checkin $Date$
N * Revising $Author: drodgman $
N */
N
N#ifndef __bool_true_false_are_defined
N#define __bool_true_false_are_defined 1
N#define __ARMCLIB_VERSION 5060016
N
N  #ifndef __cplusplus /* In C++, 'bool', 'true' and 'false' and keywords */
N    #define bool _Bool
N    #define true 1
N    #define false 0
N  #else
S    #ifdef __GNUC__
S      /* GNU C++ supports direct inclusion of stdbool.h to provide C99
S         compatibility by defining _Bool */
S      #define _Bool bool
S    #endif
N  #endif
N
N#endif /* __bool_true_false_are_defined */
N
L 18 "..\..\..\..\..\..\components\libraries\util\sdk_mapped_flags.h" 2
N#include "app_util.h"
L 1 "..\..\..\..\..\..\components\libraries\util\app_util.h" 1
N/* Copyright (c) 2012 Nordic Semiconductor. All Rights Reserved.
N *
N * The information contained herein is property of Nordic Semiconductor ASA.
N * Terms and conditions of usage are described in detail in NORDIC
N * SEMICONDUCTOR STANDARD SOFTWARE LICENSE AGREEMENT.
N *
N * Licensees are granted free, non-transferable use of the information. NO
N * WARRANTY of ANY KIND is provided. This heading must NOT be removed from
N * the file.
N *
N */
N
N/** @file
N *
N * @defgroup app_util Utility Functions and Definitions
N * @{
N * @ingroup app_common
N *
N * @brief Various types and definitions available to all applications.
N */
N
N#ifndef APP_UTIL_H__
N#define APP_UTIL_H__
N
N#include <stdint.h>
N#include <stdbool.h>
N#include "compiler_abstraction.h"
L 1 "C:\Keil_v5\ARM\PACK\NordicSemiconductor\nRF_DeviceFamilyPack\8.9.0\Device\Include\compiler_abstraction.h" 1
N/* Copyright (c) 2016, Nordic Semiconductor ASA
N * All rights reserved.
N *
N * Redistribution and use in source and binary forms, with or without
N * modification, are permitted provided that the following conditions are met:
N *
N *   * Redistributions of source code must retain the above copyright notice, this
N *     list of conditions and the following disclaimer.
N *
N *   * Redistributions in binary form must reproduce the above copyright notice,
N *     this list of conditions and the following disclaimer in the documentation
N *     and/or other materials provided with the distribution.
N *
N *   * Neither the name of Nordic Semiconductor ASA nor the names of its
N *     contributors may be used to endorse or promote products derived from
N *     this software without specific prior written permission.
N *
N * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N *
N */
N 
N#ifndef _COMPILER_ABSTRACTION_H
N#define _COMPILER_ABSTRACTION_H
N
N/*lint ++flb "Enter library region" */
N
N#if defined ( __CC_ARM )
X#if 1L
N
N    #ifndef __ASM
N        #define __ASM               __asm
N    #endif
N
N    #ifndef __INLINE
N        #define __INLINE            __inline
N    #endif
N
N    #ifndef __WEAK
N        #define __WEAK              __weak
N    #endif
N
N    #ifndef __ALIGN
N        #define __ALIGN(n)          __align(n)
N    #endif
N
N    #ifndef __PACKED
N        #define __PACKED            __packed
N    #endif
N
N    #define GET_SP()                __current_sp()
N
N#elif defined ( __ICCARM__ )
S
S    #ifndef __ASM
S        #define __ASM               __asm
S    #endif
S
S    #ifndef __INLINE
S        #define __INLINE            inline
S    #endif
S
S    #ifndef __WEAK
S        #define __WEAK              __weak
S    #endif
S
S    #ifndef __ALIGN
S        #define STRING_PRAGMA(x) _Pragma(#x)
S        #define __ALIGN(n) STRING_PRAGMA(data_alignment = n)
S    #endif
S
S    #ifndef __PACKED
S        #define __PACKED            __packed
S    #endif
S    
S    #define GET_SP()                __get_SP()
S
S#elif defined   ( __GNUC__ )
S
S    #ifndef __ASM
S        #define __ASM               __asm
S    #endif
S
S    #ifndef __INLINE
S        #define __INLINE            inline
S    #endif
S
S    #ifndef __WEAK
S        #define __WEAK              __attribute__((weak))
S    #endif
S
S    #ifndef __ALIGN
S        #define __ALIGN(n)          __attribute__((aligned(n)))
S    #endif
S
S    #ifndef __PACKED
S        #define __PACKED           __attribute__((packed)) 
S    #endif
S
S    #define GET_SP()                gcc_current_sp()
S
S    static inline unsigned int gcc_current_sp(void)
S    {
S        register unsigned sp __ASM("sp");
S        return sp;
S    }
S
S#elif defined   ( __TASKING__ )
S
S    #ifndef __ASM
S        #define __ASM               __asm
S    #endif
S
S    #ifndef __INLINE
S        #define __INLINE            inline
S    #endif
S
S    #ifndef __WEAK
S        #define __WEAK              __attribute__((weak))
S    #endif
S
S    #ifndef __ALIGN
S        #define __ALIGN(n)          __align(n)
S    #endif
S    
S    /* Not defined for TASKING. */
S    #ifndef __PACKED
S        #define __PACKED
S    #endif
S
S    #define GET_SP()                __get_MSP()
S
N#endif
N
N/*lint --flb "Leave library region" */
N
N#endif
L 28 "..\..\..\..\..\..\components\libraries\util\app_util.h" 2
N#include "nrf.h"
L 1 "C:\Keil_v5\ARM\PACK\NordicSemiconductor\nRF_DeviceFamilyPack\8.9.0\Device\Include\nrf.h" 1
N/* Copyright (c) 2016, Nordic Semiconductor ASA
N * All rights reserved.
N *
N * Redistribution and use in source and binary forms, with or without
N * modification, are permitted provided that the following conditions are met:
N *
N *   * Redistributions of source code must retain the above copyright notice, this
N *     list of conditions and the following disclaimer.
N *
N *   * Redistributions in binary form must reproduce the above copyright notice,
N *     this list of conditions and the following disclaimer in the documentation
N *     and/or other materials provided with the distribution.
N *
N *   * Neither the name of Nordic Semiconductor ASA nor the names of its
N *     contributors may be used to endorse or promote products derived from
N *     this software without specific prior written permission.
N *
N * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N *
N */
N 
N#ifndef NRF_H
N#define NRF_H
N
N/* MDK version */
N#define MDK_MAJOR_VERSION   8
N#define MDK_MINOR_VERSION   9
N#define MDK_MICRO_VERSION   0
N
N#if defined(_WIN32)
X#if 0L
S    /* Do not include nrf51 specific files when building for PC host */
S#elif defined(__unix)
X#elif 0L
S    /* Do not include nrf51 specific files when building for PC host */
S#elif defined(__APPLE__)
X#elif 0L
S    /* Do not include nrf51 specific files when building for PC host */
N#else
N
N    /* Family selection for family includes. */
N    #if defined (NRF51)
X    #if 0L
S        #include "nrf51.h"
S        #include "nrf51_bitfields.h"
S        #include "nrf51_deprecated.h"
N    #elif defined (NRF52)
X    #elif 1L
N        #include "nrf52.h"
L 1 "C:\Keil_v5\ARM\PACK\NordicSemiconductor\nRF_DeviceFamilyPack\8.9.0\Device\Include\nrf52.h" 1
N
N/****************************************************************************************************//**
N * @file     nrf52.h
N *
N * @brief    CMSIS Cortex-M4 Peripheral Access Layer Header File for
N *           nrf52 from Nordic Semiconductor.
N *
N * @version  V1
N * @date     30. September 2016
N *
N * @note     Generated with SVDConv V2.81d 
N *           from CMSIS SVD File 'nrf52.svd' Version 1,
N *
N * @par      Copyright (c) 2016, Nordic Semiconductor ASA
N *           All rights reserved.
N *           
N *           Redistribution and use in source and binary forms, with or without
N *           modification, are permitted provided that the following conditions are met:
N *           
N *           * Redistributions of source code must retain the above copyright notice, this
N *           list of conditions and the following disclaimer.
N *           
N *           * Redistributions in binary form must reproduce the above copyright notice,
N *           this list of conditions and the following disclaimer in the documentation
N *           and/or other materials provided with the distribution.
N *           
N *           * Neither the name of Nordic Semiconductor ASA nor the names of its
N *           contributors may be used to endorse or promote products derived from
N *           this software without specific prior written permission.
N *           
N *           THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N *           AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N *           IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N *           DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N *           FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N *           DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N *           SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N *           CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N *           OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N *           OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N *           
N *
N *******************************************************************************************************/
N
N
N
N/** @addtogroup Nordic Semiconductor
N  * @{
N  */
N
N/** @addtogroup nrf52
N  * @{
N  */
N
N#ifndef NRF52_H
N#define NRF52_H
N
N#ifdef __cplusplus
Sextern "C" {
N#endif
N
N
N/* -------------------------  Interrupt Number Definition  ------------------------ */
N
Ntypedef enum {
N/* -------------------  Cortex-M4 Processor Exceptions Numbers  ------------------- */
N  Reset_IRQn                    = -15,              /*!<   1  Reset Vector, invoked on Power up and warm reset                 */
N  NonMaskableInt_IRQn           = -14,              /*!<   2  Non maskable Interrupt, cannot be stopped or preempted           */
N  HardFault_IRQn                = -13,              /*!<   3  Hard Fault, all classes of Fault                                 */
N  MemoryManagement_IRQn         = -12,              /*!<   4  Memory Management, MPU mismatch, including Access Violation
N                                                         and No Match                                                          */
N  BusFault_IRQn                 = -11,              /*!<   5  Bus Fault, Pre-Fetch-, Memory Access Fault, other address/memory
N                                                         related Fault                                                         */
N  UsageFault_IRQn               = -10,              /*!<   6  Usage Fault, i.e. Undef Instruction, Illegal State Transition    */
N  SVCall_IRQn                   =  -5,              /*!<  11  System Service Call via SVC instruction                          */
N  DebugMonitor_IRQn             =  -4,              /*!<  12  Debug Monitor                                                    */
N  PendSV_IRQn                   =  -2,              /*!<  14  Pendable request for system service                              */
N  SysTick_IRQn                  =  -1,              /*!<  15  System Tick Timer                                                */
N/* ----------------------  nrf52 Specific Interrupt Numbers  ---------------------- */
N  POWER_CLOCK_IRQn              =   0,              /*!<   0  POWER_CLOCK                                                      */
N  RADIO_IRQn                    =   1,              /*!<   1  RADIO                                                            */
N  UARTE0_UART0_IRQn             =   2,              /*!<   2  UARTE0_UART0                                                     */
N  SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0_IRQn=   3,      /*!<   3  SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0                                */
N  SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1_IRQn=   4,      /*!<   4  SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1                                */
N  NFCT_IRQn                     =   5,              /*!<   5  NFCT                                                             */
N  GPIOTE_IRQn                   =   6,              /*!<   6  GPIOTE                                                           */
N  SAADC_IRQn                    =   7,              /*!<   7  SAADC                                                            */
N  TIMER0_IRQn                   =   8,              /*!<   8  TIMER0                                                           */
N  TIMER1_IRQn                   =   9,              /*!<   9  TIMER1                                                           */
N  TIMER2_IRQn                   =  10,              /*!<  10  TIMER2                                                           */
N  RTC0_IRQn                     =  11,              /*!<  11  RTC0                                                             */
N  TEMP_IRQn                     =  12,              /*!<  12  TEMP                                                             */
N  RNG_IRQn                      =  13,              /*!<  13  RNG                                                              */
N  ECB_IRQn                      =  14,              /*!<  14  ECB                                                              */
N  CCM_AAR_IRQn                  =  15,              /*!<  15  CCM_AAR                                                          */
N  WDT_IRQn                      =  16,              /*!<  16  WDT                                                              */
N  RTC1_IRQn                     =  17,              /*!<  17  RTC1                                                             */
N  QDEC_IRQn                     =  18,              /*!<  18  QDEC                                                             */
N  COMP_LPCOMP_IRQn              =  19,              /*!<  19  COMP_LPCOMP                                                      */
N  SWI0_EGU0_IRQn                =  20,              /*!<  20  SWI0_EGU0                                                        */
N  SWI1_EGU1_IRQn                =  21,              /*!<  21  SWI1_EGU1                                                        */
N  SWI2_EGU2_IRQn                =  22,              /*!<  22  SWI2_EGU2                                                        */
N  SWI3_EGU3_IRQn                =  23,              /*!<  23  SWI3_EGU3                                                        */
N  SWI4_EGU4_IRQn                =  24,              /*!<  24  SWI4_EGU4                                                        */
N  SWI5_EGU5_IRQn                =  25,              /*!<  25  SWI5_EGU5                                                        */
N  TIMER3_IRQn                   =  26,              /*!<  26  TIMER3                                                           */
N  TIMER4_IRQn                   =  27,              /*!<  27  TIMER4                                                           */
N  PWM0_IRQn                     =  28,              /*!<  28  PWM0                                                             */
N  PDM_IRQn                      =  29,              /*!<  29  PDM                                                              */
N  MWU_IRQn                      =  32,              /*!<  32  MWU                                                              */
N  PWM1_IRQn                     =  33,              /*!<  33  PWM1                                                             */
N  PWM2_IRQn                     =  34,              /*!<  34  PWM2                                                             */
N  SPIM2_SPIS2_SPI2_IRQn         =  35,              /*!<  35  SPIM2_SPIS2_SPI2                                                 */
N  RTC2_IRQn                     =  36,              /*!<  36  RTC2                                                             */
N  I2S_IRQn                      =  37,              /*!<  37  I2S                                                              */
N  FPU_IRQn                      =  38               /*!<  38  FPU                                                              */
N} IRQn_Type;
N
N
N/** @addtogroup Configuration_of_CMSIS
N  * @{
N  */
N
N
N/* ================================================================================ */
N/* ================      Processor and Core Peripheral Section     ================ */
N/* ================================================================================ */
N
N/* ----------------Configuration of the Cortex-M4 Processor and Core Peripherals---------------- */
N#define __CM4_REV                 0x0001            /*!< Cortex-M4 Core Revision                                               */
N#define __MPU_PRESENT                  1            /*!< MPU present or not                                                    */
N#define __NVIC_PRIO_BITS               3            /*!< Number of Bits used for Priority Levels                               */
N#define __Vendor_SysTickConfig         0            /*!< Set to 1 if different SysTick Config is used                          */
N#define __FPU_PRESENT                  1            /*!< FPU present or not                                                    */
N/** @} */ /* End of group Configuration_of_CMSIS */
N
N#include "core_cm4.h"                               /*!< Cortex-M4 processor and core peripherals                              */
L 1 "C:\Keil_v5\ARM\PACK\ARM\CMSIS\4.5.0\CMSIS\Include\core_cm4.h" 1
N/**************************************************************************//**
N * @file     core_cm4.h
N * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
N * @version  V4.30
N * @date     20. October 2015
N ******************************************************************************/
N/* Copyright (c) 2009 - 2015 ARM LIMITED
N
N   All rights reserved.
N   Redistribution and use in source and binary forms, with or without
N   modification, are permitted provided that the following conditions are met:
N   - Redistributions of source code must retain the above copyright
N     notice, this list of conditions and the following disclaimer.
N   - Redistributions in binary form must reproduce the above copyright
N     notice, this list of conditions and the following disclaimer in the
N     documentation and/or other materials provided with the distribution.
N   - Neither the name of ARM nor the names of its contributors may be used
N     to endorse or promote products derived from this software without
N     specific prior written permission.
N   *
N   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
N   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
N   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
N   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
N   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
N   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
N   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
N   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
N   POSSIBILITY OF SUCH DAMAGE.
N   ---------------------------------------------------------------------------*/
N
N
N#if   defined ( __ICCARM__ )
X#if   0L
S #pragma system_include         /* treat file as system include file for MISRA check */
S#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
X#elif 1L && (5060300 >= 6010050)
S  #pragma clang system_header   /* treat file as system include file */
N#endif
N
N#ifndef __CORE_CM4_H_GENERIC
N#define __CORE_CM4_H_GENERIC
N
N#include <stdint.h>
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/**
N  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
N  CMSIS violates the following MISRA-C:2004 rules:
N
N   \li Required Rule 8.5, object/function definition in header file.<br>
N     Function definitions in header files are used to allow 'inlining'.
N
N   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
N     Unions are used for effective representation of core registers.
N
N   \li Advisory Rule 19.7, Function-like macro defined.<br>
N     Function-like macros are used to allow more efficient code.
N */
N
N
N/*******************************************************************************
N *                 CMSIS definitions
N ******************************************************************************/
N/**
N  \ingroup Cortex_M4
N  @{
N */
N
N/*  CMSIS CM4 definitions */
N#define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS HAL main version */
N#define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS HAL sub version */
N#define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
N                                    __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL version number */
X#define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) |                                     __CM4_CMSIS_VERSION_SUB           )         
N
N#define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core */
N
N
N#if   defined ( __CC_ARM )
X#if   1L
N  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
N  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
N  #define __STATIC_INLINE  static __inline
N
N#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
S  #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler */
S  #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler */
S  #define __STATIC_INLINE  static __inline
S
S#elif defined ( __GNUC__ )
S  #define __ASM            __asm                                      /*!< asm keyword for GNU Compiler */
S  #define __INLINE         inline                                     /*!< inline keyword for GNU Compiler */
S  #define __STATIC_INLINE  static inline
S
S#elif defined ( __ICCARM__ )
S  #define __ASM            __asm                                      /*!< asm keyword for IAR Compiler */
S  #define __INLINE         inline                                     /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */
S  #define __STATIC_INLINE  static inline
S
S#elif defined ( __TMS470__ )
S  #define __ASM            __asm                                      /*!< asm keyword for TI CCS Compiler */
S  #define __STATIC_INLINE  static inline
S
S#elif defined ( __TASKING__ )
S  #define __ASM            __asm                                      /*!< asm keyword for TASKING Compiler */
S  #define __INLINE         inline                                     /*!< inline keyword for TASKING Compiler */
S  #define __STATIC_INLINE  static inline
S
S#elif defined ( __CSMC__ )
S  #define __packed
S  #define __ASM            _asm                                      /*!< asm keyword for COSMIC Compiler */
S  #define __INLINE         inline                                    /*!< inline keyword for COSMIC Compiler. Use -pc99 on compile line */
S  #define __STATIC_INLINE  static inline
S
S#else
S  #error Unknown compiler
N#endif
N
N/** __FPU_USED indicates whether an FPU is used or not.
N    For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions.
N*/
N#if defined ( __CC_ARM )
X#if 1L
N  #if defined __TARGET_FPU_VFP
X  #if 1L
N    #if (__FPU_PRESENT == 1U)
X    #if (1 == 1U)
N      #define __FPU_USED       1U
N    #else
S      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S      #define __FPU_USED       0U
N    #endif
N  #else
S    #define __FPU_USED         0U
N  #endif
N
N#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
S  #if defined __ARM_PCS_VFP
S    #if (__FPU_PRESENT == 1)
S      #define __FPU_USED       1U
S    #else
S      #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S      #define __FPU_USED       0U
S    #endif
S  #else
S    #define __FPU_USED         0U
S  #endif
S
S#elif defined ( __GNUC__ )
S  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
S    #if (__FPU_PRESENT == 1U)
S      #define __FPU_USED       1U
S    #else
S      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S      #define __FPU_USED       0U
S    #endif
S  #else
S    #define __FPU_USED         0U
S  #endif
S
S#elif defined ( __ICCARM__ )
S  #if defined __ARMVFP__
S    #if (__FPU_PRESENT == 1U)
S      #define __FPU_USED       1U
S    #else
S      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S      #define __FPU_USED       0U
S    #endif
S  #else
S    #define __FPU_USED         0U
S  #endif
S
S#elif defined ( __TMS470__ )
S  #if defined __TI_VFP_SUPPORT__
S    #if (__FPU_PRESENT == 1U)
S      #define __FPU_USED       1U
S    #else
S      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S      #define __FPU_USED       0U
S    #endif
S  #else
S    #define __FPU_USED         0U
S  #endif
S
S#elif defined ( __TASKING__ )
S  #if defined __FPU_VFP__
S    #if (__FPU_PRESENT == 1U)
S      #define __FPU_USED       1U
S    #else
S      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S      #define __FPU_USED       0U
S    #endif
S  #else
S    #define __FPU_USED         0U
S  #endif
S
S#elif defined ( __CSMC__ )
S  #if ( __CSMC__ & 0x400U)
S    #if (__FPU_PRESENT == 1U)
S      #define __FPU_USED       1U
S    #else
S      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
S      #define __FPU_USED       0U
S    #endif
S  #else
S    #define __FPU_USED         0U
S  #endif
S
N#endif
N
N#include "core_cmInstr.h"                /* Core Instruction Access */
L 1 "C:\Keil_v5\ARM\PACK\ARM\CMSIS\4.5.0\CMSIS\Include\core_cmInstr.h" 1
N/**************************************************************************//**
N * @file     core_cmInstr.h
N * @brief    CMSIS Cortex-M Core Instruction Access Header File
N * @version  V4.30
N * @date     20. October 2015
N ******************************************************************************/
N/* Copyright (c) 2009 - 2015 ARM LIMITED
N
N   All rights reserved.
N   Redistribution and use in source and binary forms, with or without
N   modification, are permitted provided that the following conditions are met:
N   - Redistributions of source code must retain the above copyright
N     notice, this list of conditions and the following disclaimer.
N   - Redistributions in binary form must reproduce the above copyright
N     notice, this list of conditions and the following disclaimer in the
N     documentation and/or other materials provided with the distribution.
N   - Neither the name of ARM nor the names of its contributors may be used
N     to endorse or promote products derived from this software without
N     specific prior written permission.
N   *
N   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
N   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
N   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
N   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
N   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
N   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
N   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
N   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
N   POSSIBILITY OF SUCH DAMAGE.
N   ---------------------------------------------------------------------------*/
N
N
N#if   defined ( __ICCARM__ )
X#if   0L
S #pragma system_include         /* treat file as system include file for MISRA check */
S#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
X#elif 1L && (5060300 >= 6010050)
S  #pragma clang system_header   /* treat file as system include file */
N#endif
N
N#ifndef __CORE_CMINSTR_H
N#define __CORE_CMINSTR_H
N
N
N/* ##########################  Core Instruction Access  ######################### */
N/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
N  Access to dedicated instructions
N  @{
N*/
N
N/*------------------ RealView Compiler -----------------*/
N#if   defined ( __CC_ARM )
X#if   1L
N  #include "cmsis_armcc.h"
L 1 "C:\Keil_v5\ARM\PACK\ARM\CMSIS\4.5.0\CMSIS\Include\cmsis_armcc.h" 1
N/**************************************************************************//**
N * @file     cmsis_armcc.h
N * @brief    CMSIS Cortex-M Core Function/Instruction Header File
N * @version  V4.30
N * @date     20. October 2015
N ******************************************************************************/
N/* Copyright (c) 2009 - 2015 ARM LIMITED
N
N   All rights reserved.
N   Redistribution and use in source and binary forms, with or without
N   modification, are permitted provided that the following conditions are met:
N   - Redistributions of source code must retain the above copyright
N     notice, this list of conditions and the following disclaimer.
N   - Redistributions in binary form must reproduce the above copyright
N     notice, this list of conditions and the following disclaimer in the
N     documentation and/or other materials provided with the distribution.
N   - Neither the name of ARM nor the names of its contributors may be used
N     to endorse or promote products derived from this software without
N     specific prior written permission.
N   *
N   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
N   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
N   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
N   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
N   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
N   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
N   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
N   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
N   POSSIBILITY OF SUCH DAMAGE.
N   ---------------------------------------------------------------------------*/
N
N
N#ifndef __CMSIS_ARMCC_H
N#define __CMSIS_ARMCC_H
N
N
N#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 400677)
X#if 1L && (5060300 < 400677)
S  #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
N#endif
N
N/* ###########################  Core Function Access  ########################### */
N/** \ingroup  CMSIS_Core_FunctionInterface
N    \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
N  @{
N */
N
N/* intrinsic void __enable_irq();     */
N/* intrinsic void __disable_irq();    */
N
N/**
N  \brief   Get Control Register
N  \details Returns the content of the Control Register.
N  \return               Control Register value
N */
N__STATIC_INLINE uint32_t __get_CONTROL(void)
Xstatic __inline uint32_t __get_CONTROL(void)
N{
N  register uint32_t __regControl         __ASM("control");
X  register uint32_t __regControl         __asm("control");
N  return(__regControl);
N}
N
N
N/**
N  \brief   Set Control Register
N  \details Writes the given value to the Control Register.
N  \param [in]    control  Control Register value to set
N */
N__STATIC_INLINE void __set_CONTROL(uint32_t control)
Xstatic __inline void __set_CONTROL(uint32_t control)
N{
N  register uint32_t __regControl         __ASM("control");
X  register uint32_t __regControl         __asm("control");
N  __regControl = control;
N}
N
N
N/**
N  \brief   Get IPSR Register
N  \details Returns the content of the IPSR Register.
N  \return               IPSR Register value
N */
N__STATIC_INLINE uint32_t __get_IPSR(void)
Xstatic __inline uint32_t __get_IPSR(void)
N{
N  register uint32_t __regIPSR          __ASM("ipsr");
X  register uint32_t __regIPSR          __asm("ipsr");
N  return(__regIPSR);
N}
N
N
N/**
N  \brief   Get APSR Register
N  \details Returns the content of the APSR Register.
N  \return               APSR Register value
N */
N__STATIC_INLINE uint32_t __get_APSR(void)
Xstatic __inline uint32_t __get_APSR(void)
N{
N  register uint32_t __regAPSR          __ASM("apsr");
X  register uint32_t __regAPSR          __asm("apsr");
N  return(__regAPSR);
N}
N
N
N/**
N  \brief   Get xPSR Register
N  \details Returns the content of the xPSR Register.
N  \return               xPSR Register value
N */
N__STATIC_INLINE uint32_t __get_xPSR(void)
Xstatic __inline uint32_t __get_xPSR(void)
N{
N  register uint32_t __regXPSR          __ASM("xpsr");
X  register uint32_t __regXPSR          __asm("xpsr");
N  return(__regXPSR);
N}
N
N
N/**
N  \brief   Get Process Stack Pointer
N  \details Returns the current value of the Process Stack Pointer (PSP).
N  \return               PSP Register value
N */
N__STATIC_INLINE uint32_t __get_PSP(void)
Xstatic __inline uint32_t __get_PSP(void)
N{
N  register uint32_t __regProcessStackPointer  __ASM("psp");
X  register uint32_t __regProcessStackPointer  __asm("psp");
N  return(__regProcessStackPointer);
N}
N
N
N/**
N  \brief   Set Process Stack Pointer
N  \details Assigns the given value to the Process Stack Pointer (PSP).
N  \param [in]    topOfProcStack  Process Stack Pointer value to set
N */
N__STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
Xstatic __inline void __set_PSP(uint32_t topOfProcStack)
N{
N  register uint32_t __regProcessStackPointer  __ASM("psp");
X  register uint32_t __regProcessStackPointer  __asm("psp");
N  __regProcessStackPointer = topOfProcStack;
N}
N
N
N/**
N  \brief   Get Main Stack Pointer
N  \details Returns the current value of the Main Stack Pointer (MSP).
N  \return               MSP Register value
N */
N__STATIC_INLINE uint32_t __get_MSP(void)
Xstatic __inline uint32_t __get_MSP(void)
N{
N  register uint32_t __regMainStackPointer     __ASM("msp");
X  register uint32_t __regMainStackPointer     __asm("msp");
N  return(__regMainStackPointer);
N}
N
N
N/**
N  \brief   Set Main Stack Pointer
N  \details Assigns the given value to the Main Stack Pointer (MSP).
N  \param [in]    topOfMainStack  Main Stack Pointer value to set
N */
N__STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
Xstatic __inline void __set_MSP(uint32_t topOfMainStack)
N{
N  register uint32_t __regMainStackPointer     __ASM("msp");
X  register uint32_t __regMainStackPointer     __asm("msp");
N  __regMainStackPointer = topOfMainStack;
N}
N
N
N/**
N  \brief   Get Priority Mask
N  \details Returns the current state of the priority mask bit from the Priority Mask Register.
N  \return               Priority Mask value
N */
N__STATIC_INLINE uint32_t __get_PRIMASK(void)
Xstatic __inline uint32_t __get_PRIMASK(void)
N{
N  register uint32_t __regPriMask         __ASM("primask");
X  register uint32_t __regPriMask         __asm("primask");
N  return(__regPriMask);
N}
N
N
N/**
N  \brief   Set Priority Mask
N  \details Assigns the given value to the Priority Mask Register.
N  \param [in]    priMask  Priority Mask
N */
N__STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
Xstatic __inline void __set_PRIMASK(uint32_t priMask)
N{
N  register uint32_t __regPriMask         __ASM("primask");
X  register uint32_t __regPriMask         __asm("primask");
N  __regPriMask = (priMask);
N}
N
N
N#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
X#if       ((0x04U) >= 0x03U) || (__CORTEX_SC >= 300U)
N
N/**
N  \brief   Enable FIQ
N  \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
N           Can only be executed in Privileged modes.
N */
N#define __enable_fault_irq                __enable_fiq
N
N
N/**
N  \brief   Disable FIQ
N  \details Disables FIQ interrupts by setting the F-bit in the CPSR.
N           Can only be executed in Privileged modes.
N */
N#define __disable_fault_irq               __disable_fiq
N
N
N/**
N  \brief   Get Base Priority
N  \details Returns the current value of the Base Priority register.
N  \return               Base Priority register value
N */
N__STATIC_INLINE uint32_t  __get_BASEPRI(void)
Xstatic __inline uint32_t  __get_BASEPRI(void)
N{
N  register uint32_t __regBasePri         __ASM("basepri");
X  register uint32_t __regBasePri         __asm("basepri");
N  return(__regBasePri);
N}
N
N
N/**
N  \brief   Set Base Priority
N  \details Assigns the given value to the Base Priority register.
N  \param [in]    basePri  Base Priority value to set
N */
N__STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
Xstatic __inline void __set_BASEPRI(uint32_t basePri)
N{
N  register uint32_t __regBasePri         __ASM("basepri");
X  register uint32_t __regBasePri         __asm("basepri");
N  __regBasePri = (basePri & 0xFFU);
N}
N
N
N/**
N  \brief   Set Base Priority with condition
N  \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled,
N           or the new value increases the BASEPRI priority level.
N  \param [in]    basePri  Base Priority value to set
N */
N__STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri)
Xstatic __inline void __set_BASEPRI_MAX(uint32_t basePri)
N{
N  register uint32_t __regBasePriMax      __ASM("basepri_max");
X  register uint32_t __regBasePriMax      __asm("basepri_max");
N  __regBasePriMax = (basePri & 0xFFU);
N}
N
N
N/**
N  \brief   Get Fault Mask
N  \details Returns the current value of the Fault Mask register.
N  \return               Fault Mask register value
N */
N__STATIC_INLINE uint32_t __get_FAULTMASK(void)
Xstatic __inline uint32_t __get_FAULTMASK(void)
N{
N  register uint32_t __regFaultMask       __ASM("faultmask");
X  register uint32_t __regFaultMask       __asm("faultmask");
N  return(__regFaultMask);
N}
N
N
N/**
N  \brief   Set Fault Mask
N  \details Assigns the given value to the Fault Mask register.
N  \param [in]    faultMask  Fault Mask value to set
N */
N__STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
Xstatic __inline void __set_FAULTMASK(uint32_t faultMask)
N{
N  register uint32_t __regFaultMask       __ASM("faultmask");
X  register uint32_t __regFaultMask       __asm("faultmask");
N  __regFaultMask = (faultMask & (uint32_t)1);
N}
N
N#endif /* (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U) */
N
N
N#if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
X#if       ((0x04U) == 0x04U) || ((0x04U) == 0x07U)
N
N/**
N  \brief   Get FPSCR
N  \details Returns the current value of the Floating Point Status/Control register.
N  \return               Floating Point Status/Control register value
N */
N__STATIC_INLINE uint32_t __get_FPSCR(void)
Xstatic __inline uint32_t __get_FPSCR(void)
N{
N#if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
X#if (1 == 1U) && (1U == 1U)
N  register uint32_t __regfpscr         __ASM("fpscr");
X  register uint32_t __regfpscr         __asm("fpscr");
N  return(__regfpscr);
N#else
S   return(0U);
N#endif
N}
N
N
N/**
N  \brief   Set FPSCR
N  \details Assigns the given value to the Floating Point Status/Control register.
N  \param [in]    fpscr  Floating Point Status/Control value to set
N */
N__STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
Xstatic __inline void __set_FPSCR(uint32_t fpscr)
N{
N#if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
X#if (1 == 1U) && (1U == 1U)
N  register uint32_t __regfpscr         __ASM("fpscr");
X  register uint32_t __regfpscr         __asm("fpscr");
N  __regfpscr = (fpscr);
N#endif
N}
N
N#endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
N
N
N
N/*@} end of CMSIS_Core_RegAccFunctions */
N
N
N/* ##########################  Core Instruction Access  ######################### */
N/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
N  Access to dedicated instructions
N  @{
N*/
N
N/**
N  \brief   No Operation
N  \details No Operation does nothing. This instruction can be used for code alignment purposes.
N */
N#define __NOP                             __nop
N
N
N/**
N  \brief   Wait For Interrupt
N  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
N */
N#define __WFI                             __wfi
N
N
N/**
N  \brief   Wait For Event
N  \details Wait For Event is a hint instruction that permits the processor to enter
N           a low-power state until one of a number of events occurs.
N */
N#define __WFE                             __wfe
N
N
N/**
N  \brief   Send Event
N  \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
N */
N#define __SEV                             __sev
N
N
N/**
N  \brief   Instruction Synchronization Barrier
N  \details Instruction Synchronization Barrier flushes the pipeline in the processor,
N           so that all instructions following the ISB are fetched from cache or memory,
N           after the instruction has been completed.
N */
N#define __ISB() do {\
N                   __schedule_barrier();\
N                   __isb(0xF);\
N                   __schedule_barrier();\
N                } while (0U)
X#define __ISB() do {                   __schedule_barrier();                   __isb(0xF);                   __schedule_barrier();                } while (0U)
N
N/**
N  \brief   Data Synchronization Barrier
N  \details Acts as a special kind of Data Memory Barrier.
N           It completes when all explicit memory accesses before this instruction complete.
N */
N#define __DSB() do {\
N                   __schedule_barrier();\
N                   __dsb(0xF);\
N                   __schedule_barrier();\
N                } while (0U)
X#define __DSB() do {                   __schedule_barrier();                   __dsb(0xF);                   __schedule_barrier();                } while (0U)
N
N/**
N  \brief   Data Memory Barrier
N  \details Ensures the apparent order of the explicit memory operations before
N           and after the instruction, without ensuring their completion.
N */
N#define __DMB() do {\
N                   __schedule_barrier();\
N                   __dmb(0xF);\
N                   __schedule_barrier();\
N                } while (0U)
X#define __DMB() do {                   __schedule_barrier();                   __dmb(0xF);                   __schedule_barrier();                } while (0U)
N
N/**
N  \brief   Reverse byte order (32 bit)
N  \details Reverses the byte order in integer value.
N  \param [in]    value  Value to reverse
N  \return               Reversed value
N */
N#define __REV                             __rev
N
N
N/**
N  \brief   Reverse byte order (16 bit)
N  \details Reverses the byte order in two unsigned short values.
N  \param [in]    value  Value to reverse
N  \return               Reversed value
N */
N#ifndef __NO_EMBEDDED_ASM
N__attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
X__attribute__((section(".rev16_text"))) static __inline __asm uint32_t __REV16(uint32_t value)
N{
N  rev16 r0, r0
N  bx lr
N}
N#endif
N
N/**
N  \brief   Reverse byte order in signed short value
N  \details Reverses the byte order in a signed short value with sign extension to integer.
N  \param [in]    value  Value to reverse
N  \return               Reversed value
N */
N#ifndef __NO_EMBEDDED_ASM
N__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int32_t __REVSH(int32_t value)
X__attribute__((section(".revsh_text"))) static __inline __asm int32_t __REVSH(int32_t value)
N{
N  revsh r0, r0
N  bx lr
N}
N#endif
N
N
N/**
N  \brief   Rotate Right in unsigned value (32 bit)
N  \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits.
N  \param [in]    value  Value to rotate
N  \param [in]    value  Number of Bits to rotate
N  \return               Rotated value
N */
N#define __ROR                             __ror
N
N
N/**
N  \brief   Breakpoint
N  \details Causes the processor to enter Debug state.
N           Debug tools can use this to investigate system state when the instruction at a particular address is reached.
N  \param [in]    value  is ignored by the processor.
N                 If required, a debugger can use it to store additional information about the breakpoint.
N */
N#define __BKPT(value)                       __breakpoint(value)
N
N
N/**
N  \brief   Reverse bit order of value
N  \details Reverses the bit order of the given value.
N  \param [in]    value  Value to reverse
N  \return               Reversed value
N */
N#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
X#if       ((0x04U) >= 0x03U) || (__CORTEX_SC >= 300U)
N  #define __RBIT                          __rbit
N#else
S__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
S{
S  uint32_t result;
S  int32_t s = 4 /*sizeof(v)*/ * 8 - 1; /* extra shift needed at end */
S
S  result = value;                      /* r will be reversed bits of v; first get LSB of v */
S  for (value >>= 1U; value; value >>= 1U)
S  {
S    result <<= 1U;
S    result |= value & 1U;
S    s--;
S  }
S  result <<= s;                        /* shift when v's highest bits are zero */
S  return(result);
S}
N#endif
N
N
N/**
N  \brief   Count leading zeros
N  \details Counts the number of leading zeros of a data value.
N  \param [in]  value  Value to count the leading zeros
N  \return             number of leading zeros in value
N */
N#define __CLZ                             __clz
N
N
N#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
X#if       ((0x04U) >= 0x03U) || (__CORTEX_SC >= 300U)
N
N/**
N  \brief   LDR Exclusive (8 bit)
N  \details Executes a exclusive LDR instruction for 8 bit value.
N  \param [in]    ptr  Pointer to data
N  \return             value of type uint8_t at (*ptr)
N */
N#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
X#if 1L && (5060300 < 5060020)
S  #define __LDREXB(ptr)                                                        ((uint8_t ) __ldrex(ptr))
N#else
N  #define __LDREXB(ptr)          _Pragma("push") _Pragma("diag_suppress 3731") ((uint8_t ) __ldrex(ptr))  _Pragma("pop")
N#endif
N
N
N/**
N  \brief   LDR Exclusive (16 bit)
N  \details Executes a exclusive LDR instruction for 16 bit values.
N  \param [in]    ptr  Pointer to data
N  \return        value of type uint16_t at (*ptr)
N */
N#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
X#if 1L && (5060300 < 5060020)
S  #define __LDREXH(ptr)                                                        ((uint16_t) __ldrex(ptr))
N#else
N  #define __LDREXH(ptr)          _Pragma("push") _Pragma("diag_suppress 3731") ((uint16_t) __ldrex(ptr))  _Pragma("pop")
N#endif
N
N
N/**
N  \brief   LDR Exclusive (32 bit)
N  \details Executes a exclusive LDR instruction for 32 bit values.
N  \param [in]    ptr  Pointer to data
N  \return        value of type uint32_t at (*ptr)
N */
N#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
X#if 1L && (5060300 < 5060020)
S  #define __LDREXW(ptr)                                                        ((uint32_t ) __ldrex(ptr))
N#else
N  #define __LDREXW(ptr)          _Pragma("push") _Pragma("diag_suppress 3731") ((uint32_t ) __ldrex(ptr))  _Pragma("pop")
N#endif
N
N
N/**
N  \brief   STR Exclusive (8 bit)
N  \details Executes a exclusive STR instruction for 8 bit values.
N  \param [in]  value  Value to store
N  \param [in]    ptr  Pointer to location
N  \return          0  Function succeeded
N  \return          1  Function failed
N */
N#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
X#if 1L && (5060300 < 5060020)
S  #define __STREXB(value, ptr)                                                 __strex(value, ptr)
N#else
N  #define __STREXB(value, ptr)   _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr)        _Pragma("pop")
N#endif
N
N
N/**
N  \brief   STR Exclusive (16 bit)
N  \details Executes a exclusive STR instruction for 16 bit values.
N  \param [in]  value  Value to store
N  \param [in]    ptr  Pointer to location
N  \return          0  Function succeeded
N  \return          1  Function failed
N */
N#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
X#if 1L && (5060300 < 5060020)
S  #define __STREXH(value, ptr)                                                 __strex(value, ptr)
N#else
N  #define __STREXH(value, ptr)   _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr)        _Pragma("pop")
N#endif
N
N
N/**
N  \brief   STR Exclusive (32 bit)
N  \details Executes a exclusive STR instruction for 32 bit values.
N  \param [in]  value  Value to store
N  \param [in]    ptr  Pointer to location
N  \return          0  Function succeeded
N  \return          1  Function failed
N */
N#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
X#if 1L && (5060300 < 5060020)
S  #define __STREXW(value, ptr)                                                 __strex(value, ptr)
N#else
N  #define __STREXW(value, ptr)   _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr)        _Pragma("pop")
N#endif
N
N
N/**
N  \brief   Remove the exclusive lock
N  \details Removes the exclusive lock which is created by LDREX.
N */
N#define __CLREX                           __clrex
N
N
N/**
N  \brief   Signed Saturate
N  \details Saturates a signed value.
N  \param [in]  value  Value to be saturated
N  \param [in]    sat  Bit position to saturate to (1..32)
N  \return             Saturated value
N */
N#define __SSAT                            __ssat
N
N
N/**
N  \brief   Unsigned Saturate
N  \details Saturates an unsigned value.
N  \param [in]  value  Value to be saturated
N  \param [in]    sat  Bit position to saturate to (0..31)
N  \return             Saturated value
N */
N#define __USAT                            __usat
N
N
N/**
N  \brief   Rotate Right with Extend (32 bit)
N  \details Moves each bit of a bitstring right by one bit.
N           The carry input is shifted in at the left end of the bitstring.
N  \param [in]    value  Value to rotate
N  \return               Rotated value
N */
N#ifndef __NO_EMBEDDED_ASM
N__attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint32_t value)
X__attribute__((section(".rrx_text"))) static __inline __asm uint32_t __RRX(uint32_t value)
N{
N  rrx r0, r0
N  bx lr
N}
N#endif
N
N
N/**
N  \brief   LDRT Unprivileged (8 bit)
N  \details Executes a Unprivileged LDRT instruction for 8 bit value.
N  \param [in]    ptr  Pointer to data
N  \return             value of type uint8_t at (*ptr)
N */
N#define __LDRBT(ptr)                      ((uint8_t )  __ldrt(ptr))
N
N
N/**
N  \brief   LDRT Unprivileged (16 bit)
N  \details Executes a Unprivileged LDRT instruction for 16 bit values.
N  \param [in]    ptr  Pointer to data
N  \return        value of type uint16_t at (*ptr)
N */
N#define __LDRHT(ptr)                      ((uint16_t)  __ldrt(ptr))
N
N
N/**
N  \brief   LDRT Unprivileged (32 bit)
N  \details Executes a Unprivileged LDRT instruction for 32 bit values.
N  \param [in]    ptr  Pointer to data
N  \return        value of type uint32_t at (*ptr)
N */
N#define __LDRT(ptr)                       ((uint32_t ) __ldrt(ptr))
N
N
N/**
N  \brief   STRT Unprivileged (8 bit)
N  \details Executes a Unprivileged STRT instruction for 8 bit values.
N  \param [in]  value  Value to store
N  \param [in]    ptr  Pointer to location
N */
N#define __STRBT(value, ptr)               __strt(value, ptr)
N
N
N/**
N  \brief   STRT Unprivileged (16 bit)
N  \details Executes a Unprivileged STRT instruction for 16 bit values.
N  \param [in]  value  Value to store
N  \param [in]    ptr  Pointer to location
N */
N#define __STRHT(value, ptr)               __strt(value, ptr)
N
N
N/**
N  \brief   STRT Unprivileged (32 bit)
N  \details Executes a Unprivileged STRT instruction for 32 bit values.
N  \param [in]  value  Value to store
N  \param [in]    ptr  Pointer to location
N */
N#define __STRT(value, ptr)                __strt(value, ptr)
N
N#endif /* (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U) */
N
N/*@}*/ /* end of group CMSIS_Core_InstructionInterface */
N
N
N/* ###################  Compiler specific Intrinsics  ########################### */
N/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
N  Access to dedicated SIMD instructions
N  @{
N*/
N
N#if (__CORTEX_M >= 0x04U)  /* only for Cortex-M4 and above */
X#if ((0x04U) >= 0x04U)   
N
N#define __SADD8                           __sadd8
N#define __QADD8                           __qadd8
N#define __SHADD8                          __shadd8
N#define __UADD8                           __uadd8
N#define __UQADD8                          __uqadd8
N#define __UHADD8                          __uhadd8
N#define __SSUB8                           __ssub8
N#define __QSUB8                           __qsub8
N#define __SHSUB8                          __shsub8
N#define __USUB8                           __usub8
N#define __UQSUB8                          __uqsub8
N#define __UHSUB8                          __uhsub8
N#define __SADD16                          __sadd16
N#define __QADD16                          __qadd16
N#define __SHADD16                         __shadd16
N#define __UADD16                          __uadd16
N#define __UQADD16                         __uqadd16
N#define __UHADD16                         __uhadd16
N#define __SSUB16                          __ssub16
N#define __QSUB16                          __qsub16
N#define __SHSUB16                         __shsub16
N#define __USUB16                          __usub16
N#define __UQSUB16                         __uqsub16
N#define __UHSUB16                         __uhsub16
N#define __SASX                            __sasx
N#define __QASX                            __qasx
N#define __SHASX                           __shasx
N#define __UASX                            __uasx
N#define __UQASX                           __uqasx
N#define __UHASX                           __uhasx
N#define __SSAX                            __ssax
N#define __QSAX                            __qsax
N#define __SHSAX                           __shsax
N#define __USAX                            __usax
N#define __UQSAX                           __uqsax
N#define __UHSAX                           __uhsax
N#define __USAD8                           __usad8
N#define __USADA8                          __usada8
N#define __SSAT16                          __ssat16
N#define __USAT16                          __usat16
N#define __UXTB16                          __uxtb16
N#define __UXTAB16                         __uxtab16
N#define __SXTB16                          __sxtb16
N#define __SXTAB16                         __sxtab16
N#define __SMUAD                           __smuad
N#define __SMUADX                          __smuadx
N#define __SMLAD                           __smlad
N#define __SMLADX                          __smladx
N#define __SMLALD                          __smlald
N#define __SMLALDX                         __smlaldx
N#define __SMUSD                           __smusd
N#define __SMUSDX                          __smusdx
N#define __SMLSD                           __smlsd
N#define __SMLSDX                          __smlsdx
N#define __SMLSLD                          __smlsld
N#define __SMLSLDX                         __smlsldx
N#define __SEL                             __sel
N#define __QADD                            __qadd
N#define __QSUB                            __qsub
N
N#define __PKHBT(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0x0000FFFFUL) |  \
N                                           ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL)  )
X#define __PKHBT(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0x0000FFFFUL) |                                             ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL)  )
N
N#define __PKHTB(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0xFFFF0000UL) |  \
N                                           ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL)  )
X#define __PKHTB(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0xFFFF0000UL) |                                             ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL)  )
N
N#define __SMMLA(ARG1,ARG2,ARG3)          ( (int32_t)((((int64_t)(ARG1) * (ARG2)) + \
N                                                      ((int64_t)(ARG3) << 32U)     ) >> 32U))
X#define __SMMLA(ARG1,ARG2,ARG3)          ( (int32_t)((((int64_t)(ARG1) * (ARG2)) +                                                       ((int64_t)(ARG3) << 32U)     ) >> 32U))
N
N#endif /* (__CORTEX_M >= 0x04) */
N/*@} end of group CMSIS_SIMD_intrinsics */
N
N
N#endif /* __CMSIS_ARMCC_H */
L 54 "C:\Keil_v5\ARM\PACK\ARM\CMSIS\4.5.0\CMSIS\Include\core_cmInstr.h" 2
N
N/*------------------ ARM Compiler V6 -------------------*/
N#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
S  #include "cmsis_armcc_V6.h"
S
S/*------------------ GNU Compiler ----------------------*/
S#elif defined ( __GNUC__ )
S  #include "cmsis_gcc.h"
S
S/*------------------ ICC Compiler ----------------------*/
S#elif defined ( __ICCARM__ )
S  #include <cmsis_iar.h>
S
S/*------------------ TI CCS Compiler -------------------*/
S#elif defined ( __TMS470__ )
S  #include <cmsis_ccs.h>
S
S/*------------------ TASKING Compiler ------------------*/
S#elif defined ( __TASKING__ )
S  /*
S   * The CMSIS functions have been implemented as intrinsics in the compiler.
S   * Please use "carm -?i" to get an up to date list of all intrinsics,
S   * Including the CMSIS ones.
S   */
S
S/*------------------ COSMIC Compiler -------------------*/
S#elif defined ( __CSMC__ )
S  #include <cmsis_csm.h>
S
N#endif
N
N/*@}*/ /* end of group CMSIS_Core_InstructionInterface */
N
N#endif /* __CORE_CMINSTR_H */
L 211 "C:\Keil_v5\ARM\PACK\ARM\CMSIS\4.5.0\CMSIS\Include\core_cm4.h" 2
N#include "core_cmFunc.h"                 /* Core Function Access */
L 1 "C:\Keil_v5\ARM\PACK\ARM\CMSIS\4.5.0\CMSIS\Include\core_cmFunc.h" 1
N/**************************************************************************//**
N * @file     core_cmFunc.h
N * @brief    CMSIS Cortex-M Core Function Access Header File
N * @version  V4.30
N * @date     20. October 2015
N ******************************************************************************/
N/* Copyright (c) 2009 - 2015 ARM LIMITED
N
N   All rights reserved.
N   Redistribution and use in source and binary forms, with or without
N   modification, are permitted provided that the following conditions are met:
N   - Redistributions of source code must retain the above copyright
N     notice, this list of conditions and the following disclaimer.
N   - Redistributions in binary form must reproduce the above copyright
N     notice, this list of conditions and the following disclaimer in the
N     documentation and/or other materials provided with the distribution.
N   - Neither the name of ARM nor the names of its contributors may be used
N     to endorse or promote products derived from this software without
N     specific prior written permission.
N   *
N   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
N   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
N   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
N   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
N   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
N   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
N   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
N   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
N   POSSIBILITY OF SUCH DAMAGE.
N   ---------------------------------------------------------------------------*/
N
N
N#if   defined ( __ICCARM__ )
X#if   0L
S #pragma system_include         /* treat file as system include file for MISRA check */
S#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
X#elif 1L && (5060300 >= 6010050)
S  #pragma clang system_header   /* treat file as system include file */
N#endif
N
N#ifndef __CORE_CMFUNC_H
N#define __CORE_CMFUNC_H
N
N
N/* ###########################  Core Function Access  ########################### */
N/** \ingroup  CMSIS_Core_FunctionInterface
N    \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
N  @{
N*/
N
N/*------------------ RealView Compiler -----------------*/
N#if   defined ( __CC_ARM )
X#if   1L
N  #include "cmsis_armcc.h"
N
N/*------------------ ARM Compiler V6 -------------------*/
N#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
S  #include "cmsis_armcc_V6.h"
S
S/*------------------ GNU Compiler ----------------------*/
S#elif defined ( __GNUC__ )
S  #include "cmsis_gcc.h"
S
S/*------------------ ICC Compiler ----------------------*/
S#elif defined ( __ICCARM__ )
S  #include <cmsis_iar.h>
S
S/*------------------ TI CCS Compiler -------------------*/
S#elif defined ( __TMS470__ )
S  #include <cmsis_ccs.h>
S
S/*------------------ TASKING Compiler ------------------*/
S#elif defined ( __TASKING__ )
S  /*
S   * The CMSIS functions have been implemented as intrinsics in the compiler.
S   * Please use "carm -?i" to get an up to date list of all intrinsics,
S   * Including the CMSIS ones.
S   */
S
S/*------------------ COSMIC Compiler -------------------*/
S#elif defined ( __CSMC__ )
S  #include <cmsis_csm.h>
S
N#endif
N
N/*@} end of CMSIS_Core_RegAccFunctions */
N
N#endif /* __CORE_CMFUNC_H */
L 212 "C:\Keil_v5\ARM\PACK\ARM\CMSIS\4.5.0\CMSIS\Include\core_cm4.h" 2
N#include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
L 1 "C:\Keil_v5\ARM\PACK\ARM\CMSIS\4.5.0\CMSIS\Include\core_cmSimd.h" 1
N/**************************************************************************//**
N * @file     core_cmSimd.h
N * @brief    CMSIS Cortex-M SIMD Header File
N * @version  V4.30
N * @date     20. October 2015
N ******************************************************************************/
N/* Copyright (c) 2009 - 2015 ARM LIMITED
N
N   All rights reserved.
N   Redistribution and use in source and binary forms, with or without
N   modification, are permitted provided that the following conditions are met:
N   - Redistributions of source code must retain the above copyright
N     notice, this list of conditions and the following disclaimer.
N   - Redistributions in binary form must reproduce the above copyright
N     notice, this list of conditions and the following disclaimer in the
N     documentation and/or other materials provided with the distribution.
N   - Neither the name of ARM nor the names of its contributors may be used
N     to endorse or promote products derived from this software without
N     specific prior written permission.
N   *
N   THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N   AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N   IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
N   ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
N   LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
N   CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
N   SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
N   INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
N   CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
N   ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
N   POSSIBILITY OF SUCH DAMAGE.
N   ---------------------------------------------------------------------------*/
N
N
N#if   defined ( __ICCARM__ )
X#if   0L
S #pragma system_include         /* treat file as system include file for MISRA check */
S#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
X#elif 1L && (5060300 >= 6010050)
S  #pragma clang system_header   /* treat file as system include file */
N#endif
N
N#ifndef __CORE_CMSIMD_H
N#define __CORE_CMSIMD_H
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N
N/* ###################  Compiler specific Intrinsics  ########################### */
N/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
N  Access to dedicated SIMD instructions
N  @{
N*/
N
N/*------------------ RealView Compiler -----------------*/
N#if   defined ( __CC_ARM )
X#if   1L
N  #include "cmsis_armcc.h"
N
N/*------------------ ARM Compiler V6 -------------------*/
N#elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
S  #include "cmsis_armcc_V6.h"
S
S/*------------------ GNU Compiler ----------------------*/
S#elif defined ( __GNUC__ )
S  #include "cmsis_gcc.h"
S
S/*------------------ ICC Compiler ----------------------*/
S#elif defined ( __ICCARM__ )
S  #include <cmsis_iar.h>
S
S/*------------------ TI CCS Compiler -------------------*/
S#elif defined ( __TMS470__ )
S  #include <cmsis_ccs.h>
S
S/*------------------ TASKING Compiler ------------------*/
S#elif defined ( __TASKING__ )
S  /*
S   * The CMSIS functions have been implemented as intrinsics in the compiler.
S   * Please use "carm -?i" to get an up to date list of all intrinsics,
S   * Including the CMSIS ones.
S   */
S
S/*------------------ COSMIC Compiler -------------------*/
S#elif defined ( __CSMC__ )
S  #include <cmsis_csm.h>
S
N#endif
N
N/*@} end of group CMSIS_SIMD_intrinsics */
N
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __CORE_CMSIMD_H */
L 213 "C:\Keil_v5\ARM\PACK\ARM\CMSIS\4.5.0\CMSIS\Include\core_cm4.h" 2
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __CORE_CM4_H_GENERIC */
N
N#ifndef __CMSIS_GENERIC
N
N#ifndef __CORE_CM4_H_DEPENDANT
N#define __CORE_CM4_H_DEPENDANT
N
N#ifdef __cplusplus
S extern "C" {
N#endif
N
N/* check device defines and use defaults */
N#if defined __CHECK_DEVICE_DEFINES
X#if 0L
S  #ifndef __CM4_REV
S    #define __CM4_REV               0x0000U
S    #warning "__CM4_REV not defined in device header file; using default!"
S  #endif
S
S  #ifndef __FPU_PRESENT
S    #define __FPU_PRESENT             0U
S    #warning "__FPU_PRESENT not defined in device header file; using default!"
S  #endif
S
S  #ifndef __MPU_PRESENT
S    #define __MPU_PRESENT             0U
S    #warning "__MPU_PRESENT not defined in device header file; using default!"
S  #endif
S
S  #ifndef __NVIC_PRIO_BITS
S    #define __NVIC_PRIO_BITS          4U
S    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
S  #endif
S
S  #ifndef __Vendor_SysTickConfig
S    #define __Vendor_SysTickConfig    0U
S    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
S  #endif
N#endif
N
N/* IO definitions (access restrictions to peripheral registers) */
N/**
N    \defgroup CMSIS_glob_defs CMSIS Global Defines
N
N    <strong>IO Type Qualifiers</strong> are used
N    \li to specify the access to peripheral variables.
N    \li for automatic generation of peripheral register debug information.
N*/
N#ifdef __cplusplus
S  #define   __I     volatile             /*!< Defines 'read only' permissions */
N#else
N  #define   __I     volatile const       /*!< Defines 'read only' permissions */
N#endif
N#define     __O     volatile             /*!< Defines 'write only' permissions */
N#define     __IO    volatile             /*!< Defines 'read / write' permissions */
N
N/* following defines should be used for structure members */
N#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
N#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
N#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
N
N/*@} end of group Cortex_M4 */
N
N
N
N/*******************************************************************************
N *                 Register Abstraction
N  Core Register contain:
N  - Core Register
N  - Core NVIC Register
N  - Core SCB Register
N  - Core SysTick Register
N  - Core Debug Register
N  - Core MPU Register
N  - Core FPU Register
N ******************************************************************************/
N/**
N  \defgroup CMSIS_core_register Defines and Type Definitions
N  \brief Type definitions and defines for Cortex-M processor based devices.
N*/
N
N/**
N  \ingroup    CMSIS_core_register
N  \defgroup   CMSIS_CORE  Status and Control Registers
N  \brief      Core Register type definitions.
N  @{
N */
N
N/**
N  \brief  Union type to access the Application Program Status Register (APSR).
N */
Ntypedef union
N{
N  struct
N  {
N    uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
N    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
N    uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
N    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
N    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
N    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
N    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
N    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
N  } b;                                   /*!< Structure used for bit  access */
N  uint32_t w;                            /*!< Type      used for word access */
N} APSR_Type;
N
N/* APSR Register Definitions */
N#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
N#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
N
N#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
N#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
N
N#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
N#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
N
N#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
N#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
N
N#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
N#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
N
N#define APSR_GE_Pos                        16U                                            /*!< APSR: GE Position */
N#define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR: GE Mask */
N
N
N/**
N  \brief  Union type to access the Interrupt Program Status Register (IPSR).
N */
Ntypedef union
N{
N  struct
N  {
N    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
N    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
N  } b;                                   /*!< Structure used for bit  access */
N  uint32_t w;                            /*!< Type      used for word access */
N} IPSR_Type;
N
N/* IPSR Register Definitions */
N#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
N#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
N
N
N/**
N  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
N */
Ntypedef union
N{
N  struct
N  {
N    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
N    uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
N    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
N    uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
N    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
N    uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
N    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
N    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
N    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
N    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
N    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
N  } b;                                   /*!< Structure used for bit  access */
N  uint32_t w;                            /*!< Type      used for word access */
N} xPSR_Type;
N
N/* xPSR Register Definitions */
N#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
N#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
N
N#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
N#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
N
N#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
N#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
N
N#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
N#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
N
N#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
N#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
N
N#define xPSR_IT_Pos                        25U                                            /*!< xPSR: IT Position */
N#define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR: IT Mask */
N
N#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
N#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
N
N#define xPSR_GE_Pos                        16U                                            /*!< xPSR: GE Position */
N#define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR: GE Mask */
N
N#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
N#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
N
N
N/**
N  \brief  Union type to access the Control Registers (CONTROL).
N */
Ntypedef union
N{
N  struct
N  {
N    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
N    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
N    uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
N    uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
N  } b;                                   /*!< Structure used for bit  access */
N  uint32_t w;                            /*!< Type      used for word access */
N} CONTROL_Type;
N
N/* CONTROL Register Definitions */
N#define CONTROL_FPCA_Pos                    2U                                            /*!< CONTROL: FPCA Position */
N#define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONTROL: FPCA Mask */
N
N#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
N#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
N
N#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
N#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
N
N/*@} end of group CMSIS_CORE */
N
N
N/**
N  \ingroup    CMSIS_core_register
N  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
N  \brief      Type definitions for the NVIC Registers
N  @{
N */
N
N/**
N  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
N */
Ntypedef struct
N{
N  __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
X  volatile uint32_t ISER[8U];                
N        uint32_t RESERVED0[24U];
N  __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
X  volatile uint32_t ICER[8U];                
N        uint32_t RSERVED1[24U];
N  __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
X  volatile uint32_t ISPR[8U];                
N        uint32_t RESERVED2[24U];
N  __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
X  volatile uint32_t ICPR[8U];                
N        uint32_t RESERVED3[24U];
N  __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
X  volatile uint32_t IABR[8U];                
N        uint32_t RESERVED4[56U];
N  __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
X  volatile uint8_t  IP[240U];                
N        uint32_t RESERVED5[644U];
N  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
X  volatile  uint32_t STIR;                    
N}  NVIC_Type;
N
N/* Software Triggered Interrupt Register Definitions */
N#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
N#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
N
N/*@} end of group CMSIS_NVIC */
N
N
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_SCB     System Control Block (SCB)
N  \brief    Type definitions for the System Control Block Registers
N  @{
N */
N
N/**
N  \brief  Structure type to access the System Control Block (SCB).
N */
Ntypedef struct
N{
N  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
X  volatile const  uint32_t CPUID;                   
N  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
X  volatile uint32_t ICSR;                    
N  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
X  volatile uint32_t VTOR;                    
N  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
X  volatile uint32_t AIRCR;                   
N  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
X  volatile uint32_t SCR;                     
N  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
X  volatile uint32_t CCR;                     
N  __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
X  volatile uint8_t  SHP[12U];                
N  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
X  volatile uint32_t SHCSR;                   
N  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
X  volatile uint32_t CFSR;                    
N  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
X  volatile uint32_t HFSR;                    
N  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
X  volatile uint32_t DFSR;                    
N  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
X  volatile uint32_t MMFAR;                   
N  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
X  volatile uint32_t BFAR;                    
N  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
X  volatile uint32_t AFSR;                    
N  __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
X  volatile const  uint32_t PFR[2U];                 
N  __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
X  volatile const  uint32_t DFR;                     
N  __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
X  volatile const  uint32_t ADR;                     
N  __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
X  volatile const  uint32_t MMFR[4U];                
N  __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
X  volatile const  uint32_t ISAR[5U];                
N        uint32_t RESERVED0[5U];
N  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
X  volatile uint32_t CPACR;                   
N} SCB_Type;
N
N/* SCB CPUID Register Definitions */
N#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
N#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
N
N#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
N#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
N
N#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
N#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
N
N#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
N#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
N
N#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
N#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
N
N/* SCB Interrupt Control State Register Definitions */
N#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
N#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
N
N#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
N#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
N
N#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
N#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
N
N#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
N#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
N
N#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
N#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
N
N#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
N#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
N
N#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
N#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
N
N#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
N#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
N
N#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
N#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
N
N#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
N#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
N
N/* SCB Vector Table Offset Register Definitions */
N#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
N#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
N
N/* SCB Application Interrupt and Reset Control Register Definitions */
N#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
N#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
N
N#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
N#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
N
N#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
N#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
N
N#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
N#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
N
N#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
N#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
N
N#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
N#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
N
N#define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB AIRCR: VECTRESET Position */
N#define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB AIRCR: VECTRESET Mask */
N
N/* SCB System Control Register Definitions */
N#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
N#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
N
N#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
N#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
N
N#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
N#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
N
N/* SCB Configuration Control Register Definitions */
N#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
N#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
N
N#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
N#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
N
N#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
N#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
N
N#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
N#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
N
N#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
N#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
N
N#define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB CCR: NONBASETHRDENA Position */
N#define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB CCR: NONBASETHRDENA Mask */
N
N/* SCB System Handler Control and State Register Definitions */
N#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
N#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
N
N#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
N#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
N
N#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
N#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
N
N#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
N#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
N
N#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
N#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
N
N#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
N#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
N
N#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
N#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
N
N#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
N#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
N
N#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
N#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
N
N#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
N#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
N
N#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
N#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
N
N#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
N#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
N
N#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
N#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
N
N#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
N#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
N
N/* SCB Configurable Fault Status Register Definitions */
N#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
N#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
N
N#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
N#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
N
N#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
N#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
N
N/* SCB Hard Fault Status Register Definitions */
N#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
N#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
N
N#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
N#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
N
N#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
N#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
N
N/* SCB Debug Fault Status Register Definitions */
N#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
N#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
N
N#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
N#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
N
N#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
N#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
N
N#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
N#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
N
N#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
N#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
N
N/*@} end of group CMSIS_SCB */
N
N
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
N  \brief    Type definitions for the System Control and ID Register not in the SCB
N  @{
N */
N
N/**
N  \brief  Structure type to access the System Control and ID Register not in the SCB.
N */
Ntypedef struct
N{
N        uint32_t RESERVED0[1U];
N  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
X  volatile const  uint32_t ICTR;                    
N  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
X  volatile uint32_t ACTLR;                   
N} SCnSCB_Type;
N
N/* Interrupt Controller Type Register Definitions */
N#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: INTLINESNUM Position */
N#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: INTLINESNUM Mask */
N
N/* Auxiliary Control Register Definitions */
N#define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: DISOOFP Position */
N#define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: DISOOFP Mask */
N
N#define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: DISFPCA Position */
N#define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: DISFPCA Mask */
N
N#define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: DISFOLD Position */
N#define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: DISFOLD Mask */
N
N#define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: DISDEFWBUF Position */
N#define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: DISDEFWBUF Mask */
N
N#define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: DISMCYCINT Position */
N#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: DISMCYCINT Mask */
N
N/*@} end of group CMSIS_SCnotSCB */
N
N
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
N  \brief    Type definitions for the System Timer Registers.
N  @{
N */
N
N/**
N  \brief  Structure type to access the System Timer (SysTick).
N */
Ntypedef struct
N{
N  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
X  volatile uint32_t CTRL;                    
N  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
X  volatile uint32_t LOAD;                    
N  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
X  volatile uint32_t VAL;                     
N  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
X  volatile const  uint32_t CALIB;                   
N} SysTick_Type;
N
N/* SysTick Control / Status Register Definitions */
N#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
N#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
N
N#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
N#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
N
N#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
N#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
N
N#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
N#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
N
N/* SysTick Reload Register Definitions */
N#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
N#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
N
N/* SysTick Current Register Definitions */
N#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
N#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
N
N/* SysTick Calibration Register Definitions */
N#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
N#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
N
N#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
N#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
N
N#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
N#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
N
N/*@} end of group CMSIS_SysTick */
N
N
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
N  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
N  @{
N */
N
N/**
N  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
N */
Ntypedef struct
N{
N  __OM  union
X  volatile  union
N  {
N    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
X    volatile  uint8_t    u8;                  
N    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
X    volatile  uint16_t   u16;                 
N    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
X    volatile  uint32_t   u32;                 
N  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
N        uint32_t RESERVED0[864U];
N  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
X  volatile uint32_t TER;                     
N        uint32_t RESERVED1[15U];
N  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
X  volatile uint32_t TPR;                     
N        uint32_t RESERVED2[15U];
N  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
X  volatile uint32_t TCR;                     
N        uint32_t RESERVED3[29U];
N  __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register */
X  volatile  uint32_t IWR;                     
N  __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
X  volatile const  uint32_t IRR;                     
N  __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Register */
X  volatile uint32_t IMCR;                    
N        uint32_t RESERVED4[43U];
N  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
X  volatile  uint32_t LAR;                     
N  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
X  volatile const  uint32_t LSR;                     
N        uint32_t RESERVED5[6U];
N  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
X  volatile const  uint32_t PID4;                    
N  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
X  volatile const  uint32_t PID5;                    
N  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
X  volatile const  uint32_t PID6;                    
N  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
X  volatile const  uint32_t PID7;                    
N  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
X  volatile const  uint32_t PID0;                    
N  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
X  volatile const  uint32_t PID1;                    
N  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
X  volatile const  uint32_t PID2;                    
N  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
X  volatile const  uint32_t PID3;                    
N  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
X  volatile const  uint32_t CID0;                    
N  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
X  volatile const  uint32_t CID1;                    
N  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
X  volatile const  uint32_t CID2;                    
N  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
X  volatile const  uint32_t CID3;                    
N} ITM_Type;
N
N/* ITM Trace Privilege Register Definitions */
N#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
N#define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM TPR: PRIVMASK Mask */
N
N/* ITM Trace Control Register Definitions */
N#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
N#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
N
N#define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
N#define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM TCR: ATBID Mask */
N
N#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
N#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
N
N#define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM TCR: TSPrescale Position */
N#define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM TCR: TSPrescale Mask */
N
N#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
N#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
N
N#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
N#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
N
N#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
N#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
N
N#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
N#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
N
N#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
N#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
N
N/* ITM Integration Write Register Definitions */
N#define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM IWR: ATVALIDM Position */
N#define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM IWR: ATVALIDM Mask */
N
N/* ITM Integration Read Register Definitions */
N#define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM IRR: ATREADYM Position */
N#define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM IRR: ATREADYM Mask */
N
N/* ITM Integration Mode Control Register Definitions */
N#define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM IMCR: INTEGRATION Position */
N#define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM IMCR: INTEGRATION Mask */
N
N/* ITM Lock Status Register Definitions */
N#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
N#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
N
N#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
N#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
N
N#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
N#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
N
N/*@}*/ /* end of group CMSIS_ITM */
N
N
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
N  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
N  @{
N */
N
N/**
N  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
N */
Ntypedef struct
N{
N  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
X  volatile uint32_t CTRL;                    
N  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
X  volatile uint32_t CYCCNT;                  
N  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
X  volatile uint32_t CPICNT;                  
N  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
X  volatile uint32_t EXCCNT;                  
N  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
X  volatile uint32_t SLEEPCNT;                
N  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
X  volatile uint32_t LSUCNT;                  
N  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
X  volatile uint32_t FOLDCNT;                 
N  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
X  volatile const  uint32_t PCSR;                    
N  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
X  volatile uint32_t COMP0;                   
N  __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
X  volatile uint32_t MASK0;                   
N  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
X  volatile uint32_t FUNCTION0;               
N        uint32_t RESERVED0[1U];
N  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
X  volatile uint32_t COMP1;                   
N  __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
X  volatile uint32_t MASK1;                   
N  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
X  volatile uint32_t FUNCTION1;               
N        uint32_t RESERVED1[1U];
N  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
X  volatile uint32_t COMP2;                   
N  __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
X  volatile uint32_t MASK2;                   
N  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
X  volatile uint32_t FUNCTION2;               
N        uint32_t RESERVED2[1U];
N  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
X  volatile uint32_t COMP3;                   
N  __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
X  volatile uint32_t MASK3;                   
N  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
X  volatile uint32_t FUNCTION3;               
N} DWT_Type;
N
N/* DWT Control Register Definitions */
N#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
N#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
N
N#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
N#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
N
N#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
N#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
N
N#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
N#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
N
N#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
N#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
N
N#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
N#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
N
N#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
N#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
N
N#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
N#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
N
N#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
N#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
N
N#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
N#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
N
N#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
N#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
N
N#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
N#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
N
N#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
N#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
N
N#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
N#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
N
N#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
N#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
N
N#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
N#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
N
N#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
N#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
N
N#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
N#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
N
N/* DWT CPI Count Register Definitions */
N#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
N#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
N
N/* DWT Exception Overhead Count Register Definitions */
N#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
N#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
N
N/* DWT Sleep Count Register Definitions */
N#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
N#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
N
N/* DWT LSU Count Register Definitions */
N#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
N#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
N
N/* DWT Folded-instruction Count Register Definitions */
N#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
N#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
N
N/* DWT Comparator Mask Register Definitions */
N#define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MASK: MASK Position */
N#define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MASK: MASK Mask */
N
N/* DWT Comparator Function Register Definitions */
N#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
N#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
N
N#define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUNCTION: DATAVADDR1 Position */
N#define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUNCTION: DATAVADDR1 Mask */
N
N#define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUNCTION: DATAVADDR0 Position */
N#define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUNCTION: DATAVADDR0 Mask */
N
N#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
N#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
N
N#define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUNCTION: LNK1ENA Position */
N#define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUNCTION: LNK1ENA Mask */
N
N#define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUNCTION: DATAVMATCH Position */
N#define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUNCTION: DATAVMATCH Mask */
N
N#define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUNCTION: CYCMATCH Position */
N#define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUNCTION: CYCMATCH Mask */
N
N#define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUNCTION: EMITRANGE Position */
N#define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUNCTION: EMITRANGE Mask */
N
N#define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUNCTION: FUNCTION Position */
N#define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUNCTION: FUNCTION Mask */
N
N/*@}*/ /* end of group CMSIS_DWT */
N
N
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
N  \brief    Type definitions for the Trace Port Interface (TPI)
N  @{
N */
N
N/**
N  \brief  Structure type to access the Trace Port Interface Register (TPI).
N */
Ntypedef struct
N{
N  __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
X  volatile uint32_t SSPSR;                   
N  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
X  volatile uint32_t CSPSR;                   
N        uint32_t RESERVED0[2U];
N  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
X  volatile uint32_t ACPR;                    
N        uint32_t RESERVED1[55U];
N  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
X  volatile uint32_t SPPR;                    
N        uint32_t RESERVED2[131U];
N  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
X  volatile const  uint32_t FFSR;                    
N  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
X  volatile uint32_t FFCR;                    
N  __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counter Register */
X  volatile const  uint32_t FSCR;                    
N        uint32_t RESERVED3[759U];
N  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
X  volatile const  uint32_t TRIGGER;                 
N  __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
X  volatile const  uint32_t FIFO0;                   
N  __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
X  volatile const  uint32_t ITATBCTR2;               
N        uint32_t RESERVED4[1U];
N  __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
X  volatile const  uint32_t ITATBCTR0;               
N  __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
X  volatile const  uint32_t FIFO1;                   
N  __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
X  volatile uint32_t ITCTRL;                  
N        uint32_t RESERVED5[39U];
N  __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
X  volatile uint32_t CLAIMSET;                
N  __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
X  volatile uint32_t CLAIMCLR;                
N        uint32_t RESERVED7[8U];
N  __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
X  volatile const  uint32_t DEVID;                   
N  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
X  volatile const  uint32_t DEVTYPE;                 
N} TPI_Type;
N
N/* TPI Asynchronous Clock Prescaler Register Definitions */
N#define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACPR: PRESCALER Position */
N#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACPR: PRESCALER Mask */
N
N/* TPI Selected Pin Protocol Register Definitions */
N#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
N#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
N
N/* TPI Formatter and Flush Status Register Definitions */
N#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
N#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
N
N#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
N#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
N
N#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
N#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
N
N#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
N#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
N
N/* TPI Formatter and Flush Control Register Definitions */
N#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
N#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
N
N#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
N#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
N
N/* TPI TRIGGER Register Definitions */
N#define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRIGGER: TRIGGER Position */
N#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRIGGER: TRIGGER Mask */
N
N/* TPI Integration ETM Data Register Definitions (FIFO0) */
N#define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO0: ITM_ATVALID Position */
N#define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIFO0: ITM_ATVALID Mask */
N
N#define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO0: ITM_bytecount Position */
N#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIFO0: ITM_bytecount Mask */
N
N#define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO0: ETM_ATVALID Position */
N#define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIFO0: ETM_ATVALID Mask */
N
N#define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO0: ETM_bytecount Position */
N#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIFO0: ETM_bytecount Mask */
N
N#define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIFO0: ETM2 Position */
N#define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIFO0: ETM2 Mask */
N
N#define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIFO0: ETM1 Position */
N#define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIFO0: ETM1 Mask */
N
N#define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIFO0: ETM0 Position */
N#define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIFO0: ETM0 Mask */
N
N/* TPI ITATBCTR2 Register Definitions */
N#define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITATBCTR2: ATREADY Position */
N#define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITATBCTR2: ATREADY Mask */
N
N/* TPI Integration ITM Data Register Definitions (FIFO1) */
N#define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO1: ITM_ATVALID Position */
N#define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIFO1: ITM_ATVALID Mask */
N
N#define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO1: ITM_bytecount Position */
N#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIFO1: ITM_bytecount Mask */
N
N#define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO1: ETM_ATVALID Position */
N#define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIFO1: ETM_ATVALID Mask */
N
N#define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO1: ETM_bytecount Position */
N#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIFO1: ETM_bytecount Mask */
N
N#define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIFO1: ITM2 Position */
N#define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIFO1: ITM2 Mask */
N
N#define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIFO1: ITM1 Position */
N#define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIFO1: ITM1 Mask */
N
N#define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIFO1: ITM0 Position */
N#define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIFO1: ITM0 Mask */
N
N/* TPI ITATBCTR0 Register Definitions */
N#define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITATBCTR0: ATREADY Position */
N#define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITATBCTR0: ATREADY Mask */
N
N/* TPI Integration Mode Control Register Definitions */
N#define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
N#define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
N
N/* TPI DEVID Register Definitions */
N#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
N#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
N
N#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
N#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
N
N#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
N#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
N
N#define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEVID: MinBufSz Position */
N#define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEVID: MinBufSz Mask */
N
N#define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEVID: AsynClkIn Position */
N#define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEVID: AsynClkIn Mask */
N
N#define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEVID: NrTraceInput Position */
N#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
N
N/* TPI DEVTYPE Register Definitions */
N#define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEVTYPE: MajorType Position */
N#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
N
N#define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEVTYPE: SubType Position */
N#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
N
N/*@}*/ /* end of group CMSIS_TPI */
N
N
N#if (__MPU_PRESENT == 1U)
X#if (1 == 1U)
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
N  \brief    Type definitions for the Memory Protection Unit (MPU)
N  @{
N */
N
N/**
N  \brief  Structure type to access the Memory Protection Unit (MPU).
N */
Ntypedef struct
N{
N  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
X  volatile const  uint32_t TYPE;                    
N  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
X  volatile uint32_t CTRL;                    
N  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
X  volatile uint32_t RNR;                     
N  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
X  volatile uint32_t RBAR;                    
N  __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Register */
X  volatile uint32_t RASR;                    
N  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address Register */
X  volatile uint32_t RBAR_A1;                 
N  __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and Size Register */
X  volatile uint32_t RASR_A1;                 
N  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address Register */
X  volatile uint32_t RBAR_A2;                 
N  __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and Size Register */
X  volatile uint32_t RASR_A2;                 
N  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address Register */
X  volatile uint32_t RBAR_A3;                 
N  __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and Size Register */
X  volatile uint32_t RASR_A3;                 
N} MPU_Type;
N
N/* MPU Type Register Definitions */
N#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
N#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
N
N#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
N#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
N
N#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
N#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
N
N/* MPU Control Register Definitions */
N#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
N#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
N
N#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
N#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
N
N#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
N#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
N
N/* MPU Region Number Register Definitions */
N#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
N#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
N
N/* MPU Region Base Address Register Definitions */
N#define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU RBAR: ADDR Position */
N#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU RBAR: ADDR Mask */
N
N#define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU RBAR: VALID Position */
N#define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU RBAR: VALID Mask */
N
N#define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU RBAR: REGION Position */
N#define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU RBAR: REGION Mask */
N
N/* MPU Region Attribute and Size Register Definitions */
N#define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU RASR: MPU Region Attribute field Position */
N#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU RASR: MPU Region Attribute field Mask */
N
N#define MPU_RASR_XN_Pos                    28U                                            /*!< MPU RASR: ATTRS.XN Position */
N#define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU RASR: ATTRS.XN Mask */
N
N#define MPU_RASR_AP_Pos                    24U                                            /*!< MPU RASR: ATTRS.AP Position */
N#define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU RASR: ATTRS.AP Mask */
N
N#define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU RASR: ATTRS.TEX Position */
N#define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU RASR: ATTRS.TEX Mask */
N
N#define MPU_RASR_S_Pos                     18U                                            /*!< MPU RASR: ATTRS.S Position */
N#define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU RASR: ATTRS.S Mask */
N
N#define MPU_RASR_C_Pos                     17U                                            /*!< MPU RASR: ATTRS.C Position */
N#define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU RASR: ATTRS.C Mask */
N
N#define MPU_RASR_B_Pos                     16U                                            /*!< MPU RASR: ATTRS.B Position */
N#define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU RASR: ATTRS.B Mask */
N
N#define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU RASR: Sub-Region Disable Position */
N#define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU RASR: Sub-Region Disable Mask */
N
N#define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU RASR: Region Size Field Position */
N#define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU RASR: Region Size Field Mask */
N
N#define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU RASR: Region enable bit Position */
N#define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU RASR: Region enable bit Disable Mask */
N
N/*@} end of group CMSIS_MPU */
N#endif
N
N
N#if (__FPU_PRESENT == 1U)
X#if (1 == 1U)
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_FPU     Floating Point Unit (FPU)
N  \brief    Type definitions for the Floating Point Unit (FPU)
N  @{
N */
N
N/**
N  \brief  Structure type to access the Floating Point Unit (FPU).
N */
Ntypedef struct
N{
N        uint32_t RESERVED0[1U];
N  __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control Register */
X  volatile uint32_t FPCCR;                   
N  __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address Register */
X  volatile uint32_t FPCAR;                   
N  __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Control Register */
X  volatile uint32_t FPDSCR;                  
N  __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 */
X  volatile const  uint32_t MVFR0;                   
N  __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 */
X  volatile const  uint32_t MVFR1;                   
N} FPU_Type;
N
N/* Floating-Point Context Control Register Definitions */
N#define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCCR: ASPEN bit Position */
N#define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCCR: ASPEN bit Mask */
N
N#define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCCR: LSPEN Position */
N#define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCCR: LSPEN bit Mask */
N
N#define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCCR: MONRDY Position */
N#define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCCR: MONRDY bit Mask */
N
N#define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCCR: BFRDY Position */
N#define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCCR: BFRDY bit Mask */
N
N#define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCCR: MMRDY Position */
N#define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCCR: MMRDY bit Mask */
N
N#define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCCR: HFRDY Position */
N#define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCCR: HFRDY bit Mask */
N
N#define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCCR: processor mode bit Position */
N#define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCCR: processor mode active bit Mask */
N
N#define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCCR: privilege level bit Position */
N#define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCCR: privilege level bit Mask */
N
N#define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCCR: Lazy state preservation active bit Position */
N#define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCCR: Lazy state preservation active bit Mask */
N
N/* Floating-Point Context Address Register Definitions */
N#define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCAR: ADDRESS bit Position */
N#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCAR: ADDRESS bit Mask */
N
N/* Floating-Point Default Status Control Register Definitions */
N#define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDSCR: AHP bit Position */
N#define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDSCR: AHP bit Mask */
N
N#define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDSCR: DN bit Position */
N#define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDSCR: DN bit Mask */
N
N#define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDSCR: FZ bit Position */
N#define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDSCR: FZ bit Mask */
N
N#define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDSCR: RMode bit Position */
N#define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDSCR: RMode bit Mask */
N
N/* Media and FP Feature Register 0 Definitions */
N#define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR0: FP rounding modes bits Position */
N#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR0: FP rounding modes bits Mask */
N
N#define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR0: Short vectors bits Position */
N#define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR0: Short vectors bits Mask */
N
N#define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR0: Square root bits Position */
N#define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR0: Square root bits Mask */
N
N#define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR0: Divide bits Position */
N#define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR0: Divide bits Mask */
N
N#define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR0: FP exception trapping bits Position */
N#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR0: FP exception trapping bits Mask */
N
N#define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR0: Double-precision bits Position */
N#define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR0: Double-precision bits Mask */
N
N#define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR0: Single-precision bits Position */
N#define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR0: Single-precision bits Mask */
N
N#define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR0: A_SIMD registers bits Position */
N#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR0: A_SIMD registers bits Mask */
N
N/* Media and FP Feature Register 1 Definitions */
N#define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR1: FP fused MAC bits Position */
N#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR1: FP fused MAC bits Mask */
N
N#define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR1: FP HPFP bits Position */
N#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR1: FP HPFP bits Mask */
N
N#define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR1: D_NaN mode bits Position */
N#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR1: D_NaN mode bits Mask */
N
N#define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR1: FtZ mode bits Position */
N#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR1: FtZ mode bits Mask */
N
N/*@} end of group CMSIS_FPU */
N#endif
N
N
N/**
N  \ingroup  CMSIS_core_register
N  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
N  \brief    Type definitions for the Core Debug Registers
N  @{
N */
N
N/**
N  \brief  Structure type to access the Core Debug Register (CoreDebug).
N */
Ntypedef struct
N{
N  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
X  volatile uint32_t DHCSR;                   
N  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
X  volatile  uint32_t DCRSR;                   
N  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
X  volatile uint32_t DCRDR;                   
N  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
X  volatile uint32_t DEMCR;                   
N} CoreDebug_Type;
N
N/* Debug Halting Control and Status Register Definitions */
N#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
N#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
N
N#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
N#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
N
N#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
N#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
N
N#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
N#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
N
N#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
N#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
N
N#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
N#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
N
N#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
N#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
N
N#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
N#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
N
N#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
N#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
N
N#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
N#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
N
N#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
N#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
N
N#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
N#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
N
N/* Debug Core Register Selector Register Definitions */
N#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
N#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
N
N#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
N#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
N
N/* Debug Exception and Monitor Control Register Definitions */
N#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< CoreDebug DEMCR: TRCENA Position */
N#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< CoreDebug DEMCR: TRCENA Mask */
N
N#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< CoreDebug DEMCR: MON_REQ Position */
N#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< CoreDebug DEMCR: MON_REQ Mask */
N
N#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< CoreDebug DEMCR: MON_STEP Position */
N#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< CoreDebug DEMCR: MON_STEP Mask */
N
N#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< CoreDebug DEMCR: MON_PEND Position */
N#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< CoreDebug DEMCR: MON_PEND Mask */
N
N#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< CoreDebug DEMCR: MON_EN Position */
N#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< CoreDebug DEMCR: MON_EN Mask */
N
N#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
N#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
N
N#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< CoreDebug DEMCR: VC_INTERR Position */
N#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< CoreDebug DEMCR: VC_INTERR Mask */
N
N#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< CoreDebug DEMCR: VC_BUSERR Position */
N#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< CoreDebug DEMCR: VC_BUSERR Mask */
N
N#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< CoreDebug DEMCR: VC_STATERR Position */
N#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< CoreDebug DEMCR: VC_STATERR Mask */
N
N#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< CoreDebug DEMCR: VC_CHKERR Position */
N#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< CoreDebug DEMCR: VC_CHKERR Mask */
N
N#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< CoreDebug DEMCR: VC_NOCPERR Position */
N#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
N
N#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< CoreDebug DEMCR: VC_MMERR Position */
N#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< CoreDebug DEMCR: VC_MMERR Mask */
N
N#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
N#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
N
N/*@} end of group CMSIS_CoreDebug */
N
N
N/**
N  \ingroup    CMSIS_core_register
N  \defgroup   CMSIS_core_bitfield     Core register bit field macros
N  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
N  @{
N */
N
N/**
N  \brief   Mask and shift a bit field value for use in a register bit range.
N  \param[in] field  Name of the register bit field.
N  \param[in] value  Value of the bit field.
N  \return           Masked and shifted value.
N*/
N#define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
N
N/**
N  \brief     Mask and shift a register value to extract a bit filed value.
N  \param[in] field  Name of the register bit field.
N  \param[in] value  Value of register.
N  \return           Masked and shifted bit field value.
N*/
N#define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
N
N/*@} end of group CMSIS_core_bitfield */
N
N
N/**
N  \ingroup    CMSIS_core_register
N  \defgroup   CMSIS_core_base     Core Definitions
N  \brief      Definitions for base addresses, unions, and structures.
N  @{
N */
N
N/* Memory mapping of Cortex-M4 Hardware */
N#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
N#define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
N#define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
N#define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
N#define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address */
N#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
N#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
N#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
N
N#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register not in SCB */
N#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
N#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
N#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
N#define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct */
N#define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct */
N#define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct */
N#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration struct */
N
N#if (__MPU_PRESENT == 1U)
X#if (1 == 1U)
N  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit */
N  #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit */
N#endif
N
N#if (__FPU_PRESENT == 1U)
X#if (1 == 1U)
N  #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
N  #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
N#endif
N
N/*@} */
N
N
N
N/*******************************************************************************
N *                Hardware Abstraction Layer
N  Core Function Interface contains:
N  - Core NVIC Functions
N  - Core SysTick Functions
N  - Core Debug Functions
N  - Core Register Access Functions
N ******************************************************************************/
N/**
N  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
N*/
N
N
N
N/* ##########################   NVIC functions  #################################### */
N/**
N  \ingroup  CMSIS_Core_FunctionInterface
N  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
N  \brief    Functions that manage interrupts and exceptions via the NVIC.
N  @{
N */
N
N/**
N  \brief   Set Priority Grouping
N  \details Sets the priority grouping field using the required unlock sequence.
N           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
N           Only values from 0..7 are used.
N           In case of a conflict between priority grouping and available
N           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
N  \param [in]      PriorityGroup  Priority grouping field.
N */
N__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
Xstatic __inline void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
N{
N  uint32_t reg_value;
N  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
N
N  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
X  reg_value  =  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR;                                                    
N  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
X  reg_value &= ~((uint32_t)((0xFFFFUL << 16U) | (7UL << 8U)));  
N  reg_value  =  (reg_value                                   |
N                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
X                ((uint32_t)0x5FAUL << 16U) |
N                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
N  SCB->AIRCR =  reg_value;
X  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR =  reg_value;
N}
N
N
N/**
N  \brief   Get Priority Grouping
N  \details Reads the priority grouping field from the NVIC Interrupt Controller.
N  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
N */
N__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
Xstatic __inline uint32_t NVIC_GetPriorityGrouping(void)
N{
N  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
X  return ((uint32_t)((((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR & (7UL << 8U)) >> 8U));
N}
N
N
N/**
N  \brief   Enable External Interrupt
N  \details Enables a device-specific interrupt in the NVIC interrupt controller.
N  \param [in]      IRQn  External interrupt number. Value cannot be negative.
N */
N__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
Xstatic __inline void NVIC_EnableIRQ(IRQn_Type IRQn)
N{
N  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
X  ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
N}
N
N
N/**
N  \brief   Disable External Interrupt
N  \details Disables a device-specific interrupt in the NVIC interrupt controller.
N  \param [in]      IRQn  External interrupt number. Value cannot be negative.
N */
N__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
Xstatic __inline void NVIC_DisableIRQ(IRQn_Type IRQn)
N{
N  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
X  ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
N}
N
N
N/**
N  \brief   Get Pending Interrupt
N  \details Reads the pending register in the NVIC and returns the pending bit for the specified interrupt.
N  \param [in]      IRQn  Interrupt number.
N  \return             0  Interrupt status is not pending.
N  \return             1  Interrupt status is pending.
N */
N__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
Xstatic __inline uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
N{
N  return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
X  return((uint32_t)(((((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
N}
N
N
N/**
N  \brief   Set Pending Interrupt
N  \details Sets the pending bit of an external interrupt.
N  \param [in]      IRQn  Interrupt number. Value cannot be negative.
N */
N__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
Xstatic __inline void NVIC_SetPendingIRQ(IRQn_Type IRQn)
N{
N  NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
X  ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
N}
N
N
N/**
N  \brief   Clear Pending Interrupt
N  \details Clears the pending bit of an external interrupt.
N  \param [in]      IRQn  External interrupt number. Value cannot be negative.
N */
N__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
Xstatic __inline void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
N{
N  NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
X  ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
N}
N
N
N/**
N  \brief   Get Active Interrupt
N  \details Reads the active register in NVIC and returns the active bit.
N  \param [in]      IRQn  Interrupt number.
N  \return             0  Interrupt status is not active.
N  \return             1  Interrupt status is active.
N */
N__STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
Xstatic __inline uint32_t NVIC_GetActive(IRQn_Type IRQn)
N{
N  return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
X  return((uint32_t)(((((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
N}
N
N
N/**
N  \brief   Set Interrupt Priority
N  \details Sets the priority of an interrupt.
N  \note    The priority cannot be set for every core interrupt.
N  \param [in]      IRQn  Interrupt number.
N  \param [in]  priority  Priority to set.
N */
N__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
Xstatic __inline void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
N{
N  if ((int32_t)(IRQn) < 0)
N  {
N    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
X    ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - 3)) & (uint32_t)0xFFUL);
N  }
N  else
N  {
N    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
X    ((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - 3)) & (uint32_t)0xFFUL);
N  }
N}
N
N
N/**
N  \brief   Get Interrupt Priority
N  \details Reads the priority of an interrupt.
N           The interrupt number can be positive to specify an external (device specific) interrupt,
N           or negative to specify an internal (core) interrupt.
N  \param [in]   IRQn  Interrupt number.
N  \return             Interrupt Priority.
N                      Value is aligned automatically to the implemented priority bits of the microcontroller.
N */
N__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
Xstatic __inline uint32_t NVIC_GetPriority(IRQn_Type IRQn)
N{
N
N  if ((int32_t)(IRQn) < 0)
N  {
N    return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
X    return(((uint32_t)((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - 3)));
N  }
N  else
N  {
N    return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
X    return(((uint32_t)((NVIC_Type *) ((0xE000E000UL) + 0x0100UL) )->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - 3)));
N  }
N}
N
N
N/**
N  \brief   Encode Priority
N  \details Encodes the priority for an interrupt with the given priority group,
N           preemptive priority value, and subpriority value.
N           In case of a conflict between priority grouping and available
N           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
N  \param [in]     PriorityGroup  Used priority group.
N  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
N  \param [in]       SubPriority  Subpriority value (starting from 0).
N  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
N */
N__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
Xstatic __inline uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
N{
N  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
N  uint32_t PreemptPriorityBits;
N  uint32_t SubPriorityBits;
N
N  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
X  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(3)) ? (uint32_t)(3) : (uint32_t)(7UL - PriorityGroupTmp);
N  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
X  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(3)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(3));
N
N  return (
N           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
N           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
N         );
N}
N
N
N/**
N  \brief   Decode Priority
N  \details Decodes an interrupt priority value with a given priority group to
N           preemptive priority value and subpriority value.
N           In case of a conflict between priority grouping and available
N           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
N  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
N  \param [in]     PriorityGroup  Used priority group.
N  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
N  \param [out]     pSubPriority  Subpriority value (starting from 0).
N */
N__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
Xstatic __inline void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
N{
N  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
N  uint32_t PreemptPriorityBits;
N  uint32_t SubPriorityBits;
N
N  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
X  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(3)) ? (uint32_t)(3) : (uint32_t)(7UL - PriorityGroupTmp);
N  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
X  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(3)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(3));
N
N  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
N  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
N}
N
N
N/**
N  \brief   System Reset
N  \details Initiates a system reset request to reset the MCU.
N */
N__STATIC_INLINE void NVIC_SystemReset(void)
Xstatic __inline void NVIC_SystemReset(void)
N{
N  __DSB();                                                          /* Ensure all outstanding memory accesses included
X  do { __schedule_barrier(); __dsb(0xF); __schedule_barrier(); } while (0U);                                                          
N                                                                       buffered write are completed before reset */
N  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
X  ((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR  = (uint32_t)((0x5FAUL << 16U)    |
N                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
X                           (((SCB_Type *) ((0xE000E000UL) + 0x0D00UL) )->AIRCR & (7UL << 8U)) |
N                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
X                            (1UL << 2U)    );          
N  __DSB();                                                          /* Ensure completion of memory access */
X  do { __schedule_barrier(); __dsb(0xF); __schedule_barrier(); } while (0U);                                                           
N
N  for(;;)                                                           /* wait until reset */
N  {
N    __NOP();
X    __nop();
N  }
N}
N
N/*@} end of CMSIS_Core_NVICFunctions */
N
N
N
N/* ##################################    SysTick function  ############################################ */
N/**
N  \ingroup  CMSIS_Core_FunctionInterface
N  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
N  \brief    Functions that configure the System.
N  @{
N */
N
N#if (__Vendor_SysTickConfig == 0U)
X#if (0 == 0U)
N
N/**
N  \brief   System Tick Configuration
N  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
N           Counter is in free running mode to generate periodic interrupts.
N  \param [in]  ticks  Number of ticks between two interrupts.
N  \return          0  Function succeeded.
N  \return          1  Function failed.
N  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
N           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
N           must contain a vendor-specific implementation of this function.
N */
N__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
Xstatic __inline uint32_t SysTick_Config(uint32_t ticks)
N{
N  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
X  if ((ticks - 1UL) > (0xFFFFFFUL ))
N  {
N    return (1UL);                                                   /* Reload value impossible */
N  }
N
N  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
X  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->LOAD  = (uint32_t)(ticks - 1UL);                          
N  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
X  NVIC_SetPriority (SysTick_IRQn, (1UL << 3) - 1UL);  
N  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
X  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->VAL   = 0UL;                                              
N  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
X  ((SysTick_Type *) ((0xE000E000UL) + 0x0010UL) )->CTRL  = (1UL << 2U) |
N                   SysTick_CTRL_TICKINT_Msk   |
X                   (1UL << 1U)   |
N                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
X                   (1UL );                          
N  return (0UL);                                                     /* Function successful */
N}
N
N#endif
N
N/*@} end of CMSIS_Core_SysTickFunctions */
N
N
N
N/* ##################################### Debug In/Output function ########################################### */
N/**
N  \ingroup  CMSIS_Core_FunctionInterface
N  \defgroup CMSIS_core_DebugFunctions ITM Functions
N  \brief    Functions that access the ITM debug interface.
N  @{
N */
N
Nextern volatile int32_t ITM_RxBuffer;                    /*!< External variable to receive characters. */
N#define                 ITM_RXBUFFER_EMPTY   0x5AA55AA5U /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
N
N
N/**
N  \brief   ITM Send Character
N  \details Transmits a character via the ITM channel 0, and
N           \li Just returns when no debugger is connected that has booked the output.
N           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
N  \param [in]     ch  Character to transmit.
N  \returns            Character to transmit.
N */
N__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
Xstatic __inline uint32_t ITM_SendChar (uint32_t ch)
N{
N  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
X  if (((((ITM_Type *) (0xE0000000UL) )->TCR & (1UL )) != 0UL) &&       
N      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
X      ((((ITM_Type *) (0xE0000000UL) )->TER & 1UL               ) != 0UL)   )      
N  {
N    while (ITM->PORT[0U].u32 == 0UL)
X    while (((ITM_Type *) (0xE0000000UL) )->PORT[0U].u32 == 0UL)
N    {
N      __NOP();
X      __nop();
N    }
N    ITM->PORT[0U].u8 = (uint8_t)ch;
X    ((ITM_Type *) (0xE0000000UL) )->PORT[0U].u8 = (uint8_t)ch;
N  }
N  return (ch);
N}
N
N
N/**
N  \brief   ITM Receive Character
N  \details Inputs a character via the external variable \ref ITM_RxBuffer.
N  \return             Received character.
N  \return         -1  No character pending.
N */
N__STATIC_INLINE int32_t ITM_ReceiveChar (void)
Xstatic __inline int32_t ITM_ReceiveChar (void)
N{
N  int32_t ch = -1;                           /* no character available */
N
N  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
X  if (ITM_RxBuffer != 0x5AA55AA5U)
N  {
N    ch = ITM_RxBuffer;
N    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
X    ITM_RxBuffer = 0x5AA55AA5U;        
N  }
N
N  return (ch);
N}
N
N
N/**
N  \brief   ITM Check Character
N  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
N  \return          0  No character available.
N  \return          1  Character available.
N */
N__STATIC_INLINE int32_t ITM_CheckChar (void)
Xstatic __inline int32_t ITM_CheckChar (void)
N{
N
N  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
X  if (ITM_RxBuffer == 0x5AA55AA5U)
N  {
N    return (0);                              /* no character available */
N  }
N  else
N  {
N    return (1);                              /*    character available */
N  }
N}
N
N/*@} end of CMSIS_core_DebugFunctions */
N
N
N
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* __CORE_CM4_H_DEPENDANT */
N
N#endif /* __CMSIS_GENERIC */
L 138 "C:\Keil_v5\ARM\PACK\NordicSemiconductor\nRF_DeviceFamilyPack\8.9.0\Device\Include\nrf52.h" 2
N#include "system_nrf52.h"                           /*!< nrf52 System                                                          */
L 1 "C:\Keil_v5\ARM\PACK\NordicSemiconductor\nRF_DeviceFamilyPack\8.9.0\Device\Include\system_nrf52.h" 1
N/* Copyright (c) 2012 ARM LIMITED
N * All rights reserved.
N *
N * Redistribution and use in source and binary forms, with or without
N * modification, are permitted provided that the following conditions are met:
N *
N *   * Redistributions of source code must retain the above copyright notice, this
N *     list of conditions and the following disclaimer.
N *
N *   * Redistributions in binary form must reproduce the above copyright notice,
N *     this list of conditions and the following disclaimer in the documentation
N *     and/or other materials provided with the distribution.
N *
N *   * Neither the name of ARM nor the names of its contributors may be used to
N *     endorse or promote products derived from this software without specific
N *     prior written permission.
N *
N * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N *
N */
N 
N#ifndef SYSTEM_NRF52_H
N#define SYSTEM_NRF52_H
N
N#ifdef __cplusplus
Sextern "C" {
N#endif
N
N#include <stdint.h>
N
N
Nextern uint32_t SystemCoreClock;    /*!< System Clock Frequency (Core Clock)  */
N
N/**
N * Initialize the system
N *
N * @param  none
N * @return none
N *
N * @brief  Setup the microcontroller system.
N *         Initialize the System and update the SystemCoreClock variable.
N */
Nextern void SystemInit (void);
N
N/**
N * Update SystemCoreClock variable
N *
N * @param  none
N * @return none
N *
N * @brief  Updates the SystemCoreClock with current core Clock 
N *         retrieved from cpu registers.
N */
Nextern void SystemCoreClockUpdate (void);
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* SYSTEM_NRF52_H */
L 139 "C:\Keil_v5\ARM\PACK\NordicSemiconductor\nRF_DeviceFamilyPack\8.9.0\Device\Include\nrf52.h" 2
N
N
N/* ================================================================================ */
N/* ================       Device Specific Peripheral Section       ================ */
N/* ================================================================================ */
N
N
N/** @addtogroup Device_Peripheral_Registers
N  * @{
N  */
N
N
N/* -------------------  Start of section using anonymous unions  ------------------ */
N#if defined(__CC_ARM)
X#if 1L
N  #pragma push
N  #pragma anon_unions
N#elif defined(__ICCARM__)
S  #pragma language=extended
S#elif defined(__GNUC__)
S  /* anonymous unions are enabled by default */
S#elif defined(__TMS470__)
S/* anonymous unions are enabled by default */
S#elif defined(__TASKING__)
S  #pragma warning 586
S#else
S  #warning Not supported compiler type
N#endif
N
N
Ntypedef struct {
N  __I  uint32_t  PART;                              /*!< Part code                                                             */
X  volatile const  uint32_t  PART;                               
N  __I  uint32_t  VARIANT;                           /*!< Part Variant, Hardware version and Production configuration           */
X  volatile const  uint32_t  VARIANT;                            
N  __I  uint32_t  PACKAGE;                           /*!< Package option                                                        */
X  volatile const  uint32_t  PACKAGE;                            
N  __I  uint32_t  RAM;                               /*!< RAM variant                                                           */
X  volatile const  uint32_t  RAM;                                
N  __I  uint32_t  FLASH;                             /*!< Flash variant                                                         */
X  volatile const  uint32_t  FLASH;                              
N  __IO uint32_t  UNUSED0[3];                        /*!< Description collection[0]: Unspecified                                */
X  volatile uint32_t  UNUSED0[3];                         
N} FICR_INFO_Type;
N
Ntypedef struct {
N  __I  uint32_t  A0;                                /*!< Slope definition A0.                                                  */
X  volatile const  uint32_t  A0;                                 
N  __I  uint32_t  A1;                                /*!< Slope definition A1.                                                  */
X  volatile const  uint32_t  A1;                                 
N  __I  uint32_t  A2;                                /*!< Slope definition A2.                                                  */
X  volatile const  uint32_t  A2;                                 
N  __I  uint32_t  A3;                                /*!< Slope definition A3.                                                  */
X  volatile const  uint32_t  A3;                                 
N  __I  uint32_t  A4;                                /*!< Slope definition A4.                                                  */
X  volatile const  uint32_t  A4;                                 
N  __I  uint32_t  A5;                                /*!< Slope definition A5.                                                  */
X  volatile const  uint32_t  A5;                                 
N  __I  uint32_t  B0;                                /*!< y-intercept B0.                                                       */
X  volatile const  uint32_t  B0;                                 
N  __I  uint32_t  B1;                                /*!< y-intercept B1.                                                       */
X  volatile const  uint32_t  B1;                                 
N  __I  uint32_t  B2;                                /*!< y-intercept B2.                                                       */
X  volatile const  uint32_t  B2;                                 
N  __I  uint32_t  B3;                                /*!< y-intercept B3.                                                       */
X  volatile const  uint32_t  B3;                                 
N  __I  uint32_t  B4;                                /*!< y-intercept B4.                                                       */
X  volatile const  uint32_t  B4;                                 
N  __I  uint32_t  B5;                                /*!< y-intercept B5.                                                       */
X  volatile const  uint32_t  B5;                                 
N  __I  uint32_t  T0;                                /*!< Segment end T0.                                                       */
X  volatile const  uint32_t  T0;                                 
N  __I  uint32_t  T1;                                /*!< Segment end T1.                                                       */
X  volatile const  uint32_t  T1;                                 
N  __I  uint32_t  T2;                                /*!< Segment end T2.                                                       */
X  volatile const  uint32_t  T2;                                 
N  __I  uint32_t  T3;                                /*!< Segment end T3.                                                       */
X  volatile const  uint32_t  T3;                                 
N  __I  uint32_t  T4;                                /*!< Segment end T4.                                                       */
X  volatile const  uint32_t  T4;                                 
N} FICR_TEMP_Type;
N
Ntypedef struct {
N  __I  uint32_t  TAGHEADER0;                        /*!< Default header for NFC Tag. Software can read these values to
X  volatile const  uint32_t  TAGHEADER0;                        
N                                                         populate NFCID1_3RD_LAST, NFCID1_2ND_LAST and NFCID1_LAST.            */
N  __I  uint32_t  TAGHEADER1;                        /*!< Default header for NFC Tag. Software can read these values to
X  volatile const  uint32_t  TAGHEADER1;                        
N                                                         populate NFCID1_3RD_LAST, NFCID1_2ND_LAST and NFCID1_LAST.            */
N  __I  uint32_t  TAGHEADER2;                        /*!< Default header for NFC Tag. Software can read these values to
X  volatile const  uint32_t  TAGHEADER2;                        
N                                                         populate NFCID1_3RD_LAST, NFCID1_2ND_LAST and NFCID1_LAST.            */
N  __I  uint32_t  TAGHEADER3;                        /*!< Default header for NFC Tag. Software can read these values to
X  volatile const  uint32_t  TAGHEADER3;                        
N                                                         populate NFCID1_3RD_LAST, NFCID1_2ND_LAST and NFCID1_LAST.            */
N} FICR_NFC_Type;
N
Ntypedef struct {
N  __IO uint32_t  POWER;                             /*!< Description cluster[0]: RAM0 power control register                   */
X  volatile uint32_t  POWER;                              
N  __O  uint32_t  POWERSET;                          /*!< Description cluster[0]: RAM0 power control set register               */
X  volatile  uint32_t  POWERSET;                           
N  __O  uint32_t  POWERCLR;                          /*!< Description cluster[0]: RAM0 power control clear register             */
X  volatile  uint32_t  POWERCLR;                           
N  __I  uint32_t  RESERVED0;
X  volatile const  uint32_t  RESERVED0;
N} POWER_RAM_Type;
N
Ntypedef struct {
N  __IO uint32_t  RTS;                               /*!< Pin select for RTS signal                                             */
X  volatile uint32_t  RTS;                                
N  __IO uint32_t  TXD;                               /*!< Pin select for TXD signal                                             */
X  volatile uint32_t  TXD;                                
N  __IO uint32_t  CTS;                               /*!< Pin select for CTS signal                                             */
X  volatile uint32_t  CTS;                                
N  __IO uint32_t  RXD;                               /*!< Pin select for RXD signal                                             */
X  volatile uint32_t  RXD;                                
N} UARTE_PSEL_Type;
N
Ntypedef struct {
N  __IO uint32_t  PTR;                               /*!< Data pointer                                                          */
X  volatile uint32_t  PTR;                                
N  __IO uint32_t  MAXCNT;                            /*!< Maximum number of bytes in receive buffer                             */
X  volatile uint32_t  MAXCNT;                             
N  __I  uint32_t  AMOUNT;                            /*!< Number of bytes transferred in the last transaction                   */
X  volatile const  uint32_t  AMOUNT;                             
N} UARTE_RXD_Type;
N
Ntypedef struct {
N  __IO uint32_t  PTR;                               /*!< Data pointer                                                          */
X  volatile uint32_t  PTR;                                
N  __IO uint32_t  MAXCNT;                            /*!< Maximum number of bytes in transmit buffer                            */
X  volatile uint32_t  MAXCNT;                             
N  __I  uint32_t  AMOUNT;                            /*!< Number of bytes transferred in the last transaction                   */
X  volatile const  uint32_t  AMOUNT;                             
N} UARTE_TXD_Type;
N
Ntypedef struct {
N  __IO uint32_t  SCK;                               /*!< Pin select for SCK                                                    */
X  volatile uint32_t  SCK;                                
N  __IO uint32_t  MOSI;                              /*!< Pin select for MOSI signal                                            */
X  volatile uint32_t  MOSI;                               
N  __IO uint32_t  MISO;                              /*!< Pin select for MISO signal                                            */
X  volatile uint32_t  MISO;                               
N} SPIM_PSEL_Type;
N
Ntypedef struct {
N  __IO uint32_t  PTR;                               /*!< Data pointer                                                          */
X  volatile uint32_t  PTR;                                
N  __IO uint32_t  MAXCNT;                            /*!< Maximum number of bytes in receive buffer                             */
X  volatile uint32_t  MAXCNT;                             
N  __I  uint32_t  AMOUNT;                            /*!< Number of bytes transferred in the last transaction                   */
X  volatile const  uint32_t  AMOUNT;                             
N  __IO uint32_t  LIST;                              /*!< EasyDMA list type                                                     */
X  volatile uint32_t  LIST;                               
N} SPIM_RXD_Type;
N
Ntypedef struct {
N  __IO uint32_t  PTR;                               /*!< Data pointer                                                          */
X  volatile uint32_t  PTR;                                
N  __IO uint32_t  MAXCNT;                            /*!< Maximum number of bytes in transmit buffer                            */
X  volatile uint32_t  MAXCNT;                             
N  __I  uint32_t  AMOUNT;                            /*!< Number of bytes transferred in the last transaction                   */
X  volatile const  uint32_t  AMOUNT;                             
N  __IO uint32_t  LIST;                              /*!< EasyDMA list type                                                     */
X  volatile uint32_t  LIST;                               
N} SPIM_TXD_Type;
N
Ntypedef struct {
N  __IO uint32_t  SCK;                               /*!< Pin select for SCK                                                    */
X  volatile uint32_t  SCK;                                
N  __IO uint32_t  MISO;                              /*!< Pin select for MISO signal                                            */
X  volatile uint32_t  MISO;                               
N  __IO uint32_t  MOSI;                              /*!< Pin select for MOSI signal                                            */
X  volatile uint32_t  MOSI;                               
N  __IO uint32_t  CSN;                               /*!< Pin select for CSN signal                                             */
X  volatile uint32_t  CSN;                                
N} SPIS_PSEL_Type;
N
Ntypedef struct {
N  __IO uint32_t  PTR;                               /*!< RXD data pointer                                                      */
X  volatile uint32_t  PTR;                                
N  __IO uint32_t  MAXCNT;                            /*!< Maximum number of bytes in receive buffer                             */
X  volatile uint32_t  MAXCNT;                             
N  __I  uint32_t  AMOUNT;                            /*!< Number of bytes received in last granted transaction                  */
X  volatile const  uint32_t  AMOUNT;                             
N} SPIS_RXD_Type;
N
Ntypedef struct {
N  __IO uint32_t  PTR;                               /*!< TXD data pointer                                                      */
X  volatile uint32_t  PTR;                                
N  __IO uint32_t  MAXCNT;                            /*!< Maximum number of bytes in transmit buffer                            */
X  volatile uint32_t  MAXCNT;                             
N  __I  uint32_t  AMOUNT;                            /*!< Number of bytes transmitted in last granted transaction               */
X  volatile const  uint32_t  AMOUNT;                             
N} SPIS_TXD_Type;
N
Ntypedef struct {
N  __IO uint32_t  SCL;                               /*!< Pin select for SCL signal                                             */
X  volatile uint32_t  SCL;                                
N  __IO uint32_t  SDA;                               /*!< Pin select for SDA signal                                             */
X  volatile uint32_t  SDA;                                
N} TWIM_PSEL_Type;
N
Ntypedef struct {
N  __IO uint32_t  PTR;                               /*!< Data pointer                                                          */
X  volatile uint32_t  PTR;                                
N  __IO uint32_t  MAXCNT;                            /*!< Maximum number of bytes in receive buffer                             */
X  volatile uint32_t  MAXCNT;                             
N  __I  uint32_t  AMOUNT;                            /*!< Number of bytes transferred in the last transaction                   */
X  volatile const  uint32_t  AMOUNT;                             
N  __IO uint32_t  LIST;                              /*!< EasyDMA list type                                                     */
X  volatile uint32_t  LIST;                               
N} TWIM_RXD_Type;
N
Ntypedef struct {
N  __IO uint32_t  PTR;                               /*!< Data pointer                                                          */
X  volatile uint32_t  PTR;                                
N  __IO uint32_t  MAXCNT;                            /*!< Maximum number of bytes in transmit buffer                            */
X  volatile uint32_t  MAXCNT;                             
N  __I  uint32_t  AMOUNT;                            /*!< Number of bytes transferred in the last transaction                   */
X  volatile const  uint32_t  AMOUNT;                             
N  __IO uint32_t  LIST;                              /*!< EasyDMA list type                                                     */
X  volatile uint32_t  LIST;                               
N} TWIM_TXD_Type;
N
Ntypedef struct {
N  __IO uint32_t  SCL;                               /*!< Pin select for SCL signal                                             */
X  volatile uint32_t  SCL;                                
N  __IO uint32_t  SDA;                               /*!< Pin select for SDA signal                                             */
X  volatile uint32_t  SDA;                                
N} TWIS_PSEL_Type;
N
Ntypedef struct {
N  __IO uint32_t  PTR;                               /*!< RXD Data pointer                                                      */
X  volatile uint32_t  PTR;                                
N  __IO uint32_t  MAXCNT;                            /*!< Maximum number of bytes in RXD buffer                                 */
X  volatile uint32_t  MAXCNT;                             
N  __I  uint32_t  AMOUNT;                            /*!< Number of bytes transferred in the last RXD transaction               */
X  volatile const  uint32_t  AMOUNT;                             
N} TWIS_RXD_Type;
N
Ntypedef struct {
N  __IO uint32_t  PTR;                               /*!< TXD Data pointer                                                      */
X  volatile uint32_t  PTR;                                
N  __IO uint32_t  MAXCNT;                            /*!< Maximum number of bytes in TXD buffer                                 */
X  volatile uint32_t  MAXCNT;                             
N  __I  uint32_t  AMOUNT;                            /*!< Number of bytes transferred in the last TXD transaction               */
X  volatile const  uint32_t  AMOUNT;                             
N} TWIS_TXD_Type;
N
Ntypedef struct {
N  __IO uint32_t  SCK;                               /*!< Pin select for SCK                                                    */
X  volatile uint32_t  SCK;                                
N  __IO uint32_t  MOSI;                              /*!< Pin select for MOSI                                                   */
X  volatile uint32_t  MOSI;                               
N  __IO uint32_t  MISO;                              /*!< Pin select for MISO                                                   */
X  volatile uint32_t  MISO;                               
N} SPI_PSEL_Type;
N
Ntypedef struct {
N  __IO uint32_t  RX;                                /*!< Result of last incoming frames                                        */
X  volatile uint32_t  RX;                                 
N} NFCT_FRAMESTATUS_Type;
N
Ntypedef struct {
N  __IO uint32_t  FRAMECONFIG;                       /*!< Configuration of outgoing frames                                      */
X  volatile uint32_t  FRAMECONFIG;                        
N  __IO uint32_t  AMOUNT;                            /*!< Size of outgoing frame                                                */
X  volatile uint32_t  AMOUNT;                             
N} NFCT_TXD_Type;
N
Ntypedef struct {
N  __IO uint32_t  FRAMECONFIG;                       /*!< Configuration of incoming frames                                      */
X  volatile uint32_t  FRAMECONFIG;                        
N  __I  uint32_t  AMOUNT;                            /*!< Size of last incoming frame                                           */
X  volatile const  uint32_t  AMOUNT;                             
N} NFCT_RXD_Type;
N
Ntypedef struct {
N  __IO uint32_t  LIMITH;                            /*!< Description cluster[0]: Last results is equal or above CH[0].LIMIT.HIGH */
X  volatile uint32_t  LIMITH;                             
N  __IO uint32_t  LIMITL;                            /*!< Description cluster[0]: Last results is equal or below CH[0].LIMIT.LOW */
X  volatile uint32_t  LIMITL;                             
N} SAADC_EVENTS_CH_Type;
N
Ntypedef struct {
N  __IO uint32_t  PSELP;                             /*!< Description cluster[0]: Input positive pin selection for CH[0]        */
X  volatile uint32_t  PSELP;                              
N  __IO uint32_t  PSELN;                             /*!< Description cluster[0]: Input negative pin selection for CH[0]        */
X  volatile uint32_t  PSELN;                              
N  __IO uint32_t  CONFIG;                            /*!< Description cluster[0]: Input configuration for CH[0]                 */
X  volatile uint32_t  CONFIG;                             
N  __IO uint32_t  LIMIT;                             /*!< Description cluster[0]: High/low limits for event monitoring
X  volatile uint32_t  LIMIT;                             
N                                                         a channel                                                             */
N} SAADC_CH_Type;
N
Ntypedef struct {
N  __IO uint32_t  PTR;                               /*!< Data pointer                                                          */
X  volatile uint32_t  PTR;                                
N  __IO uint32_t  MAXCNT;                            /*!< Maximum number of buffer words to transfer                            */
X  volatile uint32_t  MAXCNT;                             
N  __I  uint32_t  AMOUNT;                            /*!< Number of buffer words transferred since last START                   */
X  volatile const  uint32_t  AMOUNT;                             
N} SAADC_RESULT_Type;
N
Ntypedef struct {
N  __IO uint32_t  LED;                               /*!< Pin select for LED signal                                             */
X  volatile uint32_t  LED;                                
N  __IO uint32_t  A;                                 /*!< Pin select for A signal                                               */
X  volatile uint32_t  A;                                  
N  __IO uint32_t  B;                                 /*!< Pin select for B signal                                               */
X  volatile uint32_t  B;                                  
N} QDEC_PSEL_Type;
N
Ntypedef struct {
N  __IO uint32_t  PTR;                               /*!< Description cluster[0]: Beginning address in Data RAM of this
X  volatile uint32_t  PTR;                               
N                                                         sequence                                                              */
N  __IO uint32_t  CNT;                               /*!< Description cluster[0]: Amount of values (duty cycles) in this
X  volatile uint32_t  CNT;                               
N                                                         sequence                                                              */
N  __IO uint32_t  REFRESH;                           /*!< Description cluster[0]: Amount of additional PWM periods between
X  volatile uint32_t  REFRESH;                           
N                                                         samples loaded into compare register                                  */
N  __IO uint32_t  ENDDELAY;                          /*!< Description cluster[0]: Time added after the sequence                 */
X  volatile uint32_t  ENDDELAY;                           
N  __I  uint32_t  RESERVED1[4];
X  volatile const  uint32_t  RESERVED1[4];
N} PWM_SEQ_Type;
N
Ntypedef struct {
N  __IO uint32_t  OUT[4];                            /*!< Description collection[0]: Output pin select for PWM channel
X  volatile uint32_t  OUT[4];                            
N                                                         0                                                                     */
N} PWM_PSEL_Type;
N
Ntypedef struct {
N  __IO uint32_t  CLK;                               /*!< Pin number configuration for PDM CLK signal                           */
X  volatile uint32_t  CLK;                                
N  __IO uint32_t  DIN;                               /*!< Pin number configuration for PDM DIN signal                           */
X  volatile uint32_t  DIN;                                
N} PDM_PSEL_Type;
N
Ntypedef struct {
N  __IO uint32_t  PTR;                               /*!< RAM address pointer to write samples to with EasyDMA                  */
X  volatile uint32_t  PTR;                                
N  __IO uint32_t  MAXCNT;                            /*!< Number of samples to allocate memory for in EasyDMA mode              */
X  volatile uint32_t  MAXCNT;                             
N} PDM_SAMPLE_Type;
N
Ntypedef struct {
N  __O  uint32_t  EN;                                /*!< Description cluster[0]: Enable channel group 0                        */
X  volatile  uint32_t  EN;                                 
N  __O  uint32_t  DIS;                               /*!< Description cluster[0]: Disable channel group 0                       */
X  volatile  uint32_t  DIS;                                
N} PPI_TASKS_CHG_Type;
N
Ntypedef struct {
N  __IO uint32_t  EEP;                               /*!< Description cluster[0]: Channel 0 event end-point                     */
X  volatile uint32_t  EEP;                                
N  __IO uint32_t  TEP;                               /*!< Description cluster[0]: Channel 0 task end-point                      */
X  volatile uint32_t  TEP;                                
N} PPI_CH_Type;
N
Ntypedef struct {
N  __IO uint32_t  TEP;                               /*!< Description cluster[0]: Channel 0 task end-point                      */
X  volatile uint32_t  TEP;                                
N} PPI_FORK_Type;
N
Ntypedef struct {
N  __IO uint32_t  WA;                                /*!< Description cluster[0]: Write access to region 0 detected             */
X  volatile uint32_t  WA;                                 
N  __IO uint32_t  RA;                                /*!< Description cluster[0]: Read access to region 0 detected              */
X  volatile uint32_t  RA;                                 
N} MWU_EVENTS_REGION_Type;
N
Ntypedef struct {
N  __IO uint32_t  WA;                                /*!< Description cluster[0]: Write access to peripheral region 0
X  volatile uint32_t  WA;                                
N                                                         detected                                                              */
N  __IO uint32_t  RA;                                /*!< Description cluster[0]: Read access to peripheral region 0 detected   */
X  volatile uint32_t  RA;                                 
N} MWU_EVENTS_PREGION_Type;
N
Ntypedef struct {
N  __IO uint32_t  SUBSTATWA;                         /*!< Description cluster[0]: Source of event/interrupt in region
X  volatile uint32_t  SUBSTATWA;                         
N                                                         0, write access detected while corresponding subregion was enabled
N                                                          for watching                                                         */
N  __IO uint32_t  SUBSTATRA;                         /*!< Description cluster[0]: Source of event/interrupt in region
X  volatile uint32_t  SUBSTATRA;                         
N                                                         0, read access detected while corresponding subregion was enabled
N                                                          for watching                                                         */
N} MWU_PERREGION_Type;
N
Ntypedef struct {
N  __IO uint32_t  START;                             /*!< Description cluster[0]: Start address for region 0                    */
X  volatile uint32_t  START;                              
N  __IO uint32_t  END;                               /*!< Description cluster[0]: End address of region 0                       */
X  volatile uint32_t  END;                                
N  __I  uint32_t  RESERVED2[2];
X  volatile const  uint32_t  RESERVED2[2];
N} MWU_REGION_Type;
N
Ntypedef struct {
N  __I  uint32_t  START;                             /*!< Description cluster[0]: Reserved for future use                       */
X  volatile const  uint32_t  START;                              
N  __I  uint32_t  END;                               /*!< Description cluster[0]: Reserved for future use                       */
X  volatile const  uint32_t  END;                                
N  __IO uint32_t  SUBS;                              /*!< Description cluster[0]: Subregions of region 0                        */
X  volatile uint32_t  SUBS;                               
N  __I  uint32_t  RESERVED3;
X  volatile const  uint32_t  RESERVED3;
N} MWU_PREGION_Type;
N
Ntypedef struct {
N  __IO uint32_t  MODE;                              /*!< I2S mode.                                                             */
X  volatile uint32_t  MODE;                               
N  __IO uint32_t  RXEN;                              /*!< Reception (RX) enable.                                                */
X  volatile uint32_t  RXEN;                               
N  __IO uint32_t  TXEN;                              /*!< Transmission (TX) enable.                                             */
X  volatile uint32_t  TXEN;                               
N  __IO uint32_t  MCKEN;                             /*!< Master clock generator enable.                                        */
X  volatile uint32_t  MCKEN;                              
N  __IO uint32_t  MCKFREQ;                           /*!< Master clock generator frequency.                                     */
X  volatile uint32_t  MCKFREQ;                            
N  __IO uint32_t  RATIO;                             /*!< MCK / LRCK ratio.                                                     */
X  volatile uint32_t  RATIO;                              
N  __IO uint32_t  SWIDTH;                            /*!< Sample width.                                                         */
X  volatile uint32_t  SWIDTH;                             
N  __IO uint32_t  ALIGN;                             /*!< Alignment of sample within a frame.                                   */
X  volatile uint32_t  ALIGN;                              
N  __IO uint32_t  FORMAT;                            /*!< Frame format.                                                         */
X  volatile uint32_t  FORMAT;                             
N  __IO uint32_t  CHANNELS;                          /*!< Enable channels.                                                      */
X  volatile uint32_t  CHANNELS;                           
N} I2S_CONFIG_Type;
N
Ntypedef struct {
N  __IO uint32_t  PTR;                               /*!< Receive buffer RAM start address.                                     */
X  volatile uint32_t  PTR;                                
N} I2S_RXD_Type;
N
Ntypedef struct {
N  __IO uint32_t  PTR;                               /*!< Transmit buffer RAM start address.                                    */
X  volatile uint32_t  PTR;                                
N} I2S_TXD_Type;
N
Ntypedef struct {
N  __IO uint32_t  MAXCNT;                            /*!< Size of RXD and TXD buffers.                                          */
X  volatile uint32_t  MAXCNT;                             
N} I2S_RXTXD_Type;
N
Ntypedef struct {
N  __IO uint32_t  MCK;                               /*!< Pin select for MCK signal.                                            */
X  volatile uint32_t  MCK;                                
N  __IO uint32_t  SCK;                               /*!< Pin select for SCK signal.                                            */
X  volatile uint32_t  SCK;                                
N  __IO uint32_t  LRCK;                              /*!< Pin select for LRCK signal.                                           */
X  volatile uint32_t  LRCK;                               
N  __IO uint32_t  SDIN;                              /*!< Pin select for SDIN signal.                                           */
X  volatile uint32_t  SDIN;                               
N  __IO uint32_t  SDOUT;                             /*!< Pin select for SDOUT signal.                                          */
X  volatile uint32_t  SDOUT;                              
N} I2S_PSEL_Type;
N
N
N/* ================================================================================ */
N/* ================                      FICR                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Factory Information Configuration Registers (FICR)
N  */
N
Ntypedef struct {                                    /*!< FICR Structure                                                        */
N  __I  uint32_t  RESERVED0[4];
X  volatile const  uint32_t  RESERVED0[4];
N  __I  uint32_t  CODEPAGESIZE;                      /*!< Code memory page size                                                 */
X  volatile const  uint32_t  CODEPAGESIZE;                       
N  __I  uint32_t  CODESIZE;                          /*!< Code memory size                                                      */
X  volatile const  uint32_t  CODESIZE;                           
N  __I  uint32_t  RESERVED1[18];
X  volatile const  uint32_t  RESERVED1[18];
N  __I  uint32_t  DEVICEID[2];                       /*!< Description collection[0]: Device identifier                          */
X  volatile const  uint32_t  DEVICEID[2];                        
N  __I  uint32_t  RESERVED2[6];
X  volatile const  uint32_t  RESERVED2[6];
N  __I  uint32_t  ER[4];                             /*!< Description collection[0]: Encryption Root, word 0                    */
X  volatile const  uint32_t  ER[4];                              
N  __I  uint32_t  IR[4];                             /*!< Description collection[0]: Identity Root, word 0                      */
X  volatile const  uint32_t  IR[4];                              
N  __I  uint32_t  DEVICEADDRTYPE;                    /*!< Device address type                                                   */
X  volatile const  uint32_t  DEVICEADDRTYPE;                     
N  __I  uint32_t  DEVICEADDR[2];                     /*!< Description collection[0]: Device address 0                           */
X  volatile const  uint32_t  DEVICEADDR[2];                      
N  __I  uint32_t  RESERVED3[21];
X  volatile const  uint32_t  RESERVED3[21];
N  FICR_INFO_Type INFO;                              /*!< Device info                                                           */
N  __I  uint32_t  RESERVED4[185];
X  volatile const  uint32_t  RESERVED4[185];
N  FICR_TEMP_Type TEMP;                              /*!< Registers storing factory TEMP module linearization coefficients      */
N  __I  uint32_t  RESERVED5[2];
X  volatile const  uint32_t  RESERVED5[2];
N  FICR_NFC_Type NFC;                                /*!< Unspecified                                                           */
N} NRF_FICR_Type;
N
N
N/* ================================================================================ */
N/* ================                      UICR                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief User Information Configuration Registers (UICR)
N  */
N
Ntypedef struct {                                    /*!< UICR Structure                                                        */
N  __IO uint32_t  UNUSED0;                           /*!< Unspecified                                                           */
X  volatile uint32_t  UNUSED0;                            
N  __IO uint32_t  UNUSED1;                           /*!< Unspecified                                                           */
X  volatile uint32_t  UNUSED1;                            
N  __IO uint32_t  UNUSED2;                           /*!< Unspecified                                                           */
X  volatile uint32_t  UNUSED2;                            
N  __I  uint32_t  RESERVED0;
X  volatile const  uint32_t  RESERVED0;
N  __IO uint32_t  UNUSED3;                           /*!< Unspecified                                                           */
X  volatile uint32_t  UNUSED3;                            
N  __IO uint32_t  NRFFW[15];                         /*!< Description collection[0]: Reserved for Nordic firmware design        */
X  volatile uint32_t  NRFFW[15];                          
N  __IO uint32_t  NRFHW[12];                         /*!< Description collection[0]: Reserved for Nordic hardware design        */
X  volatile uint32_t  NRFHW[12];                          
N  __IO uint32_t  CUSTOMER[32];                      /*!< Description collection[0]: Reserved for customer                      */
X  volatile uint32_t  CUSTOMER[32];                       
N  __I  uint32_t  RESERVED1[64];
X  volatile const  uint32_t  RESERVED1[64];
N  __IO uint32_t  PSELRESET[2];                      /*!< Description collection[0]: Mapping of the nRESET function (see
X  volatile uint32_t  PSELRESET[2];                      
N                                                         POWER chapter for details)                                            */
N  __IO uint32_t  APPROTECT;                         /*!< Access Port protection                                                */
X  volatile uint32_t  APPROTECT;                          
N  __IO uint32_t  NFCPINS;                           /*!< Setting of pins dedicated to NFC functionality: NFC antenna
X  volatile uint32_t  NFCPINS;                           
N                                                         or GPIO                                                               */
N} NRF_UICR_Type;
N
N
N/* ================================================================================ */
N/* ================                      BPROT                     ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Block Protect (BPROT)
N  */
N
Ntypedef struct {                                    /*!< BPROT Structure                                                       */
N  __I  uint32_t  RESERVED0[384];
X  volatile const  uint32_t  RESERVED0[384];
N  __IO uint32_t  CONFIG0;                           /*!< Block protect configuration register 0                                */
X  volatile uint32_t  CONFIG0;                            
N  __IO uint32_t  CONFIG1;                           /*!< Block protect configuration register 1                                */
X  volatile uint32_t  CONFIG1;                            
N  __IO uint32_t  DISABLEINDEBUG;                    /*!< Disable protection mechanism in debug interface mode                  */
X  volatile uint32_t  DISABLEINDEBUG;                     
N  __IO uint32_t  UNUSED0;                           /*!< Unspecified                                                           */
X  volatile uint32_t  UNUSED0;                            
N  __IO uint32_t  CONFIG2;                           /*!< Block protect configuration register 2                                */
X  volatile uint32_t  CONFIG2;                            
N  __IO uint32_t  CONFIG3;                           /*!< Block protect configuration register 3                                */
X  volatile uint32_t  CONFIG3;                            
N} NRF_BPROT_Type;
N
N
N/* ================================================================================ */
N/* ================                      POWER                     ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Power control (POWER)
N  */
N
Ntypedef struct {                                    /*!< POWER Structure                                                       */
N  __I  uint32_t  RESERVED0[30];
X  volatile const  uint32_t  RESERVED0[30];
N  __O  uint32_t  TASKS_CONSTLAT;                    /*!< Enable constant latency mode                                          */
X  volatile  uint32_t  TASKS_CONSTLAT;                     
N  __O  uint32_t  TASKS_LOWPWR;                      /*!< Enable low power mode (variable latency)                              */
X  volatile  uint32_t  TASKS_LOWPWR;                       
N  __I  uint32_t  RESERVED1[34];
X  volatile const  uint32_t  RESERVED1[34];
N  __IO uint32_t  EVENTS_POFWARN;                    /*!< Power failure warning                                                 */
X  volatile uint32_t  EVENTS_POFWARN;                     
N  __I  uint32_t  RESERVED2[2];
X  volatile const  uint32_t  RESERVED2[2];
N  __IO uint32_t  EVENTS_SLEEPENTER;                 /*!< CPU entered WFI/WFE sleep                                             */
X  volatile uint32_t  EVENTS_SLEEPENTER;                  
N  __IO uint32_t  EVENTS_SLEEPEXIT;                  /*!< CPU exited WFI/WFE sleep                                              */
X  volatile uint32_t  EVENTS_SLEEPEXIT;                   
N  __I  uint32_t  RESERVED3[122];
X  volatile const  uint32_t  RESERVED3[122];
N  __IO uint32_t  INTENSET;                          /*!< Enable interrupt                                                      */
X  volatile uint32_t  INTENSET;                           
N  __IO uint32_t  INTENCLR;                          /*!< Disable interrupt                                                     */
X  volatile uint32_t  INTENCLR;                           
N  __I  uint32_t  RESERVED4[61];
X  volatile const  uint32_t  RESERVED4[61];
N  __IO uint32_t  RESETREAS;                         /*!< Reset reason                                                          */
X  volatile uint32_t  RESETREAS;                          
N  __I  uint32_t  RESERVED5[9];
X  volatile const  uint32_t  RESERVED5[9];
N  __I  uint32_t  RAMSTATUS;                         /*!< Deprecated register - RAM status register                             */
X  volatile const  uint32_t  RAMSTATUS;                          
N  __I  uint32_t  RESERVED6[53];
X  volatile const  uint32_t  RESERVED6[53];
N  __O  uint32_t  SYSTEMOFF;                         /*!< System OFF register                                                   */
X  volatile  uint32_t  SYSTEMOFF;                          
N  __I  uint32_t  RESERVED7[3];
X  volatile const  uint32_t  RESERVED7[3];
N  __IO uint32_t  POFCON;                            /*!< Power failure comparator configuration                                */
X  volatile uint32_t  POFCON;                             
N  __I  uint32_t  RESERVED8[2];
X  volatile const  uint32_t  RESERVED8[2];
N  __IO uint32_t  GPREGRET;                          /*!< General purpose retention register                                    */
X  volatile uint32_t  GPREGRET;                           
N  __IO uint32_t  GPREGRET2;                         /*!< General purpose retention register                                    */
X  volatile uint32_t  GPREGRET2;                          
N  __IO uint32_t  RAMON;                             /*!< Deprecated register - RAM on/off register (this register is
X  volatile uint32_t  RAMON;                             
N                                                         retained)                                                             */
N  __I  uint32_t  RESERVED9[11];
X  volatile const  uint32_t  RESERVED9[11];
N  __IO uint32_t  RAMONB;                            /*!< Deprecated register - RAM on/off register (this register is
X  volatile uint32_t  RAMONB;                            
N                                                         retained)                                                             */
N  __I  uint32_t  RESERVED10[8];
X  volatile const  uint32_t  RESERVED10[8];
N  __IO uint32_t  DCDCEN;                            /*!< DC/DC enable register                                                 */
X  volatile uint32_t  DCDCEN;                             
N  __I  uint32_t  RESERVED11[225];
X  volatile const  uint32_t  RESERVED11[225];
N  POWER_RAM_Type RAM[8];                            /*!< Unspecified                                                           */
N} NRF_POWER_Type;
N
N
N/* ================================================================================ */
N/* ================                      CLOCK                     ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Clock control (CLOCK)
N  */
N
Ntypedef struct {                                    /*!< CLOCK Structure                                                       */
N  __O  uint32_t  TASKS_HFCLKSTART;                  /*!< Start HFCLK crystal oscillator                                        */
X  volatile  uint32_t  TASKS_HFCLKSTART;                   
N  __O  uint32_t  TASKS_HFCLKSTOP;                   /*!< Stop HFCLK crystal oscillator                                         */
X  volatile  uint32_t  TASKS_HFCLKSTOP;                    
N  __O  uint32_t  TASKS_LFCLKSTART;                  /*!< Start LFCLK source                                                    */
X  volatile  uint32_t  TASKS_LFCLKSTART;                   
N  __O  uint32_t  TASKS_LFCLKSTOP;                   /*!< Stop LFCLK source                                                     */
X  volatile  uint32_t  TASKS_LFCLKSTOP;                    
N  __O  uint32_t  TASKS_CAL;                         /*!< Start calibration of LFRC oscillator                                  */
X  volatile  uint32_t  TASKS_CAL;                          
N  __O  uint32_t  TASKS_CTSTART;                     /*!< Start calibration timer                                               */
X  volatile  uint32_t  TASKS_CTSTART;                      
N  __O  uint32_t  TASKS_CTSTOP;                      /*!< Stop calibration timer                                                */
X  volatile  uint32_t  TASKS_CTSTOP;                       
N  __I  uint32_t  RESERVED0[57];
X  volatile const  uint32_t  RESERVED0[57];
N  __IO uint32_t  EVENTS_HFCLKSTARTED;               /*!< HFCLK oscillator started                                              */
X  volatile uint32_t  EVENTS_HFCLKSTARTED;                
N  __IO uint32_t  EVENTS_LFCLKSTARTED;               /*!< LFCLK started                                                         */
X  volatile uint32_t  EVENTS_LFCLKSTARTED;                
N  __I  uint32_t  RESERVED1;
X  volatile const  uint32_t  RESERVED1;
N  __IO uint32_t  EVENTS_DONE;                       /*!< Calibration of LFCLK RC oscillator complete event                     */
X  volatile uint32_t  EVENTS_DONE;                        
N  __IO uint32_t  EVENTS_CTTO;                       /*!< Calibration timer timeout                                             */
X  volatile uint32_t  EVENTS_CTTO;                        
N  __I  uint32_t  RESERVED2[124];
X  volatile const  uint32_t  RESERVED2[124];
N  __IO uint32_t  INTENSET;                          /*!< Enable interrupt                                                      */
X  volatile uint32_t  INTENSET;                           
N  __IO uint32_t  INTENCLR;                          /*!< Disable interrupt                                                     */
X  volatile uint32_t  INTENCLR;                           
N  __I  uint32_t  RESERVED3[63];
X  volatile const  uint32_t  RESERVED3[63];
N  __I  uint32_t  HFCLKRUN;                          /*!< Status indicating that HFCLKSTART task has been triggered             */
X  volatile const  uint32_t  HFCLKRUN;                           
N  __I  uint32_t  HFCLKSTAT;                         /*!< HFCLK status                                                          */
X  volatile const  uint32_t  HFCLKSTAT;                          
N  __I  uint32_t  RESERVED4;
X  volatile const  uint32_t  RESERVED4;
N  __I  uint32_t  LFCLKRUN;                          /*!< Status indicating that LFCLKSTART task has been triggered             */
X  volatile const  uint32_t  LFCLKRUN;                           
N  __I  uint32_t  LFCLKSTAT;                         /*!< LFCLK status                                                          */
X  volatile const  uint32_t  LFCLKSTAT;                          
N  __I  uint32_t  LFCLKSRCCOPY;                      /*!< Copy of LFCLKSRC register, set when LFCLKSTART task was triggered     */
X  volatile const  uint32_t  LFCLKSRCCOPY;                       
N  __I  uint32_t  RESERVED5[62];
X  volatile const  uint32_t  RESERVED5[62];
N  __IO uint32_t  LFCLKSRC;                          /*!< Clock source for the LFCLK                                            */
X  volatile uint32_t  LFCLKSRC;                           
N  __I  uint32_t  RESERVED6[7];
X  volatile const  uint32_t  RESERVED6[7];
N  __IO uint32_t  CTIV;                              /*!< Calibration timer interval                                            */
X  volatile uint32_t  CTIV;                               
N  __I  uint32_t  RESERVED7[8];
X  volatile const  uint32_t  RESERVED7[8];
N  __IO uint32_t  TRACECONFIG;                       /*!< Clocking options for the Trace Port debug interface                   */
X  volatile uint32_t  TRACECONFIG;                        
N} NRF_CLOCK_Type;
N
N
N/* ================================================================================ */
N/* ================                      RADIO                     ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief 2.4 GHz Radio (RADIO)
N  */
N
Ntypedef struct {                                    /*!< RADIO Structure                                                       */
N  __O  uint32_t  TASKS_TXEN;                        /*!< Enable RADIO in TX mode                                               */
X  volatile  uint32_t  TASKS_TXEN;                         
N  __O  uint32_t  TASKS_RXEN;                        /*!< Enable RADIO in RX mode                                               */
X  volatile  uint32_t  TASKS_RXEN;                         
N  __O  uint32_t  TASKS_START;                       /*!< Start RADIO                                                           */
X  volatile  uint32_t  TASKS_START;                        
N  __O  uint32_t  TASKS_STOP;                        /*!< Stop RADIO                                                            */
X  volatile  uint32_t  TASKS_STOP;                         
N  __O  uint32_t  TASKS_DISABLE;                     /*!< Disable RADIO                                                         */
X  volatile  uint32_t  TASKS_DISABLE;                      
N  __O  uint32_t  TASKS_RSSISTART;                   /*!< Start the RSSI and take one single sample of the receive signal
X  volatile  uint32_t  TASKS_RSSISTART;                   
N                                                         strength.                                                             */
N  __O  uint32_t  TASKS_RSSISTOP;                    /*!< Stop the RSSI measurement                                             */
X  volatile  uint32_t  TASKS_RSSISTOP;                     
N  __O  uint32_t  TASKS_BCSTART;                     /*!< Start the bit counter                                                 */
X  volatile  uint32_t  TASKS_BCSTART;                      
N  __O  uint32_t  TASKS_BCSTOP;                      /*!< Stop the bit counter                                                  */
X  volatile  uint32_t  TASKS_BCSTOP;                       
N  __I  uint32_t  RESERVED0[55];
X  volatile const  uint32_t  RESERVED0[55];
N  __IO uint32_t  EVENTS_READY;                      /*!< RADIO has ramped up and is ready to be started                        */
X  volatile uint32_t  EVENTS_READY;                       
N  __IO uint32_t  EVENTS_ADDRESS;                    /*!< Address sent or received                                              */
X  volatile uint32_t  EVENTS_ADDRESS;                     
N  __IO uint32_t  EVENTS_PAYLOAD;                    /*!< Packet payload sent or received                                       */
X  volatile uint32_t  EVENTS_PAYLOAD;                     
N  __IO uint32_t  EVENTS_END;                        /*!< Packet sent or received                                               */
X  volatile uint32_t  EVENTS_END;                         
N  __IO uint32_t  EVENTS_DISABLED;                   /*!< RADIO has been disabled                                               */
X  volatile uint32_t  EVENTS_DISABLED;                    
N  __IO uint32_t  EVENTS_DEVMATCH;                   /*!< A device address match occurred on the last received packet           */
X  volatile uint32_t  EVENTS_DEVMATCH;                    
N  __IO uint32_t  EVENTS_DEVMISS;                    /*!< No device address match occurred on the last received packet          */
X  volatile uint32_t  EVENTS_DEVMISS;                     
N  __IO uint32_t  EVENTS_RSSIEND;                    /*!< Sampling of receive signal strength complete.                         */
X  volatile uint32_t  EVENTS_RSSIEND;                     
N  __I  uint32_t  RESERVED1[2];
X  volatile const  uint32_t  RESERVED1[2];
N  __IO uint32_t  EVENTS_BCMATCH;                    /*!< Bit counter reached bit count value.                                  */
X  volatile uint32_t  EVENTS_BCMATCH;                     
N  __I  uint32_t  RESERVED2;
X  volatile const  uint32_t  RESERVED2;
N  __IO uint32_t  EVENTS_CRCOK;                      /*!< Packet received with CRC ok                                           */
X  volatile uint32_t  EVENTS_CRCOK;                       
N  __IO uint32_t  EVENTS_CRCERROR;                   /*!< Packet received with CRC error                                        */
X  volatile uint32_t  EVENTS_CRCERROR;                    
N  __I  uint32_t  RESERVED3[50];
X  volatile const  uint32_t  RESERVED3[50];
N  __IO uint32_t  SHORTS;                            /*!< Shortcut register                                                     */
X  volatile uint32_t  SHORTS;                             
N  __I  uint32_t  RESERVED4[64];
X  volatile const  uint32_t  RESERVED4[64];
N  __IO uint32_t  INTENSET;                          /*!< Enable interrupt                                                      */
X  volatile uint32_t  INTENSET;                           
N  __IO uint32_t  INTENCLR;                          /*!< Disable interrupt                                                     */
X  volatile uint32_t  INTENCLR;                           
N  __I  uint32_t  RESERVED5[61];
X  volatile const  uint32_t  RESERVED5[61];
N  __I  uint32_t  CRCSTATUS;                         /*!< CRC status                                                            */
X  volatile const  uint32_t  CRCSTATUS;                          
N  __I  uint32_t  RESERVED6;
X  volatile const  uint32_t  RESERVED6;
N  __I  uint32_t  RXMATCH;                           /*!< Received address                                                      */
X  volatile const  uint32_t  RXMATCH;                            
N  __I  uint32_t  RXCRC;                             /*!< CRC field of previously received packet                               */
X  volatile const  uint32_t  RXCRC;                              
N  __I  uint32_t  DAI;                               /*!< Device address match index                                            */
X  volatile const  uint32_t  DAI;                                
N  __I  uint32_t  RESERVED7[60];
X  volatile const  uint32_t  RESERVED7[60];
N  __IO uint32_t  PACKETPTR;                         /*!< Packet pointer                                                        */
X  volatile uint32_t  PACKETPTR;                          
N  __IO uint32_t  FREQUENCY;                         /*!< Frequency                                                             */
X  volatile uint32_t  FREQUENCY;                          
N  __IO uint32_t  TXPOWER;                           /*!< Output power                                                          */
X  volatile uint32_t  TXPOWER;                            
N  __IO uint32_t  MODE;                              /*!< Data rate and modulation                                              */
X  volatile uint32_t  MODE;                               
N  __IO uint32_t  PCNF0;                             /*!< Packet configuration register 0                                       */
X  volatile uint32_t  PCNF0;                              
N  __IO uint32_t  PCNF1;                             /*!< Packet configuration register 1                                       */
X  volatile uint32_t  PCNF1;                              
N  __IO uint32_t  BASE0;                             /*!< Base address 0                                                        */
X  volatile uint32_t  BASE0;                              
N  __IO uint32_t  BASE1;                             /*!< Base address 1                                                        */
X  volatile uint32_t  BASE1;                              
N  __IO uint32_t  PREFIX0;                           /*!< Prefixes bytes for logical addresses 0-3                              */
X  volatile uint32_t  PREFIX0;                            
N  __IO uint32_t  PREFIX1;                           /*!< Prefixes bytes for logical addresses 4-7                              */
X  volatile uint32_t  PREFIX1;                            
N  __IO uint32_t  TXADDRESS;                         /*!< Transmit address select                                               */
X  volatile uint32_t  TXADDRESS;                          
N  __IO uint32_t  RXADDRESSES;                       /*!< Receive address select                                                */
X  volatile uint32_t  RXADDRESSES;                        
N  __IO uint32_t  CRCCNF;                            /*!< CRC configuration                                                     */
X  volatile uint32_t  CRCCNF;                             
N  __IO uint32_t  CRCPOLY;                           /*!< CRC polynomial                                                        */
X  volatile uint32_t  CRCPOLY;                            
N  __IO uint32_t  CRCINIT;                           /*!< CRC initial value                                                     */
X  volatile uint32_t  CRCINIT;                            
N  __IO uint32_t  UNUSED0;                           /*!< Unspecified                                                           */
X  volatile uint32_t  UNUSED0;                            
N  __IO uint32_t  TIFS;                              /*!< Inter Frame Spacing in us                                             */
X  volatile uint32_t  TIFS;                               
N  __I  uint32_t  RSSISAMPLE;                        /*!< RSSI sample                                                           */
X  volatile const  uint32_t  RSSISAMPLE;                         
N  __I  uint32_t  RESERVED8;
X  volatile const  uint32_t  RESERVED8;
N  __I  uint32_t  STATE;                             /*!< Current radio state                                                   */
X  volatile const  uint32_t  STATE;                              
N  __IO uint32_t  DATAWHITEIV;                       /*!< Data whitening initial value                                          */
X  volatile uint32_t  DATAWHITEIV;                        
N  __I  uint32_t  RESERVED9[2];
X  volatile const  uint32_t  RESERVED9[2];
N  __IO uint32_t  BCC;                               /*!< Bit counter compare                                                   */
X  volatile uint32_t  BCC;                                
N  __I  uint32_t  RESERVED10[39];
X  volatile const  uint32_t  RESERVED10[39];
N  __IO uint32_t  DAB[8];                            /*!< Description collection[0]: Device address base segment 0              */
X  volatile uint32_t  DAB[8];                             
N  __IO uint32_t  DAP[8];                            /*!< Description collection[0]: Device address prefix 0                    */
X  volatile uint32_t  DAP[8];                             
N  __IO uint32_t  DACNF;                             /*!< Device address match configuration                                    */
X  volatile uint32_t  DACNF;                              
N  __I  uint32_t  RESERVED11[3];
X  volatile const  uint32_t  RESERVED11[3];
N  __IO uint32_t  MODECNF0;                          /*!< Radio mode configuration register 0                                   */
X  volatile uint32_t  MODECNF0;                           
N  __I  uint32_t  RESERVED12[618];
X  volatile const  uint32_t  RESERVED12[618];
N  __IO uint32_t  POWER;                             /*!< Peripheral power control                                              */
X  volatile uint32_t  POWER;                              
N} NRF_RADIO_Type;
N
N
N/* ================================================================================ */
N/* ================                      UARTE                     ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief UART with EasyDMA (UARTE)
N  */
N
Ntypedef struct {                                    /*!< UARTE Structure                                                       */
N  __O  uint32_t  TASKS_STARTRX;                     /*!< Start UART receiver                                                   */
X  volatile  uint32_t  TASKS_STARTRX;                      
N  __O  uint32_t  TASKS_STOPRX;                      /*!< Stop UART receiver                                                    */
X  volatile  uint32_t  TASKS_STOPRX;                       
N  __O  uint32_t  TASKS_STARTTX;                     /*!< Start UART transmitter                                                */
X  volatile  uint32_t  TASKS_STARTTX;                      
N  __O  uint32_t  TASKS_STOPTX;                      /*!< Stop UART transmitter                                                 */
X  volatile  uint32_t  TASKS_STOPTX;                       
N  __I  uint32_t  RESERVED0[7];
X  volatile const  uint32_t  RESERVED0[7];
N  __O  uint32_t  TASKS_FLUSHRX;                     /*!< Flush RX FIFO into RX buffer                                          */
X  volatile  uint32_t  TASKS_FLUSHRX;                      
N  __I  uint32_t  RESERVED1[52];
X  volatile const  uint32_t  RESERVED1[52];
N  __IO uint32_t  EVENTS_CTS;                        /*!< CTS is activated (set low). Clear To Send.                            */
X  volatile uint32_t  EVENTS_CTS;                         
N  __IO uint32_t  EVENTS_NCTS;                       /*!< CTS is deactivated (set high). Not Clear To Send.                     */
X  volatile uint32_t  EVENTS_NCTS;                        
N  __IO uint32_t  EVENTS_RXDRDY;                     /*!< Data received in RXD (but potentially not yet transferred to
X  volatile uint32_t  EVENTS_RXDRDY;                     
N                                                         Data RAM)                                                             */
N  __I  uint32_t  RESERVED2;
X  volatile const  uint32_t  RESERVED2;
N  __IO uint32_t  EVENTS_ENDRX;                      /*!< Receive buffer is filled up                                           */
X  volatile uint32_t  EVENTS_ENDRX;                       
N  __I  uint32_t  RESERVED3[2];
X  volatile const  uint32_t  RESERVED3[2];
N  __IO uint32_t  EVENTS_TXDRDY;                     /*!< Data sent from TXD                                                    */
X  volatile uint32_t  EVENTS_TXDRDY;                      
N  __IO uint32_t  EVENTS_ENDTX;                      /*!< Last TX byte transmitted                                              */
X  volatile uint32_t  EVENTS_ENDTX;                       
N  __IO uint32_t  EVENTS_ERROR;                      /*!< Error detected                                                        */
X  volatile uint32_t  EVENTS_ERROR;                       
N  __I  uint32_t  RESERVED4[7];
X  volatile const  uint32_t  RESERVED4[7];
N  __IO uint32_t  EVENTS_RXTO;                       /*!< Receiver timeout                                                      */
X  volatile uint32_t  EVENTS_RXTO;                        
N  __I  uint32_t  RESERVED5;
X  volatile const  uint32_t  RESERVED5;
N  __IO uint32_t  EVENTS_RXSTARTED;                  /*!< UART receiver has started                                             */
X  volatile uint32_t  EVENTS_RXSTARTED;                   
N  __IO uint32_t  EVENTS_TXSTARTED;                  /*!< UART transmitter has started                                          */
X  volatile uint32_t  EVENTS_TXSTARTED;                   
N  __I  uint32_t  RESERVED6;
X  volatile const  uint32_t  RESERVED6;
N  __IO uint32_t  EVENTS_TXSTOPPED;                  /*!< Transmitter stopped                                                   */
X  volatile uint32_t  EVENTS_TXSTOPPED;                   
N  __I  uint32_t  RESERVED7[41];
X  volatile const  uint32_t  RESERVED7[41];
N  __IO uint32_t  SHORTS;                            /*!< Shortcut register                                                     */
X  volatile uint32_t  SHORTS;                             
N  __I  uint32_t  RESERVED8[63];
X  volatile const  uint32_t  RESERVED8[63];
N  __IO uint32_t  INTEN;                             /*!< Enable or disable interrupt                                           */
X  volatile uint32_t  INTEN;                              
N  __IO uint32_t  INTENSET;                          /*!< Enable interrupt                                                      */
X  volatile uint32_t  INTENSET;                           
N  __IO uint32_t  INTENCLR;                          /*!< Disable interrupt                                                     */
X  volatile uint32_t  INTENCLR;                           
N  __I  uint32_t  RESERVED9[93];
X  volatile const  uint32_t  RESERVED9[93];
N  __IO uint32_t  ERRORSRC;                          /*!< Error source                                                          */
X  volatile uint32_t  ERRORSRC;                           
N  __I  uint32_t  RESERVED10[31];
X  volatile const  uint32_t  RESERVED10[31];
N  __IO uint32_t  ENABLE;                            /*!< Enable UART                                                           */
X  volatile uint32_t  ENABLE;                             
N  __I  uint32_t  RESERVED11;
X  volatile const  uint32_t  RESERVED11;
N  UARTE_PSEL_Type PSEL;                             /*!< Unspecified                                                           */
N  __I  uint32_t  RESERVED12[3];
X  volatile const  uint32_t  RESERVED12[3];
N  __IO uint32_t  BAUDRATE;                          /*!< Baud rate. Accuracy depends on the HFCLK source selected.             */
X  volatile uint32_t  BAUDRATE;                           
N  __I  uint32_t  RESERVED13[3];
X  volatile const  uint32_t  RESERVED13[3];
N  UARTE_RXD_Type RXD;                               /*!< RXD EasyDMA channel                                                   */
N  __I  uint32_t  RESERVED14;
X  volatile const  uint32_t  RESERVED14;
N  UARTE_TXD_Type TXD;                               /*!< TXD EasyDMA channel                                                   */
N  __I  uint32_t  RESERVED15[7];
X  volatile const  uint32_t  RESERVED15[7];
N  __IO uint32_t  CONFIG;                            /*!< Configuration of parity and hardware flow control                     */
X  volatile uint32_t  CONFIG;                             
N} NRF_UARTE_Type;
N
N
N/* ================================================================================ */
N/* ================                      UART                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Universal Asynchronous Receiver/Transmitter (UART)
N  */
N
Ntypedef struct {                                    /*!< UART Structure                                                        */
N  __O  uint32_t  TASKS_STARTRX;                     /*!< Start UART receiver                                                   */
X  volatile  uint32_t  TASKS_STARTRX;                      
N  __O  uint32_t  TASKS_STOPRX;                      /*!< Stop UART receiver                                                    */
X  volatile  uint32_t  TASKS_STOPRX;                       
N  __O  uint32_t  TASKS_STARTTX;                     /*!< Start UART transmitter                                                */
X  volatile  uint32_t  TASKS_STARTTX;                      
N  __O  uint32_t  TASKS_STOPTX;                      /*!< Stop UART transmitter                                                 */
X  volatile  uint32_t  TASKS_STOPTX;                       
N  __I  uint32_t  RESERVED0[3];
X  volatile const  uint32_t  RESERVED0[3];
N  __O  uint32_t  TASKS_SUSPEND;                     /*!< Suspend UART                                                          */
X  volatile  uint32_t  TASKS_SUSPEND;                      
N  __I  uint32_t  RESERVED1[56];
X  volatile const  uint32_t  RESERVED1[56];
N  __IO uint32_t  EVENTS_CTS;                        /*!< CTS is activated (set low). Clear To Send.                            */
X  volatile uint32_t  EVENTS_CTS;                         
N  __IO uint32_t  EVENTS_NCTS;                       /*!< CTS is deactivated (set high). Not Clear To Send.                     */
X  volatile uint32_t  EVENTS_NCTS;                        
N  __IO uint32_t  EVENTS_RXDRDY;                     /*!< Data received in RXD                                                  */
X  volatile uint32_t  EVENTS_RXDRDY;                      
N  __I  uint32_t  RESERVED2[4];
X  volatile const  uint32_t  RESERVED2[4];
N  __IO uint32_t  EVENTS_TXDRDY;                     /*!< Data sent from TXD                                                    */
X  volatile uint32_t  EVENTS_TXDRDY;                      
N  __I  uint32_t  RESERVED3;
X  volatile const  uint32_t  RESERVED3;
N  __IO uint32_t  EVENTS_ERROR;                      /*!< Error detected                                                        */
X  volatile uint32_t  EVENTS_ERROR;                       
N  __I  uint32_t  RESERVED4[7];
X  volatile const  uint32_t  RESERVED4[7];
N  __IO uint32_t  EVENTS_RXTO;                       /*!< Receiver timeout                                                      */
X  volatile uint32_t  EVENTS_RXTO;                        
N  __I  uint32_t  RESERVED5[46];
X  volatile const  uint32_t  RESERVED5[46];
N  __IO uint32_t  SHORTS;                            /*!< Shortcut register                                                     */
X  volatile uint32_t  SHORTS;                             
N  __I  uint32_t  RESERVED6[64];
X  volatile const  uint32_t  RESERVED6[64];
N  __IO uint32_t  INTENSET;                          /*!< Enable interrupt                                                      */
X  volatile uint32_t  INTENSET;                           
N  __IO uint32_t  INTENCLR;                          /*!< Disable interrupt                                                     */
X  volatile uint32_t  INTENCLR;                           
N  __I  uint32_t  RESERVED7[93];
X  volatile const  uint32_t  RESERVED7[93];
N  __IO uint32_t  ERRORSRC;                          /*!< Error source                                                          */
X  volatile uint32_t  ERRORSRC;                           
N  __I  uint32_t  RESERVED8[31];
X  volatile const  uint32_t  RESERVED8[31];
N  __IO uint32_t  ENABLE;                            /*!< Enable UART                                                           */
X  volatile uint32_t  ENABLE;                             
N  __I  uint32_t  RESERVED9;
X  volatile const  uint32_t  RESERVED9;
N  __IO uint32_t  PSELRTS;                           /*!< Pin select for RTS                                                    */
X  volatile uint32_t  PSELRTS;                            
N  __IO uint32_t  PSELTXD;                           /*!< Pin select for TXD                                                    */
X  volatile uint32_t  PSELTXD;                            
N  __IO uint32_t  PSELCTS;                           /*!< Pin select for CTS                                                    */
X  volatile uint32_t  PSELCTS;                            
N  __IO uint32_t  PSELRXD;                           /*!< Pin select for RXD                                                    */
X  volatile uint32_t  PSELRXD;                            
N  __I  uint32_t  RXD;                               /*!< RXD register                                                          */
X  volatile const  uint32_t  RXD;                                
N  __O  uint32_t  TXD;                               /*!< TXD register                                                          */
X  volatile  uint32_t  TXD;                                
N  __I  uint32_t  RESERVED10;
X  volatile const  uint32_t  RESERVED10;
N  __IO uint32_t  BAUDRATE;                          /*!< Baud rate                                                             */
X  volatile uint32_t  BAUDRATE;                           
N  __I  uint32_t  RESERVED11[17];
X  volatile const  uint32_t  RESERVED11[17];
N  __IO uint32_t  CONFIG;                            /*!< Configuration of parity and hardware flow control                     */
X  volatile uint32_t  CONFIG;                             
N} NRF_UART_Type;
N
N
N/* ================================================================================ */
N/* ================                      SPIM                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Serial Peripheral Interface Master with EasyDMA 0 (SPIM)
N  */
N
Ntypedef struct {                                    /*!< SPIM Structure                                                        */
N  __I  uint32_t  RESERVED0[4];
X  volatile const  uint32_t  RESERVED0[4];
N  __O  uint32_t  TASKS_START;                       /*!< Start SPI transaction                                                 */
X  volatile  uint32_t  TASKS_START;                        
N  __O  uint32_t  TASKS_STOP;                        /*!< Stop SPI transaction                                                  */
X  volatile  uint32_t  TASKS_STOP;                         
N  __I  uint32_t  RESERVED1;
X  volatile const  uint32_t  RESERVED1;
N  __O  uint32_t  TASKS_SUSPEND;                     /*!< Suspend SPI transaction                                               */
X  volatile  uint32_t  TASKS_SUSPEND;                      
N  __O  uint32_t  TASKS_RESUME;                      /*!< Resume SPI transaction                                                */
X  volatile  uint32_t  TASKS_RESUME;                       
N  __I  uint32_t  RESERVED2[56];
X  volatile const  uint32_t  RESERVED2[56];
N  __IO uint32_t  EVENTS_STOPPED;                    /*!< SPI transaction has stopped                                           */
X  volatile uint32_t  EVENTS_STOPPED;                     
N  __I  uint32_t  RESERVED3[2];
X  volatile const  uint32_t  RESERVED3[2];
N  __IO uint32_t  EVENTS_ENDRX;                      /*!< End of RXD buffer reached                                             */
X  volatile uint32_t  EVENTS_ENDRX;                       
N  __I  uint32_t  RESERVED4;
X  volatile const  uint32_t  RESERVED4;
N  __IO uint32_t  EVENTS_END;                        /*!< End of RXD buffer and TXD buffer reached                              */
X  volatile uint32_t  EVENTS_END;                         
N  __I  uint32_t  RESERVED5;
X  volatile const  uint32_t  RESERVED5;
N  __IO uint32_t  EVENTS_ENDTX;                      /*!< End of TXD buffer reached                                             */
X  volatile uint32_t  EVENTS_ENDTX;                       
N  __I  uint32_t  RESERVED6[10];
X  volatile const  uint32_t  RESERVED6[10];
N  __IO uint32_t  EVENTS_STARTED;                    /*!< Transaction started                                                   */
X  volatile uint32_t  EVENTS_STARTED;                     
N  __I  uint32_t  RESERVED7[44];
X  volatile const  uint32_t  RESERVED7[44];
N  __IO uint32_t  SHORTS;                            /*!< Shortcut register                                                     */
X  volatile uint32_t  SHORTS;                             
N  __I  uint32_t  RESERVED8[64];
X  volatile const  uint32_t  RESERVED8[64];
N  __IO uint32_t  INTENSET;                          /*!< Enable interrupt                                                      */
X  volatile uint32_t  INTENSET;                           
N  __IO uint32_t  INTENCLR;                          /*!< Disable interrupt                                                     */
X  volatile uint32_t  INTENCLR;                           
N  __I  uint32_t  RESERVED9[125];
X  volatile const  uint32_t  RESERVED9[125];
N  __IO uint32_t  ENABLE;                            /*!< Enable SPIM                                                           */
X  volatile uint32_t  ENABLE;                             
N  __I  uint32_t  RESERVED10;
X  volatile const  uint32_t  RESERVED10;
N  SPIM_PSEL_Type PSEL;                              /*!< Unspecified                                                           */
N  __I  uint32_t  RESERVED11[4];
X  volatile const  uint32_t  RESERVED11[4];
N  __IO uint32_t  FREQUENCY;                         /*!< SPI frequency                                                         */
X  volatile uint32_t  FREQUENCY;                          
N  __I  uint32_t  RESERVED12[3];
X  volatile const  uint32_t  RESERVED12[3];
N  SPIM_RXD_Type RXD;                                /*!< RXD EasyDMA channel                                                   */
N  SPIM_TXD_Type TXD;                                /*!< TXD EasyDMA channel                                                   */
N  __IO uint32_t  CONFIG;                            /*!< Configuration register                                                */
X  volatile uint32_t  CONFIG;                             
N  __I  uint32_t  RESERVED13[26];
X  volatile const  uint32_t  RESERVED13[26];
N  __IO uint32_t  ORC;                               /*!< Over-read character. Character clocked out in case and over-read
X  volatile uint32_t  ORC;                               
N                                                         of the TXD buffer.                                                    */
N} NRF_SPIM_Type;
N
N
N/* ================================================================================ */
N/* ================                      SPIS                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief SPI Slave 0 (SPIS)
N  */
N
Ntypedef struct {                                    /*!< SPIS Structure                                                        */
N  __I  uint32_t  RESERVED0[9];
X  volatile const  uint32_t  RESERVED0[9];
N  __O  uint32_t  TASKS_ACQUIRE;                     /*!< Acquire SPI semaphore                                                 */
X  volatile  uint32_t  TASKS_ACQUIRE;                      
N  __O  uint32_t  TASKS_RELEASE;                     /*!< Release SPI semaphore, enabling the SPI slave to acquire it           */
X  volatile  uint32_t  TASKS_RELEASE;                      
N  __I  uint32_t  RESERVED1[54];
X  volatile const  uint32_t  RESERVED1[54];
N  __IO uint32_t  EVENTS_END;                        /*!< Granted transaction completed                                         */
X  volatile uint32_t  EVENTS_END;                         
N  __I  uint32_t  RESERVED2[2];
X  volatile const  uint32_t  RESERVED2[2];
N  __IO uint32_t  EVENTS_ENDRX;                      /*!< End of RXD buffer reached                                             */
X  volatile uint32_t  EVENTS_ENDRX;                       
N  __I  uint32_t  RESERVED3[5];
X  volatile const  uint32_t  RESERVED3[5];
N  __IO uint32_t  EVENTS_ACQUIRED;                   /*!< Semaphore acquired                                                    */
X  volatile uint32_t  EVENTS_ACQUIRED;                    
N  __I  uint32_t  RESERVED4[53];
X  volatile const  uint32_t  RESERVED4[53];
N  __IO uint32_t  SHORTS;                            /*!< Shortcut register                                                     */
X  volatile uint32_t  SHORTS;                             
N  __I  uint32_t  RESERVED5[64];
X  volatile const  uint32_t  RESERVED5[64];
N  __IO uint32_t  INTENSET;                          /*!< Enable interrupt                                                      */
X  volatile uint32_t  INTENSET;                           
N  __IO uint32_t  INTENCLR;                          /*!< Disable interrupt                                                     */
X  volatile uint32_t  INTENCLR;                           
N  __I  uint32_t  RESERVED6[61];
X  volatile const  uint32_t  RESERVED6[61];
N  __I  uint32_t  SEMSTAT;                           /*!< Semaphore status register                                             */
X  volatile const  uint32_t  SEMSTAT;                            
N  __I  uint32_t  RESERVED7[15];
X  volatile const  uint32_t  RESERVED7[15];
N  __IO uint32_t  STATUS;                            /*!< Status from last transaction                                          */
X  volatile uint32_t  STATUS;                             
N  __I  uint32_t  RESERVED8[47];
X  volatile const  uint32_t  RESERVED8[47];
N  __IO uint32_t  ENABLE;                            /*!< Enable SPI slave                                                      */
X  volatile uint32_t  ENABLE;                             
N  __I  uint32_t  RESERVED9;
X  volatile const  uint32_t  RESERVED9;
N  SPIS_PSEL_Type PSEL;                              /*!< Unspecified                                                           */
N  __I  uint32_t  RESERVED10[7];
X  volatile const  uint32_t  RESERVED10[7];
N  SPIS_RXD_Type RXD;                                /*!< Unspecified                                                           */
N  __I  uint32_t  RESERVED11;
X  volatile const  uint32_t  RESERVED11;
N  SPIS_TXD_Type TXD;                                /*!< Unspecified                                                           */
N  __I  uint32_t  RESERVED12;
X  volatile const  uint32_t  RESERVED12;
N  __IO uint32_t  CONFIG;                            /*!< Configuration register                                                */
X  volatile uint32_t  CONFIG;                             
N  __I  uint32_t  RESERVED13;
X  volatile const  uint32_t  RESERVED13;
N  __IO uint32_t  DEF;                               /*!< Default character. Character clocked out in case of an ignored
X  volatile uint32_t  DEF;                               
N                                                         transaction.                                                          */
N  __I  uint32_t  RESERVED14[24];
X  volatile const  uint32_t  RESERVED14[24];
N  __IO uint32_t  ORC;                               /*!< Over-read character                                                   */
X  volatile uint32_t  ORC;                                
N} NRF_SPIS_Type;
N
N
N/* ================================================================================ */
N/* ================                      TWIM                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief I2C compatible Two-Wire Master Interface with EasyDMA 0 (TWIM)
N  */
N
Ntypedef struct {                                    /*!< TWIM Structure                                                        */
N  __O  uint32_t  TASKS_STARTRX;                     /*!< Start TWI receive sequence                                            */
X  volatile  uint32_t  TASKS_STARTRX;                      
N  __I  uint32_t  RESERVED0;
X  volatile const  uint32_t  RESERVED0;
N  __O  uint32_t  TASKS_STARTTX;                     /*!< Start TWI transmit sequence                                           */
X  volatile  uint32_t  TASKS_STARTTX;                      
N  __I  uint32_t  RESERVED1[2];
X  volatile const  uint32_t  RESERVED1[2];
N  __O  uint32_t  TASKS_STOP;                        /*!< Stop TWI transaction. Must be issued while the TWI master is
X  volatile  uint32_t  TASKS_STOP;                        
N                                                         not suspended.                                                        */
N  __I  uint32_t  RESERVED2;
X  volatile const  uint32_t  RESERVED2;
N  __O  uint32_t  TASKS_SUSPEND;                     /*!< Suspend TWI transaction                                               */
X  volatile  uint32_t  TASKS_SUSPEND;                      
N  __O  uint32_t  TASKS_RESUME;                      /*!< Resume TWI transaction                                                */
X  volatile  uint32_t  TASKS_RESUME;                       
N  __I  uint32_t  RESERVED3[56];
X  volatile const  uint32_t  RESERVED3[56];
N  __IO uint32_t  EVENTS_STOPPED;                    /*!< TWI stopped                                                           */
X  volatile uint32_t  EVENTS_STOPPED;                     
N  __I  uint32_t  RESERVED4[7];
X  volatile const  uint32_t  RESERVED4[7];
N  __IO uint32_t  EVENTS_ERROR;                      /*!< TWI error                                                             */
X  volatile uint32_t  EVENTS_ERROR;                       
N  __I  uint32_t  RESERVED5[8];
X  volatile const  uint32_t  RESERVED5[8];
N  __IO uint32_t  EVENTS_SUSPENDED;                  /*!< Last byte has been sent out after the SUSPEND task has been
X  volatile uint32_t  EVENTS_SUSPENDED;                  
N                                                         issued, TWI traffic is now suspended.                                 */
N  __IO uint32_t  EVENTS_RXSTARTED;                  /*!< Receive sequence started                                              */
X  volatile uint32_t  EVENTS_RXSTARTED;                   
N  __IO uint32_t  EVENTS_TXSTARTED;                  /*!< Transmit sequence started                                             */
X  volatile uint32_t  EVENTS_TXSTARTED;                   
N  __I  uint32_t  RESERVED6[2];
X  volatile const  uint32_t  RESERVED6[2];
N  __IO uint32_t  EVENTS_LASTRX;                     /*!< Byte boundary, starting to receive the last byte                      */
X  volatile uint32_t  EVENTS_LASTRX;                      
N  __IO uint32_t  EVENTS_LASTTX;                     /*!< Byte boundary, starting to transmit the last byte                     */
X  volatile uint32_t  EVENTS_LASTTX;                      
N  __I  uint32_t  RESERVED7[39];
X  volatile const  uint32_t  RESERVED7[39];
N  __IO uint32_t  SHORTS;                            /*!< Shortcut register                                                     */
X  volatile uint32_t  SHORTS;                             
N  __I  uint32_t  RESERVED8[63];
X  volatile const  uint32_t  RESERVED8[63];
N  __IO uint32_t  INTEN;                             /*!< Enable or disable interrupt                                           */
X  volatile uint32_t  INTEN;                              
N  __IO uint32_t  INTENSET;                          /*!< Enable interrupt                                                      */
X  volatile uint32_t  INTENSET;                           
N  __IO uint32_t  INTENCLR;                          /*!< Disable interrupt                                                     */
X  volatile uint32_t  INTENCLR;                           
N  __I  uint32_t  RESERVED9[110];
X  volatile const  uint32_t  RESERVED9[110];
N  __IO uint32_t  ERRORSRC;                          /*!< Error source                                                          */
X  volatile uint32_t  ERRORSRC;                           
N  __I  uint32_t  RESERVED10[14];
X  volatile const  uint32_t  RESERVED10[14];
N  __IO uint32_t  ENABLE;                            /*!< Enable TWIM                                                           */
X  volatile uint32_t  ENABLE;                             
N  __I  uint32_t  RESERVED11;
X  volatile const  uint32_t  RESERVED11;
N  TWIM_PSEL_Type PSEL;                              /*!< Unspecified                                                           */
N  __I  uint32_t  RESERVED12[5];
X  volatile const  uint32_t  RESERVED12[5];
N  __IO uint32_t  FREQUENCY;                         /*!< TWI frequency                                                         */
X  volatile uint32_t  FREQUENCY;                          
N  __I  uint32_t  RESERVED13[3];
X  volatile const  uint32_t  RESERVED13[3];
N  TWIM_RXD_Type RXD;                                /*!< RXD EasyDMA channel                                                   */
N  TWIM_TXD_Type TXD;                                /*!< TXD EasyDMA channel                                                   */
N  __I  uint32_t  RESERVED14[13];
X  volatile const  uint32_t  RESERVED14[13];
N  __IO uint32_t  ADDRESS;                           /*!< Address used in the TWI transfer                                      */
X  volatile uint32_t  ADDRESS;                            
N} NRF_TWIM_Type;
N
N
N/* ================================================================================ */
N/* ================                      TWIS                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief I2C compatible Two-Wire Slave Interface with EasyDMA 0 (TWIS)
N  */
N
Ntypedef struct {                                    /*!< TWIS Structure                                                        */
N  __I  uint32_t  RESERVED0[5];
X  volatile const  uint32_t  RESERVED0[5];
N  __O  uint32_t  TASKS_STOP;                        /*!< Stop TWI transaction                                                  */
X  volatile  uint32_t  TASKS_STOP;                         
N  __I  uint32_t  RESERVED1;
X  volatile const  uint32_t  RESERVED1;
N  __O  uint32_t  TASKS_SUSPEND;                     /*!< Suspend TWI transaction                                               */
X  volatile  uint32_t  TASKS_SUSPEND;                      
N  __O  uint32_t  TASKS_RESUME;                      /*!< Resume TWI transaction                                                */
X  volatile  uint32_t  TASKS_RESUME;                       
N  __I  uint32_t  RESERVED2[3];
X  volatile const  uint32_t  RESERVED2[3];
N  __O  uint32_t  TASKS_PREPARERX;                   /*!< Prepare the TWI slave to respond to a write command                   */
X  volatile  uint32_t  TASKS_PREPARERX;                    
N  __O  uint32_t  TASKS_PREPARETX;                   /*!< Prepare the TWI slave to respond to a read command                    */
X  volatile  uint32_t  TASKS_PREPARETX;                    
N  __I  uint32_t  RESERVED3[51];
X  volatile const  uint32_t  RESERVED3[51];
N  __IO uint32_t  EVENTS_STOPPED;                    /*!< TWI stopped                                                           */
X  volatile uint32_t  EVENTS_STOPPED;                     
N  __I  uint32_t  RESERVED4[7];
X  volatile const  uint32_t  RESERVED4[7];
N  __IO uint32_t  EVENTS_ERROR;                      /*!< TWI error                                                             */
X  volatile uint32_t  EVENTS_ERROR;                       
N  __I  uint32_t  RESERVED5[9];
X  volatile const  uint32_t  RESERVED5[9];
N  __IO uint32_t  EVENTS_RXSTARTED;                  /*!< Receive sequence started                                              */
X  volatile uint32_t  EVENTS_RXSTARTED;                   
N  __IO uint32_t  EVENTS_TXSTARTED;                  /*!< Transmit sequence started                                             */
X  volatile uint32_t  EVENTS_TXSTARTED;                   
N  __I  uint32_t  RESERVED6[4];
X  volatile const  uint32_t  RESERVED6[4];
N  __IO uint32_t  EVENTS_WRITE;                      /*!< Write command received                                                */
X  volatile uint32_t  EVENTS_WRITE;                       
N  __IO uint32_t  EVENTS_READ;                       /*!< Read command received                                                 */
X  volatile uint32_t  EVENTS_READ;                        
N  __I  uint32_t  RESERVED7[37];
X  volatile const  uint32_t  RESERVED7[37];
N  __IO uint32_t  SHORTS;                            /*!< Shortcut register                                                     */
X  volatile uint32_t  SHORTS;                             
N  __I  uint32_t  RESERVED8[63];
X  volatile const  uint32_t  RESERVED8[63];
N  __IO uint32_t  INTEN;                             /*!< Enable or disable interrupt                                           */
X  volatile uint32_t  INTEN;                              
N  __IO uint32_t  INTENSET;                          /*!< Enable interrupt                                                      */
X  volatile uint32_t  INTENSET;                           
N  __IO uint32_t  INTENCLR;                          /*!< Disable interrupt                                                     */
X  volatile uint32_t  INTENCLR;                           
N  __I  uint32_t  RESERVED9[113];
X  volatile const  uint32_t  RESERVED9[113];
N  __IO uint32_t  ERRORSRC;                          /*!< Error source                                                          */
X  volatile uint32_t  ERRORSRC;                           
N  __I  uint32_t  MATCH;                             /*!< Status register indicating which address had a match                  */
X  volatile const  uint32_t  MATCH;                              
N  __I  uint32_t  RESERVED10[10];
X  volatile const  uint32_t  RESERVED10[10];
N  __IO uint32_t  ENABLE;                            /*!< Enable TWIS                                                           */
X  volatile uint32_t  ENABLE;                             
N  __I  uint32_t  RESERVED11;
X  volatile const  uint32_t  RESERVED11;
N  TWIS_PSEL_Type PSEL;                              /*!< Unspecified                                                           */
N  __I  uint32_t  RESERVED12[9];
X  volatile const  uint32_t  RESERVED12[9];
N  TWIS_RXD_Type RXD;                                /*!< RXD EasyDMA channel                                                   */
N  __I  uint32_t  RESERVED13;
X  volatile const  uint32_t  RESERVED13;
N  TWIS_TXD_Type TXD;                                /*!< TXD EasyDMA channel                                                   */
N  __I  uint32_t  RESERVED14[14];
X  volatile const  uint32_t  RESERVED14[14];
N  __IO uint32_t  ADDRESS[2];                        /*!< Description collection[0]: TWI slave address 0                        */
X  volatile uint32_t  ADDRESS[2];                         
N  __I  uint32_t  RESERVED15;
X  volatile const  uint32_t  RESERVED15;
N  __IO uint32_t  CONFIG;                            /*!< Configuration register for the address match mechanism                */
X  volatile uint32_t  CONFIG;                             
N  __I  uint32_t  RESERVED16[10];
X  volatile const  uint32_t  RESERVED16[10];
N  __IO uint32_t  ORC;                               /*!< Over-read character. Character sent out in case of an over-read
X  volatile uint32_t  ORC;                               
N                                                         of the transmit buffer.                                               */
N} NRF_TWIS_Type;
N
N
N/* ================================================================================ */
N/* ================                       SPI                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Serial Peripheral Interface 0 (SPI)
N  */
N
Ntypedef struct {                                    /*!< SPI Structure                                                         */
N  __I  uint32_t  RESERVED0[66];
X  volatile const  uint32_t  RESERVED0[66];
N  __IO uint32_t  EVENTS_READY;                      /*!< TXD byte sent and RXD byte received                                   */
X  volatile uint32_t  EVENTS_READY;                       
N  __I  uint32_t  RESERVED1[126];
X  volatile const  uint32_t  RESERVED1[126];
N  __IO uint32_t  INTENSET;                          /*!< Enable interrupt                                                      */
X  volatile uint32_t  INTENSET;                           
N  __IO uint32_t  INTENCLR;                          /*!< Disable interrupt                                                     */
X  volatile uint32_t  INTENCLR;                           
N  __I  uint32_t  RESERVED2[125];
X  volatile const  uint32_t  RESERVED2[125];
N  __IO uint32_t  ENABLE;                            /*!< Enable SPI                                                            */
X  volatile uint32_t  ENABLE;                             
N  __I  uint32_t  RESERVED3;
X  volatile const  uint32_t  RESERVED3;
N  SPI_PSEL_Type PSEL;                               /*!< Unspecified                                                           */
N  __I  uint32_t  RESERVED4;
X  volatile const  uint32_t  RESERVED4;
N  __I  uint32_t  RXD;                               /*!< RXD register                                                          */
X  volatile const  uint32_t  RXD;                                
N  __IO uint32_t  TXD;                               /*!< TXD register                                                          */
X  volatile uint32_t  TXD;                                
N  __I  uint32_t  RESERVED5;
X  volatile const  uint32_t  RESERVED5;
N  __IO uint32_t  FREQUENCY;                         /*!< SPI frequency                                                         */
X  volatile uint32_t  FREQUENCY;                          
N  __I  uint32_t  RESERVED6[11];
X  volatile const  uint32_t  RESERVED6[11];
N  __IO uint32_t  CONFIG;                            /*!< Configuration register                                                */
X  volatile uint32_t  CONFIG;                             
N} NRF_SPI_Type;
N
N
N/* ================================================================================ */
N/* ================                       TWI                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief I2C compatible Two-Wire Interface 0 (TWI)
N  */
N
Ntypedef struct {                                    /*!< TWI Structure                                                         */
N  __O  uint32_t  TASKS_STARTRX;                     /*!< Start TWI receive sequence                                            */
X  volatile  uint32_t  TASKS_STARTRX;                      
N  __I  uint32_t  RESERVED0;
X  volatile const  uint32_t  RESERVED0;
N  __O  uint32_t  TASKS_STARTTX;                     /*!< Start TWI transmit sequence                                           */
X  volatile  uint32_t  TASKS_STARTTX;                      
N  __I  uint32_t  RESERVED1[2];
X  volatile const  uint32_t  RESERVED1[2];
N  __O  uint32_t  TASKS_STOP;                        /*!< Stop TWI transaction                                                  */
X  volatile  uint32_t  TASKS_STOP;                         
N  __I  uint32_t  RESERVED2;
X  volatile const  uint32_t  RESERVED2;
N  __O  uint32_t  TASKS_SUSPEND;                     /*!< Suspend TWI transaction                                               */
X  volatile  uint32_t  TASKS_SUSPEND;                      
N  __O  uint32_t  TASKS_RESUME;                      /*!< Resume TWI transaction                                                */
X  volatile  uint32_t  TASKS_RESUME;                       
N  __I  uint32_t  RESERVED3[56];
X  volatile const  uint32_t  RESERVED3[56];
N  __IO uint32_t  EVENTS_STOPPED;                    /*!< TWI stopped                                                           */
X  volatile uint32_t  EVENTS_STOPPED;                     
N  __IO uint32_t  EVENTS_RXDREADY;                   /*!< TWI RXD byte received                                                 */
X  volatile uint32_t  EVENTS_RXDREADY;                    
N  __I  uint32_t  RESERVED4[4];
X  volatile const  uint32_t  RESERVED4[4];
N  __IO uint32_t  EVENTS_TXDSENT;                    /*!< TWI TXD byte sent                                                     */
X  volatile uint32_t  EVENTS_TXDSENT;                     
N  __I  uint32_t  RESERVED5;
X  volatile const  uint32_t  RESERVED5;
N  __IO uint32_t  EVENTS_ERROR;                      /*!< TWI error                                                             */
X  volatile uint32_t  EVENTS_ERROR;                       
N  __I  uint32_t  RESERVED6[4];
X  volatile const  uint32_t  RESERVED6[4];
N  __IO uint32_t  EVENTS_BB;                         /*!< TWI byte boundary, generated before each byte that is sent or
X  volatile uint32_t  EVENTS_BB;                         
N                                                         received                                                              */
N  __I  uint32_t  RESERVED7[3];
X  volatile const  uint32_t  RESERVED7[3];
N  __IO uint32_t  EVENTS_SUSPENDED;                  /*!< TWI entered the suspended state                                       */
X  volatile uint32_t  EVENTS_SUSPENDED;                   
N  __I  uint32_t  RESERVED8[45];
X  volatile const  uint32_t  RESERVED8[45];
N  __IO uint32_t  SHORTS;                            /*!< Shortcut register                                                     */
X  volatile uint32_t  SHORTS;                             
N  __I  uint32_t  RESERVED9[64];
X  volatile const  uint32_t  RESERVED9[64];
N  __IO uint32_t  INTENSET;                          /*!< Enable interrupt                                                      */
X  volatile uint32_t  INTENSET;                           
N  __IO uint32_t  INTENCLR;                          /*!< Disable interrupt                                                     */
X  volatile uint32_t  INTENCLR;                           
N  __I  uint32_t  RESERVED10[110];
X  volatile const  uint32_t  RESERVED10[110];
N  __IO uint32_t  ERRORSRC;                          /*!< Error source                                                          */
X  volatile uint32_t  ERRORSRC;                           
N  __I  uint32_t  RESERVED11[14];
X  volatile const  uint32_t  RESERVED11[14];
N  __IO uint32_t  ENABLE;                            /*!< Enable TWI                                                            */
X  volatile uint32_t  ENABLE;                             
N  __I  uint32_t  RESERVED12;
X  volatile const  uint32_t  RESERVED12;
N  __IO uint32_t  PSELSCL;                           /*!< Pin select for SCL                                                    */
X  volatile uint32_t  PSELSCL;                            
N  __IO uint32_t  PSELSDA;                           /*!< Pin select for SDA                                                    */
X  volatile uint32_t  PSELSDA;                            
N  __I  uint32_t  RESERVED13[2];
X  volatile const  uint32_t  RESERVED13[2];
N  __I  uint32_t  RXD;                               /*!< RXD register                                                          */
X  volatile const  uint32_t  RXD;                                
N  __IO uint32_t  TXD;                               /*!< TXD register                                                          */
X  volatile uint32_t  TXD;                                
N  __I  uint32_t  RESERVED14;
X  volatile const  uint32_t  RESERVED14;
N  __IO uint32_t  FREQUENCY;                         /*!< TWI frequency                                                         */
X  volatile uint32_t  FREQUENCY;                          
N  __I  uint32_t  RESERVED15[24];
X  volatile const  uint32_t  RESERVED15[24];
N  __IO uint32_t  ADDRESS;                           /*!< Address used in the TWI transfer                                      */
X  volatile uint32_t  ADDRESS;                            
N} NRF_TWI_Type;
N
N
N/* ================================================================================ */
N/* ================                      NFCT                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief NFC-A compatible radio (NFCT)
N  */
N
Ntypedef struct {                                    /*!< NFCT Structure                                                        */
N  __O  uint32_t  TASKS_ACTIVATE;                    /*!< Activate NFC peripheral for incoming and outgoing frames, change
X  volatile  uint32_t  TASKS_ACTIVATE;                    
N                                                         state to activated                                                    */
N  __O  uint32_t  TASKS_DISABLE;                     /*!< Disable NFC peripheral                                                */
X  volatile  uint32_t  TASKS_DISABLE;                      
N  __O  uint32_t  TASKS_SENSE;                       /*!< Enable NFC sense field mode, change state to sense mode               */
X  volatile  uint32_t  TASKS_SENSE;                        
N  __O  uint32_t  TASKS_STARTTX;                     /*!< Start transmission of a outgoing frame, change state to transmit      */
X  volatile  uint32_t  TASKS_STARTTX;                      
N  __I  uint32_t  RESERVED0[3];
X  volatile const  uint32_t  RESERVED0[3];
N  __O  uint32_t  TASKS_ENABLERXDATA;                /*!< Initializes the EasyDMA for receive.                                  */
X  volatile  uint32_t  TASKS_ENABLERXDATA;                 
N  __I  uint32_t  RESERVED1;
X  volatile const  uint32_t  RESERVED1;
N  __O  uint32_t  TASKS_GOIDLE;                      /*!< Force state machine to IDLE state                                     */
X  volatile  uint32_t  TASKS_GOIDLE;                       
N  __O  uint32_t  TASKS_GOSLEEP;                     /*!< Force state machine to SLEEP_A state                                  */
X  volatile  uint32_t  TASKS_GOSLEEP;                      
N  __I  uint32_t  RESERVED2[53];
X  volatile const  uint32_t  RESERVED2[53];
N  __IO uint32_t  EVENTS_READY;                      /*!< The NFC peripheral is ready to receive and send frames                */
X  volatile uint32_t  EVENTS_READY;                       
N  __IO uint32_t  EVENTS_FIELDDETECTED;              /*!< Remote NFC field detected                                             */
X  volatile uint32_t  EVENTS_FIELDDETECTED;               
N  __IO uint32_t  EVENTS_FIELDLOST;                  /*!< Remote NFC field lost                                                 */
X  volatile uint32_t  EVENTS_FIELDLOST;                   
N  __IO uint32_t  EVENTS_TXFRAMESTART;               /*!< Marks the start of the first symbol of a transmitted frame            */
X  volatile uint32_t  EVENTS_TXFRAMESTART;                
N  __IO uint32_t  EVENTS_TXFRAMEEND;                 /*!< Marks the end of the last transmitted on-air symbol of a frame        */
X  volatile uint32_t  EVENTS_TXFRAMEEND;                  
N  __IO uint32_t  EVENTS_RXFRAMESTART;               /*!< Marks the end of the first symbol of a received frame                 */
X  volatile uint32_t  EVENTS_RXFRAMESTART;                
N  __IO uint32_t  EVENTS_RXFRAMEEND;                 /*!< Received data have been checked (CRC, parity) and transferred
X  volatile uint32_t  EVENTS_RXFRAMEEND;                 
N                                                         to RAM, and EasyDMA has ended accessing the RX buffer                 */
N  __IO uint32_t  EVENTS_ERROR;                      /*!< NFC error reported. The ERRORSTATUS register contains details
X  volatile uint32_t  EVENTS_ERROR;                      
N                                                         on the source of the error.                                           */
N  __I  uint32_t  RESERVED3[2];
X  volatile const  uint32_t  RESERVED3[2];
N  __IO uint32_t  EVENTS_RXERROR;                    /*!< NFC RX frame error reported. The FRAMESTATUS.RX register contains
X  volatile uint32_t  EVENTS_RXERROR;                    
N                                                         details on the source of the error.                                   */
N  __IO uint32_t  EVENTS_ENDRX;                      /*!< RX buffer (as defined by PACKETPTR and MAXLEN) in Data RAM full.      */
X  volatile uint32_t  EVENTS_ENDRX;                       
N  __IO uint32_t  EVENTS_ENDTX;                      /*!< Transmission of data in RAM has ended, and EasyDMA has ended
X  volatile uint32_t  EVENTS_ENDTX;                      
N                                                         accessing the TX buffer                                               */
N  __I  uint32_t  RESERVED4;
X  volatile const  uint32_t  RESERVED4;
N  __IO uint32_t  EVENTS_AUTOCOLRESSTARTED;          /*!< Auto collision resolution process has started                         */
X  volatile uint32_t  EVENTS_AUTOCOLRESSTARTED;           
N  __I  uint32_t  RESERVED5[3];
X  volatile const  uint32_t  RESERVED5[3];
N  __IO uint32_t  EVENTS_COLLISION;                  /*!< NFC Auto collision resolution error reported.                         */
X  volatile uint32_t  EVENTS_COLLISION;                   
N  __IO uint32_t  EVENTS_SELECTED;                   /*!< NFC Auto collision resolution successfully completed                  */
X  volatile uint32_t  EVENTS_SELECTED;                    
N  __IO uint32_t  EVENTS_STARTED;                    /*!< EasyDMA is ready to receive or send frames.                           */
X  volatile uint32_t  EVENTS_STARTED;                     
N  __I  uint32_t  RESERVED6[43];
X  volatile const  uint32_t  RESERVED6[43];
N  __IO uint32_t  SHORTS;                            /*!< Shortcut register                                                     */
X  volatile uint32_t  SHORTS;                             
N  __I  uint32_t  RESERVED7[63];
X  volatile const  uint32_t  RESERVED7[63];
N  __IO uint32_t  INTEN;                             /*!< Enable or disable interrupt                                           */
X  volatile uint32_t  INTEN;                              
N  __IO uint32_t  INTENSET;                          /*!< Enable interrupt                                                      */
X  volatile uint32_t  INTENSET;                           
N  __IO uint32_t  INTENCLR;                          /*!< Disable interrupt                                                     */
X  volatile uint32_t  INTENCLR;                           
N  __I  uint32_t  RESERVED8[62];
X  volatile const  uint32_t  RESERVED8[62];
N  __IO uint32_t  ERRORSTATUS;                       /*!< NFC Error Status register                                             */
X  volatile uint32_t  ERRORSTATUS;                        
N  __I  uint32_t  RESERVED9;
X  volatile const  uint32_t  RESERVED9;
N  NFCT_FRAMESTATUS_Type FRAMESTATUS;                /*!< Unspecified                                                           */
N  __I  uint32_t  RESERVED10[8];
X  volatile const  uint32_t  RESERVED10[8];
N  __I  uint32_t  CURRENTLOADCTRL;                   /*!< Current value driven to the NFC Load Control                          */
X  volatile const  uint32_t  CURRENTLOADCTRL;                    
N  __I  uint32_t  RESERVED11[2];
X  volatile const  uint32_t  RESERVED11[2];
N  __I  uint32_t  FIELDPRESENT;                      /*!< Indicates the presence or not of a valid field                        */
X  volatile const  uint32_t  FIELDPRESENT;                       
N  __I  uint32_t  RESERVED12[49];
X  volatile const  uint32_t  RESERVED12[49];
N  __IO uint32_t  FRAMEDELAYMIN;                     /*!< Minimum frame delay                                                   */
X  volatile uint32_t  FRAMEDELAYMIN;                      
N  __IO uint32_t  FRAMEDELAYMAX;                     /*!< Maximum frame delay                                                   */
X  volatile uint32_t  FRAMEDELAYMAX;                      
N  __IO uint32_t  FRAMEDELAYMODE;                    /*!< Configuration register for the Frame Delay Timer                      */
X  volatile uint32_t  FRAMEDELAYMODE;                     
N  __IO uint32_t  PACKETPTR;                         /*!< Packet pointer for TXD and RXD data storage in Data RAM               */
X  volatile uint32_t  PACKETPTR;                          
N  __IO uint32_t  MAXLEN;                            /*!< Size of allocated for TXD and RXD data storage buffer in Data
X  volatile uint32_t  MAXLEN;                            
N                                                         RAM                                                                   */
N  NFCT_TXD_Type TXD;                                /*!< Unspecified                                                           */
N  NFCT_RXD_Type RXD;                                /*!< Unspecified                                                           */
N  __I  uint32_t  RESERVED13[26];
X  volatile const  uint32_t  RESERVED13[26];
N  __IO uint32_t  NFCID1_LAST;                       /*!< Last NFCID1 part (4, 7 or 10 bytes ID)                                */
X  volatile uint32_t  NFCID1_LAST;                        
N  __IO uint32_t  NFCID1_2ND_LAST;                   /*!< Second last NFCID1 part (7 or 10 bytes ID)                            */
X  volatile uint32_t  NFCID1_2ND_LAST;                    
N  __IO uint32_t  NFCID1_3RD_LAST;                   /*!< Third last NFCID1 part (10 bytes ID)                                  */
X  volatile uint32_t  NFCID1_3RD_LAST;                    
N  __I  uint32_t  RESERVED14;
X  volatile const  uint32_t  RESERVED14;
N  __IO uint32_t  SENSRES;                           /*!< NFC-A SENS_RES auto-response settings                                 */
X  volatile uint32_t  SENSRES;                            
N  __IO uint32_t  SELRES;                            /*!< NFC-A SEL_RES auto-response settings                                  */
X  volatile uint32_t  SELRES;                             
N} NRF_NFCT_Type;
N
N
N/* ================================================================================ */
N/* ================                     GPIOTE                     ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief GPIO Tasks and Events (GPIOTE)
N  */
N
Ntypedef struct {                                    /*!< GPIOTE Structure                                                      */
N  __O  uint32_t  TASKS_OUT[8];                      /*!< Description collection[0]: Task for writing to pin specified
X  volatile  uint32_t  TASKS_OUT[8];                      
N                                                         in CONFIG[0].PSEL. Action on pin is configured in CONFIG[0].POLARITY. */
N  __I  uint32_t  RESERVED0[4];
X  volatile const  uint32_t  RESERVED0[4];
N  __O  uint32_t  TASKS_SET[8];                      /*!< Description collection[0]: Task for writing to pin specified
X  volatile  uint32_t  TASKS_SET[8];                      
N                                                         in CONFIG[0].PSEL. Action on pin is to set it high.                   */
N  __I  uint32_t  RESERVED1[4];
X  volatile const  uint32_t  RESERVED1[4];
N  __O  uint32_t  TASKS_CLR[8];                      /*!< Description collection[0]: Task for writing to pin specified
X  volatile  uint32_t  TASKS_CLR[8];                      
N                                                         in CONFIG[0].PSEL. Action on pin is to set it low.                    */
N  __I  uint32_t  RESERVED2[32];
X  volatile const  uint32_t  RESERVED2[32];
N  __IO uint32_t  EVENTS_IN[8];                      /*!< Description collection[0]: Event generated from pin specified
X  volatile uint32_t  EVENTS_IN[8];                      
N                                                         in CONFIG[0].PSEL                                                     */
N  __I  uint32_t  RESERVED3[23];
X  volatile const  uint32_t  RESERVED3[23];
N  __IO uint32_t  EVENTS_PORT;                       /*!< Event generated from multiple input GPIO pins with SENSE mechanism
X  volatile uint32_t  EVENTS_PORT;                       
N                                                         enabled                                                               */
N  __I  uint32_t  RESERVED4[97];
X  volatile const  uint32_t  RESERVED4[97];
N  __IO uint32_t  INTENSET;                          /*!< Enable interrupt                                                      */
X  volatile uint32_t  INTENSET;                           
N  __IO uint32_t  INTENCLR;                          /*!< Disable interrupt                                                     */
X  volatile uint32_t  INTENCLR;                           
N  __I  uint32_t  RESERVED5[129];
X  volatile const  uint32_t  RESERVED5[129];
N  __IO uint32_t  CONFIG[8];                         /*!< Description collection[0]: Configuration for OUT[n], SET[n]
X  volatile uint32_t  CONFIG[8];                         
N                                                         and CLR[n] tasks and IN[n] event                                      */
N} NRF_GPIOTE_Type;
N
N
N/* ================================================================================ */
N/* ================                      SAADC                     ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Analog to Digital Converter (SAADC)
N  */
N
Ntypedef struct {                                    /*!< SAADC Structure                                                       */
N  __O  uint32_t  TASKS_START;                       /*!< Start the ADC and prepare the result buffer in RAM                    */
X  volatile  uint32_t  TASKS_START;                        
N  __O  uint32_t  TASKS_SAMPLE;                      /*!< Take one ADC sample, if scan is enabled all channels are sampled      */
X  volatile  uint32_t  TASKS_SAMPLE;                       
N  __O  uint32_t  TASKS_STOP;                        /*!< Stop the ADC and terminate any on-going conversion                    */
X  volatile  uint32_t  TASKS_STOP;                         
N  __O  uint32_t  TASKS_CALIBRATEOFFSET;             /*!< Starts offset auto-calibration                                        */
X  volatile  uint32_t  TASKS_CALIBRATEOFFSET;              
N  __I  uint32_t  RESERVED0[60];
X  volatile const  uint32_t  RESERVED0[60];
N  __IO uint32_t  EVENTS_STARTED;                    /*!< The ADC has started                                                   */
X  volatile uint32_t  EVENTS_STARTED;                     
N  __IO uint32_t  EVENTS_END;                        /*!< The ADC has filled up the Result buffer                               */
X  volatile uint32_t  EVENTS_END;                         
N  __IO uint32_t  EVENTS_DONE;                       /*!< A conversion task has been completed. Depending on the mode,
X  volatile uint32_t  EVENTS_DONE;                       
N                                                         multiple conversions might be needed for a result to be transferred
N                                                          to RAM.                                                              */
N  __IO uint32_t  EVENTS_RESULTDONE;                 /*!< A result is ready to get transferred to RAM.                          */
X  volatile uint32_t  EVENTS_RESULTDONE;                  
N  __IO uint32_t  EVENTS_CALIBRATEDONE;              /*!< Calibration is complete                                               */
X  volatile uint32_t  EVENTS_CALIBRATEDONE;               
N  __IO uint32_t  EVENTS_STOPPED;                    /*!< The ADC has stopped                                                   */
X  volatile uint32_t  EVENTS_STOPPED;                     
N  SAADC_EVENTS_CH_Type EVENTS_CH[8];                /*!< Unspecified                                                           */
N  __I  uint32_t  RESERVED1[106];
X  volatile const  uint32_t  RESERVED1[106];
N  __IO uint32_t  INTEN;                             /*!< Enable or disable interrupt                                           */
X  volatile uint32_t  INTEN;                              
N  __IO uint32_t  INTENSET;                          /*!< Enable interrupt                                                      */
X  volatile uint32_t  INTENSET;                           
N  __IO uint32_t  INTENCLR;                          /*!< Disable interrupt                                                     */
X  volatile uint32_t  INTENCLR;                           
N  __I  uint32_t  RESERVED2[61];
X  volatile const  uint32_t  RESERVED2[61];
N  __I  uint32_t  STATUS;                            /*!< Status                                                                */
X  volatile const  uint32_t  STATUS;                             
N  __I  uint32_t  RESERVED3[63];
X  volatile const  uint32_t  RESERVED3[63];
N  __IO uint32_t  ENABLE;                            /*!< Enable or disable ADC                                                 */
X  volatile uint32_t  ENABLE;                             
N  __I  uint32_t  RESERVED4[3];
X  volatile const  uint32_t  RESERVED4[3];
N  SAADC_CH_Type CH[8];                              /*!< Unspecified                                                           */
N  __I  uint32_t  RESERVED5[24];
X  volatile const  uint32_t  RESERVED5[24];
N  __IO uint32_t  RESOLUTION;                        /*!< Resolution configuration                                              */
X  volatile uint32_t  RESOLUTION;                         
N  __IO uint32_t  OVERSAMPLE;                        /*!< Oversampling configuration. OVERSAMPLE should not be combined
X  volatile uint32_t  OVERSAMPLE;                        
N                                                         with SCAN. The RESOLUTION is applied before averaging, thus
N                                                          for high OVERSAMPLE a higher RESOLUTION should be used.              */
N  __IO uint32_t  SAMPLERATE;                        /*!< Controls normal or continuous sample rate                             */
X  volatile uint32_t  SAMPLERATE;                         
N  __I  uint32_t  RESERVED6[12];
X  volatile const  uint32_t  RESERVED6[12];
N  SAADC_RESULT_Type RESULT;                         /*!< RESULT EasyDMA channel                                                */
N} NRF_SAADC_Type;
N
N
N/* ================================================================================ */
N/* ================                      TIMER                     ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Timer/Counter 0 (TIMER)
N  */
N
Ntypedef struct {                                    /*!< TIMER Structure                                                       */
N  __O  uint32_t  TASKS_START;                       /*!< Start Timer                                                           */
X  volatile  uint32_t  TASKS_START;                        
N  __O  uint32_t  TASKS_STOP;                        /*!< Stop Timer                                                            */
X  volatile  uint32_t  TASKS_STOP;                         
N  __O  uint32_t  TASKS_COUNT;                       /*!< Increment Timer (Counter mode only)                                   */
X  volatile  uint32_t  TASKS_COUNT;                        
N  __O  uint32_t  TASKS_CLEAR;                       /*!< Clear time                                                            */
X  volatile  uint32_t  TASKS_CLEAR;                        
N  __O  uint32_t  TASKS_SHUTDOWN;                    /*!< Deprecated register - Shut down timer                                 */
X  volatile  uint32_t  TASKS_SHUTDOWN;                     
N  __I  uint32_t  RESERVED0[11];
X  volatile const  uint32_t  RESERVED0[11];
N  __O  uint32_t  TASKS_CAPTURE[6];                  /*!< Description collection[0]: Capture Timer value to CC[0] register      */
X  volatile  uint32_t  TASKS_CAPTURE[6];                   
N  __I  uint32_t  RESERVED1[58];
X  volatile const  uint32_t  RESERVED1[58];
N  __IO uint32_t  EVENTS_COMPARE[6];                 /*!< Description collection[0]: Compare event on CC[0] match               */
X  volatile uint32_t  EVENTS_COMPARE[6];                  
N  __I  uint32_t  RESERVED2[42];
X  volatile const  uint32_t  RESERVED2[42];
N  __IO uint32_t  SHORTS;                            /*!< Shortcut register                                                     */
X  volatile uint32_t  SHORTS;                             
N  __I  uint32_t  RESERVED3[64];
X  volatile const  uint32_t  RESERVED3[64];
N  __IO uint32_t  INTENSET;                          /*!< Enable interrupt                                                      */
X  volatile uint32_t  INTENSET;                           
N  __IO uint32_t  INTENCLR;                          /*!< Disable interrupt                                                     */
X  volatile uint32_t  INTENCLR;                           
N  __I  uint32_t  RESERVED4[126];
X  volatile const  uint32_t  RESERVED4[126];
N  __IO uint32_t  MODE;                              /*!< Timer mode selection                                                  */
X  volatile uint32_t  MODE;                               
N  __IO uint32_t  BITMODE;                           /*!< Configure the number of bits used by the TIMER                        */
X  volatile uint32_t  BITMODE;                            
N  __I  uint32_t  RESERVED5;
X  volatile const  uint32_t  RESERVED5;
N  __IO uint32_t  PRESCALER;                         /*!< Timer prescaler register                                              */
X  volatile uint32_t  PRESCALER;                          
N  __I  uint32_t  RESERVED6[11];
X  volatile const  uint32_t  RESERVED6[11];
N  __IO uint32_t  CC[6];                             /*!< Description collection[0]: Capture/Compare register 0                 */
X  volatile uint32_t  CC[6];                              
N} NRF_TIMER_Type;
N
N
N/* ================================================================================ */
N/* ================                       RTC                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Real time counter 0 (RTC)
N  */
N
Ntypedef struct {                                    /*!< RTC Structure                                                         */
N  __O  uint32_t  TASKS_START;                       /*!< Start RTC COUNTER                                                     */
X  volatile  uint32_t  TASKS_START;                        
N  __O  uint32_t  TASKS_STOP;                        /*!< Stop RTC COUNTER                                                      */
X  volatile  uint32_t  TASKS_STOP;                         
N  __O  uint32_t  TASKS_CLEAR;                       /*!< Clear RTC COUNTER                                                     */
X  volatile  uint32_t  TASKS_CLEAR;                        
N  __O  uint32_t  TASKS_TRIGOVRFLW;                  /*!< Set COUNTER to 0xFFFFF0                                               */
X  volatile  uint32_t  TASKS_TRIGOVRFLW;                   
N  __I  uint32_t  RESERVED0[60];
X  volatile const  uint32_t  RESERVED0[60];
N  __IO uint32_t  EVENTS_TICK;                       /*!< Event on COUNTER increment                                            */
X  volatile uint32_t  EVENTS_TICK;                        
N  __IO uint32_t  EVENTS_OVRFLW;                     /*!< Event on COUNTER overflow                                             */
X  volatile uint32_t  EVENTS_OVRFLW;                      
N  __I  uint32_t  RESERVED1[14];
X  volatile const  uint32_t  RESERVED1[14];
N  __IO uint32_t  EVENTS_COMPARE[4];                 /*!< Description collection[0]: Compare event on CC[0] match               */
X  volatile uint32_t  EVENTS_COMPARE[4];                  
N  __I  uint32_t  RESERVED2[109];
X  volatile const  uint32_t  RESERVED2[109];
N  __IO uint32_t  INTENSET;                          /*!< Enable interrupt                                                      */
X  volatile uint32_t  INTENSET;                           
N  __IO uint32_t  INTENCLR;                          /*!< Disable interrupt                                                     */
X  volatile uint32_t  INTENCLR;                           
N  __I  uint32_t  RESERVED3[13];
X  volatile const  uint32_t  RESERVED3[13];
N  __IO uint32_t  EVTEN;                             /*!< Enable or disable event routing                                       */
X  volatile uint32_t  EVTEN;                              
N  __IO uint32_t  EVTENSET;                          /*!< Enable event routing                                                  */
X  volatile uint32_t  EVTENSET;                           
N  __IO uint32_t  EVTENCLR;                          /*!< Disable event routing                                                 */
X  volatile uint32_t  EVTENCLR;                           
N  __I  uint32_t  RESERVED4[110];
X  volatile const  uint32_t  RESERVED4[110];
N  __I  uint32_t  COUNTER;                           /*!< Current COUNTER value                                                 */
X  volatile const  uint32_t  COUNTER;                            
N  __IO uint32_t  PRESCALER;                         /*!< 12 bit prescaler for COUNTER frequency (32768/(PRESCALER+1)).Must
X  volatile uint32_t  PRESCALER;                         
N                                                         be written when RTC is stopped                                        */
N  __I  uint32_t  RESERVED5[13];
X  volatile const  uint32_t  RESERVED5[13];
N  __IO uint32_t  CC[4];                             /*!< Description collection[0]: Compare register 0                         */
X  volatile uint32_t  CC[4];                              
N} NRF_RTC_Type;
N
N
N/* ================================================================================ */
N/* ================                      TEMP                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Temperature Sensor (TEMP)
N  */
N
Ntypedef struct {                                    /*!< TEMP Structure                                                        */
N  __O  uint32_t  TASKS_START;                       /*!< Start temperature measurement                                         */
X  volatile  uint32_t  TASKS_START;                        
N  __O  uint32_t  TASKS_STOP;                        /*!< Stop temperature measurement                                          */
X  volatile  uint32_t  TASKS_STOP;                         
N  __I  uint32_t  RESERVED0[62];
X  volatile const  uint32_t  RESERVED0[62];
N  __IO uint32_t  EVENTS_DATARDY;                    /*!< Temperature measurement complete, data ready                          */
X  volatile uint32_t  EVENTS_DATARDY;                     
N  __I  uint32_t  RESERVED1[128];
X  volatile const  uint32_t  RESERVED1[128];
N  __IO uint32_t  INTENSET;                          /*!< Enable interrupt                                                      */
X  volatile uint32_t  INTENSET;                           
N  __IO uint32_t  INTENCLR;                          /*!< Disable interrupt                                                     */
X  volatile uint32_t  INTENCLR;                           
N  __I  uint32_t  RESERVED2[127];
X  volatile const  uint32_t  RESERVED2[127];
N  __I  int32_t   TEMP;                              /*!< Temperature in degC (0.25deg steps)                                   */
X  volatile const  int32_t   TEMP;                               
N  __I  uint32_t  RESERVED3[5];
X  volatile const  uint32_t  RESERVED3[5];
N  __IO uint32_t  A0;                                /*!< Slope of 1st piece wise linear function                               */
X  volatile uint32_t  A0;                                 
N  __IO uint32_t  A1;                                /*!< Slope of 2nd piece wise linear function                               */
X  volatile uint32_t  A1;                                 
N  __IO uint32_t  A2;                                /*!< Slope of 3rd piece wise linear function                               */
X  volatile uint32_t  A2;                                 
N  __IO uint32_t  A3;                                /*!< Slope of 4th piece wise linear function                               */
X  volatile uint32_t  A3;                                 
N  __IO uint32_t  A4;                                /*!< Slope of 5th piece wise linear function                               */
X  volatile uint32_t  A4;                                 
N  __IO uint32_t  A5;                                /*!< Slope of 6th piece wise linear function                               */
X  volatile uint32_t  A5;                                 
N  __I  uint32_t  RESERVED4[2];
X  volatile const  uint32_t  RESERVED4[2];
N  __IO uint32_t  B0;                                /*!< y-intercept of 1st piece wise linear function                         */
X  volatile uint32_t  B0;                                 
N  __IO uint32_t  B1;                                /*!< y-intercept of 2nd piece wise linear function                         */
X  volatile uint32_t  B1;                                 
N  __IO uint32_t  B2;                                /*!< y-intercept of 3rd piece wise linear function                         */
X  volatile uint32_t  B2;                                 
N  __IO uint32_t  B3;                                /*!< y-intercept of 4th piece wise linear function                         */
X  volatile uint32_t  B3;                                 
N  __IO uint32_t  B4;                                /*!< y-intercept of 5th piece wise linear function                         */
X  volatile uint32_t  B4;                                 
N  __IO uint32_t  B5;                                /*!< y-intercept of 6th piece wise linear function                         */
X  volatile uint32_t  B5;                                 
N  __I  uint32_t  RESERVED5[2];
X  volatile const  uint32_t  RESERVED5[2];
N  __IO uint32_t  T0;                                /*!< End point of 1st piece wise linear function                           */
X  volatile uint32_t  T0;                                 
N  __IO uint32_t  T1;                                /*!< End point of 2nd piece wise linear function                           */
X  volatile uint32_t  T1;                                 
N  __IO uint32_t  T2;                                /*!< End point of 3rd piece wise linear function                           */
X  volatile uint32_t  T2;                                 
N  __IO uint32_t  T3;                                /*!< End point of 4th piece wise linear function                           */
X  volatile uint32_t  T3;                                 
N  __IO uint32_t  T4;                                /*!< End point of 5th piece wise linear function                           */
X  volatile uint32_t  T4;                                 
N} NRF_TEMP_Type;
N
N
N/* ================================================================================ */
N/* ================                       RNG                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Random Number Generator (RNG)
N  */
N
Ntypedef struct {                                    /*!< RNG Structure                                                         */
N  __O  uint32_t  TASKS_START;                       /*!< Task starting the random number generator                             */
X  volatile  uint32_t  TASKS_START;                        
N  __O  uint32_t  TASKS_STOP;                        /*!< Task stopping the random number generator                             */
X  volatile  uint32_t  TASKS_STOP;                         
N  __I  uint32_t  RESERVED0[62];
X  volatile const  uint32_t  RESERVED0[62];
N  __IO uint32_t  EVENTS_VALRDY;                     /*!< Event being generated for every new random number written to
X  volatile uint32_t  EVENTS_VALRDY;                     
N                                                         the VALUE register                                                    */
N  __I  uint32_t  RESERVED1[63];
X  volatile const  uint32_t  RESERVED1[63];
N  __IO uint32_t  SHORTS;                            /*!< Shortcut register                                                     */
X  volatile uint32_t  SHORTS;                             
N  __I  uint32_t  RESERVED2[64];
X  volatile const  uint32_t  RESERVED2[64];
N  __IO uint32_t  INTENSET;                          /*!< Enable interrupt                                                      */
X  volatile uint32_t  INTENSET;                           
N  __IO uint32_t  INTENCLR;                          /*!< Disable interrupt                                                     */
X  volatile uint32_t  INTENCLR;                           
N  __I  uint32_t  RESERVED3[126];
X  volatile const  uint32_t  RESERVED3[126];
N  __IO uint32_t  CONFIG;                            /*!< Configuration register                                                */
X  volatile uint32_t  CONFIG;                             
N  __I  uint32_t  VALUE;                             /*!< Output random number                                                  */
X  volatile const  uint32_t  VALUE;                              
N} NRF_RNG_Type;
N
N
N/* ================================================================================ */
N/* ================                       ECB                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief AES ECB Mode Encryption (ECB)
N  */
N
Ntypedef struct {                                    /*!< ECB Structure                                                         */
N  __O  uint32_t  TASKS_STARTECB;                    /*!< Start ECB block encrypt                                               */
X  volatile  uint32_t  TASKS_STARTECB;                     
N  __O  uint32_t  TASKS_STOPECB;                     /*!< Abort a possible executing ECB operation                              */
X  volatile  uint32_t  TASKS_STOPECB;                      
N  __I  uint32_t  RESERVED0[62];
X  volatile const  uint32_t  RESERVED0[62];
N  __IO uint32_t  EVENTS_ENDECB;                     /*!< ECB block encrypt complete                                            */
X  volatile uint32_t  EVENTS_ENDECB;                      
N  __IO uint32_t  EVENTS_ERRORECB;                   /*!< ECB block encrypt aborted because of a STOPECB task or due to
X  volatile uint32_t  EVENTS_ERRORECB;                   
N                                                         an error                                                              */
N  __I  uint32_t  RESERVED1[127];
X  volatile const  uint32_t  RESERVED1[127];
N  __IO uint32_t  INTENSET;                          /*!< Enable interrupt                                                      */
X  volatile uint32_t  INTENSET;                           
N  __IO uint32_t  INTENCLR;                          /*!< Disable interrupt                                                     */
X  volatile uint32_t  INTENCLR;                           
N  __I  uint32_t  RESERVED2[126];
X  volatile const  uint32_t  RESERVED2[126];
N  __IO uint32_t  ECBDATAPTR;                        /*!< ECB block encrypt memory pointers                                     */
X  volatile uint32_t  ECBDATAPTR;                         
N} NRF_ECB_Type;
N
N
N/* ================================================================================ */
N/* ================                       CCM                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief AES CCM Mode Encryption (CCM)
N  */
N
Ntypedef struct {                                    /*!< CCM Structure                                                         */
N  __O  uint32_t  TASKS_KSGEN;                       /*!< Start generation of key-stream. This operation will stop by
X  volatile  uint32_t  TASKS_KSGEN;                       
N                                                         itself when completed.                                                */
N  __O  uint32_t  TASKS_CRYPT;                       /*!< Start encryption/decryption. This operation will stop by itself
X  volatile  uint32_t  TASKS_CRYPT;                       
N                                                         when completed.                                                       */
N  __O  uint32_t  TASKS_STOP;                        /*!< Stop encryption/decryption                                            */
X  volatile  uint32_t  TASKS_STOP;                         
N  __I  uint32_t  RESERVED0[61];
X  volatile const  uint32_t  RESERVED0[61];
N  __IO uint32_t  EVENTS_ENDKSGEN;                   /*!< Key-stream generation complete                                        */
X  volatile uint32_t  EVENTS_ENDKSGEN;                    
N  __IO uint32_t  EVENTS_ENDCRYPT;                   /*!< Encrypt/decrypt complete                                              */
X  volatile uint32_t  EVENTS_ENDCRYPT;                    
N  __IO uint32_t  EVENTS_ERROR;                      /*!< CCM error event                                                       */
X  volatile uint32_t  EVENTS_ERROR;                       
N  __I  uint32_t  RESERVED1[61];
X  volatile const  uint32_t  RESERVED1[61];
N  __IO uint32_t  SHORTS;                            /*!< Shortcut register                                                     */
X  volatile uint32_t  SHORTS;                             
N  __I  uint32_t  RESERVED2[64];
X  volatile const  uint32_t  RESERVED2[64];
N  __IO uint32_t  INTENSET;                          /*!< Enable interrupt                                                      */
X  volatile uint32_t  INTENSET;                           
N  __IO uint32_t  INTENCLR;                          /*!< Disable interrupt                                                     */
X  volatile uint32_t  INTENCLR;                           
N  __I  uint32_t  RESERVED3[61];
X  volatile const  uint32_t  RESERVED3[61];
N  __I  uint32_t  MICSTATUS;                         /*!< MIC check result                                                      */
X  volatile const  uint32_t  MICSTATUS;                          
N  __I  uint32_t  RESERVED4[63];
X  volatile const  uint32_t  RESERVED4[63];
N  __IO uint32_t  ENABLE;                            /*!< Enable                                                                */
X  volatile uint32_t  ENABLE;                             
N  __IO uint32_t  MODE;                              /*!< Operation mode                                                        */
X  volatile uint32_t  MODE;                               
N  __IO uint32_t  CNFPTR;                            /*!< Pointer to data structure holding AES key and NONCE vector            */
X  volatile uint32_t  CNFPTR;                             
N  __IO uint32_t  INPTR;                             /*!< Input pointer                                                         */
X  volatile uint32_t  INPTR;                              
N  __IO uint32_t  OUTPTR;                            /*!< Output pointer                                                        */
X  volatile uint32_t  OUTPTR;                             
N  __IO uint32_t  SCRATCHPTR;                        /*!< Pointer to data area used for temporary storage                       */
X  volatile uint32_t  SCRATCHPTR;                         
N} NRF_CCM_Type;
N
N
N/* ================================================================================ */
N/* ================                       AAR                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Accelerated Address Resolver (AAR)
N  */
N
Ntypedef struct {                                    /*!< AAR Structure                                                         */
N  __O  uint32_t  TASKS_START;                       /*!< Start resolving addresses based on IRKs specified in the IRK
X  volatile  uint32_t  TASKS_START;                       
N                                                         data structure                                                        */
N  __I  uint32_t  RESERVED0;
X  volatile const  uint32_t  RESERVED0;
N  __O  uint32_t  TASKS_STOP;                        /*!< Stop resolving addresses                                              */
X  volatile  uint32_t  TASKS_STOP;                         
N  __I  uint32_t  RESERVED1[61];
X  volatile const  uint32_t  RESERVED1[61];
N  __IO uint32_t  EVENTS_END;                        /*!< Address resolution procedure complete                                 */
X  volatile uint32_t  EVENTS_END;                         
N  __IO uint32_t  EVENTS_RESOLVED;                   /*!< Address resolved                                                      */
X  volatile uint32_t  EVENTS_RESOLVED;                    
N  __IO uint32_t  EVENTS_NOTRESOLVED;                /*!< Address not resolved                                                  */
X  volatile uint32_t  EVENTS_NOTRESOLVED;                 
N  __I  uint32_t  RESERVED2[126];
X  volatile const  uint32_t  RESERVED2[126];
N  __IO uint32_t  INTENSET;                          /*!< Enable interrupt                                                      */
X  volatile uint32_t  INTENSET;                           
N  __IO uint32_t  INTENCLR;                          /*!< Disable interrupt                                                     */
X  volatile uint32_t  INTENCLR;                           
N  __I  uint32_t  RESERVED3[61];
X  volatile const  uint32_t  RESERVED3[61];
N  __I  uint32_t  STATUS;                            /*!< Resolution status                                                     */
X  volatile const  uint32_t  STATUS;                             
N  __I  uint32_t  RESERVED4[63];
X  volatile const  uint32_t  RESERVED4[63];
N  __IO uint32_t  ENABLE;                            /*!< Enable AAR                                                            */
X  volatile uint32_t  ENABLE;                             
N  __IO uint32_t  NIRK;                              /*!< Number of IRKs                                                        */
X  volatile uint32_t  NIRK;                               
N  __IO uint32_t  IRKPTR;                            /*!< Pointer to IRK data structure                                         */
X  volatile uint32_t  IRKPTR;                             
N  __I  uint32_t  RESERVED5;
X  volatile const  uint32_t  RESERVED5;
N  __IO uint32_t  ADDRPTR;                           /*!< Pointer to the resolvable address                                     */
X  volatile uint32_t  ADDRPTR;                            
N  __IO uint32_t  SCRATCHPTR;                        /*!< Pointer to data area used for temporary storage                       */
X  volatile uint32_t  SCRATCHPTR;                         
N} NRF_AAR_Type;
N
N
N/* ================================================================================ */
N/* ================                       WDT                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Watchdog Timer (WDT)
N  */
N
Ntypedef struct {                                    /*!< WDT Structure                                                         */
N  __O  uint32_t  TASKS_START;                       /*!< Start the watchdog                                                    */
X  volatile  uint32_t  TASKS_START;                        
N  __I  uint32_t  RESERVED0[63];
X  volatile const  uint32_t  RESERVED0[63];
N  __IO uint32_t  EVENTS_TIMEOUT;                    /*!< Watchdog timeout                                                      */
X  volatile uint32_t  EVENTS_TIMEOUT;                     
N  __I  uint32_t  RESERVED1[128];
X  volatile const  uint32_t  RESERVED1[128];
N  __IO uint32_t  INTENSET;                          /*!< Enable interrupt                                                      */
X  volatile uint32_t  INTENSET;                           
N  __IO uint32_t  INTENCLR;                          /*!< Disable interrupt                                                     */
X  volatile uint32_t  INTENCLR;                           
N  __I  uint32_t  RESERVED2[61];
X  volatile const  uint32_t  RESERVED2[61];
N  __I  uint32_t  RUNSTATUS;                         /*!< Run status                                                            */
X  volatile const  uint32_t  RUNSTATUS;                          
N  __I  uint32_t  REQSTATUS;                         /*!< Request status                                                        */
X  volatile const  uint32_t  REQSTATUS;                          
N  __I  uint32_t  RESERVED3[63];
X  volatile const  uint32_t  RESERVED3[63];
N  __IO uint32_t  CRV;                               /*!< Counter reload value                                                  */
X  volatile uint32_t  CRV;                                
N  __IO uint32_t  RREN;                              /*!< Enable register for reload request registers                          */
X  volatile uint32_t  RREN;                               
N  __IO uint32_t  CONFIG;                            /*!< Configuration register                                                */
X  volatile uint32_t  CONFIG;                             
N  __I  uint32_t  RESERVED4[60];
X  volatile const  uint32_t  RESERVED4[60];
N  __O  uint32_t  RR[8];                             /*!< Description collection[0]: Reload request 0                           */
X  volatile  uint32_t  RR[8];                              
N} NRF_WDT_Type;
N
N
N/* ================================================================================ */
N/* ================                      QDEC                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Quadrature Decoder (QDEC)
N  */
N
Ntypedef struct {                                    /*!< QDEC Structure                                                        */
N  __O  uint32_t  TASKS_START;                       /*!< Task starting the quadrature decoder                                  */
X  volatile  uint32_t  TASKS_START;                        
N  __O  uint32_t  TASKS_STOP;                        /*!< Task stopping the quadrature decoder                                  */
X  volatile  uint32_t  TASKS_STOP;                         
N  __O  uint32_t  TASKS_READCLRACC;                  /*!< Read and clear ACC and ACCDBL                                         */
X  volatile  uint32_t  TASKS_READCLRACC;                   
N  __O  uint32_t  TASKS_RDCLRACC;                    /*!< Read and clear ACC                                                    */
X  volatile  uint32_t  TASKS_RDCLRACC;                     
N  __O  uint32_t  TASKS_RDCLRDBL;                    /*!< Read and clear ACCDBL                                                 */
X  volatile  uint32_t  TASKS_RDCLRDBL;                     
N  __I  uint32_t  RESERVED0[59];
X  volatile const  uint32_t  RESERVED0[59];
N  __IO uint32_t  EVENTS_SAMPLERDY;                  /*!< Event being generated for every new sample value written to
X  volatile uint32_t  EVENTS_SAMPLERDY;                  
N                                                         the SAMPLE register                                                   */
N  __IO uint32_t  EVENTS_REPORTRDY;                  /*!< Non-null report ready                                                 */
X  volatile uint32_t  EVENTS_REPORTRDY;                   
N  __IO uint32_t  EVENTS_ACCOF;                      /*!< ACC or ACCDBL register overflow                                       */
X  volatile uint32_t  EVENTS_ACCOF;                       
N  __IO uint32_t  EVENTS_DBLRDY;                     /*!< Double displacement(s) detected                                       */
X  volatile uint32_t  EVENTS_DBLRDY;                      
N  __IO uint32_t  EVENTS_STOPPED;                    /*!< QDEC has been stopped                                                 */
X  volatile uint32_t  EVENTS_STOPPED;                     
N  __I  uint32_t  RESERVED1[59];
X  volatile const  uint32_t  RESERVED1[59];
N  __IO uint32_t  SHORTS;                            /*!< Shortcut register                                                     */
X  volatile uint32_t  SHORTS;                             
N  __I  uint32_t  RESERVED2[64];
X  volatile const  uint32_t  RESERVED2[64];
N  __IO uint32_t  INTENSET;                          /*!< Enable interrupt                                                      */
X  volatile uint32_t  INTENSET;                           
N  __IO uint32_t  INTENCLR;                          /*!< Disable interrupt                                                     */
X  volatile uint32_t  INTENCLR;                           
N  __I  uint32_t  RESERVED3[125];
X  volatile const  uint32_t  RESERVED3[125];
N  __IO uint32_t  ENABLE;                            /*!< Enable the quadrature decoder                                         */
X  volatile uint32_t  ENABLE;                             
N  __IO uint32_t  LEDPOL;                            /*!< LED output pin polarity                                               */
X  volatile uint32_t  LEDPOL;                             
N  __IO uint32_t  SAMPLEPER;                         /*!< Sample period                                                         */
X  volatile uint32_t  SAMPLEPER;                          
N  __I  int32_t   SAMPLE;                            /*!< Motion sample value                                                   */
X  volatile const  int32_t   SAMPLE;                             
N  __IO uint32_t  REPORTPER;                         /*!< Number of samples to be taken before REPORTRDY and DBLRDY events
X  volatile uint32_t  REPORTPER;                         
N                                                         can be generated                                                      */
N  __I  int32_t   ACC;                               /*!< Register accumulating the valid transitions                           */
X  volatile const  int32_t   ACC;                                
N  __I  int32_t   ACCREAD;                           /*!< Snapshot of the ACC register, updated by the READCLRACC or RDCLRACC
X  volatile const  int32_t   ACCREAD;                           
N                                                         task                                                                  */
N  QDEC_PSEL_Type PSEL;                              /*!< Unspecified                                                           */
N  __IO uint32_t  DBFEN;                             /*!< Enable input debounce filters                                         */
X  volatile uint32_t  DBFEN;                              
N  __I  uint32_t  RESERVED4[5];
X  volatile const  uint32_t  RESERVED4[5];
N  __IO uint32_t  LEDPRE;                            /*!< Time period the LED is switched ON prior to sampling                  */
X  volatile uint32_t  LEDPRE;                             
N  __I  uint32_t  ACCDBL;                            /*!< Register accumulating the number of detected double transitions       */
X  volatile const  uint32_t  ACCDBL;                             
N  __I  uint32_t  ACCDBLREAD;                        /*!< Snapshot of the ACCDBL, updated by the READCLRACC or RDCLRDBL
X  volatile const  uint32_t  ACCDBLREAD;                        
N                                                         task                                                                  */
N} NRF_QDEC_Type;
N
N
N/* ================================================================================ */
N/* ================                      COMP                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Comparator (COMP)
N  */
N
Ntypedef struct {                                    /*!< COMP Structure                                                        */
N  __O  uint32_t  TASKS_START;                       /*!< Start comparator                                                      */
X  volatile  uint32_t  TASKS_START;                        
N  __O  uint32_t  TASKS_STOP;                        /*!< Stop comparator                                                       */
X  volatile  uint32_t  TASKS_STOP;                         
N  __O  uint32_t  TASKS_SAMPLE;                      /*!< Sample comparator value                                               */
X  volatile  uint32_t  TASKS_SAMPLE;                       
N  __I  uint32_t  RESERVED0[61];
X  volatile const  uint32_t  RESERVED0[61];
N  __IO uint32_t  EVENTS_READY;                      /*!< COMP is ready and output is valid                                     */
X  volatile uint32_t  EVENTS_READY;                       
N  __IO uint32_t  EVENTS_DOWN;                       /*!< Downward crossing                                                     */
X  volatile uint32_t  EVENTS_DOWN;                        
N  __IO uint32_t  EVENTS_UP;                         /*!< Upward crossing                                                       */
X  volatile uint32_t  EVENTS_UP;                          
N  __IO uint32_t  EVENTS_CROSS;                      /*!< Downward or upward crossing                                           */
X  volatile uint32_t  EVENTS_CROSS;                       
N  __I  uint32_t  RESERVED1[60];
X  volatile const  uint32_t  RESERVED1[60];
N  __IO uint32_t  SHORTS;                            /*!< Shortcut register                                                     */
X  volatile uint32_t  SHORTS;                             
N  __I  uint32_t  RESERVED2[63];
X  volatile const  uint32_t  RESERVED2[63];
N  __IO uint32_t  INTEN;                             /*!< Enable or disable interrupt                                           */
X  volatile uint32_t  INTEN;                              
N  __IO uint32_t  INTENSET;                          /*!< Enable interrupt                                                      */
X  volatile uint32_t  INTENSET;                           
N  __IO uint32_t  INTENCLR;                          /*!< Disable interrupt                                                     */
X  volatile uint32_t  INTENCLR;                           
N  __I  uint32_t  RESERVED3[61];
X  volatile const  uint32_t  RESERVED3[61];
N  __I  uint32_t  RESULT;                            /*!< Compare result                                                        */
X  volatile const  uint32_t  RESULT;                             
N  __I  uint32_t  RESERVED4[63];
X  volatile const  uint32_t  RESERVED4[63];
N  __IO uint32_t  ENABLE;                            /*!< COMP enable                                                           */
X  volatile uint32_t  ENABLE;                             
N  __IO uint32_t  PSEL;                              /*!< Pin select                                                            */
X  volatile uint32_t  PSEL;                               
N  __IO uint32_t  REFSEL;                            /*!< Reference source select                                               */
X  volatile uint32_t  REFSEL;                             
N  __IO uint32_t  EXTREFSEL;                         /*!< External reference select                                             */
X  volatile uint32_t  EXTREFSEL;                          
N  __I  uint32_t  RESERVED5[8];
X  volatile const  uint32_t  RESERVED5[8];
N  __IO uint32_t  TH;                                /*!< Threshold configuration for hysteresis unit                           */
X  volatile uint32_t  TH;                                 
N  __IO uint32_t  MODE;                              /*!< Mode configuration                                                    */
X  volatile uint32_t  MODE;                               
N  __IO uint32_t  HYST;                              /*!< Comparator hysteresis enable                                          */
X  volatile uint32_t  HYST;                               
N  __IO uint32_t  ISOURCE;                           /*!< Current source select on analog input                                 */
X  volatile uint32_t  ISOURCE;                            
N} NRF_COMP_Type;
N
N
N/* ================================================================================ */
N/* ================                     LPCOMP                     ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Low Power Comparator (LPCOMP)
N  */
N
Ntypedef struct {                                    /*!< LPCOMP Structure                                                      */
N  __O  uint32_t  TASKS_START;                       /*!< Start comparator                                                      */
X  volatile  uint32_t  TASKS_START;                        
N  __O  uint32_t  TASKS_STOP;                        /*!< Stop comparator                                                       */
X  volatile  uint32_t  TASKS_STOP;                         
N  __O  uint32_t  TASKS_SAMPLE;                      /*!< Sample comparator value                                               */
X  volatile  uint32_t  TASKS_SAMPLE;                       
N  __I  uint32_t  RESERVED0[61];
X  volatile const  uint32_t  RESERVED0[61];
N  __IO uint32_t  EVENTS_READY;                      /*!< LPCOMP is ready and output is valid                                   */
X  volatile uint32_t  EVENTS_READY;                       
N  __IO uint32_t  EVENTS_DOWN;                       /*!< Downward crossing                                                     */
X  volatile uint32_t  EVENTS_DOWN;                        
N  __IO uint32_t  EVENTS_UP;                         /*!< Upward crossing                                                       */
X  volatile uint32_t  EVENTS_UP;                          
N  __IO uint32_t  EVENTS_CROSS;                      /*!< Downward or upward crossing                                           */
X  volatile uint32_t  EVENTS_CROSS;                       
N  __I  uint32_t  RESERVED1[60];
X  volatile const  uint32_t  RESERVED1[60];
N  __IO uint32_t  SHORTS;                            /*!< Shortcut register                                                     */
X  volatile uint32_t  SHORTS;                             
N  __I  uint32_t  RESERVED2[64];
X  volatile const  uint32_t  RESERVED2[64];
N  __IO uint32_t  INTENSET;                          /*!< Enable interrupt                                                      */
X  volatile uint32_t  INTENSET;                           
N  __IO uint32_t  INTENCLR;                          /*!< Disable interrupt                                                     */
X  volatile uint32_t  INTENCLR;                           
N  __I  uint32_t  RESERVED3[61];
X  volatile const  uint32_t  RESERVED3[61];
N  __I  uint32_t  RESULT;                            /*!< Compare result                                                        */
X  volatile const  uint32_t  RESULT;                             
N  __I  uint32_t  RESERVED4[63];
X  volatile const  uint32_t  RESERVED4[63];
N  __IO uint32_t  ENABLE;                            /*!< Enable LPCOMP                                                         */
X  volatile uint32_t  ENABLE;                             
N  __IO uint32_t  PSEL;                              /*!< Input pin select                                                      */
X  volatile uint32_t  PSEL;                               
N  __IO uint32_t  REFSEL;                            /*!< Reference select                                                      */
X  volatile uint32_t  REFSEL;                             
N  __IO uint32_t  EXTREFSEL;                         /*!< External reference select                                             */
X  volatile uint32_t  EXTREFSEL;                          
N  __I  uint32_t  RESERVED5[4];
X  volatile const  uint32_t  RESERVED5[4];
N  __IO uint32_t  ANADETECT;                         /*!< Analog detect configuration                                           */
X  volatile uint32_t  ANADETECT;                          
N  __I  uint32_t  RESERVED6[5];
X  volatile const  uint32_t  RESERVED6[5];
N  __IO uint32_t  HYST;                              /*!< Comparator hysteresis enable                                          */
X  volatile uint32_t  HYST;                               
N} NRF_LPCOMP_Type;
N
N
N/* ================================================================================ */
N/* ================                       SWI                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Software interrupt 0 (SWI)
N  */
N
Ntypedef struct {                                    /*!< SWI Structure                                                         */
N  __I  uint32_t  UNUSED;                            /*!< Unused.                                                               */
X  volatile const  uint32_t  UNUSED;                             
N} NRF_SWI_Type;
N
N
N/* ================================================================================ */
N/* ================                       EGU                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Event Generator Unit 0 (EGU)
N  */
N
Ntypedef struct {                                    /*!< EGU Structure                                                         */
N  __O  uint32_t  TASKS_TRIGGER[16];                 /*!< Description collection[0]: Trigger 0 for triggering the corresponding
X  volatile  uint32_t  TASKS_TRIGGER[16];                 
N                                                         TRIGGERED[0] event                                                    */
N  __I  uint32_t  RESERVED0[48];
X  volatile const  uint32_t  RESERVED0[48];
N  __IO uint32_t  EVENTS_TRIGGERED[16];              /*!< Description collection[0]: Event number 0 generated by triggering
X  volatile uint32_t  EVENTS_TRIGGERED[16];              
N                                                         the corresponding TRIGGER[0] task                                     */
N  __I  uint32_t  RESERVED1[112];
X  volatile const  uint32_t  RESERVED1[112];
N  __IO uint32_t  INTEN;                             /*!< Enable or disable interrupt                                           */
X  volatile uint32_t  INTEN;                              
N  __IO uint32_t  INTENSET;                          /*!< Enable interrupt                                                      */
X  volatile uint32_t  INTENSET;                           
N  __IO uint32_t  INTENCLR;                          /*!< Disable interrupt                                                     */
X  volatile uint32_t  INTENCLR;                           
N} NRF_EGU_Type;
N
N
N/* ================================================================================ */
N/* ================                       PWM                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Pulse Width Modulation Unit 0 (PWM)
N  */
N
Ntypedef struct {                                    /*!< PWM Structure                                                         */
N  __I  uint32_t  RESERVED0;
X  volatile const  uint32_t  RESERVED0;
N  __O  uint32_t  TASKS_STOP;                        /*!< Stops PWM pulse generation on all channels at the end of current
X  volatile  uint32_t  TASKS_STOP;                        
N                                                         PWM period, and stops sequence playback                               */
N  __O  uint32_t  TASKS_SEQSTART[2];                 /*!< Description collection[0]: Loads the first PWM value on all
X  volatile  uint32_t  TASKS_SEQSTART[2];                 
N                                                         enabled channels from sequence 0, and starts playing that sequence
N                                                          at the rate defined in SEQ[0]REFRESH and/or DECODER.MODE. Causes
N                                                          PWM generation to start it was not running.                          */
N  __O  uint32_t  TASKS_NEXTSTEP;                    /*!< Steps by one value in the current sequence on all enabled channels
X  volatile  uint32_t  TASKS_NEXTSTEP;                    
N                                                         if DECODER.MODE=NextStep. Does not cause PWM generation to start
N                                                          it was not running.                                                  */
N  __I  uint32_t  RESERVED1[60];
X  volatile const  uint32_t  RESERVED1[60];
N  __IO uint32_t  EVENTS_STOPPED;                    /*!< Response to STOP task, emitted when PWM pulses are no longer
X  volatile uint32_t  EVENTS_STOPPED;                    
N                                                         generated                                                             */
N  __IO uint32_t  EVENTS_SEQSTARTED[2];              /*!< Description collection[0]: First PWM period started on sequence
X  volatile uint32_t  EVENTS_SEQSTARTED[2];              
N                                                         0                                                                     */
N  __IO uint32_t  EVENTS_SEQEND[2];                  /*!< Description collection[0]: Emitted at end of every sequence
X  volatile uint32_t  EVENTS_SEQEND[2];                  
N                                                         0, when last value from RAM has been applied to wave counter          */
N  __IO uint32_t  EVENTS_PWMPERIODEND;               /*!< Emitted at the end of each PWM period                                 */
X  volatile uint32_t  EVENTS_PWMPERIODEND;                
N  __IO uint32_t  EVENTS_LOOPSDONE;                  /*!< Concatenated sequences have been played the amount of times
X  volatile uint32_t  EVENTS_LOOPSDONE;                  
N                                                         defined in LOOP.CNT                                                   */
N  __I  uint32_t  RESERVED2[56];
X  volatile const  uint32_t  RESERVED2[56];
N  __IO uint32_t  SHORTS;                            /*!< Shortcut register                                                     */
X  volatile uint32_t  SHORTS;                             
N  __I  uint32_t  RESERVED3[63];
X  volatile const  uint32_t  RESERVED3[63];
N  __IO uint32_t  INTEN;                             /*!< Enable or disable interrupt                                           */
X  volatile uint32_t  INTEN;                              
N  __IO uint32_t  INTENSET;                          /*!< Enable interrupt                                                      */
X  volatile uint32_t  INTENSET;                           
N  __IO uint32_t  INTENCLR;                          /*!< Disable interrupt                                                     */
X  volatile uint32_t  INTENCLR;                           
N  __I  uint32_t  RESERVED4[125];
X  volatile const  uint32_t  RESERVED4[125];
N  __IO uint32_t  ENABLE;                            /*!< PWM module enable register                                            */
X  volatile uint32_t  ENABLE;                             
N  __IO uint32_t  MODE;                              /*!< Selects operating mode of the wave counter                            */
X  volatile uint32_t  MODE;                               
N  __IO uint32_t  COUNTERTOP;                        /*!< Value up to which the pulse generator counter counts                  */
X  volatile uint32_t  COUNTERTOP;                         
N  __IO uint32_t  PRESCALER;                         /*!< Configuration for PWM_CLK                                             */
X  volatile uint32_t  PRESCALER;                          
N  __IO uint32_t  DECODER;                           /*!< Configuration of the decoder                                          */
X  volatile uint32_t  DECODER;                            
N  __IO uint32_t  LOOP;                              /*!< Amount of playback of a loop                                          */
X  volatile uint32_t  LOOP;                               
N  __I  uint32_t  RESERVED5[2];
X  volatile const  uint32_t  RESERVED5[2];
N  PWM_SEQ_Type SEQ[2];                              /*!< Unspecified                                                           */
N  PWM_PSEL_Type PSEL;                               /*!< Unspecified                                                           */
N} NRF_PWM_Type;
N
N
N/* ================================================================================ */
N/* ================                       PDM                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Pulse Density Modulation (Digital Microphone) Interface (PDM)
N  */
N
Ntypedef struct {                                    /*!< PDM Structure                                                         */
N  __O  uint32_t  TASKS_START;                       /*!< Starts continuous PDM transfer                                        */
X  volatile  uint32_t  TASKS_START;                        
N  __O  uint32_t  TASKS_STOP;                        /*!< Stops PDM transfer                                                    */
X  volatile  uint32_t  TASKS_STOP;                         
N  __I  uint32_t  RESERVED0[62];
X  volatile const  uint32_t  RESERVED0[62];
N  __IO uint32_t  EVENTS_STARTED;                    /*!< PDM transfer has started                                              */
X  volatile uint32_t  EVENTS_STARTED;                     
N  __IO uint32_t  EVENTS_STOPPED;                    /*!< PDM transfer has finished                                             */
X  volatile uint32_t  EVENTS_STOPPED;                     
N  __IO uint32_t  EVENTS_END;                        /*!< The PDM has written the last sample specified by SAMPLE.MAXCNT
X  volatile uint32_t  EVENTS_END;                        
N                                                         (or the last sample after a STOP task has been received) to
N                                                          Data RAM                                                             */
N  __I  uint32_t  RESERVED1[125];
X  volatile const  uint32_t  RESERVED1[125];
N  __IO uint32_t  INTEN;                             /*!< Enable or disable interrupt                                           */
X  volatile uint32_t  INTEN;                              
N  __IO uint32_t  INTENSET;                          /*!< Enable interrupt                                                      */
X  volatile uint32_t  INTENSET;                           
N  __IO uint32_t  INTENCLR;                          /*!< Disable interrupt                                                     */
X  volatile uint32_t  INTENCLR;                           
N  __I  uint32_t  RESERVED2[125];
X  volatile const  uint32_t  RESERVED2[125];
N  __IO uint32_t  ENABLE;                            /*!< PDM module enable register                                            */
X  volatile uint32_t  ENABLE;                             
N  __IO uint32_t  PDMCLKCTRL;                        /*!< PDM clock generator control                                           */
X  volatile uint32_t  PDMCLKCTRL;                         
N  __IO uint32_t  MODE;                              /*!< Defines the routing of the connected PDM microphones' signals         */
X  volatile uint32_t  MODE;                               
N  __I  uint32_t  RESERVED3[3];
X  volatile const  uint32_t  RESERVED3[3];
N  __IO uint32_t  GAINL;                             /*!< Left output gain adjustment                                           */
X  volatile uint32_t  GAINL;                              
N  __IO uint32_t  GAINR;                             /*!< Right output gain adjustment                                          */
X  volatile uint32_t  GAINR;                              
N  __I  uint32_t  RESERVED4[8];
X  volatile const  uint32_t  RESERVED4[8];
N  PDM_PSEL_Type PSEL;                               /*!< Unspecified                                                           */
N  __I  uint32_t  RESERVED5[6];
X  volatile const  uint32_t  RESERVED5[6];
N  PDM_SAMPLE_Type SAMPLE;                           /*!< Unspecified                                                           */
N} NRF_PDM_Type;
N
N
N/* ================================================================================ */
N/* ================                      NVMC                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Non Volatile Memory Controller (NVMC)
N  */
N
Ntypedef struct {                                    /*!< NVMC Structure                                                        */
N  __I  uint32_t  RESERVED0[256];
X  volatile const  uint32_t  RESERVED0[256];
N  __I  uint32_t  READY;                             /*!< Ready flag                                                            */
X  volatile const  uint32_t  READY;                              
N  __I  uint32_t  RESERVED1[64];
X  volatile const  uint32_t  RESERVED1[64];
N  __IO uint32_t  CONFIG;                            /*!< Configuration register                                                */
X  volatile uint32_t  CONFIG;                             
N  
N  union {
N    __IO uint32_t  ERASEPCR1;                       /*!< Deprecated register - Register for erasing a page in Code area.
X    volatile uint32_t  ERASEPCR1;                       
N                                                         Equivalent to ERASEPAGE.                                              */
N    __IO uint32_t  ERASEPAGE;                       /*!< Register for erasing a page in Code area                              */
X    volatile uint32_t  ERASEPAGE;                        
N  };
N  __IO uint32_t  ERASEALL;                          /*!< Register for erasing all non-volatile user memory                     */
X  volatile uint32_t  ERASEALL;                           
N  __IO uint32_t  ERASEPCR0;                         /*!< Deprecated register - Register for erasing a page in Code area.
X  volatile uint32_t  ERASEPCR0;                         
N                                                         Equivalent to ERASEPAGE.                                              */
N  __IO uint32_t  ERASEUICR;                         /*!< Register for erasing User Information Configuration Registers         */
X  volatile uint32_t  ERASEUICR;                          
N  __I  uint32_t  RESERVED2[10];
X  volatile const  uint32_t  RESERVED2[10];
N  __IO uint32_t  ICACHECNF;                         /*!< I-Code cache configuration register.                                  */
X  volatile uint32_t  ICACHECNF;                          
N  __I  uint32_t  RESERVED3;
X  volatile const  uint32_t  RESERVED3;
N  __IO uint32_t  IHIT;                              /*!< I-Code cache hit counter.                                             */
X  volatile uint32_t  IHIT;                               
N  __IO uint32_t  IMISS;                             /*!< I-Code cache miss counter.                                            */
X  volatile uint32_t  IMISS;                              
N} NRF_NVMC_Type;
N
N
N/* ================================================================================ */
N/* ================                       PPI                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Programmable Peripheral Interconnect (PPI)
N  */
N
Ntypedef struct {                                    /*!< PPI Structure                                                         */
N  PPI_TASKS_CHG_Type TASKS_CHG[6];                  /*!< Channel group tasks                                                   */
N  __I  uint32_t  RESERVED0[308];
X  volatile const  uint32_t  RESERVED0[308];
N  __IO uint32_t  CHEN;                              /*!< Channel enable register                                               */
X  volatile uint32_t  CHEN;                               
N  __IO uint32_t  CHENSET;                           /*!< Channel enable set register                                           */
X  volatile uint32_t  CHENSET;                            
N  __IO uint32_t  CHENCLR;                           /*!< Channel enable clear register                                         */
X  volatile uint32_t  CHENCLR;                            
N  __I  uint32_t  RESERVED1;
X  volatile const  uint32_t  RESERVED1;
N  PPI_CH_Type CH[20];                               /*!< PPI Channel                                                           */
N  __I  uint32_t  RESERVED2[148];
X  volatile const  uint32_t  RESERVED2[148];
N  __IO uint32_t  CHG[6];                            /*!< Description collection[0]: Channel group 0                            */
X  volatile uint32_t  CHG[6];                             
N  __I  uint32_t  RESERVED3[62];
X  volatile const  uint32_t  RESERVED3[62];
N  PPI_FORK_Type FORK[32];                           /*!< Fork                                                                  */
N} NRF_PPI_Type;
N
N
N/* ================================================================================ */
N/* ================                       MWU                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Memory Watch Unit (MWU)
N  */
N
Ntypedef struct {                                    /*!< MWU Structure                                                         */
N  __I  uint32_t  RESERVED0[64];
X  volatile const  uint32_t  RESERVED0[64];
N  MWU_EVENTS_REGION_Type EVENTS_REGION[4];          /*!< Unspecified                                                           */
N  __I  uint32_t  RESERVED1[16];
X  volatile const  uint32_t  RESERVED1[16];
N  MWU_EVENTS_PREGION_Type EVENTS_PREGION[2];        /*!< Unspecified                                                           */
N  __I  uint32_t  RESERVED2[100];
X  volatile const  uint32_t  RESERVED2[100];
N  __IO uint32_t  INTEN;                             /*!< Enable or disable interrupt                                           */
X  volatile uint32_t  INTEN;                              
N  __IO uint32_t  INTENSET;                          /*!< Enable interrupt                                                      */
X  volatile uint32_t  INTENSET;                           
N  __IO uint32_t  INTENCLR;                          /*!< Disable interrupt                                                     */
X  volatile uint32_t  INTENCLR;                           
N  __I  uint32_t  RESERVED3[5];
X  volatile const  uint32_t  RESERVED3[5];
N  __IO uint32_t  NMIEN;                             /*!< Enable or disable non-maskable interrupt                              */
X  volatile uint32_t  NMIEN;                              
N  __IO uint32_t  NMIENSET;                          /*!< Enable non-maskable interrupt                                         */
X  volatile uint32_t  NMIENSET;                           
N  __IO uint32_t  NMIENCLR;                          /*!< Disable non-maskable interrupt                                        */
X  volatile uint32_t  NMIENCLR;                           
N  __I  uint32_t  RESERVED4[53];
X  volatile const  uint32_t  RESERVED4[53];
N  MWU_PERREGION_Type PERREGION[2];                  /*!< Unspecified                                                           */
N  __I  uint32_t  RESERVED5[64];
X  volatile const  uint32_t  RESERVED5[64];
N  __IO uint32_t  REGIONEN;                          /*!< Enable/disable regions watch                                          */
X  volatile uint32_t  REGIONEN;                           
N  __IO uint32_t  REGIONENSET;                       /*!< Enable regions watch                                                  */
X  volatile uint32_t  REGIONENSET;                        
N  __IO uint32_t  REGIONENCLR;                       /*!< Disable regions watch                                                 */
X  volatile uint32_t  REGIONENCLR;                        
N  __I  uint32_t  RESERVED6[57];
X  volatile const  uint32_t  RESERVED6[57];
N  MWU_REGION_Type REGION[4];                        /*!< Unspecified                                                           */
N  __I  uint32_t  RESERVED7[32];
X  volatile const  uint32_t  RESERVED7[32];
N  MWU_PREGION_Type PREGION[2];                      /*!< Unspecified                                                           */
N} NRF_MWU_Type;
N
N
N/* ================================================================================ */
N/* ================                       I2S                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief Inter-IC Sound (I2S)
N  */
N
Ntypedef struct {                                    /*!< I2S Structure                                                         */
N  __O  uint32_t  TASKS_START;                       /*!< Starts continuous I2S transfer. Also starts MCK generator when
X  volatile  uint32_t  TASKS_START;                       
N                                                         this is enabled.                                                      */
N  __O  uint32_t  TASKS_STOP;                        /*!< Stops I2S transfer. Also stops MCK generator. Triggering this
X  volatile  uint32_t  TASKS_STOP;                        
N                                                         task will cause the {event:STOPPED} event to be generated.            */
N  __I  uint32_t  RESERVED0[63];
X  volatile const  uint32_t  RESERVED0[63];
N  __IO uint32_t  EVENTS_RXPTRUPD;                   /*!< The RXD.PTR register has been copied to internal double-buffers.
X  volatile uint32_t  EVENTS_RXPTRUPD;                   
N                                                         When the I2S module is started and RX is enabled, this event
N                                                          will be generated for every RXTXD.MAXCNT words that are received
N                                                          on the SDIN pin.                                                     */
N  __IO uint32_t  EVENTS_STOPPED;                    /*!< I2S transfer stopped.                                                 */
X  volatile uint32_t  EVENTS_STOPPED;                     
N  __I  uint32_t  RESERVED1[2];
X  volatile const  uint32_t  RESERVED1[2];
N  __IO uint32_t  EVENTS_TXPTRUPD;                   /*!< The TDX.PTR register has been copied to internal double-buffers.
X  volatile uint32_t  EVENTS_TXPTRUPD;                   
N                                                         When the I2S module is started and TX is enabled, this event
N                                                          will be generated for every RXTXD.MAXCNT words that are sent
N                                                          on the SDOUT pin.                                                    */
N  __I  uint32_t  RESERVED2[122];
X  volatile const  uint32_t  RESERVED2[122];
N  __IO uint32_t  INTEN;                             /*!< Enable or disable interrupt                                           */
X  volatile uint32_t  INTEN;                              
N  __IO uint32_t  INTENSET;                          /*!< Enable interrupt                                                      */
X  volatile uint32_t  INTENSET;                           
N  __IO uint32_t  INTENCLR;                          /*!< Disable interrupt                                                     */
X  volatile uint32_t  INTENCLR;                           
N  __I  uint32_t  RESERVED3[125];
X  volatile const  uint32_t  RESERVED3[125];
N  __IO uint32_t  ENABLE;                            /*!< Enable I2S module.                                                    */
X  volatile uint32_t  ENABLE;                             
N  I2S_CONFIG_Type CONFIG;                           /*!< Unspecified                                                           */
N  __I  uint32_t  RESERVED4[3];
X  volatile const  uint32_t  RESERVED4[3];
N  I2S_RXD_Type RXD;                                 /*!< Unspecified                                                           */
N  __I  uint32_t  RESERVED5;
X  volatile const  uint32_t  RESERVED5;
N  I2S_TXD_Type TXD;                                 /*!< Unspecified                                                           */
N  __I  uint32_t  RESERVED6[3];
X  volatile const  uint32_t  RESERVED6[3];
N  I2S_RXTXD_Type RXTXD;                             /*!< Unspecified                                                           */
N  __I  uint32_t  RESERVED7[3];
X  volatile const  uint32_t  RESERVED7[3];
N  I2S_PSEL_Type PSEL;                               /*!< Unspecified                                                           */
N} NRF_I2S_Type;
N
N
N/* ================================================================================ */
N/* ================                       FPU                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief FPU (FPU)
N  */
N
Ntypedef struct {                                    /*!< FPU Structure                                                         */
N  __I  uint32_t  UNUSED;                            /*!< Unused.                                                               */
X  volatile const  uint32_t  UNUSED;                             
N} NRF_FPU_Type;
N
N
N/* ================================================================================ */
N/* ================                      GPIO                      ================ */
N/* ================================================================================ */
N
N
N/**
N  * @brief GPIO Port 1 (GPIO)
N  */
N
Ntypedef struct {                                    /*!< GPIO Structure                                                        */
N  __I  uint32_t  RESERVED0[321];
X  volatile const  uint32_t  RESERVED0[321];
N  __IO uint32_t  OUT;                               /*!< Write GPIO port                                                       */
X  volatile uint32_t  OUT;                                
N  __IO uint32_t  OUTSET;                            /*!< Set individual bits in GPIO port                                      */
X  volatile uint32_t  OUTSET;                             
N  __IO uint32_t  OUTCLR;                            /*!< Clear individual bits in GPIO port                                    */
X  volatile uint32_t  OUTCLR;                             
N  __I  uint32_t  IN;                                /*!< Read GPIO port                                                        */
X  volatile const  uint32_t  IN;                                 
N  __IO uint32_t  DIR;                               /*!< Direction of GPIO pins                                                */
X  volatile uint32_t  DIR;                                
N  __IO uint32_t  DIRSET;                            /*!< DIR set register                                                      */
X  volatile uint32_t  DIRSET;                             
N  __IO uint32_t  DIRCLR;                            /*!< DIR clear register                                                    */
X  volatile uint32_t  DIRCLR;                             
N  __IO uint32_t  LATCH;                             /*!< Latch register indicating what GPIO pins that have met the criteria
X  volatile uint32_t  LATCH;                             
N                                                         set in the PIN_CNF[n].SENSE registers                                 */
N  __IO uint32_t  DETECTMODE;                        /*!< Select between default DETECT signal behaviour and LDETECT mode       */
X  volatile uint32_t  DETECTMODE;                         
N  __I  uint32_t  RESERVED1[118];
X  volatile const  uint32_t  RESERVED1[118];
N  __IO uint32_t  PIN_CNF[32];                       /*!< Description collection[0]: Configuration of GPIO pins                 */
X  volatile uint32_t  PIN_CNF[32];                        
N} NRF_GPIO_Type;
N
N
N/* --------------------  End of section using anonymous unions  ------------------- */
N#if defined(__CC_ARM)
X#if 1L
N  #pragma pop
N#elif defined(__ICCARM__)
S  /* leave anonymous unions enabled */
S#elif defined(__GNUC__)
S  /* anonymous unions are enabled by default */
S#elif defined(__TMS470__)
S  /* anonymous unions are enabled by default */
S#elif defined(__TASKING__)
S  #pragma warning restore
S#else
S  #warning Not supported compiler type
N#endif
N
N
N
N
N/* ================================================================================ */
N/* ================              Peripheral memory map             ================ */
N/* ================================================================================ */
N
N#define NRF_FICR_BASE                   0x10000000UL
N#define NRF_UICR_BASE                   0x10001000UL
N#define NRF_BPROT_BASE                  0x40000000UL
N#define NRF_POWER_BASE                  0x40000000UL
N#define NRF_CLOCK_BASE                  0x40000000UL
N#define NRF_RADIO_BASE                  0x40001000UL
N#define NRF_UARTE0_BASE                 0x40002000UL
N#define NRF_UART0_BASE                  0x40002000UL
N#define NRF_SPIM0_BASE                  0x40003000UL
N#define NRF_SPIS0_BASE                  0x40003000UL
N#define NRF_TWIM0_BASE                  0x40003000UL
N#define NRF_TWIS0_BASE                  0x40003000UL
N#define NRF_SPI0_BASE                   0x40003000UL
N#define NRF_TWI0_BASE                   0x40003000UL
N#define NRF_SPIM1_BASE                  0x40004000UL
N#define NRF_SPIS1_BASE                  0x40004000UL
N#define NRF_TWIM1_BASE                  0x40004000UL
N#define NRF_TWIS1_BASE                  0x40004000UL
N#define NRF_SPI1_BASE                   0x40004000UL
N#define NRF_TWI1_BASE                   0x40004000UL
N#define NRF_NFCT_BASE                   0x40005000UL
N#define NRF_GPIOTE_BASE                 0x40006000UL
N#define NRF_SAADC_BASE                  0x40007000UL
N#define NRF_TIMER0_BASE                 0x40008000UL
N#define NRF_TIMER1_BASE                 0x40009000UL
N#define NRF_TIMER2_BASE                 0x4000A000UL
N#define NRF_RTC0_BASE                   0x4000B000UL
N#define NRF_TEMP_BASE                   0x4000C000UL
N#define NRF_RNG_BASE                    0x4000D000UL
N#define NRF_ECB_BASE                    0x4000E000UL
N#define NRF_CCM_BASE                    0x4000F000UL
N#define NRF_AAR_BASE                    0x4000F000UL
N#define NRF_WDT_BASE                    0x40010000UL
N#define NRF_RTC1_BASE                   0x40011000UL
N#define NRF_QDEC_BASE                   0x40012000UL
N#define NRF_COMP_BASE                   0x40013000UL
N#define NRF_LPCOMP_BASE                 0x40013000UL
N#define NRF_SWI0_BASE                   0x40014000UL
N#define NRF_EGU0_BASE                   0x40014000UL
N#define NRF_SWI1_BASE                   0x40015000UL
N#define NRF_EGU1_BASE                   0x40015000UL
N#define NRF_SWI2_BASE                   0x40016000UL
N#define NRF_EGU2_BASE                   0x40016000UL
N#define NRF_SWI3_BASE                   0x40017000UL
N#define NRF_EGU3_BASE                   0x40017000UL
N#define NRF_SWI4_BASE                   0x40018000UL
N#define NRF_EGU4_BASE                   0x40018000UL
N#define NRF_SWI5_BASE                   0x40019000UL
N#define NRF_EGU5_BASE                   0x40019000UL
N#define NRF_TIMER3_BASE                 0x4001A000UL
N#define NRF_TIMER4_BASE                 0x4001B000UL
N#define NRF_PWM0_BASE                   0x4001C000UL
N#define NRF_PDM_BASE                    0x4001D000UL
N#define NRF_NVMC_BASE                   0x4001E000UL
N#define NRF_PPI_BASE                    0x4001F000UL
N#define NRF_MWU_BASE                    0x40020000UL
N#define NRF_PWM1_BASE                   0x40021000UL
N#define NRF_PWM2_BASE                   0x40022000UL
N#define NRF_SPIM2_BASE                  0x40023000UL
N#define NRF_SPIS2_BASE                  0x40023000UL
N#define NRF_SPI2_BASE                   0x40023000UL
N#define NRF_RTC2_BASE                   0x40024000UL
N#define NRF_I2S_BASE                    0x40025000UL
N#define NRF_FPU_BASE                    0x40026000UL
N#define NRF_P0_BASE                     0x50000000UL
N
N
N/* ================================================================================ */
N/* ================             Peripheral declaration             ================ */
N/* ================================================================================ */
N
N#define NRF_FICR                        ((NRF_FICR_Type           *) NRF_FICR_BASE)
N#define NRF_UICR                        ((NRF_UICR_Type           *) NRF_UICR_BASE)
N#define NRF_BPROT                       ((NRF_BPROT_Type          *) NRF_BPROT_BASE)
N#define NRF_POWER                       ((NRF_POWER_Type          *) NRF_POWER_BASE)
N#define NRF_CLOCK                       ((NRF_CLOCK_Type          *) NRF_CLOCK_BASE)
N#define NRF_RADIO                       ((NRF_RADIO_Type          *) NRF_RADIO_BASE)
N#define NRF_UARTE0                      ((NRF_UARTE_Type          *) NRF_UARTE0_BASE)
N#define NRF_UART0                       ((NRF_UART_Type           *) NRF_UART0_BASE)
N#define NRF_SPIM0                       ((NRF_SPIM_Type           *) NRF_SPIM0_BASE)
N#define NRF_SPIS0                       ((NRF_SPIS_Type           *) NRF_SPIS0_BASE)
N#define NRF_TWIM0                       ((NRF_TWIM_Type           *) NRF_TWIM0_BASE)
N#define NRF_TWIS0                       ((NRF_TWIS_Type           *) NRF_TWIS0_BASE)
N#define NRF_SPI0                        ((NRF_SPI_Type            *) NRF_SPI0_BASE)
N#define NRF_TWI0                        ((NRF_TWI_Type            *) NRF_TWI0_BASE)
N#define NRF_SPIM1                       ((NRF_SPIM_Type           *) NRF_SPIM1_BASE)
N#define NRF_SPIS1                       ((NRF_SPIS_Type           *) NRF_SPIS1_BASE)
N#define NRF_TWIM1                       ((NRF_TWIM_Type           *) NRF_TWIM1_BASE)
N#define NRF_TWIS1                       ((NRF_TWIS_Type           *) NRF_TWIS1_BASE)
N#define NRF_SPI1                        ((NRF_SPI_Type            *) NRF_SPI1_BASE)
N#define NRF_TWI1                        ((NRF_TWI_Type            *) NRF_TWI1_BASE)
N#define NRF_NFCT                        ((NRF_NFCT_Type           *) NRF_NFCT_BASE)
N#define NRF_GPIOTE                      ((NRF_GPIOTE_Type         *) NRF_GPIOTE_BASE)
N#define NRF_SAADC                       ((NRF_SAADC_Type          *) NRF_SAADC_BASE)
N#define NRF_TIMER0                      ((NRF_TIMER_Type          *) NRF_TIMER0_BASE)
N#define NRF_TIMER1                      ((NRF_TIMER_Type          *) NRF_TIMER1_BASE)
N#define NRF_TIMER2                      ((NRF_TIMER_Type          *) NRF_TIMER2_BASE)
N#define NRF_RTC0                        ((NRF_RTC_Type            *) NRF_RTC0_BASE)
N#define NRF_TEMP                        ((NRF_TEMP_Type           *) NRF_TEMP_BASE)
N#define NRF_RNG                         ((NRF_RNG_Type            *) NRF_RNG_BASE)
N#define NRF_ECB                         ((NRF_ECB_Type            *) NRF_ECB_BASE)
N#define NRF_CCM                         ((NRF_CCM_Type            *) NRF_CCM_BASE)
N#define NRF_AAR                         ((NRF_AAR_Type            *) NRF_AAR_BASE)
N#define NRF_WDT                         ((NRF_WDT_Type            *) NRF_WDT_BASE)
N#define NRF_RTC1                        ((NRF_RTC_Type            *) NRF_RTC1_BASE)
N#define NRF_QDEC                        ((NRF_QDEC_Type           *) NRF_QDEC_BASE)
N#define NRF_COMP                        ((NRF_COMP_Type           *) NRF_COMP_BASE)
N#define NRF_LPCOMP                      ((NRF_LPCOMP_Type         *) NRF_LPCOMP_BASE)
N#define NRF_SWI0                        ((NRF_SWI_Type            *) NRF_SWI0_BASE)
N#define NRF_EGU0                        ((NRF_EGU_Type            *) NRF_EGU0_BASE)
N#define NRF_SWI1                        ((NRF_SWI_Type            *) NRF_SWI1_BASE)
N#define NRF_EGU1                        ((NRF_EGU_Type            *) NRF_EGU1_BASE)
N#define NRF_SWI2                        ((NRF_SWI_Type            *) NRF_SWI2_BASE)
N#define NRF_EGU2                        ((NRF_EGU_Type            *) NRF_EGU2_BASE)
N#define NRF_SWI3                        ((NRF_SWI_Type            *) NRF_SWI3_BASE)
N#define NRF_EGU3                        ((NRF_EGU_Type            *) NRF_EGU3_BASE)
N#define NRF_SWI4                        ((NRF_SWI_Type            *) NRF_SWI4_BASE)
N#define NRF_EGU4                        ((NRF_EGU_Type            *) NRF_EGU4_BASE)
N#define NRF_SWI5                        ((NRF_SWI_Type            *) NRF_SWI5_BASE)
N#define NRF_EGU5                        ((NRF_EGU_Type            *) NRF_EGU5_BASE)
N#define NRF_TIMER3                      ((NRF_TIMER_Type          *) NRF_TIMER3_BASE)
N#define NRF_TIMER4                      ((NRF_TIMER_Type          *) NRF_TIMER4_BASE)
N#define NRF_PWM0                        ((NRF_PWM_Type            *) NRF_PWM0_BASE)
N#define NRF_PDM                         ((NRF_PDM_Type            *) NRF_PDM_BASE)
N#define NRF_NVMC                        ((NRF_NVMC_Type           *) NRF_NVMC_BASE)
N#define NRF_PPI                         ((NRF_PPI_Type            *) NRF_PPI_BASE)
N#define NRF_MWU                         ((NRF_MWU_Type            *) NRF_MWU_BASE)
N#define NRF_PWM1                        ((NRF_PWM_Type            *) NRF_PWM1_BASE)
N#define NRF_PWM2                        ((NRF_PWM_Type            *) NRF_PWM2_BASE)
N#define NRF_SPIM2                       ((NRF_SPIM_Type           *) NRF_SPIM2_BASE)
N#define NRF_SPIS2                       ((NRF_SPIS_Type           *) NRF_SPIS2_BASE)
N#define NRF_SPI2                        ((NRF_SPI_Type            *) NRF_SPI2_BASE)
N#define NRF_RTC2                        ((NRF_RTC_Type            *) NRF_RTC2_BASE)
N#define NRF_I2S                         ((NRF_I2S_Type            *) NRF_I2S_BASE)
N#define NRF_FPU                         ((NRF_FPU_Type            *) NRF_FPU_BASE)
N#define NRF_P0                          ((NRF_GPIO_Type           *) NRF_P0_BASE)
N
N
N/** @} */ /* End of group Device_Peripheral_Registers */
N/** @} */ /* End of group nrf52 */
N/** @} */ /* End of group Nordic Semiconductor */
N
N#ifdef __cplusplus
S}
N#endif
N
N
N#endif  /* nrf52_H */
N
L 54 "C:\Keil_v5\ARM\PACK\NordicSemiconductor\nRF_DeviceFamilyPack\8.9.0\Device\Include\nrf.h" 2
N        #include "nrf52_bitfields.h"
L 1 "C:\Keil_v5\ARM\PACK\NordicSemiconductor\nRF_DeviceFamilyPack\8.9.0\Device\Include\nrf52_bitfields.h" 1
N/* Copyright (c) 2016, Nordic Semiconductor ASA
N * All rights reserved.
N *
N * Redistribution and use in source and binary forms, with or without
N * modification, are permitted provided that the following conditions are met:
N *
N *   * Redistributions of source code must retain the above copyright notice, this
N *     list of conditions and the following disclaimer.
N *
N *   * Redistributions in binary form must reproduce the above copyright notice,
N *     this list of conditions and the following disclaimer in the documentation
N *     and/or other materials provided with the distribution.
N *
N *   * Neither the name of Nordic Semiconductor ASA nor the names of its
N *     contributors may be used to endorse or promote products derived from
N *     this software without specific prior written permission.
N *
N * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N *
N */
N 
N#ifndef __NRF52_BITS_H
N#define __NRF52_BITS_H
N
N/*lint ++flb "Enter library region" */
N
N/* Peripheral: AAR */
N/* Description: Accelerated Address Resolver */
N
N/* Register: AAR_INTENSET */
N/* Description: Enable interrupt */
N
N/* Bit 2 : Write '1' to Enable interrupt for NOTRESOLVED event */
N#define AAR_INTENSET_NOTRESOLVED_Pos (2UL) /*!< Position of NOTRESOLVED field. */
N#define AAR_INTENSET_NOTRESOLVED_Msk (0x1UL << AAR_INTENSET_NOTRESOLVED_Pos) /*!< Bit mask of NOTRESOLVED field. */
N#define AAR_INTENSET_NOTRESOLVED_Disabled (0UL) /*!< Read: Disabled */
N#define AAR_INTENSET_NOTRESOLVED_Enabled (1UL) /*!< Read: Enabled */
N#define AAR_INTENSET_NOTRESOLVED_Set (1UL) /*!< Enable */
N
N/* Bit 1 : Write '1' to Enable interrupt for RESOLVED event */
N#define AAR_INTENSET_RESOLVED_Pos (1UL) /*!< Position of RESOLVED field. */
N#define AAR_INTENSET_RESOLVED_Msk (0x1UL << AAR_INTENSET_RESOLVED_Pos) /*!< Bit mask of RESOLVED field. */
N#define AAR_INTENSET_RESOLVED_Disabled (0UL) /*!< Read: Disabled */
N#define AAR_INTENSET_RESOLVED_Enabled (1UL) /*!< Read: Enabled */
N#define AAR_INTENSET_RESOLVED_Set (1UL) /*!< Enable */
N
N/* Bit 0 : Write '1' to Enable interrupt for END event */
N#define AAR_INTENSET_END_Pos (0UL) /*!< Position of END field. */
N#define AAR_INTENSET_END_Msk (0x1UL << AAR_INTENSET_END_Pos) /*!< Bit mask of END field. */
N#define AAR_INTENSET_END_Disabled (0UL) /*!< Read: Disabled */
N#define AAR_INTENSET_END_Enabled (1UL) /*!< Read: Enabled */
N#define AAR_INTENSET_END_Set (1UL) /*!< Enable */
N
N/* Register: AAR_INTENCLR */
N/* Description: Disable interrupt */
N
N/* Bit 2 : Write '1' to Disable interrupt for NOTRESOLVED event */
N#define AAR_INTENCLR_NOTRESOLVED_Pos (2UL) /*!< Position of NOTRESOLVED field. */
N#define AAR_INTENCLR_NOTRESOLVED_Msk (0x1UL << AAR_INTENCLR_NOTRESOLVED_Pos) /*!< Bit mask of NOTRESOLVED field. */
N#define AAR_INTENCLR_NOTRESOLVED_Disabled (0UL) /*!< Read: Disabled */
N#define AAR_INTENCLR_NOTRESOLVED_Enabled (1UL) /*!< Read: Enabled */
N#define AAR_INTENCLR_NOTRESOLVED_Clear (1UL) /*!< Disable */
N
N/* Bit 1 : Write '1' to Disable interrupt for RESOLVED event */
N#define AAR_INTENCLR_RESOLVED_Pos (1UL) /*!< Position of RESOLVED field. */
N#define AAR_INTENCLR_RESOLVED_Msk (0x1UL << AAR_INTENCLR_RESOLVED_Pos) /*!< Bit mask of RESOLVED field. */
N#define AAR_INTENCLR_RESOLVED_Disabled (0UL) /*!< Read: Disabled */
N#define AAR_INTENCLR_RESOLVED_Enabled (1UL) /*!< Read: Enabled */
N#define AAR_INTENCLR_RESOLVED_Clear (1UL) /*!< Disable */
N
N/* Bit 0 : Write '1' to Disable interrupt for END event */
N#define AAR_INTENCLR_END_Pos (0UL) /*!< Position of END field. */
N#define AAR_INTENCLR_END_Msk (0x1UL << AAR_INTENCLR_END_Pos) /*!< Bit mask of END field. */
N#define AAR_INTENCLR_END_Disabled (0UL) /*!< Read: Disabled */
N#define AAR_INTENCLR_END_Enabled (1UL) /*!< Read: Enabled */
N#define AAR_INTENCLR_END_Clear (1UL) /*!< Disable */
N
N/* Register: AAR_STATUS */
N/* Description: Resolution status */
N
N/* Bits 3..0 : The IRK that was used last time an address was resolved */
N#define AAR_STATUS_STATUS_Pos (0UL) /*!< Position of STATUS field. */
N#define AAR_STATUS_STATUS_Msk (0xFUL << AAR_STATUS_STATUS_Pos) /*!< Bit mask of STATUS field. */
N
N/* Register: AAR_ENABLE */
N/* Description: Enable AAR */
N
N/* Bits 1..0 : Enable or disable AAR */
N#define AAR_ENABLE_ENABLE_Pos (0UL) /*!< Position of ENABLE field. */
N#define AAR_ENABLE_ENABLE_Msk (0x3UL << AAR_ENABLE_ENABLE_Pos) /*!< Bit mask of ENABLE field. */
N#define AAR_ENABLE_ENABLE_Disabled (0UL) /*!< Disable */
N#define AAR_ENABLE_ENABLE_Enabled (3UL) /*!< Enable */
N
N/* Register: AAR_NIRK */
N/* Description: Number of IRKs */
N
N/* Bits 4..0 : Number of Identity root keys available in the IRK data structure */
N#define AAR_NIRK_NIRK_Pos (0UL) /*!< Position of NIRK field. */
N#define AAR_NIRK_NIRK_Msk (0x1FUL << AAR_NIRK_NIRK_Pos) /*!< Bit mask of NIRK field. */
N
N/* Register: AAR_IRKPTR */
N/* Description: Pointer to IRK data structure */
N
N/* Bits 31..0 : Pointer to the IRK data structure */
N#define AAR_IRKPTR_IRKPTR_Pos (0UL) /*!< Position of IRKPTR field. */
N#define AAR_IRKPTR_IRKPTR_Msk (0xFFFFFFFFUL << AAR_IRKPTR_IRKPTR_Pos) /*!< Bit mask of IRKPTR field. */
N
N/* Register: AAR_ADDRPTR */
N/* Description: Pointer to the resolvable address */
N
N/* Bits 31..0 : Pointer to the resolvable address (6-bytes) */
N#define AAR_ADDRPTR_ADDRPTR_Pos (0UL) /*!< Position of ADDRPTR field. */
N#define AAR_ADDRPTR_ADDRPTR_Msk (0xFFFFFFFFUL << AAR_ADDRPTR_ADDRPTR_Pos) /*!< Bit mask of ADDRPTR field. */
N
N/* Register: AAR_SCRATCHPTR */
N/* Description: Pointer to data area used for temporary storage */
N
N/* Bits 31..0 : Pointer to a scratch data area used for temporary storage during resolution.A space of minimum 3 bytes must be reserved. */
N#define AAR_SCRATCHPTR_SCRATCHPTR_Pos (0UL) /*!< Position of SCRATCHPTR field. */
N#define AAR_SCRATCHPTR_SCRATCHPTR_Msk (0xFFFFFFFFUL << AAR_SCRATCHPTR_SCRATCHPTR_Pos) /*!< Bit mask of SCRATCHPTR field. */
N
N
N/* Peripheral: BPROT */
N/* Description: Block Protect */
N
N/* Register: BPROT_CONFIG0 */
N/* Description: Block protect configuration register 0 */
N
N/* Bit 31 : Enable protection for region 31. Write '0' has no effect. */
N#define BPROT_CONFIG0_REGION31_Pos (31UL) /*!< Position of REGION31 field. */
N#define BPROT_CONFIG0_REGION31_Msk (0x1UL << BPROT_CONFIG0_REGION31_Pos) /*!< Bit mask of REGION31 field. */
N#define BPROT_CONFIG0_REGION31_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG0_REGION31_Enabled (1UL) /*!< Protection enable */
N
N/* Bit 30 : Enable protection for region 30. Write '0' has no effect. */
N#define BPROT_CONFIG0_REGION30_Pos (30UL) /*!< Position of REGION30 field. */
N#define BPROT_CONFIG0_REGION30_Msk (0x1UL << BPROT_CONFIG0_REGION30_Pos) /*!< Bit mask of REGION30 field. */
N#define BPROT_CONFIG0_REGION30_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG0_REGION30_Enabled (1UL) /*!< Protection enable */
N
N/* Bit 29 : Enable protection for region 29. Write '0' has no effect. */
N#define BPROT_CONFIG0_REGION29_Pos (29UL) /*!< Position of REGION29 field. */
N#define BPROT_CONFIG0_REGION29_Msk (0x1UL << BPROT_CONFIG0_REGION29_Pos) /*!< Bit mask of REGION29 field. */
N#define BPROT_CONFIG0_REGION29_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG0_REGION29_Enabled (1UL) /*!< Protection enable */
N
N/* Bit 28 : Enable protection for region 28. Write '0' has no effect. */
N#define BPROT_CONFIG0_REGION28_Pos (28UL) /*!< Position of REGION28 field. */
N#define BPROT_CONFIG0_REGION28_Msk (0x1UL << BPROT_CONFIG0_REGION28_Pos) /*!< Bit mask of REGION28 field. */
N#define BPROT_CONFIG0_REGION28_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG0_REGION28_Enabled (1UL) /*!< Protection enable */
N
N/* Bit 27 : Enable protection for region 27. Write '0' has no effect. */
N#define BPROT_CONFIG0_REGION27_Pos (27UL) /*!< Position of REGION27 field. */
N#define BPROT_CONFIG0_REGION27_Msk (0x1UL << BPROT_CONFIG0_REGION27_Pos) /*!< Bit mask of REGION27 field. */
N#define BPROT_CONFIG0_REGION27_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG0_REGION27_Enabled (1UL) /*!< Protection enable */
N
N/* Bit 26 : Enable protection for region 26. Write '0' has no effect. */
N#define BPROT_CONFIG0_REGION26_Pos (26UL) /*!< Position of REGION26 field. */
N#define BPROT_CONFIG0_REGION26_Msk (0x1UL << BPROT_CONFIG0_REGION26_Pos) /*!< Bit mask of REGION26 field. */
N#define BPROT_CONFIG0_REGION26_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG0_REGION26_Enabled (1UL) /*!< Protection enable */
N
N/* Bit 25 : Enable protection for region 25. Write '0' has no effect. */
N#define BPROT_CONFIG0_REGION25_Pos (25UL) /*!< Position of REGION25 field. */
N#define BPROT_CONFIG0_REGION25_Msk (0x1UL << BPROT_CONFIG0_REGION25_Pos) /*!< Bit mask of REGION25 field. */
N#define BPROT_CONFIG0_REGION25_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG0_REGION25_Enabled (1UL) /*!< Protection enable */
N
N/* Bit 24 : Enable protection for region 24. Write '0' has no effect. */
N#define BPROT_CONFIG0_REGION24_Pos (24UL) /*!< Position of REGION24 field. */
N#define BPROT_CONFIG0_REGION24_Msk (0x1UL << BPROT_CONFIG0_REGION24_Pos) /*!< Bit mask of REGION24 field. */
N#define BPROT_CONFIG0_REGION24_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG0_REGION24_Enabled (1UL) /*!< Protection enable */
N
N/* Bit 23 : Enable protection for region 23. Write '0' has no effect. */
N#define BPROT_CONFIG0_REGION23_Pos (23UL) /*!< Position of REGION23 field. */
N#define BPROT_CONFIG0_REGION23_Msk (0x1UL << BPROT_CONFIG0_REGION23_Pos) /*!< Bit mask of REGION23 field. */
N#define BPROT_CONFIG0_REGION23_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG0_REGION23_Enabled (1UL) /*!< Protection enable */
N
N/* Bit 22 : Enable protection for region 22. Write '0' has no effect. */
N#define BPROT_CONFIG0_REGION22_Pos (22UL) /*!< Position of REGION22 field. */
N#define BPROT_CONFIG0_REGION22_Msk (0x1UL << BPROT_CONFIG0_REGION22_Pos) /*!< Bit mask of REGION22 field. */
N#define BPROT_CONFIG0_REGION22_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG0_REGION22_Enabled (1UL) /*!< Protection enable */
N
N/* Bit 21 : Enable protection for region 21. Write '0' has no effect. */
N#define BPROT_CONFIG0_REGION21_Pos (21UL) /*!< Position of REGION21 field. */
N#define BPROT_CONFIG0_REGION21_Msk (0x1UL << BPROT_CONFIG0_REGION21_Pos) /*!< Bit mask of REGION21 field. */
N#define BPROT_CONFIG0_REGION21_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG0_REGION21_Enabled (1UL) /*!< Protection enable */
N
N/* Bit 20 : Enable protection for region 20. Write '0' has no effect. */
N#define BPROT_CONFIG0_REGION20_Pos (20UL) /*!< Position of REGION20 field. */
N#define BPROT_CONFIG0_REGION20_Msk (0x1UL << BPROT_CONFIG0_REGION20_Pos) /*!< Bit mask of REGION20 field. */
N#define BPROT_CONFIG0_REGION20_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG0_REGION20_Enabled (1UL) /*!< Protection enable */
N
N/* Bit 19 : Enable protection for region 19. Write '0' has no effect. */
N#define BPROT_CONFIG0_REGION19_Pos (19UL) /*!< Position of REGION19 field. */
N#define BPROT_CONFIG0_REGION19_Msk (0x1UL << BPROT_CONFIG0_REGION19_Pos) /*!< Bit mask of REGION19 field. */
N#define BPROT_CONFIG0_REGION19_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG0_REGION19_Enabled (1UL) /*!< Protection enable */
N
N/* Bit 18 : Enable protection for region 18. Write '0' has no effect. */
N#define BPROT_CONFIG0_REGION18_Pos (18UL) /*!< Position of REGION18 field. */
N#define BPROT_CONFIG0_REGION18_Msk (0x1UL << BPROT_CONFIG0_REGION18_Pos) /*!< Bit mask of REGION18 field. */
N#define BPROT_CONFIG0_REGION18_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG0_REGION18_Enabled (1UL) /*!< Protection enable */
N
N/* Bit 17 : Enable protection for region 17. Write '0' has no effect. */
N#define BPROT_CONFIG0_REGION17_Pos (17UL) /*!< Position of REGION17 field. */
N#define BPROT_CONFIG0_REGION17_Msk (0x1UL << BPROT_CONFIG0_REGION17_Pos) /*!< Bit mask of REGION17 field. */
N#define BPROT_CONFIG0_REGION17_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG0_REGION17_Enabled (1UL) /*!< Protection enable */
N
N/* Bit 16 : Enable protection for region 16. Write '0' has no effect. */
N#define BPROT_CONFIG0_REGION16_Pos (16UL) /*!< Position of REGION16 field. */
N#define BPROT_CONFIG0_REGION16_Msk (0x1UL << BPROT_CONFIG0_REGION16_Pos) /*!< Bit mask of REGION16 field. */
N#define BPROT_CONFIG0_REGION16_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG0_REGION16_Enabled (1UL) /*!< Protection enable */
N
N/* Bit 15 : Enable protection for region 15. Write '0' has no effect. */
N#define BPROT_CONFIG0_REGION15_Pos (15UL) /*!< Position of REGION15 field. */
N#define BPROT_CONFIG0_REGION15_Msk (0x1UL << BPROT_CONFIG0_REGION15_Pos) /*!< Bit mask of REGION15 field. */
N#define BPROT_CONFIG0_REGION15_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG0_REGION15_Enabled (1UL) /*!< Protection enable */
N
N/* Bit 14 : Enable protection for region 14. Write '0' has no effect. */
N#define BPROT_CONFIG0_REGION14_Pos (14UL) /*!< Position of REGION14 field. */
N#define BPROT_CONFIG0_REGION14_Msk (0x1UL << BPROT_CONFIG0_REGION14_Pos) /*!< Bit mask of REGION14 field. */
N#define BPROT_CONFIG0_REGION14_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG0_REGION14_Enabled (1UL) /*!< Protection enable */
N
N/* Bit 13 : Enable protection for region 13. Write '0' has no effect. */
N#define BPROT_CONFIG0_REGION13_Pos (13UL) /*!< Position of REGION13 field. */
N#define BPROT_CONFIG0_REGION13_Msk (0x1UL << BPROT_CONFIG0_REGION13_Pos) /*!< Bit mask of REGION13 field. */
N#define BPROT_CONFIG0_REGION13_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG0_REGION13_Enabled (1UL) /*!< Protection enable */
N
N/* Bit 12 : Enable protection for region 12. Write '0' has no effect. */
N#define BPROT_CONFIG0_REGION12_Pos (12UL) /*!< Position of REGION12 field. */
N#define BPROT_CONFIG0_REGION12_Msk (0x1UL << BPROT_CONFIG0_REGION12_Pos) /*!< Bit mask of REGION12 field. */
N#define BPROT_CONFIG0_REGION12_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG0_REGION12_Enabled (1UL) /*!< Protection enable */
N
N/* Bit 11 : Enable protection for region 11. Write '0' has no effect. */
N#define BPROT_CONFIG0_REGION11_Pos (11UL) /*!< Position of REGION11 field. */
N#define BPROT_CONFIG0_REGION11_Msk (0x1UL << BPROT_CONFIG0_REGION11_Pos) /*!< Bit mask of REGION11 field. */
N#define BPROT_CONFIG0_REGION11_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG0_REGION11_Enabled (1UL) /*!< Protection enable */
N
N/* Bit 10 : Enable protection for region 10. Write '0' has no effect. */
N#define BPROT_CONFIG0_REGION10_Pos (10UL) /*!< Position of REGION10 field. */
N#define BPROT_CONFIG0_REGION10_Msk (0x1UL << BPROT_CONFIG0_REGION10_Pos) /*!< Bit mask of REGION10 field. */
N#define BPROT_CONFIG0_REGION10_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG0_REGION10_Enabled (1UL) /*!< Protection enable */
N
N/* Bit 9 : Enable protection for region 9. Write '0' has no effect. */
N#define BPROT_CONFIG0_REGION9_Pos (9UL) /*!< Position of REGION9 field. */
N#define BPROT_CONFIG0_REGION9_Msk (0x1UL << BPROT_CONFIG0_REGION9_Pos) /*!< Bit mask of REGION9 field. */
N#define BPROT_CONFIG0_REGION9_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG0_REGION9_Enabled (1UL) /*!< Protection enable */
N
N/* Bit 8 : Enable protection for region 8. Write '0' has no effect. */
N#define BPROT_CONFIG0_REGION8_Pos (8UL) /*!< Position of REGION8 field. */
N#define BPROT_CONFIG0_REGION8_Msk (0x1UL << BPROT_CONFIG0_REGION8_Pos) /*!< Bit mask of REGION8 field. */
N#define BPROT_CONFIG0_REGION8_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG0_REGION8_Enabled (1UL) /*!< Protection enable */
N
N/* Bit 7 : Enable protection for region 7. Write '0' has no effect. */
N#define BPROT_CONFIG0_REGION7_Pos (7UL) /*!< Position of REGION7 field. */
N#define BPROT_CONFIG0_REGION7_Msk (0x1UL << BPROT_CONFIG0_REGION7_Pos) /*!< Bit mask of REGION7 field. */
N#define BPROT_CONFIG0_REGION7_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG0_REGION7_Enabled (1UL) /*!< Protection enable */
N
N/* Bit 6 : Enable protection for region 6. Write '0' has no effect. */
N#define BPROT_CONFIG0_REGION6_Pos (6UL) /*!< Position of REGION6 field. */
N#define BPROT_CONFIG0_REGION6_Msk (0x1UL << BPROT_CONFIG0_REGION6_Pos) /*!< Bit mask of REGION6 field. */
N#define BPROT_CONFIG0_REGION6_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG0_REGION6_Enabled (1UL) /*!< Protection enable */
N
N/* Bit 5 : Enable protection for region 5. Write '0' has no effect. */
N#define BPROT_CONFIG0_REGION5_Pos (5UL) /*!< Position of REGION5 field. */
N#define BPROT_CONFIG0_REGION5_Msk (0x1UL << BPROT_CONFIG0_REGION5_Pos) /*!< Bit mask of REGION5 field. */
N#define BPROT_CONFIG0_REGION5_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG0_REGION5_Enabled (1UL) /*!< Protection enable */
N
N/* Bit 4 : Enable protection for region 4. Write '0' has no effect. */
N#define BPROT_CONFIG0_REGION4_Pos (4UL) /*!< Position of REGION4 field. */
N#define BPROT_CONFIG0_REGION4_Msk (0x1UL << BPROT_CONFIG0_REGION4_Pos) /*!< Bit mask of REGION4 field. */
N#define BPROT_CONFIG0_REGION4_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG0_REGION4_Enabled (1UL) /*!< Protection enable */
N
N/* Bit 3 : Enable protection for region 3. Write '0' has no effect. */
N#define BPROT_CONFIG0_REGION3_Pos (3UL) /*!< Position of REGION3 field. */
N#define BPROT_CONFIG0_REGION3_Msk (0x1UL << BPROT_CONFIG0_REGION3_Pos) /*!< Bit mask of REGION3 field. */
N#define BPROT_CONFIG0_REGION3_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG0_REGION3_Enabled (1UL) /*!< Protection enable */
N
N/* Bit 2 : Enable protection for region 2. Write '0' has no effect. */
N#define BPROT_CONFIG0_REGION2_Pos (2UL) /*!< Position of REGION2 field. */
N#define BPROT_CONFIG0_REGION2_Msk (0x1UL << BPROT_CONFIG0_REGION2_Pos) /*!< Bit mask of REGION2 field. */
N#define BPROT_CONFIG0_REGION2_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG0_REGION2_Enabled (1UL) /*!< Protection enable */
N
N/* Bit 1 : Enable protection for region 1. Write '0' has no effect. */
N#define BPROT_CONFIG0_REGION1_Pos (1UL) /*!< Position of REGION1 field. */
N#define BPROT_CONFIG0_REGION1_Msk (0x1UL << BPROT_CONFIG0_REGION1_Pos) /*!< Bit mask of REGION1 field. */
N#define BPROT_CONFIG0_REGION1_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG0_REGION1_Enabled (1UL) /*!< Protection enable */
N
N/* Bit 0 : Enable protection for region 0. Write '0' has no effect. */
N#define BPROT_CONFIG0_REGION0_Pos (0UL) /*!< Position of REGION0 field. */
N#define BPROT_CONFIG0_REGION0_Msk (0x1UL << BPROT_CONFIG0_REGION0_Pos) /*!< Bit mask of REGION0 field. */
N#define BPROT_CONFIG0_REGION0_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG0_REGION0_Enabled (1UL) /*!< Protection enable */
N
N/* Register: BPROT_CONFIG1 */
N/* Description: Block protect configuration register 1 */
N
N/* Bit 31 : Enable protection for region 63. Write '0' has no effect. */
N#define BPROT_CONFIG1_REGION63_Pos (31UL) /*!< Position of REGION63 field. */
N#define BPROT_CONFIG1_REGION63_Msk (0x1UL << BPROT_CONFIG1_REGION63_Pos) /*!< Bit mask of REGION63 field. */
N#define BPROT_CONFIG1_REGION63_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG1_REGION63_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 30 : Enable protection for region 62. Write '0' has no effect. */
N#define BPROT_CONFIG1_REGION62_Pos (30UL) /*!< Position of REGION62 field. */
N#define BPROT_CONFIG1_REGION62_Msk (0x1UL << BPROT_CONFIG1_REGION62_Pos) /*!< Bit mask of REGION62 field. */
N#define BPROT_CONFIG1_REGION62_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG1_REGION62_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 29 : Enable protection for region 61. Write '0' has no effect. */
N#define BPROT_CONFIG1_REGION61_Pos (29UL) /*!< Position of REGION61 field. */
N#define BPROT_CONFIG1_REGION61_Msk (0x1UL << BPROT_CONFIG1_REGION61_Pos) /*!< Bit mask of REGION61 field. */
N#define BPROT_CONFIG1_REGION61_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG1_REGION61_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 28 : Enable protection for region 60. Write '0' has no effect. */
N#define BPROT_CONFIG1_REGION60_Pos (28UL) /*!< Position of REGION60 field. */
N#define BPROT_CONFIG1_REGION60_Msk (0x1UL << BPROT_CONFIG1_REGION60_Pos) /*!< Bit mask of REGION60 field. */
N#define BPROT_CONFIG1_REGION60_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG1_REGION60_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 27 : Enable protection for region 59. Write '0' has no effect. */
N#define BPROT_CONFIG1_REGION59_Pos (27UL) /*!< Position of REGION59 field. */
N#define BPROT_CONFIG1_REGION59_Msk (0x1UL << BPROT_CONFIG1_REGION59_Pos) /*!< Bit mask of REGION59 field. */
N#define BPROT_CONFIG1_REGION59_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG1_REGION59_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 26 : Enable protection for region 58. Write '0' has no effect. */
N#define BPROT_CONFIG1_REGION58_Pos (26UL) /*!< Position of REGION58 field. */
N#define BPROT_CONFIG1_REGION58_Msk (0x1UL << BPROT_CONFIG1_REGION58_Pos) /*!< Bit mask of REGION58 field. */
N#define BPROT_CONFIG1_REGION58_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG1_REGION58_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 25 : Enable protection for region 57. Write '0' has no effect. */
N#define BPROT_CONFIG1_REGION57_Pos (25UL) /*!< Position of REGION57 field. */
N#define BPROT_CONFIG1_REGION57_Msk (0x1UL << BPROT_CONFIG1_REGION57_Pos) /*!< Bit mask of REGION57 field. */
N#define BPROT_CONFIG1_REGION57_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG1_REGION57_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 24 : Enable protection for region 56. Write '0' has no effect. */
N#define BPROT_CONFIG1_REGION56_Pos (24UL) /*!< Position of REGION56 field. */
N#define BPROT_CONFIG1_REGION56_Msk (0x1UL << BPROT_CONFIG1_REGION56_Pos) /*!< Bit mask of REGION56 field. */
N#define BPROT_CONFIG1_REGION56_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG1_REGION56_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 23 : Enable protection for region 55. Write '0' has no effect. */
N#define BPROT_CONFIG1_REGION55_Pos (23UL) /*!< Position of REGION55 field. */
N#define BPROT_CONFIG1_REGION55_Msk (0x1UL << BPROT_CONFIG1_REGION55_Pos) /*!< Bit mask of REGION55 field. */
N#define BPROT_CONFIG1_REGION55_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG1_REGION55_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 22 : Enable protection for region 54. Write '0' has no effect. */
N#define BPROT_CONFIG1_REGION54_Pos (22UL) /*!< Position of REGION54 field. */
N#define BPROT_CONFIG1_REGION54_Msk (0x1UL << BPROT_CONFIG1_REGION54_Pos) /*!< Bit mask of REGION54 field. */
N#define BPROT_CONFIG1_REGION54_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG1_REGION54_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 21 : Enable protection for region 53. Write '0' has no effect. */
N#define BPROT_CONFIG1_REGION53_Pos (21UL) /*!< Position of REGION53 field. */
N#define BPROT_CONFIG1_REGION53_Msk (0x1UL << BPROT_CONFIG1_REGION53_Pos) /*!< Bit mask of REGION53 field. */
N#define BPROT_CONFIG1_REGION53_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG1_REGION53_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 20 : Enable protection for region 52. Write '0' has no effect. */
N#define BPROT_CONFIG1_REGION52_Pos (20UL) /*!< Position of REGION52 field. */
N#define BPROT_CONFIG1_REGION52_Msk (0x1UL << BPROT_CONFIG1_REGION52_Pos) /*!< Bit mask of REGION52 field. */
N#define BPROT_CONFIG1_REGION52_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG1_REGION52_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 19 : Enable protection for region 51. Write '0' has no effect. */
N#define BPROT_CONFIG1_REGION51_Pos (19UL) /*!< Position of REGION51 field. */
N#define BPROT_CONFIG1_REGION51_Msk (0x1UL << BPROT_CONFIG1_REGION51_Pos) /*!< Bit mask of REGION51 field. */
N#define BPROT_CONFIG1_REGION51_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG1_REGION51_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 18 : Enable protection for region 50. Write '0' has no effect. */
N#define BPROT_CONFIG1_REGION50_Pos (18UL) /*!< Position of REGION50 field. */
N#define BPROT_CONFIG1_REGION50_Msk (0x1UL << BPROT_CONFIG1_REGION50_Pos) /*!< Bit mask of REGION50 field. */
N#define BPROT_CONFIG1_REGION50_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG1_REGION50_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 17 : Enable protection for region 49. Write '0' has no effect. */
N#define BPROT_CONFIG1_REGION49_Pos (17UL) /*!< Position of REGION49 field. */
N#define BPROT_CONFIG1_REGION49_Msk (0x1UL << BPROT_CONFIG1_REGION49_Pos) /*!< Bit mask of REGION49 field. */
N#define BPROT_CONFIG1_REGION49_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG1_REGION49_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 16 : Enable protection for region 48. Write '0' has no effect. */
N#define BPROT_CONFIG1_REGION48_Pos (16UL) /*!< Position of REGION48 field. */
N#define BPROT_CONFIG1_REGION48_Msk (0x1UL << BPROT_CONFIG1_REGION48_Pos) /*!< Bit mask of REGION48 field. */
N#define BPROT_CONFIG1_REGION48_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG1_REGION48_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 15 : Enable protection for region 47. Write '0' has no effect. */
N#define BPROT_CONFIG1_REGION47_Pos (15UL) /*!< Position of REGION47 field. */
N#define BPROT_CONFIG1_REGION47_Msk (0x1UL << BPROT_CONFIG1_REGION47_Pos) /*!< Bit mask of REGION47 field. */
N#define BPROT_CONFIG1_REGION47_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG1_REGION47_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 14 : Enable protection for region 46. Write '0' has no effect. */
N#define BPROT_CONFIG1_REGION46_Pos (14UL) /*!< Position of REGION46 field. */
N#define BPROT_CONFIG1_REGION46_Msk (0x1UL << BPROT_CONFIG1_REGION46_Pos) /*!< Bit mask of REGION46 field. */
N#define BPROT_CONFIG1_REGION46_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG1_REGION46_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 13 : Enable protection for region 45. Write '0' has no effect. */
N#define BPROT_CONFIG1_REGION45_Pos (13UL) /*!< Position of REGION45 field. */
N#define BPROT_CONFIG1_REGION45_Msk (0x1UL << BPROT_CONFIG1_REGION45_Pos) /*!< Bit mask of REGION45 field. */
N#define BPROT_CONFIG1_REGION45_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG1_REGION45_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 12 : Enable protection for region 44. Write '0' has no effect. */
N#define BPROT_CONFIG1_REGION44_Pos (12UL) /*!< Position of REGION44 field. */
N#define BPROT_CONFIG1_REGION44_Msk (0x1UL << BPROT_CONFIG1_REGION44_Pos) /*!< Bit mask of REGION44 field. */
N#define BPROT_CONFIG1_REGION44_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG1_REGION44_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 11 : Enable protection for region 43. Write '0' has no effect. */
N#define BPROT_CONFIG1_REGION43_Pos (11UL) /*!< Position of REGION43 field. */
N#define BPROT_CONFIG1_REGION43_Msk (0x1UL << BPROT_CONFIG1_REGION43_Pos) /*!< Bit mask of REGION43 field. */
N#define BPROT_CONFIG1_REGION43_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG1_REGION43_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 10 : Enable protection for region 42. Write '0' has no effect. */
N#define BPROT_CONFIG1_REGION42_Pos (10UL) /*!< Position of REGION42 field. */
N#define BPROT_CONFIG1_REGION42_Msk (0x1UL << BPROT_CONFIG1_REGION42_Pos) /*!< Bit mask of REGION42 field. */
N#define BPROT_CONFIG1_REGION42_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG1_REGION42_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 9 : Enable protection for region 41. Write '0' has no effect. */
N#define BPROT_CONFIG1_REGION41_Pos (9UL) /*!< Position of REGION41 field. */
N#define BPROT_CONFIG1_REGION41_Msk (0x1UL << BPROT_CONFIG1_REGION41_Pos) /*!< Bit mask of REGION41 field. */
N#define BPROT_CONFIG1_REGION41_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG1_REGION41_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 8 : Enable protection for region 40. Write '0' has no effect. */
N#define BPROT_CONFIG1_REGION40_Pos (8UL) /*!< Position of REGION40 field. */
N#define BPROT_CONFIG1_REGION40_Msk (0x1UL << BPROT_CONFIG1_REGION40_Pos) /*!< Bit mask of REGION40 field. */
N#define BPROT_CONFIG1_REGION40_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG1_REGION40_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 7 : Enable protection for region 39. Write '0' has no effect. */
N#define BPROT_CONFIG1_REGION39_Pos (7UL) /*!< Position of REGION39 field. */
N#define BPROT_CONFIG1_REGION39_Msk (0x1UL << BPROT_CONFIG1_REGION39_Pos) /*!< Bit mask of REGION39 field. */
N#define BPROT_CONFIG1_REGION39_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG1_REGION39_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 6 : Enable protection for region 38. Write '0' has no effect. */
N#define BPROT_CONFIG1_REGION38_Pos (6UL) /*!< Position of REGION38 field. */
N#define BPROT_CONFIG1_REGION38_Msk (0x1UL << BPROT_CONFIG1_REGION38_Pos) /*!< Bit mask of REGION38 field. */
N#define BPROT_CONFIG1_REGION38_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG1_REGION38_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 5 : Enable protection for region 37. Write '0' has no effect. */
N#define BPROT_CONFIG1_REGION37_Pos (5UL) /*!< Position of REGION37 field. */
N#define BPROT_CONFIG1_REGION37_Msk (0x1UL << BPROT_CONFIG1_REGION37_Pos) /*!< Bit mask of REGION37 field. */
N#define BPROT_CONFIG1_REGION37_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG1_REGION37_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 4 : Enable protection for region 36. Write '0' has no effect. */
N#define BPROT_CONFIG1_REGION36_Pos (4UL) /*!< Position of REGION36 field. */
N#define BPROT_CONFIG1_REGION36_Msk (0x1UL << BPROT_CONFIG1_REGION36_Pos) /*!< Bit mask of REGION36 field. */
N#define BPROT_CONFIG1_REGION36_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG1_REGION36_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 3 : Enable protection for region 35. Write '0' has no effect. */
N#define BPROT_CONFIG1_REGION35_Pos (3UL) /*!< Position of REGION35 field. */
N#define BPROT_CONFIG1_REGION35_Msk (0x1UL << BPROT_CONFIG1_REGION35_Pos) /*!< Bit mask of REGION35 field. */
N#define BPROT_CONFIG1_REGION35_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG1_REGION35_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 2 : Enable protection for region 34. Write '0' has no effect. */
N#define BPROT_CONFIG1_REGION34_Pos (2UL) /*!< Position of REGION34 field. */
N#define BPROT_CONFIG1_REGION34_Msk (0x1UL << BPROT_CONFIG1_REGION34_Pos) /*!< Bit mask of REGION34 field. */
N#define BPROT_CONFIG1_REGION34_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG1_REGION34_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 1 : Enable protection for region 33. Write '0' has no effect. */
N#define BPROT_CONFIG1_REGION33_Pos (1UL) /*!< Position of REGION33 field. */
N#define BPROT_CONFIG1_REGION33_Msk (0x1UL << BPROT_CONFIG1_REGION33_Pos) /*!< Bit mask of REGION33 field. */
N#define BPROT_CONFIG1_REGION33_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG1_REGION33_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 0 : Enable protection for region 32. Write '0' has no effect. */
N#define BPROT_CONFIG1_REGION32_Pos (0UL) /*!< Position of REGION32 field. */
N#define BPROT_CONFIG1_REGION32_Msk (0x1UL << BPROT_CONFIG1_REGION32_Pos) /*!< Bit mask of REGION32 field. */
N#define BPROT_CONFIG1_REGION32_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG1_REGION32_Enabled (1UL) /*!< Protection enabled */
N
N/* Register: BPROT_DISABLEINDEBUG */
N/* Description: Disable protection mechanism in debug interface mode */
N
N/* Bit 0 : Disable the protection mechanism for NVM regions while in debug interface mode. This register will only disable the protection mechanism if the device is in debug interface mode. */
N#define BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Pos (0UL) /*!< Position of DISABLEINDEBUG field. */
N#define BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Msk (0x1UL << BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Pos) /*!< Bit mask of DISABLEINDEBUG field. */
N#define BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Enabled (0UL) /*!< Enable in debug */
N#define BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Disabled (1UL) /*!< Disable in debug */
N
N/* Register: BPROT_CONFIG2 */
N/* Description: Block protect configuration register 2 */
N
N/* Bit 31 : Enable protection for region 95. Write '0' has no effect. */
N#define BPROT_CONFIG2_REGION95_Pos (31UL) /*!< Position of REGION95 field. */
N#define BPROT_CONFIG2_REGION95_Msk (0x1UL << BPROT_CONFIG2_REGION95_Pos) /*!< Bit mask of REGION95 field. */
N#define BPROT_CONFIG2_REGION95_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG2_REGION95_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 30 : Enable protection for region 94. Write '0' has no effect. */
N#define BPROT_CONFIG2_REGION94_Pos (30UL) /*!< Position of REGION94 field. */
N#define BPROT_CONFIG2_REGION94_Msk (0x1UL << BPROT_CONFIG2_REGION94_Pos) /*!< Bit mask of REGION94 field. */
N#define BPROT_CONFIG2_REGION94_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG2_REGION94_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 29 : Enable protection for region 93. Write '0' has no effect. */
N#define BPROT_CONFIG2_REGION93_Pos (29UL) /*!< Position of REGION93 field. */
N#define BPROT_CONFIG2_REGION93_Msk (0x1UL << BPROT_CONFIG2_REGION93_Pos) /*!< Bit mask of REGION93 field. */
N#define BPROT_CONFIG2_REGION93_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG2_REGION93_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 28 : Enable protection for region 92. Write '0' has no effect. */
N#define BPROT_CONFIG2_REGION92_Pos (28UL) /*!< Position of REGION92 field. */
N#define BPROT_CONFIG2_REGION92_Msk (0x1UL << BPROT_CONFIG2_REGION92_Pos) /*!< Bit mask of REGION92 field. */
N#define BPROT_CONFIG2_REGION92_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG2_REGION92_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 27 : Enable protection for region 91. Write '0' has no effect. */
N#define BPROT_CONFIG2_REGION91_Pos (27UL) /*!< Position of REGION91 field. */
N#define BPROT_CONFIG2_REGION91_Msk (0x1UL << BPROT_CONFIG2_REGION91_Pos) /*!< Bit mask of REGION91 field. */
N#define BPROT_CONFIG2_REGION91_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG2_REGION91_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 26 : Enable protection for region 90. Write '0' has no effect. */
N#define BPROT_CONFIG2_REGION90_Pos (26UL) /*!< Position of REGION90 field. */
N#define BPROT_CONFIG2_REGION90_Msk (0x1UL << BPROT_CONFIG2_REGION90_Pos) /*!< Bit mask of REGION90 field. */
N#define BPROT_CONFIG2_REGION90_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG2_REGION90_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 25 : Enable protection for region 89. Write '0' has no effect. */
N#define BPROT_CONFIG2_REGION89_Pos (25UL) /*!< Position of REGION89 field. */
N#define BPROT_CONFIG2_REGION89_Msk (0x1UL << BPROT_CONFIG2_REGION89_Pos) /*!< Bit mask of REGION89 field. */
N#define BPROT_CONFIG2_REGION89_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG2_REGION89_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 24 : Enable protection for region 88. Write '0' has no effect. */
N#define BPROT_CONFIG2_REGION88_Pos (24UL) /*!< Position of REGION88 field. */
N#define BPROT_CONFIG2_REGION88_Msk (0x1UL << BPROT_CONFIG2_REGION88_Pos) /*!< Bit mask of REGION88 field. */
N#define BPROT_CONFIG2_REGION88_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG2_REGION88_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 23 : Enable protection for region 87. Write '0' has no effect. */
N#define BPROT_CONFIG2_REGION87_Pos (23UL) /*!< Position of REGION87 field. */
N#define BPROT_CONFIG2_REGION87_Msk (0x1UL << BPROT_CONFIG2_REGION87_Pos) /*!< Bit mask of REGION87 field. */
N#define BPROT_CONFIG2_REGION87_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG2_REGION87_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 22 : Enable protection for region 86. Write '0' has no effect. */
N#define BPROT_CONFIG2_REGION86_Pos (22UL) /*!< Position of REGION86 field. */
N#define BPROT_CONFIG2_REGION86_Msk (0x1UL << BPROT_CONFIG2_REGION86_Pos) /*!< Bit mask of REGION86 field. */
N#define BPROT_CONFIG2_REGION86_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG2_REGION86_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 21 : Enable protection for region 85. Write '0' has no effect. */
N#define BPROT_CONFIG2_REGION85_Pos (21UL) /*!< Position of REGION85 field. */
N#define BPROT_CONFIG2_REGION85_Msk (0x1UL << BPROT_CONFIG2_REGION85_Pos) /*!< Bit mask of REGION85 field. */
N#define BPROT_CONFIG2_REGION85_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG2_REGION85_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 20 : Enable protection for region 84. Write '0' has no effect. */
N#define BPROT_CONFIG2_REGION84_Pos (20UL) /*!< Position of REGION84 field. */
N#define BPROT_CONFIG2_REGION84_Msk (0x1UL << BPROT_CONFIG2_REGION84_Pos) /*!< Bit mask of REGION84 field. */
N#define BPROT_CONFIG2_REGION84_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG2_REGION84_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 19 : Enable protection for region 83. Write '0' has no effect. */
N#define BPROT_CONFIG2_REGION83_Pos (19UL) /*!< Position of REGION83 field. */
N#define BPROT_CONFIG2_REGION83_Msk (0x1UL << BPROT_CONFIG2_REGION83_Pos) /*!< Bit mask of REGION83 field. */
N#define BPROT_CONFIG2_REGION83_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG2_REGION83_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 18 : Enable protection for region 82. Write '0' has no effect. */
N#define BPROT_CONFIG2_REGION82_Pos (18UL) /*!< Position of REGION82 field. */
N#define BPROT_CONFIG2_REGION82_Msk (0x1UL << BPROT_CONFIG2_REGION82_Pos) /*!< Bit mask of REGION82 field. */
N#define BPROT_CONFIG2_REGION82_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG2_REGION82_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 17 : Enable protection for region 81. Write '0' has no effect. */
N#define BPROT_CONFIG2_REGION81_Pos (17UL) /*!< Position of REGION81 field. */
N#define BPROT_CONFIG2_REGION81_Msk (0x1UL << BPROT_CONFIG2_REGION81_Pos) /*!< Bit mask of REGION81 field. */
N#define BPROT_CONFIG2_REGION81_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG2_REGION81_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 16 : Enable protection for region 80. Write '0' has no effect. */
N#define BPROT_CONFIG2_REGION80_Pos (16UL) /*!< Position of REGION80 field. */
N#define BPROT_CONFIG2_REGION80_Msk (0x1UL << BPROT_CONFIG2_REGION80_Pos) /*!< Bit mask of REGION80 field. */
N#define BPROT_CONFIG2_REGION80_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG2_REGION80_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 15 : Enable protection for region 79. Write '0' has no effect. */
N#define BPROT_CONFIG2_REGION79_Pos (15UL) /*!< Position of REGION79 field. */
N#define BPROT_CONFIG2_REGION79_Msk (0x1UL << BPROT_CONFIG2_REGION79_Pos) /*!< Bit mask of REGION79 field. */
N#define BPROT_CONFIG2_REGION79_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG2_REGION79_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 14 : Enable protection for region 78. Write '0' has no effect. */
N#define BPROT_CONFIG2_REGION78_Pos (14UL) /*!< Position of REGION78 field. */
N#define BPROT_CONFIG2_REGION78_Msk (0x1UL << BPROT_CONFIG2_REGION78_Pos) /*!< Bit mask of REGION78 field. */
N#define BPROT_CONFIG2_REGION78_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG2_REGION78_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 13 : Enable protection for region 77. Write '0' has no effect. */
N#define BPROT_CONFIG2_REGION77_Pos (13UL) /*!< Position of REGION77 field. */
N#define BPROT_CONFIG2_REGION77_Msk (0x1UL << BPROT_CONFIG2_REGION77_Pos) /*!< Bit mask of REGION77 field. */
N#define BPROT_CONFIG2_REGION77_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG2_REGION77_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 12 : Enable protection for region 76. Write '0' has no effect. */
N#define BPROT_CONFIG2_REGION76_Pos (12UL) /*!< Position of REGION76 field. */
N#define BPROT_CONFIG2_REGION76_Msk (0x1UL << BPROT_CONFIG2_REGION76_Pos) /*!< Bit mask of REGION76 field. */
N#define BPROT_CONFIG2_REGION76_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG2_REGION76_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 11 : Enable protection for region 75. Write '0' has no effect. */
N#define BPROT_CONFIG2_REGION75_Pos (11UL) /*!< Position of REGION75 field. */
N#define BPROT_CONFIG2_REGION75_Msk (0x1UL << BPROT_CONFIG2_REGION75_Pos) /*!< Bit mask of REGION75 field. */
N#define BPROT_CONFIG2_REGION75_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG2_REGION75_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 10 : Enable protection for region 74. Write '0' has no effect. */
N#define BPROT_CONFIG2_REGION74_Pos (10UL) /*!< Position of REGION74 field. */
N#define BPROT_CONFIG2_REGION74_Msk (0x1UL << BPROT_CONFIG2_REGION74_Pos) /*!< Bit mask of REGION74 field. */
N#define BPROT_CONFIG2_REGION74_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG2_REGION74_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 9 : Enable protection for region 73. Write '0' has no effect. */
N#define BPROT_CONFIG2_REGION73_Pos (9UL) /*!< Position of REGION73 field. */
N#define BPROT_CONFIG2_REGION73_Msk (0x1UL << BPROT_CONFIG2_REGION73_Pos) /*!< Bit mask of REGION73 field. */
N#define BPROT_CONFIG2_REGION73_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG2_REGION73_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 8 : Enable protection for region 72. Write '0' has no effect. */
N#define BPROT_CONFIG2_REGION72_Pos (8UL) /*!< Position of REGION72 field. */
N#define BPROT_CONFIG2_REGION72_Msk (0x1UL << BPROT_CONFIG2_REGION72_Pos) /*!< Bit mask of REGION72 field. */
N#define BPROT_CONFIG2_REGION72_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG2_REGION72_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 7 : Enable protection for region 71. Write '0' has no effect. */
N#define BPROT_CONFIG2_REGION71_Pos (7UL) /*!< Position of REGION71 field. */
N#define BPROT_CONFIG2_REGION71_Msk (0x1UL << BPROT_CONFIG2_REGION71_Pos) /*!< Bit mask of REGION71 field. */
N#define BPROT_CONFIG2_REGION71_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG2_REGION71_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 6 : Enable protection for region 70. Write '0' has no effect. */
N#define BPROT_CONFIG2_REGION70_Pos (6UL) /*!< Position of REGION70 field. */
N#define BPROT_CONFIG2_REGION70_Msk (0x1UL << BPROT_CONFIG2_REGION70_Pos) /*!< Bit mask of REGION70 field. */
N#define BPROT_CONFIG2_REGION70_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG2_REGION70_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 5 : Enable protection for region 69. Write '0' has no effect. */
N#define BPROT_CONFIG2_REGION69_Pos (5UL) /*!< Position of REGION69 field. */
N#define BPROT_CONFIG2_REGION69_Msk (0x1UL << BPROT_CONFIG2_REGION69_Pos) /*!< Bit mask of REGION69 field. */
N#define BPROT_CONFIG2_REGION69_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG2_REGION69_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 4 : Enable protection for region 68. Write '0' has no effect. */
N#define BPROT_CONFIG2_REGION68_Pos (4UL) /*!< Position of REGION68 field. */
N#define BPROT_CONFIG2_REGION68_Msk (0x1UL << BPROT_CONFIG2_REGION68_Pos) /*!< Bit mask of REGION68 field. */
N#define BPROT_CONFIG2_REGION68_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG2_REGION68_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 3 : Enable protection for region 67. Write '0' has no effect. */
N#define BPROT_CONFIG2_REGION67_Pos (3UL) /*!< Position of REGION67 field. */
N#define BPROT_CONFIG2_REGION67_Msk (0x1UL << BPROT_CONFIG2_REGION67_Pos) /*!< Bit mask of REGION67 field. */
N#define BPROT_CONFIG2_REGION67_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG2_REGION67_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 2 : Enable protection for region 66. Write '0' has no effect. */
N#define BPROT_CONFIG2_REGION66_Pos (2UL) /*!< Position of REGION66 field. */
N#define BPROT_CONFIG2_REGION66_Msk (0x1UL << BPROT_CONFIG2_REGION66_Pos) /*!< Bit mask of REGION66 field. */
N#define BPROT_CONFIG2_REGION66_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG2_REGION66_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 1 : Enable protection for region 65. Write '0' has no effect. */
N#define BPROT_CONFIG2_REGION65_Pos (1UL) /*!< Position of REGION65 field. */
N#define BPROT_CONFIG2_REGION65_Msk (0x1UL << BPROT_CONFIG2_REGION65_Pos) /*!< Bit mask of REGION65 field. */
N#define BPROT_CONFIG2_REGION65_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG2_REGION65_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 0 : Enable protection for region 64. Write '0' has no effect. */
N#define BPROT_CONFIG2_REGION64_Pos (0UL) /*!< Position of REGION64 field. */
N#define BPROT_CONFIG2_REGION64_Msk (0x1UL << BPROT_CONFIG2_REGION64_Pos) /*!< Bit mask of REGION64 field. */
N#define BPROT_CONFIG2_REGION64_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG2_REGION64_Enabled (1UL) /*!< Protection enabled */
N
N/* Register: BPROT_CONFIG3 */
N/* Description: Block protect configuration register 3 */
N
N/* Bit 31 : Enable protection for region 127. Write '0' has no effect. */
N#define BPROT_CONFIG3_REGION127_Pos (31UL) /*!< Position of REGION127 field. */
N#define BPROT_CONFIG3_REGION127_Msk (0x1UL << BPROT_CONFIG3_REGION127_Pos) /*!< Bit mask of REGION127 field. */
N#define BPROT_CONFIG3_REGION127_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG3_REGION127_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 30 : Enable protection for region 126. Write '0' has no effect. */
N#define BPROT_CONFIG3_REGION126_Pos (30UL) /*!< Position of REGION126 field. */
N#define BPROT_CONFIG3_REGION126_Msk (0x1UL << BPROT_CONFIG3_REGION126_Pos) /*!< Bit mask of REGION126 field. */
N#define BPROT_CONFIG3_REGION126_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG3_REGION126_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 29 : Enable protection for region 125. Write '0' has no effect. */
N#define BPROT_CONFIG3_REGION125_Pos (29UL) /*!< Position of REGION125 field. */
N#define BPROT_CONFIG3_REGION125_Msk (0x1UL << BPROT_CONFIG3_REGION125_Pos) /*!< Bit mask of REGION125 field. */
N#define BPROT_CONFIG3_REGION125_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG3_REGION125_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 28 : Enable protection for region 124. Write '0' has no effect. */
N#define BPROT_CONFIG3_REGION124_Pos (28UL) /*!< Position of REGION124 field. */
N#define BPROT_CONFIG3_REGION124_Msk (0x1UL << BPROT_CONFIG3_REGION124_Pos) /*!< Bit mask of REGION124 field. */
N#define BPROT_CONFIG3_REGION124_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG3_REGION124_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 27 : Enable protection for region 123. Write '0' has no effect. */
N#define BPROT_CONFIG3_REGION123_Pos (27UL) /*!< Position of REGION123 field. */
N#define BPROT_CONFIG3_REGION123_Msk (0x1UL << BPROT_CONFIG3_REGION123_Pos) /*!< Bit mask of REGION123 field. */
N#define BPROT_CONFIG3_REGION123_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG3_REGION123_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 26 : Enable protection for region 122. Write '0' has no effect. */
N#define BPROT_CONFIG3_REGION122_Pos (26UL) /*!< Position of REGION122 field. */
N#define BPROT_CONFIG3_REGION122_Msk (0x1UL << BPROT_CONFIG3_REGION122_Pos) /*!< Bit mask of REGION122 field. */
N#define BPROT_CONFIG3_REGION122_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG3_REGION122_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 25 : Enable protection for region 121. Write '0' has no effect. */
N#define BPROT_CONFIG3_REGION121_Pos (25UL) /*!< Position of REGION121 field. */
N#define BPROT_CONFIG3_REGION121_Msk (0x1UL << BPROT_CONFIG3_REGION121_Pos) /*!< Bit mask of REGION121 field. */
N#define BPROT_CONFIG3_REGION121_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG3_REGION121_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 24 : Enable protection for region 120. Write '0' has no effect. */
N#define BPROT_CONFIG3_REGION120_Pos (24UL) /*!< Position of REGION120 field. */
N#define BPROT_CONFIG3_REGION120_Msk (0x1UL << BPROT_CONFIG3_REGION120_Pos) /*!< Bit mask of REGION120 field. */
N#define BPROT_CONFIG3_REGION120_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG3_REGION120_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 23 : Enable protection for region 119. Write '0' has no effect. */
N#define BPROT_CONFIG3_REGION119_Pos (23UL) /*!< Position of REGION119 field. */
N#define BPROT_CONFIG3_REGION119_Msk (0x1UL << BPROT_CONFIG3_REGION119_Pos) /*!< Bit mask of REGION119 field. */
N#define BPROT_CONFIG3_REGION119_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG3_REGION119_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 22 : Enable protection for region 118. Write '0' has no effect. */
N#define BPROT_CONFIG3_REGION118_Pos (22UL) /*!< Position of REGION118 field. */
N#define BPROT_CONFIG3_REGION118_Msk (0x1UL << BPROT_CONFIG3_REGION118_Pos) /*!< Bit mask of REGION118 field. */
N#define BPROT_CONFIG3_REGION118_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG3_REGION118_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 21 : Enable protection for region 117. Write '0' has no effect. */
N#define BPROT_CONFIG3_REGION117_Pos (21UL) /*!< Position of REGION117 field. */
N#define BPROT_CONFIG3_REGION117_Msk (0x1UL << BPROT_CONFIG3_REGION117_Pos) /*!< Bit mask of REGION117 field. */
N#define BPROT_CONFIG3_REGION117_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG3_REGION117_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 20 : Enable protection for region 116. Write '0' has no effect. */
N#define BPROT_CONFIG3_REGION116_Pos (20UL) /*!< Position of REGION116 field. */
N#define BPROT_CONFIG3_REGION116_Msk (0x1UL << BPROT_CONFIG3_REGION116_Pos) /*!< Bit mask of REGION116 field. */
N#define BPROT_CONFIG3_REGION116_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG3_REGION116_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 19 : Enable protection for region 115. Write '0' has no effect. */
N#define BPROT_CONFIG3_REGION115_Pos (19UL) /*!< Position of REGION115 field. */
N#define BPROT_CONFIG3_REGION115_Msk (0x1UL << BPROT_CONFIG3_REGION115_Pos) /*!< Bit mask of REGION115 field. */
N#define BPROT_CONFIG3_REGION115_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG3_REGION115_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 18 : Enable protection for region 114. Write '0' has no effect. */
N#define BPROT_CONFIG3_REGION114_Pos (18UL) /*!< Position of REGION114 field. */
N#define BPROT_CONFIG3_REGION114_Msk (0x1UL << BPROT_CONFIG3_REGION114_Pos) /*!< Bit mask of REGION114 field. */
N#define BPROT_CONFIG3_REGION114_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG3_REGION114_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 17 : Enable protection for region 113. Write '0' has no effect. */
N#define BPROT_CONFIG3_REGION113_Pos (17UL) /*!< Position of REGION113 field. */
N#define BPROT_CONFIG3_REGION113_Msk (0x1UL << BPROT_CONFIG3_REGION113_Pos) /*!< Bit mask of REGION113 field. */
N#define BPROT_CONFIG3_REGION113_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG3_REGION113_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 16 : Enable protection for region 112. Write '0' has no effect. */
N#define BPROT_CONFIG3_REGION112_Pos (16UL) /*!< Position of REGION112 field. */
N#define BPROT_CONFIG3_REGION112_Msk (0x1UL << BPROT_CONFIG3_REGION112_Pos) /*!< Bit mask of REGION112 field. */
N#define BPROT_CONFIG3_REGION112_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG3_REGION112_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 15 : Enable protection for region 111. Write '0' has no effect. */
N#define BPROT_CONFIG3_REGION111_Pos (15UL) /*!< Position of REGION111 field. */
N#define BPROT_CONFIG3_REGION111_Msk (0x1UL << BPROT_CONFIG3_REGION111_Pos) /*!< Bit mask of REGION111 field. */
N#define BPROT_CONFIG3_REGION111_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG3_REGION111_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 14 : Enable protection for region 110. Write '0' has no effect. */
N#define BPROT_CONFIG3_REGION110_Pos (14UL) /*!< Position of REGION110 field. */
N#define BPROT_CONFIG3_REGION110_Msk (0x1UL << BPROT_CONFIG3_REGION110_Pos) /*!< Bit mask of REGION110 field. */
N#define BPROT_CONFIG3_REGION110_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG3_REGION110_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 13 : Enable protection for region 109. Write '0' has no effect. */
N#define BPROT_CONFIG3_REGION109_Pos (13UL) /*!< Position of REGION109 field. */
N#define BPROT_CONFIG3_REGION109_Msk (0x1UL << BPROT_CONFIG3_REGION109_Pos) /*!< Bit mask of REGION109 field. */
N#define BPROT_CONFIG3_REGION109_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG3_REGION109_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 12 : Enable protection for region 108. Write '0' has no effect. */
N#define BPROT_CONFIG3_REGION108_Pos (12UL) /*!< Position of REGION108 field. */
N#define BPROT_CONFIG3_REGION108_Msk (0x1UL << BPROT_CONFIG3_REGION108_Pos) /*!< Bit mask of REGION108 field. */
N#define BPROT_CONFIG3_REGION108_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG3_REGION108_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 11 : Enable protection for region 107. Write '0' has no effect. */
N#define BPROT_CONFIG3_REGION107_Pos (11UL) /*!< Position of REGION107 field. */
N#define BPROT_CONFIG3_REGION107_Msk (0x1UL << BPROT_CONFIG3_REGION107_Pos) /*!< Bit mask of REGION107 field. */
N#define BPROT_CONFIG3_REGION107_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG3_REGION107_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 10 : Enable protection for region 106. Write '0' has no effect. */
N#define BPROT_CONFIG3_REGION106_Pos (10UL) /*!< Position of REGION106 field. */
N#define BPROT_CONFIG3_REGION106_Msk (0x1UL << BPROT_CONFIG3_REGION106_Pos) /*!< Bit mask of REGION106 field. */
N#define BPROT_CONFIG3_REGION106_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG3_REGION106_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 9 : Enable protection for region 105. Write '0' has no effect. */
N#define BPROT_CONFIG3_REGION105_Pos (9UL) /*!< Position of REGION105 field. */
N#define BPROT_CONFIG3_REGION105_Msk (0x1UL << BPROT_CONFIG3_REGION105_Pos) /*!< Bit mask of REGION105 field. */
N#define BPROT_CONFIG3_REGION105_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG3_REGION105_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 8 : Enable protection for region 104. Write '0' has no effect. */
N#define BPROT_CONFIG3_REGION104_Pos (8UL) /*!< Position of REGION104 field. */
N#define BPROT_CONFIG3_REGION104_Msk (0x1UL << BPROT_CONFIG3_REGION104_Pos) /*!< Bit mask of REGION104 field. */
N#define BPROT_CONFIG3_REGION104_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG3_REGION104_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 7 : Enable protection for region 103. Write '0' has no effect. */
N#define BPROT_CONFIG3_REGION103_Pos (7UL) /*!< Position of REGION103 field. */
N#define BPROT_CONFIG3_REGION103_Msk (0x1UL << BPROT_CONFIG3_REGION103_Pos) /*!< Bit mask of REGION103 field. */
N#define BPROT_CONFIG3_REGION103_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG3_REGION103_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 6 : Enable protection for region 102. Write '0' has no effect. */
N#define BPROT_CONFIG3_REGION102_Pos (6UL) /*!< Position of REGION102 field. */
N#define BPROT_CONFIG3_REGION102_Msk (0x1UL << BPROT_CONFIG3_REGION102_Pos) /*!< Bit mask of REGION102 field. */
N#define BPROT_CONFIG3_REGION102_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG3_REGION102_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 5 : Enable protection for region 101. Write '0' has no effect. */
N#define BPROT_CONFIG3_REGION101_Pos (5UL) /*!< Position of REGION101 field. */
N#define BPROT_CONFIG3_REGION101_Msk (0x1UL << BPROT_CONFIG3_REGION101_Pos) /*!< Bit mask of REGION101 field. */
N#define BPROT_CONFIG3_REGION101_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG3_REGION101_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 4 : Enable protection for region 100. Write '0' has no effect. */
N#define BPROT_CONFIG3_REGION100_Pos (4UL) /*!< Position of REGION100 field. */
N#define BPROT_CONFIG3_REGION100_Msk (0x1UL << BPROT_CONFIG3_REGION100_Pos) /*!< Bit mask of REGION100 field. */
N#define BPROT_CONFIG3_REGION100_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG3_REGION100_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 3 : Enable protection for region 99. Write '0' has no effect. */
N#define BPROT_CONFIG3_REGION99_Pos (3UL) /*!< Position of REGION99 field. */
N#define BPROT_CONFIG3_REGION99_Msk (0x1UL << BPROT_CONFIG3_REGION99_Pos) /*!< Bit mask of REGION99 field. */
N#define BPROT_CONFIG3_REGION99_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG3_REGION99_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 2 : Enable protection for region 98. Write '0' has no effect. */
N#define BPROT_CONFIG3_REGION98_Pos (2UL) /*!< Position of REGION98 field. */
N#define BPROT_CONFIG3_REGION98_Msk (0x1UL << BPROT_CONFIG3_REGION98_Pos) /*!< Bit mask of REGION98 field. */
N#define BPROT_CONFIG3_REGION98_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG3_REGION98_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 1 : Enable protection for region 97. Write '0' has no effect. */
N#define BPROT_CONFIG3_REGION97_Pos (1UL) /*!< Position of REGION97 field. */
N#define BPROT_CONFIG3_REGION97_Msk (0x1UL << BPROT_CONFIG3_REGION97_Pos) /*!< Bit mask of REGION97 field. */
N#define BPROT_CONFIG3_REGION97_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG3_REGION97_Enabled (1UL) /*!< Protection enabled */
N
N/* Bit 0 : Enable protection for region 96. Write '0' has no effect. */
N#define BPROT_CONFIG3_REGION96_Pos (0UL) /*!< Position of REGION96 field. */
N#define BPROT_CONFIG3_REGION96_Msk (0x1UL << BPROT_CONFIG3_REGION96_Pos) /*!< Bit mask of REGION96 field. */
N#define BPROT_CONFIG3_REGION96_Disabled (0UL) /*!< Protection disabled */
N#define BPROT_CONFIG3_REGION96_Enabled (1UL) /*!< Protection enabled */
N
N
N/* Peripheral: CCM */
N/* Description: AES CCM Mode Encryption */
N
N/* Register: CCM_SHORTS */
N/* Description: Shortcut register */
N
N/* Bit 0 : Shortcut between ENDKSGEN event and CRYPT task */
N#define CCM_SHORTS_ENDKSGEN_CRYPT_Pos (0UL) /*!< Position of ENDKSGEN_CRYPT field. */
N#define CCM_SHORTS_ENDKSGEN_CRYPT_Msk (0x1UL << CCM_SHORTS_ENDKSGEN_CRYPT_Pos) /*!< Bit mask of ENDKSGEN_CRYPT field. */
N#define CCM_SHORTS_ENDKSGEN_CRYPT_Disabled (0UL) /*!< Disable shortcut */
N#define CCM_SHORTS_ENDKSGEN_CRYPT_Enabled (1UL) /*!< Enable shortcut */
N
N/* Register: CCM_INTENSET */
N/* Description: Enable interrupt */
N
N/* Bit 2 : Write '1' to Enable interrupt for ERROR event */
N#define CCM_INTENSET_ERROR_Pos (2UL) /*!< Position of ERROR field. */
N#define CCM_INTENSET_ERROR_Msk (0x1UL << CCM_INTENSET_ERROR_Pos) /*!< Bit mask of ERROR field. */
N#define CCM_INTENSET_ERROR_Disabled (0UL) /*!< Read: Disabled */
N#define CCM_INTENSET_ERROR_Enabled (1UL) /*!< Read: Enabled */
N#define CCM_INTENSET_ERROR_Set (1UL) /*!< Enable */
N
N/* Bit 1 : Write '1' to Enable interrupt for ENDCRYPT event */
N#define CCM_INTENSET_ENDCRYPT_Pos (1UL) /*!< Position of ENDCRYPT field. */
N#define CCM_INTENSET_ENDCRYPT_Msk (0x1UL << CCM_INTENSET_ENDCRYPT_Pos) /*!< Bit mask of ENDCRYPT field. */
N#define CCM_INTENSET_ENDCRYPT_Disabled (0UL) /*!< Read: Disabled */
N#define CCM_INTENSET_ENDCRYPT_Enabled (1UL) /*!< Read: Enabled */
N#define CCM_INTENSET_ENDCRYPT_Set (1UL) /*!< Enable */
N
N/* Bit 0 : Write '1' to Enable interrupt for ENDKSGEN event */
N#define CCM_INTENSET_ENDKSGEN_Pos (0UL) /*!< Position of ENDKSGEN field. */
N#define CCM_INTENSET_ENDKSGEN_Msk (0x1UL << CCM_INTENSET_ENDKSGEN_Pos) /*!< Bit mask of ENDKSGEN field. */
N#define CCM_INTENSET_ENDKSGEN_Disabled (0UL) /*!< Read: Disabled */
N#define CCM_INTENSET_ENDKSGEN_Enabled (1UL) /*!< Read: Enabled */
N#define CCM_INTENSET_ENDKSGEN_Set (1UL) /*!< Enable */
N
N/* Register: CCM_INTENCLR */
N/* Description: Disable interrupt */
N
N/* Bit 2 : Write '1' to Disable interrupt for ERROR event */
N#define CCM_INTENCLR_ERROR_Pos (2UL) /*!< Position of ERROR field. */
N#define CCM_INTENCLR_ERROR_Msk (0x1UL << CCM_INTENCLR_ERROR_Pos) /*!< Bit mask of ERROR field. */
N#define CCM_INTENCLR_ERROR_Disabled (0UL) /*!< Read: Disabled */
N#define CCM_INTENCLR_ERROR_Enabled (1UL) /*!< Read: Enabled */
N#define CCM_INTENCLR_ERROR_Clear (1UL) /*!< Disable */
N
N/* Bit 1 : Write '1' to Disable interrupt for ENDCRYPT event */
N#define CCM_INTENCLR_ENDCRYPT_Pos (1UL) /*!< Position of ENDCRYPT field. */
N#define CCM_INTENCLR_ENDCRYPT_Msk (0x1UL << CCM_INTENCLR_ENDCRYPT_Pos) /*!< Bit mask of ENDCRYPT field. */
N#define CCM_INTENCLR_ENDCRYPT_Disabled (0UL) /*!< Read: Disabled */
N#define CCM_INTENCLR_ENDCRYPT_Enabled (1UL) /*!< Read: Enabled */
N#define CCM_INTENCLR_ENDCRYPT_Clear (1UL) /*!< Disable */
N
N/* Bit 0 : Write '1' to Disable interrupt for ENDKSGEN event */
N#define CCM_INTENCLR_ENDKSGEN_Pos (0UL) /*!< Position of ENDKSGEN field. */
N#define CCM_INTENCLR_ENDKSGEN_Msk (0x1UL << CCM_INTENCLR_ENDKSGEN_Pos) /*!< Bit mask of ENDKSGEN field. */
N#define CCM_INTENCLR_ENDKSGEN_Disabled (0UL) /*!< Read: Disabled */
N#define CCM_INTENCLR_ENDKSGEN_Enabled (1UL) /*!< Read: Enabled */
N#define CCM_INTENCLR_ENDKSGEN_Clear (1UL) /*!< Disable */
N
N/* Register: CCM_MICSTATUS */
N/* Description: MIC check result */
N
N/* Bit 0 : The result of the MIC check performed during the previous decryption operation */
N#define CCM_MICSTATUS_MICSTATUS_Pos (0UL) /*!< Position of MICSTATUS field. */
N#define CCM_MICSTATUS_MICSTATUS_Msk (0x1UL << CCM_MICSTATUS_MICSTATUS_Pos) /*!< Bit mask of MICSTATUS field. */
N#define CCM_MICSTATUS_MICSTATUS_CheckFailed (0UL) /*!< MIC check failed */
N#define CCM_MICSTATUS_MICSTATUS_CheckPassed (1UL) /*!< MIC check passed */
N
N/* Register: CCM_ENABLE */
N/* Description: Enable */
N
N/* Bits 1..0 : Enable or disable CCM */
N#define CCM_ENABLE_ENABLE_Pos (0UL) /*!< Position of ENABLE field. */
N#define CCM_ENABLE_ENABLE_Msk (0x3UL << CCM_ENABLE_ENABLE_Pos) /*!< Bit mask of ENABLE field. */
N#define CCM_ENABLE_ENABLE_Disabled (0UL) /*!< Disable */
N#define CCM_ENABLE_ENABLE_Enabled (2UL) /*!< Enable */
N
N/* Register: CCM_MODE */
N/* Description: Operation mode */
N
N/* Bit 24 : Packet length configuration */
N#define CCM_MODE_LENGTH_Pos (24UL) /*!< Position of LENGTH field. */
N#define CCM_MODE_LENGTH_Msk (0x1UL << CCM_MODE_LENGTH_Pos) /*!< Bit mask of LENGTH field. */
N#define CCM_MODE_LENGTH_Default (0UL) /*!< Default length. Effective length of LENGTH field is 5-bit */
N#define CCM_MODE_LENGTH_Extended (1UL) /*!< Extended length. Effective length of LENGTH field is 8-bit */
N
N/* Bit 16 : Data rate that the CCM shall run in synch with */
N#define CCM_MODE_DATARATE_Pos (16UL) /*!< Position of DATARATE field. */
N#define CCM_MODE_DATARATE_Msk (0x1UL << CCM_MODE_DATARATE_Pos) /*!< Bit mask of DATARATE field. */
N#define CCM_MODE_DATARATE_1Mbit (0UL) /*!< In synch with 1 Mbit data rate */
N#define CCM_MODE_DATARATE_2Mbit (1UL) /*!< In synch with 2 Mbit data rate */
N
N/* Bit 0 : The mode of operation to be used */
N#define CCM_MODE_MODE_Pos (0UL) /*!< Position of MODE field. */
N#define CCM_MODE_MODE_Msk (0x1UL << CCM_MODE_MODE_Pos) /*!< Bit mask of MODE field. */
N#define CCM_MODE_MODE_Encryption (0UL) /*!< AES CCM packet encryption mode */
N#define CCM_MODE_MODE_Decryption (1UL) /*!< AES CCM packet decryption mode */
N
N/* Register: CCM_CNFPTR */
N/* Description: Pointer to data structure holding AES key and NONCE vector */
N
N/* Bits 31..0 : Pointer to the data structure holding the AES key and the CCM NONCE vector (see Table 1 CCM data structure overview) */
N#define CCM_CNFPTR_CNFPTR_Pos (0UL) /*!< Position of CNFPTR field. */
N#define CCM_CNFPTR_CNFPTR_Msk (0xFFFFFFFFUL << CCM_CNFPTR_CNFPTR_Pos) /*!< Bit mask of CNFPTR field. */
N
N/* Register: CCM_INPTR */
N/* Description: Input pointer */
N
N/* Bits 31..0 : Input pointer */
N#define CCM_INPTR_INPTR_Pos (0UL) /*!< Position of INPTR field. */
N#define CCM_INPTR_INPTR_Msk (0xFFFFFFFFUL << CCM_INPTR_INPTR_Pos) /*!< Bit mask of INPTR field. */
N
N/* Register: CCM_OUTPTR */
N/* Description: Output pointer */
N
N/* Bits 31..0 : Output pointer */
N#define CCM_OUTPTR_OUTPTR_Pos (0UL) /*!< Position of OUTPTR field. */
N#define CCM_OUTPTR_OUTPTR_Msk (0xFFFFFFFFUL << CCM_OUTPTR_OUTPTR_Pos) /*!< Bit mask of OUTPTR field. */
N
N/* Register: CCM_SCRATCHPTR */
N/* Description: Pointer to data area used for temporary storage */
N
N/* Bits 31..0 : Pointer to a scratch data area used for temporary storage during key-stream generation, MIC generation and encryption/decryption. */
N#define CCM_SCRATCHPTR_SCRATCHPTR_Pos (0UL) /*!< Position of SCRATCHPTR field. */
N#define CCM_SCRATCHPTR_SCRATCHPTR_Msk (0xFFFFFFFFUL << CCM_SCRATCHPTR_SCRATCHPTR_Pos) /*!< Bit mask of SCRATCHPTR field. */
N
N
N/* Peripheral: CLOCK */
N/* Description: Clock control */
N
N/* Register: CLOCK_INTENSET */
N/* Description: Enable interrupt */
N
N/* Bit 4 : Write '1' to Enable interrupt for CTTO event */
N#define CLOCK_INTENSET_CTTO_Pos (4UL) /*!< Position of CTTO field. */
N#define CLOCK_INTENSET_CTTO_Msk (0x1UL << CLOCK_INTENSET_CTTO_Pos) /*!< Bit mask of CTTO field. */
N#define CLOCK_INTENSET_CTTO_Disabled (0UL) /*!< Read: Disabled */
N#define CLOCK_INTENSET_CTTO_Enabled (1UL) /*!< Read: Enabled */
N#define CLOCK_INTENSET_CTTO_Set (1UL) /*!< Enable */
N
N/* Bit 3 : Write '1' to Enable interrupt for DONE event */
N#define CLOCK_INTENSET_DONE_Pos (3UL) /*!< Position of DONE field. */
N#define CLOCK_INTENSET_DONE_Msk (0x1UL << CLOCK_INTENSET_DONE_Pos) /*!< Bit mask of DONE field. */
N#define CLOCK_INTENSET_DONE_Disabled (0UL) /*!< Read: Disabled */
N#define CLOCK_INTENSET_DONE_Enabled (1UL) /*!< Read: Enabled */
N#define CLOCK_INTENSET_DONE_Set (1UL) /*!< Enable */
N
N/* Bit 1 : Write '1' to Enable interrupt for LFCLKSTARTED event */
N#define CLOCK_INTENSET_LFCLKSTARTED_Pos (1UL) /*!< Position of LFCLKSTARTED field. */
N#define CLOCK_INTENSET_LFCLKSTARTED_Msk (0x1UL << CLOCK_INTENSET_LFCLKSTARTED_Pos) /*!< Bit mask of LFCLKSTARTED field. */
N#define CLOCK_INTENSET_LFCLKSTARTED_Disabled (0UL) /*!< Read: Disabled */
N#define CLOCK_INTENSET_LFCLKSTARTED_Enabled (1UL) /*!< Read: Enabled */
N#define CLOCK_INTENSET_LFCLKSTARTED_Set (1UL) /*!< Enable */
N
N/* Bit 0 : Write '1' to Enable interrupt for HFCLKSTARTED event */
N#define CLOCK_INTENSET_HFCLKSTARTED_Pos (0UL) /*!< Position of HFCLKSTARTED field. */
N#define CLOCK_INTENSET_HFCLKSTARTED_Msk (0x1UL << CLOCK_INTENSET_HFCLKSTARTED_Pos) /*!< Bit mask of HFCLKSTARTED field. */
N#define CLOCK_INTENSET_HFCLKSTARTED_Disabled (0UL) /*!< Read: Disabled */
N#define CLOCK_INTENSET_HFCLKSTARTED_Enabled (1UL) /*!< Read: Enabled */
N#define CLOCK_INTENSET_HFCLKSTARTED_Set (1UL) /*!< Enable */
N
N/* Register: CLOCK_INTENCLR */
N/* Description: Disable interrupt */
N
N/* Bit 4 : Write '1' to Disable interrupt for CTTO event */
N#define CLOCK_INTENCLR_CTTO_Pos (4UL) /*!< Position of CTTO field. */
N#define CLOCK_INTENCLR_CTTO_Msk (0x1UL << CLOCK_INTENCLR_CTTO_Pos) /*!< Bit mask of CTTO field. */
N#define CLOCK_INTENCLR_CTTO_Disabled (0UL) /*!< Read: Disabled */
N#define CLOCK_INTENCLR_CTTO_Enabled (1UL) /*!< Read: Enabled */
N#define CLOCK_INTENCLR_CTTO_Clear (1UL) /*!< Disable */
N
N/* Bit 3 : Write '1' to Disable interrupt for DONE event */
N#define CLOCK_INTENCLR_DONE_Pos (3UL) /*!< Position of DONE field. */
N#define CLOCK_INTENCLR_DONE_Msk (0x1UL << CLOCK_INTENCLR_DONE_Pos) /*!< Bit mask of DONE field. */
N#define CLOCK_INTENCLR_DONE_Disabled (0UL) /*!< Read: Disabled */
N#define CLOCK_INTENCLR_DONE_Enabled (1UL) /*!< Read: Enabled */
N#define CLOCK_INTENCLR_DONE_Clear (1UL) /*!< Disable */
N
N/* Bit 1 : Write '1' to Disable interrupt for LFCLKSTARTED event */
N#define CLOCK_INTENCLR_LFCLKSTARTED_Pos (1UL) /*!< Position of LFCLKSTARTED field. */
N#define CLOCK_INTENCLR_LFCLKSTARTED_Msk (0x1UL << CLOCK_INTENCLR_LFCLKSTARTED_Pos) /*!< Bit mask of LFCLKSTARTED field. */
N#define CLOCK_INTENCLR_LFCLKSTARTED_Disabled (0UL) /*!< Read: Disabled */
N#define CLOCK_INTENCLR_LFCLKSTARTED_Enabled (1UL) /*!< Read: Enabled */
N#define CLOCK_INTENCLR_LFCLKSTARTED_Clear (1UL) /*!< Disable */
N
N/* Bit 0 : Write '1' to Disable interrupt for HFCLKSTARTED event */
N#define CLOCK_INTENCLR_HFCLKSTARTED_Pos (0UL) /*!< Position of HFCLKSTARTED field. */
N#define CLOCK_INTENCLR_HFCLKSTARTED_Msk (0x1UL << CLOCK_INTENCLR_HFCLKSTARTED_Pos) /*!< Bit mask of HFCLKSTARTED field. */
N#define CLOCK_INTENCLR_HFCLKSTARTED_Disabled (0UL) /*!< Read: Disabled */
N#define CLOCK_INTENCLR_HFCLKSTARTED_Enabled (1UL) /*!< Read: Enabled */
N#define CLOCK_INTENCLR_HFCLKSTARTED_Clear (1UL) /*!< Disable */
N
N/* Register: CLOCK_HFCLKRUN */
N/* Description: Status indicating that HFCLKSTART task has been triggered */
N
N/* Bit 0 : HFCLKSTART task triggered or not */
N#define CLOCK_HFCLKRUN_STATUS_Pos (0UL) /*!< Position of STATUS field. */
N#define CLOCK_HFCLKRUN_STATUS_Msk (0x1UL << CLOCK_HFCLKRUN_STATUS_Pos) /*!< Bit mask of STATUS field. */
N#define CLOCK_HFCLKRUN_STATUS_NotTriggered (0UL) /*!< Task not triggered */
N#define CLOCK_HFCLKRUN_STATUS_Triggered (1UL) /*!< Task triggered */
N
N/* Register: CLOCK_HFCLKSTAT */
N/* Description: HFCLK status */
N
N/* Bit 16 : HFCLK state */
N#define CLOCK_HFCLKSTAT_STATE_Pos (16UL) /*!< Position of STATE field. */
N#define CLOCK_HFCLKSTAT_STATE_Msk (0x1UL << CLOCK_HFCLKSTAT_STATE_Pos) /*!< Bit mask of STATE field. */
N#define CLOCK_HFCLKSTAT_STATE_NotRunning (0UL) /*!< HFCLK not running */
N#define CLOCK_HFCLKSTAT_STATE_Running (1UL) /*!< HFCLK running */
N
N/* Bit 0 : Source of HFCLK */
N#define CLOCK_HFCLKSTAT_SRC_Pos (0UL) /*!< Position of SRC field. */
N#define CLOCK_HFCLKSTAT_SRC_Msk (0x1UL << CLOCK_HFCLKSTAT_SRC_Pos) /*!< Bit mask of SRC field. */
N#define CLOCK_HFCLKSTAT_SRC_RC (0UL) /*!< 64 MHz internal oscillator (HFINT) */
N#define CLOCK_HFCLKSTAT_SRC_Xtal (1UL) /*!< 64 MHz crystal oscillator (HFXO) */
N
N/* Register: CLOCK_LFCLKRUN */
N/* Description: Status indicating that LFCLKSTART task has been triggered */
N
N/* Bit 0 : LFCLKSTART task triggered or not */
N#define CLOCK_LFCLKRUN_STATUS_Pos (0UL) /*!< Position of STATUS field. */
N#define CLOCK_LFCLKRUN_STATUS_Msk (0x1UL << CLOCK_LFCLKRUN_STATUS_Pos) /*!< Bit mask of STATUS field. */
N#define CLOCK_LFCLKRUN_STATUS_NotTriggered (0UL) /*!< Task not triggered */
N#define CLOCK_LFCLKRUN_STATUS_Triggered (1UL) /*!< Task triggered */
N
N/* Register: CLOCK_LFCLKSTAT */
N/* Description: LFCLK status */
N
N/* Bit 16 : LFCLK state */
N#define CLOCK_LFCLKSTAT_STATE_Pos (16UL) /*!< Position of STATE field. */
N#define CLOCK_LFCLKSTAT_STATE_Msk (0x1UL << CLOCK_LFCLKSTAT_STATE_Pos) /*!< Bit mask of STATE field. */
N#define CLOCK_LFCLKSTAT_STATE_NotRunning (0UL) /*!< LFCLK not running */
N#define CLOCK_LFCLKSTAT_STATE_Running (1UL) /*!< LFCLK running */
N
N/* Bits 1..0 : Source of LFCLK */
N#define CLOCK_LFCLKSTAT_SRC_Pos (0UL) /*!< Position of SRC field. */
N#define CLOCK_LFCLKSTAT_SRC_Msk (0x3UL << CLOCK_LFCLKSTAT_SRC_Pos) /*!< Bit mask of SRC field. */
N#define CLOCK_LFCLKSTAT_SRC_RC (0UL) /*!< 32.768 kHz RC oscillator */
N#define CLOCK_LFCLKSTAT_SRC_Xtal (1UL) /*!< 32.768 kHz crystal oscillator */
N#define CLOCK_LFCLKSTAT_SRC_Synth (2UL) /*!< 32.768 kHz synthesized from HFCLK */
N
N/* Register: CLOCK_LFCLKSRCCOPY */
N/* Description: Copy of LFCLKSRC register, set when LFCLKSTART task was triggered */
N
N/* Bits 1..0 : Clock source */
N#define CLOCK_LFCLKSRCCOPY_SRC_Pos (0UL) /*!< Position of SRC field. */
N#define CLOCK_LFCLKSRCCOPY_SRC_Msk (0x3UL << CLOCK_LFCLKSRCCOPY_SRC_Pos) /*!< Bit mask of SRC field. */
N#define CLOCK_LFCLKSRCCOPY_SRC_RC (0UL) /*!< 32.768 kHz RC oscillator */
N#define CLOCK_LFCLKSRCCOPY_SRC_Xtal (1UL) /*!< 32.768 kHz crystal oscillator */
N#define CLOCK_LFCLKSRCCOPY_SRC_Synth (2UL) /*!< 32.768 kHz synthesized from HFCLK */
N
N/* Register: CLOCK_LFCLKSRC */
N/* Description: Clock source for the LFCLK */
N
N/* Bit 17 : Enable or disable external source for LFCLK */
N#define CLOCK_LFCLKSRC_EXTERNAL_Pos (17UL) /*!< Position of EXTERNAL field. */
N#define CLOCK_LFCLKSRC_EXTERNAL_Msk (0x1UL << CLOCK_LFCLKSRC_EXTERNAL_Pos) /*!< Bit mask of EXTERNAL field. */
N#define CLOCK_LFCLKSRC_EXTERNAL_Disabled (0UL) /*!< Disable external source (use with Xtal) */
N#define CLOCK_LFCLKSRC_EXTERNAL_Enabled (1UL) /*!< Enable use of external source instead of Xtal (SRC needs to be set to Xtal) */
N
N/* Bit 16 : Enable or disable bypass of LFCLK crystal oscillator with external clock source */
N#define CLOCK_LFCLKSRC_BYPASS_Pos (16UL) /*!< Position of BYPASS field. */
N#define CLOCK_LFCLKSRC_BYPASS_Msk (0x1UL << CLOCK_LFCLKSRC_BYPASS_Pos) /*!< Bit mask of BYPASS field. */
N#define CLOCK_LFCLKSRC_BYPASS_Disabled (0UL) /*!< Disable (use with Xtal or low-swing external source) */
N#define CLOCK_LFCLKSRC_BYPASS_Enabled (1UL) /*!< Enable (use with rail-to-rail external source) */
N
N/* Bits 1..0 : Clock source */
N#define CLOCK_LFCLKSRC_SRC_Pos (0UL) /*!< Position of SRC field. */
N#define CLOCK_LFCLKSRC_SRC_Msk (0x3UL << CLOCK_LFCLKSRC_SRC_Pos) /*!< Bit mask of SRC field. */
N#define CLOCK_LFCLKSRC_SRC_RC (0UL) /*!< 32.768 kHz RC oscillator */
N#define CLOCK_LFCLKSRC_SRC_Xtal (1UL) /*!< 32.768 kHz crystal oscillator */
N#define CLOCK_LFCLKSRC_SRC_Synth (2UL) /*!< 32.768 kHz synthesized from HFCLK */
N
N/* Register: CLOCK_CTIV */
N/* Description: Calibration timer interval */
N
N/* Bits 6..0 : Calibration timer interval in multiple of 0.25 seconds. Range: 0.25 seconds to 31.75 seconds. */
N#define CLOCK_CTIV_CTIV_Pos (0UL) /*!< Position of CTIV field. */
N#define CLOCK_CTIV_CTIV_Msk (0x7FUL << CLOCK_CTIV_CTIV_Pos) /*!< Bit mask of CTIV field. */
N
N/* Register: CLOCK_TRACECONFIG */
N/* Description: Clocking options for the Trace Port debug interface */
N
N/* Bits 17..16 : Pin multiplexing of trace signals. */
N#define CLOCK_TRACECONFIG_TRACEMUX_Pos (16UL) /*!< Position of TRACEMUX field. */
N#define CLOCK_TRACECONFIG_TRACEMUX_Msk (0x3UL << CLOCK_TRACECONFIG_TRACEMUX_Pos) /*!< Bit mask of TRACEMUX field. */
N#define CLOCK_TRACECONFIG_TRACEMUX_GPIO (0UL) /*!< GPIOs multiplexed onto all trace-pins */
N#define CLOCK_TRACECONFIG_TRACEMUX_Serial (1UL) /*!< SWO multiplexed onto P0.18, GPIO multiplexed onto other trace pins */
N#define CLOCK_TRACECONFIG_TRACEMUX_Parallel (2UL) /*!< TRACECLK and TRACEDATA multiplexed onto P0.20, P0.18, P0.16, P0.15 and P0.14. */
N
N/* Bits 1..0 : Speed of Trace Port clock. Note that the TRACECLK pin will output this clock divided by two. */
N#define CLOCK_TRACECONFIG_TRACEPORTSPEED_Pos (0UL) /*!< Position of TRACEPORTSPEED field. */
N#define CLOCK_TRACECONFIG_TRACEPORTSPEED_Msk (0x3UL << CLOCK_TRACECONFIG_TRACEPORTSPEED_Pos) /*!< Bit mask of TRACEPORTSPEED field. */
N#define CLOCK_TRACECONFIG_TRACEPORTSPEED_32MHz (0UL) /*!< 32 MHz Trace Port clock (TRACECLK = 16 MHz) */
N#define CLOCK_TRACECONFIG_TRACEPORTSPEED_16MHz (1UL) /*!< 16 MHz Trace Port clock (TRACECLK = 8 MHz) */
N#define CLOCK_TRACECONFIG_TRACEPORTSPEED_8MHz (2UL) /*!< 8 MHz Trace Port clock (TRACECLK = 4 MHz) */
N#define CLOCK_TRACECONFIG_TRACEPORTSPEED_4MHz (3UL) /*!< 4 MHz Trace Port clock (TRACECLK = 2 MHz) */
N
N
N/* Peripheral: COMP */
N/* Description: Comparator */
N
N/* Register: COMP_SHORTS */
N/* Description: Shortcut register */
N
N/* Bit 4 : Shortcut between CROSS event and STOP task */
N#define COMP_SHORTS_CROSS_STOP_Pos (4UL) /*!< Position of CROSS_STOP field. */
N#define COMP_SHORTS_CROSS_STOP_Msk (0x1UL << COMP_SHORTS_CROSS_STOP_Pos) /*!< Bit mask of CROSS_STOP field. */
N#define COMP_SHORTS_CROSS_STOP_Disabled (0UL) /*!< Disable shortcut */
N#define COMP_SHORTS_CROSS_STOP_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 3 : Shortcut between UP event and STOP task */
N#define COMP_SHORTS_UP_STOP_Pos (3UL) /*!< Position of UP_STOP field. */
N#define COMP_SHORTS_UP_STOP_Msk (0x1UL << COMP_SHORTS_UP_STOP_Pos) /*!< Bit mask of UP_STOP field. */
N#define COMP_SHORTS_UP_STOP_Disabled (0UL) /*!< Disable shortcut */
N#define COMP_SHORTS_UP_STOP_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 2 : Shortcut between DOWN event and STOP task */
N#define COMP_SHORTS_DOWN_STOP_Pos (2UL) /*!< Position of DOWN_STOP field. */
N#define COMP_SHORTS_DOWN_STOP_Msk (0x1UL << COMP_SHORTS_DOWN_STOP_Pos) /*!< Bit mask of DOWN_STOP field. */
N#define COMP_SHORTS_DOWN_STOP_Disabled (0UL) /*!< Disable shortcut */
N#define COMP_SHORTS_DOWN_STOP_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 1 : Shortcut between READY event and STOP task */
N#define COMP_SHORTS_READY_STOP_Pos (1UL) /*!< Position of READY_STOP field. */
N#define COMP_SHORTS_READY_STOP_Msk (0x1UL << COMP_SHORTS_READY_STOP_Pos) /*!< Bit mask of READY_STOP field. */
N#define COMP_SHORTS_READY_STOP_Disabled (0UL) /*!< Disable shortcut */
N#define COMP_SHORTS_READY_STOP_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 0 : Shortcut between READY event and SAMPLE task */
N#define COMP_SHORTS_READY_SAMPLE_Pos (0UL) /*!< Position of READY_SAMPLE field. */
N#define COMP_SHORTS_READY_SAMPLE_Msk (0x1UL << COMP_SHORTS_READY_SAMPLE_Pos) /*!< Bit mask of READY_SAMPLE field. */
N#define COMP_SHORTS_READY_SAMPLE_Disabled (0UL) /*!< Disable shortcut */
N#define COMP_SHORTS_READY_SAMPLE_Enabled (1UL) /*!< Enable shortcut */
N
N/* Register: COMP_INTEN */
N/* Description: Enable or disable interrupt */
N
N/* Bit 3 : Enable or disable interrupt for CROSS event */
N#define COMP_INTEN_CROSS_Pos (3UL) /*!< Position of CROSS field. */
N#define COMP_INTEN_CROSS_Msk (0x1UL << COMP_INTEN_CROSS_Pos) /*!< Bit mask of CROSS field. */
N#define COMP_INTEN_CROSS_Disabled (0UL) /*!< Disable */
N#define COMP_INTEN_CROSS_Enabled (1UL) /*!< Enable */
N
N/* Bit 2 : Enable or disable interrupt for UP event */
N#define COMP_INTEN_UP_Pos (2UL) /*!< Position of UP field. */
N#define COMP_INTEN_UP_Msk (0x1UL << COMP_INTEN_UP_Pos) /*!< Bit mask of UP field. */
N#define COMP_INTEN_UP_Disabled (0UL) /*!< Disable */
N#define COMP_INTEN_UP_Enabled (1UL) /*!< Enable */
N
N/* Bit 1 : Enable or disable interrupt for DOWN event */
N#define COMP_INTEN_DOWN_Pos (1UL) /*!< Position of DOWN field. */
N#define COMP_INTEN_DOWN_Msk (0x1UL << COMP_INTEN_DOWN_Pos) /*!< Bit mask of DOWN field. */
N#define COMP_INTEN_DOWN_Disabled (0UL) /*!< Disable */
N#define COMP_INTEN_DOWN_Enabled (1UL) /*!< Enable */
N
N/* Bit 0 : Enable or disable interrupt for READY event */
N#define COMP_INTEN_READY_Pos (0UL) /*!< Position of READY field. */
N#define COMP_INTEN_READY_Msk (0x1UL << COMP_INTEN_READY_Pos) /*!< Bit mask of READY field. */
N#define COMP_INTEN_READY_Disabled (0UL) /*!< Disable */
N#define COMP_INTEN_READY_Enabled (1UL) /*!< Enable */
N
N/* Register: COMP_INTENSET */
N/* Description: Enable interrupt */
N
N/* Bit 3 : Write '1' to Enable interrupt for CROSS event */
N#define COMP_INTENSET_CROSS_Pos (3UL) /*!< Position of CROSS field. */
N#define COMP_INTENSET_CROSS_Msk (0x1UL << COMP_INTENSET_CROSS_Pos) /*!< Bit mask of CROSS field. */
N#define COMP_INTENSET_CROSS_Disabled (0UL) /*!< Read: Disabled */
N#define COMP_INTENSET_CROSS_Enabled (1UL) /*!< Read: Enabled */
N#define COMP_INTENSET_CROSS_Set (1UL) /*!< Enable */
N
N/* Bit 2 : Write '1' to Enable interrupt for UP event */
N#define COMP_INTENSET_UP_Pos (2UL) /*!< Position of UP field. */
N#define COMP_INTENSET_UP_Msk (0x1UL << COMP_INTENSET_UP_Pos) /*!< Bit mask of UP field. */
N#define COMP_INTENSET_UP_Disabled (0UL) /*!< Read: Disabled */
N#define COMP_INTENSET_UP_Enabled (1UL) /*!< Read: Enabled */
N#define COMP_INTENSET_UP_Set (1UL) /*!< Enable */
N
N/* Bit 1 : Write '1' to Enable interrupt for DOWN event */
N#define COMP_INTENSET_DOWN_Pos (1UL) /*!< Position of DOWN field. */
N#define COMP_INTENSET_DOWN_Msk (0x1UL << COMP_INTENSET_DOWN_Pos) /*!< Bit mask of DOWN field. */
N#define COMP_INTENSET_DOWN_Disabled (0UL) /*!< Read: Disabled */
N#define COMP_INTENSET_DOWN_Enabled (1UL) /*!< Read: Enabled */
N#define COMP_INTENSET_DOWN_Set (1UL) /*!< Enable */
N
N/* Bit 0 : Write '1' to Enable interrupt for READY event */
N#define COMP_INTENSET_READY_Pos (0UL) /*!< Position of READY field. */
N#define COMP_INTENSET_READY_Msk (0x1UL << COMP_INTENSET_READY_Pos) /*!< Bit mask of READY field. */
N#define COMP_INTENSET_READY_Disabled (0UL) /*!< Read: Disabled */
N#define COMP_INTENSET_READY_Enabled (1UL) /*!< Read: Enabled */
N#define COMP_INTENSET_READY_Set (1UL) /*!< Enable */
N
N/* Register: COMP_INTENCLR */
N/* Description: Disable interrupt */
N
N/* Bit 3 : Write '1' to Disable interrupt for CROSS event */
N#define COMP_INTENCLR_CROSS_Pos (3UL) /*!< Position of CROSS field. */
N#define COMP_INTENCLR_CROSS_Msk (0x1UL << COMP_INTENCLR_CROSS_Pos) /*!< Bit mask of CROSS field. */
N#define COMP_INTENCLR_CROSS_Disabled (0UL) /*!< Read: Disabled */
N#define COMP_INTENCLR_CROSS_Enabled (1UL) /*!< Read: Enabled */
N#define COMP_INTENCLR_CROSS_Clear (1UL) /*!< Disable */
N
N/* Bit 2 : Write '1' to Disable interrupt for UP event */
N#define COMP_INTENCLR_UP_Pos (2UL) /*!< Position of UP field. */
N#define COMP_INTENCLR_UP_Msk (0x1UL << COMP_INTENCLR_UP_Pos) /*!< Bit mask of UP field. */
N#define COMP_INTENCLR_UP_Disabled (0UL) /*!< Read: Disabled */
N#define COMP_INTENCLR_UP_Enabled (1UL) /*!< Read: Enabled */
N#define COMP_INTENCLR_UP_Clear (1UL) /*!< Disable */
N
N/* Bit 1 : Write '1' to Disable interrupt for DOWN event */
N#define COMP_INTENCLR_DOWN_Pos (1UL) /*!< Position of DOWN field. */
N#define COMP_INTENCLR_DOWN_Msk (0x1UL << COMP_INTENCLR_DOWN_Pos) /*!< Bit mask of DOWN field. */
N#define COMP_INTENCLR_DOWN_Disabled (0UL) /*!< Read: Disabled */
N#define COMP_INTENCLR_DOWN_Enabled (1UL) /*!< Read: Enabled */
N#define COMP_INTENCLR_DOWN_Clear (1UL) /*!< Disable */
N
N/* Bit 0 : Write '1' to Disable interrupt for READY event */
N#define COMP_INTENCLR_READY_Pos (0UL) /*!< Position of READY field. */
N#define COMP_INTENCLR_READY_Msk (0x1UL << COMP_INTENCLR_READY_Pos) /*!< Bit mask of READY field. */
N#define COMP_INTENCLR_READY_Disabled (0UL) /*!< Read: Disabled */
N#define COMP_INTENCLR_READY_Enabled (1UL) /*!< Read: Enabled */
N#define COMP_INTENCLR_READY_Clear (1UL) /*!< Disable */
N
N/* Register: COMP_RESULT */
N/* Description: Compare result */
N
N/* Bit 0 : Result of last compare. Decision point SAMPLE task. */
N#define COMP_RESULT_RESULT_Pos (0UL) /*!< Position of RESULT field. */
N#define COMP_RESULT_RESULT_Msk (0x1UL << COMP_RESULT_RESULT_Pos) /*!< Bit mask of RESULT field. */
N#define COMP_RESULT_RESULT_Below (0UL) /*!< Input voltage is below the threshold (VIN+ &lt; VIN-) */
N#define COMP_RESULT_RESULT_Above (1UL) /*!< Input voltage is above the threshold (VIN+ &gt; VIN-) */
N
N/* Register: COMP_ENABLE */
N/* Description: COMP enable */
N
N/* Bits 1..0 : Enable or disable COMP */
N#define COMP_ENABLE_ENABLE_Pos (0UL) /*!< Position of ENABLE field. */
N#define COMP_ENABLE_ENABLE_Msk (0x3UL << COMP_ENABLE_ENABLE_Pos) /*!< Bit mask of ENABLE field. */
N#define COMP_ENABLE_ENABLE_Disabled (0UL) /*!< Disable */
N#define COMP_ENABLE_ENABLE_Enabled (2UL) /*!< Enable */
N
N/* Register: COMP_PSEL */
N/* Description: Pin select */
N
N/* Bits 2..0 : Analog pin select */
N#define COMP_PSEL_PSEL_Pos (0UL) /*!< Position of PSEL field. */
N#define COMP_PSEL_PSEL_Msk (0x7UL << COMP_PSEL_PSEL_Pos) /*!< Bit mask of PSEL field. */
N#define COMP_PSEL_PSEL_AnalogInput0 (0UL) /*!< AIN0 selected as analog input */
N#define COMP_PSEL_PSEL_AnalogInput1 (1UL) /*!< AIN1 selected as analog input */
N#define COMP_PSEL_PSEL_AnalogInput2 (2UL) /*!< AIN2 selected as analog input */
N#define COMP_PSEL_PSEL_AnalogInput3 (3UL) /*!< AIN3 selected as analog input */
N#define COMP_PSEL_PSEL_AnalogInput4 (4UL) /*!< AIN4 selected as analog input */
N#define COMP_PSEL_PSEL_AnalogInput5 (5UL) /*!< AIN5 selected as analog input */
N#define COMP_PSEL_PSEL_AnalogInput6 (6UL) /*!< AIN6 selected as analog input */
N#define COMP_PSEL_PSEL_AnalogInput7 (7UL) /*!< AIN7 selected as analog input */
N
N/* Register: COMP_REFSEL */
N/* Description: Reference source select */
N
N/* Bits 2..0 : Reference select */
N#define COMP_REFSEL_REFSEL_Pos (0UL) /*!< Position of REFSEL field. */
N#define COMP_REFSEL_REFSEL_Msk (0x7UL << COMP_REFSEL_REFSEL_Pos) /*!< Bit mask of REFSEL field. */
N#define COMP_REFSEL_REFSEL_Int1V2 (0UL) /*!< VREF = internal 1.2 V reference (VDD &gt;= 1.7 V) */
N#define COMP_REFSEL_REFSEL_Int1V8 (1UL) /*!< VREF = internal 1.8 V reference (VDD &gt;= VREF + 0.2 V) */
N#define COMP_REFSEL_REFSEL_Int2V4 (2UL) /*!< VREF = internal 2.4 V reference (VDD &gt;= VREF + 0.2 V) */
N#define COMP_REFSEL_REFSEL_VDD (4UL) /*!< VREF = VDD */
N#define COMP_REFSEL_REFSEL_ARef (7UL) /*!< VREF = AREF (VDD &gt;= VREF &gt;= AREFMIN) */
N
N/* Register: COMP_EXTREFSEL */
N/* Description: External reference select */
N
N/* Bit 0 : External analog reference select */
N#define COMP_EXTREFSEL_EXTREFSEL_Pos (0UL) /*!< Position of EXTREFSEL field. */
N#define COMP_EXTREFSEL_EXTREFSEL_Msk (0x1UL << COMP_EXTREFSEL_EXTREFSEL_Pos) /*!< Bit mask of EXTREFSEL field. */
N#define COMP_EXTREFSEL_EXTREFSEL_AnalogReference0 (0UL) /*!< Use AIN0 as external analog reference */
N#define COMP_EXTREFSEL_EXTREFSEL_AnalogReference1 (1UL) /*!< Use AIN1 as external analog reference */
N
N/* Register: COMP_TH */
N/* Description: Threshold configuration for hysteresis unit */
N
N/* Bits 13..8 : VUP = (THUP+1)/64*VREF */
N#define COMP_TH_THUP_Pos (8UL) /*!< Position of THUP field. */
N#define COMP_TH_THUP_Msk (0x3FUL << COMP_TH_THUP_Pos) /*!< Bit mask of THUP field. */
N
N/* Bits 5..0 : VDOWN = (THDOWN+1)/64*VREF */
N#define COMP_TH_THDOWN_Pos (0UL) /*!< Position of THDOWN field. */
N#define COMP_TH_THDOWN_Msk (0x3FUL << COMP_TH_THDOWN_Pos) /*!< Bit mask of THDOWN field. */
N
N/* Register: COMP_MODE */
N/* Description: Mode configuration */
N
N/* Bit 8 : Main operation mode */
N#define COMP_MODE_MAIN_Pos (8UL) /*!< Position of MAIN field. */
N#define COMP_MODE_MAIN_Msk (0x1UL << COMP_MODE_MAIN_Pos) /*!< Bit mask of MAIN field. */
N#define COMP_MODE_MAIN_SE (0UL) /*!< Single ended mode */
N#define COMP_MODE_MAIN_Diff (1UL) /*!< Differential mode */
N
N/* Bits 1..0 : Speed and power mode */
N#define COMP_MODE_SP_Pos (0UL) /*!< Position of SP field. */
N#define COMP_MODE_SP_Msk (0x3UL << COMP_MODE_SP_Pos) /*!< Bit mask of SP field. */
N#define COMP_MODE_SP_Low (0UL) /*!< Low power mode */
N#define COMP_MODE_SP_Normal (1UL) /*!< Normal mode */
N#define COMP_MODE_SP_High (2UL) /*!< High speed mode */
N
N/* Register: COMP_HYST */
N/* Description: Comparator hysteresis enable */
N
N/* Bit 0 : Comparator hysteresis */
N#define COMP_HYST_HYST_Pos (0UL) /*!< Position of HYST field. */
N#define COMP_HYST_HYST_Msk (0x1UL << COMP_HYST_HYST_Pos) /*!< Bit mask of HYST field. */
N#define COMP_HYST_HYST_NoHyst (0UL) /*!< Comparator hysteresis disabled */
N#define COMP_HYST_HYST_Hyst50mV (1UL) /*!< Comparator hysteresis enabled */
N
N/* Register: COMP_ISOURCE */
N/* Description: Current source select on analog input */
N
N/* Bits 1..0 : Comparator hysteresis */
N#define COMP_ISOURCE_ISOURCE_Pos (0UL) /*!< Position of ISOURCE field. */
N#define COMP_ISOURCE_ISOURCE_Msk (0x3UL << COMP_ISOURCE_ISOURCE_Pos) /*!< Bit mask of ISOURCE field. */
N#define COMP_ISOURCE_ISOURCE_Off (0UL) /*!< Current source disabled */
N#define COMP_ISOURCE_ISOURCE_Ien2mA5 (1UL) /*!< Current source enabled (+/- 2.5 uA) */
N#define COMP_ISOURCE_ISOURCE_Ien5mA (2UL) /*!< Current source enabled (+/- 5 uA) */
N#define COMP_ISOURCE_ISOURCE_Ien10mA (3UL) /*!< Current source enabled (+/- 10 uA) */
N
N
N/* Peripheral: ECB */
N/* Description: AES ECB Mode Encryption */
N
N/* Register: ECB_INTENSET */
N/* Description: Enable interrupt */
N
N/* Bit 1 : Write '1' to Enable interrupt for ERRORECB event */
N#define ECB_INTENSET_ERRORECB_Pos (1UL) /*!< Position of ERRORECB field. */
N#define ECB_INTENSET_ERRORECB_Msk (0x1UL << ECB_INTENSET_ERRORECB_Pos) /*!< Bit mask of ERRORECB field. */
N#define ECB_INTENSET_ERRORECB_Disabled (0UL) /*!< Read: Disabled */
N#define ECB_INTENSET_ERRORECB_Enabled (1UL) /*!< Read: Enabled */
N#define ECB_INTENSET_ERRORECB_Set (1UL) /*!< Enable */
N
N/* Bit 0 : Write '1' to Enable interrupt for ENDECB event */
N#define ECB_INTENSET_ENDECB_Pos (0UL) /*!< Position of ENDECB field. */
N#define ECB_INTENSET_ENDECB_Msk (0x1UL << ECB_INTENSET_ENDECB_Pos) /*!< Bit mask of ENDECB field. */
N#define ECB_INTENSET_ENDECB_Disabled (0UL) /*!< Read: Disabled */
N#define ECB_INTENSET_ENDECB_Enabled (1UL) /*!< Read: Enabled */
N#define ECB_INTENSET_ENDECB_Set (1UL) /*!< Enable */
N
N/* Register: ECB_INTENCLR */
N/* Description: Disable interrupt */
N
N/* Bit 1 : Write '1' to Disable interrupt for ERRORECB event */
N#define ECB_INTENCLR_ERRORECB_Pos (1UL) /*!< Position of ERRORECB field. */
N#define ECB_INTENCLR_ERRORECB_Msk (0x1UL << ECB_INTENCLR_ERRORECB_Pos) /*!< Bit mask of ERRORECB field. */
N#define ECB_INTENCLR_ERRORECB_Disabled (0UL) /*!< Read: Disabled */
N#define ECB_INTENCLR_ERRORECB_Enabled (1UL) /*!< Read: Enabled */
N#define ECB_INTENCLR_ERRORECB_Clear (1UL) /*!< Disable */
N
N/* Bit 0 : Write '1' to Disable interrupt for ENDECB event */
N#define ECB_INTENCLR_ENDECB_Pos (0UL) /*!< Position of ENDECB field. */
N#define ECB_INTENCLR_ENDECB_Msk (0x1UL << ECB_INTENCLR_ENDECB_Pos) /*!< Bit mask of ENDECB field. */
N#define ECB_INTENCLR_ENDECB_Disabled (0UL) /*!< Read: Disabled */
N#define ECB_INTENCLR_ENDECB_Enabled (1UL) /*!< Read: Enabled */
N#define ECB_INTENCLR_ENDECB_Clear (1UL) /*!< Disable */
N
N/* Register: ECB_ECBDATAPTR */
N/* Description: ECB block encrypt memory pointers */
N
N/* Bits 31..0 : Pointer to the ECB data structure (see Table 1 ECB data structure overview) */
N#define ECB_ECBDATAPTR_ECBDATAPTR_Pos (0UL) /*!< Position of ECBDATAPTR field. */
N#define ECB_ECBDATAPTR_ECBDATAPTR_Msk (0xFFFFFFFFUL << ECB_ECBDATAPTR_ECBDATAPTR_Pos) /*!< Bit mask of ECBDATAPTR field. */
N
N
N/* Peripheral: EGU */
N/* Description: Event Generator Unit 0 */
N
N/* Register: EGU_INTEN */
N/* Description: Enable or disable interrupt */
N
N/* Bit 15 : Enable or disable interrupt for TRIGGERED[15] event */
N#define EGU_INTEN_TRIGGERED15_Pos (15UL) /*!< Position of TRIGGERED15 field. */
N#define EGU_INTEN_TRIGGERED15_Msk (0x1UL << EGU_INTEN_TRIGGERED15_Pos) /*!< Bit mask of TRIGGERED15 field. */
N#define EGU_INTEN_TRIGGERED15_Disabled (0UL) /*!< Disable */
N#define EGU_INTEN_TRIGGERED15_Enabled (1UL) /*!< Enable */
N
N/* Bit 14 : Enable or disable interrupt for TRIGGERED[14] event */
N#define EGU_INTEN_TRIGGERED14_Pos (14UL) /*!< Position of TRIGGERED14 field. */
N#define EGU_INTEN_TRIGGERED14_Msk (0x1UL << EGU_INTEN_TRIGGERED14_Pos) /*!< Bit mask of TRIGGERED14 field. */
N#define EGU_INTEN_TRIGGERED14_Disabled (0UL) /*!< Disable */
N#define EGU_INTEN_TRIGGERED14_Enabled (1UL) /*!< Enable */
N
N/* Bit 13 : Enable or disable interrupt for TRIGGERED[13] event */
N#define EGU_INTEN_TRIGGERED13_Pos (13UL) /*!< Position of TRIGGERED13 field. */
N#define EGU_INTEN_TRIGGERED13_Msk (0x1UL << EGU_INTEN_TRIGGERED13_Pos) /*!< Bit mask of TRIGGERED13 field. */
N#define EGU_INTEN_TRIGGERED13_Disabled (0UL) /*!< Disable */
N#define EGU_INTEN_TRIGGERED13_Enabled (1UL) /*!< Enable */
N
N/* Bit 12 : Enable or disable interrupt for TRIGGERED[12] event */
N#define EGU_INTEN_TRIGGERED12_Pos (12UL) /*!< Position of TRIGGERED12 field. */
N#define EGU_INTEN_TRIGGERED12_Msk (0x1UL << EGU_INTEN_TRIGGERED12_Pos) /*!< Bit mask of TRIGGERED12 field. */
N#define EGU_INTEN_TRIGGERED12_Disabled (0UL) /*!< Disable */
N#define EGU_INTEN_TRIGGERED12_Enabled (1UL) /*!< Enable */
N
N/* Bit 11 : Enable or disable interrupt for TRIGGERED[11] event */
N#define EGU_INTEN_TRIGGERED11_Pos (11UL) /*!< Position of TRIGGERED11 field. */
N#define EGU_INTEN_TRIGGERED11_Msk (0x1UL << EGU_INTEN_TRIGGERED11_Pos) /*!< Bit mask of TRIGGERED11 field. */
N#define EGU_INTEN_TRIGGERED11_Disabled (0UL) /*!< Disable */
N#define EGU_INTEN_TRIGGERED11_Enabled (1UL) /*!< Enable */
N
N/* Bit 10 : Enable or disable interrupt for TRIGGERED[10] event */
N#define EGU_INTEN_TRIGGERED10_Pos (10UL) /*!< Position of TRIGGERED10 field. */
N#define EGU_INTEN_TRIGGERED10_Msk (0x1UL << EGU_INTEN_TRIGGERED10_Pos) /*!< Bit mask of TRIGGERED10 field. */
N#define EGU_INTEN_TRIGGERED10_Disabled (0UL) /*!< Disable */
N#define EGU_INTEN_TRIGGERED10_Enabled (1UL) /*!< Enable */
N
N/* Bit 9 : Enable or disable interrupt for TRIGGERED[9] event */
N#define EGU_INTEN_TRIGGERED9_Pos (9UL) /*!< Position of TRIGGERED9 field. */
N#define EGU_INTEN_TRIGGERED9_Msk (0x1UL << EGU_INTEN_TRIGGERED9_Pos) /*!< Bit mask of TRIGGERED9 field. */
N#define EGU_INTEN_TRIGGERED9_Disabled (0UL) /*!< Disable */
N#define EGU_INTEN_TRIGGERED9_Enabled (1UL) /*!< Enable */
N
N/* Bit 8 : Enable or disable interrupt for TRIGGERED[8] event */
N#define EGU_INTEN_TRIGGERED8_Pos (8UL) /*!< Position of TRIGGERED8 field. */
N#define EGU_INTEN_TRIGGERED8_Msk (0x1UL << EGU_INTEN_TRIGGERED8_Pos) /*!< Bit mask of TRIGGERED8 field. */
N#define EGU_INTEN_TRIGGERED8_Disabled (0UL) /*!< Disable */
N#define EGU_INTEN_TRIGGERED8_Enabled (1UL) /*!< Enable */
N
N/* Bit 7 : Enable or disable interrupt for TRIGGERED[7] event */
N#define EGU_INTEN_TRIGGERED7_Pos (7UL) /*!< Position of TRIGGERED7 field. */
N#define EGU_INTEN_TRIGGERED7_Msk (0x1UL << EGU_INTEN_TRIGGERED7_Pos) /*!< Bit mask of TRIGGERED7 field. */
N#define EGU_INTEN_TRIGGERED7_Disabled (0UL) /*!< Disable */
N#define EGU_INTEN_TRIGGERED7_Enabled (1UL) /*!< Enable */
N
N/* Bit 6 : Enable or disable interrupt for TRIGGERED[6] event */
N#define EGU_INTEN_TRIGGERED6_Pos (6UL) /*!< Position of TRIGGERED6 field. */
N#define EGU_INTEN_TRIGGERED6_Msk (0x1UL << EGU_INTEN_TRIGGERED6_Pos) /*!< Bit mask of TRIGGERED6 field. */
N#define EGU_INTEN_TRIGGERED6_Disabled (0UL) /*!< Disable */
N#define EGU_INTEN_TRIGGERED6_Enabled (1UL) /*!< Enable */
N
N/* Bit 5 : Enable or disable interrupt for TRIGGERED[5] event */
N#define EGU_INTEN_TRIGGERED5_Pos (5UL) /*!< Position of TRIGGERED5 field. */
N#define EGU_INTEN_TRIGGERED5_Msk (0x1UL << EGU_INTEN_TRIGGERED5_Pos) /*!< Bit mask of TRIGGERED5 field. */
N#define EGU_INTEN_TRIGGERED5_Disabled (0UL) /*!< Disable */
N#define EGU_INTEN_TRIGGERED5_Enabled (1UL) /*!< Enable */
N
N/* Bit 4 : Enable or disable interrupt for TRIGGERED[4] event */
N#define EGU_INTEN_TRIGGERED4_Pos (4UL) /*!< Position of TRIGGERED4 field. */
N#define EGU_INTEN_TRIGGERED4_Msk (0x1UL << EGU_INTEN_TRIGGERED4_Pos) /*!< Bit mask of TRIGGERED4 field. */
N#define EGU_INTEN_TRIGGERED4_Disabled (0UL) /*!< Disable */
N#define EGU_INTEN_TRIGGERED4_Enabled (1UL) /*!< Enable */
N
N/* Bit 3 : Enable or disable interrupt for TRIGGERED[3] event */
N#define EGU_INTEN_TRIGGERED3_Pos (3UL) /*!< Position of TRIGGERED3 field. */
N#define EGU_INTEN_TRIGGERED3_Msk (0x1UL << EGU_INTEN_TRIGGERED3_Pos) /*!< Bit mask of TRIGGERED3 field. */
N#define EGU_INTEN_TRIGGERED3_Disabled (0UL) /*!< Disable */
N#define EGU_INTEN_TRIGGERED3_Enabled (1UL) /*!< Enable */
N
N/* Bit 2 : Enable or disable interrupt for TRIGGERED[2] event */
N#define EGU_INTEN_TRIGGERED2_Pos (2UL) /*!< Position of TRIGGERED2 field. */
N#define EGU_INTEN_TRIGGERED2_Msk (0x1UL << EGU_INTEN_TRIGGERED2_Pos) /*!< Bit mask of TRIGGERED2 field. */
N#define EGU_INTEN_TRIGGERED2_Disabled (0UL) /*!< Disable */
N#define EGU_INTEN_TRIGGERED2_Enabled (1UL) /*!< Enable */
N
N/* Bit 1 : Enable or disable interrupt for TRIGGERED[1] event */
N#define EGU_INTEN_TRIGGERED1_Pos (1UL) /*!< Position of TRIGGERED1 field. */
N#define EGU_INTEN_TRIGGERED1_Msk (0x1UL << EGU_INTEN_TRIGGERED1_Pos) /*!< Bit mask of TRIGGERED1 field. */
N#define EGU_INTEN_TRIGGERED1_Disabled (0UL) /*!< Disable */
N#define EGU_INTEN_TRIGGERED1_Enabled (1UL) /*!< Enable */
N
N/* Bit 0 : Enable or disable interrupt for TRIGGERED[0] event */
N#define EGU_INTEN_TRIGGERED0_Pos (0UL) /*!< Position of TRIGGERED0 field. */
N#define EGU_INTEN_TRIGGERED0_Msk (0x1UL << EGU_INTEN_TRIGGERED0_Pos) /*!< Bit mask of TRIGGERED0 field. */
N#define EGU_INTEN_TRIGGERED0_Disabled (0UL) /*!< Disable */
N#define EGU_INTEN_TRIGGERED0_Enabled (1UL) /*!< Enable */
N
N/* Register: EGU_INTENSET */
N/* Description: Enable interrupt */
N
N/* Bit 15 : Write '1' to Enable interrupt for TRIGGERED[15] event */
N#define EGU_INTENSET_TRIGGERED15_Pos (15UL) /*!< Position of TRIGGERED15 field. */
N#define EGU_INTENSET_TRIGGERED15_Msk (0x1UL << EGU_INTENSET_TRIGGERED15_Pos) /*!< Bit mask of TRIGGERED15 field. */
N#define EGU_INTENSET_TRIGGERED15_Disabled (0UL) /*!< Read: Disabled */
N#define EGU_INTENSET_TRIGGERED15_Enabled (1UL) /*!< Read: Enabled */
N#define EGU_INTENSET_TRIGGERED15_Set (1UL) /*!< Enable */
N
N/* Bit 14 : Write '1' to Enable interrupt for TRIGGERED[14] event */
N#define EGU_INTENSET_TRIGGERED14_Pos (14UL) /*!< Position of TRIGGERED14 field. */
N#define EGU_INTENSET_TRIGGERED14_Msk (0x1UL << EGU_INTENSET_TRIGGERED14_Pos) /*!< Bit mask of TRIGGERED14 field. */
N#define EGU_INTENSET_TRIGGERED14_Disabled (0UL) /*!< Read: Disabled */
N#define EGU_INTENSET_TRIGGERED14_Enabled (1UL) /*!< Read: Enabled */
N#define EGU_INTENSET_TRIGGERED14_Set (1UL) /*!< Enable */
N
N/* Bit 13 : Write '1' to Enable interrupt for TRIGGERED[13] event */
N#define EGU_INTENSET_TRIGGERED13_Pos (13UL) /*!< Position of TRIGGERED13 field. */
N#define EGU_INTENSET_TRIGGERED13_Msk (0x1UL << EGU_INTENSET_TRIGGERED13_Pos) /*!< Bit mask of TRIGGERED13 field. */
N#define EGU_INTENSET_TRIGGERED13_Disabled (0UL) /*!< Read: Disabled */
N#define EGU_INTENSET_TRIGGERED13_Enabled (1UL) /*!< Read: Enabled */
N#define EGU_INTENSET_TRIGGERED13_Set (1UL) /*!< Enable */
N
N/* Bit 12 : Write '1' to Enable interrupt for TRIGGERED[12] event */
N#define EGU_INTENSET_TRIGGERED12_Pos (12UL) /*!< Position of TRIGGERED12 field. */
N#define EGU_INTENSET_TRIGGERED12_Msk (0x1UL << EGU_INTENSET_TRIGGERED12_Pos) /*!< Bit mask of TRIGGERED12 field. */
N#define EGU_INTENSET_TRIGGERED12_Disabled (0UL) /*!< Read: Disabled */
N#define EGU_INTENSET_TRIGGERED12_Enabled (1UL) /*!< Read: Enabled */
N#define EGU_INTENSET_TRIGGERED12_Set (1UL) /*!< Enable */
N
N/* Bit 11 : Write '1' to Enable interrupt for TRIGGERED[11] event */
N#define EGU_INTENSET_TRIGGERED11_Pos (11UL) /*!< Position of TRIGGERED11 field. */
N#define EGU_INTENSET_TRIGGERED11_Msk (0x1UL << EGU_INTENSET_TRIGGERED11_Pos) /*!< Bit mask of TRIGGERED11 field. */
N#define EGU_INTENSET_TRIGGERED11_Disabled (0UL) /*!< Read: Disabled */
N#define EGU_INTENSET_TRIGGERED11_Enabled (1UL) /*!< Read: Enabled */
N#define EGU_INTENSET_TRIGGERED11_Set (1UL) /*!< Enable */
N
N/* Bit 10 : Write '1' to Enable interrupt for TRIGGERED[10] event */
N#define EGU_INTENSET_TRIGGERED10_Pos (10UL) /*!< Position of TRIGGERED10 field. */
N#define EGU_INTENSET_TRIGGERED10_Msk (0x1UL << EGU_INTENSET_TRIGGERED10_Pos) /*!< Bit mask of TRIGGERED10 field. */
N#define EGU_INTENSET_TRIGGERED10_Disabled (0UL) /*!< Read: Disabled */
N#define EGU_INTENSET_TRIGGERED10_Enabled (1UL) /*!< Read: Enabled */
N#define EGU_INTENSET_TRIGGERED10_Set (1UL) /*!< Enable */
N
N/* Bit 9 : Write '1' to Enable interrupt for TRIGGERED[9] event */
N#define EGU_INTENSET_TRIGGERED9_Pos (9UL) /*!< Position of TRIGGERED9 field. */
N#define EGU_INTENSET_TRIGGERED9_Msk (0x1UL << EGU_INTENSET_TRIGGERED9_Pos) /*!< Bit mask of TRIGGERED9 field. */
N#define EGU_INTENSET_TRIGGERED9_Disabled (0UL) /*!< Read: Disabled */
N#define EGU_INTENSET_TRIGGERED9_Enabled (1UL) /*!< Read: Enabled */
N#define EGU_INTENSET_TRIGGERED9_Set (1UL) /*!< Enable */
N
N/* Bit 8 : Write '1' to Enable interrupt for TRIGGERED[8] event */
N#define EGU_INTENSET_TRIGGERED8_Pos (8UL) /*!< Position of TRIGGERED8 field. */
N#define EGU_INTENSET_TRIGGERED8_Msk (0x1UL << EGU_INTENSET_TRIGGERED8_Pos) /*!< Bit mask of TRIGGERED8 field. */
N#define EGU_INTENSET_TRIGGERED8_Disabled (0UL) /*!< Read: Disabled */
N#define EGU_INTENSET_TRIGGERED8_Enabled (1UL) /*!< Read: Enabled */
N#define EGU_INTENSET_TRIGGERED8_Set (1UL) /*!< Enable */
N
N/* Bit 7 : Write '1' to Enable interrupt for TRIGGERED[7] event */
N#define EGU_INTENSET_TRIGGERED7_Pos (7UL) /*!< Position of TRIGGERED7 field. */
N#define EGU_INTENSET_TRIGGERED7_Msk (0x1UL << EGU_INTENSET_TRIGGERED7_Pos) /*!< Bit mask of TRIGGERED7 field. */
N#define EGU_INTENSET_TRIGGERED7_Disabled (0UL) /*!< Read: Disabled */
N#define EGU_INTENSET_TRIGGERED7_Enabled (1UL) /*!< Read: Enabled */
N#define EGU_INTENSET_TRIGGERED7_Set (1UL) /*!< Enable */
N
N/* Bit 6 : Write '1' to Enable interrupt for TRIGGERED[6] event */
N#define EGU_INTENSET_TRIGGERED6_Pos (6UL) /*!< Position of TRIGGERED6 field. */
N#define EGU_INTENSET_TRIGGERED6_Msk (0x1UL << EGU_INTENSET_TRIGGERED6_Pos) /*!< Bit mask of TRIGGERED6 field. */
N#define EGU_INTENSET_TRIGGERED6_Disabled (0UL) /*!< Read: Disabled */
N#define EGU_INTENSET_TRIGGERED6_Enabled (1UL) /*!< Read: Enabled */
N#define EGU_INTENSET_TRIGGERED6_Set (1UL) /*!< Enable */
N
N/* Bit 5 : Write '1' to Enable interrupt for TRIGGERED[5] event */
N#define EGU_INTENSET_TRIGGERED5_Pos (5UL) /*!< Position of TRIGGERED5 field. */
N#define EGU_INTENSET_TRIGGERED5_Msk (0x1UL << EGU_INTENSET_TRIGGERED5_Pos) /*!< Bit mask of TRIGGERED5 field. */
N#define EGU_INTENSET_TRIGGERED5_Disabled (0UL) /*!< Read: Disabled */
N#define EGU_INTENSET_TRIGGERED5_Enabled (1UL) /*!< Read: Enabled */
N#define EGU_INTENSET_TRIGGERED5_Set (1UL) /*!< Enable */
N
N/* Bit 4 : Write '1' to Enable interrupt for TRIGGERED[4] event */
N#define EGU_INTENSET_TRIGGERED4_Pos (4UL) /*!< Position of TRIGGERED4 field. */
N#define EGU_INTENSET_TRIGGERED4_Msk (0x1UL << EGU_INTENSET_TRIGGERED4_Pos) /*!< Bit mask of TRIGGERED4 field. */
N#define EGU_INTENSET_TRIGGERED4_Disabled (0UL) /*!< Read: Disabled */
N#define EGU_INTENSET_TRIGGERED4_Enabled (1UL) /*!< Read: Enabled */
N#define EGU_INTENSET_TRIGGERED4_Set (1UL) /*!< Enable */
N
N/* Bit 3 : Write '1' to Enable interrupt for TRIGGERED[3] event */
N#define EGU_INTENSET_TRIGGERED3_Pos (3UL) /*!< Position of TRIGGERED3 field. */
N#define EGU_INTENSET_TRIGGERED3_Msk (0x1UL << EGU_INTENSET_TRIGGERED3_Pos) /*!< Bit mask of TRIGGERED3 field. */
N#define EGU_INTENSET_TRIGGERED3_Disabled (0UL) /*!< Read: Disabled */
N#define EGU_INTENSET_TRIGGERED3_Enabled (1UL) /*!< Read: Enabled */
N#define EGU_INTENSET_TRIGGERED3_Set (1UL) /*!< Enable */
N
N/* Bit 2 : Write '1' to Enable interrupt for TRIGGERED[2] event */
N#define EGU_INTENSET_TRIGGERED2_Pos (2UL) /*!< Position of TRIGGERED2 field. */
N#define EGU_INTENSET_TRIGGERED2_Msk (0x1UL << EGU_INTENSET_TRIGGERED2_Pos) /*!< Bit mask of TRIGGERED2 field. */
N#define EGU_INTENSET_TRIGGERED2_Disabled (0UL) /*!< Read: Disabled */
N#define EGU_INTENSET_TRIGGERED2_Enabled (1UL) /*!< Read: Enabled */
N#define EGU_INTENSET_TRIGGERED2_Set (1UL) /*!< Enable */
N
N/* Bit 1 : Write '1' to Enable interrupt for TRIGGERED[1] event */
N#define EGU_INTENSET_TRIGGERED1_Pos (1UL) /*!< Position of TRIGGERED1 field. */
N#define EGU_INTENSET_TRIGGERED1_Msk (0x1UL << EGU_INTENSET_TRIGGERED1_Pos) /*!< Bit mask of TRIGGERED1 field. */
N#define EGU_INTENSET_TRIGGERED1_Disabled (0UL) /*!< Read: Disabled */
N#define EGU_INTENSET_TRIGGERED1_Enabled (1UL) /*!< Read: Enabled */
N#define EGU_INTENSET_TRIGGERED1_Set (1UL) /*!< Enable */
N
N/* Bit 0 : Write '1' to Enable interrupt for TRIGGERED[0] event */
N#define EGU_INTENSET_TRIGGERED0_Pos (0UL) /*!< Position of TRIGGERED0 field. */
N#define EGU_INTENSET_TRIGGERED0_Msk (0x1UL << EGU_INTENSET_TRIGGERED0_Pos) /*!< Bit mask of TRIGGERED0 field. */
N#define EGU_INTENSET_TRIGGERED0_Disabled (0UL) /*!< Read: Disabled */
N#define EGU_INTENSET_TRIGGERED0_Enabled (1UL) /*!< Read: Enabled */
N#define EGU_INTENSET_TRIGGERED0_Set (1UL) /*!< Enable */
N
N/* Register: EGU_INTENCLR */
N/* Description: Disable interrupt */
N
N/* Bit 15 : Write '1' to Disable interrupt for TRIGGERED[15] event */
N#define EGU_INTENCLR_TRIGGERED15_Pos (15UL) /*!< Position of TRIGGERED15 field. */
N#define EGU_INTENCLR_TRIGGERED15_Msk (0x1UL << EGU_INTENCLR_TRIGGERED15_Pos) /*!< Bit mask of TRIGGERED15 field. */
N#define EGU_INTENCLR_TRIGGERED15_Disabled (0UL) /*!< Read: Disabled */
N#define EGU_INTENCLR_TRIGGERED15_Enabled (1UL) /*!< Read: Enabled */
N#define EGU_INTENCLR_TRIGGERED15_Clear (1UL) /*!< Disable */
N
N/* Bit 14 : Write '1' to Disable interrupt for TRIGGERED[14] event */
N#define EGU_INTENCLR_TRIGGERED14_Pos (14UL) /*!< Position of TRIGGERED14 field. */
N#define EGU_INTENCLR_TRIGGERED14_Msk (0x1UL << EGU_INTENCLR_TRIGGERED14_Pos) /*!< Bit mask of TRIGGERED14 field. */
N#define EGU_INTENCLR_TRIGGERED14_Disabled (0UL) /*!< Read: Disabled */
N#define EGU_INTENCLR_TRIGGERED14_Enabled (1UL) /*!< Read: Enabled */
N#define EGU_INTENCLR_TRIGGERED14_Clear (1UL) /*!< Disable */
N
N/* Bit 13 : Write '1' to Disable interrupt for TRIGGERED[13] event */
N#define EGU_INTENCLR_TRIGGERED13_Pos (13UL) /*!< Position of TRIGGERED13 field. */
N#define EGU_INTENCLR_TRIGGERED13_Msk (0x1UL << EGU_INTENCLR_TRIGGERED13_Pos) /*!< Bit mask of TRIGGERED13 field. */
N#define EGU_INTENCLR_TRIGGERED13_Disabled (0UL) /*!< Read: Disabled */
N#define EGU_INTENCLR_TRIGGERED13_Enabled (1UL) /*!< Read: Enabled */
N#define EGU_INTENCLR_TRIGGERED13_Clear (1UL) /*!< Disable */
N
N/* Bit 12 : Write '1' to Disable interrupt for TRIGGERED[12] event */
N#define EGU_INTENCLR_TRIGGERED12_Pos (12UL) /*!< Position of TRIGGERED12 field. */
N#define EGU_INTENCLR_TRIGGERED12_Msk (0x1UL << EGU_INTENCLR_TRIGGERED12_Pos) /*!< Bit mask of TRIGGERED12 field. */
N#define EGU_INTENCLR_TRIGGERED12_Disabled (0UL) /*!< Read: Disabled */
N#define EGU_INTENCLR_TRIGGERED12_Enabled (1UL) /*!< Read: Enabled */
N#define EGU_INTENCLR_TRIGGERED12_Clear (1UL) /*!< Disable */
N
N/* Bit 11 : Write '1' to Disable interrupt for TRIGGERED[11] event */
N#define EGU_INTENCLR_TRIGGERED11_Pos (11UL) /*!< Position of TRIGGERED11 field. */
N#define EGU_INTENCLR_TRIGGERED11_Msk (0x1UL << EGU_INTENCLR_TRIGGERED11_Pos) /*!< Bit mask of TRIGGERED11 field. */
N#define EGU_INTENCLR_TRIGGERED11_Disabled (0UL) /*!< Read: Disabled */
N#define EGU_INTENCLR_TRIGGERED11_Enabled (1UL) /*!< Read: Enabled */
N#define EGU_INTENCLR_TRIGGERED11_Clear (1UL) /*!< Disable */
N
N/* Bit 10 : Write '1' to Disable interrupt for TRIGGERED[10] event */
N#define EGU_INTENCLR_TRIGGERED10_Pos (10UL) /*!< Position of TRIGGERED10 field. */
N#define EGU_INTENCLR_TRIGGERED10_Msk (0x1UL << EGU_INTENCLR_TRIGGERED10_Pos) /*!< Bit mask of TRIGGERED10 field. */
N#define EGU_INTENCLR_TRIGGERED10_Disabled (0UL) /*!< Read: Disabled */
N#define EGU_INTENCLR_TRIGGERED10_Enabled (1UL) /*!< Read: Enabled */
N#define EGU_INTENCLR_TRIGGERED10_Clear (1UL) /*!< Disable */
N
N/* Bit 9 : Write '1' to Disable interrupt for TRIGGERED[9] event */
N#define EGU_INTENCLR_TRIGGERED9_Pos (9UL) /*!< Position of TRIGGERED9 field. */
N#define EGU_INTENCLR_TRIGGERED9_Msk (0x1UL << EGU_INTENCLR_TRIGGERED9_Pos) /*!< Bit mask of TRIGGERED9 field. */
N#define EGU_INTENCLR_TRIGGERED9_Disabled (0UL) /*!< Read: Disabled */
N#define EGU_INTENCLR_TRIGGERED9_Enabled (1UL) /*!< Read: Enabled */
N#define EGU_INTENCLR_TRIGGERED9_Clear (1UL) /*!< Disable */
N
N/* Bit 8 : Write '1' to Disable interrupt for TRIGGERED[8] event */
N#define EGU_INTENCLR_TRIGGERED8_Pos (8UL) /*!< Position of TRIGGERED8 field. */
N#define EGU_INTENCLR_TRIGGERED8_Msk (0x1UL << EGU_INTENCLR_TRIGGERED8_Pos) /*!< Bit mask of TRIGGERED8 field. */
N#define EGU_INTENCLR_TRIGGERED8_Disabled (0UL) /*!< Read: Disabled */
N#define EGU_INTENCLR_TRIGGERED8_Enabled (1UL) /*!< Read: Enabled */
N#define EGU_INTENCLR_TRIGGERED8_Clear (1UL) /*!< Disable */
N
N/* Bit 7 : Write '1' to Disable interrupt for TRIGGERED[7] event */
N#define EGU_INTENCLR_TRIGGERED7_Pos (7UL) /*!< Position of TRIGGERED7 field. */
N#define EGU_INTENCLR_TRIGGERED7_Msk (0x1UL << EGU_INTENCLR_TRIGGERED7_Pos) /*!< Bit mask of TRIGGERED7 field. */
N#define EGU_INTENCLR_TRIGGERED7_Disabled (0UL) /*!< Read: Disabled */
N#define EGU_INTENCLR_TRIGGERED7_Enabled (1UL) /*!< Read: Enabled */
N#define EGU_INTENCLR_TRIGGERED7_Clear (1UL) /*!< Disable */
N
N/* Bit 6 : Write '1' to Disable interrupt for TRIGGERED[6] event */
N#define EGU_INTENCLR_TRIGGERED6_Pos (6UL) /*!< Position of TRIGGERED6 field. */
N#define EGU_INTENCLR_TRIGGERED6_Msk (0x1UL << EGU_INTENCLR_TRIGGERED6_Pos) /*!< Bit mask of TRIGGERED6 field. */
N#define EGU_INTENCLR_TRIGGERED6_Disabled (0UL) /*!< Read: Disabled */
N#define EGU_INTENCLR_TRIGGERED6_Enabled (1UL) /*!< Read: Enabled */
N#define EGU_INTENCLR_TRIGGERED6_Clear (1UL) /*!< Disable */
N
N/* Bit 5 : Write '1' to Disable interrupt for TRIGGERED[5] event */
N#define EGU_INTENCLR_TRIGGERED5_Pos (5UL) /*!< Position of TRIGGERED5 field. */
N#define EGU_INTENCLR_TRIGGERED5_Msk (0x1UL << EGU_INTENCLR_TRIGGERED5_Pos) /*!< Bit mask of TRIGGERED5 field. */
N#define EGU_INTENCLR_TRIGGERED5_Disabled (0UL) /*!< Read: Disabled */
N#define EGU_INTENCLR_TRIGGERED5_Enabled (1UL) /*!< Read: Enabled */
N#define EGU_INTENCLR_TRIGGERED5_Clear (1UL) /*!< Disable */
N
N/* Bit 4 : Write '1' to Disable interrupt for TRIGGERED[4] event */
N#define EGU_INTENCLR_TRIGGERED4_Pos (4UL) /*!< Position of TRIGGERED4 field. */
N#define EGU_INTENCLR_TRIGGERED4_Msk (0x1UL << EGU_INTENCLR_TRIGGERED4_Pos) /*!< Bit mask of TRIGGERED4 field. */
N#define EGU_INTENCLR_TRIGGERED4_Disabled (0UL) /*!< Read: Disabled */
N#define EGU_INTENCLR_TRIGGERED4_Enabled (1UL) /*!< Read: Enabled */
N#define EGU_INTENCLR_TRIGGERED4_Clear (1UL) /*!< Disable */
N
N/* Bit 3 : Write '1' to Disable interrupt for TRIGGERED[3] event */
N#define EGU_INTENCLR_TRIGGERED3_Pos (3UL) /*!< Position of TRIGGERED3 field. */
N#define EGU_INTENCLR_TRIGGERED3_Msk (0x1UL << EGU_INTENCLR_TRIGGERED3_Pos) /*!< Bit mask of TRIGGERED3 field. */
N#define EGU_INTENCLR_TRIGGERED3_Disabled (0UL) /*!< Read: Disabled */
N#define EGU_INTENCLR_TRIGGERED3_Enabled (1UL) /*!< Read: Enabled */
N#define EGU_INTENCLR_TRIGGERED3_Clear (1UL) /*!< Disable */
N
N/* Bit 2 : Write '1' to Disable interrupt for TRIGGERED[2] event */
N#define EGU_INTENCLR_TRIGGERED2_Pos (2UL) /*!< Position of TRIGGERED2 field. */
N#define EGU_INTENCLR_TRIGGERED2_Msk (0x1UL << EGU_INTENCLR_TRIGGERED2_Pos) /*!< Bit mask of TRIGGERED2 field. */
N#define EGU_INTENCLR_TRIGGERED2_Disabled (0UL) /*!< Read: Disabled */
N#define EGU_INTENCLR_TRIGGERED2_Enabled (1UL) /*!< Read: Enabled */
N#define EGU_INTENCLR_TRIGGERED2_Clear (1UL) /*!< Disable */
N
N/* Bit 1 : Write '1' to Disable interrupt for TRIGGERED[1] event */
N#define EGU_INTENCLR_TRIGGERED1_Pos (1UL) /*!< Position of TRIGGERED1 field. */
N#define EGU_INTENCLR_TRIGGERED1_Msk (0x1UL << EGU_INTENCLR_TRIGGERED1_Pos) /*!< Bit mask of TRIGGERED1 field. */
N#define EGU_INTENCLR_TRIGGERED1_Disabled (0UL) /*!< Read: Disabled */
N#define EGU_INTENCLR_TRIGGERED1_Enabled (1UL) /*!< Read: Enabled */
N#define EGU_INTENCLR_TRIGGERED1_Clear (1UL) /*!< Disable */
N
N/* Bit 0 : Write '1' to Disable interrupt for TRIGGERED[0] event */
N#define EGU_INTENCLR_TRIGGERED0_Pos (0UL) /*!< Position of TRIGGERED0 field. */
N#define EGU_INTENCLR_TRIGGERED0_Msk (0x1UL << EGU_INTENCLR_TRIGGERED0_Pos) /*!< Bit mask of TRIGGERED0 field. */
N#define EGU_INTENCLR_TRIGGERED0_Disabled (0UL) /*!< Read: Disabled */
N#define EGU_INTENCLR_TRIGGERED0_Enabled (1UL) /*!< Read: Enabled */
N#define EGU_INTENCLR_TRIGGERED0_Clear (1UL) /*!< Disable */
N
N
N/* Peripheral: FICR */
N/* Description: Factory Information Configuration Registers */
N
N/* Register: FICR_CODEPAGESIZE */
N/* Description: Code memory page size */
N
N/* Bits 31..0 : Code memory page size */
N#define FICR_CODEPAGESIZE_CODEPAGESIZE_Pos (0UL) /*!< Position of CODEPAGESIZE field. */
N#define FICR_CODEPAGESIZE_CODEPAGESIZE_Msk (0xFFFFFFFFUL << FICR_CODEPAGESIZE_CODEPAGESIZE_Pos) /*!< Bit mask of CODEPAGESIZE field. */
N
N/* Register: FICR_CODESIZE */
N/* Description: Code memory size */
N
N/* Bits 31..0 : Code memory size in number of pages */
N#define FICR_CODESIZE_CODESIZE_Pos (0UL) /*!< Position of CODESIZE field. */
N#define FICR_CODESIZE_CODESIZE_Msk (0xFFFFFFFFUL << FICR_CODESIZE_CODESIZE_Pos) /*!< Bit mask of CODESIZE field. */
N
N/* Register: FICR_DEVICEID */
N/* Description: Description collection[0]:  Device identifier */
N
N/* Bits 31..0 : 64 bit unique device identifier */
N#define FICR_DEVICEID_DEVICEID_Pos (0UL) /*!< Position of DEVICEID field. */
N#define FICR_DEVICEID_DEVICEID_Msk (0xFFFFFFFFUL << FICR_DEVICEID_DEVICEID_Pos) /*!< Bit mask of DEVICEID field. */
N
N/* Register: FICR_ER */
N/* Description: Description collection[0]:  Encryption Root, word 0 */
N
N/* Bits 31..0 : Encryption Root, word n */
N#define FICR_ER_ER_Pos (0UL) /*!< Position of ER field. */
N#define FICR_ER_ER_Msk (0xFFFFFFFFUL << FICR_ER_ER_Pos) /*!< Bit mask of ER field. */
N
N/* Register: FICR_IR */
N/* Description: Description collection[0]:  Identity Root, word 0 */
N
N/* Bits 31..0 : Identity Root, word n */
N#define FICR_IR_IR_Pos (0UL) /*!< Position of IR field. */
N#define FICR_IR_IR_Msk (0xFFFFFFFFUL << FICR_IR_IR_Pos) /*!< Bit mask of IR field. */
N
N/* Register: FICR_DEVICEADDRTYPE */
N/* Description: Device address type */
N
N/* Bit 0 : Device address type */
N#define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos (0UL) /*!< Position of DEVICEADDRTYPE field. */
N#define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Msk (0x1UL << FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos) /*!< Bit mask of DEVICEADDRTYPE field. */
N#define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Public (0UL) /*!< Public address */
N#define FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Random (1UL) /*!< Random address */
N
N/* Register: FICR_DEVICEADDR */
N/* Description: Description collection[0]:  Device address 0 */
N
N/* Bits 31..0 : 48 bit device address */
N#define FICR_DEVICEADDR_DEVICEADDR_Pos (0UL) /*!< Position of DEVICEADDR field. */
N#define FICR_DEVICEADDR_DEVICEADDR_Msk (0xFFFFFFFFUL << FICR_DEVICEADDR_DEVICEADDR_Pos) /*!< Bit mask of DEVICEADDR field. */
N
N/* Register: FICR_INFO_PART */
N/* Description: Part code */
N
N/* Bits 31..0 : Part code */
N#define FICR_INFO_PART_PART_Pos (0UL) /*!< Position of PART field. */
N#define FICR_INFO_PART_PART_Msk (0xFFFFFFFFUL << FICR_INFO_PART_PART_Pos) /*!< Bit mask of PART field. */
N#define FICR_INFO_PART_PART_N52832 (0x52832UL) /*!< nRF52832 */
N#define FICR_INFO_PART_PART_Unspecified (0xFFFFFFFFUL) /*!< Unspecified */
N
N/* Register: FICR_INFO_VARIANT */
N/* Description: Part Variant, Hardware version and Production configuration */
N
N/* Bits 31..0 : Part Variant, Hardware version and Production configuration, encoded as ASCII */
N#define FICR_INFO_VARIANT_VARIANT_Pos (0UL) /*!< Position of VARIANT field. */
N#define FICR_INFO_VARIANT_VARIANT_Msk (0xFFFFFFFFUL << FICR_INFO_VARIANT_VARIANT_Pos) /*!< Bit mask of VARIANT field. */
N#define FICR_INFO_VARIANT_VARIANT_AAAA (0x41414141UL) /*!< AAAA */
N#define FICR_INFO_VARIANT_VARIANT_AAAB (0x41414142UL) /*!< AAAB */
N#define FICR_INFO_VARIANT_VARIANT_AABA (0x41414241UL) /*!< AABA */
N#define FICR_INFO_VARIANT_VARIANT_AABB (0x41414242UL) /*!< AABB */
N#define FICR_INFO_VARIANT_VARIANT_Unspecified (0xFFFFFFFFUL) /*!< Unspecified */
N
N/* Register: FICR_INFO_PACKAGE */
N/* Description: Package option */
N
N/* Bits 31..0 : Package option */
N#define FICR_INFO_PACKAGE_PACKAGE_Pos (0UL) /*!< Position of PACKAGE field. */
N#define FICR_INFO_PACKAGE_PACKAGE_Msk (0xFFFFFFFFUL << FICR_INFO_PACKAGE_PACKAGE_Pos) /*!< Bit mask of PACKAGE field. */
N#define FICR_INFO_PACKAGE_PACKAGE_QF (0x2000UL) /*!< QFxx - 48-pin QFN */
N#define FICR_INFO_PACKAGE_PACKAGE_CI (0x2001UL) /*!< CIxx - 7x8 WLCSP 56 balls */
N#define FICR_INFO_PACKAGE_PACKAGE_Unspecified (0xFFFFFFFFUL) /*!< Unspecified */
N
N/* Register: FICR_INFO_RAM */
N/* Description: RAM variant */
N
N/* Bits 31..0 : RAM variant */
N#define FICR_INFO_RAM_RAM_Pos (0UL) /*!< Position of RAM field. */
N#define FICR_INFO_RAM_RAM_Msk (0xFFFFFFFFUL << FICR_INFO_RAM_RAM_Pos) /*!< Bit mask of RAM field. */
N#define FICR_INFO_RAM_RAM_K16 (0x10UL) /*!< 16 kByte RAM */
N#define FICR_INFO_RAM_RAM_K32 (0x20UL) /*!< 32 kByte RAM */
N#define FICR_INFO_RAM_RAM_K64 (0x40UL) /*!< 64 kByte RAM */
N#define FICR_INFO_RAM_RAM_Unspecified (0xFFFFFFFFUL) /*!< Unspecified */
N
N/* Register: FICR_INFO_FLASH */
N/* Description: Flash variant */
N
N/* Bits 31..0 : Flash variant */
N#define FICR_INFO_FLASH_FLASH_Pos (0UL) /*!< Position of FLASH field. */
N#define FICR_INFO_FLASH_FLASH_Msk (0xFFFFFFFFUL << FICR_INFO_FLASH_FLASH_Pos) /*!< Bit mask of FLASH field. */
N#define FICR_INFO_FLASH_FLASH_K128 (0x80UL) /*!< 128 kByte FLASH */
N#define FICR_INFO_FLASH_FLASH_K256 (0x100UL) /*!< 256 kByte FLASH */
N#define FICR_INFO_FLASH_FLASH_K512 (0x200UL) /*!< 512 kByte FLASH */
N#define FICR_INFO_FLASH_FLASH_Unspecified (0xFFFFFFFFUL) /*!< Unspecified */
N
N/* Register: FICR_TEMP_A0 */
N/* Description: Slope definition A0. */
N
N/* Bits 11..0 : A (slope definition) register. */
N#define FICR_TEMP_A0_A_Pos (0UL) /*!< Position of A field. */
N#define FICR_TEMP_A0_A_Msk (0xFFFUL << FICR_TEMP_A0_A_Pos) /*!< Bit mask of A field. */
N
N/* Register: FICR_TEMP_A1 */
N/* Description: Slope definition A1. */
N
N/* Bits 11..0 : A (slope definition) register. */
N#define FICR_TEMP_A1_A_Pos (0UL) /*!< Position of A field. */
N#define FICR_TEMP_A1_A_Msk (0xFFFUL << FICR_TEMP_A1_A_Pos) /*!< Bit mask of A field. */
N
N/* Register: FICR_TEMP_A2 */
N/* Description: Slope definition A2. */
N
N/* Bits 11..0 : A (slope definition) register. */
N#define FICR_TEMP_A2_A_Pos (0UL) /*!< Position of A field. */
N#define FICR_TEMP_A2_A_Msk (0xFFFUL << FICR_TEMP_A2_A_Pos) /*!< Bit mask of A field. */
N
N/* Register: FICR_TEMP_A3 */
N/* Description: Slope definition A3. */
N
N/* Bits 11..0 : A (slope definition) register. */
N#define FICR_TEMP_A3_A_Pos (0UL) /*!< Position of A field. */
N#define FICR_TEMP_A3_A_Msk (0xFFFUL << FICR_TEMP_A3_A_Pos) /*!< Bit mask of A field. */
N
N/* Register: FICR_TEMP_A4 */
N/* Description: Slope definition A4. */
N
N/* Bits 11..0 : A (slope definition) register. */
N#define FICR_TEMP_A4_A_Pos (0UL) /*!< Position of A field. */
N#define FICR_TEMP_A4_A_Msk (0xFFFUL << FICR_TEMP_A4_A_Pos) /*!< Bit mask of A field. */
N
N/* Register: FICR_TEMP_A5 */
N/* Description: Slope definition A5. */
N
N/* Bits 11..0 : A (slope definition) register. */
N#define FICR_TEMP_A5_A_Pos (0UL) /*!< Position of A field. */
N#define FICR_TEMP_A5_A_Msk (0xFFFUL << FICR_TEMP_A5_A_Pos) /*!< Bit mask of A field. */
N
N/* Register: FICR_TEMP_B0 */
N/* Description: y-intercept B0. */
N
N/* Bits 13..0 : B (y-intercept) */
N#define FICR_TEMP_B0_B_Pos (0UL) /*!< Position of B field. */
N#define FICR_TEMP_B0_B_Msk (0x3FFFUL << FICR_TEMP_B0_B_Pos) /*!< Bit mask of B field. */
N
N/* Register: FICR_TEMP_B1 */
N/* Description: y-intercept B1. */
N
N/* Bits 13..0 : B (y-intercept) */
N#define FICR_TEMP_B1_B_Pos (0UL) /*!< Position of B field. */
N#define FICR_TEMP_B1_B_Msk (0x3FFFUL << FICR_TEMP_B1_B_Pos) /*!< Bit mask of B field. */
N
N/* Register: FICR_TEMP_B2 */
N/* Description: y-intercept B2. */
N
N/* Bits 13..0 : B (y-intercept) */
N#define FICR_TEMP_B2_B_Pos (0UL) /*!< Position of B field. */
N#define FICR_TEMP_B2_B_Msk (0x3FFFUL << FICR_TEMP_B2_B_Pos) /*!< Bit mask of B field. */
N
N/* Register: FICR_TEMP_B3 */
N/* Description: y-intercept B3. */
N
N/* Bits 13..0 : B (y-intercept) */
N#define FICR_TEMP_B3_B_Pos (0UL) /*!< Position of B field. */
N#define FICR_TEMP_B3_B_Msk (0x3FFFUL << FICR_TEMP_B3_B_Pos) /*!< Bit mask of B field. */
N
N/* Register: FICR_TEMP_B4 */
N/* Description: y-intercept B4. */
N
N/* Bits 13..0 : B (y-intercept) */
N#define FICR_TEMP_B4_B_Pos (0UL) /*!< Position of B field. */
N#define FICR_TEMP_B4_B_Msk (0x3FFFUL << FICR_TEMP_B4_B_Pos) /*!< Bit mask of B field. */
N
N/* Register: FICR_TEMP_B5 */
N/* Description: y-intercept B5. */
N
N/* Bits 13..0 : B (y-intercept) */
N#define FICR_TEMP_B5_B_Pos (0UL) /*!< Position of B field. */
N#define FICR_TEMP_B5_B_Msk (0x3FFFUL << FICR_TEMP_B5_B_Pos) /*!< Bit mask of B field. */
N
N/* Register: FICR_TEMP_T0 */
N/* Description: Segment end T0. */
N
N/* Bits 7..0 : T (segment end)register. */
N#define FICR_TEMP_T0_T_Pos (0UL) /*!< Position of T field. */
N#define FICR_TEMP_T0_T_Msk (0xFFUL << FICR_TEMP_T0_T_Pos) /*!< Bit mask of T field. */
N
N/* Register: FICR_TEMP_T1 */
N/* Description: Segment end T1. */
N
N/* Bits 7..0 : T (segment end)register. */
N#define FICR_TEMP_T1_T_Pos (0UL) /*!< Position of T field. */
N#define FICR_TEMP_T1_T_Msk (0xFFUL << FICR_TEMP_T1_T_Pos) /*!< Bit mask of T field. */
N
N/* Register: FICR_TEMP_T2 */
N/* Description: Segment end T2. */
N
N/* Bits 7..0 : T (segment end)register. */
N#define FICR_TEMP_T2_T_Pos (0UL) /*!< Position of T field. */
N#define FICR_TEMP_T2_T_Msk (0xFFUL << FICR_TEMP_T2_T_Pos) /*!< Bit mask of T field. */
N
N/* Register: FICR_TEMP_T3 */
N/* Description: Segment end T3. */
N
N/* Bits 7..0 : T (segment end)register. */
N#define FICR_TEMP_T3_T_Pos (0UL) /*!< Position of T field. */
N#define FICR_TEMP_T3_T_Msk (0xFFUL << FICR_TEMP_T3_T_Pos) /*!< Bit mask of T field. */
N
N/* Register: FICR_TEMP_T4 */
N/* Description: Segment end T4. */
N
N/* Bits 7..0 : T (segment end)register. */
N#define FICR_TEMP_T4_T_Pos (0UL) /*!< Position of T field. */
N#define FICR_TEMP_T4_T_Msk (0xFFUL << FICR_TEMP_T4_T_Pos) /*!< Bit mask of T field. */
N
N/* Register: FICR_NFC_TAGHEADER0 */
N/* Description: Default header for NFC Tag. Software can read these values to populate NFCID1_3RD_LAST, NFCID1_2ND_LAST and NFCID1_LAST. */
N
N/* Bits 31..24 : Unique identifier byte 3 */
N#define FICR_NFC_TAGHEADER0_UD3_Pos (24UL) /*!< Position of UD3 field. */
N#define FICR_NFC_TAGHEADER0_UD3_Msk (0xFFUL << FICR_NFC_TAGHEADER0_UD3_Pos) /*!< Bit mask of UD3 field. */
N
N/* Bits 23..16 : Unique identifier byte 2 */
N#define FICR_NFC_TAGHEADER0_UD2_Pos (16UL) /*!< Position of UD2 field. */
N#define FICR_NFC_TAGHEADER0_UD2_Msk (0xFFUL << FICR_NFC_TAGHEADER0_UD2_Pos) /*!< Bit mask of UD2 field. */
N
N/* Bits 15..8 : Unique identifier byte 1 */
N#define FICR_NFC_TAGHEADER0_UD1_Pos (8UL) /*!< Position of UD1 field. */
N#define FICR_NFC_TAGHEADER0_UD1_Msk (0xFFUL << FICR_NFC_TAGHEADER0_UD1_Pos) /*!< Bit mask of UD1 field. */
N
N/* Bits 7..0 : Default Manufacturer ID: Nordic Semiconductor ASA has ICM 0x5F */
N#define FICR_NFC_TAGHEADER0_MFGID_Pos (0UL) /*!< Position of MFGID field. */
N#define FICR_NFC_TAGHEADER0_MFGID_Msk (0xFFUL << FICR_NFC_TAGHEADER0_MFGID_Pos) /*!< Bit mask of MFGID field. */
N
N/* Register: FICR_NFC_TAGHEADER1 */
N/* Description: Default header for NFC Tag. Software can read these values to populate NFCID1_3RD_LAST, NFCID1_2ND_LAST and NFCID1_LAST. */
N
N/* Bits 31..24 : Unique identifier byte 7 */
N#define FICR_NFC_TAGHEADER1_UD7_Pos (24UL) /*!< Position of UD7 field. */
N#define FICR_NFC_TAGHEADER1_UD7_Msk (0xFFUL << FICR_NFC_TAGHEADER1_UD7_Pos) /*!< Bit mask of UD7 field. */
N
N/* Bits 23..16 : Unique identifier byte 6 */
N#define FICR_NFC_TAGHEADER1_UD6_Pos (16UL) /*!< Position of UD6 field. */
N#define FICR_NFC_TAGHEADER1_UD6_Msk (0xFFUL << FICR_NFC_TAGHEADER1_UD6_Pos) /*!< Bit mask of UD6 field. */
N
N/* Bits 15..8 : Unique identifier byte 5 */
N#define FICR_NFC_TAGHEADER1_UD5_Pos (8UL) /*!< Position of UD5 field. */
N#define FICR_NFC_TAGHEADER1_UD5_Msk (0xFFUL << FICR_NFC_TAGHEADER1_UD5_Pos) /*!< Bit mask of UD5 field. */
N
N/* Bits 7..0 : Unique identifier byte 4 */
N#define FICR_NFC_TAGHEADER1_UD4_Pos (0UL) /*!< Position of UD4 field. */
N#define FICR_NFC_TAGHEADER1_UD4_Msk (0xFFUL << FICR_NFC_TAGHEADER1_UD4_Pos) /*!< Bit mask of UD4 field. */
N
N/* Register: FICR_NFC_TAGHEADER2 */
N/* Description: Default header for NFC Tag. Software can read these values to populate NFCID1_3RD_LAST, NFCID1_2ND_LAST and NFCID1_LAST. */
N
N/* Bits 31..24 : Unique identifier byte 11 */
N#define FICR_NFC_TAGHEADER2_UD11_Pos (24UL) /*!< Position of UD11 field. */
N#define FICR_NFC_TAGHEADER2_UD11_Msk (0xFFUL << FICR_NFC_TAGHEADER2_UD11_Pos) /*!< Bit mask of UD11 field. */
N
N/* Bits 23..16 : Unique identifier byte 10 */
N#define FICR_NFC_TAGHEADER2_UD10_Pos (16UL) /*!< Position of UD10 field. */
N#define FICR_NFC_TAGHEADER2_UD10_Msk (0xFFUL << FICR_NFC_TAGHEADER2_UD10_Pos) /*!< Bit mask of UD10 field. */
N
N/* Bits 15..8 : Unique identifier byte 9 */
N#define FICR_NFC_TAGHEADER2_UD9_Pos (8UL) /*!< Position of UD9 field. */
N#define FICR_NFC_TAGHEADER2_UD9_Msk (0xFFUL << FICR_NFC_TAGHEADER2_UD9_Pos) /*!< Bit mask of UD9 field. */
N
N/* Bits 7..0 : Unique identifier byte 8 */
N#define FICR_NFC_TAGHEADER2_UD8_Pos (0UL) /*!< Position of UD8 field. */
N#define FICR_NFC_TAGHEADER2_UD8_Msk (0xFFUL << FICR_NFC_TAGHEADER2_UD8_Pos) /*!< Bit mask of UD8 field. */
N
N/* Register: FICR_NFC_TAGHEADER3 */
N/* Description: Default header for NFC Tag. Software can read these values to populate NFCID1_3RD_LAST, NFCID1_2ND_LAST and NFCID1_LAST. */
N
N/* Bits 31..24 : Unique identifier byte 15 */
N#define FICR_NFC_TAGHEADER3_UD15_Pos (24UL) /*!< Position of UD15 field. */
N#define FICR_NFC_TAGHEADER3_UD15_Msk (0xFFUL << FICR_NFC_TAGHEADER3_UD15_Pos) /*!< Bit mask of UD15 field. */
N
N/* Bits 23..16 : Unique identifier byte 14 */
N#define FICR_NFC_TAGHEADER3_UD14_Pos (16UL) /*!< Position of UD14 field. */
N#define FICR_NFC_TAGHEADER3_UD14_Msk (0xFFUL << FICR_NFC_TAGHEADER3_UD14_Pos) /*!< Bit mask of UD14 field. */
N
N/* Bits 15..8 : Unique identifier byte 13 */
N#define FICR_NFC_TAGHEADER3_UD13_Pos (8UL) /*!< Position of UD13 field. */
N#define FICR_NFC_TAGHEADER3_UD13_Msk (0xFFUL << FICR_NFC_TAGHEADER3_UD13_Pos) /*!< Bit mask of UD13 field. */
N
N/* Bits 7..0 : Unique identifier byte 12 */
N#define FICR_NFC_TAGHEADER3_UD12_Pos (0UL) /*!< Position of UD12 field. */
N#define FICR_NFC_TAGHEADER3_UD12_Msk (0xFFUL << FICR_NFC_TAGHEADER3_UD12_Pos) /*!< Bit mask of UD12 field. */
N
N
N/* Peripheral: GPIOTE */
N/* Description: GPIO Tasks and Events */
N
N/* Register: GPIOTE_INTENSET */
N/* Description: Enable interrupt */
N
N/* Bit 31 : Write '1' to Enable interrupt for PORT event */
N#define GPIOTE_INTENSET_PORT_Pos (31UL) /*!< Position of PORT field. */
N#define GPIOTE_INTENSET_PORT_Msk (0x1UL << GPIOTE_INTENSET_PORT_Pos) /*!< Bit mask of PORT field. */
N#define GPIOTE_INTENSET_PORT_Disabled (0UL) /*!< Read: Disabled */
N#define GPIOTE_INTENSET_PORT_Enabled (1UL) /*!< Read: Enabled */
N#define GPIOTE_INTENSET_PORT_Set (1UL) /*!< Enable */
N
N/* Bit 7 : Write '1' to Enable interrupt for IN[7] event */
N#define GPIOTE_INTENSET_IN7_Pos (7UL) /*!< Position of IN7 field. */
N#define GPIOTE_INTENSET_IN7_Msk (0x1UL << GPIOTE_INTENSET_IN7_Pos) /*!< Bit mask of IN7 field. */
N#define GPIOTE_INTENSET_IN7_Disabled (0UL) /*!< Read: Disabled */
N#define GPIOTE_INTENSET_IN7_Enabled (1UL) /*!< Read: Enabled */
N#define GPIOTE_INTENSET_IN7_Set (1UL) /*!< Enable */
N
N/* Bit 6 : Write '1' to Enable interrupt for IN[6] event */
N#define GPIOTE_INTENSET_IN6_Pos (6UL) /*!< Position of IN6 field. */
N#define GPIOTE_INTENSET_IN6_Msk (0x1UL << GPIOTE_INTENSET_IN6_Pos) /*!< Bit mask of IN6 field. */
N#define GPIOTE_INTENSET_IN6_Disabled (0UL) /*!< Read: Disabled */
N#define GPIOTE_INTENSET_IN6_Enabled (1UL) /*!< Read: Enabled */
N#define GPIOTE_INTENSET_IN6_Set (1UL) /*!< Enable */
N
N/* Bit 5 : Write '1' to Enable interrupt for IN[5] event */
N#define GPIOTE_INTENSET_IN5_Pos (5UL) /*!< Position of IN5 field. */
N#define GPIOTE_INTENSET_IN5_Msk (0x1UL << GPIOTE_INTENSET_IN5_Pos) /*!< Bit mask of IN5 field. */
N#define GPIOTE_INTENSET_IN5_Disabled (0UL) /*!< Read: Disabled */
N#define GPIOTE_INTENSET_IN5_Enabled (1UL) /*!< Read: Enabled */
N#define GPIOTE_INTENSET_IN5_Set (1UL) /*!< Enable */
N
N/* Bit 4 : Write '1' to Enable interrupt for IN[4] event */
N#define GPIOTE_INTENSET_IN4_Pos (4UL) /*!< Position of IN4 field. */
N#define GPIOTE_INTENSET_IN4_Msk (0x1UL << GPIOTE_INTENSET_IN4_Pos) /*!< Bit mask of IN4 field. */
N#define GPIOTE_INTENSET_IN4_Disabled (0UL) /*!< Read: Disabled */
N#define GPIOTE_INTENSET_IN4_Enabled (1UL) /*!< Read: Enabled */
N#define GPIOTE_INTENSET_IN4_Set (1UL) /*!< Enable */
N
N/* Bit 3 : Write '1' to Enable interrupt for IN[3] event */
N#define GPIOTE_INTENSET_IN3_Pos (3UL) /*!< Position of IN3 field. */
N#define GPIOTE_INTENSET_IN3_Msk (0x1UL << GPIOTE_INTENSET_IN3_Pos) /*!< Bit mask of IN3 field. */
N#define GPIOTE_INTENSET_IN3_Disabled (0UL) /*!< Read: Disabled */
N#define GPIOTE_INTENSET_IN3_Enabled (1UL) /*!< Read: Enabled */
N#define GPIOTE_INTENSET_IN3_Set (1UL) /*!< Enable */
N
N/* Bit 2 : Write '1' to Enable interrupt for IN[2] event */
N#define GPIOTE_INTENSET_IN2_Pos (2UL) /*!< Position of IN2 field. */
N#define GPIOTE_INTENSET_IN2_Msk (0x1UL << GPIOTE_INTENSET_IN2_Pos) /*!< Bit mask of IN2 field. */
N#define GPIOTE_INTENSET_IN2_Disabled (0UL) /*!< Read: Disabled */
N#define GPIOTE_INTENSET_IN2_Enabled (1UL) /*!< Read: Enabled */
N#define GPIOTE_INTENSET_IN2_Set (1UL) /*!< Enable */
N
N/* Bit 1 : Write '1' to Enable interrupt for IN[1] event */
N#define GPIOTE_INTENSET_IN1_Pos (1UL) /*!< Position of IN1 field. */
N#define GPIOTE_INTENSET_IN1_Msk (0x1UL << GPIOTE_INTENSET_IN1_Pos) /*!< Bit mask of IN1 field. */
N#define GPIOTE_INTENSET_IN1_Disabled (0UL) /*!< Read: Disabled */
N#define GPIOTE_INTENSET_IN1_Enabled (1UL) /*!< Read: Enabled */
N#define GPIOTE_INTENSET_IN1_Set (1UL) /*!< Enable */
N
N/* Bit 0 : Write '1' to Enable interrupt for IN[0] event */
N#define GPIOTE_INTENSET_IN0_Pos (0UL) /*!< Position of IN0 field. */
N#define GPIOTE_INTENSET_IN0_Msk (0x1UL << GPIOTE_INTENSET_IN0_Pos) /*!< Bit mask of IN0 field. */
N#define GPIOTE_INTENSET_IN0_Disabled (0UL) /*!< Read: Disabled */
N#define GPIOTE_INTENSET_IN0_Enabled (1UL) /*!< Read: Enabled */
N#define GPIOTE_INTENSET_IN0_Set (1UL) /*!< Enable */
N
N/* Register: GPIOTE_INTENCLR */
N/* Description: Disable interrupt */
N
N/* Bit 31 : Write '1' to Disable interrupt for PORT event */
N#define GPIOTE_INTENCLR_PORT_Pos (31UL) /*!< Position of PORT field. */
N#define GPIOTE_INTENCLR_PORT_Msk (0x1UL << GPIOTE_INTENCLR_PORT_Pos) /*!< Bit mask of PORT field. */
N#define GPIOTE_INTENCLR_PORT_Disabled (0UL) /*!< Read: Disabled */
N#define GPIOTE_INTENCLR_PORT_Enabled (1UL) /*!< Read: Enabled */
N#define GPIOTE_INTENCLR_PORT_Clear (1UL) /*!< Disable */
N
N/* Bit 7 : Write '1' to Disable interrupt for IN[7] event */
N#define GPIOTE_INTENCLR_IN7_Pos (7UL) /*!< Position of IN7 field. */
N#define GPIOTE_INTENCLR_IN7_Msk (0x1UL << GPIOTE_INTENCLR_IN7_Pos) /*!< Bit mask of IN7 field. */
N#define GPIOTE_INTENCLR_IN7_Disabled (0UL) /*!< Read: Disabled */
N#define GPIOTE_INTENCLR_IN7_Enabled (1UL) /*!< Read: Enabled */
N#define GPIOTE_INTENCLR_IN7_Clear (1UL) /*!< Disable */
N
N/* Bit 6 : Write '1' to Disable interrupt for IN[6] event */
N#define GPIOTE_INTENCLR_IN6_Pos (6UL) /*!< Position of IN6 field. */
N#define GPIOTE_INTENCLR_IN6_Msk (0x1UL << GPIOTE_INTENCLR_IN6_Pos) /*!< Bit mask of IN6 field. */
N#define GPIOTE_INTENCLR_IN6_Disabled (0UL) /*!< Read: Disabled */
N#define GPIOTE_INTENCLR_IN6_Enabled (1UL) /*!< Read: Enabled */
N#define GPIOTE_INTENCLR_IN6_Clear (1UL) /*!< Disable */
N
N/* Bit 5 : Write '1' to Disable interrupt for IN[5] event */
N#define GPIOTE_INTENCLR_IN5_Pos (5UL) /*!< Position of IN5 field. */
N#define GPIOTE_INTENCLR_IN5_Msk (0x1UL << GPIOTE_INTENCLR_IN5_Pos) /*!< Bit mask of IN5 field. */
N#define GPIOTE_INTENCLR_IN5_Disabled (0UL) /*!< Read: Disabled */
N#define GPIOTE_INTENCLR_IN5_Enabled (1UL) /*!< Read: Enabled */
N#define GPIOTE_INTENCLR_IN5_Clear (1UL) /*!< Disable */
N
N/* Bit 4 : Write '1' to Disable interrupt for IN[4] event */
N#define GPIOTE_INTENCLR_IN4_Pos (4UL) /*!< Position of IN4 field. */
N#define GPIOTE_INTENCLR_IN4_Msk (0x1UL << GPIOTE_INTENCLR_IN4_Pos) /*!< Bit mask of IN4 field. */
N#define GPIOTE_INTENCLR_IN4_Disabled (0UL) /*!< Read: Disabled */
N#define GPIOTE_INTENCLR_IN4_Enabled (1UL) /*!< Read: Enabled */
N#define GPIOTE_INTENCLR_IN4_Clear (1UL) /*!< Disable */
N
N/* Bit 3 : Write '1' to Disable interrupt for IN[3] event */
N#define GPIOTE_INTENCLR_IN3_Pos (3UL) /*!< Position of IN3 field. */
N#define GPIOTE_INTENCLR_IN3_Msk (0x1UL << GPIOTE_INTENCLR_IN3_Pos) /*!< Bit mask of IN3 field. */
N#define GPIOTE_INTENCLR_IN3_Disabled (0UL) /*!< Read: Disabled */
N#define GPIOTE_INTENCLR_IN3_Enabled (1UL) /*!< Read: Enabled */
N#define GPIOTE_INTENCLR_IN3_Clear (1UL) /*!< Disable */
N
N/* Bit 2 : Write '1' to Disable interrupt for IN[2] event */
N#define GPIOTE_INTENCLR_IN2_Pos (2UL) /*!< Position of IN2 field. */
N#define GPIOTE_INTENCLR_IN2_Msk (0x1UL << GPIOTE_INTENCLR_IN2_Pos) /*!< Bit mask of IN2 field. */
N#define GPIOTE_INTENCLR_IN2_Disabled (0UL) /*!< Read: Disabled */
N#define GPIOTE_INTENCLR_IN2_Enabled (1UL) /*!< Read: Enabled */
N#define GPIOTE_INTENCLR_IN2_Clear (1UL) /*!< Disable */
N
N/* Bit 1 : Write '1' to Disable interrupt for IN[1] event */
N#define GPIOTE_INTENCLR_IN1_Pos (1UL) /*!< Position of IN1 field. */
N#define GPIOTE_INTENCLR_IN1_Msk (0x1UL << GPIOTE_INTENCLR_IN1_Pos) /*!< Bit mask of IN1 field. */
N#define GPIOTE_INTENCLR_IN1_Disabled (0UL) /*!< Read: Disabled */
N#define GPIOTE_INTENCLR_IN1_Enabled (1UL) /*!< Read: Enabled */
N#define GPIOTE_INTENCLR_IN1_Clear (1UL) /*!< Disable */
N
N/* Bit 0 : Write '1' to Disable interrupt for IN[0] event */
N#define GPIOTE_INTENCLR_IN0_Pos (0UL) /*!< Position of IN0 field. */
N#define GPIOTE_INTENCLR_IN0_Msk (0x1UL << GPIOTE_INTENCLR_IN0_Pos) /*!< Bit mask of IN0 field. */
N#define GPIOTE_INTENCLR_IN0_Disabled (0UL) /*!< Read: Disabled */
N#define GPIOTE_INTENCLR_IN0_Enabled (1UL) /*!< Read: Enabled */
N#define GPIOTE_INTENCLR_IN0_Clear (1UL) /*!< Disable */
N
N/* Register: GPIOTE_CONFIG */
N/* Description: Description collection[0]:  Configuration for OUT[n], SET[n] and CLR[n] tasks and IN[n] event */
N
N/* Bit 20 : When in task mode: Initial value of the output when the GPIOTE channel is configured. When in event mode: No effect. */
N#define GPIOTE_CONFIG_OUTINIT_Pos (20UL) /*!< Position of OUTINIT field. */
N#define GPIOTE_CONFIG_OUTINIT_Msk (0x1UL << GPIOTE_CONFIG_OUTINIT_Pos) /*!< Bit mask of OUTINIT field. */
N#define GPIOTE_CONFIG_OUTINIT_Low (0UL) /*!< Task mode: Initial value of pin before task triggering is low */
N#define GPIOTE_CONFIG_OUTINIT_High (1UL) /*!< Task mode: Initial value of pin before task triggering is high */
N
N/* Bits 17..16 : When In task mode: Operation to be performed on output when OUT[n] task is triggered. When In event mode: Operation on input that shall trigger IN[n] event. */
N#define GPIOTE_CONFIG_POLARITY_Pos (16UL) /*!< Position of POLARITY field. */
N#define GPIOTE_CONFIG_POLARITY_Msk (0x3UL << GPIOTE_CONFIG_POLARITY_Pos) /*!< Bit mask of POLARITY field. */
N#define GPIOTE_CONFIG_POLARITY_None (0UL) /*!< Task mode: No effect on pin from OUT[n] task. Event mode: no IN[n] event generated on pin activity. */
N#define GPIOTE_CONFIG_POLARITY_LoToHi (1UL) /*!< Task mode: Set pin from OUT[n] task. Event mode: Generate IN[n] event when rising edge on pin. */
N#define GPIOTE_CONFIG_POLARITY_HiToLo (2UL) /*!< Task mode: Clear pin from OUT[n] task. Event mode: Generate IN[n] event when falling edge on pin. */
N#define GPIOTE_CONFIG_POLARITY_Toggle (3UL) /*!< Task mode: Toggle pin from OUT[n]. Event mode: Generate IN[n] when any change on pin. */
N
N/* Bits 12..8 : GPIO number associated with SET[n], CLR[n] and OUT[n] tasks and IN[n] event */
N#define GPIOTE_CONFIG_PSEL_Pos (8UL) /*!< Position of PSEL field. */
N#define GPIOTE_CONFIG_PSEL_Msk (0x1FUL << GPIOTE_CONFIG_PSEL_Pos) /*!< Bit mask of PSEL field. */
N
N/* Bits 1..0 : Mode */
N#define GPIOTE_CONFIG_MODE_Pos (0UL) /*!< Position of MODE field. */
N#define GPIOTE_CONFIG_MODE_Msk (0x3UL << GPIOTE_CONFIG_MODE_Pos) /*!< Bit mask of MODE field. */
N#define GPIOTE_CONFIG_MODE_Disabled (0UL) /*!< Disabled. Pin specified by PSEL will not be acquired by the GPIOTE module. */
N#define GPIOTE_CONFIG_MODE_Event (1UL) /*!< Event mode */
N#define GPIOTE_CONFIG_MODE_Task (3UL) /*!< Task mode */
N
N
N/* Peripheral: I2S */
N/* Description: Inter-IC Sound */
N
N/* Register: I2S_INTEN */
N/* Description: Enable or disable interrupt */
N
N/* Bit 5 : Enable or disable interrupt for TXPTRUPD event */
N#define I2S_INTEN_TXPTRUPD_Pos (5UL) /*!< Position of TXPTRUPD field. */
N#define I2S_INTEN_TXPTRUPD_Msk (0x1UL << I2S_INTEN_TXPTRUPD_Pos) /*!< Bit mask of TXPTRUPD field. */
N#define I2S_INTEN_TXPTRUPD_Disabled (0UL) /*!< Disable */
N#define I2S_INTEN_TXPTRUPD_Enabled (1UL) /*!< Enable */
N
N/* Bit 2 : Enable or disable interrupt for STOPPED event */
N#define I2S_INTEN_STOPPED_Pos (2UL) /*!< Position of STOPPED field. */
N#define I2S_INTEN_STOPPED_Msk (0x1UL << I2S_INTEN_STOPPED_Pos) /*!< Bit mask of STOPPED field. */
N#define I2S_INTEN_STOPPED_Disabled (0UL) /*!< Disable */
N#define I2S_INTEN_STOPPED_Enabled (1UL) /*!< Enable */
N
N/* Bit 1 : Enable or disable interrupt for RXPTRUPD event */
N#define I2S_INTEN_RXPTRUPD_Pos (1UL) /*!< Position of RXPTRUPD field. */
N#define I2S_INTEN_RXPTRUPD_Msk (0x1UL << I2S_INTEN_RXPTRUPD_Pos) /*!< Bit mask of RXPTRUPD field. */
N#define I2S_INTEN_RXPTRUPD_Disabled (0UL) /*!< Disable */
N#define I2S_INTEN_RXPTRUPD_Enabled (1UL) /*!< Enable */
N
N/* Register: I2S_INTENSET */
N/* Description: Enable interrupt */
N
N/* Bit 5 : Write '1' to Enable interrupt for TXPTRUPD event */
N#define I2S_INTENSET_TXPTRUPD_Pos (5UL) /*!< Position of TXPTRUPD field. */
N#define I2S_INTENSET_TXPTRUPD_Msk (0x1UL << I2S_INTENSET_TXPTRUPD_Pos) /*!< Bit mask of TXPTRUPD field. */
N#define I2S_INTENSET_TXPTRUPD_Disabled (0UL) /*!< Read: Disabled */
N#define I2S_INTENSET_TXPTRUPD_Enabled (1UL) /*!< Read: Enabled */
N#define I2S_INTENSET_TXPTRUPD_Set (1UL) /*!< Enable */
N
N/* Bit 2 : Write '1' to Enable interrupt for STOPPED event */
N#define I2S_INTENSET_STOPPED_Pos (2UL) /*!< Position of STOPPED field. */
N#define I2S_INTENSET_STOPPED_Msk (0x1UL << I2S_INTENSET_STOPPED_Pos) /*!< Bit mask of STOPPED field. */
N#define I2S_INTENSET_STOPPED_Disabled (0UL) /*!< Read: Disabled */
N#define I2S_INTENSET_STOPPED_Enabled (1UL) /*!< Read: Enabled */
N#define I2S_INTENSET_STOPPED_Set (1UL) /*!< Enable */
N
N/* Bit 1 : Write '1' to Enable interrupt for RXPTRUPD event */
N#define I2S_INTENSET_RXPTRUPD_Pos (1UL) /*!< Position of RXPTRUPD field. */
N#define I2S_INTENSET_RXPTRUPD_Msk (0x1UL << I2S_INTENSET_RXPTRUPD_Pos) /*!< Bit mask of RXPTRUPD field. */
N#define I2S_INTENSET_RXPTRUPD_Disabled (0UL) /*!< Read: Disabled */
N#define I2S_INTENSET_RXPTRUPD_Enabled (1UL) /*!< Read: Enabled */
N#define I2S_INTENSET_RXPTRUPD_Set (1UL) /*!< Enable */
N
N/* Register: I2S_INTENCLR */
N/* Description: Disable interrupt */
N
N/* Bit 5 : Write '1' to Disable interrupt for TXPTRUPD event */
N#define I2S_INTENCLR_TXPTRUPD_Pos (5UL) /*!< Position of TXPTRUPD field. */
N#define I2S_INTENCLR_TXPTRUPD_Msk (0x1UL << I2S_INTENCLR_TXPTRUPD_Pos) /*!< Bit mask of TXPTRUPD field. */
N#define I2S_INTENCLR_TXPTRUPD_Disabled (0UL) /*!< Read: Disabled */
N#define I2S_INTENCLR_TXPTRUPD_Enabled (1UL) /*!< Read: Enabled */
N#define I2S_INTENCLR_TXPTRUPD_Clear (1UL) /*!< Disable */
N
N/* Bit 2 : Write '1' to Disable interrupt for STOPPED event */
N#define I2S_INTENCLR_STOPPED_Pos (2UL) /*!< Position of STOPPED field. */
N#define I2S_INTENCLR_STOPPED_Msk (0x1UL << I2S_INTENCLR_STOPPED_Pos) /*!< Bit mask of STOPPED field. */
N#define I2S_INTENCLR_STOPPED_Disabled (0UL) /*!< Read: Disabled */
N#define I2S_INTENCLR_STOPPED_Enabled (1UL) /*!< Read: Enabled */
N#define I2S_INTENCLR_STOPPED_Clear (1UL) /*!< Disable */
N
N/* Bit 1 : Write '1' to Disable interrupt for RXPTRUPD event */
N#define I2S_INTENCLR_RXPTRUPD_Pos (1UL) /*!< Position of RXPTRUPD field. */
N#define I2S_INTENCLR_RXPTRUPD_Msk (0x1UL << I2S_INTENCLR_RXPTRUPD_Pos) /*!< Bit mask of RXPTRUPD field. */
N#define I2S_INTENCLR_RXPTRUPD_Disabled (0UL) /*!< Read: Disabled */
N#define I2S_INTENCLR_RXPTRUPD_Enabled (1UL) /*!< Read: Enabled */
N#define I2S_INTENCLR_RXPTRUPD_Clear (1UL) /*!< Disable */
N
N/* Register: I2S_ENABLE */
N/* Description: Enable I2S module. */
N
N/* Bit 0 : Enable I2S module. */
N#define I2S_ENABLE_ENABLE_Pos (0UL) /*!< Position of ENABLE field. */
N#define I2S_ENABLE_ENABLE_Msk (0x1UL << I2S_ENABLE_ENABLE_Pos) /*!< Bit mask of ENABLE field. */
N#define I2S_ENABLE_ENABLE_Disabled (0UL) /*!< Disable */
N#define I2S_ENABLE_ENABLE_Enabled (1UL) /*!< Enable */
N
N/* Register: I2S_CONFIG_MODE */
N/* Description: I2S mode. */
N
N/* Bit 0 : I2S mode. */
N#define I2S_CONFIG_MODE_MODE_Pos (0UL) /*!< Position of MODE field. */
N#define I2S_CONFIG_MODE_MODE_Msk (0x1UL << I2S_CONFIG_MODE_MODE_Pos) /*!< Bit mask of MODE field. */
N#define I2S_CONFIG_MODE_MODE_Master (0UL) /*!< Master mode. SCK and LRCK generated from internal master clcok (MCK) and output on pins defined by PSEL.xxx. */
N#define I2S_CONFIG_MODE_MODE_Slave (1UL) /*!< Slave mode. SCK and LRCK generated by external master and received on pins defined by PSEL.xxx */
N
N/* Register: I2S_CONFIG_RXEN */
N/* Description: Reception (RX) enable. */
N
N/* Bit 0 : Reception (RX) enable. */
N#define I2S_CONFIG_RXEN_RXEN_Pos (0UL) /*!< Position of RXEN field. */
N#define I2S_CONFIG_RXEN_RXEN_Msk (0x1UL << I2S_CONFIG_RXEN_RXEN_Pos) /*!< Bit mask of RXEN field. */
N#define I2S_CONFIG_RXEN_RXEN_Disabled (0UL) /*!< Reception disabled and now data will be written to the RXD.PTR address. */
N#define I2S_CONFIG_RXEN_RXEN_Enabled (1UL) /*!< Reception enabled. */
N
N/* Register: I2S_CONFIG_TXEN */
N/* Description: Transmission (TX) enable. */
N
N/* Bit 0 : Transmission (TX) enable. */
N#define I2S_CONFIG_TXEN_TXEN_Pos (0UL) /*!< Position of TXEN field. */
N#define I2S_CONFIG_TXEN_TXEN_Msk (0x1UL << I2S_CONFIG_TXEN_TXEN_Pos) /*!< Bit mask of TXEN field. */
N#define I2S_CONFIG_TXEN_TXEN_Disabled (0UL) /*!< Transmission disabled and now data will be read from the RXD.TXD address. */
N#define I2S_CONFIG_TXEN_TXEN_Enabled (1UL) /*!< Transmission enabled. */
N
N/* Register: I2S_CONFIG_MCKEN */
N/* Description: Master clock generator enable. */
N
N/* Bit 0 : Master clock generator enable. */
N#define I2S_CONFIG_MCKEN_MCKEN_Pos (0UL) /*!< Position of MCKEN field. */
N#define I2S_CONFIG_MCKEN_MCKEN_Msk (0x1UL << I2S_CONFIG_MCKEN_MCKEN_Pos) /*!< Bit mask of MCKEN field. */
N#define I2S_CONFIG_MCKEN_MCKEN_Disabled (0UL) /*!< Master clock generator disabled and PSEL.MCK not connected(available as GPIO). */
N#define I2S_CONFIG_MCKEN_MCKEN_Enabled (1UL) /*!< Master clock generator running and MCK output on PSEL.MCK. */
N
N/* Register: I2S_CONFIG_MCKFREQ */
N/* Description: Master clock generator frequency. */
N
N/* Bits 31..0 : Master clock generator frequency. */
N#define I2S_CONFIG_MCKFREQ_MCKFREQ_Pos (0UL) /*!< Position of MCKFREQ field. */
N#define I2S_CONFIG_MCKFREQ_MCKFREQ_Msk (0xFFFFFFFFUL << I2S_CONFIG_MCKFREQ_MCKFREQ_Pos) /*!< Bit mask of MCKFREQ field. */
N#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV125 (0x020C0000UL) /*!< 32 MHz / 125 = 0.256 MHz */
N#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV63 (0x04100000UL) /*!< 32 MHz / 63 = 0.5079365 MHz */
N#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV42 (0x06000000UL) /*!< 32 MHz / 42 = 0.7619048 MHz */
N#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV32 (0x08000000UL) /*!< 32 MHz / 32 = 1.0 MHz */
N#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV31 (0x08400000UL) /*!< 32 MHz / 31 = 1.0322581 MHz */
N#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV30 (0x08800000UL) /*!< 32 MHz / 30 = 1.0666667 MHz */
N#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV23 (0x0B000000UL) /*!< 32 MHz / 23 = 1.3913043 MHz */
N#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV21 (0x0C000000UL) /*!< 32 MHz / 21 = 1.5238095 */
N#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV16 (0x10000000UL) /*!< 32 MHz / 16 = 2.0 MHz */
N#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV15 (0x11000000UL) /*!< 32 MHz / 15 = 2.1333333 MHz */
N#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV11 (0x16000000UL) /*!< 32 MHz / 11 = 2.9090909 MHz */
N#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV10 (0x18000000UL) /*!< 32 MHz / 10 = 3.2 MHz */
N#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV8 (0x20000000UL) /*!< 32 MHz / 8 = 4.0 MHz */
N#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV6 (0x28000000UL) /*!< 32 MHz / 6 = 5.3333333 MHz */
N#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV5 (0x30000000UL) /*!< 32 MHz / 5 = 6.4 MHz */
N#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV4 (0x40000000UL) /*!< 32 MHz / 4 = 8.0 MHz */
N#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV3 (0x50000000UL) /*!< 32 MHz / 3 = 10.6666667 MHz */
N#define I2S_CONFIG_MCKFREQ_MCKFREQ_32MDIV2 (0x80000000UL) /*!< 32 MHz / 2 = 16.0 MHz */
N
N/* Register: I2S_CONFIG_RATIO */
N/* Description: MCK / LRCK ratio. */
N
N/* Bits 3..0 : MCK / LRCK ratio. */
N#define I2S_CONFIG_RATIO_RATIO_Pos (0UL) /*!< Position of RATIO field. */
N#define I2S_CONFIG_RATIO_RATIO_Msk (0xFUL << I2S_CONFIG_RATIO_RATIO_Pos) /*!< Bit mask of RATIO field. */
N#define I2S_CONFIG_RATIO_RATIO_32X (0UL) /*!< LRCK = MCK / 32 */
N#define I2S_CONFIG_RATIO_RATIO_48X (1UL) /*!< LRCK = MCK / 48 */
N#define I2S_CONFIG_RATIO_RATIO_64X (2UL) /*!< LRCK = MCK / 64 */
N#define I2S_CONFIG_RATIO_RATIO_96X (3UL) /*!< LRCK = MCK / 96 */
N#define I2S_CONFIG_RATIO_RATIO_128X (4UL) /*!< LRCK = MCK / 128 */
N#define I2S_CONFIG_RATIO_RATIO_192X (5UL) /*!< LRCK = MCK / 192 */
N#define I2S_CONFIG_RATIO_RATIO_256X (6UL) /*!< LRCK = MCK / 256 */
N#define I2S_CONFIG_RATIO_RATIO_384X (7UL) /*!< LRCK = MCK / 384 */
N#define I2S_CONFIG_RATIO_RATIO_512X (8UL) /*!< LRCK = MCK / 512 */
N
N/* Register: I2S_CONFIG_SWIDTH */
N/* Description: Sample width. */
N
N/* Bits 1..0 : Sample width. */
N#define I2S_CONFIG_SWIDTH_SWIDTH_Pos (0UL) /*!< Position of SWIDTH field. */
N#define I2S_CONFIG_SWIDTH_SWIDTH_Msk (0x3UL << I2S_CONFIG_SWIDTH_SWIDTH_Pos) /*!< Bit mask of SWIDTH field. */
N#define I2S_CONFIG_SWIDTH_SWIDTH_8Bit (0UL) /*!< 8 bit. */
N#define I2S_CONFIG_SWIDTH_SWIDTH_16Bit (1UL) /*!< 16 bit. */
N#define I2S_CONFIG_SWIDTH_SWIDTH_24Bit (2UL) /*!< 24 bit. */
N
N/* Register: I2S_CONFIG_ALIGN */
N/* Description: Alignment of sample within a frame. */
N
N/* Bit 0 : Alignment of sample within a frame. */
N#define I2S_CONFIG_ALIGN_ALIGN_Pos (0UL) /*!< Position of ALIGN field. */
N#define I2S_CONFIG_ALIGN_ALIGN_Msk (0x1UL << I2S_CONFIG_ALIGN_ALIGN_Pos) /*!< Bit mask of ALIGN field. */
N#define I2S_CONFIG_ALIGN_ALIGN_Left (0UL) /*!< Left-aligned. */
N#define I2S_CONFIG_ALIGN_ALIGN_Right (1UL) /*!< Right-aligned. */
N
N/* Register: I2S_CONFIG_FORMAT */
N/* Description: Frame format. */
N
N/* Bit 0 : Frame format. */
N#define I2S_CONFIG_FORMAT_FORMAT_Pos (0UL) /*!< Position of FORMAT field. */
N#define I2S_CONFIG_FORMAT_FORMAT_Msk (0x1UL << I2S_CONFIG_FORMAT_FORMAT_Pos) /*!< Bit mask of FORMAT field. */
N#define I2S_CONFIG_FORMAT_FORMAT_I2S (0UL) /*!< Original I2S format. */
N#define I2S_CONFIG_FORMAT_FORMAT_Aligned (1UL) /*!< Alternate (left- or right-aligned) format. */
N
N/* Register: I2S_CONFIG_CHANNELS */
N/* Description: Enable channels. */
N
N/* Bits 1..0 : Enable channels. */
N#define I2S_CONFIG_CHANNELS_CHANNELS_Pos (0UL) /*!< Position of CHANNELS field. */
N#define I2S_CONFIG_CHANNELS_CHANNELS_Msk (0x3UL << I2S_CONFIG_CHANNELS_CHANNELS_Pos) /*!< Bit mask of CHANNELS field. */
N#define I2S_CONFIG_CHANNELS_CHANNELS_Stereo (0UL) /*!< Stereo. */
N#define I2S_CONFIG_CHANNELS_CHANNELS_Left (1UL) /*!< Left only. */
N#define I2S_CONFIG_CHANNELS_CHANNELS_Right (2UL) /*!< Right only. */
N
N/* Register: I2S_RXD_PTR */
N/* Description: Receive buffer RAM start address. */
N
N/* Bits 31..0 : Receive buffer Data RAM start address. When receiving, words containing samples will be written to this address. This address is a word aligned Data RAM address. */
N#define I2S_RXD_PTR_PTR_Pos (0UL) /*!< Position of PTR field. */
N#define I2S_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << I2S_RXD_PTR_PTR_Pos) /*!< Bit mask of PTR field. */
N
N/* Register: I2S_TXD_PTR */
N/* Description: Transmit buffer RAM start address. */
N
N/* Bits 31..0 : Transmit buffer Data RAM start address. When transmitting, words containing samples will be fetched from this address. This address is a word aligned Data RAM address. */
N#define I2S_TXD_PTR_PTR_Pos (0UL) /*!< Position of PTR field. */
N#define I2S_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << I2S_TXD_PTR_PTR_Pos) /*!< Bit mask of PTR field. */
N
N/* Register: I2S_RXTXD_MAXCNT */
N/* Description: Size of RXD and TXD buffers. */
N
N/* Bits 13..0 : Size of RXD and TXD buffers in number of 32 bit words. */
N#define I2S_RXTXD_MAXCNT_MAXCNT_Pos (0UL) /*!< Position of MAXCNT field. */
N#define I2S_RXTXD_MAXCNT_MAXCNT_Msk (0x3FFFUL << I2S_RXTXD_MAXCNT_MAXCNT_Pos) /*!< Bit mask of MAXCNT field. */
N
N/* Register: I2S_PSEL_MCK */
N/* Description: Pin select for MCK signal. */
N
N/* Bit 31 : Connection */
N#define I2S_PSEL_MCK_CONNECT_Pos (31UL) /*!< Position of CONNECT field. */
N#define I2S_PSEL_MCK_CONNECT_Msk (0x1UL << I2S_PSEL_MCK_CONNECT_Pos) /*!< Bit mask of CONNECT field. */
N#define I2S_PSEL_MCK_CONNECT_Connected (0UL) /*!< Connect */
N#define I2S_PSEL_MCK_CONNECT_Disconnected (1UL) /*!< Disconnect */
N
N/* Bits 4..0 : Pin number */
N#define I2S_PSEL_MCK_PIN_Pos (0UL) /*!< Position of PIN field. */
N#define I2S_PSEL_MCK_PIN_Msk (0x1FUL << I2S_PSEL_MCK_PIN_Pos) /*!< Bit mask of PIN field. */
N
N/* Register: I2S_PSEL_SCK */
N/* Description: Pin select for SCK signal. */
N
N/* Bit 31 : Connection */
N#define I2S_PSEL_SCK_CONNECT_Pos (31UL) /*!< Position of CONNECT field. */
N#define I2S_PSEL_SCK_CONNECT_Msk (0x1UL << I2S_PSEL_SCK_CONNECT_Pos) /*!< Bit mask of CONNECT field. */
N#define I2S_PSEL_SCK_CONNECT_Connected (0UL) /*!< Connect */
N#define I2S_PSEL_SCK_CONNECT_Disconnected (1UL) /*!< Disconnect */
N
N/* Bits 4..0 : Pin number */
N#define I2S_PSEL_SCK_PIN_Pos (0UL) /*!< Position of PIN field. */
N#define I2S_PSEL_SCK_PIN_Msk (0x1FUL << I2S_PSEL_SCK_PIN_Pos) /*!< Bit mask of PIN field. */
N
N/* Register: I2S_PSEL_LRCK */
N/* Description: Pin select for LRCK signal. */
N
N/* Bit 31 : Connection */
N#define I2S_PSEL_LRCK_CONNECT_Pos (31UL) /*!< Position of CONNECT field. */
N#define I2S_PSEL_LRCK_CONNECT_Msk (0x1UL << I2S_PSEL_LRCK_CONNECT_Pos) /*!< Bit mask of CONNECT field. */
N#define I2S_PSEL_LRCK_CONNECT_Connected (0UL) /*!< Connect */
N#define I2S_PSEL_LRCK_CONNECT_Disconnected (1UL) /*!< Disconnect */
N
N/* Bits 4..0 : Pin number */
N#define I2S_PSEL_LRCK_PIN_Pos (0UL) /*!< Position of PIN field. */
N#define I2S_PSEL_LRCK_PIN_Msk (0x1FUL << I2S_PSEL_LRCK_PIN_Pos) /*!< Bit mask of PIN field. */
N
N/* Register: I2S_PSEL_SDIN */
N/* Description: Pin select for SDIN signal. */
N
N/* Bit 31 : Connection */
N#define I2S_PSEL_SDIN_CONNECT_Pos (31UL) /*!< Position of CONNECT field. */
N#define I2S_PSEL_SDIN_CONNECT_Msk (0x1UL << I2S_PSEL_SDIN_CONNECT_Pos) /*!< Bit mask of CONNECT field. */
N#define I2S_PSEL_SDIN_CONNECT_Connected (0UL) /*!< Connect */
N#define I2S_PSEL_SDIN_CONNECT_Disconnected (1UL) /*!< Disconnect */
N
N/* Bits 4..0 : Pin number */
N#define I2S_PSEL_SDIN_PIN_Pos (0UL) /*!< Position of PIN field. */
N#define I2S_PSEL_SDIN_PIN_Msk (0x1FUL << I2S_PSEL_SDIN_PIN_Pos) /*!< Bit mask of PIN field. */
N
N/* Register: I2S_PSEL_SDOUT */
N/* Description: Pin select for SDOUT signal. */
N
N/* Bit 31 : Connection */
N#define I2S_PSEL_SDOUT_CONNECT_Pos (31UL) /*!< Position of CONNECT field. */
N#define I2S_PSEL_SDOUT_CONNECT_Msk (0x1UL << I2S_PSEL_SDOUT_CONNECT_Pos) /*!< Bit mask of CONNECT field. */
N#define I2S_PSEL_SDOUT_CONNECT_Connected (0UL) /*!< Connect */
N#define I2S_PSEL_SDOUT_CONNECT_Disconnected (1UL) /*!< Disconnect */
N
N/* Bits 4..0 : Pin number */
N#define I2S_PSEL_SDOUT_PIN_Pos (0UL) /*!< Position of PIN field. */
N#define I2S_PSEL_SDOUT_PIN_Msk (0x1FUL << I2S_PSEL_SDOUT_PIN_Pos) /*!< Bit mask of PIN field. */
N
N
N/* Peripheral: LPCOMP */
N/* Description: Low Power Comparator */
N
N/* Register: LPCOMP_SHORTS */
N/* Description: Shortcut register */
N
N/* Bit 4 : Shortcut between CROSS event and STOP task */
N#define LPCOMP_SHORTS_CROSS_STOP_Pos (4UL) /*!< Position of CROSS_STOP field. */
N#define LPCOMP_SHORTS_CROSS_STOP_Msk (0x1UL << LPCOMP_SHORTS_CROSS_STOP_Pos) /*!< Bit mask of CROSS_STOP field. */
N#define LPCOMP_SHORTS_CROSS_STOP_Disabled (0UL) /*!< Disable shortcut */
N#define LPCOMP_SHORTS_CROSS_STOP_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 3 : Shortcut between UP event and STOP task */
N#define LPCOMP_SHORTS_UP_STOP_Pos (3UL) /*!< Position of UP_STOP field. */
N#define LPCOMP_SHORTS_UP_STOP_Msk (0x1UL << LPCOMP_SHORTS_UP_STOP_Pos) /*!< Bit mask of UP_STOP field. */
N#define LPCOMP_SHORTS_UP_STOP_Disabled (0UL) /*!< Disable shortcut */
N#define LPCOMP_SHORTS_UP_STOP_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 2 : Shortcut between DOWN event and STOP task */
N#define LPCOMP_SHORTS_DOWN_STOP_Pos (2UL) /*!< Position of DOWN_STOP field. */
N#define LPCOMP_SHORTS_DOWN_STOP_Msk (0x1UL << LPCOMP_SHORTS_DOWN_STOP_Pos) /*!< Bit mask of DOWN_STOP field. */
N#define LPCOMP_SHORTS_DOWN_STOP_Disabled (0UL) /*!< Disable shortcut */
N#define LPCOMP_SHORTS_DOWN_STOP_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 1 : Shortcut between READY event and STOP task */
N#define LPCOMP_SHORTS_READY_STOP_Pos (1UL) /*!< Position of READY_STOP field. */
N#define LPCOMP_SHORTS_READY_STOP_Msk (0x1UL << LPCOMP_SHORTS_READY_STOP_Pos) /*!< Bit mask of READY_STOP field. */
N#define LPCOMP_SHORTS_READY_STOP_Disabled (0UL) /*!< Disable shortcut */
N#define LPCOMP_SHORTS_READY_STOP_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 0 : Shortcut between READY event and SAMPLE task */
N#define LPCOMP_SHORTS_READY_SAMPLE_Pos (0UL) /*!< Position of READY_SAMPLE field. */
N#define LPCOMP_SHORTS_READY_SAMPLE_Msk (0x1UL << LPCOMP_SHORTS_READY_SAMPLE_Pos) /*!< Bit mask of READY_SAMPLE field. */
N#define LPCOMP_SHORTS_READY_SAMPLE_Disabled (0UL) /*!< Disable shortcut */
N#define LPCOMP_SHORTS_READY_SAMPLE_Enabled (1UL) /*!< Enable shortcut */
N
N/* Register: LPCOMP_INTENSET */
N/* Description: Enable interrupt */
N
N/* Bit 3 : Write '1' to Enable interrupt for CROSS event */
N#define LPCOMP_INTENSET_CROSS_Pos (3UL) /*!< Position of CROSS field. */
N#define LPCOMP_INTENSET_CROSS_Msk (0x1UL << LPCOMP_INTENSET_CROSS_Pos) /*!< Bit mask of CROSS field. */
N#define LPCOMP_INTENSET_CROSS_Disabled (0UL) /*!< Read: Disabled */
N#define LPCOMP_INTENSET_CROSS_Enabled (1UL) /*!< Read: Enabled */
N#define LPCOMP_INTENSET_CROSS_Set (1UL) /*!< Enable */
N
N/* Bit 2 : Write '1' to Enable interrupt for UP event */
N#define LPCOMP_INTENSET_UP_Pos (2UL) /*!< Position of UP field. */
N#define LPCOMP_INTENSET_UP_Msk (0x1UL << LPCOMP_INTENSET_UP_Pos) /*!< Bit mask of UP field. */
N#define LPCOMP_INTENSET_UP_Disabled (0UL) /*!< Read: Disabled */
N#define LPCOMP_INTENSET_UP_Enabled (1UL) /*!< Read: Enabled */
N#define LPCOMP_INTENSET_UP_Set (1UL) /*!< Enable */
N
N/* Bit 1 : Write '1' to Enable interrupt for DOWN event */
N#define LPCOMP_INTENSET_DOWN_Pos (1UL) /*!< Position of DOWN field. */
N#define LPCOMP_INTENSET_DOWN_Msk (0x1UL << LPCOMP_INTENSET_DOWN_Pos) /*!< Bit mask of DOWN field. */
N#define LPCOMP_INTENSET_DOWN_Disabled (0UL) /*!< Read: Disabled */
N#define LPCOMP_INTENSET_DOWN_Enabled (1UL) /*!< Read: Enabled */
N#define LPCOMP_INTENSET_DOWN_Set (1UL) /*!< Enable */
N
N/* Bit 0 : Write '1' to Enable interrupt for READY event */
N#define LPCOMP_INTENSET_READY_Pos (0UL) /*!< Position of READY field. */
N#define LPCOMP_INTENSET_READY_Msk (0x1UL << LPCOMP_INTENSET_READY_Pos) /*!< Bit mask of READY field. */
N#define LPCOMP_INTENSET_READY_Disabled (0UL) /*!< Read: Disabled */
N#define LPCOMP_INTENSET_READY_Enabled (1UL) /*!< Read: Enabled */
N#define LPCOMP_INTENSET_READY_Set (1UL) /*!< Enable */
N
N/* Register: LPCOMP_INTENCLR */
N/* Description: Disable interrupt */
N
N/* Bit 3 : Write '1' to Disable interrupt for CROSS event */
N#define LPCOMP_INTENCLR_CROSS_Pos (3UL) /*!< Position of CROSS field. */
N#define LPCOMP_INTENCLR_CROSS_Msk (0x1UL << LPCOMP_INTENCLR_CROSS_Pos) /*!< Bit mask of CROSS field. */
N#define LPCOMP_INTENCLR_CROSS_Disabled (0UL) /*!< Read: Disabled */
N#define LPCOMP_INTENCLR_CROSS_Enabled (1UL) /*!< Read: Enabled */
N#define LPCOMP_INTENCLR_CROSS_Clear (1UL) /*!< Disable */
N
N/* Bit 2 : Write '1' to Disable interrupt for UP event */
N#define LPCOMP_INTENCLR_UP_Pos (2UL) /*!< Position of UP field. */
N#define LPCOMP_INTENCLR_UP_Msk (0x1UL << LPCOMP_INTENCLR_UP_Pos) /*!< Bit mask of UP field. */
N#define LPCOMP_INTENCLR_UP_Disabled (0UL) /*!< Read: Disabled */
N#define LPCOMP_INTENCLR_UP_Enabled (1UL) /*!< Read: Enabled */
N#define LPCOMP_INTENCLR_UP_Clear (1UL) /*!< Disable */
N
N/* Bit 1 : Write '1' to Disable interrupt for DOWN event */
N#define LPCOMP_INTENCLR_DOWN_Pos (1UL) /*!< Position of DOWN field. */
N#define LPCOMP_INTENCLR_DOWN_Msk (0x1UL << LPCOMP_INTENCLR_DOWN_Pos) /*!< Bit mask of DOWN field. */
N#define LPCOMP_INTENCLR_DOWN_Disabled (0UL) /*!< Read: Disabled */
N#define LPCOMP_INTENCLR_DOWN_Enabled (1UL) /*!< Read: Enabled */
N#define LPCOMP_INTENCLR_DOWN_Clear (1UL) /*!< Disable */
N
N/* Bit 0 : Write '1' to Disable interrupt for READY event */
N#define LPCOMP_INTENCLR_READY_Pos (0UL) /*!< Position of READY field. */
N#define LPCOMP_INTENCLR_READY_Msk (0x1UL << LPCOMP_INTENCLR_READY_Pos) /*!< Bit mask of READY field. */
N#define LPCOMP_INTENCLR_READY_Disabled (0UL) /*!< Read: Disabled */
N#define LPCOMP_INTENCLR_READY_Enabled (1UL) /*!< Read: Enabled */
N#define LPCOMP_INTENCLR_READY_Clear (1UL) /*!< Disable */
N
N/* Register: LPCOMP_RESULT */
N/* Description: Compare result */
N
N/* Bit 0 : Result of last compare. Decision point SAMPLE task. */
N#define LPCOMP_RESULT_RESULT_Pos (0UL) /*!< Position of RESULT field. */
N#define LPCOMP_RESULT_RESULT_Msk (0x1UL << LPCOMP_RESULT_RESULT_Pos) /*!< Bit mask of RESULT field. */
N#define LPCOMP_RESULT_RESULT_Below (0UL) /*!< Input voltage is below the reference threshold (VIN+ &lt; VIN-). */
N#define LPCOMP_RESULT_RESULT_Above (1UL) /*!< Input voltage is above the reference threshold (VIN+ &gt; VIN-). */
N
N/* Register: LPCOMP_ENABLE */
N/* Description: Enable LPCOMP */
N
N/* Bits 1..0 : Enable or disable LPCOMP */
N#define LPCOMP_ENABLE_ENABLE_Pos (0UL) /*!< Position of ENABLE field. */
N#define LPCOMP_ENABLE_ENABLE_Msk (0x3UL << LPCOMP_ENABLE_ENABLE_Pos) /*!< Bit mask of ENABLE field. */
N#define LPCOMP_ENABLE_ENABLE_Disabled (0UL) /*!< Disable */
N#define LPCOMP_ENABLE_ENABLE_Enabled (1UL) /*!< Enable */
N
N/* Register: LPCOMP_PSEL */
N/* Description: Input pin select */
N
N/* Bits 2..0 : Analog pin select */
N#define LPCOMP_PSEL_PSEL_Pos (0UL) /*!< Position of PSEL field. */
N#define LPCOMP_PSEL_PSEL_Msk (0x7UL << LPCOMP_PSEL_PSEL_Pos) /*!< Bit mask of PSEL field. */
N#define LPCOMP_PSEL_PSEL_AnalogInput0 (0UL) /*!< AIN0 selected as analog input */
N#define LPCOMP_PSEL_PSEL_AnalogInput1 (1UL) /*!< AIN1 selected as analog input */
N#define LPCOMP_PSEL_PSEL_AnalogInput2 (2UL) /*!< AIN2 selected as analog input */
N#define LPCOMP_PSEL_PSEL_AnalogInput3 (3UL) /*!< AIN3 selected as analog input */
N#define LPCOMP_PSEL_PSEL_AnalogInput4 (4UL) /*!< AIN4 selected as analog input */
N#define LPCOMP_PSEL_PSEL_AnalogInput5 (5UL) /*!< AIN5 selected as analog input */
N#define LPCOMP_PSEL_PSEL_AnalogInput6 (6UL) /*!< AIN6 selected as analog input */
N#define LPCOMP_PSEL_PSEL_AnalogInput7 (7UL) /*!< AIN7 selected as analog input */
N
N/* Register: LPCOMP_REFSEL */
N/* Description: Reference select */
N
N/* Bits 3..0 : Reference select */
N#define LPCOMP_REFSEL_REFSEL_Pos (0UL) /*!< Position of REFSEL field. */
N#define LPCOMP_REFSEL_REFSEL_Msk (0xFUL << LPCOMP_REFSEL_REFSEL_Pos) /*!< Bit mask of REFSEL field. */
N#define LPCOMP_REFSEL_REFSEL_Ref1_8Vdd (0UL) /*!< VDD * 1/8 selected as reference */
N#define LPCOMP_REFSEL_REFSEL_Ref2_8Vdd (1UL) /*!< VDD * 2/8 selected as reference */
N#define LPCOMP_REFSEL_REFSEL_Ref3_8Vdd (2UL) /*!< VDD * 3/8 selected as reference */
N#define LPCOMP_REFSEL_REFSEL_Ref4_8Vdd (3UL) /*!< VDD * 4/8 selected as reference */
N#define LPCOMP_REFSEL_REFSEL_Ref5_8Vdd (4UL) /*!< VDD * 5/8 selected as reference */
N#define LPCOMP_REFSEL_REFSEL_Ref6_8Vdd (5UL) /*!< VDD * 6/8 selected as reference */
N#define LPCOMP_REFSEL_REFSEL_Ref7_8Vdd (6UL) /*!< VDD * 7/8 selected as reference */
N#define LPCOMP_REFSEL_REFSEL_ARef (7UL) /*!< External analog reference selected */
N#define LPCOMP_REFSEL_REFSEL_Ref1_16Vdd (8UL) /*!< VDD * 1/16 selected as reference */
N#define LPCOMP_REFSEL_REFSEL_Ref3_16Vdd (9UL) /*!< VDD * 3/16 selected as reference */
N#define LPCOMP_REFSEL_REFSEL_Ref5_16Vdd (10UL) /*!< VDD * 5/16 selected as reference */
N#define LPCOMP_REFSEL_REFSEL_Ref7_16Vdd (11UL) /*!< VDD * 7/16 selected as reference */
N#define LPCOMP_REFSEL_REFSEL_Ref9_16Vdd (12UL) /*!< VDD * 9/16 selected as reference */
N#define LPCOMP_REFSEL_REFSEL_Ref11_16Vdd (13UL) /*!< VDD * 11/16 selected as reference */
N#define LPCOMP_REFSEL_REFSEL_Ref13_16Vdd (14UL) /*!< VDD * 13/16 selected as reference */
N#define LPCOMP_REFSEL_REFSEL_Ref15_16Vdd (15UL) /*!< VDD * 15/16 selected as reference */
N
N/* Register: LPCOMP_EXTREFSEL */
N/* Description: External reference select */
N
N/* Bit 0 : External analog reference select */
N#define LPCOMP_EXTREFSEL_EXTREFSEL_Pos (0UL) /*!< Position of EXTREFSEL field. */
N#define LPCOMP_EXTREFSEL_EXTREFSEL_Msk (0x1UL << LPCOMP_EXTREFSEL_EXTREFSEL_Pos) /*!< Bit mask of EXTREFSEL field. */
N#define LPCOMP_EXTREFSEL_EXTREFSEL_AnalogReference0 (0UL) /*!< Use AIN0 as external analog reference */
N#define LPCOMP_EXTREFSEL_EXTREFSEL_AnalogReference1 (1UL) /*!< Use AIN1 as external analog reference */
N
N/* Register: LPCOMP_ANADETECT */
N/* Description: Analog detect configuration */
N
N/* Bits 1..0 : Analog detect configuration */
N#define LPCOMP_ANADETECT_ANADETECT_Pos (0UL) /*!< Position of ANADETECT field. */
N#define LPCOMP_ANADETECT_ANADETECT_Msk (0x3UL << LPCOMP_ANADETECT_ANADETECT_Pos) /*!< Bit mask of ANADETECT field. */
N#define LPCOMP_ANADETECT_ANADETECT_Cross (0UL) /*!< Generate ANADETECT on crossing, both upward crossing and downward crossing */
N#define LPCOMP_ANADETECT_ANADETECT_Up (1UL) /*!< Generate ANADETECT on upward crossing only */
N#define LPCOMP_ANADETECT_ANADETECT_Down (2UL) /*!< Generate ANADETECT on downward crossing only */
N
N/* Register: LPCOMP_HYST */
N/* Description: Comparator hysteresis enable */
N
N/* Bit 0 : Comparator hysteresis enable */
N#define LPCOMP_HYST_HYST_Pos (0UL) /*!< Position of HYST field. */
N#define LPCOMP_HYST_HYST_Msk (0x1UL << LPCOMP_HYST_HYST_Pos) /*!< Bit mask of HYST field. */
N#define LPCOMP_HYST_HYST_NoHyst (0UL) /*!< Comparator hysteresis disabled */
N#define LPCOMP_HYST_HYST_Hyst50mV (1UL) /*!< Comparator hysteresis disabled (typ. 50 mV) */
N
N
N/* Peripheral: MWU */
N/* Description: Memory Watch Unit */
N
N/* Register: MWU_INTEN */
N/* Description: Enable or disable interrupt */
N
N/* Bit 27 : Enable or disable interrupt for PREGION[1].RA event */
N#define MWU_INTEN_PREGION1RA_Pos (27UL) /*!< Position of PREGION1RA field. */
N#define MWU_INTEN_PREGION1RA_Msk (0x1UL << MWU_INTEN_PREGION1RA_Pos) /*!< Bit mask of PREGION1RA field. */
N#define MWU_INTEN_PREGION1RA_Disabled (0UL) /*!< Disable */
N#define MWU_INTEN_PREGION1RA_Enabled (1UL) /*!< Enable */
N
N/* Bit 26 : Enable or disable interrupt for PREGION[1].WA event */
N#define MWU_INTEN_PREGION1WA_Pos (26UL) /*!< Position of PREGION1WA field. */
N#define MWU_INTEN_PREGION1WA_Msk (0x1UL << MWU_INTEN_PREGION1WA_Pos) /*!< Bit mask of PREGION1WA field. */
N#define MWU_INTEN_PREGION1WA_Disabled (0UL) /*!< Disable */
N#define MWU_INTEN_PREGION1WA_Enabled (1UL) /*!< Enable */
N
N/* Bit 25 : Enable or disable interrupt for PREGION[0].RA event */
N#define MWU_INTEN_PREGION0RA_Pos (25UL) /*!< Position of PREGION0RA field. */
N#define MWU_INTEN_PREGION0RA_Msk (0x1UL << MWU_INTEN_PREGION0RA_Pos) /*!< Bit mask of PREGION0RA field. */
N#define MWU_INTEN_PREGION0RA_Disabled (0UL) /*!< Disable */
N#define MWU_INTEN_PREGION0RA_Enabled (1UL) /*!< Enable */
N
N/* Bit 24 : Enable or disable interrupt for PREGION[0].WA event */
N#define MWU_INTEN_PREGION0WA_Pos (24UL) /*!< Position of PREGION0WA field. */
N#define MWU_INTEN_PREGION0WA_Msk (0x1UL << MWU_INTEN_PREGION0WA_Pos) /*!< Bit mask of PREGION0WA field. */
N#define MWU_INTEN_PREGION0WA_Disabled (0UL) /*!< Disable */
N#define MWU_INTEN_PREGION0WA_Enabled (1UL) /*!< Enable */
N
N/* Bit 7 : Enable or disable interrupt for REGION[3].RA event */
N#define MWU_INTEN_REGION3RA_Pos (7UL) /*!< Position of REGION3RA field. */
N#define MWU_INTEN_REGION3RA_Msk (0x1UL << MWU_INTEN_REGION3RA_Pos) /*!< Bit mask of REGION3RA field. */
N#define MWU_INTEN_REGION3RA_Disabled (0UL) /*!< Disable */
N#define MWU_INTEN_REGION3RA_Enabled (1UL) /*!< Enable */
N
N/* Bit 6 : Enable or disable interrupt for REGION[3].WA event */
N#define MWU_INTEN_REGION3WA_Pos (6UL) /*!< Position of REGION3WA field. */
N#define MWU_INTEN_REGION3WA_Msk (0x1UL << MWU_INTEN_REGION3WA_Pos) /*!< Bit mask of REGION3WA field. */
N#define MWU_INTEN_REGION3WA_Disabled (0UL) /*!< Disable */
N#define MWU_INTEN_REGION3WA_Enabled (1UL) /*!< Enable */
N
N/* Bit 5 : Enable or disable interrupt for REGION[2].RA event */
N#define MWU_INTEN_REGION2RA_Pos (5UL) /*!< Position of REGION2RA field. */
N#define MWU_INTEN_REGION2RA_Msk (0x1UL << MWU_INTEN_REGION2RA_Pos) /*!< Bit mask of REGION2RA field. */
N#define MWU_INTEN_REGION2RA_Disabled (0UL) /*!< Disable */
N#define MWU_INTEN_REGION2RA_Enabled (1UL) /*!< Enable */
N
N/* Bit 4 : Enable or disable interrupt for REGION[2].WA event */
N#define MWU_INTEN_REGION2WA_Pos (4UL) /*!< Position of REGION2WA field. */
N#define MWU_INTEN_REGION2WA_Msk (0x1UL << MWU_INTEN_REGION2WA_Pos) /*!< Bit mask of REGION2WA field. */
N#define MWU_INTEN_REGION2WA_Disabled (0UL) /*!< Disable */
N#define MWU_INTEN_REGION2WA_Enabled (1UL) /*!< Enable */
N
N/* Bit 3 : Enable or disable interrupt for REGION[1].RA event */
N#define MWU_INTEN_REGION1RA_Pos (3UL) /*!< Position of REGION1RA field. */
N#define MWU_INTEN_REGION1RA_Msk (0x1UL << MWU_INTEN_REGION1RA_Pos) /*!< Bit mask of REGION1RA field. */
N#define MWU_INTEN_REGION1RA_Disabled (0UL) /*!< Disable */
N#define MWU_INTEN_REGION1RA_Enabled (1UL) /*!< Enable */
N
N/* Bit 2 : Enable or disable interrupt for REGION[1].WA event */
N#define MWU_INTEN_REGION1WA_Pos (2UL) /*!< Position of REGION1WA field. */
N#define MWU_INTEN_REGION1WA_Msk (0x1UL << MWU_INTEN_REGION1WA_Pos) /*!< Bit mask of REGION1WA field. */
N#define MWU_INTEN_REGION1WA_Disabled (0UL) /*!< Disable */
N#define MWU_INTEN_REGION1WA_Enabled (1UL) /*!< Enable */
N
N/* Bit 1 : Enable or disable interrupt for REGION[0].RA event */
N#define MWU_INTEN_REGION0RA_Pos (1UL) /*!< Position of REGION0RA field. */
N#define MWU_INTEN_REGION0RA_Msk (0x1UL << MWU_INTEN_REGION0RA_Pos) /*!< Bit mask of REGION0RA field. */
N#define MWU_INTEN_REGION0RA_Disabled (0UL) /*!< Disable */
N#define MWU_INTEN_REGION0RA_Enabled (1UL) /*!< Enable */
N
N/* Bit 0 : Enable or disable interrupt for REGION[0].WA event */
N#define MWU_INTEN_REGION0WA_Pos (0UL) /*!< Position of REGION0WA field. */
N#define MWU_INTEN_REGION0WA_Msk (0x1UL << MWU_INTEN_REGION0WA_Pos) /*!< Bit mask of REGION0WA field. */
N#define MWU_INTEN_REGION0WA_Disabled (0UL) /*!< Disable */
N#define MWU_INTEN_REGION0WA_Enabled (1UL) /*!< Enable */
N
N/* Register: MWU_INTENSET */
N/* Description: Enable interrupt */
N
N/* Bit 27 : Write '1' to Enable interrupt for PREGION[1].RA event */
N#define MWU_INTENSET_PREGION1RA_Pos (27UL) /*!< Position of PREGION1RA field. */
N#define MWU_INTENSET_PREGION1RA_Msk (0x1UL << MWU_INTENSET_PREGION1RA_Pos) /*!< Bit mask of PREGION1RA field. */
N#define MWU_INTENSET_PREGION1RA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_INTENSET_PREGION1RA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_INTENSET_PREGION1RA_Set (1UL) /*!< Enable */
N
N/* Bit 26 : Write '1' to Enable interrupt for PREGION[1].WA event */
N#define MWU_INTENSET_PREGION1WA_Pos (26UL) /*!< Position of PREGION1WA field. */
N#define MWU_INTENSET_PREGION1WA_Msk (0x1UL << MWU_INTENSET_PREGION1WA_Pos) /*!< Bit mask of PREGION1WA field. */
N#define MWU_INTENSET_PREGION1WA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_INTENSET_PREGION1WA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_INTENSET_PREGION1WA_Set (1UL) /*!< Enable */
N
N/* Bit 25 : Write '1' to Enable interrupt for PREGION[0].RA event */
N#define MWU_INTENSET_PREGION0RA_Pos (25UL) /*!< Position of PREGION0RA field. */
N#define MWU_INTENSET_PREGION0RA_Msk (0x1UL << MWU_INTENSET_PREGION0RA_Pos) /*!< Bit mask of PREGION0RA field. */
N#define MWU_INTENSET_PREGION0RA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_INTENSET_PREGION0RA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_INTENSET_PREGION0RA_Set (1UL) /*!< Enable */
N
N/* Bit 24 : Write '1' to Enable interrupt for PREGION[0].WA event */
N#define MWU_INTENSET_PREGION0WA_Pos (24UL) /*!< Position of PREGION0WA field. */
N#define MWU_INTENSET_PREGION0WA_Msk (0x1UL << MWU_INTENSET_PREGION0WA_Pos) /*!< Bit mask of PREGION0WA field. */
N#define MWU_INTENSET_PREGION0WA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_INTENSET_PREGION0WA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_INTENSET_PREGION0WA_Set (1UL) /*!< Enable */
N
N/* Bit 7 : Write '1' to Enable interrupt for REGION[3].RA event */
N#define MWU_INTENSET_REGION3RA_Pos (7UL) /*!< Position of REGION3RA field. */
N#define MWU_INTENSET_REGION3RA_Msk (0x1UL << MWU_INTENSET_REGION3RA_Pos) /*!< Bit mask of REGION3RA field. */
N#define MWU_INTENSET_REGION3RA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_INTENSET_REGION3RA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_INTENSET_REGION3RA_Set (1UL) /*!< Enable */
N
N/* Bit 6 : Write '1' to Enable interrupt for REGION[3].WA event */
N#define MWU_INTENSET_REGION3WA_Pos (6UL) /*!< Position of REGION3WA field. */
N#define MWU_INTENSET_REGION3WA_Msk (0x1UL << MWU_INTENSET_REGION3WA_Pos) /*!< Bit mask of REGION3WA field. */
N#define MWU_INTENSET_REGION3WA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_INTENSET_REGION3WA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_INTENSET_REGION3WA_Set (1UL) /*!< Enable */
N
N/* Bit 5 : Write '1' to Enable interrupt for REGION[2].RA event */
N#define MWU_INTENSET_REGION2RA_Pos (5UL) /*!< Position of REGION2RA field. */
N#define MWU_INTENSET_REGION2RA_Msk (0x1UL << MWU_INTENSET_REGION2RA_Pos) /*!< Bit mask of REGION2RA field. */
N#define MWU_INTENSET_REGION2RA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_INTENSET_REGION2RA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_INTENSET_REGION2RA_Set (1UL) /*!< Enable */
N
N/* Bit 4 : Write '1' to Enable interrupt for REGION[2].WA event */
N#define MWU_INTENSET_REGION2WA_Pos (4UL) /*!< Position of REGION2WA field. */
N#define MWU_INTENSET_REGION2WA_Msk (0x1UL << MWU_INTENSET_REGION2WA_Pos) /*!< Bit mask of REGION2WA field. */
N#define MWU_INTENSET_REGION2WA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_INTENSET_REGION2WA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_INTENSET_REGION2WA_Set (1UL) /*!< Enable */
N
N/* Bit 3 : Write '1' to Enable interrupt for REGION[1].RA event */
N#define MWU_INTENSET_REGION1RA_Pos (3UL) /*!< Position of REGION1RA field. */
N#define MWU_INTENSET_REGION1RA_Msk (0x1UL << MWU_INTENSET_REGION1RA_Pos) /*!< Bit mask of REGION1RA field. */
N#define MWU_INTENSET_REGION1RA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_INTENSET_REGION1RA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_INTENSET_REGION1RA_Set (1UL) /*!< Enable */
N
N/* Bit 2 : Write '1' to Enable interrupt for REGION[1].WA event */
N#define MWU_INTENSET_REGION1WA_Pos (2UL) /*!< Position of REGION1WA field. */
N#define MWU_INTENSET_REGION1WA_Msk (0x1UL << MWU_INTENSET_REGION1WA_Pos) /*!< Bit mask of REGION1WA field. */
N#define MWU_INTENSET_REGION1WA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_INTENSET_REGION1WA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_INTENSET_REGION1WA_Set (1UL) /*!< Enable */
N
N/* Bit 1 : Write '1' to Enable interrupt for REGION[0].RA event */
N#define MWU_INTENSET_REGION0RA_Pos (1UL) /*!< Position of REGION0RA field. */
N#define MWU_INTENSET_REGION0RA_Msk (0x1UL << MWU_INTENSET_REGION0RA_Pos) /*!< Bit mask of REGION0RA field. */
N#define MWU_INTENSET_REGION0RA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_INTENSET_REGION0RA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_INTENSET_REGION0RA_Set (1UL) /*!< Enable */
N
N/* Bit 0 : Write '1' to Enable interrupt for REGION[0].WA event */
N#define MWU_INTENSET_REGION0WA_Pos (0UL) /*!< Position of REGION0WA field. */
N#define MWU_INTENSET_REGION0WA_Msk (0x1UL << MWU_INTENSET_REGION0WA_Pos) /*!< Bit mask of REGION0WA field. */
N#define MWU_INTENSET_REGION0WA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_INTENSET_REGION0WA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_INTENSET_REGION0WA_Set (1UL) /*!< Enable */
N
N/* Register: MWU_INTENCLR */
N/* Description: Disable interrupt */
N
N/* Bit 27 : Write '1' to Disable interrupt for PREGION[1].RA event */
N#define MWU_INTENCLR_PREGION1RA_Pos (27UL) /*!< Position of PREGION1RA field. */
N#define MWU_INTENCLR_PREGION1RA_Msk (0x1UL << MWU_INTENCLR_PREGION1RA_Pos) /*!< Bit mask of PREGION1RA field. */
N#define MWU_INTENCLR_PREGION1RA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_INTENCLR_PREGION1RA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_INTENCLR_PREGION1RA_Clear (1UL) /*!< Disable */
N
N/* Bit 26 : Write '1' to Disable interrupt for PREGION[1].WA event */
N#define MWU_INTENCLR_PREGION1WA_Pos (26UL) /*!< Position of PREGION1WA field. */
N#define MWU_INTENCLR_PREGION1WA_Msk (0x1UL << MWU_INTENCLR_PREGION1WA_Pos) /*!< Bit mask of PREGION1WA field. */
N#define MWU_INTENCLR_PREGION1WA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_INTENCLR_PREGION1WA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_INTENCLR_PREGION1WA_Clear (1UL) /*!< Disable */
N
N/* Bit 25 : Write '1' to Disable interrupt for PREGION[0].RA event */
N#define MWU_INTENCLR_PREGION0RA_Pos (25UL) /*!< Position of PREGION0RA field. */
N#define MWU_INTENCLR_PREGION0RA_Msk (0x1UL << MWU_INTENCLR_PREGION0RA_Pos) /*!< Bit mask of PREGION0RA field. */
N#define MWU_INTENCLR_PREGION0RA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_INTENCLR_PREGION0RA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_INTENCLR_PREGION0RA_Clear (1UL) /*!< Disable */
N
N/* Bit 24 : Write '1' to Disable interrupt for PREGION[0].WA event */
N#define MWU_INTENCLR_PREGION0WA_Pos (24UL) /*!< Position of PREGION0WA field. */
N#define MWU_INTENCLR_PREGION0WA_Msk (0x1UL << MWU_INTENCLR_PREGION0WA_Pos) /*!< Bit mask of PREGION0WA field. */
N#define MWU_INTENCLR_PREGION0WA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_INTENCLR_PREGION0WA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_INTENCLR_PREGION0WA_Clear (1UL) /*!< Disable */
N
N/* Bit 7 : Write '1' to Disable interrupt for REGION[3].RA event */
N#define MWU_INTENCLR_REGION3RA_Pos (7UL) /*!< Position of REGION3RA field. */
N#define MWU_INTENCLR_REGION3RA_Msk (0x1UL << MWU_INTENCLR_REGION3RA_Pos) /*!< Bit mask of REGION3RA field. */
N#define MWU_INTENCLR_REGION3RA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_INTENCLR_REGION3RA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_INTENCLR_REGION3RA_Clear (1UL) /*!< Disable */
N
N/* Bit 6 : Write '1' to Disable interrupt for REGION[3].WA event */
N#define MWU_INTENCLR_REGION3WA_Pos (6UL) /*!< Position of REGION3WA field. */
N#define MWU_INTENCLR_REGION3WA_Msk (0x1UL << MWU_INTENCLR_REGION3WA_Pos) /*!< Bit mask of REGION3WA field. */
N#define MWU_INTENCLR_REGION3WA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_INTENCLR_REGION3WA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_INTENCLR_REGION3WA_Clear (1UL) /*!< Disable */
N
N/* Bit 5 : Write '1' to Disable interrupt for REGION[2].RA event */
N#define MWU_INTENCLR_REGION2RA_Pos (5UL) /*!< Position of REGION2RA field. */
N#define MWU_INTENCLR_REGION2RA_Msk (0x1UL << MWU_INTENCLR_REGION2RA_Pos) /*!< Bit mask of REGION2RA field. */
N#define MWU_INTENCLR_REGION2RA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_INTENCLR_REGION2RA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_INTENCLR_REGION2RA_Clear (1UL) /*!< Disable */
N
N/* Bit 4 : Write '1' to Disable interrupt for REGION[2].WA event */
N#define MWU_INTENCLR_REGION2WA_Pos (4UL) /*!< Position of REGION2WA field. */
N#define MWU_INTENCLR_REGION2WA_Msk (0x1UL << MWU_INTENCLR_REGION2WA_Pos) /*!< Bit mask of REGION2WA field. */
N#define MWU_INTENCLR_REGION2WA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_INTENCLR_REGION2WA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_INTENCLR_REGION2WA_Clear (1UL) /*!< Disable */
N
N/* Bit 3 : Write '1' to Disable interrupt for REGION[1].RA event */
N#define MWU_INTENCLR_REGION1RA_Pos (3UL) /*!< Position of REGION1RA field. */
N#define MWU_INTENCLR_REGION1RA_Msk (0x1UL << MWU_INTENCLR_REGION1RA_Pos) /*!< Bit mask of REGION1RA field. */
N#define MWU_INTENCLR_REGION1RA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_INTENCLR_REGION1RA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_INTENCLR_REGION1RA_Clear (1UL) /*!< Disable */
N
N/* Bit 2 : Write '1' to Disable interrupt for REGION[1].WA event */
N#define MWU_INTENCLR_REGION1WA_Pos (2UL) /*!< Position of REGION1WA field. */
N#define MWU_INTENCLR_REGION1WA_Msk (0x1UL << MWU_INTENCLR_REGION1WA_Pos) /*!< Bit mask of REGION1WA field. */
N#define MWU_INTENCLR_REGION1WA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_INTENCLR_REGION1WA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_INTENCLR_REGION1WA_Clear (1UL) /*!< Disable */
N
N/* Bit 1 : Write '1' to Disable interrupt for REGION[0].RA event */
N#define MWU_INTENCLR_REGION0RA_Pos (1UL) /*!< Position of REGION0RA field. */
N#define MWU_INTENCLR_REGION0RA_Msk (0x1UL << MWU_INTENCLR_REGION0RA_Pos) /*!< Bit mask of REGION0RA field. */
N#define MWU_INTENCLR_REGION0RA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_INTENCLR_REGION0RA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_INTENCLR_REGION0RA_Clear (1UL) /*!< Disable */
N
N/* Bit 0 : Write '1' to Disable interrupt for REGION[0].WA event */
N#define MWU_INTENCLR_REGION0WA_Pos (0UL) /*!< Position of REGION0WA field. */
N#define MWU_INTENCLR_REGION0WA_Msk (0x1UL << MWU_INTENCLR_REGION0WA_Pos) /*!< Bit mask of REGION0WA field. */
N#define MWU_INTENCLR_REGION0WA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_INTENCLR_REGION0WA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_INTENCLR_REGION0WA_Clear (1UL) /*!< Disable */
N
N/* Register: MWU_NMIEN */
N/* Description: Enable or disable non-maskable interrupt */
N
N/* Bit 27 : Enable or disable non-maskable interrupt for PREGION[1].RA event */
N#define MWU_NMIEN_PREGION1RA_Pos (27UL) /*!< Position of PREGION1RA field. */
N#define MWU_NMIEN_PREGION1RA_Msk (0x1UL << MWU_NMIEN_PREGION1RA_Pos) /*!< Bit mask of PREGION1RA field. */
N#define MWU_NMIEN_PREGION1RA_Disabled (0UL) /*!< Disable */
N#define MWU_NMIEN_PREGION1RA_Enabled (1UL) /*!< Enable */
N
N/* Bit 26 : Enable or disable non-maskable interrupt for PREGION[1].WA event */
N#define MWU_NMIEN_PREGION1WA_Pos (26UL) /*!< Position of PREGION1WA field. */
N#define MWU_NMIEN_PREGION1WA_Msk (0x1UL << MWU_NMIEN_PREGION1WA_Pos) /*!< Bit mask of PREGION1WA field. */
N#define MWU_NMIEN_PREGION1WA_Disabled (0UL) /*!< Disable */
N#define MWU_NMIEN_PREGION1WA_Enabled (1UL) /*!< Enable */
N
N/* Bit 25 : Enable or disable non-maskable interrupt for PREGION[0].RA event */
N#define MWU_NMIEN_PREGION0RA_Pos (25UL) /*!< Position of PREGION0RA field. */
N#define MWU_NMIEN_PREGION0RA_Msk (0x1UL << MWU_NMIEN_PREGION0RA_Pos) /*!< Bit mask of PREGION0RA field. */
N#define MWU_NMIEN_PREGION0RA_Disabled (0UL) /*!< Disable */
N#define MWU_NMIEN_PREGION0RA_Enabled (1UL) /*!< Enable */
N
N/* Bit 24 : Enable or disable non-maskable interrupt for PREGION[0].WA event */
N#define MWU_NMIEN_PREGION0WA_Pos (24UL) /*!< Position of PREGION0WA field. */
N#define MWU_NMIEN_PREGION0WA_Msk (0x1UL << MWU_NMIEN_PREGION0WA_Pos) /*!< Bit mask of PREGION0WA field. */
N#define MWU_NMIEN_PREGION0WA_Disabled (0UL) /*!< Disable */
N#define MWU_NMIEN_PREGION0WA_Enabled (1UL) /*!< Enable */
N
N/* Bit 7 : Enable or disable non-maskable interrupt for REGION[3].RA event */
N#define MWU_NMIEN_REGION3RA_Pos (7UL) /*!< Position of REGION3RA field. */
N#define MWU_NMIEN_REGION3RA_Msk (0x1UL << MWU_NMIEN_REGION3RA_Pos) /*!< Bit mask of REGION3RA field. */
N#define MWU_NMIEN_REGION3RA_Disabled (0UL) /*!< Disable */
N#define MWU_NMIEN_REGION3RA_Enabled (1UL) /*!< Enable */
N
N/* Bit 6 : Enable or disable non-maskable interrupt for REGION[3].WA event */
N#define MWU_NMIEN_REGION3WA_Pos (6UL) /*!< Position of REGION3WA field. */
N#define MWU_NMIEN_REGION3WA_Msk (0x1UL << MWU_NMIEN_REGION3WA_Pos) /*!< Bit mask of REGION3WA field. */
N#define MWU_NMIEN_REGION3WA_Disabled (0UL) /*!< Disable */
N#define MWU_NMIEN_REGION3WA_Enabled (1UL) /*!< Enable */
N
N/* Bit 5 : Enable or disable non-maskable interrupt for REGION[2].RA event */
N#define MWU_NMIEN_REGION2RA_Pos (5UL) /*!< Position of REGION2RA field. */
N#define MWU_NMIEN_REGION2RA_Msk (0x1UL << MWU_NMIEN_REGION2RA_Pos) /*!< Bit mask of REGION2RA field. */
N#define MWU_NMIEN_REGION2RA_Disabled (0UL) /*!< Disable */
N#define MWU_NMIEN_REGION2RA_Enabled (1UL) /*!< Enable */
N
N/* Bit 4 : Enable or disable non-maskable interrupt for REGION[2].WA event */
N#define MWU_NMIEN_REGION2WA_Pos (4UL) /*!< Position of REGION2WA field. */
N#define MWU_NMIEN_REGION2WA_Msk (0x1UL << MWU_NMIEN_REGION2WA_Pos) /*!< Bit mask of REGION2WA field. */
N#define MWU_NMIEN_REGION2WA_Disabled (0UL) /*!< Disable */
N#define MWU_NMIEN_REGION2WA_Enabled (1UL) /*!< Enable */
N
N/* Bit 3 : Enable or disable non-maskable interrupt for REGION[1].RA event */
N#define MWU_NMIEN_REGION1RA_Pos (3UL) /*!< Position of REGION1RA field. */
N#define MWU_NMIEN_REGION1RA_Msk (0x1UL << MWU_NMIEN_REGION1RA_Pos) /*!< Bit mask of REGION1RA field. */
N#define MWU_NMIEN_REGION1RA_Disabled (0UL) /*!< Disable */
N#define MWU_NMIEN_REGION1RA_Enabled (1UL) /*!< Enable */
N
N/* Bit 2 : Enable or disable non-maskable interrupt for REGION[1].WA event */
N#define MWU_NMIEN_REGION1WA_Pos (2UL) /*!< Position of REGION1WA field. */
N#define MWU_NMIEN_REGION1WA_Msk (0x1UL << MWU_NMIEN_REGION1WA_Pos) /*!< Bit mask of REGION1WA field. */
N#define MWU_NMIEN_REGION1WA_Disabled (0UL) /*!< Disable */
N#define MWU_NMIEN_REGION1WA_Enabled (1UL) /*!< Enable */
N
N/* Bit 1 : Enable or disable non-maskable interrupt for REGION[0].RA event */
N#define MWU_NMIEN_REGION0RA_Pos (1UL) /*!< Position of REGION0RA field. */
N#define MWU_NMIEN_REGION0RA_Msk (0x1UL << MWU_NMIEN_REGION0RA_Pos) /*!< Bit mask of REGION0RA field. */
N#define MWU_NMIEN_REGION0RA_Disabled (0UL) /*!< Disable */
N#define MWU_NMIEN_REGION0RA_Enabled (1UL) /*!< Enable */
N
N/* Bit 0 : Enable or disable non-maskable interrupt for REGION[0].WA event */
N#define MWU_NMIEN_REGION0WA_Pos (0UL) /*!< Position of REGION0WA field. */
N#define MWU_NMIEN_REGION0WA_Msk (0x1UL << MWU_NMIEN_REGION0WA_Pos) /*!< Bit mask of REGION0WA field. */
N#define MWU_NMIEN_REGION0WA_Disabled (0UL) /*!< Disable */
N#define MWU_NMIEN_REGION0WA_Enabled (1UL) /*!< Enable */
N
N/* Register: MWU_NMIENSET */
N/* Description: Enable non-maskable interrupt */
N
N/* Bit 27 : Write '1' to Enable non-maskable interrupt for PREGION[1].RA event */
N#define MWU_NMIENSET_PREGION1RA_Pos (27UL) /*!< Position of PREGION1RA field. */
N#define MWU_NMIENSET_PREGION1RA_Msk (0x1UL << MWU_NMIENSET_PREGION1RA_Pos) /*!< Bit mask of PREGION1RA field. */
N#define MWU_NMIENSET_PREGION1RA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_NMIENSET_PREGION1RA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_NMIENSET_PREGION1RA_Set (1UL) /*!< Enable */
N
N/* Bit 26 : Write '1' to Enable non-maskable interrupt for PREGION[1].WA event */
N#define MWU_NMIENSET_PREGION1WA_Pos (26UL) /*!< Position of PREGION1WA field. */
N#define MWU_NMIENSET_PREGION1WA_Msk (0x1UL << MWU_NMIENSET_PREGION1WA_Pos) /*!< Bit mask of PREGION1WA field. */
N#define MWU_NMIENSET_PREGION1WA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_NMIENSET_PREGION1WA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_NMIENSET_PREGION1WA_Set (1UL) /*!< Enable */
N
N/* Bit 25 : Write '1' to Enable non-maskable interrupt for PREGION[0].RA event */
N#define MWU_NMIENSET_PREGION0RA_Pos (25UL) /*!< Position of PREGION0RA field. */
N#define MWU_NMIENSET_PREGION0RA_Msk (0x1UL << MWU_NMIENSET_PREGION0RA_Pos) /*!< Bit mask of PREGION0RA field. */
N#define MWU_NMIENSET_PREGION0RA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_NMIENSET_PREGION0RA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_NMIENSET_PREGION0RA_Set (1UL) /*!< Enable */
N
N/* Bit 24 : Write '1' to Enable non-maskable interrupt for PREGION[0].WA event */
N#define MWU_NMIENSET_PREGION0WA_Pos (24UL) /*!< Position of PREGION0WA field. */
N#define MWU_NMIENSET_PREGION0WA_Msk (0x1UL << MWU_NMIENSET_PREGION0WA_Pos) /*!< Bit mask of PREGION0WA field. */
N#define MWU_NMIENSET_PREGION0WA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_NMIENSET_PREGION0WA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_NMIENSET_PREGION0WA_Set (1UL) /*!< Enable */
N
N/* Bit 7 : Write '1' to Enable non-maskable interrupt for REGION[3].RA event */
N#define MWU_NMIENSET_REGION3RA_Pos (7UL) /*!< Position of REGION3RA field. */
N#define MWU_NMIENSET_REGION3RA_Msk (0x1UL << MWU_NMIENSET_REGION3RA_Pos) /*!< Bit mask of REGION3RA field. */
N#define MWU_NMIENSET_REGION3RA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_NMIENSET_REGION3RA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_NMIENSET_REGION3RA_Set (1UL) /*!< Enable */
N
N/* Bit 6 : Write '1' to Enable non-maskable interrupt for REGION[3].WA event */
N#define MWU_NMIENSET_REGION3WA_Pos (6UL) /*!< Position of REGION3WA field. */
N#define MWU_NMIENSET_REGION3WA_Msk (0x1UL << MWU_NMIENSET_REGION3WA_Pos) /*!< Bit mask of REGION3WA field. */
N#define MWU_NMIENSET_REGION3WA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_NMIENSET_REGION3WA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_NMIENSET_REGION3WA_Set (1UL) /*!< Enable */
N
N/* Bit 5 : Write '1' to Enable non-maskable interrupt for REGION[2].RA event */
N#define MWU_NMIENSET_REGION2RA_Pos (5UL) /*!< Position of REGION2RA field. */
N#define MWU_NMIENSET_REGION2RA_Msk (0x1UL << MWU_NMIENSET_REGION2RA_Pos) /*!< Bit mask of REGION2RA field. */
N#define MWU_NMIENSET_REGION2RA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_NMIENSET_REGION2RA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_NMIENSET_REGION2RA_Set (1UL) /*!< Enable */
N
N/* Bit 4 : Write '1' to Enable non-maskable interrupt for REGION[2].WA event */
N#define MWU_NMIENSET_REGION2WA_Pos (4UL) /*!< Position of REGION2WA field. */
N#define MWU_NMIENSET_REGION2WA_Msk (0x1UL << MWU_NMIENSET_REGION2WA_Pos) /*!< Bit mask of REGION2WA field. */
N#define MWU_NMIENSET_REGION2WA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_NMIENSET_REGION2WA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_NMIENSET_REGION2WA_Set (1UL) /*!< Enable */
N
N/* Bit 3 : Write '1' to Enable non-maskable interrupt for REGION[1].RA event */
N#define MWU_NMIENSET_REGION1RA_Pos (3UL) /*!< Position of REGION1RA field. */
N#define MWU_NMIENSET_REGION1RA_Msk (0x1UL << MWU_NMIENSET_REGION1RA_Pos) /*!< Bit mask of REGION1RA field. */
N#define MWU_NMIENSET_REGION1RA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_NMIENSET_REGION1RA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_NMIENSET_REGION1RA_Set (1UL) /*!< Enable */
N
N/* Bit 2 : Write '1' to Enable non-maskable interrupt for REGION[1].WA event */
N#define MWU_NMIENSET_REGION1WA_Pos (2UL) /*!< Position of REGION1WA field. */
N#define MWU_NMIENSET_REGION1WA_Msk (0x1UL << MWU_NMIENSET_REGION1WA_Pos) /*!< Bit mask of REGION1WA field. */
N#define MWU_NMIENSET_REGION1WA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_NMIENSET_REGION1WA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_NMIENSET_REGION1WA_Set (1UL) /*!< Enable */
N
N/* Bit 1 : Write '1' to Enable non-maskable interrupt for REGION[0].RA event */
N#define MWU_NMIENSET_REGION0RA_Pos (1UL) /*!< Position of REGION0RA field. */
N#define MWU_NMIENSET_REGION0RA_Msk (0x1UL << MWU_NMIENSET_REGION0RA_Pos) /*!< Bit mask of REGION0RA field. */
N#define MWU_NMIENSET_REGION0RA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_NMIENSET_REGION0RA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_NMIENSET_REGION0RA_Set (1UL) /*!< Enable */
N
N/* Bit 0 : Write '1' to Enable non-maskable interrupt for REGION[0].WA event */
N#define MWU_NMIENSET_REGION0WA_Pos (0UL) /*!< Position of REGION0WA field. */
N#define MWU_NMIENSET_REGION0WA_Msk (0x1UL << MWU_NMIENSET_REGION0WA_Pos) /*!< Bit mask of REGION0WA field. */
N#define MWU_NMIENSET_REGION0WA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_NMIENSET_REGION0WA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_NMIENSET_REGION0WA_Set (1UL) /*!< Enable */
N
N/* Register: MWU_NMIENCLR */
N/* Description: Disable non-maskable interrupt */
N
N/* Bit 27 : Write '1' to Disable non-maskable interrupt for PREGION[1].RA event */
N#define MWU_NMIENCLR_PREGION1RA_Pos (27UL) /*!< Position of PREGION1RA field. */
N#define MWU_NMIENCLR_PREGION1RA_Msk (0x1UL << MWU_NMIENCLR_PREGION1RA_Pos) /*!< Bit mask of PREGION1RA field. */
N#define MWU_NMIENCLR_PREGION1RA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_NMIENCLR_PREGION1RA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_NMIENCLR_PREGION1RA_Clear (1UL) /*!< Disable */
N
N/* Bit 26 : Write '1' to Disable non-maskable interrupt for PREGION[1].WA event */
N#define MWU_NMIENCLR_PREGION1WA_Pos (26UL) /*!< Position of PREGION1WA field. */
N#define MWU_NMIENCLR_PREGION1WA_Msk (0x1UL << MWU_NMIENCLR_PREGION1WA_Pos) /*!< Bit mask of PREGION1WA field. */
N#define MWU_NMIENCLR_PREGION1WA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_NMIENCLR_PREGION1WA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_NMIENCLR_PREGION1WA_Clear (1UL) /*!< Disable */
N
N/* Bit 25 : Write '1' to Disable non-maskable interrupt for PREGION[0].RA event */
N#define MWU_NMIENCLR_PREGION0RA_Pos (25UL) /*!< Position of PREGION0RA field. */
N#define MWU_NMIENCLR_PREGION0RA_Msk (0x1UL << MWU_NMIENCLR_PREGION0RA_Pos) /*!< Bit mask of PREGION0RA field. */
N#define MWU_NMIENCLR_PREGION0RA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_NMIENCLR_PREGION0RA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_NMIENCLR_PREGION0RA_Clear (1UL) /*!< Disable */
N
N/* Bit 24 : Write '1' to Disable non-maskable interrupt for PREGION[0].WA event */
N#define MWU_NMIENCLR_PREGION0WA_Pos (24UL) /*!< Position of PREGION0WA field. */
N#define MWU_NMIENCLR_PREGION0WA_Msk (0x1UL << MWU_NMIENCLR_PREGION0WA_Pos) /*!< Bit mask of PREGION0WA field. */
N#define MWU_NMIENCLR_PREGION0WA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_NMIENCLR_PREGION0WA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_NMIENCLR_PREGION0WA_Clear (1UL) /*!< Disable */
N
N/* Bit 7 : Write '1' to Disable non-maskable interrupt for REGION[3].RA event */
N#define MWU_NMIENCLR_REGION3RA_Pos (7UL) /*!< Position of REGION3RA field. */
N#define MWU_NMIENCLR_REGION3RA_Msk (0x1UL << MWU_NMIENCLR_REGION3RA_Pos) /*!< Bit mask of REGION3RA field. */
N#define MWU_NMIENCLR_REGION3RA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_NMIENCLR_REGION3RA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_NMIENCLR_REGION3RA_Clear (1UL) /*!< Disable */
N
N/* Bit 6 : Write '1' to Disable non-maskable interrupt for REGION[3].WA event */
N#define MWU_NMIENCLR_REGION3WA_Pos (6UL) /*!< Position of REGION3WA field. */
N#define MWU_NMIENCLR_REGION3WA_Msk (0x1UL << MWU_NMIENCLR_REGION3WA_Pos) /*!< Bit mask of REGION3WA field. */
N#define MWU_NMIENCLR_REGION3WA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_NMIENCLR_REGION3WA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_NMIENCLR_REGION3WA_Clear (1UL) /*!< Disable */
N
N/* Bit 5 : Write '1' to Disable non-maskable interrupt for REGION[2].RA event */
N#define MWU_NMIENCLR_REGION2RA_Pos (5UL) /*!< Position of REGION2RA field. */
N#define MWU_NMIENCLR_REGION2RA_Msk (0x1UL << MWU_NMIENCLR_REGION2RA_Pos) /*!< Bit mask of REGION2RA field. */
N#define MWU_NMIENCLR_REGION2RA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_NMIENCLR_REGION2RA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_NMIENCLR_REGION2RA_Clear (1UL) /*!< Disable */
N
N/* Bit 4 : Write '1' to Disable non-maskable interrupt for REGION[2].WA event */
N#define MWU_NMIENCLR_REGION2WA_Pos (4UL) /*!< Position of REGION2WA field. */
N#define MWU_NMIENCLR_REGION2WA_Msk (0x1UL << MWU_NMIENCLR_REGION2WA_Pos) /*!< Bit mask of REGION2WA field. */
N#define MWU_NMIENCLR_REGION2WA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_NMIENCLR_REGION2WA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_NMIENCLR_REGION2WA_Clear (1UL) /*!< Disable */
N
N/* Bit 3 : Write '1' to Disable non-maskable interrupt for REGION[1].RA event */
N#define MWU_NMIENCLR_REGION1RA_Pos (3UL) /*!< Position of REGION1RA field. */
N#define MWU_NMIENCLR_REGION1RA_Msk (0x1UL << MWU_NMIENCLR_REGION1RA_Pos) /*!< Bit mask of REGION1RA field. */
N#define MWU_NMIENCLR_REGION1RA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_NMIENCLR_REGION1RA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_NMIENCLR_REGION1RA_Clear (1UL) /*!< Disable */
N
N/* Bit 2 : Write '1' to Disable non-maskable interrupt for REGION[1].WA event */
N#define MWU_NMIENCLR_REGION1WA_Pos (2UL) /*!< Position of REGION1WA field. */
N#define MWU_NMIENCLR_REGION1WA_Msk (0x1UL << MWU_NMIENCLR_REGION1WA_Pos) /*!< Bit mask of REGION1WA field. */
N#define MWU_NMIENCLR_REGION1WA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_NMIENCLR_REGION1WA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_NMIENCLR_REGION1WA_Clear (1UL) /*!< Disable */
N
N/* Bit 1 : Write '1' to Disable non-maskable interrupt for REGION[0].RA event */
N#define MWU_NMIENCLR_REGION0RA_Pos (1UL) /*!< Position of REGION0RA field. */
N#define MWU_NMIENCLR_REGION0RA_Msk (0x1UL << MWU_NMIENCLR_REGION0RA_Pos) /*!< Bit mask of REGION0RA field. */
N#define MWU_NMIENCLR_REGION0RA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_NMIENCLR_REGION0RA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_NMIENCLR_REGION0RA_Clear (1UL) /*!< Disable */
N
N/* Bit 0 : Write '1' to Disable non-maskable interrupt for REGION[0].WA event */
N#define MWU_NMIENCLR_REGION0WA_Pos (0UL) /*!< Position of REGION0WA field. */
N#define MWU_NMIENCLR_REGION0WA_Msk (0x1UL << MWU_NMIENCLR_REGION0WA_Pos) /*!< Bit mask of REGION0WA field. */
N#define MWU_NMIENCLR_REGION0WA_Disabled (0UL) /*!< Read: Disabled */
N#define MWU_NMIENCLR_REGION0WA_Enabled (1UL) /*!< Read: Enabled */
N#define MWU_NMIENCLR_REGION0WA_Clear (1UL) /*!< Disable */
N
N/* Register: MWU_PERREGION_SUBSTATWA */
N/* Description: Description cluster[0]:  Source of event/interrupt in region 0, write access detected while corresponding subregion was enabled for watching */
N
N/* Bit 31 : Subregion 31 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATWA_SR31_Pos (31UL) /*!< Position of SR31 field. */
N#define MWU_PERREGION_SUBSTATWA_SR31_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR31_Pos) /*!< Bit mask of SR31 field. */
N#define MWU_PERREGION_SUBSTATWA_SR31_NoAccess (0UL) /*!< No write access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATWA_SR31_Access (1UL) /*!< Write access(es) occurred in this subregion */
N
N/* Bit 30 : Subregion 30 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATWA_SR30_Pos (30UL) /*!< Position of SR30 field. */
N#define MWU_PERREGION_SUBSTATWA_SR30_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR30_Pos) /*!< Bit mask of SR30 field. */
N#define MWU_PERREGION_SUBSTATWA_SR30_NoAccess (0UL) /*!< No write access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATWA_SR30_Access (1UL) /*!< Write access(es) occurred in this subregion */
N
N/* Bit 29 : Subregion 29 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATWA_SR29_Pos (29UL) /*!< Position of SR29 field. */
N#define MWU_PERREGION_SUBSTATWA_SR29_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR29_Pos) /*!< Bit mask of SR29 field. */
N#define MWU_PERREGION_SUBSTATWA_SR29_NoAccess (0UL) /*!< No write access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATWA_SR29_Access (1UL) /*!< Write access(es) occurred in this subregion */
N
N/* Bit 28 : Subregion 28 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATWA_SR28_Pos (28UL) /*!< Position of SR28 field. */
N#define MWU_PERREGION_SUBSTATWA_SR28_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR28_Pos) /*!< Bit mask of SR28 field. */
N#define MWU_PERREGION_SUBSTATWA_SR28_NoAccess (0UL) /*!< No write access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATWA_SR28_Access (1UL) /*!< Write access(es) occurred in this subregion */
N
N/* Bit 27 : Subregion 27 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATWA_SR27_Pos (27UL) /*!< Position of SR27 field. */
N#define MWU_PERREGION_SUBSTATWA_SR27_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR27_Pos) /*!< Bit mask of SR27 field. */
N#define MWU_PERREGION_SUBSTATWA_SR27_NoAccess (0UL) /*!< No write access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATWA_SR27_Access (1UL) /*!< Write access(es) occurred in this subregion */
N
N/* Bit 26 : Subregion 26 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATWA_SR26_Pos (26UL) /*!< Position of SR26 field. */
N#define MWU_PERREGION_SUBSTATWA_SR26_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR26_Pos) /*!< Bit mask of SR26 field. */
N#define MWU_PERREGION_SUBSTATWA_SR26_NoAccess (0UL) /*!< No write access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATWA_SR26_Access (1UL) /*!< Write access(es) occurred in this subregion */
N
N/* Bit 25 : Subregion 25 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATWA_SR25_Pos (25UL) /*!< Position of SR25 field. */
N#define MWU_PERREGION_SUBSTATWA_SR25_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR25_Pos) /*!< Bit mask of SR25 field. */
N#define MWU_PERREGION_SUBSTATWA_SR25_NoAccess (0UL) /*!< No write access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATWA_SR25_Access (1UL) /*!< Write access(es) occurred in this subregion */
N
N/* Bit 24 : Subregion 24 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATWA_SR24_Pos (24UL) /*!< Position of SR24 field. */
N#define MWU_PERREGION_SUBSTATWA_SR24_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR24_Pos) /*!< Bit mask of SR24 field. */
N#define MWU_PERREGION_SUBSTATWA_SR24_NoAccess (0UL) /*!< No write access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATWA_SR24_Access (1UL) /*!< Write access(es) occurred in this subregion */
N
N/* Bit 23 : Subregion 23 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATWA_SR23_Pos (23UL) /*!< Position of SR23 field. */
N#define MWU_PERREGION_SUBSTATWA_SR23_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR23_Pos) /*!< Bit mask of SR23 field. */
N#define MWU_PERREGION_SUBSTATWA_SR23_NoAccess (0UL) /*!< No write access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATWA_SR23_Access (1UL) /*!< Write access(es) occurred in this subregion */
N
N/* Bit 22 : Subregion 22 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATWA_SR22_Pos (22UL) /*!< Position of SR22 field. */
N#define MWU_PERREGION_SUBSTATWA_SR22_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR22_Pos) /*!< Bit mask of SR22 field. */
N#define MWU_PERREGION_SUBSTATWA_SR22_NoAccess (0UL) /*!< No write access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATWA_SR22_Access (1UL) /*!< Write access(es) occurred in this subregion */
N
N/* Bit 21 : Subregion 21 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATWA_SR21_Pos (21UL) /*!< Position of SR21 field. */
N#define MWU_PERREGION_SUBSTATWA_SR21_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR21_Pos) /*!< Bit mask of SR21 field. */
N#define MWU_PERREGION_SUBSTATWA_SR21_NoAccess (0UL) /*!< No write access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATWA_SR21_Access (1UL) /*!< Write access(es) occurred in this subregion */
N
N/* Bit 20 : Subregion 20 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATWA_SR20_Pos (20UL) /*!< Position of SR20 field. */
N#define MWU_PERREGION_SUBSTATWA_SR20_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR20_Pos) /*!< Bit mask of SR20 field. */
N#define MWU_PERREGION_SUBSTATWA_SR20_NoAccess (0UL) /*!< No write access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATWA_SR20_Access (1UL) /*!< Write access(es) occurred in this subregion */
N
N/* Bit 19 : Subregion 19 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATWA_SR19_Pos (19UL) /*!< Position of SR19 field. */
N#define MWU_PERREGION_SUBSTATWA_SR19_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR19_Pos) /*!< Bit mask of SR19 field. */
N#define MWU_PERREGION_SUBSTATWA_SR19_NoAccess (0UL) /*!< No write access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATWA_SR19_Access (1UL) /*!< Write access(es) occurred in this subregion */
N
N/* Bit 18 : Subregion 18 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATWA_SR18_Pos (18UL) /*!< Position of SR18 field. */
N#define MWU_PERREGION_SUBSTATWA_SR18_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR18_Pos) /*!< Bit mask of SR18 field. */
N#define MWU_PERREGION_SUBSTATWA_SR18_NoAccess (0UL) /*!< No write access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATWA_SR18_Access (1UL) /*!< Write access(es) occurred in this subregion */
N
N/* Bit 17 : Subregion 17 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATWA_SR17_Pos (17UL) /*!< Position of SR17 field. */
N#define MWU_PERREGION_SUBSTATWA_SR17_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR17_Pos) /*!< Bit mask of SR17 field. */
N#define MWU_PERREGION_SUBSTATWA_SR17_NoAccess (0UL) /*!< No write access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATWA_SR17_Access (1UL) /*!< Write access(es) occurred in this subregion */
N
N/* Bit 16 : Subregion 16 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATWA_SR16_Pos (16UL) /*!< Position of SR16 field. */
N#define MWU_PERREGION_SUBSTATWA_SR16_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR16_Pos) /*!< Bit mask of SR16 field. */
N#define MWU_PERREGION_SUBSTATWA_SR16_NoAccess (0UL) /*!< No write access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATWA_SR16_Access (1UL) /*!< Write access(es) occurred in this subregion */
N
N/* Bit 15 : Subregion 15 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATWA_SR15_Pos (15UL) /*!< Position of SR15 field. */
N#define MWU_PERREGION_SUBSTATWA_SR15_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR15_Pos) /*!< Bit mask of SR15 field. */
N#define MWU_PERREGION_SUBSTATWA_SR15_NoAccess (0UL) /*!< No write access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATWA_SR15_Access (1UL) /*!< Write access(es) occurred in this subregion */
N
N/* Bit 14 : Subregion 14 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATWA_SR14_Pos (14UL) /*!< Position of SR14 field. */
N#define MWU_PERREGION_SUBSTATWA_SR14_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR14_Pos) /*!< Bit mask of SR14 field. */
N#define MWU_PERREGION_SUBSTATWA_SR14_NoAccess (0UL) /*!< No write access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATWA_SR14_Access (1UL) /*!< Write access(es) occurred in this subregion */
N
N/* Bit 13 : Subregion 13 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATWA_SR13_Pos (13UL) /*!< Position of SR13 field. */
N#define MWU_PERREGION_SUBSTATWA_SR13_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR13_Pos) /*!< Bit mask of SR13 field. */
N#define MWU_PERREGION_SUBSTATWA_SR13_NoAccess (0UL) /*!< No write access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATWA_SR13_Access (1UL) /*!< Write access(es) occurred in this subregion */
N
N/* Bit 12 : Subregion 12 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATWA_SR12_Pos (12UL) /*!< Position of SR12 field. */
N#define MWU_PERREGION_SUBSTATWA_SR12_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR12_Pos) /*!< Bit mask of SR12 field. */
N#define MWU_PERREGION_SUBSTATWA_SR12_NoAccess (0UL) /*!< No write access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATWA_SR12_Access (1UL) /*!< Write access(es) occurred in this subregion */
N
N/* Bit 11 : Subregion 11 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATWA_SR11_Pos (11UL) /*!< Position of SR11 field. */
N#define MWU_PERREGION_SUBSTATWA_SR11_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR11_Pos) /*!< Bit mask of SR11 field. */
N#define MWU_PERREGION_SUBSTATWA_SR11_NoAccess (0UL) /*!< No write access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATWA_SR11_Access (1UL) /*!< Write access(es) occurred in this subregion */
N
N/* Bit 10 : Subregion 10 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATWA_SR10_Pos (10UL) /*!< Position of SR10 field. */
N#define MWU_PERREGION_SUBSTATWA_SR10_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR10_Pos) /*!< Bit mask of SR10 field. */
N#define MWU_PERREGION_SUBSTATWA_SR10_NoAccess (0UL) /*!< No write access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATWA_SR10_Access (1UL) /*!< Write access(es) occurred in this subregion */
N
N/* Bit 9 : Subregion 9 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATWA_SR9_Pos (9UL) /*!< Position of SR9 field. */
N#define MWU_PERREGION_SUBSTATWA_SR9_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR9_Pos) /*!< Bit mask of SR9 field. */
N#define MWU_PERREGION_SUBSTATWA_SR9_NoAccess (0UL) /*!< No write access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATWA_SR9_Access (1UL) /*!< Write access(es) occurred in this subregion */
N
N/* Bit 8 : Subregion 8 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATWA_SR8_Pos (8UL) /*!< Position of SR8 field. */
N#define MWU_PERREGION_SUBSTATWA_SR8_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR8_Pos) /*!< Bit mask of SR8 field. */
N#define MWU_PERREGION_SUBSTATWA_SR8_NoAccess (0UL) /*!< No write access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATWA_SR8_Access (1UL) /*!< Write access(es) occurred in this subregion */
N
N/* Bit 7 : Subregion 7 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATWA_SR7_Pos (7UL) /*!< Position of SR7 field. */
N#define MWU_PERREGION_SUBSTATWA_SR7_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR7_Pos) /*!< Bit mask of SR7 field. */
N#define MWU_PERREGION_SUBSTATWA_SR7_NoAccess (0UL) /*!< No write access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATWA_SR7_Access (1UL) /*!< Write access(es) occurred in this subregion */
N
N/* Bit 6 : Subregion 6 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATWA_SR6_Pos (6UL) /*!< Position of SR6 field. */
N#define MWU_PERREGION_SUBSTATWA_SR6_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR6_Pos) /*!< Bit mask of SR6 field. */
N#define MWU_PERREGION_SUBSTATWA_SR6_NoAccess (0UL) /*!< No write access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATWA_SR6_Access (1UL) /*!< Write access(es) occurred in this subregion */
N
N/* Bit 5 : Subregion 5 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATWA_SR5_Pos (5UL) /*!< Position of SR5 field. */
N#define MWU_PERREGION_SUBSTATWA_SR5_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR5_Pos) /*!< Bit mask of SR5 field. */
N#define MWU_PERREGION_SUBSTATWA_SR5_NoAccess (0UL) /*!< No write access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATWA_SR5_Access (1UL) /*!< Write access(es) occurred in this subregion */
N
N/* Bit 4 : Subregion 4 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATWA_SR4_Pos (4UL) /*!< Position of SR4 field. */
N#define MWU_PERREGION_SUBSTATWA_SR4_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR4_Pos) /*!< Bit mask of SR4 field. */
N#define MWU_PERREGION_SUBSTATWA_SR4_NoAccess (0UL) /*!< No write access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATWA_SR4_Access (1UL) /*!< Write access(es) occurred in this subregion */
N
N/* Bit 3 : Subregion 3 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATWA_SR3_Pos (3UL) /*!< Position of SR3 field. */
N#define MWU_PERREGION_SUBSTATWA_SR3_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR3_Pos) /*!< Bit mask of SR3 field. */
N#define MWU_PERREGION_SUBSTATWA_SR3_NoAccess (0UL) /*!< No write access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATWA_SR3_Access (1UL) /*!< Write access(es) occurred in this subregion */
N
N/* Bit 2 : Subregion 2 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATWA_SR2_Pos (2UL) /*!< Position of SR2 field. */
N#define MWU_PERREGION_SUBSTATWA_SR2_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR2_Pos) /*!< Bit mask of SR2 field. */
N#define MWU_PERREGION_SUBSTATWA_SR2_NoAccess (0UL) /*!< No write access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATWA_SR2_Access (1UL) /*!< Write access(es) occurred in this subregion */
N
N/* Bit 1 : Subregion 1 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATWA_SR1_Pos (1UL) /*!< Position of SR1 field. */
N#define MWU_PERREGION_SUBSTATWA_SR1_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR1_Pos) /*!< Bit mask of SR1 field. */
N#define MWU_PERREGION_SUBSTATWA_SR1_NoAccess (0UL) /*!< No write access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATWA_SR1_Access (1UL) /*!< Write access(es) occurred in this subregion */
N
N/* Bit 0 : Subregion 0 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATWA_SR0_Pos (0UL) /*!< Position of SR0 field. */
N#define MWU_PERREGION_SUBSTATWA_SR0_Msk (0x1UL << MWU_PERREGION_SUBSTATWA_SR0_Pos) /*!< Bit mask of SR0 field. */
N#define MWU_PERREGION_SUBSTATWA_SR0_NoAccess (0UL) /*!< No write access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATWA_SR0_Access (1UL) /*!< Write access(es) occurred in this subregion */
N
N/* Register: MWU_PERREGION_SUBSTATRA */
N/* Description: Description cluster[0]:  Source of event/interrupt in region 0, read access detected while corresponding subregion was enabled for watching */
N
N/* Bit 31 : Subregion 31 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATRA_SR31_Pos (31UL) /*!< Position of SR31 field. */
N#define MWU_PERREGION_SUBSTATRA_SR31_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR31_Pos) /*!< Bit mask of SR31 field. */
N#define MWU_PERREGION_SUBSTATRA_SR31_NoAccess (0UL) /*!< No read access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATRA_SR31_Access (1UL) /*!< Read access(es) occurred in this subregion */
N
N/* Bit 30 : Subregion 30 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATRA_SR30_Pos (30UL) /*!< Position of SR30 field. */
N#define MWU_PERREGION_SUBSTATRA_SR30_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR30_Pos) /*!< Bit mask of SR30 field. */
N#define MWU_PERREGION_SUBSTATRA_SR30_NoAccess (0UL) /*!< No read access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATRA_SR30_Access (1UL) /*!< Read access(es) occurred in this subregion */
N
N/* Bit 29 : Subregion 29 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATRA_SR29_Pos (29UL) /*!< Position of SR29 field. */
N#define MWU_PERREGION_SUBSTATRA_SR29_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR29_Pos) /*!< Bit mask of SR29 field. */
N#define MWU_PERREGION_SUBSTATRA_SR29_NoAccess (0UL) /*!< No read access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATRA_SR29_Access (1UL) /*!< Read access(es) occurred in this subregion */
N
N/* Bit 28 : Subregion 28 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATRA_SR28_Pos (28UL) /*!< Position of SR28 field. */
N#define MWU_PERREGION_SUBSTATRA_SR28_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR28_Pos) /*!< Bit mask of SR28 field. */
N#define MWU_PERREGION_SUBSTATRA_SR28_NoAccess (0UL) /*!< No read access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATRA_SR28_Access (1UL) /*!< Read access(es) occurred in this subregion */
N
N/* Bit 27 : Subregion 27 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATRA_SR27_Pos (27UL) /*!< Position of SR27 field. */
N#define MWU_PERREGION_SUBSTATRA_SR27_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR27_Pos) /*!< Bit mask of SR27 field. */
N#define MWU_PERREGION_SUBSTATRA_SR27_NoAccess (0UL) /*!< No read access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATRA_SR27_Access (1UL) /*!< Read access(es) occurred in this subregion */
N
N/* Bit 26 : Subregion 26 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATRA_SR26_Pos (26UL) /*!< Position of SR26 field. */
N#define MWU_PERREGION_SUBSTATRA_SR26_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR26_Pos) /*!< Bit mask of SR26 field. */
N#define MWU_PERREGION_SUBSTATRA_SR26_NoAccess (0UL) /*!< No read access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATRA_SR26_Access (1UL) /*!< Read access(es) occurred in this subregion */
N
N/* Bit 25 : Subregion 25 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATRA_SR25_Pos (25UL) /*!< Position of SR25 field. */
N#define MWU_PERREGION_SUBSTATRA_SR25_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR25_Pos) /*!< Bit mask of SR25 field. */
N#define MWU_PERREGION_SUBSTATRA_SR25_NoAccess (0UL) /*!< No read access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATRA_SR25_Access (1UL) /*!< Read access(es) occurred in this subregion */
N
N/* Bit 24 : Subregion 24 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATRA_SR24_Pos (24UL) /*!< Position of SR24 field. */
N#define MWU_PERREGION_SUBSTATRA_SR24_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR24_Pos) /*!< Bit mask of SR24 field. */
N#define MWU_PERREGION_SUBSTATRA_SR24_NoAccess (0UL) /*!< No read access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATRA_SR24_Access (1UL) /*!< Read access(es) occurred in this subregion */
N
N/* Bit 23 : Subregion 23 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATRA_SR23_Pos (23UL) /*!< Position of SR23 field. */
N#define MWU_PERREGION_SUBSTATRA_SR23_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR23_Pos) /*!< Bit mask of SR23 field. */
N#define MWU_PERREGION_SUBSTATRA_SR23_NoAccess (0UL) /*!< No read access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATRA_SR23_Access (1UL) /*!< Read access(es) occurred in this subregion */
N
N/* Bit 22 : Subregion 22 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATRA_SR22_Pos (22UL) /*!< Position of SR22 field. */
N#define MWU_PERREGION_SUBSTATRA_SR22_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR22_Pos) /*!< Bit mask of SR22 field. */
N#define MWU_PERREGION_SUBSTATRA_SR22_NoAccess (0UL) /*!< No read access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATRA_SR22_Access (1UL) /*!< Read access(es) occurred in this subregion */
N
N/* Bit 21 : Subregion 21 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATRA_SR21_Pos (21UL) /*!< Position of SR21 field. */
N#define MWU_PERREGION_SUBSTATRA_SR21_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR21_Pos) /*!< Bit mask of SR21 field. */
N#define MWU_PERREGION_SUBSTATRA_SR21_NoAccess (0UL) /*!< No read access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATRA_SR21_Access (1UL) /*!< Read access(es) occurred in this subregion */
N
N/* Bit 20 : Subregion 20 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATRA_SR20_Pos (20UL) /*!< Position of SR20 field. */
N#define MWU_PERREGION_SUBSTATRA_SR20_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR20_Pos) /*!< Bit mask of SR20 field. */
N#define MWU_PERREGION_SUBSTATRA_SR20_NoAccess (0UL) /*!< No read access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATRA_SR20_Access (1UL) /*!< Read access(es) occurred in this subregion */
N
N/* Bit 19 : Subregion 19 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATRA_SR19_Pos (19UL) /*!< Position of SR19 field. */
N#define MWU_PERREGION_SUBSTATRA_SR19_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR19_Pos) /*!< Bit mask of SR19 field. */
N#define MWU_PERREGION_SUBSTATRA_SR19_NoAccess (0UL) /*!< No read access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATRA_SR19_Access (1UL) /*!< Read access(es) occurred in this subregion */
N
N/* Bit 18 : Subregion 18 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATRA_SR18_Pos (18UL) /*!< Position of SR18 field. */
N#define MWU_PERREGION_SUBSTATRA_SR18_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR18_Pos) /*!< Bit mask of SR18 field. */
N#define MWU_PERREGION_SUBSTATRA_SR18_NoAccess (0UL) /*!< No read access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATRA_SR18_Access (1UL) /*!< Read access(es) occurred in this subregion */
N
N/* Bit 17 : Subregion 17 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATRA_SR17_Pos (17UL) /*!< Position of SR17 field. */
N#define MWU_PERREGION_SUBSTATRA_SR17_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR17_Pos) /*!< Bit mask of SR17 field. */
N#define MWU_PERREGION_SUBSTATRA_SR17_NoAccess (0UL) /*!< No read access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATRA_SR17_Access (1UL) /*!< Read access(es) occurred in this subregion */
N
N/* Bit 16 : Subregion 16 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATRA_SR16_Pos (16UL) /*!< Position of SR16 field. */
N#define MWU_PERREGION_SUBSTATRA_SR16_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR16_Pos) /*!< Bit mask of SR16 field. */
N#define MWU_PERREGION_SUBSTATRA_SR16_NoAccess (0UL) /*!< No read access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATRA_SR16_Access (1UL) /*!< Read access(es) occurred in this subregion */
N
N/* Bit 15 : Subregion 15 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATRA_SR15_Pos (15UL) /*!< Position of SR15 field. */
N#define MWU_PERREGION_SUBSTATRA_SR15_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR15_Pos) /*!< Bit mask of SR15 field. */
N#define MWU_PERREGION_SUBSTATRA_SR15_NoAccess (0UL) /*!< No read access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATRA_SR15_Access (1UL) /*!< Read access(es) occurred in this subregion */
N
N/* Bit 14 : Subregion 14 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATRA_SR14_Pos (14UL) /*!< Position of SR14 field. */
N#define MWU_PERREGION_SUBSTATRA_SR14_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR14_Pos) /*!< Bit mask of SR14 field. */
N#define MWU_PERREGION_SUBSTATRA_SR14_NoAccess (0UL) /*!< No read access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATRA_SR14_Access (1UL) /*!< Read access(es) occurred in this subregion */
N
N/* Bit 13 : Subregion 13 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATRA_SR13_Pos (13UL) /*!< Position of SR13 field. */
N#define MWU_PERREGION_SUBSTATRA_SR13_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR13_Pos) /*!< Bit mask of SR13 field. */
N#define MWU_PERREGION_SUBSTATRA_SR13_NoAccess (0UL) /*!< No read access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATRA_SR13_Access (1UL) /*!< Read access(es) occurred in this subregion */
N
N/* Bit 12 : Subregion 12 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATRA_SR12_Pos (12UL) /*!< Position of SR12 field. */
N#define MWU_PERREGION_SUBSTATRA_SR12_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR12_Pos) /*!< Bit mask of SR12 field. */
N#define MWU_PERREGION_SUBSTATRA_SR12_NoAccess (0UL) /*!< No read access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATRA_SR12_Access (1UL) /*!< Read access(es) occurred in this subregion */
N
N/* Bit 11 : Subregion 11 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATRA_SR11_Pos (11UL) /*!< Position of SR11 field. */
N#define MWU_PERREGION_SUBSTATRA_SR11_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR11_Pos) /*!< Bit mask of SR11 field. */
N#define MWU_PERREGION_SUBSTATRA_SR11_NoAccess (0UL) /*!< No read access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATRA_SR11_Access (1UL) /*!< Read access(es) occurred in this subregion */
N
N/* Bit 10 : Subregion 10 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATRA_SR10_Pos (10UL) /*!< Position of SR10 field. */
N#define MWU_PERREGION_SUBSTATRA_SR10_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR10_Pos) /*!< Bit mask of SR10 field. */
N#define MWU_PERREGION_SUBSTATRA_SR10_NoAccess (0UL) /*!< No read access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATRA_SR10_Access (1UL) /*!< Read access(es) occurred in this subregion */
N
N/* Bit 9 : Subregion 9 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATRA_SR9_Pos (9UL) /*!< Position of SR9 field. */
N#define MWU_PERREGION_SUBSTATRA_SR9_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR9_Pos) /*!< Bit mask of SR9 field. */
N#define MWU_PERREGION_SUBSTATRA_SR9_NoAccess (0UL) /*!< No read access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATRA_SR9_Access (1UL) /*!< Read access(es) occurred in this subregion */
N
N/* Bit 8 : Subregion 8 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATRA_SR8_Pos (8UL) /*!< Position of SR8 field. */
N#define MWU_PERREGION_SUBSTATRA_SR8_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR8_Pos) /*!< Bit mask of SR8 field. */
N#define MWU_PERREGION_SUBSTATRA_SR8_NoAccess (0UL) /*!< No read access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATRA_SR8_Access (1UL) /*!< Read access(es) occurred in this subregion */
N
N/* Bit 7 : Subregion 7 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATRA_SR7_Pos (7UL) /*!< Position of SR7 field. */
N#define MWU_PERREGION_SUBSTATRA_SR7_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR7_Pos) /*!< Bit mask of SR7 field. */
N#define MWU_PERREGION_SUBSTATRA_SR7_NoAccess (0UL) /*!< No read access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATRA_SR7_Access (1UL) /*!< Read access(es) occurred in this subregion */
N
N/* Bit 6 : Subregion 6 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATRA_SR6_Pos (6UL) /*!< Position of SR6 field. */
N#define MWU_PERREGION_SUBSTATRA_SR6_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR6_Pos) /*!< Bit mask of SR6 field. */
N#define MWU_PERREGION_SUBSTATRA_SR6_NoAccess (0UL) /*!< No read access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATRA_SR6_Access (1UL) /*!< Read access(es) occurred in this subregion */
N
N/* Bit 5 : Subregion 5 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATRA_SR5_Pos (5UL) /*!< Position of SR5 field. */
N#define MWU_PERREGION_SUBSTATRA_SR5_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR5_Pos) /*!< Bit mask of SR5 field. */
N#define MWU_PERREGION_SUBSTATRA_SR5_NoAccess (0UL) /*!< No read access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATRA_SR5_Access (1UL) /*!< Read access(es) occurred in this subregion */
N
N/* Bit 4 : Subregion 4 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATRA_SR4_Pos (4UL) /*!< Position of SR4 field. */
N#define MWU_PERREGION_SUBSTATRA_SR4_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR4_Pos) /*!< Bit mask of SR4 field. */
N#define MWU_PERREGION_SUBSTATRA_SR4_NoAccess (0UL) /*!< No read access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATRA_SR4_Access (1UL) /*!< Read access(es) occurred in this subregion */
N
N/* Bit 3 : Subregion 3 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATRA_SR3_Pos (3UL) /*!< Position of SR3 field. */
N#define MWU_PERREGION_SUBSTATRA_SR3_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR3_Pos) /*!< Bit mask of SR3 field. */
N#define MWU_PERREGION_SUBSTATRA_SR3_NoAccess (0UL) /*!< No read access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATRA_SR3_Access (1UL) /*!< Read access(es) occurred in this subregion */
N
N/* Bit 2 : Subregion 2 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATRA_SR2_Pos (2UL) /*!< Position of SR2 field. */
N#define MWU_PERREGION_SUBSTATRA_SR2_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR2_Pos) /*!< Bit mask of SR2 field. */
N#define MWU_PERREGION_SUBSTATRA_SR2_NoAccess (0UL) /*!< No read access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATRA_SR2_Access (1UL) /*!< Read access(es) occurred in this subregion */
N
N/* Bit 1 : Subregion 1 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATRA_SR1_Pos (1UL) /*!< Position of SR1 field. */
N#define MWU_PERREGION_SUBSTATRA_SR1_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR1_Pos) /*!< Bit mask of SR1 field. */
N#define MWU_PERREGION_SUBSTATRA_SR1_NoAccess (0UL) /*!< No read access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATRA_SR1_Access (1UL) /*!< Read access(es) occurred in this subregion */
N
N/* Bit 0 : Subregion 0 in region 0 (write '1' to clear) */
N#define MWU_PERREGION_SUBSTATRA_SR0_Pos (0UL) /*!< Position of SR0 field. */
N#define MWU_PERREGION_SUBSTATRA_SR0_Msk (0x1UL << MWU_PERREGION_SUBSTATRA_SR0_Pos) /*!< Bit mask of SR0 field. */
N#define MWU_PERREGION_SUBSTATRA_SR0_NoAccess (0UL) /*!< No read access occurred in this subregion */
N#define MWU_PERREGION_SUBSTATRA_SR0_Access (1UL) /*!< Read access(es) occurred in this subregion */
N
N/* Register: MWU_REGIONEN */
N/* Description: Enable/disable regions watch */
N
N/* Bit 27 : Enable/disable read access watch in PREGION[1] */
N#define MWU_REGIONEN_PRGN1RA_Pos (27UL) /*!< Position of PRGN1RA field. */
N#define MWU_REGIONEN_PRGN1RA_Msk (0x1UL << MWU_REGIONEN_PRGN1RA_Pos) /*!< Bit mask of PRGN1RA field. */
N#define MWU_REGIONEN_PRGN1RA_Disable (0UL) /*!< Disable read access watch in this PREGION */
N#define MWU_REGIONEN_PRGN1RA_Enable (1UL) /*!< Enable read access watch in this PREGION */
N
N/* Bit 26 : Enable/disable write access watch in PREGION[1] */
N#define MWU_REGIONEN_PRGN1WA_Pos (26UL) /*!< Position of PRGN1WA field. */
N#define MWU_REGIONEN_PRGN1WA_Msk (0x1UL << MWU_REGIONEN_PRGN1WA_Pos) /*!< Bit mask of PRGN1WA field. */
N#define MWU_REGIONEN_PRGN1WA_Disable (0UL) /*!< Disable write access watch in this PREGION */
N#define MWU_REGIONEN_PRGN1WA_Enable (1UL) /*!< Enable write access watch in this PREGION */
N
N/* Bit 25 : Enable/disable read access watch in PREGION[0] */
N#define MWU_REGIONEN_PRGN0RA_Pos (25UL) /*!< Position of PRGN0RA field. */
N#define MWU_REGIONEN_PRGN0RA_Msk (0x1UL << MWU_REGIONEN_PRGN0RA_Pos) /*!< Bit mask of PRGN0RA field. */
N#define MWU_REGIONEN_PRGN0RA_Disable (0UL) /*!< Disable read access watch in this PREGION */
N#define MWU_REGIONEN_PRGN0RA_Enable (1UL) /*!< Enable read access watch in this PREGION */
N
N/* Bit 24 : Enable/disable write access watch in PREGION[0] */
N#define MWU_REGIONEN_PRGN0WA_Pos (24UL) /*!< Position of PRGN0WA field. */
N#define MWU_REGIONEN_PRGN0WA_Msk (0x1UL << MWU_REGIONEN_PRGN0WA_Pos) /*!< Bit mask of PRGN0WA field. */
N#define MWU_REGIONEN_PRGN0WA_Disable (0UL) /*!< Disable write access watch in this PREGION */
N#define MWU_REGIONEN_PRGN0WA_Enable (1UL) /*!< Enable write access watch in this PREGION */
N
N/* Bit 7 : Enable/disable read access watch in region[3] */
N#define MWU_REGIONEN_RGN3RA_Pos (7UL) /*!< Position of RGN3RA field. */
N#define MWU_REGIONEN_RGN3RA_Msk (0x1UL << MWU_REGIONEN_RGN3RA_Pos) /*!< Bit mask of RGN3RA field. */
N#define MWU_REGIONEN_RGN3RA_Disable (0UL) /*!< Disable read access watch in this region */
N#define MWU_REGIONEN_RGN3RA_Enable (1UL) /*!< Enable read access watch in this region */
N
N/* Bit 6 : Enable/disable write access watch in region[3] */
N#define MWU_REGIONEN_RGN3WA_Pos (6UL) /*!< Position of RGN3WA field. */
N#define MWU_REGIONEN_RGN3WA_Msk (0x1UL << MWU_REGIONEN_RGN3WA_Pos) /*!< Bit mask of RGN3WA field. */
N#define MWU_REGIONEN_RGN3WA_Disable (0UL) /*!< Disable write access watch in this region */
N#define MWU_REGIONEN_RGN3WA_Enable (1UL) /*!< Enable write access watch in this region */
N
N/* Bit 5 : Enable/disable read access watch in region[2] */
N#define MWU_REGIONEN_RGN2RA_Pos (5UL) /*!< Position of RGN2RA field. */
N#define MWU_REGIONEN_RGN2RA_Msk (0x1UL << MWU_REGIONEN_RGN2RA_Pos) /*!< Bit mask of RGN2RA field. */
N#define MWU_REGIONEN_RGN2RA_Disable (0UL) /*!< Disable read access watch in this region */
N#define MWU_REGIONEN_RGN2RA_Enable (1UL) /*!< Enable read access watch in this region */
N
N/* Bit 4 : Enable/disable write access watch in region[2] */
N#define MWU_REGIONEN_RGN2WA_Pos (4UL) /*!< Position of RGN2WA field. */
N#define MWU_REGIONEN_RGN2WA_Msk (0x1UL << MWU_REGIONEN_RGN2WA_Pos) /*!< Bit mask of RGN2WA field. */
N#define MWU_REGIONEN_RGN2WA_Disable (0UL) /*!< Disable write access watch in this region */
N#define MWU_REGIONEN_RGN2WA_Enable (1UL) /*!< Enable write access watch in this region */
N
N/* Bit 3 : Enable/disable read access watch in region[1] */
N#define MWU_REGIONEN_RGN1RA_Pos (3UL) /*!< Position of RGN1RA field. */
N#define MWU_REGIONEN_RGN1RA_Msk (0x1UL << MWU_REGIONEN_RGN1RA_Pos) /*!< Bit mask of RGN1RA field. */
N#define MWU_REGIONEN_RGN1RA_Disable (0UL) /*!< Disable read access watch in this region */
N#define MWU_REGIONEN_RGN1RA_Enable (1UL) /*!< Enable read access watch in this region */
N
N/* Bit 2 : Enable/disable write access watch in region[1] */
N#define MWU_REGIONEN_RGN1WA_Pos (2UL) /*!< Position of RGN1WA field. */
N#define MWU_REGIONEN_RGN1WA_Msk (0x1UL << MWU_REGIONEN_RGN1WA_Pos) /*!< Bit mask of RGN1WA field. */
N#define MWU_REGIONEN_RGN1WA_Disable (0UL) /*!< Disable write access watch in this region */
N#define MWU_REGIONEN_RGN1WA_Enable (1UL) /*!< Enable write access watch in this region */
N
N/* Bit 1 : Enable/disable read access watch in region[0] */
N#define MWU_REGIONEN_RGN0RA_Pos (1UL) /*!< Position of RGN0RA field. */
N#define MWU_REGIONEN_RGN0RA_Msk (0x1UL << MWU_REGIONEN_RGN0RA_Pos) /*!< Bit mask of RGN0RA field. */
N#define MWU_REGIONEN_RGN0RA_Disable (0UL) /*!< Disable read access watch in this region */
N#define MWU_REGIONEN_RGN0RA_Enable (1UL) /*!< Enable read access watch in this region */
N
N/* Bit 0 : Enable/disable write access watch in region[0] */
N#define MWU_REGIONEN_RGN0WA_Pos (0UL) /*!< Position of RGN0WA field. */
N#define MWU_REGIONEN_RGN0WA_Msk (0x1UL << MWU_REGIONEN_RGN0WA_Pos) /*!< Bit mask of RGN0WA field. */
N#define MWU_REGIONEN_RGN0WA_Disable (0UL) /*!< Disable write access watch in this region */
N#define MWU_REGIONEN_RGN0WA_Enable (1UL) /*!< Enable write access watch in this region */
N
N/* Register: MWU_REGIONENSET */
N/* Description: Enable regions watch */
N
N/* Bit 27 : Enable read access watch in PREGION[1] */
N#define MWU_REGIONENSET_PRGN1RA_Pos (27UL) /*!< Position of PRGN1RA field. */
N#define MWU_REGIONENSET_PRGN1RA_Msk (0x1UL << MWU_REGIONENSET_PRGN1RA_Pos) /*!< Bit mask of PRGN1RA field. */
N#define MWU_REGIONENSET_PRGN1RA_Disabled (0UL) /*!< Read access watch in this PREGION is disabled */
N#define MWU_REGIONENSET_PRGN1RA_Enabled (1UL) /*!< Read access watch in this PREGION is enabled */
N#define MWU_REGIONENSET_PRGN1RA_Set (1UL) /*!< Enable read access watch in this PREGION */
N
N/* Bit 26 : Enable write access watch in PREGION[1] */
N#define MWU_REGIONENSET_PRGN1WA_Pos (26UL) /*!< Position of PRGN1WA field. */
N#define MWU_REGIONENSET_PRGN1WA_Msk (0x1UL << MWU_REGIONENSET_PRGN1WA_Pos) /*!< Bit mask of PRGN1WA field. */
N#define MWU_REGIONENSET_PRGN1WA_Disabled (0UL) /*!< Write access watch in this PREGION is disabled */
N#define MWU_REGIONENSET_PRGN1WA_Enabled (1UL) /*!< Write access watch in this PREGION is enabled */
N#define MWU_REGIONENSET_PRGN1WA_Set (1UL) /*!< Enable write access watch in this PREGION */
N
N/* Bit 25 : Enable read access watch in PREGION[0] */
N#define MWU_REGIONENSET_PRGN0RA_Pos (25UL) /*!< Position of PRGN0RA field. */
N#define MWU_REGIONENSET_PRGN0RA_Msk (0x1UL << MWU_REGIONENSET_PRGN0RA_Pos) /*!< Bit mask of PRGN0RA field. */
N#define MWU_REGIONENSET_PRGN0RA_Disabled (0UL) /*!< Read access watch in this PREGION is disabled */
N#define MWU_REGIONENSET_PRGN0RA_Enabled (1UL) /*!< Read access watch in this PREGION is enabled */
N#define MWU_REGIONENSET_PRGN0RA_Set (1UL) /*!< Enable read access watch in this PREGION */
N
N/* Bit 24 : Enable write access watch in PREGION[0] */
N#define MWU_REGIONENSET_PRGN0WA_Pos (24UL) /*!< Position of PRGN0WA field. */
N#define MWU_REGIONENSET_PRGN0WA_Msk (0x1UL << MWU_REGIONENSET_PRGN0WA_Pos) /*!< Bit mask of PRGN0WA field. */
N#define MWU_REGIONENSET_PRGN0WA_Disabled (0UL) /*!< Write access watch in this PREGION is disabled */
N#define MWU_REGIONENSET_PRGN0WA_Enabled (1UL) /*!< Write access watch in this PREGION is enabled */
N#define MWU_REGIONENSET_PRGN0WA_Set (1UL) /*!< Enable write access watch in this PREGION */
N
N/* Bit 7 : Enable read access watch in region[3] */
N#define MWU_REGIONENSET_RGN3RA_Pos (7UL) /*!< Position of RGN3RA field. */
N#define MWU_REGIONENSET_RGN3RA_Msk (0x1UL << MWU_REGIONENSET_RGN3RA_Pos) /*!< Bit mask of RGN3RA field. */
N#define MWU_REGIONENSET_RGN3RA_Disabled (0UL) /*!< Read access watch in this region is disabled */
N#define MWU_REGIONENSET_RGN3RA_Enabled (1UL) /*!< Read access watch in this region is enabled */
N#define MWU_REGIONENSET_RGN3RA_Set (1UL) /*!< Enable read access watch in this region */
N
N/* Bit 6 : Enable write access watch in region[3] */
N#define MWU_REGIONENSET_RGN3WA_Pos (6UL) /*!< Position of RGN3WA field. */
N#define MWU_REGIONENSET_RGN3WA_Msk (0x1UL << MWU_REGIONENSET_RGN3WA_Pos) /*!< Bit mask of RGN3WA field. */
N#define MWU_REGIONENSET_RGN3WA_Disabled (0UL) /*!< Write access watch in this region is disabled */
N#define MWU_REGIONENSET_RGN3WA_Enabled (1UL) /*!< Write access watch in this region is enabled */
N#define MWU_REGIONENSET_RGN3WA_Set (1UL) /*!< Enable write access watch in this region */
N
N/* Bit 5 : Enable read access watch in region[2] */
N#define MWU_REGIONENSET_RGN2RA_Pos (5UL) /*!< Position of RGN2RA field. */
N#define MWU_REGIONENSET_RGN2RA_Msk (0x1UL << MWU_REGIONENSET_RGN2RA_Pos) /*!< Bit mask of RGN2RA field. */
N#define MWU_REGIONENSET_RGN2RA_Disabled (0UL) /*!< Read access watch in this region is disabled */
N#define MWU_REGIONENSET_RGN2RA_Enabled (1UL) /*!< Read access watch in this region is enabled */
N#define MWU_REGIONENSET_RGN2RA_Set (1UL) /*!< Enable read access watch in this region */
N
N/* Bit 4 : Enable write access watch in region[2] */
N#define MWU_REGIONENSET_RGN2WA_Pos (4UL) /*!< Position of RGN2WA field. */
N#define MWU_REGIONENSET_RGN2WA_Msk (0x1UL << MWU_REGIONENSET_RGN2WA_Pos) /*!< Bit mask of RGN2WA field. */
N#define MWU_REGIONENSET_RGN2WA_Disabled (0UL) /*!< Write access watch in this region is disabled */
N#define MWU_REGIONENSET_RGN2WA_Enabled (1UL) /*!< Write access watch in this region is enabled */
N#define MWU_REGIONENSET_RGN2WA_Set (1UL) /*!< Enable write access watch in this region */
N
N/* Bit 3 : Enable read access watch in region[1] */
N#define MWU_REGIONENSET_RGN1RA_Pos (3UL) /*!< Position of RGN1RA field. */
N#define MWU_REGIONENSET_RGN1RA_Msk (0x1UL << MWU_REGIONENSET_RGN1RA_Pos) /*!< Bit mask of RGN1RA field. */
N#define MWU_REGIONENSET_RGN1RA_Disabled (0UL) /*!< Read access watch in this region is disabled */
N#define MWU_REGIONENSET_RGN1RA_Enabled (1UL) /*!< Read access watch in this region is enabled */
N#define MWU_REGIONENSET_RGN1RA_Set (1UL) /*!< Enable read access watch in this region */
N
N/* Bit 2 : Enable write access watch in region[1] */
N#define MWU_REGIONENSET_RGN1WA_Pos (2UL) /*!< Position of RGN1WA field. */
N#define MWU_REGIONENSET_RGN1WA_Msk (0x1UL << MWU_REGIONENSET_RGN1WA_Pos) /*!< Bit mask of RGN1WA field. */
N#define MWU_REGIONENSET_RGN1WA_Disabled (0UL) /*!< Write access watch in this region is disabled */
N#define MWU_REGIONENSET_RGN1WA_Enabled (1UL) /*!< Write access watch in this region is enabled */
N#define MWU_REGIONENSET_RGN1WA_Set (1UL) /*!< Enable write access watch in this region */
N
N/* Bit 1 : Enable read access watch in region[0] */
N#define MWU_REGIONENSET_RGN0RA_Pos (1UL) /*!< Position of RGN0RA field. */
N#define MWU_REGIONENSET_RGN0RA_Msk (0x1UL << MWU_REGIONENSET_RGN0RA_Pos) /*!< Bit mask of RGN0RA field. */
N#define MWU_REGIONENSET_RGN0RA_Disabled (0UL) /*!< Read access watch in this region is disabled */
N#define MWU_REGIONENSET_RGN0RA_Enabled (1UL) /*!< Read access watch in this region is enabled */
N#define MWU_REGIONENSET_RGN0RA_Set (1UL) /*!< Enable read access watch in this region */
N
N/* Bit 0 : Enable write access watch in region[0] */
N#define MWU_REGIONENSET_RGN0WA_Pos (0UL) /*!< Position of RGN0WA field. */
N#define MWU_REGIONENSET_RGN0WA_Msk (0x1UL << MWU_REGIONENSET_RGN0WA_Pos) /*!< Bit mask of RGN0WA field. */
N#define MWU_REGIONENSET_RGN0WA_Disabled (0UL) /*!< Write access watch in this region is disabled */
N#define MWU_REGIONENSET_RGN0WA_Enabled (1UL) /*!< Write access watch in this region is enabled */
N#define MWU_REGIONENSET_RGN0WA_Set (1UL) /*!< Enable write access watch in this region */
N
N/* Register: MWU_REGIONENCLR */
N/* Description: Disable regions watch */
N
N/* Bit 27 : Disable read access watch in PREGION[1] */
N#define MWU_REGIONENCLR_PRGN1RA_Pos (27UL) /*!< Position of PRGN1RA field. */
N#define MWU_REGIONENCLR_PRGN1RA_Msk (0x1UL << MWU_REGIONENCLR_PRGN1RA_Pos) /*!< Bit mask of PRGN1RA field. */
N#define MWU_REGIONENCLR_PRGN1RA_Disabled (0UL) /*!< Read access watch in this PREGION is disabled */
N#define MWU_REGIONENCLR_PRGN1RA_Enabled (1UL) /*!< Read access watch in this PREGION is enabled */
N#define MWU_REGIONENCLR_PRGN1RA_Clear (1UL) /*!< Disable read access watch in this PREGION */
N
N/* Bit 26 : Disable write access watch in PREGION[1] */
N#define MWU_REGIONENCLR_PRGN1WA_Pos (26UL) /*!< Position of PRGN1WA field. */
N#define MWU_REGIONENCLR_PRGN1WA_Msk (0x1UL << MWU_REGIONENCLR_PRGN1WA_Pos) /*!< Bit mask of PRGN1WA field. */
N#define MWU_REGIONENCLR_PRGN1WA_Disabled (0UL) /*!< Write access watch in this PREGION is disabled */
N#define MWU_REGIONENCLR_PRGN1WA_Enabled (1UL) /*!< Write access watch in this PREGION is enabled */
N#define MWU_REGIONENCLR_PRGN1WA_Clear (1UL) /*!< Disable write access watch in this PREGION */
N
N/* Bit 25 : Disable read access watch in PREGION[0] */
N#define MWU_REGIONENCLR_PRGN0RA_Pos (25UL) /*!< Position of PRGN0RA field. */
N#define MWU_REGIONENCLR_PRGN0RA_Msk (0x1UL << MWU_REGIONENCLR_PRGN0RA_Pos) /*!< Bit mask of PRGN0RA field. */
N#define MWU_REGIONENCLR_PRGN0RA_Disabled (0UL) /*!< Read access watch in this PREGION is disabled */
N#define MWU_REGIONENCLR_PRGN0RA_Enabled (1UL) /*!< Read access watch in this PREGION is enabled */
N#define MWU_REGIONENCLR_PRGN0RA_Clear (1UL) /*!< Disable read access watch in this PREGION */
N
N/* Bit 24 : Disable write access watch in PREGION[0] */
N#define MWU_REGIONENCLR_PRGN0WA_Pos (24UL) /*!< Position of PRGN0WA field. */
N#define MWU_REGIONENCLR_PRGN0WA_Msk (0x1UL << MWU_REGIONENCLR_PRGN0WA_Pos) /*!< Bit mask of PRGN0WA field. */
N#define MWU_REGIONENCLR_PRGN0WA_Disabled (0UL) /*!< Write access watch in this PREGION is disabled */
N#define MWU_REGIONENCLR_PRGN0WA_Enabled (1UL) /*!< Write access watch in this PREGION is enabled */
N#define MWU_REGIONENCLR_PRGN0WA_Clear (1UL) /*!< Disable write access watch in this PREGION */
N
N/* Bit 7 : Disable read access watch in region[3] */
N#define MWU_REGIONENCLR_RGN3RA_Pos (7UL) /*!< Position of RGN3RA field. */
N#define MWU_REGIONENCLR_RGN3RA_Msk (0x1UL << MWU_REGIONENCLR_RGN3RA_Pos) /*!< Bit mask of RGN3RA field. */
N#define MWU_REGIONENCLR_RGN3RA_Disabled (0UL) /*!< Read access watch in this region is disabled */
N#define MWU_REGIONENCLR_RGN3RA_Enabled (1UL) /*!< Read access watch in this region is enabled */
N#define MWU_REGIONENCLR_RGN3RA_Clear (1UL) /*!< Disable read access watch in this region */
N
N/* Bit 6 : Disable write access watch in region[3] */
N#define MWU_REGIONENCLR_RGN3WA_Pos (6UL) /*!< Position of RGN3WA field. */
N#define MWU_REGIONENCLR_RGN3WA_Msk (0x1UL << MWU_REGIONENCLR_RGN3WA_Pos) /*!< Bit mask of RGN3WA field. */
N#define MWU_REGIONENCLR_RGN3WA_Disabled (0UL) /*!< Write access watch in this region is disabled */
N#define MWU_REGIONENCLR_RGN3WA_Enabled (1UL) /*!< Write access watch in this region is enabled */
N#define MWU_REGIONENCLR_RGN3WA_Clear (1UL) /*!< Disable write access watch in this region */
N
N/* Bit 5 : Disable read access watch in region[2] */
N#define MWU_REGIONENCLR_RGN2RA_Pos (5UL) /*!< Position of RGN2RA field. */
N#define MWU_REGIONENCLR_RGN2RA_Msk (0x1UL << MWU_REGIONENCLR_RGN2RA_Pos) /*!< Bit mask of RGN2RA field. */
N#define MWU_REGIONENCLR_RGN2RA_Disabled (0UL) /*!< Read access watch in this region is disabled */
N#define MWU_REGIONENCLR_RGN2RA_Enabled (1UL) /*!< Read access watch in this region is enabled */
N#define MWU_REGIONENCLR_RGN2RA_Clear (1UL) /*!< Disable read access watch in this region */
N
N/* Bit 4 : Disable write access watch in region[2] */
N#define MWU_REGIONENCLR_RGN2WA_Pos (4UL) /*!< Position of RGN2WA field. */
N#define MWU_REGIONENCLR_RGN2WA_Msk (0x1UL << MWU_REGIONENCLR_RGN2WA_Pos) /*!< Bit mask of RGN2WA field. */
N#define MWU_REGIONENCLR_RGN2WA_Disabled (0UL) /*!< Write access watch in this region is disabled */
N#define MWU_REGIONENCLR_RGN2WA_Enabled (1UL) /*!< Write access watch in this region is enabled */
N#define MWU_REGIONENCLR_RGN2WA_Clear (1UL) /*!< Disable write access watch in this region */
N
N/* Bit 3 : Disable read access watch in region[1] */
N#define MWU_REGIONENCLR_RGN1RA_Pos (3UL) /*!< Position of RGN1RA field. */
N#define MWU_REGIONENCLR_RGN1RA_Msk (0x1UL << MWU_REGIONENCLR_RGN1RA_Pos) /*!< Bit mask of RGN1RA field. */
N#define MWU_REGIONENCLR_RGN1RA_Disabled (0UL) /*!< Read access watch in this region is disabled */
N#define MWU_REGIONENCLR_RGN1RA_Enabled (1UL) /*!< Read access watch in this region is enabled */
N#define MWU_REGIONENCLR_RGN1RA_Clear (1UL) /*!< Disable read access watch in this region */
N
N/* Bit 2 : Disable write access watch in region[1] */
N#define MWU_REGIONENCLR_RGN1WA_Pos (2UL) /*!< Position of RGN1WA field. */
N#define MWU_REGIONENCLR_RGN1WA_Msk (0x1UL << MWU_REGIONENCLR_RGN1WA_Pos) /*!< Bit mask of RGN1WA field. */
N#define MWU_REGIONENCLR_RGN1WA_Disabled (0UL) /*!< Write access watch in this region is disabled */
N#define MWU_REGIONENCLR_RGN1WA_Enabled (1UL) /*!< Write access watch in this region is enabled */
N#define MWU_REGIONENCLR_RGN1WA_Clear (1UL) /*!< Disable write access watch in this region */
N
N/* Bit 1 : Disable read access watch in region[0] */
N#define MWU_REGIONENCLR_RGN0RA_Pos (1UL) /*!< Position of RGN0RA field. */
N#define MWU_REGIONENCLR_RGN0RA_Msk (0x1UL << MWU_REGIONENCLR_RGN0RA_Pos) /*!< Bit mask of RGN0RA field. */
N#define MWU_REGIONENCLR_RGN0RA_Disabled (0UL) /*!< Read access watch in this region is disabled */
N#define MWU_REGIONENCLR_RGN0RA_Enabled (1UL) /*!< Read access watch in this region is enabled */
N#define MWU_REGIONENCLR_RGN0RA_Clear (1UL) /*!< Disable read access watch in this region */
N
N/* Bit 0 : Disable write access watch in region[0] */
N#define MWU_REGIONENCLR_RGN0WA_Pos (0UL) /*!< Position of RGN0WA field. */
N#define MWU_REGIONENCLR_RGN0WA_Msk (0x1UL << MWU_REGIONENCLR_RGN0WA_Pos) /*!< Bit mask of RGN0WA field. */
N#define MWU_REGIONENCLR_RGN0WA_Disabled (0UL) /*!< Write access watch in this region is disabled */
N#define MWU_REGIONENCLR_RGN0WA_Enabled (1UL) /*!< Write access watch in this region is enabled */
N#define MWU_REGIONENCLR_RGN0WA_Clear (1UL) /*!< Disable write access watch in this region */
N
N/* Register: MWU_REGION_START */
N/* Description: Description cluster[0]:  Start address for region 0 */
N
N/* Bits 31..0 : Start address for region */
N#define MWU_REGION_START_START_Pos (0UL) /*!< Position of START field. */
N#define MWU_REGION_START_START_Msk (0xFFFFFFFFUL << MWU_REGION_START_START_Pos) /*!< Bit mask of START field. */
N
N/* Register: MWU_REGION_END */
N/* Description: Description cluster[0]:  End address of region 0 */
N
N/* Bits 31..0 : End address of region. */
N#define MWU_REGION_END_END_Pos (0UL) /*!< Position of END field. */
N#define MWU_REGION_END_END_Msk (0xFFFFFFFFUL << MWU_REGION_END_END_Pos) /*!< Bit mask of END field. */
N
N/* Register: MWU_PREGION_START */
N/* Description: Description cluster[0]:  Reserved for future use */
N
N/* Bits 31..0 : Reserved for future use */
N#define MWU_PREGION_START_START_Pos (0UL) /*!< Position of START field. */
N#define MWU_PREGION_START_START_Msk (0xFFFFFFFFUL << MWU_PREGION_START_START_Pos) /*!< Bit mask of START field. */
N
N/* Register: MWU_PREGION_END */
N/* Description: Description cluster[0]:  Reserved for future use */
N
N/* Bits 31..0 : Reserved for future use */
N#define MWU_PREGION_END_END_Pos (0UL) /*!< Position of END field. */
N#define MWU_PREGION_END_END_Msk (0xFFFFFFFFUL << MWU_PREGION_END_END_Pos) /*!< Bit mask of END field. */
N
N/* Register: MWU_PREGION_SUBS */
N/* Description: Description cluster[0]:  Subregions of region 0 */
N
N/* Bit 31 : Include or exclude subregion 31 in region */
N#define MWU_PREGION_SUBS_SR31_Pos (31UL) /*!< Position of SR31 field. */
N#define MWU_PREGION_SUBS_SR31_Msk (0x1UL << MWU_PREGION_SUBS_SR31_Pos) /*!< Bit mask of SR31 field. */
N#define MWU_PREGION_SUBS_SR31_Exclude (0UL) /*!< Exclude */
N#define MWU_PREGION_SUBS_SR31_Include (1UL) /*!< Include */
N
N/* Bit 30 : Include or exclude subregion 30 in region */
N#define MWU_PREGION_SUBS_SR30_Pos (30UL) /*!< Position of SR30 field. */
N#define MWU_PREGION_SUBS_SR30_Msk (0x1UL << MWU_PREGION_SUBS_SR30_Pos) /*!< Bit mask of SR30 field. */
N#define MWU_PREGION_SUBS_SR30_Exclude (0UL) /*!< Exclude */
N#define MWU_PREGION_SUBS_SR30_Include (1UL) /*!< Include */
N
N/* Bit 29 : Include or exclude subregion 29 in region */
N#define MWU_PREGION_SUBS_SR29_Pos (29UL) /*!< Position of SR29 field. */
N#define MWU_PREGION_SUBS_SR29_Msk (0x1UL << MWU_PREGION_SUBS_SR29_Pos) /*!< Bit mask of SR29 field. */
N#define MWU_PREGION_SUBS_SR29_Exclude (0UL) /*!< Exclude */
N#define MWU_PREGION_SUBS_SR29_Include (1UL) /*!< Include */
N
N/* Bit 28 : Include or exclude subregion 28 in region */
N#define MWU_PREGION_SUBS_SR28_Pos (28UL) /*!< Position of SR28 field. */
N#define MWU_PREGION_SUBS_SR28_Msk (0x1UL << MWU_PREGION_SUBS_SR28_Pos) /*!< Bit mask of SR28 field. */
N#define MWU_PREGION_SUBS_SR28_Exclude (0UL) /*!< Exclude */
N#define MWU_PREGION_SUBS_SR28_Include (1UL) /*!< Include */
N
N/* Bit 27 : Include or exclude subregion 27 in region */
N#define MWU_PREGION_SUBS_SR27_Pos (27UL) /*!< Position of SR27 field. */
N#define MWU_PREGION_SUBS_SR27_Msk (0x1UL << MWU_PREGION_SUBS_SR27_Pos) /*!< Bit mask of SR27 field. */
N#define MWU_PREGION_SUBS_SR27_Exclude (0UL) /*!< Exclude */
N#define MWU_PREGION_SUBS_SR27_Include (1UL) /*!< Include */
N
N/* Bit 26 : Include or exclude subregion 26 in region */
N#define MWU_PREGION_SUBS_SR26_Pos (26UL) /*!< Position of SR26 field. */
N#define MWU_PREGION_SUBS_SR26_Msk (0x1UL << MWU_PREGION_SUBS_SR26_Pos) /*!< Bit mask of SR26 field. */
N#define MWU_PREGION_SUBS_SR26_Exclude (0UL) /*!< Exclude */
N#define MWU_PREGION_SUBS_SR26_Include (1UL) /*!< Include */
N
N/* Bit 25 : Include or exclude subregion 25 in region */
N#define MWU_PREGION_SUBS_SR25_Pos (25UL) /*!< Position of SR25 field. */
N#define MWU_PREGION_SUBS_SR25_Msk (0x1UL << MWU_PREGION_SUBS_SR25_Pos) /*!< Bit mask of SR25 field. */
N#define MWU_PREGION_SUBS_SR25_Exclude (0UL) /*!< Exclude */
N#define MWU_PREGION_SUBS_SR25_Include (1UL) /*!< Include */
N
N/* Bit 24 : Include or exclude subregion 24 in region */
N#define MWU_PREGION_SUBS_SR24_Pos (24UL) /*!< Position of SR24 field. */
N#define MWU_PREGION_SUBS_SR24_Msk (0x1UL << MWU_PREGION_SUBS_SR24_Pos) /*!< Bit mask of SR24 field. */
N#define MWU_PREGION_SUBS_SR24_Exclude (0UL) /*!< Exclude */
N#define MWU_PREGION_SUBS_SR24_Include (1UL) /*!< Include */
N
N/* Bit 23 : Include or exclude subregion 23 in region */
N#define MWU_PREGION_SUBS_SR23_Pos (23UL) /*!< Position of SR23 field. */
N#define MWU_PREGION_SUBS_SR23_Msk (0x1UL << MWU_PREGION_SUBS_SR23_Pos) /*!< Bit mask of SR23 field. */
N#define MWU_PREGION_SUBS_SR23_Exclude (0UL) /*!< Exclude */
N#define MWU_PREGION_SUBS_SR23_Include (1UL) /*!< Include */
N
N/* Bit 22 : Include or exclude subregion 22 in region */
N#define MWU_PREGION_SUBS_SR22_Pos (22UL) /*!< Position of SR22 field. */
N#define MWU_PREGION_SUBS_SR22_Msk (0x1UL << MWU_PREGION_SUBS_SR22_Pos) /*!< Bit mask of SR22 field. */
N#define MWU_PREGION_SUBS_SR22_Exclude (0UL) /*!< Exclude */
N#define MWU_PREGION_SUBS_SR22_Include (1UL) /*!< Include */
N
N/* Bit 21 : Include or exclude subregion 21 in region */
N#define MWU_PREGION_SUBS_SR21_Pos (21UL) /*!< Position of SR21 field. */
N#define MWU_PREGION_SUBS_SR21_Msk (0x1UL << MWU_PREGION_SUBS_SR21_Pos) /*!< Bit mask of SR21 field. */
N#define MWU_PREGION_SUBS_SR21_Exclude (0UL) /*!< Exclude */
N#define MWU_PREGION_SUBS_SR21_Include (1UL) /*!< Include */
N
N/* Bit 20 : Include or exclude subregion 20 in region */
N#define MWU_PREGION_SUBS_SR20_Pos (20UL) /*!< Position of SR20 field. */
N#define MWU_PREGION_SUBS_SR20_Msk (0x1UL << MWU_PREGION_SUBS_SR20_Pos) /*!< Bit mask of SR20 field. */
N#define MWU_PREGION_SUBS_SR20_Exclude (0UL) /*!< Exclude */
N#define MWU_PREGION_SUBS_SR20_Include (1UL) /*!< Include */
N
N/* Bit 19 : Include or exclude subregion 19 in region */
N#define MWU_PREGION_SUBS_SR19_Pos (19UL) /*!< Position of SR19 field. */
N#define MWU_PREGION_SUBS_SR19_Msk (0x1UL << MWU_PREGION_SUBS_SR19_Pos) /*!< Bit mask of SR19 field. */
N#define MWU_PREGION_SUBS_SR19_Exclude (0UL) /*!< Exclude */
N#define MWU_PREGION_SUBS_SR19_Include (1UL) /*!< Include */
N
N/* Bit 18 : Include or exclude subregion 18 in region */
N#define MWU_PREGION_SUBS_SR18_Pos (18UL) /*!< Position of SR18 field. */
N#define MWU_PREGION_SUBS_SR18_Msk (0x1UL << MWU_PREGION_SUBS_SR18_Pos) /*!< Bit mask of SR18 field. */
N#define MWU_PREGION_SUBS_SR18_Exclude (0UL) /*!< Exclude */
N#define MWU_PREGION_SUBS_SR18_Include (1UL) /*!< Include */
N
N/* Bit 17 : Include or exclude subregion 17 in region */
N#define MWU_PREGION_SUBS_SR17_Pos (17UL) /*!< Position of SR17 field. */
N#define MWU_PREGION_SUBS_SR17_Msk (0x1UL << MWU_PREGION_SUBS_SR17_Pos) /*!< Bit mask of SR17 field. */
N#define MWU_PREGION_SUBS_SR17_Exclude (0UL) /*!< Exclude */
N#define MWU_PREGION_SUBS_SR17_Include (1UL) /*!< Include */
N
N/* Bit 16 : Include or exclude subregion 16 in region */
N#define MWU_PREGION_SUBS_SR16_Pos (16UL) /*!< Position of SR16 field. */
N#define MWU_PREGION_SUBS_SR16_Msk (0x1UL << MWU_PREGION_SUBS_SR16_Pos) /*!< Bit mask of SR16 field. */
N#define MWU_PREGION_SUBS_SR16_Exclude (0UL) /*!< Exclude */
N#define MWU_PREGION_SUBS_SR16_Include (1UL) /*!< Include */
N
N/* Bit 15 : Include or exclude subregion 15 in region */
N#define MWU_PREGION_SUBS_SR15_Pos (15UL) /*!< Position of SR15 field. */
N#define MWU_PREGION_SUBS_SR15_Msk (0x1UL << MWU_PREGION_SUBS_SR15_Pos) /*!< Bit mask of SR15 field. */
N#define MWU_PREGION_SUBS_SR15_Exclude (0UL) /*!< Exclude */
N#define MWU_PREGION_SUBS_SR15_Include (1UL) /*!< Include */
N
N/* Bit 14 : Include or exclude subregion 14 in region */
N#define MWU_PREGION_SUBS_SR14_Pos (14UL) /*!< Position of SR14 field. */
N#define MWU_PREGION_SUBS_SR14_Msk (0x1UL << MWU_PREGION_SUBS_SR14_Pos) /*!< Bit mask of SR14 field. */
N#define MWU_PREGION_SUBS_SR14_Exclude (0UL) /*!< Exclude */
N#define MWU_PREGION_SUBS_SR14_Include (1UL) /*!< Include */
N
N/* Bit 13 : Include or exclude subregion 13 in region */
N#define MWU_PREGION_SUBS_SR13_Pos (13UL) /*!< Position of SR13 field. */
N#define MWU_PREGION_SUBS_SR13_Msk (0x1UL << MWU_PREGION_SUBS_SR13_Pos) /*!< Bit mask of SR13 field. */
N#define MWU_PREGION_SUBS_SR13_Exclude (0UL) /*!< Exclude */
N#define MWU_PREGION_SUBS_SR13_Include (1UL) /*!< Include */
N
N/* Bit 12 : Include or exclude subregion 12 in region */
N#define MWU_PREGION_SUBS_SR12_Pos (12UL) /*!< Position of SR12 field. */
N#define MWU_PREGION_SUBS_SR12_Msk (0x1UL << MWU_PREGION_SUBS_SR12_Pos) /*!< Bit mask of SR12 field. */
N#define MWU_PREGION_SUBS_SR12_Exclude (0UL) /*!< Exclude */
N#define MWU_PREGION_SUBS_SR12_Include (1UL) /*!< Include */
N
N/* Bit 11 : Include or exclude subregion 11 in region */
N#define MWU_PREGION_SUBS_SR11_Pos (11UL) /*!< Position of SR11 field. */
N#define MWU_PREGION_SUBS_SR11_Msk (0x1UL << MWU_PREGION_SUBS_SR11_Pos) /*!< Bit mask of SR11 field. */
N#define MWU_PREGION_SUBS_SR11_Exclude (0UL) /*!< Exclude */
N#define MWU_PREGION_SUBS_SR11_Include (1UL) /*!< Include */
N
N/* Bit 10 : Include or exclude subregion 10 in region */
N#define MWU_PREGION_SUBS_SR10_Pos (10UL) /*!< Position of SR10 field. */
N#define MWU_PREGION_SUBS_SR10_Msk (0x1UL << MWU_PREGION_SUBS_SR10_Pos) /*!< Bit mask of SR10 field. */
N#define MWU_PREGION_SUBS_SR10_Exclude (0UL) /*!< Exclude */
N#define MWU_PREGION_SUBS_SR10_Include (1UL) /*!< Include */
N
N/* Bit 9 : Include or exclude subregion 9 in region */
N#define MWU_PREGION_SUBS_SR9_Pos (9UL) /*!< Position of SR9 field. */
N#define MWU_PREGION_SUBS_SR9_Msk (0x1UL << MWU_PREGION_SUBS_SR9_Pos) /*!< Bit mask of SR9 field. */
N#define MWU_PREGION_SUBS_SR9_Exclude (0UL) /*!< Exclude */
N#define MWU_PREGION_SUBS_SR9_Include (1UL) /*!< Include */
N
N/* Bit 8 : Include or exclude subregion 8 in region */
N#define MWU_PREGION_SUBS_SR8_Pos (8UL) /*!< Position of SR8 field. */
N#define MWU_PREGION_SUBS_SR8_Msk (0x1UL << MWU_PREGION_SUBS_SR8_Pos) /*!< Bit mask of SR8 field. */
N#define MWU_PREGION_SUBS_SR8_Exclude (0UL) /*!< Exclude */
N#define MWU_PREGION_SUBS_SR8_Include (1UL) /*!< Include */
N
N/* Bit 7 : Include or exclude subregion 7 in region */
N#define MWU_PREGION_SUBS_SR7_Pos (7UL) /*!< Position of SR7 field. */
N#define MWU_PREGION_SUBS_SR7_Msk (0x1UL << MWU_PREGION_SUBS_SR7_Pos) /*!< Bit mask of SR7 field. */
N#define MWU_PREGION_SUBS_SR7_Exclude (0UL) /*!< Exclude */
N#define MWU_PREGION_SUBS_SR7_Include (1UL) /*!< Include */
N
N/* Bit 6 : Include or exclude subregion 6 in region */
N#define MWU_PREGION_SUBS_SR6_Pos (6UL) /*!< Position of SR6 field. */
N#define MWU_PREGION_SUBS_SR6_Msk (0x1UL << MWU_PREGION_SUBS_SR6_Pos) /*!< Bit mask of SR6 field. */
N#define MWU_PREGION_SUBS_SR6_Exclude (0UL) /*!< Exclude */
N#define MWU_PREGION_SUBS_SR6_Include (1UL) /*!< Include */
N
N/* Bit 5 : Include or exclude subregion 5 in region */
N#define MWU_PREGION_SUBS_SR5_Pos (5UL) /*!< Position of SR5 field. */
N#define MWU_PREGION_SUBS_SR5_Msk (0x1UL << MWU_PREGION_SUBS_SR5_Pos) /*!< Bit mask of SR5 field. */
N#define MWU_PREGION_SUBS_SR5_Exclude (0UL) /*!< Exclude */
N#define MWU_PREGION_SUBS_SR5_Include (1UL) /*!< Include */
N
N/* Bit 4 : Include or exclude subregion 4 in region */
N#define MWU_PREGION_SUBS_SR4_Pos (4UL) /*!< Position of SR4 field. */
N#define MWU_PREGION_SUBS_SR4_Msk (0x1UL << MWU_PREGION_SUBS_SR4_Pos) /*!< Bit mask of SR4 field. */
N#define MWU_PREGION_SUBS_SR4_Exclude (0UL) /*!< Exclude */
N#define MWU_PREGION_SUBS_SR4_Include (1UL) /*!< Include */
N
N/* Bit 3 : Include or exclude subregion 3 in region */
N#define MWU_PREGION_SUBS_SR3_Pos (3UL) /*!< Position of SR3 field. */
N#define MWU_PREGION_SUBS_SR3_Msk (0x1UL << MWU_PREGION_SUBS_SR3_Pos) /*!< Bit mask of SR3 field. */
N#define MWU_PREGION_SUBS_SR3_Exclude (0UL) /*!< Exclude */
N#define MWU_PREGION_SUBS_SR3_Include (1UL) /*!< Include */
N
N/* Bit 2 : Include or exclude subregion 2 in region */
N#define MWU_PREGION_SUBS_SR2_Pos (2UL) /*!< Position of SR2 field. */
N#define MWU_PREGION_SUBS_SR2_Msk (0x1UL << MWU_PREGION_SUBS_SR2_Pos) /*!< Bit mask of SR2 field. */
N#define MWU_PREGION_SUBS_SR2_Exclude (0UL) /*!< Exclude */
N#define MWU_PREGION_SUBS_SR2_Include (1UL) /*!< Include */
N
N/* Bit 1 : Include or exclude subregion 1 in region */
N#define MWU_PREGION_SUBS_SR1_Pos (1UL) /*!< Position of SR1 field. */
N#define MWU_PREGION_SUBS_SR1_Msk (0x1UL << MWU_PREGION_SUBS_SR1_Pos) /*!< Bit mask of SR1 field. */
N#define MWU_PREGION_SUBS_SR1_Exclude (0UL) /*!< Exclude */
N#define MWU_PREGION_SUBS_SR1_Include (1UL) /*!< Include */
N
N/* Bit 0 : Include or exclude subregion 0 in region */
N#define MWU_PREGION_SUBS_SR0_Pos (0UL) /*!< Position of SR0 field. */
N#define MWU_PREGION_SUBS_SR0_Msk (0x1UL << MWU_PREGION_SUBS_SR0_Pos) /*!< Bit mask of SR0 field. */
N#define MWU_PREGION_SUBS_SR0_Exclude (0UL) /*!< Exclude */
N#define MWU_PREGION_SUBS_SR0_Include (1UL) /*!< Include */
N
N
N/* Peripheral: NFCT */
N/* Description: NFC-A compatible radio */
N
N/* Register: NFCT_SHORTS */
N/* Description: Shortcut register */
N
N/* Bit 1 : Shortcut between FIELDLOST event and SENSE task */
N#define NFCT_SHORTS_FIELDLOST_SENSE_Pos (1UL) /*!< Position of FIELDLOST_SENSE field. */
N#define NFCT_SHORTS_FIELDLOST_SENSE_Msk (0x1UL << NFCT_SHORTS_FIELDLOST_SENSE_Pos) /*!< Bit mask of FIELDLOST_SENSE field. */
N#define NFCT_SHORTS_FIELDLOST_SENSE_Disabled (0UL) /*!< Disable shortcut */
N#define NFCT_SHORTS_FIELDLOST_SENSE_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 0 : Shortcut between FIELDDETECTED event and ACTIVATE task */
N#define NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Pos (0UL) /*!< Position of FIELDDETECTED_ACTIVATE field. */
N#define NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Msk (0x1UL << NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Pos) /*!< Bit mask of FIELDDETECTED_ACTIVATE field. */
N#define NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Disabled (0UL) /*!< Disable shortcut */
N#define NFCT_SHORTS_FIELDDETECTED_ACTIVATE_Enabled (1UL) /*!< Enable shortcut */
N
N/* Register: NFCT_INTEN */
N/* Description: Enable or disable interrupt */
N
N/* Bit 20 : Enable or disable interrupt for STARTED event */
N#define NFCT_INTEN_STARTED_Pos (20UL) /*!< Position of STARTED field. */
N#define NFCT_INTEN_STARTED_Msk (0x1UL << NFCT_INTEN_STARTED_Pos) /*!< Bit mask of STARTED field. */
N#define NFCT_INTEN_STARTED_Disabled (0UL) /*!< Disable */
N#define NFCT_INTEN_STARTED_Enabled (1UL) /*!< Enable */
N
N/* Bit 19 : Enable or disable interrupt for SELECTED event */
N#define NFCT_INTEN_SELECTED_Pos (19UL) /*!< Position of SELECTED field. */
N#define NFCT_INTEN_SELECTED_Msk (0x1UL << NFCT_INTEN_SELECTED_Pos) /*!< Bit mask of SELECTED field. */
N#define NFCT_INTEN_SELECTED_Disabled (0UL) /*!< Disable */
N#define NFCT_INTEN_SELECTED_Enabled (1UL) /*!< Enable */
N
N/* Bit 18 : Enable or disable interrupt for COLLISION event */
N#define NFCT_INTEN_COLLISION_Pos (18UL) /*!< Position of COLLISION field. */
N#define NFCT_INTEN_COLLISION_Msk (0x1UL << NFCT_INTEN_COLLISION_Pos) /*!< Bit mask of COLLISION field. */
N#define NFCT_INTEN_COLLISION_Disabled (0UL) /*!< Disable */
N#define NFCT_INTEN_COLLISION_Enabled (1UL) /*!< Enable */
N
N/* Bit 14 : Enable or disable interrupt for AUTOCOLRESSTARTED event */
N#define NFCT_INTEN_AUTOCOLRESSTARTED_Pos (14UL) /*!< Position of AUTOCOLRESSTARTED field. */
N#define NFCT_INTEN_AUTOCOLRESSTARTED_Msk (0x1UL << NFCT_INTEN_AUTOCOLRESSTARTED_Pos) /*!< Bit mask of AUTOCOLRESSTARTED field. */
N#define NFCT_INTEN_AUTOCOLRESSTARTED_Disabled (0UL) /*!< Disable */
N#define NFCT_INTEN_AUTOCOLRESSTARTED_Enabled (1UL) /*!< Enable */
N
N/* Bit 12 : Enable or disable interrupt for ENDTX event */
N#define NFCT_INTEN_ENDTX_Pos (12UL) /*!< Position of ENDTX field. */
N#define NFCT_INTEN_ENDTX_Msk (0x1UL << NFCT_INTEN_ENDTX_Pos) /*!< Bit mask of ENDTX field. */
N#define NFCT_INTEN_ENDTX_Disabled (0UL) /*!< Disable */
N#define NFCT_INTEN_ENDTX_Enabled (1UL) /*!< Enable */
N
N/* Bit 11 : Enable or disable interrupt for ENDRX event */
N#define NFCT_INTEN_ENDRX_Pos (11UL) /*!< Position of ENDRX field. */
N#define NFCT_INTEN_ENDRX_Msk (0x1UL << NFCT_INTEN_ENDRX_Pos) /*!< Bit mask of ENDRX field. */
N#define NFCT_INTEN_ENDRX_Disabled (0UL) /*!< Disable */
N#define NFCT_INTEN_ENDRX_Enabled (1UL) /*!< Enable */
N
N/* Bit 10 : Enable or disable interrupt for RXERROR event */
N#define NFCT_INTEN_RXERROR_Pos (10UL) /*!< Position of RXERROR field. */
N#define NFCT_INTEN_RXERROR_Msk (0x1UL << NFCT_INTEN_RXERROR_Pos) /*!< Bit mask of RXERROR field. */
N#define NFCT_INTEN_RXERROR_Disabled (0UL) /*!< Disable */
N#define NFCT_INTEN_RXERROR_Enabled (1UL) /*!< Enable */
N
N/* Bit 7 : Enable or disable interrupt for ERROR event */
N#define NFCT_INTEN_ERROR_Pos (7UL) /*!< Position of ERROR field. */
N#define NFCT_INTEN_ERROR_Msk (0x1UL << NFCT_INTEN_ERROR_Pos) /*!< Bit mask of ERROR field. */
N#define NFCT_INTEN_ERROR_Disabled (0UL) /*!< Disable */
N#define NFCT_INTEN_ERROR_Enabled (1UL) /*!< Enable */
N
N/* Bit 6 : Enable or disable interrupt for RXFRAMEEND event */
N#define NFCT_INTEN_RXFRAMEEND_Pos (6UL) /*!< Position of RXFRAMEEND field. */
N#define NFCT_INTEN_RXFRAMEEND_Msk (0x1UL << NFCT_INTEN_RXFRAMEEND_Pos) /*!< Bit mask of RXFRAMEEND field. */
N#define NFCT_INTEN_RXFRAMEEND_Disabled (0UL) /*!< Disable */
N#define NFCT_INTEN_RXFRAMEEND_Enabled (1UL) /*!< Enable */
N
N/* Bit 5 : Enable or disable interrupt for RXFRAMESTART event */
N#define NFCT_INTEN_RXFRAMESTART_Pos (5UL) /*!< Position of RXFRAMESTART field. */
N#define NFCT_INTEN_RXFRAMESTART_Msk (0x1UL << NFCT_INTEN_RXFRAMESTART_Pos) /*!< Bit mask of RXFRAMESTART field. */
N#define NFCT_INTEN_RXFRAMESTART_Disabled (0UL) /*!< Disable */
N#define NFCT_INTEN_RXFRAMESTART_Enabled (1UL) /*!< Enable */
N
N/* Bit 4 : Enable or disable interrupt for TXFRAMEEND event */
N#define NFCT_INTEN_TXFRAMEEND_Pos (4UL) /*!< Position of TXFRAMEEND field. */
N#define NFCT_INTEN_TXFRAMEEND_Msk (0x1UL << NFCT_INTEN_TXFRAMEEND_Pos) /*!< Bit mask of TXFRAMEEND field. */
N#define NFCT_INTEN_TXFRAMEEND_Disabled (0UL) /*!< Disable */
N#define NFCT_INTEN_TXFRAMEEND_Enabled (1UL) /*!< Enable */
N
N/* Bit 3 : Enable or disable interrupt for TXFRAMESTART event */
N#define NFCT_INTEN_TXFRAMESTART_Pos (3UL) /*!< Position of TXFRAMESTART field. */
N#define NFCT_INTEN_TXFRAMESTART_Msk (0x1UL << NFCT_INTEN_TXFRAMESTART_Pos) /*!< Bit mask of TXFRAMESTART field. */
N#define NFCT_INTEN_TXFRAMESTART_Disabled (0UL) /*!< Disable */
N#define NFCT_INTEN_TXFRAMESTART_Enabled (1UL) /*!< Enable */
N
N/* Bit 2 : Enable or disable interrupt for FIELDLOST event */
N#define NFCT_INTEN_FIELDLOST_Pos (2UL) /*!< Position of FIELDLOST field. */
N#define NFCT_INTEN_FIELDLOST_Msk (0x1UL << NFCT_INTEN_FIELDLOST_Pos) /*!< Bit mask of FIELDLOST field. */
N#define NFCT_INTEN_FIELDLOST_Disabled (0UL) /*!< Disable */
N#define NFCT_INTEN_FIELDLOST_Enabled (1UL) /*!< Enable */
N
N/* Bit 1 : Enable or disable interrupt for FIELDDETECTED event */
N#define NFCT_INTEN_FIELDDETECTED_Pos (1UL) /*!< Position of FIELDDETECTED field. */
N#define NFCT_INTEN_FIELDDETECTED_Msk (0x1UL << NFCT_INTEN_FIELDDETECTED_Pos) /*!< Bit mask of FIELDDETECTED field. */
N#define NFCT_INTEN_FIELDDETECTED_Disabled (0UL) /*!< Disable */
N#define NFCT_INTEN_FIELDDETECTED_Enabled (1UL) /*!< Enable */
N
N/* Bit 0 : Enable or disable interrupt for READY event */
N#define NFCT_INTEN_READY_Pos (0UL) /*!< Position of READY field. */
N#define NFCT_INTEN_READY_Msk (0x1UL << NFCT_INTEN_READY_Pos) /*!< Bit mask of READY field. */
N#define NFCT_INTEN_READY_Disabled (0UL) /*!< Disable */
N#define NFCT_INTEN_READY_Enabled (1UL) /*!< Enable */
N
N/* Register: NFCT_INTENSET */
N/* Description: Enable interrupt */
N
N/* Bit 20 : Write '1' to Enable interrupt for STARTED event */
N#define NFCT_INTENSET_STARTED_Pos (20UL) /*!< Position of STARTED field. */
N#define NFCT_INTENSET_STARTED_Msk (0x1UL << NFCT_INTENSET_STARTED_Pos) /*!< Bit mask of STARTED field. */
N#define NFCT_INTENSET_STARTED_Disabled (0UL) /*!< Read: Disabled */
N#define NFCT_INTENSET_STARTED_Enabled (1UL) /*!< Read: Enabled */
N#define NFCT_INTENSET_STARTED_Set (1UL) /*!< Enable */
N
N/* Bit 19 : Write '1' to Enable interrupt for SELECTED event */
N#define NFCT_INTENSET_SELECTED_Pos (19UL) /*!< Position of SELECTED field. */
N#define NFCT_INTENSET_SELECTED_Msk (0x1UL << NFCT_INTENSET_SELECTED_Pos) /*!< Bit mask of SELECTED field. */
N#define NFCT_INTENSET_SELECTED_Disabled (0UL) /*!< Read: Disabled */
N#define NFCT_INTENSET_SELECTED_Enabled (1UL) /*!< Read: Enabled */
N#define NFCT_INTENSET_SELECTED_Set (1UL) /*!< Enable */
N
N/* Bit 18 : Write '1' to Enable interrupt for COLLISION event */
N#define NFCT_INTENSET_COLLISION_Pos (18UL) /*!< Position of COLLISION field. */
N#define NFCT_INTENSET_COLLISION_Msk (0x1UL << NFCT_INTENSET_COLLISION_Pos) /*!< Bit mask of COLLISION field. */
N#define NFCT_INTENSET_COLLISION_Disabled (0UL) /*!< Read: Disabled */
N#define NFCT_INTENSET_COLLISION_Enabled (1UL) /*!< Read: Enabled */
N#define NFCT_INTENSET_COLLISION_Set (1UL) /*!< Enable */
N
N/* Bit 14 : Write '1' to Enable interrupt for AUTOCOLRESSTARTED event */
N#define NFCT_INTENSET_AUTOCOLRESSTARTED_Pos (14UL) /*!< Position of AUTOCOLRESSTARTED field. */
N#define NFCT_INTENSET_AUTOCOLRESSTARTED_Msk (0x1UL << NFCT_INTENSET_AUTOCOLRESSTARTED_Pos) /*!< Bit mask of AUTOCOLRESSTARTED field. */
N#define NFCT_INTENSET_AUTOCOLRESSTARTED_Disabled (0UL) /*!< Read: Disabled */
N#define NFCT_INTENSET_AUTOCOLRESSTARTED_Enabled (1UL) /*!< Read: Enabled */
N#define NFCT_INTENSET_AUTOCOLRESSTARTED_Set (1UL) /*!< Enable */
N
N/* Bit 12 : Write '1' to Enable interrupt for ENDTX event */
N#define NFCT_INTENSET_ENDTX_Pos (12UL) /*!< Position of ENDTX field. */
N#define NFCT_INTENSET_ENDTX_Msk (0x1UL << NFCT_INTENSET_ENDTX_Pos) /*!< Bit mask of ENDTX field. */
N#define NFCT_INTENSET_ENDTX_Disabled (0UL) /*!< Read: Disabled */
N#define NFCT_INTENSET_ENDTX_Enabled (1UL) /*!< Read: Enabled */
N#define NFCT_INTENSET_ENDTX_Set (1UL) /*!< Enable */
N
N/* Bit 11 : Write '1' to Enable interrupt for ENDRX event */
N#define NFCT_INTENSET_ENDRX_Pos (11UL) /*!< Position of ENDRX field. */
N#define NFCT_INTENSET_ENDRX_Msk (0x1UL << NFCT_INTENSET_ENDRX_Pos) /*!< Bit mask of ENDRX field. */
N#define NFCT_INTENSET_ENDRX_Disabled (0UL) /*!< Read: Disabled */
N#define NFCT_INTENSET_ENDRX_Enabled (1UL) /*!< Read: Enabled */
N#define NFCT_INTENSET_ENDRX_Set (1UL) /*!< Enable */
N
N/* Bit 10 : Write '1' to Enable interrupt for RXERROR event */
N#define NFCT_INTENSET_RXERROR_Pos (10UL) /*!< Position of RXERROR field. */
N#define NFCT_INTENSET_RXERROR_Msk (0x1UL << NFCT_INTENSET_RXERROR_Pos) /*!< Bit mask of RXERROR field. */
N#define NFCT_INTENSET_RXERROR_Disabled (0UL) /*!< Read: Disabled */
N#define NFCT_INTENSET_RXERROR_Enabled (1UL) /*!< Read: Enabled */
N#define NFCT_INTENSET_RXERROR_Set (1UL) /*!< Enable */
N
N/* Bit 7 : Write '1' to Enable interrupt for ERROR event */
N#define NFCT_INTENSET_ERROR_Pos (7UL) /*!< Position of ERROR field. */
N#define NFCT_INTENSET_ERROR_Msk (0x1UL << NFCT_INTENSET_ERROR_Pos) /*!< Bit mask of ERROR field. */
N#define NFCT_INTENSET_ERROR_Disabled (0UL) /*!< Read: Disabled */
N#define NFCT_INTENSET_ERROR_Enabled (1UL) /*!< Read: Enabled */
N#define NFCT_INTENSET_ERROR_Set (1UL) /*!< Enable */
N
N/* Bit 6 : Write '1' to Enable interrupt for RXFRAMEEND event */
N#define NFCT_INTENSET_RXFRAMEEND_Pos (6UL) /*!< Position of RXFRAMEEND field. */
N#define NFCT_INTENSET_RXFRAMEEND_Msk (0x1UL << NFCT_INTENSET_RXFRAMEEND_Pos) /*!< Bit mask of RXFRAMEEND field. */
N#define NFCT_INTENSET_RXFRAMEEND_Disabled (0UL) /*!< Read: Disabled */
N#define NFCT_INTENSET_RXFRAMEEND_Enabled (1UL) /*!< Read: Enabled */
N#define NFCT_INTENSET_RXFRAMEEND_Set (1UL) /*!< Enable */
N
N/* Bit 5 : Write '1' to Enable interrupt for RXFRAMESTART event */
N#define NFCT_INTENSET_RXFRAMESTART_Pos (5UL) /*!< Position of RXFRAMESTART field. */
N#define NFCT_INTENSET_RXFRAMESTART_Msk (0x1UL << NFCT_INTENSET_RXFRAMESTART_Pos) /*!< Bit mask of RXFRAMESTART field. */
N#define NFCT_INTENSET_RXFRAMESTART_Disabled (0UL) /*!< Read: Disabled */
N#define NFCT_INTENSET_RXFRAMESTART_Enabled (1UL) /*!< Read: Enabled */
N#define NFCT_INTENSET_RXFRAMESTART_Set (1UL) /*!< Enable */
N
N/* Bit 4 : Write '1' to Enable interrupt for TXFRAMEEND event */
N#define NFCT_INTENSET_TXFRAMEEND_Pos (4UL) /*!< Position of TXFRAMEEND field. */
N#define NFCT_INTENSET_TXFRAMEEND_Msk (0x1UL << NFCT_INTENSET_TXFRAMEEND_Pos) /*!< Bit mask of TXFRAMEEND field. */
N#define NFCT_INTENSET_TXFRAMEEND_Disabled (0UL) /*!< Read: Disabled */
N#define NFCT_INTENSET_TXFRAMEEND_Enabled (1UL) /*!< Read: Enabled */
N#define NFCT_INTENSET_TXFRAMEEND_Set (1UL) /*!< Enable */
N
N/* Bit 3 : Write '1' to Enable interrupt for TXFRAMESTART event */
N#define NFCT_INTENSET_TXFRAMESTART_Pos (3UL) /*!< Position of TXFRAMESTART field. */
N#define NFCT_INTENSET_TXFRAMESTART_Msk (0x1UL << NFCT_INTENSET_TXFRAMESTART_Pos) /*!< Bit mask of TXFRAMESTART field. */
N#define NFCT_INTENSET_TXFRAMESTART_Disabled (0UL) /*!< Read: Disabled */
N#define NFCT_INTENSET_TXFRAMESTART_Enabled (1UL) /*!< Read: Enabled */
N#define NFCT_INTENSET_TXFRAMESTART_Set (1UL) /*!< Enable */
N
N/* Bit 2 : Write '1' to Enable interrupt for FIELDLOST event */
N#define NFCT_INTENSET_FIELDLOST_Pos (2UL) /*!< Position of FIELDLOST field. */
N#define NFCT_INTENSET_FIELDLOST_Msk (0x1UL << NFCT_INTENSET_FIELDLOST_Pos) /*!< Bit mask of FIELDLOST field. */
N#define NFCT_INTENSET_FIELDLOST_Disabled (0UL) /*!< Read: Disabled */
N#define NFCT_INTENSET_FIELDLOST_Enabled (1UL) /*!< Read: Enabled */
N#define NFCT_INTENSET_FIELDLOST_Set (1UL) /*!< Enable */
N
N/* Bit 1 : Write '1' to Enable interrupt for FIELDDETECTED event */
N#define NFCT_INTENSET_FIELDDETECTED_Pos (1UL) /*!< Position of FIELDDETECTED field. */
N#define NFCT_INTENSET_FIELDDETECTED_Msk (0x1UL << NFCT_INTENSET_FIELDDETECTED_Pos) /*!< Bit mask of FIELDDETECTED field. */
N#define NFCT_INTENSET_FIELDDETECTED_Disabled (0UL) /*!< Read: Disabled */
N#define NFCT_INTENSET_FIELDDETECTED_Enabled (1UL) /*!< Read: Enabled */
N#define NFCT_INTENSET_FIELDDETECTED_Set (1UL) /*!< Enable */
N
N/* Bit 0 : Write '1' to Enable interrupt for READY event */
N#define NFCT_INTENSET_READY_Pos (0UL) /*!< Position of READY field. */
N#define NFCT_INTENSET_READY_Msk (0x1UL << NFCT_INTENSET_READY_Pos) /*!< Bit mask of READY field. */
N#define NFCT_INTENSET_READY_Disabled (0UL) /*!< Read: Disabled */
N#define NFCT_INTENSET_READY_Enabled (1UL) /*!< Read: Enabled */
N#define NFCT_INTENSET_READY_Set (1UL) /*!< Enable */
N
N/* Register: NFCT_INTENCLR */
N/* Description: Disable interrupt */
N
N/* Bit 20 : Write '1' to Disable interrupt for STARTED event */
N#define NFCT_INTENCLR_STARTED_Pos (20UL) /*!< Position of STARTED field. */
N#define NFCT_INTENCLR_STARTED_Msk (0x1UL << NFCT_INTENCLR_STARTED_Pos) /*!< Bit mask of STARTED field. */
N#define NFCT_INTENCLR_STARTED_Disabled (0UL) /*!< Read: Disabled */
N#define NFCT_INTENCLR_STARTED_Enabled (1UL) /*!< Read: Enabled */
N#define NFCT_INTENCLR_STARTED_Clear (1UL) /*!< Disable */
N
N/* Bit 19 : Write '1' to Disable interrupt for SELECTED event */
N#define NFCT_INTENCLR_SELECTED_Pos (19UL) /*!< Position of SELECTED field. */
N#define NFCT_INTENCLR_SELECTED_Msk (0x1UL << NFCT_INTENCLR_SELECTED_Pos) /*!< Bit mask of SELECTED field. */
N#define NFCT_INTENCLR_SELECTED_Disabled (0UL) /*!< Read: Disabled */
N#define NFCT_INTENCLR_SELECTED_Enabled (1UL) /*!< Read: Enabled */
N#define NFCT_INTENCLR_SELECTED_Clear (1UL) /*!< Disable */
N
N/* Bit 18 : Write '1' to Disable interrupt for COLLISION event */
N#define NFCT_INTENCLR_COLLISION_Pos (18UL) /*!< Position of COLLISION field. */
N#define NFCT_INTENCLR_COLLISION_Msk (0x1UL << NFCT_INTENCLR_COLLISION_Pos) /*!< Bit mask of COLLISION field. */
N#define NFCT_INTENCLR_COLLISION_Disabled (0UL) /*!< Read: Disabled */
N#define NFCT_INTENCLR_COLLISION_Enabled (1UL) /*!< Read: Enabled */
N#define NFCT_INTENCLR_COLLISION_Clear (1UL) /*!< Disable */
N
N/* Bit 14 : Write '1' to Disable interrupt for AUTOCOLRESSTARTED event */
N#define NFCT_INTENCLR_AUTOCOLRESSTARTED_Pos (14UL) /*!< Position of AUTOCOLRESSTARTED field. */
N#define NFCT_INTENCLR_AUTOCOLRESSTARTED_Msk (0x1UL << NFCT_INTENCLR_AUTOCOLRESSTARTED_Pos) /*!< Bit mask of AUTOCOLRESSTARTED field. */
N#define NFCT_INTENCLR_AUTOCOLRESSTARTED_Disabled (0UL) /*!< Read: Disabled */
N#define NFCT_INTENCLR_AUTOCOLRESSTARTED_Enabled (1UL) /*!< Read: Enabled */
N#define NFCT_INTENCLR_AUTOCOLRESSTARTED_Clear (1UL) /*!< Disable */
N
N/* Bit 12 : Write '1' to Disable interrupt for ENDTX event */
N#define NFCT_INTENCLR_ENDTX_Pos (12UL) /*!< Position of ENDTX field. */
N#define NFCT_INTENCLR_ENDTX_Msk (0x1UL << NFCT_INTENCLR_ENDTX_Pos) /*!< Bit mask of ENDTX field. */
N#define NFCT_INTENCLR_ENDTX_Disabled (0UL) /*!< Read: Disabled */
N#define NFCT_INTENCLR_ENDTX_Enabled (1UL) /*!< Read: Enabled */
N#define NFCT_INTENCLR_ENDTX_Clear (1UL) /*!< Disable */
N
N/* Bit 11 : Write '1' to Disable interrupt for ENDRX event */
N#define NFCT_INTENCLR_ENDRX_Pos (11UL) /*!< Position of ENDRX field. */
N#define NFCT_INTENCLR_ENDRX_Msk (0x1UL << NFCT_INTENCLR_ENDRX_Pos) /*!< Bit mask of ENDRX field. */
N#define NFCT_INTENCLR_ENDRX_Disabled (0UL) /*!< Read: Disabled */
N#define NFCT_INTENCLR_ENDRX_Enabled (1UL) /*!< Read: Enabled */
N#define NFCT_INTENCLR_ENDRX_Clear (1UL) /*!< Disable */
N
N/* Bit 10 : Write '1' to Disable interrupt for RXERROR event */
N#define NFCT_INTENCLR_RXERROR_Pos (10UL) /*!< Position of RXERROR field. */
N#define NFCT_INTENCLR_RXERROR_Msk (0x1UL << NFCT_INTENCLR_RXERROR_Pos) /*!< Bit mask of RXERROR field. */
N#define NFCT_INTENCLR_RXERROR_Disabled (0UL) /*!< Read: Disabled */
N#define NFCT_INTENCLR_RXERROR_Enabled (1UL) /*!< Read: Enabled */
N#define NFCT_INTENCLR_RXERROR_Clear (1UL) /*!< Disable */
N
N/* Bit 7 : Write '1' to Disable interrupt for ERROR event */
N#define NFCT_INTENCLR_ERROR_Pos (7UL) /*!< Position of ERROR field. */
N#define NFCT_INTENCLR_ERROR_Msk (0x1UL << NFCT_INTENCLR_ERROR_Pos) /*!< Bit mask of ERROR field. */
N#define NFCT_INTENCLR_ERROR_Disabled (0UL) /*!< Read: Disabled */
N#define NFCT_INTENCLR_ERROR_Enabled (1UL) /*!< Read: Enabled */
N#define NFCT_INTENCLR_ERROR_Clear (1UL) /*!< Disable */
N
N/* Bit 6 : Write '1' to Disable interrupt for RXFRAMEEND event */
N#define NFCT_INTENCLR_RXFRAMEEND_Pos (6UL) /*!< Position of RXFRAMEEND field. */
N#define NFCT_INTENCLR_RXFRAMEEND_Msk (0x1UL << NFCT_INTENCLR_RXFRAMEEND_Pos) /*!< Bit mask of RXFRAMEEND field. */
N#define NFCT_INTENCLR_RXFRAMEEND_Disabled (0UL) /*!< Read: Disabled */
N#define NFCT_INTENCLR_RXFRAMEEND_Enabled (1UL) /*!< Read: Enabled */
N#define NFCT_INTENCLR_RXFRAMEEND_Clear (1UL) /*!< Disable */
N
N/* Bit 5 : Write '1' to Disable interrupt for RXFRAMESTART event */
N#define NFCT_INTENCLR_RXFRAMESTART_Pos (5UL) /*!< Position of RXFRAMESTART field. */
N#define NFCT_INTENCLR_RXFRAMESTART_Msk (0x1UL << NFCT_INTENCLR_RXFRAMESTART_Pos) /*!< Bit mask of RXFRAMESTART field. */
N#define NFCT_INTENCLR_RXFRAMESTART_Disabled (0UL) /*!< Read: Disabled */
N#define NFCT_INTENCLR_RXFRAMESTART_Enabled (1UL) /*!< Read: Enabled */
N#define NFCT_INTENCLR_RXFRAMESTART_Clear (1UL) /*!< Disable */
N
N/* Bit 4 : Write '1' to Disable interrupt for TXFRAMEEND event */
N#define NFCT_INTENCLR_TXFRAMEEND_Pos (4UL) /*!< Position of TXFRAMEEND field. */
N#define NFCT_INTENCLR_TXFRAMEEND_Msk (0x1UL << NFCT_INTENCLR_TXFRAMEEND_Pos) /*!< Bit mask of TXFRAMEEND field. */
N#define NFCT_INTENCLR_TXFRAMEEND_Disabled (0UL) /*!< Read: Disabled */
N#define NFCT_INTENCLR_TXFRAMEEND_Enabled (1UL) /*!< Read: Enabled */
N#define NFCT_INTENCLR_TXFRAMEEND_Clear (1UL) /*!< Disable */
N
N/* Bit 3 : Write '1' to Disable interrupt for TXFRAMESTART event */
N#define NFCT_INTENCLR_TXFRAMESTART_Pos (3UL) /*!< Position of TXFRAMESTART field. */
N#define NFCT_INTENCLR_TXFRAMESTART_Msk (0x1UL << NFCT_INTENCLR_TXFRAMESTART_Pos) /*!< Bit mask of TXFRAMESTART field. */
N#define NFCT_INTENCLR_TXFRAMESTART_Disabled (0UL) /*!< Read: Disabled */
N#define NFCT_INTENCLR_TXFRAMESTART_Enabled (1UL) /*!< Read: Enabled */
N#define NFCT_INTENCLR_TXFRAMESTART_Clear (1UL) /*!< Disable */
N
N/* Bit 2 : Write '1' to Disable interrupt for FIELDLOST event */
N#define NFCT_INTENCLR_FIELDLOST_Pos (2UL) /*!< Position of FIELDLOST field. */
N#define NFCT_INTENCLR_FIELDLOST_Msk (0x1UL << NFCT_INTENCLR_FIELDLOST_Pos) /*!< Bit mask of FIELDLOST field. */
N#define NFCT_INTENCLR_FIELDLOST_Disabled (0UL) /*!< Read: Disabled */
N#define NFCT_INTENCLR_FIELDLOST_Enabled (1UL) /*!< Read: Enabled */
N#define NFCT_INTENCLR_FIELDLOST_Clear (1UL) /*!< Disable */
N
N/* Bit 1 : Write '1' to Disable interrupt for FIELDDETECTED event */
N#define NFCT_INTENCLR_FIELDDETECTED_Pos (1UL) /*!< Position of FIELDDETECTED field. */
N#define NFCT_INTENCLR_FIELDDETECTED_Msk (0x1UL << NFCT_INTENCLR_FIELDDETECTED_Pos) /*!< Bit mask of FIELDDETECTED field. */
N#define NFCT_INTENCLR_FIELDDETECTED_Disabled (0UL) /*!< Read: Disabled */
N#define NFCT_INTENCLR_FIELDDETECTED_Enabled (1UL) /*!< Read: Enabled */
N#define NFCT_INTENCLR_FIELDDETECTED_Clear (1UL) /*!< Disable */
N
N/* Bit 0 : Write '1' to Disable interrupt for READY event */
N#define NFCT_INTENCLR_READY_Pos (0UL) /*!< Position of READY field. */
N#define NFCT_INTENCLR_READY_Msk (0x1UL << NFCT_INTENCLR_READY_Pos) /*!< Bit mask of READY field. */
N#define NFCT_INTENCLR_READY_Disabled (0UL) /*!< Read: Disabled */
N#define NFCT_INTENCLR_READY_Enabled (1UL) /*!< Read: Enabled */
N#define NFCT_INTENCLR_READY_Clear (1UL) /*!< Disable */
N
N/* Register: NFCT_ERRORSTATUS */
N/* Description: NFC Error Status register */
N
N/* Bit 3 : Field level is too low at min load resistance */
N#define NFCT_ERRORSTATUS_NFCFIELDTOOWEAK_Pos (3UL) /*!< Position of NFCFIELDTOOWEAK field. */
N#define NFCT_ERRORSTATUS_NFCFIELDTOOWEAK_Msk (0x1UL << NFCT_ERRORSTATUS_NFCFIELDTOOWEAK_Pos) /*!< Bit mask of NFCFIELDTOOWEAK field. */
N
N/* Bit 2 : Field level is too high at max load resistance */
N#define NFCT_ERRORSTATUS_NFCFIELDTOOSTRONG_Pos (2UL) /*!< Position of NFCFIELDTOOSTRONG field. */
N#define NFCT_ERRORSTATUS_NFCFIELDTOOSTRONG_Msk (0x1UL << NFCT_ERRORSTATUS_NFCFIELDTOOSTRONG_Pos) /*!< Bit mask of NFCFIELDTOOSTRONG field. */
N
N/* Bit 0 : No STARTTX task triggered before expiration of the time set in FRAMEDELAYMAX */
N#define NFCT_ERRORSTATUS_FRAMEDELAYTIMEOUT_Pos (0UL) /*!< Position of FRAMEDELAYTIMEOUT field. */
N#define NFCT_ERRORSTATUS_FRAMEDELAYTIMEOUT_Msk (0x1UL << NFCT_ERRORSTATUS_FRAMEDELAYTIMEOUT_Pos) /*!< Bit mask of FRAMEDELAYTIMEOUT field. */
N
N/* Register: NFCT_FRAMESTATUS_RX */
N/* Description: Result of last incoming frames */
N
N/* Bit 3 : Overrun detected */
N#define NFCT_FRAMESTATUS_RX_OVERRUN_Pos (3UL) /*!< Position of OVERRUN field. */
N#define NFCT_FRAMESTATUS_RX_OVERRUN_Msk (0x1UL << NFCT_FRAMESTATUS_RX_OVERRUN_Pos) /*!< Bit mask of OVERRUN field. */
N#define NFCT_FRAMESTATUS_RX_OVERRUN_NoOverrun (0UL) /*!< No overrun detected */
N#define NFCT_FRAMESTATUS_RX_OVERRUN_Overrun (1UL) /*!< Overrun error */
N
N/* Bit 2 : Parity status of received frame */
N#define NFCT_FRAMESTATUS_RX_PARITYSTATUS_Pos (2UL) /*!< Position of PARITYSTATUS field. */
N#define NFCT_FRAMESTATUS_RX_PARITYSTATUS_Msk (0x1UL << NFCT_FRAMESTATUS_RX_PARITYSTATUS_Pos) /*!< Bit mask of PARITYSTATUS field. */
N#define NFCT_FRAMESTATUS_RX_PARITYSTATUS_ParityOK (0UL) /*!< Frame received with parity OK */
N#define NFCT_FRAMESTATUS_RX_PARITYSTATUS_ParityError (1UL) /*!< Frame received with parity error */
N
N/* Bit 0 : No valid End of Frame detected */
N#define NFCT_FRAMESTATUS_RX_CRCERROR_Pos (0UL) /*!< Position of CRCERROR field. */
N#define NFCT_FRAMESTATUS_RX_CRCERROR_Msk (0x1UL << NFCT_FRAMESTATUS_RX_CRCERROR_Pos) /*!< Bit mask of CRCERROR field. */
N#define NFCT_FRAMESTATUS_RX_CRCERROR_CRCCorrect (0UL) /*!< Valid CRC detected */
N#define NFCT_FRAMESTATUS_RX_CRCERROR_CRCError (1UL) /*!< CRC received does not match local check */
N
N/* Register: NFCT_CURRENTLOADCTRL */
N/* Description: Current value driven to the NFC Load Control */
N
N/* Bits 5..0 : Current value driven to the NFC Load Control */
N#define NFCT_CURRENTLOADCTRL_CURRENTLOADCTRL_Pos (0UL) /*!< Position of CURRENTLOADCTRL field. */
N#define NFCT_CURRENTLOADCTRL_CURRENTLOADCTRL_Msk (0x3FUL << NFCT_CURRENTLOADCTRL_CURRENTLOADCTRL_Pos) /*!< Bit mask of CURRENTLOADCTRL field. */
N
N/* Register: NFCT_FIELDPRESENT */
N/* Description: Indicates the presence or not of a valid field */
N
N/* Bit 1 : Indicates if the low level has locked to the field */
N#define NFCT_FIELDPRESENT_LOCKDETECT_Pos (1UL) /*!< Position of LOCKDETECT field. */
N#define NFCT_FIELDPRESENT_LOCKDETECT_Msk (0x1UL << NFCT_FIELDPRESENT_LOCKDETECT_Pos) /*!< Bit mask of LOCKDETECT field. */
N#define NFCT_FIELDPRESENT_LOCKDETECT_NotLocked (0UL) /*!< Not locked to field */
N#define NFCT_FIELDPRESENT_LOCKDETECT_Locked (1UL) /*!< Locked to field */
N
N/* Bit 0 : Indicates the presence or not of a valid field. Available only in the activated state. */
N#define NFCT_FIELDPRESENT_FIELDPRESENT_Pos (0UL) /*!< Position of FIELDPRESENT field. */
N#define NFCT_FIELDPRESENT_FIELDPRESENT_Msk (0x1UL << NFCT_FIELDPRESENT_FIELDPRESENT_Pos) /*!< Bit mask of FIELDPRESENT field. */
N#define NFCT_FIELDPRESENT_FIELDPRESENT_NoField (0UL) /*!< No valid field detected */
N#define NFCT_FIELDPRESENT_FIELDPRESENT_FieldPresent (1UL) /*!< Valid field detected */
N
N/* Register: NFCT_FRAMEDELAYMIN */
N/* Description: Minimum frame delay */
N
N/* Bits 15..0 : Minimum frame delay in number of 13.56 MHz clocks */
N#define NFCT_FRAMEDELAYMIN_FRAMEDELAYMIN_Pos (0UL) /*!< Position of FRAMEDELAYMIN field. */
N#define NFCT_FRAMEDELAYMIN_FRAMEDELAYMIN_Msk (0xFFFFUL << NFCT_FRAMEDELAYMIN_FRAMEDELAYMIN_Pos) /*!< Bit mask of FRAMEDELAYMIN field. */
N
N/* Register: NFCT_FRAMEDELAYMAX */
N/* Description: Maximum frame delay */
N
N/* Bits 15..0 : Maximum frame delay in number of 13.56 MHz clocks */
N#define NFCT_FRAMEDELAYMAX_FRAMEDELAYMAX_Pos (0UL) /*!< Position of FRAMEDELAYMAX field. */
N#define NFCT_FRAMEDELAYMAX_FRAMEDELAYMAX_Msk (0xFFFFUL << NFCT_FRAMEDELAYMAX_FRAMEDELAYMAX_Pos) /*!< Bit mask of FRAMEDELAYMAX field. */
N
N/* Register: NFCT_FRAMEDELAYMODE */
N/* Description: Configuration register for the Frame Delay Timer */
N
N/* Bits 1..0 : Configuration register for the Frame Delay Timer */
N#define NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Pos (0UL) /*!< Position of FRAMEDELAYMODE field. */
N#define NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Msk (0x3UL << NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Pos) /*!< Bit mask of FRAMEDELAYMODE field. */
N#define NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_FreeRun (0UL) /*!< Transmission is independent of frame timer and will start when the STARTTX task is triggered. No timeout. */
N#define NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_Window (1UL) /*!< Frame is transmitted between FRAMEDELAYMIN and FRAMEDELAYMAX */
N#define NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_ExactVal (2UL) /*!< Frame is transmitted exactly at FRAMEDELAYMAX */
N#define NFCT_FRAMEDELAYMODE_FRAMEDELAYMODE_WindowGrid (3UL) /*!< Frame is transmitted on a bit grid between FRAMEDELAYMIN and FRAMEDELAYMAX */
N
N/* Register: NFCT_PACKETPTR */
N/* Description: Packet pointer for TXD and RXD data storage in Data RAM */
N
N/* Bits 31..0 : Packet pointer for TXD and RXD data storage in Data RAM. This address is a byte aligned RAM address. */
N#define NFCT_PACKETPTR_PTR_Pos (0UL) /*!< Position of PTR field. */
N#define NFCT_PACKETPTR_PTR_Msk (0xFFFFFFFFUL << NFCT_PACKETPTR_PTR_Pos) /*!< Bit mask of PTR field. */
N
N/* Register: NFCT_MAXLEN */
N/* Description: Size of allocated for TXD and RXD data storage buffer in Data RAM */
N
N/* Bits 8..0 : Size of allocated for TXD and RXD data storage buffer in Data RAM */
N#define NFCT_MAXLEN_MAXLEN_Pos (0UL) /*!< Position of MAXLEN field. */
N#define NFCT_MAXLEN_MAXLEN_Msk (0x1FFUL << NFCT_MAXLEN_MAXLEN_Pos) /*!< Bit mask of MAXLEN field. */
N
N/* Register: NFCT_TXD_FRAMECONFIG */
N/* Description: Configuration of outgoing frames */
N
N/* Bit 4 : CRC mode for outgoing frames */
N#define NFCT_TXD_FRAMECONFIG_CRCMODETX_Pos (4UL) /*!< Position of CRCMODETX field. */
N#define NFCT_TXD_FRAMECONFIG_CRCMODETX_Msk (0x1UL << NFCT_TXD_FRAMECONFIG_CRCMODETX_Pos) /*!< Bit mask of CRCMODETX field. */
N#define NFCT_TXD_FRAMECONFIG_CRCMODETX_NoCRCTX (0UL) /*!< CRC is not added to the frame */
N#define NFCT_TXD_FRAMECONFIG_CRCMODETX_CRC16TX (1UL) /*!< 16 bit CRC added to the frame based on all the data read from RAM that is used in the frame */
N
N/* Bit 2 : Adding SoF or not in TX frames */
N#define NFCT_TXD_FRAMECONFIG_SOF_Pos (2UL) /*!< Position of SOF field. */
N#define NFCT_TXD_FRAMECONFIG_SOF_Msk (0x1UL << NFCT_TXD_FRAMECONFIG_SOF_Pos) /*!< Bit mask of SOF field. */
N#define NFCT_TXD_FRAMECONFIG_SOF_NoSoF (0UL) /*!< Start of Frame symbol not added */
N#define NFCT_TXD_FRAMECONFIG_SOF_SoF (1UL) /*!< Start of Frame symbol added */
N
N/* Bit 1 : Discarding unused bits in start or at end of a Frame */
N#define NFCT_TXD_FRAMECONFIG_DISCARDMODE_Pos (1UL) /*!< Position of DISCARDMODE field. */
N#define NFCT_TXD_FRAMECONFIG_DISCARDMODE_Msk (0x1UL << NFCT_TXD_FRAMECONFIG_DISCARDMODE_Pos) /*!< Bit mask of DISCARDMODE field. */
N#define NFCT_TXD_FRAMECONFIG_DISCARDMODE_DiscardEnd (0UL) /*!< Unused bits is discarded at end of frame */
N#define NFCT_TXD_FRAMECONFIG_DISCARDMODE_DiscardStart (1UL) /*!< Unused bits is discarded at start of frame */
N
N/* Bit 0 : Adding parity or not in the frame */
N#define NFCT_TXD_FRAMECONFIG_PARITY_Pos (0UL) /*!< Position of PARITY field. */
N#define NFCT_TXD_FRAMECONFIG_PARITY_Msk (0x1UL << NFCT_TXD_FRAMECONFIG_PARITY_Pos) /*!< Bit mask of PARITY field. */
N#define NFCT_TXD_FRAMECONFIG_PARITY_NoParity (0UL) /*!< Parity is not added in TX frames */
N#define NFCT_TXD_FRAMECONFIG_PARITY_Parity (1UL) /*!< Parity is added TX frames */
N
N/* Register: NFCT_TXD_AMOUNT */
N/* Description: Size of outgoing frame */
N
N/* Bits 11..3 : Number of complete bytes that shall be included in the frame, excluding CRC, parity and framing */
N#define NFCT_TXD_AMOUNT_TXDATABYTES_Pos (3UL) /*!< Position of TXDATABYTES field. */
N#define NFCT_TXD_AMOUNT_TXDATABYTES_Msk (0x1FFUL << NFCT_TXD_AMOUNT_TXDATABYTES_Pos) /*!< Bit mask of TXDATABYTES field. */
N
N/* Bits 2..0 : Number of bits in the last or first byte read from RAM that shall be included in the frame (excluding parity bit). */
N#define NFCT_TXD_AMOUNT_TXDATABITS_Pos (0UL) /*!< Position of TXDATABITS field. */
N#define NFCT_TXD_AMOUNT_TXDATABITS_Msk (0x7UL << NFCT_TXD_AMOUNT_TXDATABITS_Pos) /*!< Bit mask of TXDATABITS field. */
N
N/* Register: NFCT_RXD_FRAMECONFIG */
N/* Description: Configuration of incoming frames */
N
N/* Bit 4 : CRC mode for incoming frames */
N#define NFCT_RXD_FRAMECONFIG_CRCMODERX_Pos (4UL) /*!< Position of CRCMODERX field. */
N#define NFCT_RXD_FRAMECONFIG_CRCMODERX_Msk (0x1UL << NFCT_RXD_FRAMECONFIG_CRCMODERX_Pos) /*!< Bit mask of CRCMODERX field. */
N#define NFCT_RXD_FRAMECONFIG_CRCMODERX_NoCRCRX (0UL) /*!< CRC is not expected in RX frames */
N#define NFCT_RXD_FRAMECONFIG_CRCMODERX_CRC16RX (1UL) /*!< Last 16 bits in RX frame is CRC, CRC is checked and CRCSTATUS updated */
N
N/* Bit 2 : SoF expected or not in RX frames */
N#define NFCT_RXD_FRAMECONFIG_SOF_Pos (2UL) /*!< Position of SOF field. */
N#define NFCT_RXD_FRAMECONFIG_SOF_Msk (0x1UL << NFCT_RXD_FRAMECONFIG_SOF_Pos) /*!< Bit mask of SOF field. */
N#define NFCT_RXD_FRAMECONFIG_SOF_NoSoF (0UL) /*!< Start of Frame symbol is not expected in RX frames */
N#define NFCT_RXD_FRAMECONFIG_SOF_SoF (1UL) /*!< Start of Frame symbol is expected in RX frames */
N
N/* Bit 0 : Parity expected or not in RX frame */
N#define NFCT_RXD_FRAMECONFIG_PARITY_Pos (0UL) /*!< Position of PARITY field. */
N#define NFCT_RXD_FRAMECONFIG_PARITY_Msk (0x1UL << NFCT_RXD_FRAMECONFIG_PARITY_Pos) /*!< Bit mask of PARITY field. */
N#define NFCT_RXD_FRAMECONFIG_PARITY_NoParity (0UL) /*!< Parity is not expected in RX frames */
N#define NFCT_RXD_FRAMECONFIG_PARITY_Parity (1UL) /*!< Parity is expected in RX frames */
N
N/* Register: NFCT_RXD_AMOUNT */
N/* Description: Size of last incoming frame */
N
N/* Bits 11..3 : Number of complete bytes received in the frame (including CRC, but excluding parity and SoF/EoF framing) */
N#define NFCT_RXD_AMOUNT_RXDATABYTES_Pos (3UL) /*!< Position of RXDATABYTES field. */
N#define NFCT_RXD_AMOUNT_RXDATABYTES_Msk (0x1FFUL << NFCT_RXD_AMOUNT_RXDATABYTES_Pos) /*!< Bit mask of RXDATABYTES field. */
N
N/* Bits 2..0 : Number of bits in the last byte in the frame, if less than 8 (including CRC, but excluding parity and SoF/EoF framing). */
N#define NFCT_RXD_AMOUNT_RXDATABITS_Pos (0UL) /*!< Position of RXDATABITS field. */
N#define NFCT_RXD_AMOUNT_RXDATABITS_Msk (0x7UL << NFCT_RXD_AMOUNT_RXDATABITS_Pos) /*!< Bit mask of RXDATABITS field. */
N
N/* Register: NFCT_NFCID1_LAST */
N/* Description: Last NFCID1 part (4, 7 or 10 bytes ID) */
N
N/* Bits 31..24 : NFCID1 byte W */
N#define NFCT_NFCID1_LAST_NFCID1_W_Pos (24UL) /*!< Position of NFCID1_W field. */
N#define NFCT_NFCID1_LAST_NFCID1_W_Msk (0xFFUL << NFCT_NFCID1_LAST_NFCID1_W_Pos) /*!< Bit mask of NFCID1_W field. */
N
N/* Bits 23..16 : NFCID1 byte X */
N#define NFCT_NFCID1_LAST_NFCID1_X_Pos (16UL) /*!< Position of NFCID1_X field. */
N#define NFCT_NFCID1_LAST_NFCID1_X_Msk (0xFFUL << NFCT_NFCID1_LAST_NFCID1_X_Pos) /*!< Bit mask of NFCID1_X field. */
N
N/* Bits 15..8 : NFCID1 byte Y */
N#define NFCT_NFCID1_LAST_NFCID1_Y_Pos (8UL) /*!< Position of NFCID1_Y field. */
N#define NFCT_NFCID1_LAST_NFCID1_Y_Msk (0xFFUL << NFCT_NFCID1_LAST_NFCID1_Y_Pos) /*!< Bit mask of NFCID1_Y field. */
N
N/* Bits 7..0 : NFCID1 byte Z (very last byte sent) */
N#define NFCT_NFCID1_LAST_NFCID1_Z_Pos (0UL) /*!< Position of NFCID1_Z field. */
N#define NFCT_NFCID1_LAST_NFCID1_Z_Msk (0xFFUL << NFCT_NFCID1_LAST_NFCID1_Z_Pos) /*!< Bit mask of NFCID1_Z field. */
N
N/* Register: NFCT_NFCID1_2ND_LAST */
N/* Description: Second last NFCID1 part (7 or 10 bytes ID) */
N
N/* Bits 23..16 : NFCID1 byte T */
N#define NFCT_NFCID1_2ND_LAST_NFCID1_T_Pos (16UL) /*!< Position of NFCID1_T field. */
N#define NFCT_NFCID1_2ND_LAST_NFCID1_T_Msk (0xFFUL << NFCT_NFCID1_2ND_LAST_NFCID1_T_Pos) /*!< Bit mask of NFCID1_T field. */
N
N/* Bits 15..8 : NFCID1 byte U */
N#define NFCT_NFCID1_2ND_LAST_NFCID1_U_Pos (8UL) /*!< Position of NFCID1_U field. */
N#define NFCT_NFCID1_2ND_LAST_NFCID1_U_Msk (0xFFUL << NFCT_NFCID1_2ND_LAST_NFCID1_U_Pos) /*!< Bit mask of NFCID1_U field. */
N
N/* Bits 7..0 : NFCID1 byte V */
N#define NFCT_NFCID1_2ND_LAST_NFCID1_V_Pos (0UL) /*!< Position of NFCID1_V field. */
N#define NFCT_NFCID1_2ND_LAST_NFCID1_V_Msk (0xFFUL << NFCT_NFCID1_2ND_LAST_NFCID1_V_Pos) /*!< Bit mask of NFCID1_V field. */
N
N/* Register: NFCT_NFCID1_3RD_LAST */
N/* Description: Third last NFCID1 part (10 bytes ID) */
N
N/* Bits 23..16 : NFCID1 byte Q */
N#define NFCT_NFCID1_3RD_LAST_NFCID1_Q_Pos (16UL) /*!< Position of NFCID1_Q field. */
N#define NFCT_NFCID1_3RD_LAST_NFCID1_Q_Msk (0xFFUL << NFCT_NFCID1_3RD_LAST_NFCID1_Q_Pos) /*!< Bit mask of NFCID1_Q field. */
N
N/* Bits 15..8 : NFCID1 byte R */
N#define NFCT_NFCID1_3RD_LAST_NFCID1_R_Pos (8UL) /*!< Position of NFCID1_R field. */
N#define NFCT_NFCID1_3RD_LAST_NFCID1_R_Msk (0xFFUL << NFCT_NFCID1_3RD_LAST_NFCID1_R_Pos) /*!< Bit mask of NFCID1_R field. */
N
N/* Bits 7..0 : NFCID1 byte S */
N#define NFCT_NFCID1_3RD_LAST_NFCID1_S_Pos (0UL) /*!< Position of NFCID1_S field. */
N#define NFCT_NFCID1_3RD_LAST_NFCID1_S_Msk (0xFFUL << NFCT_NFCID1_3RD_LAST_NFCID1_S_Pos) /*!< Bit mask of NFCID1_S field. */
N
N/* Register: NFCT_SENSRES */
N/* Description: NFC-A SENS_RES auto-response settings */
N
N/* Bits 15..12 : Reserved for future use. Shall be 0. */
N#define NFCT_SENSRES_RFU74_Pos (12UL) /*!< Position of RFU74 field. */
N#define NFCT_SENSRES_RFU74_Msk (0xFUL << NFCT_SENSRES_RFU74_Pos) /*!< Bit mask of RFU74 field. */
N
N/* Bits 11..8 : Tag platform configuration as defined by the b4:b1 of byte 2 in SENS_RES response in the NFC Forum, NFC Digital Protocol Technical Specification */
N#define NFCT_SENSRES_PLATFCONFIG_Pos (8UL) /*!< Position of PLATFCONFIG field. */
N#define NFCT_SENSRES_PLATFCONFIG_Msk (0xFUL << NFCT_SENSRES_PLATFCONFIG_Pos) /*!< Bit mask of PLATFCONFIG field. */
N
N/* Bits 7..6 : NFCID1 size. This value is used by the Auto collision resolution engine. */
N#define NFCT_SENSRES_NFCIDSIZE_Pos (6UL) /*!< Position of NFCIDSIZE field. */
N#define NFCT_SENSRES_NFCIDSIZE_Msk (0x3UL << NFCT_SENSRES_NFCIDSIZE_Pos) /*!< Bit mask of NFCIDSIZE field. */
N#define NFCT_SENSRES_NFCIDSIZE_NFCID1Single (0UL) /*!< NFCID1 size: single (4 bytes) */
N#define NFCT_SENSRES_NFCIDSIZE_NFCID1Double (1UL) /*!< NFCID1 size: double (7 bytes) */
N#define NFCT_SENSRES_NFCIDSIZE_NFCID1Triple (2UL) /*!< NFCID1 size: triple (10 bytes) */
N
N/* Bit 5 : Reserved for future use. Shall be 0. */
N#define NFCT_SENSRES_RFU5_Pos (5UL) /*!< Position of RFU5 field. */
N#define NFCT_SENSRES_RFU5_Msk (0x1UL << NFCT_SENSRES_RFU5_Pos) /*!< Bit mask of RFU5 field. */
N
N/* Bits 4..0 : Bit frame SDD as defined by the b5:b1 of byte 1 in SENS_RES response in the NFC Forum, NFC Digital Protocol Technical Specification */
N#define NFCT_SENSRES_BITFRAMESDD_Pos (0UL) /*!< Position of BITFRAMESDD field. */
N#define NFCT_SENSRES_BITFRAMESDD_Msk (0x1FUL << NFCT_SENSRES_BITFRAMESDD_Pos) /*!< Bit mask of BITFRAMESDD field. */
N#define NFCT_SENSRES_BITFRAMESDD_SDD00000 (0UL) /*!< SDD pattern 00000 */
N#define NFCT_SENSRES_BITFRAMESDD_SDD00001 (1UL) /*!< SDD pattern 00001 */
N#define NFCT_SENSRES_BITFRAMESDD_SDD00010 (2UL) /*!< SDD pattern 00010 */
N#define NFCT_SENSRES_BITFRAMESDD_SDD00100 (4UL) /*!< SDD pattern 00100 */
N#define NFCT_SENSRES_BITFRAMESDD_SDD01000 (8UL) /*!< SDD pattern 01000 */
N#define NFCT_SENSRES_BITFRAMESDD_SDD10000 (16UL) /*!< SDD pattern 10000 */
N
N/* Register: NFCT_SELRES */
N/* Description: NFC-A SEL_RES auto-response settings */
N
N/* Bit 7 : Reserved for future use. Shall be 0. */
N#define NFCT_SELRES_RFU7_Pos (7UL) /*!< Position of RFU7 field. */
N#define NFCT_SELRES_RFU7_Msk (0x1UL << NFCT_SELRES_RFU7_Pos) /*!< Bit mask of RFU7 field. */
N
N/* Bits 6..5 : Protocol as defined by the b7:b6 of SEL_RES response in the NFC Forum, NFC Digital Protocol Technical Specification */
N#define NFCT_SELRES_PROTOCOL_Pos (5UL) /*!< Position of PROTOCOL field. */
N#define NFCT_SELRES_PROTOCOL_Msk (0x3UL << NFCT_SELRES_PROTOCOL_Pos) /*!< Bit mask of PROTOCOL field. */
N
N/* Bits 4..3 : Reserved for future use. Shall be 0. */
N#define NFCT_SELRES_RFU43_Pos (3UL) /*!< Position of RFU43 field. */
N#define NFCT_SELRES_RFU43_Msk (0x3UL << NFCT_SELRES_RFU43_Pos) /*!< Bit mask of RFU43 field. */
N
N/* Bit 2 : Cascade bit (controlled by hardware, write has no effect) */
N#define NFCT_SELRES_CASCADE_Pos (2UL) /*!< Position of CASCADE field. */
N#define NFCT_SELRES_CASCADE_Msk (0x1UL << NFCT_SELRES_CASCADE_Pos) /*!< Bit mask of CASCADE field. */
N#define NFCT_SELRES_CASCADE_Complete (0UL) /*!< NFCID1 complete */
N#define NFCT_SELRES_CASCADE_NotComplete (1UL) /*!< NFCID1 not complete */
N
N/* Bits 1..0 : Reserved for future use. Shall be 0. */
N#define NFCT_SELRES_RFU10_Pos (0UL) /*!< Position of RFU10 field. */
N#define NFCT_SELRES_RFU10_Msk (0x3UL << NFCT_SELRES_RFU10_Pos) /*!< Bit mask of RFU10 field. */
N
N
N/* Peripheral: NVMC */
N/* Description: Non Volatile Memory Controller */
N
N/* Register: NVMC_READY */
N/* Description: Ready flag */
N
N/* Bit 0 : NVMC is ready or busy */
N#define NVMC_READY_READY_Pos (0UL) /*!< Position of READY field. */
N#define NVMC_READY_READY_Msk (0x1UL << NVMC_READY_READY_Pos) /*!< Bit mask of READY field. */
N#define NVMC_READY_READY_Busy (0UL) /*!< NVMC is busy (on-going write or erase operation) */
N#define NVMC_READY_READY_Ready (1UL) /*!< NVMC is ready */
N
N/* Register: NVMC_CONFIG */
N/* Description: Configuration register */
N
N/* Bits 1..0 : Program memory access mode. It is strongly recommended to only activate erase and write modes when they are actively used. Enabling write or erase will invalidate the cache and keep it invalidated. */
N#define NVMC_CONFIG_WEN_Pos (0UL) /*!< Position of WEN field. */
N#define NVMC_CONFIG_WEN_Msk (0x3UL << NVMC_CONFIG_WEN_Pos) /*!< Bit mask of WEN field. */
N#define NVMC_CONFIG_WEN_Ren (0UL) /*!< Read only access */
N#define NVMC_CONFIG_WEN_Wen (1UL) /*!< Write Enabled */
N#define NVMC_CONFIG_WEN_Een (2UL) /*!< Erase enabled */
N
N/* Register: NVMC_ERASEPAGE */
N/* Description: Register for erasing a page in Code area */
N
N/* Bits 31..0 : Register for starting erase of a page in Code area */
N#define NVMC_ERASEPAGE_ERASEPAGE_Pos (0UL) /*!< Position of ERASEPAGE field. */
N#define NVMC_ERASEPAGE_ERASEPAGE_Msk (0xFFFFFFFFUL << NVMC_ERASEPAGE_ERASEPAGE_Pos) /*!< Bit mask of ERASEPAGE field. */
N
N/* Register: NVMC_ERASEPCR1 */
N/* Description: Deprecated register -  Register for erasing a page in Code area. Equivalent to ERASEPAGE. */
N
N/* Bits 31..0 : Register for erasing a page in Code area. Equivalent to ERASEPAGE. */
N#define NVMC_ERASEPCR1_ERASEPCR1_Pos (0UL) /*!< Position of ERASEPCR1 field. */
N#define NVMC_ERASEPCR1_ERASEPCR1_Msk (0xFFFFFFFFUL << NVMC_ERASEPCR1_ERASEPCR1_Pos) /*!< Bit mask of ERASEPCR1 field. */
N
N/* Register: NVMC_ERASEALL */
N/* Description: Register for erasing all non-volatile user memory */
N
N/* Bit 0 : Erase all non-volatile memory including UICR registers. Note that code erase has to be enabled by CONFIG.EEN before the UICR can be erased. */
N#define NVMC_ERASEALL_ERASEALL_Pos (0UL) /*!< Position of ERASEALL field. */
N#define NVMC_ERASEALL_ERASEALL_Msk (0x1UL << NVMC_ERASEALL_ERASEALL_Pos) /*!< Bit mask of ERASEALL field. */
N#define NVMC_ERASEALL_ERASEALL_NoOperation (0UL) /*!< No operation */
N#define NVMC_ERASEALL_ERASEALL_Erase (1UL) /*!< Start chip erase */
N
N/* Register: NVMC_ERASEPCR0 */
N/* Description: Deprecated register -  Register for erasing a page in Code area. Equivalent to ERASEPAGE. */
N
N/* Bits 31..0 : Register for starting erase of a page in Code area. Equivalent to ERASEPAGE. */
N#define NVMC_ERASEPCR0_ERASEPCR0_Pos (0UL) /*!< Position of ERASEPCR0 field. */
N#define NVMC_ERASEPCR0_ERASEPCR0_Msk (0xFFFFFFFFUL << NVMC_ERASEPCR0_ERASEPCR0_Pos) /*!< Bit mask of ERASEPCR0 field. */
N
N/* Register: NVMC_ERASEUICR */
N/* Description: Register for erasing User Information Configuration Registers */
N
N/* Bit 0 : Register starting erase of all User Information Configuration Registers. Note that code erase has to be enabled by CONFIG.EEN before the UICR can be erased. */
N#define NVMC_ERASEUICR_ERASEUICR_Pos (0UL) /*!< Position of ERASEUICR field. */
N#define NVMC_ERASEUICR_ERASEUICR_Msk (0x1UL << NVMC_ERASEUICR_ERASEUICR_Pos) /*!< Bit mask of ERASEUICR field. */
N#define NVMC_ERASEUICR_ERASEUICR_NoOperation (0UL) /*!< No operation */
N#define NVMC_ERASEUICR_ERASEUICR_Erase (1UL) /*!< Start erase of UICR */
N
N/* Register: NVMC_ICACHECNF */
N/* Description: I-Code cache configuration register. */
N
N/* Bit 8 : Cache profiling enable */
N#define NVMC_ICACHECNF_CACHEPROFEN_Pos (8UL) /*!< Position of CACHEPROFEN field. */
N#define NVMC_ICACHECNF_CACHEPROFEN_Msk (0x1UL << NVMC_ICACHECNF_CACHEPROFEN_Pos) /*!< Bit mask of CACHEPROFEN field. */
N#define NVMC_ICACHECNF_CACHEPROFEN_Disabled (0UL) /*!< Disable cache profiling */
N#define NVMC_ICACHECNF_CACHEPROFEN_Enabled (1UL) /*!< Enable cache profiling */
N
N/* Bit 0 : Cache enable */
N#define NVMC_ICACHECNF_CACHEEN_Pos (0UL) /*!< Position of CACHEEN field. */
N#define NVMC_ICACHECNF_CACHEEN_Msk (0x1UL << NVMC_ICACHECNF_CACHEEN_Pos) /*!< Bit mask of CACHEEN field. */
N#define NVMC_ICACHECNF_CACHEEN_Disabled (0UL) /*!< Disable cache. Invalidates all cache entries. */
N#define NVMC_ICACHECNF_CACHEEN_Enabled (1UL) /*!< Enable cache */
N
N/* Register: NVMC_IHIT */
N/* Description: I-Code cache hit counter. */
N
N/* Bits 31..0 : Number of cache hits */
N#define NVMC_IHIT_HITS_Pos (0UL) /*!< Position of HITS field. */
N#define NVMC_IHIT_HITS_Msk (0xFFFFFFFFUL << NVMC_IHIT_HITS_Pos) /*!< Bit mask of HITS field. */
N
N/* Register: NVMC_IMISS */
N/* Description: I-Code cache miss counter. */
N
N/* Bits 31..0 : Number of cache misses */
N#define NVMC_IMISS_MISSES_Pos (0UL) /*!< Position of MISSES field. */
N#define NVMC_IMISS_MISSES_Msk (0xFFFFFFFFUL << NVMC_IMISS_MISSES_Pos) /*!< Bit mask of MISSES field. */
N
N
N/* Peripheral: GPIO */
N/* Description: GPIO Port 1 */
N
N/* Register: GPIO_OUT */
N/* Description: Write GPIO port */
N
N/* Bit 31 : Pin 31 */
N#define GPIO_OUT_PIN31_Pos (31UL) /*!< Position of PIN31 field. */
N#define GPIO_OUT_PIN31_Msk (0x1UL << GPIO_OUT_PIN31_Pos) /*!< Bit mask of PIN31 field. */
N#define GPIO_OUT_PIN31_Low (0UL) /*!< Pin driver is low */
N#define GPIO_OUT_PIN31_High (1UL) /*!< Pin driver is high */
N
N/* Bit 30 : Pin 30 */
N#define GPIO_OUT_PIN30_Pos (30UL) /*!< Position of PIN30 field. */
N#define GPIO_OUT_PIN30_Msk (0x1UL << GPIO_OUT_PIN30_Pos) /*!< Bit mask of PIN30 field. */
N#define GPIO_OUT_PIN30_Low (0UL) /*!< Pin driver is low */
N#define GPIO_OUT_PIN30_High (1UL) /*!< Pin driver is high */
N
N/* Bit 29 : Pin 29 */
N#define GPIO_OUT_PIN29_Pos (29UL) /*!< Position of PIN29 field. */
N#define GPIO_OUT_PIN29_Msk (0x1UL << GPIO_OUT_PIN29_Pos) /*!< Bit mask of PIN29 field. */
N#define GPIO_OUT_PIN29_Low (0UL) /*!< Pin driver is low */
N#define GPIO_OUT_PIN29_High (1UL) /*!< Pin driver is high */
N
N/* Bit 28 : Pin 28 */
N#define GPIO_OUT_PIN28_Pos (28UL) /*!< Position of PIN28 field. */
N#define GPIO_OUT_PIN28_Msk (0x1UL << GPIO_OUT_PIN28_Pos) /*!< Bit mask of PIN28 field. */
N#define GPIO_OUT_PIN28_Low (0UL) /*!< Pin driver is low */
N#define GPIO_OUT_PIN28_High (1UL) /*!< Pin driver is high */
N
N/* Bit 27 : Pin 27 */
N#define GPIO_OUT_PIN27_Pos (27UL) /*!< Position of PIN27 field. */
N#define GPIO_OUT_PIN27_Msk (0x1UL << GPIO_OUT_PIN27_Pos) /*!< Bit mask of PIN27 field. */
N#define GPIO_OUT_PIN27_Low (0UL) /*!< Pin driver is low */
N#define GPIO_OUT_PIN27_High (1UL) /*!< Pin driver is high */
N
N/* Bit 26 : Pin 26 */
N#define GPIO_OUT_PIN26_Pos (26UL) /*!< Position of PIN26 field. */
N#define GPIO_OUT_PIN26_Msk (0x1UL << GPIO_OUT_PIN26_Pos) /*!< Bit mask of PIN26 field. */
N#define GPIO_OUT_PIN26_Low (0UL) /*!< Pin driver is low */
N#define GPIO_OUT_PIN26_High (1UL) /*!< Pin driver is high */
N
N/* Bit 25 : Pin 25 */
N#define GPIO_OUT_PIN25_Pos (25UL) /*!< Position of PIN25 field. */
N#define GPIO_OUT_PIN25_Msk (0x1UL << GPIO_OUT_PIN25_Pos) /*!< Bit mask of PIN25 field. */
N#define GPIO_OUT_PIN25_Low (0UL) /*!< Pin driver is low */
N#define GPIO_OUT_PIN25_High (1UL) /*!< Pin driver is high */
N
N/* Bit 24 : Pin 24 */
N#define GPIO_OUT_PIN24_Pos (24UL) /*!< Position of PIN24 field. */
N#define GPIO_OUT_PIN24_Msk (0x1UL << GPIO_OUT_PIN24_Pos) /*!< Bit mask of PIN24 field. */
N#define GPIO_OUT_PIN24_Low (0UL) /*!< Pin driver is low */
N#define GPIO_OUT_PIN24_High (1UL) /*!< Pin driver is high */
N
N/* Bit 23 : Pin 23 */
N#define GPIO_OUT_PIN23_Pos (23UL) /*!< Position of PIN23 field. */
N#define GPIO_OUT_PIN23_Msk (0x1UL << GPIO_OUT_PIN23_Pos) /*!< Bit mask of PIN23 field. */
N#define GPIO_OUT_PIN23_Low (0UL) /*!< Pin driver is low */
N#define GPIO_OUT_PIN23_High (1UL) /*!< Pin driver is high */
N
N/* Bit 22 : Pin 22 */
N#define GPIO_OUT_PIN22_Pos (22UL) /*!< Position of PIN22 field. */
N#define GPIO_OUT_PIN22_Msk (0x1UL << GPIO_OUT_PIN22_Pos) /*!< Bit mask of PIN22 field. */
N#define GPIO_OUT_PIN22_Low (0UL) /*!< Pin driver is low */
N#define GPIO_OUT_PIN22_High (1UL) /*!< Pin driver is high */
N
N/* Bit 21 : Pin 21 */
N#define GPIO_OUT_PIN21_Pos (21UL) /*!< Position of PIN21 field. */
N#define GPIO_OUT_PIN21_Msk (0x1UL << GPIO_OUT_PIN21_Pos) /*!< Bit mask of PIN21 field. */
N#define GPIO_OUT_PIN21_Low (0UL) /*!< Pin driver is low */
N#define GPIO_OUT_PIN21_High (1UL) /*!< Pin driver is high */
N
N/* Bit 20 : Pin 20 */
N#define GPIO_OUT_PIN20_Pos (20UL) /*!< Position of PIN20 field. */
N#define GPIO_OUT_PIN20_Msk (0x1UL << GPIO_OUT_PIN20_Pos) /*!< Bit mask of PIN20 field. */
N#define GPIO_OUT_PIN20_Low (0UL) /*!< Pin driver is low */
N#define GPIO_OUT_PIN20_High (1UL) /*!< Pin driver is high */
N
N/* Bit 19 : Pin 19 */
N#define GPIO_OUT_PIN19_Pos (19UL) /*!< Position of PIN19 field. */
N#define GPIO_OUT_PIN19_Msk (0x1UL << GPIO_OUT_PIN19_Pos) /*!< Bit mask of PIN19 field. */
N#define GPIO_OUT_PIN19_Low (0UL) /*!< Pin driver is low */
N#define GPIO_OUT_PIN19_High (1UL) /*!< Pin driver is high */
N
N/* Bit 18 : Pin 18 */
N#define GPIO_OUT_PIN18_Pos (18UL) /*!< Position of PIN18 field. */
N#define GPIO_OUT_PIN18_Msk (0x1UL << GPIO_OUT_PIN18_Pos) /*!< Bit mask of PIN18 field. */
N#define GPIO_OUT_PIN18_Low (0UL) /*!< Pin driver is low */
N#define GPIO_OUT_PIN18_High (1UL) /*!< Pin driver is high */
N
N/* Bit 17 : Pin 17 */
N#define GPIO_OUT_PIN17_Pos (17UL) /*!< Position of PIN17 field. */
N#define GPIO_OUT_PIN17_Msk (0x1UL << GPIO_OUT_PIN17_Pos) /*!< Bit mask of PIN17 field. */
N#define GPIO_OUT_PIN17_Low (0UL) /*!< Pin driver is low */
N#define GPIO_OUT_PIN17_High (1UL) /*!< Pin driver is high */
N
N/* Bit 16 : Pin 16 */
N#define GPIO_OUT_PIN16_Pos (16UL) /*!< Position of PIN16 field. */
N#define GPIO_OUT_PIN16_Msk (0x1UL << GPIO_OUT_PIN16_Pos) /*!< Bit mask of PIN16 field. */
N#define GPIO_OUT_PIN16_Low (0UL) /*!< Pin driver is low */
N#define GPIO_OUT_PIN16_High (1UL) /*!< Pin driver is high */
N
N/* Bit 15 : Pin 15 */
N#define GPIO_OUT_PIN15_Pos (15UL) /*!< Position of PIN15 field. */
N#define GPIO_OUT_PIN15_Msk (0x1UL << GPIO_OUT_PIN15_Pos) /*!< Bit mask of PIN15 field. */
N#define GPIO_OUT_PIN15_Low (0UL) /*!< Pin driver is low */
N#define GPIO_OUT_PIN15_High (1UL) /*!< Pin driver is high */
N
N/* Bit 14 : Pin 14 */
N#define GPIO_OUT_PIN14_Pos (14UL) /*!< Position of PIN14 field. */
N#define GPIO_OUT_PIN14_Msk (0x1UL << GPIO_OUT_PIN14_Pos) /*!< Bit mask of PIN14 field. */
N#define GPIO_OUT_PIN14_Low (0UL) /*!< Pin driver is low */
N#define GPIO_OUT_PIN14_High (1UL) /*!< Pin driver is high */
N
N/* Bit 13 : Pin 13 */
N#define GPIO_OUT_PIN13_Pos (13UL) /*!< Position of PIN13 field. */
N#define GPIO_OUT_PIN13_Msk (0x1UL << GPIO_OUT_PIN13_Pos) /*!< Bit mask of PIN13 field. */
N#define GPIO_OUT_PIN13_Low (0UL) /*!< Pin driver is low */
N#define GPIO_OUT_PIN13_High (1UL) /*!< Pin driver is high */
N
N/* Bit 12 : Pin 12 */
N#define GPIO_OUT_PIN12_Pos (12UL) /*!< Position of PIN12 field. */
N#define GPIO_OUT_PIN12_Msk (0x1UL << GPIO_OUT_PIN12_Pos) /*!< Bit mask of PIN12 field. */
N#define GPIO_OUT_PIN12_Low (0UL) /*!< Pin driver is low */
N#define GPIO_OUT_PIN12_High (1UL) /*!< Pin driver is high */
N
N/* Bit 11 : Pin 11 */
N#define GPIO_OUT_PIN11_Pos (11UL) /*!< Position of PIN11 field. */
N#define GPIO_OUT_PIN11_Msk (0x1UL << GPIO_OUT_PIN11_Pos) /*!< Bit mask of PIN11 field. */
N#define GPIO_OUT_PIN11_Low (0UL) /*!< Pin driver is low */
N#define GPIO_OUT_PIN11_High (1UL) /*!< Pin driver is high */
N
N/* Bit 10 : Pin 10 */
N#define GPIO_OUT_PIN10_Pos (10UL) /*!< Position of PIN10 field. */
N#define GPIO_OUT_PIN10_Msk (0x1UL << GPIO_OUT_PIN10_Pos) /*!< Bit mask of PIN10 field. */
N#define GPIO_OUT_PIN10_Low (0UL) /*!< Pin driver is low */
N#define GPIO_OUT_PIN10_High (1UL) /*!< Pin driver is high */
N
N/* Bit 9 : Pin 9 */
N#define GPIO_OUT_PIN9_Pos (9UL) /*!< Position of PIN9 field. */
N#define GPIO_OUT_PIN9_Msk (0x1UL << GPIO_OUT_PIN9_Pos) /*!< Bit mask of PIN9 field. */
N#define GPIO_OUT_PIN9_Low (0UL) /*!< Pin driver is low */
N#define GPIO_OUT_PIN9_High (1UL) /*!< Pin driver is high */
N
N/* Bit 8 : Pin 8 */
N#define GPIO_OUT_PIN8_Pos (8UL) /*!< Position of PIN8 field. */
N#define GPIO_OUT_PIN8_Msk (0x1UL << GPIO_OUT_PIN8_Pos) /*!< Bit mask of PIN8 field. */
N#define GPIO_OUT_PIN8_Low (0UL) /*!< Pin driver is low */
N#define GPIO_OUT_PIN8_High (1UL) /*!< Pin driver is high */
N
N/* Bit 7 : Pin 7 */
N#define GPIO_OUT_PIN7_Pos (7UL) /*!< Position of PIN7 field. */
N#define GPIO_OUT_PIN7_Msk (0x1UL << GPIO_OUT_PIN7_Pos) /*!< Bit mask of PIN7 field. */
N#define GPIO_OUT_PIN7_Low (0UL) /*!< Pin driver is low */
N#define GPIO_OUT_PIN7_High (1UL) /*!< Pin driver is high */
N
N/* Bit 6 : Pin 6 */
N#define GPIO_OUT_PIN6_Pos (6UL) /*!< Position of PIN6 field. */
N#define GPIO_OUT_PIN6_Msk (0x1UL << GPIO_OUT_PIN6_Pos) /*!< Bit mask of PIN6 field. */
N#define GPIO_OUT_PIN6_Low (0UL) /*!< Pin driver is low */
N#define GPIO_OUT_PIN6_High (1UL) /*!< Pin driver is high */
N
N/* Bit 5 : Pin 5 */
N#define GPIO_OUT_PIN5_Pos (5UL) /*!< Position of PIN5 field. */
N#define GPIO_OUT_PIN5_Msk (0x1UL << GPIO_OUT_PIN5_Pos) /*!< Bit mask of PIN5 field. */
N#define GPIO_OUT_PIN5_Low (0UL) /*!< Pin driver is low */
N#define GPIO_OUT_PIN5_High (1UL) /*!< Pin driver is high */
N
N/* Bit 4 : Pin 4 */
N#define GPIO_OUT_PIN4_Pos (4UL) /*!< Position of PIN4 field. */
N#define GPIO_OUT_PIN4_Msk (0x1UL << GPIO_OUT_PIN4_Pos) /*!< Bit mask of PIN4 field. */
N#define GPIO_OUT_PIN4_Low (0UL) /*!< Pin driver is low */
N#define GPIO_OUT_PIN4_High (1UL) /*!< Pin driver is high */
N
N/* Bit 3 : Pin 3 */
N#define GPIO_OUT_PIN3_Pos (3UL) /*!< Position of PIN3 field. */
N#define GPIO_OUT_PIN3_Msk (0x1UL << GPIO_OUT_PIN3_Pos) /*!< Bit mask of PIN3 field. */
N#define GPIO_OUT_PIN3_Low (0UL) /*!< Pin driver is low */
N#define GPIO_OUT_PIN3_High (1UL) /*!< Pin driver is high */
N
N/* Bit 2 : Pin 2 */
N#define GPIO_OUT_PIN2_Pos (2UL) /*!< Position of PIN2 field. */
N#define GPIO_OUT_PIN2_Msk (0x1UL << GPIO_OUT_PIN2_Pos) /*!< Bit mask of PIN2 field. */
N#define GPIO_OUT_PIN2_Low (0UL) /*!< Pin driver is low */
N#define GPIO_OUT_PIN2_High (1UL) /*!< Pin driver is high */
N
N/* Bit 1 : Pin 1 */
N#define GPIO_OUT_PIN1_Pos (1UL) /*!< Position of PIN1 field. */
N#define GPIO_OUT_PIN1_Msk (0x1UL << GPIO_OUT_PIN1_Pos) /*!< Bit mask of PIN1 field. */
N#define GPIO_OUT_PIN1_Low (0UL) /*!< Pin driver is low */
N#define GPIO_OUT_PIN1_High (1UL) /*!< Pin driver is high */
N
N/* Bit 0 : Pin 0 */
N#define GPIO_OUT_PIN0_Pos (0UL) /*!< Position of PIN0 field. */
N#define GPIO_OUT_PIN0_Msk (0x1UL << GPIO_OUT_PIN0_Pos) /*!< Bit mask of PIN0 field. */
N#define GPIO_OUT_PIN0_Low (0UL) /*!< Pin driver is low */
N#define GPIO_OUT_PIN0_High (1UL) /*!< Pin driver is high */
N
N/* Register: GPIO_OUTSET */
N/* Description: Set individual bits in GPIO port */
N
N/* Bit 31 : Pin 31 */
N#define GPIO_OUTSET_PIN31_Pos (31UL) /*!< Position of PIN31 field. */
N#define GPIO_OUTSET_PIN31_Msk (0x1UL << GPIO_OUTSET_PIN31_Pos) /*!< Bit mask of PIN31 field. */
N#define GPIO_OUTSET_PIN31_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTSET_PIN31_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTSET_PIN31_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */
N
N/* Bit 30 : Pin 30 */
N#define GPIO_OUTSET_PIN30_Pos (30UL) /*!< Position of PIN30 field. */
N#define GPIO_OUTSET_PIN30_Msk (0x1UL << GPIO_OUTSET_PIN30_Pos) /*!< Bit mask of PIN30 field. */
N#define GPIO_OUTSET_PIN30_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTSET_PIN30_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTSET_PIN30_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */
N
N/* Bit 29 : Pin 29 */
N#define GPIO_OUTSET_PIN29_Pos (29UL) /*!< Position of PIN29 field. */
N#define GPIO_OUTSET_PIN29_Msk (0x1UL << GPIO_OUTSET_PIN29_Pos) /*!< Bit mask of PIN29 field. */
N#define GPIO_OUTSET_PIN29_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTSET_PIN29_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTSET_PIN29_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */
N
N/* Bit 28 : Pin 28 */
N#define GPIO_OUTSET_PIN28_Pos (28UL) /*!< Position of PIN28 field. */
N#define GPIO_OUTSET_PIN28_Msk (0x1UL << GPIO_OUTSET_PIN28_Pos) /*!< Bit mask of PIN28 field. */
N#define GPIO_OUTSET_PIN28_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTSET_PIN28_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTSET_PIN28_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */
N
N/* Bit 27 : Pin 27 */
N#define GPIO_OUTSET_PIN27_Pos (27UL) /*!< Position of PIN27 field. */
N#define GPIO_OUTSET_PIN27_Msk (0x1UL << GPIO_OUTSET_PIN27_Pos) /*!< Bit mask of PIN27 field. */
N#define GPIO_OUTSET_PIN27_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTSET_PIN27_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTSET_PIN27_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */
N
N/* Bit 26 : Pin 26 */
N#define GPIO_OUTSET_PIN26_Pos (26UL) /*!< Position of PIN26 field. */
N#define GPIO_OUTSET_PIN26_Msk (0x1UL << GPIO_OUTSET_PIN26_Pos) /*!< Bit mask of PIN26 field. */
N#define GPIO_OUTSET_PIN26_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTSET_PIN26_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTSET_PIN26_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */
N
N/* Bit 25 : Pin 25 */
N#define GPIO_OUTSET_PIN25_Pos (25UL) /*!< Position of PIN25 field. */
N#define GPIO_OUTSET_PIN25_Msk (0x1UL << GPIO_OUTSET_PIN25_Pos) /*!< Bit mask of PIN25 field. */
N#define GPIO_OUTSET_PIN25_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTSET_PIN25_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTSET_PIN25_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */
N
N/* Bit 24 : Pin 24 */
N#define GPIO_OUTSET_PIN24_Pos (24UL) /*!< Position of PIN24 field. */
N#define GPIO_OUTSET_PIN24_Msk (0x1UL << GPIO_OUTSET_PIN24_Pos) /*!< Bit mask of PIN24 field. */
N#define GPIO_OUTSET_PIN24_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTSET_PIN24_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTSET_PIN24_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */
N
N/* Bit 23 : Pin 23 */
N#define GPIO_OUTSET_PIN23_Pos (23UL) /*!< Position of PIN23 field. */
N#define GPIO_OUTSET_PIN23_Msk (0x1UL << GPIO_OUTSET_PIN23_Pos) /*!< Bit mask of PIN23 field. */
N#define GPIO_OUTSET_PIN23_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTSET_PIN23_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTSET_PIN23_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */
N
N/* Bit 22 : Pin 22 */
N#define GPIO_OUTSET_PIN22_Pos (22UL) /*!< Position of PIN22 field. */
N#define GPIO_OUTSET_PIN22_Msk (0x1UL << GPIO_OUTSET_PIN22_Pos) /*!< Bit mask of PIN22 field. */
N#define GPIO_OUTSET_PIN22_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTSET_PIN22_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTSET_PIN22_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */
N
N/* Bit 21 : Pin 21 */
N#define GPIO_OUTSET_PIN21_Pos (21UL) /*!< Position of PIN21 field. */
N#define GPIO_OUTSET_PIN21_Msk (0x1UL << GPIO_OUTSET_PIN21_Pos) /*!< Bit mask of PIN21 field. */
N#define GPIO_OUTSET_PIN21_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTSET_PIN21_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTSET_PIN21_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */
N
N/* Bit 20 : Pin 20 */
N#define GPIO_OUTSET_PIN20_Pos (20UL) /*!< Position of PIN20 field. */
N#define GPIO_OUTSET_PIN20_Msk (0x1UL << GPIO_OUTSET_PIN20_Pos) /*!< Bit mask of PIN20 field. */
N#define GPIO_OUTSET_PIN20_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTSET_PIN20_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTSET_PIN20_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */
N
N/* Bit 19 : Pin 19 */
N#define GPIO_OUTSET_PIN19_Pos (19UL) /*!< Position of PIN19 field. */
N#define GPIO_OUTSET_PIN19_Msk (0x1UL << GPIO_OUTSET_PIN19_Pos) /*!< Bit mask of PIN19 field. */
N#define GPIO_OUTSET_PIN19_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTSET_PIN19_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTSET_PIN19_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */
N
N/* Bit 18 : Pin 18 */
N#define GPIO_OUTSET_PIN18_Pos (18UL) /*!< Position of PIN18 field. */
N#define GPIO_OUTSET_PIN18_Msk (0x1UL << GPIO_OUTSET_PIN18_Pos) /*!< Bit mask of PIN18 field. */
N#define GPIO_OUTSET_PIN18_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTSET_PIN18_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTSET_PIN18_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */
N
N/* Bit 17 : Pin 17 */
N#define GPIO_OUTSET_PIN17_Pos (17UL) /*!< Position of PIN17 field. */
N#define GPIO_OUTSET_PIN17_Msk (0x1UL << GPIO_OUTSET_PIN17_Pos) /*!< Bit mask of PIN17 field. */
N#define GPIO_OUTSET_PIN17_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTSET_PIN17_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTSET_PIN17_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */
N
N/* Bit 16 : Pin 16 */
N#define GPIO_OUTSET_PIN16_Pos (16UL) /*!< Position of PIN16 field. */
N#define GPIO_OUTSET_PIN16_Msk (0x1UL << GPIO_OUTSET_PIN16_Pos) /*!< Bit mask of PIN16 field. */
N#define GPIO_OUTSET_PIN16_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTSET_PIN16_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTSET_PIN16_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */
N
N/* Bit 15 : Pin 15 */
N#define GPIO_OUTSET_PIN15_Pos (15UL) /*!< Position of PIN15 field. */
N#define GPIO_OUTSET_PIN15_Msk (0x1UL << GPIO_OUTSET_PIN15_Pos) /*!< Bit mask of PIN15 field. */
N#define GPIO_OUTSET_PIN15_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTSET_PIN15_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTSET_PIN15_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */
N
N/* Bit 14 : Pin 14 */
N#define GPIO_OUTSET_PIN14_Pos (14UL) /*!< Position of PIN14 field. */
N#define GPIO_OUTSET_PIN14_Msk (0x1UL << GPIO_OUTSET_PIN14_Pos) /*!< Bit mask of PIN14 field. */
N#define GPIO_OUTSET_PIN14_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTSET_PIN14_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTSET_PIN14_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */
N
N/* Bit 13 : Pin 13 */
N#define GPIO_OUTSET_PIN13_Pos (13UL) /*!< Position of PIN13 field. */
N#define GPIO_OUTSET_PIN13_Msk (0x1UL << GPIO_OUTSET_PIN13_Pos) /*!< Bit mask of PIN13 field. */
N#define GPIO_OUTSET_PIN13_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTSET_PIN13_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTSET_PIN13_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */
N
N/* Bit 12 : Pin 12 */
N#define GPIO_OUTSET_PIN12_Pos (12UL) /*!< Position of PIN12 field. */
N#define GPIO_OUTSET_PIN12_Msk (0x1UL << GPIO_OUTSET_PIN12_Pos) /*!< Bit mask of PIN12 field. */
N#define GPIO_OUTSET_PIN12_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTSET_PIN12_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTSET_PIN12_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */
N
N/* Bit 11 : Pin 11 */
N#define GPIO_OUTSET_PIN11_Pos (11UL) /*!< Position of PIN11 field. */
N#define GPIO_OUTSET_PIN11_Msk (0x1UL << GPIO_OUTSET_PIN11_Pos) /*!< Bit mask of PIN11 field. */
N#define GPIO_OUTSET_PIN11_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTSET_PIN11_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTSET_PIN11_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */
N
N/* Bit 10 : Pin 10 */
N#define GPIO_OUTSET_PIN10_Pos (10UL) /*!< Position of PIN10 field. */
N#define GPIO_OUTSET_PIN10_Msk (0x1UL << GPIO_OUTSET_PIN10_Pos) /*!< Bit mask of PIN10 field. */
N#define GPIO_OUTSET_PIN10_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTSET_PIN10_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTSET_PIN10_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */
N
N/* Bit 9 : Pin 9 */
N#define GPIO_OUTSET_PIN9_Pos (9UL) /*!< Position of PIN9 field. */
N#define GPIO_OUTSET_PIN9_Msk (0x1UL << GPIO_OUTSET_PIN9_Pos) /*!< Bit mask of PIN9 field. */
N#define GPIO_OUTSET_PIN9_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTSET_PIN9_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTSET_PIN9_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */
N
N/* Bit 8 : Pin 8 */
N#define GPIO_OUTSET_PIN8_Pos (8UL) /*!< Position of PIN8 field. */
N#define GPIO_OUTSET_PIN8_Msk (0x1UL << GPIO_OUTSET_PIN8_Pos) /*!< Bit mask of PIN8 field. */
N#define GPIO_OUTSET_PIN8_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTSET_PIN8_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTSET_PIN8_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */
N
N/* Bit 7 : Pin 7 */
N#define GPIO_OUTSET_PIN7_Pos (7UL) /*!< Position of PIN7 field. */
N#define GPIO_OUTSET_PIN7_Msk (0x1UL << GPIO_OUTSET_PIN7_Pos) /*!< Bit mask of PIN7 field. */
N#define GPIO_OUTSET_PIN7_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTSET_PIN7_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTSET_PIN7_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */
N
N/* Bit 6 : Pin 6 */
N#define GPIO_OUTSET_PIN6_Pos (6UL) /*!< Position of PIN6 field. */
N#define GPIO_OUTSET_PIN6_Msk (0x1UL << GPIO_OUTSET_PIN6_Pos) /*!< Bit mask of PIN6 field. */
N#define GPIO_OUTSET_PIN6_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTSET_PIN6_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTSET_PIN6_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */
N
N/* Bit 5 : Pin 5 */
N#define GPIO_OUTSET_PIN5_Pos (5UL) /*!< Position of PIN5 field. */
N#define GPIO_OUTSET_PIN5_Msk (0x1UL << GPIO_OUTSET_PIN5_Pos) /*!< Bit mask of PIN5 field. */
N#define GPIO_OUTSET_PIN5_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTSET_PIN5_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTSET_PIN5_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */
N
N/* Bit 4 : Pin 4 */
N#define GPIO_OUTSET_PIN4_Pos (4UL) /*!< Position of PIN4 field. */
N#define GPIO_OUTSET_PIN4_Msk (0x1UL << GPIO_OUTSET_PIN4_Pos) /*!< Bit mask of PIN4 field. */
N#define GPIO_OUTSET_PIN4_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTSET_PIN4_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTSET_PIN4_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */
N
N/* Bit 3 : Pin 3 */
N#define GPIO_OUTSET_PIN3_Pos (3UL) /*!< Position of PIN3 field. */
N#define GPIO_OUTSET_PIN3_Msk (0x1UL << GPIO_OUTSET_PIN3_Pos) /*!< Bit mask of PIN3 field. */
N#define GPIO_OUTSET_PIN3_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTSET_PIN3_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTSET_PIN3_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */
N
N/* Bit 2 : Pin 2 */
N#define GPIO_OUTSET_PIN2_Pos (2UL) /*!< Position of PIN2 field. */
N#define GPIO_OUTSET_PIN2_Msk (0x1UL << GPIO_OUTSET_PIN2_Pos) /*!< Bit mask of PIN2 field. */
N#define GPIO_OUTSET_PIN2_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTSET_PIN2_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTSET_PIN2_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */
N
N/* Bit 1 : Pin 1 */
N#define GPIO_OUTSET_PIN1_Pos (1UL) /*!< Position of PIN1 field. */
N#define GPIO_OUTSET_PIN1_Msk (0x1UL << GPIO_OUTSET_PIN1_Pos) /*!< Bit mask of PIN1 field. */
N#define GPIO_OUTSET_PIN1_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTSET_PIN1_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTSET_PIN1_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */
N
N/* Bit 0 : Pin 0 */
N#define GPIO_OUTSET_PIN0_Pos (0UL) /*!< Position of PIN0 field. */
N#define GPIO_OUTSET_PIN0_Msk (0x1UL << GPIO_OUTSET_PIN0_Pos) /*!< Bit mask of PIN0 field. */
N#define GPIO_OUTSET_PIN0_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTSET_PIN0_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTSET_PIN0_Set (1UL) /*!< Write: writing a '1' sets the pin high; writing a '0' has no effect */
N
N/* Register: GPIO_OUTCLR */
N/* Description: Clear individual bits in GPIO port */
N
N/* Bit 31 : Pin 31 */
N#define GPIO_OUTCLR_PIN31_Pos (31UL) /*!< Position of PIN31 field. */
N#define GPIO_OUTCLR_PIN31_Msk (0x1UL << GPIO_OUTCLR_PIN31_Pos) /*!< Bit mask of PIN31 field. */
N#define GPIO_OUTCLR_PIN31_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTCLR_PIN31_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTCLR_PIN31_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */
N
N/* Bit 30 : Pin 30 */
N#define GPIO_OUTCLR_PIN30_Pos (30UL) /*!< Position of PIN30 field. */
N#define GPIO_OUTCLR_PIN30_Msk (0x1UL << GPIO_OUTCLR_PIN30_Pos) /*!< Bit mask of PIN30 field. */
N#define GPIO_OUTCLR_PIN30_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTCLR_PIN30_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTCLR_PIN30_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */
N
N/* Bit 29 : Pin 29 */
N#define GPIO_OUTCLR_PIN29_Pos (29UL) /*!< Position of PIN29 field. */
N#define GPIO_OUTCLR_PIN29_Msk (0x1UL << GPIO_OUTCLR_PIN29_Pos) /*!< Bit mask of PIN29 field. */
N#define GPIO_OUTCLR_PIN29_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTCLR_PIN29_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTCLR_PIN29_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */
N
N/* Bit 28 : Pin 28 */
N#define GPIO_OUTCLR_PIN28_Pos (28UL) /*!< Position of PIN28 field. */
N#define GPIO_OUTCLR_PIN28_Msk (0x1UL << GPIO_OUTCLR_PIN28_Pos) /*!< Bit mask of PIN28 field. */
N#define GPIO_OUTCLR_PIN28_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTCLR_PIN28_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTCLR_PIN28_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */
N
N/* Bit 27 : Pin 27 */
N#define GPIO_OUTCLR_PIN27_Pos (27UL) /*!< Position of PIN27 field. */
N#define GPIO_OUTCLR_PIN27_Msk (0x1UL << GPIO_OUTCLR_PIN27_Pos) /*!< Bit mask of PIN27 field. */
N#define GPIO_OUTCLR_PIN27_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTCLR_PIN27_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTCLR_PIN27_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */
N
N/* Bit 26 : Pin 26 */
N#define GPIO_OUTCLR_PIN26_Pos (26UL) /*!< Position of PIN26 field. */
N#define GPIO_OUTCLR_PIN26_Msk (0x1UL << GPIO_OUTCLR_PIN26_Pos) /*!< Bit mask of PIN26 field. */
N#define GPIO_OUTCLR_PIN26_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTCLR_PIN26_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTCLR_PIN26_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */
N
N/* Bit 25 : Pin 25 */
N#define GPIO_OUTCLR_PIN25_Pos (25UL) /*!< Position of PIN25 field. */
N#define GPIO_OUTCLR_PIN25_Msk (0x1UL << GPIO_OUTCLR_PIN25_Pos) /*!< Bit mask of PIN25 field. */
N#define GPIO_OUTCLR_PIN25_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTCLR_PIN25_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTCLR_PIN25_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */
N
N/* Bit 24 : Pin 24 */
N#define GPIO_OUTCLR_PIN24_Pos (24UL) /*!< Position of PIN24 field. */
N#define GPIO_OUTCLR_PIN24_Msk (0x1UL << GPIO_OUTCLR_PIN24_Pos) /*!< Bit mask of PIN24 field. */
N#define GPIO_OUTCLR_PIN24_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTCLR_PIN24_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTCLR_PIN24_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */
N
N/* Bit 23 : Pin 23 */
N#define GPIO_OUTCLR_PIN23_Pos (23UL) /*!< Position of PIN23 field. */
N#define GPIO_OUTCLR_PIN23_Msk (0x1UL << GPIO_OUTCLR_PIN23_Pos) /*!< Bit mask of PIN23 field. */
N#define GPIO_OUTCLR_PIN23_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTCLR_PIN23_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTCLR_PIN23_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */
N
N/* Bit 22 : Pin 22 */
N#define GPIO_OUTCLR_PIN22_Pos (22UL) /*!< Position of PIN22 field. */
N#define GPIO_OUTCLR_PIN22_Msk (0x1UL << GPIO_OUTCLR_PIN22_Pos) /*!< Bit mask of PIN22 field. */
N#define GPIO_OUTCLR_PIN22_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTCLR_PIN22_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTCLR_PIN22_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */
N
N/* Bit 21 : Pin 21 */
N#define GPIO_OUTCLR_PIN21_Pos (21UL) /*!< Position of PIN21 field. */
N#define GPIO_OUTCLR_PIN21_Msk (0x1UL << GPIO_OUTCLR_PIN21_Pos) /*!< Bit mask of PIN21 field. */
N#define GPIO_OUTCLR_PIN21_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTCLR_PIN21_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTCLR_PIN21_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */
N
N/* Bit 20 : Pin 20 */
N#define GPIO_OUTCLR_PIN20_Pos (20UL) /*!< Position of PIN20 field. */
N#define GPIO_OUTCLR_PIN20_Msk (0x1UL << GPIO_OUTCLR_PIN20_Pos) /*!< Bit mask of PIN20 field. */
N#define GPIO_OUTCLR_PIN20_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTCLR_PIN20_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTCLR_PIN20_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */
N
N/* Bit 19 : Pin 19 */
N#define GPIO_OUTCLR_PIN19_Pos (19UL) /*!< Position of PIN19 field. */
N#define GPIO_OUTCLR_PIN19_Msk (0x1UL << GPIO_OUTCLR_PIN19_Pos) /*!< Bit mask of PIN19 field. */
N#define GPIO_OUTCLR_PIN19_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTCLR_PIN19_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTCLR_PIN19_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */
N
N/* Bit 18 : Pin 18 */
N#define GPIO_OUTCLR_PIN18_Pos (18UL) /*!< Position of PIN18 field. */
N#define GPIO_OUTCLR_PIN18_Msk (0x1UL << GPIO_OUTCLR_PIN18_Pos) /*!< Bit mask of PIN18 field. */
N#define GPIO_OUTCLR_PIN18_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTCLR_PIN18_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTCLR_PIN18_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */
N
N/* Bit 17 : Pin 17 */
N#define GPIO_OUTCLR_PIN17_Pos (17UL) /*!< Position of PIN17 field. */
N#define GPIO_OUTCLR_PIN17_Msk (0x1UL << GPIO_OUTCLR_PIN17_Pos) /*!< Bit mask of PIN17 field. */
N#define GPIO_OUTCLR_PIN17_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTCLR_PIN17_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTCLR_PIN17_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */
N
N/* Bit 16 : Pin 16 */
N#define GPIO_OUTCLR_PIN16_Pos (16UL) /*!< Position of PIN16 field. */
N#define GPIO_OUTCLR_PIN16_Msk (0x1UL << GPIO_OUTCLR_PIN16_Pos) /*!< Bit mask of PIN16 field. */
N#define GPIO_OUTCLR_PIN16_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTCLR_PIN16_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTCLR_PIN16_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */
N
N/* Bit 15 : Pin 15 */
N#define GPIO_OUTCLR_PIN15_Pos (15UL) /*!< Position of PIN15 field. */
N#define GPIO_OUTCLR_PIN15_Msk (0x1UL << GPIO_OUTCLR_PIN15_Pos) /*!< Bit mask of PIN15 field. */
N#define GPIO_OUTCLR_PIN15_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTCLR_PIN15_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTCLR_PIN15_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */
N
N/* Bit 14 : Pin 14 */
N#define GPIO_OUTCLR_PIN14_Pos (14UL) /*!< Position of PIN14 field. */
N#define GPIO_OUTCLR_PIN14_Msk (0x1UL << GPIO_OUTCLR_PIN14_Pos) /*!< Bit mask of PIN14 field. */
N#define GPIO_OUTCLR_PIN14_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTCLR_PIN14_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTCLR_PIN14_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */
N
N/* Bit 13 : Pin 13 */
N#define GPIO_OUTCLR_PIN13_Pos (13UL) /*!< Position of PIN13 field. */
N#define GPIO_OUTCLR_PIN13_Msk (0x1UL << GPIO_OUTCLR_PIN13_Pos) /*!< Bit mask of PIN13 field. */
N#define GPIO_OUTCLR_PIN13_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTCLR_PIN13_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTCLR_PIN13_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */
N
N/* Bit 12 : Pin 12 */
N#define GPIO_OUTCLR_PIN12_Pos (12UL) /*!< Position of PIN12 field. */
N#define GPIO_OUTCLR_PIN12_Msk (0x1UL << GPIO_OUTCLR_PIN12_Pos) /*!< Bit mask of PIN12 field. */
N#define GPIO_OUTCLR_PIN12_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTCLR_PIN12_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTCLR_PIN12_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */
N
N/* Bit 11 : Pin 11 */
N#define GPIO_OUTCLR_PIN11_Pos (11UL) /*!< Position of PIN11 field. */
N#define GPIO_OUTCLR_PIN11_Msk (0x1UL << GPIO_OUTCLR_PIN11_Pos) /*!< Bit mask of PIN11 field. */
N#define GPIO_OUTCLR_PIN11_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTCLR_PIN11_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTCLR_PIN11_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */
N
N/* Bit 10 : Pin 10 */
N#define GPIO_OUTCLR_PIN10_Pos (10UL) /*!< Position of PIN10 field. */
N#define GPIO_OUTCLR_PIN10_Msk (0x1UL << GPIO_OUTCLR_PIN10_Pos) /*!< Bit mask of PIN10 field. */
N#define GPIO_OUTCLR_PIN10_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTCLR_PIN10_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTCLR_PIN10_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */
N
N/* Bit 9 : Pin 9 */
N#define GPIO_OUTCLR_PIN9_Pos (9UL) /*!< Position of PIN9 field. */
N#define GPIO_OUTCLR_PIN9_Msk (0x1UL << GPIO_OUTCLR_PIN9_Pos) /*!< Bit mask of PIN9 field. */
N#define GPIO_OUTCLR_PIN9_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTCLR_PIN9_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTCLR_PIN9_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */
N
N/* Bit 8 : Pin 8 */
N#define GPIO_OUTCLR_PIN8_Pos (8UL) /*!< Position of PIN8 field. */
N#define GPIO_OUTCLR_PIN8_Msk (0x1UL << GPIO_OUTCLR_PIN8_Pos) /*!< Bit mask of PIN8 field. */
N#define GPIO_OUTCLR_PIN8_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTCLR_PIN8_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTCLR_PIN8_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */
N
N/* Bit 7 : Pin 7 */
N#define GPIO_OUTCLR_PIN7_Pos (7UL) /*!< Position of PIN7 field. */
N#define GPIO_OUTCLR_PIN7_Msk (0x1UL << GPIO_OUTCLR_PIN7_Pos) /*!< Bit mask of PIN7 field. */
N#define GPIO_OUTCLR_PIN7_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTCLR_PIN7_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTCLR_PIN7_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */
N
N/* Bit 6 : Pin 6 */
N#define GPIO_OUTCLR_PIN6_Pos (6UL) /*!< Position of PIN6 field. */
N#define GPIO_OUTCLR_PIN6_Msk (0x1UL << GPIO_OUTCLR_PIN6_Pos) /*!< Bit mask of PIN6 field. */
N#define GPIO_OUTCLR_PIN6_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTCLR_PIN6_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTCLR_PIN6_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */
N
N/* Bit 5 : Pin 5 */
N#define GPIO_OUTCLR_PIN5_Pos (5UL) /*!< Position of PIN5 field. */
N#define GPIO_OUTCLR_PIN5_Msk (0x1UL << GPIO_OUTCLR_PIN5_Pos) /*!< Bit mask of PIN5 field. */
N#define GPIO_OUTCLR_PIN5_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTCLR_PIN5_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTCLR_PIN5_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */
N
N/* Bit 4 : Pin 4 */
N#define GPIO_OUTCLR_PIN4_Pos (4UL) /*!< Position of PIN4 field. */
N#define GPIO_OUTCLR_PIN4_Msk (0x1UL << GPIO_OUTCLR_PIN4_Pos) /*!< Bit mask of PIN4 field. */
N#define GPIO_OUTCLR_PIN4_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTCLR_PIN4_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTCLR_PIN4_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */
N
N/* Bit 3 : Pin 3 */
N#define GPIO_OUTCLR_PIN3_Pos (3UL) /*!< Position of PIN3 field. */
N#define GPIO_OUTCLR_PIN3_Msk (0x1UL << GPIO_OUTCLR_PIN3_Pos) /*!< Bit mask of PIN3 field. */
N#define GPIO_OUTCLR_PIN3_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTCLR_PIN3_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTCLR_PIN3_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */
N
N/* Bit 2 : Pin 2 */
N#define GPIO_OUTCLR_PIN2_Pos (2UL) /*!< Position of PIN2 field. */
N#define GPIO_OUTCLR_PIN2_Msk (0x1UL << GPIO_OUTCLR_PIN2_Pos) /*!< Bit mask of PIN2 field. */
N#define GPIO_OUTCLR_PIN2_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTCLR_PIN2_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTCLR_PIN2_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */
N
N/* Bit 1 : Pin 1 */
N#define GPIO_OUTCLR_PIN1_Pos (1UL) /*!< Position of PIN1 field. */
N#define GPIO_OUTCLR_PIN1_Msk (0x1UL << GPIO_OUTCLR_PIN1_Pos) /*!< Bit mask of PIN1 field. */
N#define GPIO_OUTCLR_PIN1_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTCLR_PIN1_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTCLR_PIN1_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */
N
N/* Bit 0 : Pin 0 */
N#define GPIO_OUTCLR_PIN0_Pos (0UL) /*!< Position of PIN0 field. */
N#define GPIO_OUTCLR_PIN0_Msk (0x1UL << GPIO_OUTCLR_PIN0_Pos) /*!< Bit mask of PIN0 field. */
N#define GPIO_OUTCLR_PIN0_Low (0UL) /*!< Read: pin driver is low */
N#define GPIO_OUTCLR_PIN0_High (1UL) /*!< Read: pin driver is high */
N#define GPIO_OUTCLR_PIN0_Clear (1UL) /*!< Write: writing a '1' sets the pin low; writing a '0' has no effect */
N
N/* Register: GPIO_IN */
N/* Description: Read GPIO port */
N
N/* Bit 31 : Pin 31 */
N#define GPIO_IN_PIN31_Pos (31UL) /*!< Position of PIN31 field. */
N#define GPIO_IN_PIN31_Msk (0x1UL << GPIO_IN_PIN31_Pos) /*!< Bit mask of PIN31 field. */
N#define GPIO_IN_PIN31_Low (0UL) /*!< Pin input is low */
N#define GPIO_IN_PIN31_High (1UL) /*!< Pin input is high */
N
N/* Bit 30 : Pin 30 */
N#define GPIO_IN_PIN30_Pos (30UL) /*!< Position of PIN30 field. */
N#define GPIO_IN_PIN30_Msk (0x1UL << GPIO_IN_PIN30_Pos) /*!< Bit mask of PIN30 field. */
N#define GPIO_IN_PIN30_Low (0UL) /*!< Pin input is low */
N#define GPIO_IN_PIN30_High (1UL) /*!< Pin input is high */
N
N/* Bit 29 : Pin 29 */
N#define GPIO_IN_PIN29_Pos (29UL) /*!< Position of PIN29 field. */
N#define GPIO_IN_PIN29_Msk (0x1UL << GPIO_IN_PIN29_Pos) /*!< Bit mask of PIN29 field. */
N#define GPIO_IN_PIN29_Low (0UL) /*!< Pin input is low */
N#define GPIO_IN_PIN29_High (1UL) /*!< Pin input is high */
N
N/* Bit 28 : Pin 28 */
N#define GPIO_IN_PIN28_Pos (28UL) /*!< Position of PIN28 field. */
N#define GPIO_IN_PIN28_Msk (0x1UL << GPIO_IN_PIN28_Pos) /*!< Bit mask of PIN28 field. */
N#define GPIO_IN_PIN28_Low (0UL) /*!< Pin input is low */
N#define GPIO_IN_PIN28_High (1UL) /*!< Pin input is high */
N
N/* Bit 27 : Pin 27 */
N#define GPIO_IN_PIN27_Pos (27UL) /*!< Position of PIN27 field. */
N#define GPIO_IN_PIN27_Msk (0x1UL << GPIO_IN_PIN27_Pos) /*!< Bit mask of PIN27 field. */
N#define GPIO_IN_PIN27_Low (0UL) /*!< Pin input is low */
N#define GPIO_IN_PIN27_High (1UL) /*!< Pin input is high */
N
N/* Bit 26 : Pin 26 */
N#define GPIO_IN_PIN26_Pos (26UL) /*!< Position of PIN26 field. */
N#define GPIO_IN_PIN26_Msk (0x1UL << GPIO_IN_PIN26_Pos) /*!< Bit mask of PIN26 field. */
N#define GPIO_IN_PIN26_Low (0UL) /*!< Pin input is low */
N#define GPIO_IN_PIN26_High (1UL) /*!< Pin input is high */
N
N/* Bit 25 : Pin 25 */
N#define GPIO_IN_PIN25_Pos (25UL) /*!< Position of PIN25 field. */
N#define GPIO_IN_PIN25_Msk (0x1UL << GPIO_IN_PIN25_Pos) /*!< Bit mask of PIN25 field. */
N#define GPIO_IN_PIN25_Low (0UL) /*!< Pin input is low */
N#define GPIO_IN_PIN25_High (1UL) /*!< Pin input is high */
N
N/* Bit 24 : Pin 24 */
N#define GPIO_IN_PIN24_Pos (24UL) /*!< Position of PIN24 field. */
N#define GPIO_IN_PIN24_Msk (0x1UL << GPIO_IN_PIN24_Pos) /*!< Bit mask of PIN24 field. */
N#define GPIO_IN_PIN24_Low (0UL) /*!< Pin input is low */
N#define GPIO_IN_PIN24_High (1UL) /*!< Pin input is high */
N
N/* Bit 23 : Pin 23 */
N#define GPIO_IN_PIN23_Pos (23UL) /*!< Position of PIN23 field. */
N#define GPIO_IN_PIN23_Msk (0x1UL << GPIO_IN_PIN23_Pos) /*!< Bit mask of PIN23 field. */
N#define GPIO_IN_PIN23_Low (0UL) /*!< Pin input is low */
N#define GPIO_IN_PIN23_High (1UL) /*!< Pin input is high */
N
N/* Bit 22 : Pin 22 */
N#define GPIO_IN_PIN22_Pos (22UL) /*!< Position of PIN22 field. */
N#define GPIO_IN_PIN22_Msk (0x1UL << GPIO_IN_PIN22_Pos) /*!< Bit mask of PIN22 field. */
N#define GPIO_IN_PIN22_Low (0UL) /*!< Pin input is low */
N#define GPIO_IN_PIN22_High (1UL) /*!< Pin input is high */
N
N/* Bit 21 : Pin 21 */
N#define GPIO_IN_PIN21_Pos (21UL) /*!< Position of PIN21 field. */
N#define GPIO_IN_PIN21_Msk (0x1UL << GPIO_IN_PIN21_Pos) /*!< Bit mask of PIN21 field. */
N#define GPIO_IN_PIN21_Low (0UL) /*!< Pin input is low */
N#define GPIO_IN_PIN21_High (1UL) /*!< Pin input is high */
N
N/* Bit 20 : Pin 20 */
N#define GPIO_IN_PIN20_Pos (20UL) /*!< Position of PIN20 field. */
N#define GPIO_IN_PIN20_Msk (0x1UL << GPIO_IN_PIN20_Pos) /*!< Bit mask of PIN20 field. */
N#define GPIO_IN_PIN20_Low (0UL) /*!< Pin input is low */
N#define GPIO_IN_PIN20_High (1UL) /*!< Pin input is high */
N
N/* Bit 19 : Pin 19 */
N#define GPIO_IN_PIN19_Pos (19UL) /*!< Position of PIN19 field. */
N#define GPIO_IN_PIN19_Msk (0x1UL << GPIO_IN_PIN19_Pos) /*!< Bit mask of PIN19 field. */
N#define GPIO_IN_PIN19_Low (0UL) /*!< Pin input is low */
N#define GPIO_IN_PIN19_High (1UL) /*!< Pin input is high */
N
N/* Bit 18 : Pin 18 */
N#define GPIO_IN_PIN18_Pos (18UL) /*!< Position of PIN18 field. */
N#define GPIO_IN_PIN18_Msk (0x1UL << GPIO_IN_PIN18_Pos) /*!< Bit mask of PIN18 field. */
N#define GPIO_IN_PIN18_Low (0UL) /*!< Pin input is low */
N#define GPIO_IN_PIN18_High (1UL) /*!< Pin input is high */
N
N/* Bit 17 : Pin 17 */
N#define GPIO_IN_PIN17_Pos (17UL) /*!< Position of PIN17 field. */
N#define GPIO_IN_PIN17_Msk (0x1UL << GPIO_IN_PIN17_Pos) /*!< Bit mask of PIN17 field. */
N#define GPIO_IN_PIN17_Low (0UL) /*!< Pin input is low */
N#define GPIO_IN_PIN17_High (1UL) /*!< Pin input is high */
N
N/* Bit 16 : Pin 16 */
N#define GPIO_IN_PIN16_Pos (16UL) /*!< Position of PIN16 field. */
N#define GPIO_IN_PIN16_Msk (0x1UL << GPIO_IN_PIN16_Pos) /*!< Bit mask of PIN16 field. */
N#define GPIO_IN_PIN16_Low (0UL) /*!< Pin input is low */
N#define GPIO_IN_PIN16_High (1UL) /*!< Pin input is high */
N
N/* Bit 15 : Pin 15 */
N#define GPIO_IN_PIN15_Pos (15UL) /*!< Position of PIN15 field. */
N#define GPIO_IN_PIN15_Msk (0x1UL << GPIO_IN_PIN15_Pos) /*!< Bit mask of PIN15 field. */
N#define GPIO_IN_PIN15_Low (0UL) /*!< Pin input is low */
N#define GPIO_IN_PIN15_High (1UL) /*!< Pin input is high */
N
N/* Bit 14 : Pin 14 */
N#define GPIO_IN_PIN14_Pos (14UL) /*!< Position of PIN14 field. */
N#define GPIO_IN_PIN14_Msk (0x1UL << GPIO_IN_PIN14_Pos) /*!< Bit mask of PIN14 field. */
N#define GPIO_IN_PIN14_Low (0UL) /*!< Pin input is low */
N#define GPIO_IN_PIN14_High (1UL) /*!< Pin input is high */
N
N/* Bit 13 : Pin 13 */
N#define GPIO_IN_PIN13_Pos (13UL) /*!< Position of PIN13 field. */
N#define GPIO_IN_PIN13_Msk (0x1UL << GPIO_IN_PIN13_Pos) /*!< Bit mask of PIN13 field. */
N#define GPIO_IN_PIN13_Low (0UL) /*!< Pin input is low */
N#define GPIO_IN_PIN13_High (1UL) /*!< Pin input is high */
N
N/* Bit 12 : Pin 12 */
N#define GPIO_IN_PIN12_Pos (12UL) /*!< Position of PIN12 field. */
N#define GPIO_IN_PIN12_Msk (0x1UL << GPIO_IN_PIN12_Pos) /*!< Bit mask of PIN12 field. */
N#define GPIO_IN_PIN12_Low (0UL) /*!< Pin input is low */
N#define GPIO_IN_PIN12_High (1UL) /*!< Pin input is high */
N
N/* Bit 11 : Pin 11 */
N#define GPIO_IN_PIN11_Pos (11UL) /*!< Position of PIN11 field. */
N#define GPIO_IN_PIN11_Msk (0x1UL << GPIO_IN_PIN11_Pos) /*!< Bit mask of PIN11 field. */
N#define GPIO_IN_PIN11_Low (0UL) /*!< Pin input is low */
N#define GPIO_IN_PIN11_High (1UL) /*!< Pin input is high */
N
N/* Bit 10 : Pin 10 */
N#define GPIO_IN_PIN10_Pos (10UL) /*!< Position of PIN10 field. */
N#define GPIO_IN_PIN10_Msk (0x1UL << GPIO_IN_PIN10_Pos) /*!< Bit mask of PIN10 field. */
N#define GPIO_IN_PIN10_Low (0UL) /*!< Pin input is low */
N#define GPIO_IN_PIN10_High (1UL) /*!< Pin input is high */
N
N/* Bit 9 : Pin 9 */
N#define GPIO_IN_PIN9_Pos (9UL) /*!< Position of PIN9 field. */
N#define GPIO_IN_PIN9_Msk (0x1UL << GPIO_IN_PIN9_Pos) /*!< Bit mask of PIN9 field. */
N#define GPIO_IN_PIN9_Low (0UL) /*!< Pin input is low */
N#define GPIO_IN_PIN9_High (1UL) /*!< Pin input is high */
N
N/* Bit 8 : Pin 8 */
N#define GPIO_IN_PIN8_Pos (8UL) /*!< Position of PIN8 field. */
N#define GPIO_IN_PIN8_Msk (0x1UL << GPIO_IN_PIN8_Pos) /*!< Bit mask of PIN8 field. */
N#define GPIO_IN_PIN8_Low (0UL) /*!< Pin input is low */
N#define GPIO_IN_PIN8_High (1UL) /*!< Pin input is high */
N
N/* Bit 7 : Pin 7 */
N#define GPIO_IN_PIN7_Pos (7UL) /*!< Position of PIN7 field. */
N#define GPIO_IN_PIN7_Msk (0x1UL << GPIO_IN_PIN7_Pos) /*!< Bit mask of PIN7 field. */
N#define GPIO_IN_PIN7_Low (0UL) /*!< Pin input is low */
N#define GPIO_IN_PIN7_High (1UL) /*!< Pin input is high */
N
N/* Bit 6 : Pin 6 */
N#define GPIO_IN_PIN6_Pos (6UL) /*!< Position of PIN6 field. */
N#define GPIO_IN_PIN6_Msk (0x1UL << GPIO_IN_PIN6_Pos) /*!< Bit mask of PIN6 field. */
N#define GPIO_IN_PIN6_Low (0UL) /*!< Pin input is low */
N#define GPIO_IN_PIN6_High (1UL) /*!< Pin input is high */
N
N/* Bit 5 : Pin 5 */
N#define GPIO_IN_PIN5_Pos (5UL) /*!< Position of PIN5 field. */
N#define GPIO_IN_PIN5_Msk (0x1UL << GPIO_IN_PIN5_Pos) /*!< Bit mask of PIN5 field. */
N#define GPIO_IN_PIN5_Low (0UL) /*!< Pin input is low */
N#define GPIO_IN_PIN5_High (1UL) /*!< Pin input is high */
N
N/* Bit 4 : Pin 4 */
N#define GPIO_IN_PIN4_Pos (4UL) /*!< Position of PIN4 field. */
N#define GPIO_IN_PIN4_Msk (0x1UL << GPIO_IN_PIN4_Pos) /*!< Bit mask of PIN4 field. */
N#define GPIO_IN_PIN4_Low (0UL) /*!< Pin input is low */
N#define GPIO_IN_PIN4_High (1UL) /*!< Pin input is high */
N
N/* Bit 3 : Pin 3 */
N#define GPIO_IN_PIN3_Pos (3UL) /*!< Position of PIN3 field. */
N#define GPIO_IN_PIN3_Msk (0x1UL << GPIO_IN_PIN3_Pos) /*!< Bit mask of PIN3 field. */
N#define GPIO_IN_PIN3_Low (0UL) /*!< Pin input is low */
N#define GPIO_IN_PIN3_High (1UL) /*!< Pin input is high */
N
N/* Bit 2 : Pin 2 */
N#define GPIO_IN_PIN2_Pos (2UL) /*!< Position of PIN2 field. */
N#define GPIO_IN_PIN2_Msk (0x1UL << GPIO_IN_PIN2_Pos) /*!< Bit mask of PIN2 field. */
N#define GPIO_IN_PIN2_Low (0UL) /*!< Pin input is low */
N#define GPIO_IN_PIN2_High (1UL) /*!< Pin input is high */
N
N/* Bit 1 : Pin 1 */
N#define GPIO_IN_PIN1_Pos (1UL) /*!< Position of PIN1 field. */
N#define GPIO_IN_PIN1_Msk (0x1UL << GPIO_IN_PIN1_Pos) /*!< Bit mask of PIN1 field. */
N#define GPIO_IN_PIN1_Low (0UL) /*!< Pin input is low */
N#define GPIO_IN_PIN1_High (1UL) /*!< Pin input is high */
N
N/* Bit 0 : Pin 0 */
N#define GPIO_IN_PIN0_Pos (0UL) /*!< Position of PIN0 field. */
N#define GPIO_IN_PIN0_Msk (0x1UL << GPIO_IN_PIN0_Pos) /*!< Bit mask of PIN0 field. */
N#define GPIO_IN_PIN0_Low (0UL) /*!< Pin input is low */
N#define GPIO_IN_PIN0_High (1UL) /*!< Pin input is high */
N
N/* Register: GPIO_DIR */
N/* Description: Direction of GPIO pins */
N
N/* Bit 31 : Pin 31 */
N#define GPIO_DIR_PIN31_Pos (31UL) /*!< Position of PIN31 field. */
N#define GPIO_DIR_PIN31_Msk (0x1UL << GPIO_DIR_PIN31_Pos) /*!< Bit mask of PIN31 field. */
N#define GPIO_DIR_PIN31_Input (0UL) /*!< Pin set as input */
N#define GPIO_DIR_PIN31_Output (1UL) /*!< Pin set as output */
N
N/* Bit 30 : Pin 30 */
N#define GPIO_DIR_PIN30_Pos (30UL) /*!< Position of PIN30 field. */
N#define GPIO_DIR_PIN30_Msk (0x1UL << GPIO_DIR_PIN30_Pos) /*!< Bit mask of PIN30 field. */
N#define GPIO_DIR_PIN30_Input (0UL) /*!< Pin set as input */
N#define GPIO_DIR_PIN30_Output (1UL) /*!< Pin set as output */
N
N/* Bit 29 : Pin 29 */
N#define GPIO_DIR_PIN29_Pos (29UL) /*!< Position of PIN29 field. */
N#define GPIO_DIR_PIN29_Msk (0x1UL << GPIO_DIR_PIN29_Pos) /*!< Bit mask of PIN29 field. */
N#define GPIO_DIR_PIN29_Input (0UL) /*!< Pin set as input */
N#define GPIO_DIR_PIN29_Output (1UL) /*!< Pin set as output */
N
N/* Bit 28 : Pin 28 */
N#define GPIO_DIR_PIN28_Pos (28UL) /*!< Position of PIN28 field. */
N#define GPIO_DIR_PIN28_Msk (0x1UL << GPIO_DIR_PIN28_Pos) /*!< Bit mask of PIN28 field. */
N#define GPIO_DIR_PIN28_Input (0UL) /*!< Pin set as input */
N#define GPIO_DIR_PIN28_Output (1UL) /*!< Pin set as output */
N
N/* Bit 27 : Pin 27 */
N#define GPIO_DIR_PIN27_Pos (27UL) /*!< Position of PIN27 field. */
N#define GPIO_DIR_PIN27_Msk (0x1UL << GPIO_DIR_PIN27_Pos) /*!< Bit mask of PIN27 field. */
N#define GPIO_DIR_PIN27_Input (0UL) /*!< Pin set as input */
N#define GPIO_DIR_PIN27_Output (1UL) /*!< Pin set as output */
N
N/* Bit 26 : Pin 26 */
N#define GPIO_DIR_PIN26_Pos (26UL) /*!< Position of PIN26 field. */
N#define GPIO_DIR_PIN26_Msk (0x1UL << GPIO_DIR_PIN26_Pos) /*!< Bit mask of PIN26 field. */
N#define GPIO_DIR_PIN26_Input (0UL) /*!< Pin set as input */
N#define GPIO_DIR_PIN26_Output (1UL) /*!< Pin set as output */
N
N/* Bit 25 : Pin 25 */
N#define GPIO_DIR_PIN25_Pos (25UL) /*!< Position of PIN25 field. */
N#define GPIO_DIR_PIN25_Msk (0x1UL << GPIO_DIR_PIN25_Pos) /*!< Bit mask of PIN25 field. */
N#define GPIO_DIR_PIN25_Input (0UL) /*!< Pin set as input */
N#define GPIO_DIR_PIN25_Output (1UL) /*!< Pin set as output */
N
N/* Bit 24 : Pin 24 */
N#define GPIO_DIR_PIN24_Pos (24UL) /*!< Position of PIN24 field. */
N#define GPIO_DIR_PIN24_Msk (0x1UL << GPIO_DIR_PIN24_Pos) /*!< Bit mask of PIN24 field. */
N#define GPIO_DIR_PIN24_Input (0UL) /*!< Pin set as input */
N#define GPIO_DIR_PIN24_Output (1UL) /*!< Pin set as output */
N
N/* Bit 23 : Pin 23 */
N#define GPIO_DIR_PIN23_Pos (23UL) /*!< Position of PIN23 field. */
N#define GPIO_DIR_PIN23_Msk (0x1UL << GPIO_DIR_PIN23_Pos) /*!< Bit mask of PIN23 field. */
N#define GPIO_DIR_PIN23_Input (0UL) /*!< Pin set as input */
N#define GPIO_DIR_PIN23_Output (1UL) /*!< Pin set as output */
N
N/* Bit 22 : Pin 22 */
N#define GPIO_DIR_PIN22_Pos (22UL) /*!< Position of PIN22 field. */
N#define GPIO_DIR_PIN22_Msk (0x1UL << GPIO_DIR_PIN22_Pos) /*!< Bit mask of PIN22 field. */
N#define GPIO_DIR_PIN22_Input (0UL) /*!< Pin set as input */
N#define GPIO_DIR_PIN22_Output (1UL) /*!< Pin set as output */
N
N/* Bit 21 : Pin 21 */
N#define GPIO_DIR_PIN21_Pos (21UL) /*!< Position of PIN21 field. */
N#define GPIO_DIR_PIN21_Msk (0x1UL << GPIO_DIR_PIN21_Pos) /*!< Bit mask of PIN21 field. */
N#define GPIO_DIR_PIN21_Input (0UL) /*!< Pin set as input */
N#define GPIO_DIR_PIN21_Output (1UL) /*!< Pin set as output */
N
N/* Bit 20 : Pin 20 */
N#define GPIO_DIR_PIN20_Pos (20UL) /*!< Position of PIN20 field. */
N#define GPIO_DIR_PIN20_Msk (0x1UL << GPIO_DIR_PIN20_Pos) /*!< Bit mask of PIN20 field. */
N#define GPIO_DIR_PIN20_Input (0UL) /*!< Pin set as input */
N#define GPIO_DIR_PIN20_Output (1UL) /*!< Pin set as output */
N
N/* Bit 19 : Pin 19 */
N#define GPIO_DIR_PIN19_Pos (19UL) /*!< Position of PIN19 field. */
N#define GPIO_DIR_PIN19_Msk (0x1UL << GPIO_DIR_PIN19_Pos) /*!< Bit mask of PIN19 field. */
N#define GPIO_DIR_PIN19_Input (0UL) /*!< Pin set as input */
N#define GPIO_DIR_PIN19_Output (1UL) /*!< Pin set as output */
N
N/* Bit 18 : Pin 18 */
N#define GPIO_DIR_PIN18_Pos (18UL) /*!< Position of PIN18 field. */
N#define GPIO_DIR_PIN18_Msk (0x1UL << GPIO_DIR_PIN18_Pos) /*!< Bit mask of PIN18 field. */
N#define GPIO_DIR_PIN18_Input (0UL) /*!< Pin set as input */
N#define GPIO_DIR_PIN18_Output (1UL) /*!< Pin set as output */
N
N/* Bit 17 : Pin 17 */
N#define GPIO_DIR_PIN17_Pos (17UL) /*!< Position of PIN17 field. */
N#define GPIO_DIR_PIN17_Msk (0x1UL << GPIO_DIR_PIN17_Pos) /*!< Bit mask of PIN17 field. */
N#define GPIO_DIR_PIN17_Input (0UL) /*!< Pin set as input */
N#define GPIO_DIR_PIN17_Output (1UL) /*!< Pin set as output */
N
N/* Bit 16 : Pin 16 */
N#define GPIO_DIR_PIN16_Pos (16UL) /*!< Position of PIN16 field. */
N#define GPIO_DIR_PIN16_Msk (0x1UL << GPIO_DIR_PIN16_Pos) /*!< Bit mask of PIN16 field. */
N#define GPIO_DIR_PIN16_Input (0UL) /*!< Pin set as input */
N#define GPIO_DIR_PIN16_Output (1UL) /*!< Pin set as output */
N
N/* Bit 15 : Pin 15 */
N#define GPIO_DIR_PIN15_Pos (15UL) /*!< Position of PIN15 field. */
N#define GPIO_DIR_PIN15_Msk (0x1UL << GPIO_DIR_PIN15_Pos) /*!< Bit mask of PIN15 field. */
N#define GPIO_DIR_PIN15_Input (0UL) /*!< Pin set as input */
N#define GPIO_DIR_PIN15_Output (1UL) /*!< Pin set as output */
N
N/* Bit 14 : Pin 14 */
N#define GPIO_DIR_PIN14_Pos (14UL) /*!< Position of PIN14 field. */
N#define GPIO_DIR_PIN14_Msk (0x1UL << GPIO_DIR_PIN14_Pos) /*!< Bit mask of PIN14 field. */
N#define GPIO_DIR_PIN14_Input (0UL) /*!< Pin set as input */
N#define GPIO_DIR_PIN14_Output (1UL) /*!< Pin set as output */
N
N/* Bit 13 : Pin 13 */
N#define GPIO_DIR_PIN13_Pos (13UL) /*!< Position of PIN13 field. */
N#define GPIO_DIR_PIN13_Msk (0x1UL << GPIO_DIR_PIN13_Pos) /*!< Bit mask of PIN13 field. */
N#define GPIO_DIR_PIN13_Input (0UL) /*!< Pin set as input */
N#define GPIO_DIR_PIN13_Output (1UL) /*!< Pin set as output */
N
N/* Bit 12 : Pin 12 */
N#define GPIO_DIR_PIN12_Pos (12UL) /*!< Position of PIN12 field. */
N#define GPIO_DIR_PIN12_Msk (0x1UL << GPIO_DIR_PIN12_Pos) /*!< Bit mask of PIN12 field. */
N#define GPIO_DIR_PIN12_Input (0UL) /*!< Pin set as input */
N#define GPIO_DIR_PIN12_Output (1UL) /*!< Pin set as output */
N
N/* Bit 11 : Pin 11 */
N#define GPIO_DIR_PIN11_Pos (11UL) /*!< Position of PIN11 field. */
N#define GPIO_DIR_PIN11_Msk (0x1UL << GPIO_DIR_PIN11_Pos) /*!< Bit mask of PIN11 field. */
N#define GPIO_DIR_PIN11_Input (0UL) /*!< Pin set as input */
N#define GPIO_DIR_PIN11_Output (1UL) /*!< Pin set as output */
N
N/* Bit 10 : Pin 10 */
N#define GPIO_DIR_PIN10_Pos (10UL) /*!< Position of PIN10 field. */
N#define GPIO_DIR_PIN10_Msk (0x1UL << GPIO_DIR_PIN10_Pos) /*!< Bit mask of PIN10 field. */
N#define GPIO_DIR_PIN10_Input (0UL) /*!< Pin set as input */
N#define GPIO_DIR_PIN10_Output (1UL) /*!< Pin set as output */
N
N/* Bit 9 : Pin 9 */
N#define GPIO_DIR_PIN9_Pos (9UL) /*!< Position of PIN9 field. */
N#define GPIO_DIR_PIN9_Msk (0x1UL << GPIO_DIR_PIN9_Pos) /*!< Bit mask of PIN9 field. */
N#define GPIO_DIR_PIN9_Input (0UL) /*!< Pin set as input */
N#define GPIO_DIR_PIN9_Output (1UL) /*!< Pin set as output */
N
N/* Bit 8 : Pin 8 */
N#define GPIO_DIR_PIN8_Pos (8UL) /*!< Position of PIN8 field. */
N#define GPIO_DIR_PIN8_Msk (0x1UL << GPIO_DIR_PIN8_Pos) /*!< Bit mask of PIN8 field. */
N#define GPIO_DIR_PIN8_Input (0UL) /*!< Pin set as input */
N#define GPIO_DIR_PIN8_Output (1UL) /*!< Pin set as output */
N
N/* Bit 7 : Pin 7 */
N#define GPIO_DIR_PIN7_Pos (7UL) /*!< Position of PIN7 field. */
N#define GPIO_DIR_PIN7_Msk (0x1UL << GPIO_DIR_PIN7_Pos) /*!< Bit mask of PIN7 field. */
N#define GPIO_DIR_PIN7_Input (0UL) /*!< Pin set as input */
N#define GPIO_DIR_PIN7_Output (1UL) /*!< Pin set as output */
N
N/* Bit 6 : Pin 6 */
N#define GPIO_DIR_PIN6_Pos (6UL) /*!< Position of PIN6 field. */
N#define GPIO_DIR_PIN6_Msk (0x1UL << GPIO_DIR_PIN6_Pos) /*!< Bit mask of PIN6 field. */
N#define GPIO_DIR_PIN6_Input (0UL) /*!< Pin set as input */
N#define GPIO_DIR_PIN6_Output (1UL) /*!< Pin set as output */
N
N/* Bit 5 : Pin 5 */
N#define GPIO_DIR_PIN5_Pos (5UL) /*!< Position of PIN5 field. */
N#define GPIO_DIR_PIN5_Msk (0x1UL << GPIO_DIR_PIN5_Pos) /*!< Bit mask of PIN5 field. */
N#define GPIO_DIR_PIN5_Input (0UL) /*!< Pin set as input */
N#define GPIO_DIR_PIN5_Output (1UL) /*!< Pin set as output */
N
N/* Bit 4 : Pin 4 */
N#define GPIO_DIR_PIN4_Pos (4UL) /*!< Position of PIN4 field. */
N#define GPIO_DIR_PIN4_Msk (0x1UL << GPIO_DIR_PIN4_Pos) /*!< Bit mask of PIN4 field. */
N#define GPIO_DIR_PIN4_Input (0UL) /*!< Pin set as input */
N#define GPIO_DIR_PIN4_Output (1UL) /*!< Pin set as output */
N
N/* Bit 3 : Pin 3 */
N#define GPIO_DIR_PIN3_Pos (3UL) /*!< Position of PIN3 field. */
N#define GPIO_DIR_PIN3_Msk (0x1UL << GPIO_DIR_PIN3_Pos) /*!< Bit mask of PIN3 field. */
N#define GPIO_DIR_PIN3_Input (0UL) /*!< Pin set as input */
N#define GPIO_DIR_PIN3_Output (1UL) /*!< Pin set as output */
N
N/* Bit 2 : Pin 2 */
N#define GPIO_DIR_PIN2_Pos (2UL) /*!< Position of PIN2 field. */
N#define GPIO_DIR_PIN2_Msk (0x1UL << GPIO_DIR_PIN2_Pos) /*!< Bit mask of PIN2 field. */
N#define GPIO_DIR_PIN2_Input (0UL) /*!< Pin set as input */
N#define GPIO_DIR_PIN2_Output (1UL) /*!< Pin set as output */
N
N/* Bit 1 : Pin 1 */
N#define GPIO_DIR_PIN1_Pos (1UL) /*!< Position of PIN1 field. */
N#define GPIO_DIR_PIN1_Msk (0x1UL << GPIO_DIR_PIN1_Pos) /*!< Bit mask of PIN1 field. */
N#define GPIO_DIR_PIN1_Input (0UL) /*!< Pin set as input */
N#define GPIO_DIR_PIN1_Output (1UL) /*!< Pin set as output */
N
N/* Bit 0 : Pin 0 */
N#define GPIO_DIR_PIN0_Pos (0UL) /*!< Position of PIN0 field. */
N#define GPIO_DIR_PIN0_Msk (0x1UL << GPIO_DIR_PIN0_Pos) /*!< Bit mask of PIN0 field. */
N#define GPIO_DIR_PIN0_Input (0UL) /*!< Pin set as input */
N#define GPIO_DIR_PIN0_Output (1UL) /*!< Pin set as output */
N
N/* Register: GPIO_DIRSET */
N/* Description: DIR set register */
N
N/* Bit 31 : Set as output pin 31 */
N#define GPIO_DIRSET_PIN31_Pos (31UL) /*!< Position of PIN31 field. */
N#define GPIO_DIRSET_PIN31_Msk (0x1UL << GPIO_DIRSET_PIN31_Pos) /*!< Bit mask of PIN31 field. */
N#define GPIO_DIRSET_PIN31_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRSET_PIN31_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRSET_PIN31_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */
N
N/* Bit 30 : Set as output pin 30 */
N#define GPIO_DIRSET_PIN30_Pos (30UL) /*!< Position of PIN30 field. */
N#define GPIO_DIRSET_PIN30_Msk (0x1UL << GPIO_DIRSET_PIN30_Pos) /*!< Bit mask of PIN30 field. */
N#define GPIO_DIRSET_PIN30_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRSET_PIN30_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRSET_PIN30_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */
N
N/* Bit 29 : Set as output pin 29 */
N#define GPIO_DIRSET_PIN29_Pos (29UL) /*!< Position of PIN29 field. */
N#define GPIO_DIRSET_PIN29_Msk (0x1UL << GPIO_DIRSET_PIN29_Pos) /*!< Bit mask of PIN29 field. */
N#define GPIO_DIRSET_PIN29_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRSET_PIN29_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRSET_PIN29_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */
N
N/* Bit 28 : Set as output pin 28 */
N#define GPIO_DIRSET_PIN28_Pos (28UL) /*!< Position of PIN28 field. */
N#define GPIO_DIRSET_PIN28_Msk (0x1UL << GPIO_DIRSET_PIN28_Pos) /*!< Bit mask of PIN28 field. */
N#define GPIO_DIRSET_PIN28_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRSET_PIN28_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRSET_PIN28_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */
N
N/* Bit 27 : Set as output pin 27 */
N#define GPIO_DIRSET_PIN27_Pos (27UL) /*!< Position of PIN27 field. */
N#define GPIO_DIRSET_PIN27_Msk (0x1UL << GPIO_DIRSET_PIN27_Pos) /*!< Bit mask of PIN27 field. */
N#define GPIO_DIRSET_PIN27_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRSET_PIN27_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRSET_PIN27_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */
N
N/* Bit 26 : Set as output pin 26 */
N#define GPIO_DIRSET_PIN26_Pos (26UL) /*!< Position of PIN26 field. */
N#define GPIO_DIRSET_PIN26_Msk (0x1UL << GPIO_DIRSET_PIN26_Pos) /*!< Bit mask of PIN26 field. */
N#define GPIO_DIRSET_PIN26_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRSET_PIN26_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRSET_PIN26_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */
N
N/* Bit 25 : Set as output pin 25 */
N#define GPIO_DIRSET_PIN25_Pos (25UL) /*!< Position of PIN25 field. */
N#define GPIO_DIRSET_PIN25_Msk (0x1UL << GPIO_DIRSET_PIN25_Pos) /*!< Bit mask of PIN25 field. */
N#define GPIO_DIRSET_PIN25_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRSET_PIN25_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRSET_PIN25_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */
N
N/* Bit 24 : Set as output pin 24 */
N#define GPIO_DIRSET_PIN24_Pos (24UL) /*!< Position of PIN24 field. */
N#define GPIO_DIRSET_PIN24_Msk (0x1UL << GPIO_DIRSET_PIN24_Pos) /*!< Bit mask of PIN24 field. */
N#define GPIO_DIRSET_PIN24_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRSET_PIN24_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRSET_PIN24_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */
N
N/* Bit 23 : Set as output pin 23 */
N#define GPIO_DIRSET_PIN23_Pos (23UL) /*!< Position of PIN23 field. */
N#define GPIO_DIRSET_PIN23_Msk (0x1UL << GPIO_DIRSET_PIN23_Pos) /*!< Bit mask of PIN23 field. */
N#define GPIO_DIRSET_PIN23_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRSET_PIN23_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRSET_PIN23_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */
N
N/* Bit 22 : Set as output pin 22 */
N#define GPIO_DIRSET_PIN22_Pos (22UL) /*!< Position of PIN22 field. */
N#define GPIO_DIRSET_PIN22_Msk (0x1UL << GPIO_DIRSET_PIN22_Pos) /*!< Bit mask of PIN22 field. */
N#define GPIO_DIRSET_PIN22_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRSET_PIN22_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRSET_PIN22_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */
N
N/* Bit 21 : Set as output pin 21 */
N#define GPIO_DIRSET_PIN21_Pos (21UL) /*!< Position of PIN21 field. */
N#define GPIO_DIRSET_PIN21_Msk (0x1UL << GPIO_DIRSET_PIN21_Pos) /*!< Bit mask of PIN21 field. */
N#define GPIO_DIRSET_PIN21_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRSET_PIN21_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRSET_PIN21_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */
N
N/* Bit 20 : Set as output pin 20 */
N#define GPIO_DIRSET_PIN20_Pos (20UL) /*!< Position of PIN20 field. */
N#define GPIO_DIRSET_PIN20_Msk (0x1UL << GPIO_DIRSET_PIN20_Pos) /*!< Bit mask of PIN20 field. */
N#define GPIO_DIRSET_PIN20_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRSET_PIN20_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRSET_PIN20_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */
N
N/* Bit 19 : Set as output pin 19 */
N#define GPIO_DIRSET_PIN19_Pos (19UL) /*!< Position of PIN19 field. */
N#define GPIO_DIRSET_PIN19_Msk (0x1UL << GPIO_DIRSET_PIN19_Pos) /*!< Bit mask of PIN19 field. */
N#define GPIO_DIRSET_PIN19_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRSET_PIN19_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRSET_PIN19_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */
N
N/* Bit 18 : Set as output pin 18 */
N#define GPIO_DIRSET_PIN18_Pos (18UL) /*!< Position of PIN18 field. */
N#define GPIO_DIRSET_PIN18_Msk (0x1UL << GPIO_DIRSET_PIN18_Pos) /*!< Bit mask of PIN18 field. */
N#define GPIO_DIRSET_PIN18_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRSET_PIN18_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRSET_PIN18_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */
N
N/* Bit 17 : Set as output pin 17 */
N#define GPIO_DIRSET_PIN17_Pos (17UL) /*!< Position of PIN17 field. */
N#define GPIO_DIRSET_PIN17_Msk (0x1UL << GPIO_DIRSET_PIN17_Pos) /*!< Bit mask of PIN17 field. */
N#define GPIO_DIRSET_PIN17_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRSET_PIN17_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRSET_PIN17_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */
N
N/* Bit 16 : Set as output pin 16 */
N#define GPIO_DIRSET_PIN16_Pos (16UL) /*!< Position of PIN16 field. */
N#define GPIO_DIRSET_PIN16_Msk (0x1UL << GPIO_DIRSET_PIN16_Pos) /*!< Bit mask of PIN16 field. */
N#define GPIO_DIRSET_PIN16_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRSET_PIN16_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRSET_PIN16_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */
N
N/* Bit 15 : Set as output pin 15 */
N#define GPIO_DIRSET_PIN15_Pos (15UL) /*!< Position of PIN15 field. */
N#define GPIO_DIRSET_PIN15_Msk (0x1UL << GPIO_DIRSET_PIN15_Pos) /*!< Bit mask of PIN15 field. */
N#define GPIO_DIRSET_PIN15_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRSET_PIN15_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRSET_PIN15_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */
N
N/* Bit 14 : Set as output pin 14 */
N#define GPIO_DIRSET_PIN14_Pos (14UL) /*!< Position of PIN14 field. */
N#define GPIO_DIRSET_PIN14_Msk (0x1UL << GPIO_DIRSET_PIN14_Pos) /*!< Bit mask of PIN14 field. */
N#define GPIO_DIRSET_PIN14_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRSET_PIN14_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRSET_PIN14_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */
N
N/* Bit 13 : Set as output pin 13 */
N#define GPIO_DIRSET_PIN13_Pos (13UL) /*!< Position of PIN13 field. */
N#define GPIO_DIRSET_PIN13_Msk (0x1UL << GPIO_DIRSET_PIN13_Pos) /*!< Bit mask of PIN13 field. */
N#define GPIO_DIRSET_PIN13_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRSET_PIN13_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRSET_PIN13_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */
N
N/* Bit 12 : Set as output pin 12 */
N#define GPIO_DIRSET_PIN12_Pos (12UL) /*!< Position of PIN12 field. */
N#define GPIO_DIRSET_PIN12_Msk (0x1UL << GPIO_DIRSET_PIN12_Pos) /*!< Bit mask of PIN12 field. */
N#define GPIO_DIRSET_PIN12_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRSET_PIN12_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRSET_PIN12_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */
N
N/* Bit 11 : Set as output pin 11 */
N#define GPIO_DIRSET_PIN11_Pos (11UL) /*!< Position of PIN11 field. */
N#define GPIO_DIRSET_PIN11_Msk (0x1UL << GPIO_DIRSET_PIN11_Pos) /*!< Bit mask of PIN11 field. */
N#define GPIO_DIRSET_PIN11_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRSET_PIN11_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRSET_PIN11_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */
N
N/* Bit 10 : Set as output pin 10 */
N#define GPIO_DIRSET_PIN10_Pos (10UL) /*!< Position of PIN10 field. */
N#define GPIO_DIRSET_PIN10_Msk (0x1UL << GPIO_DIRSET_PIN10_Pos) /*!< Bit mask of PIN10 field. */
N#define GPIO_DIRSET_PIN10_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRSET_PIN10_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRSET_PIN10_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */
N
N/* Bit 9 : Set as output pin 9 */
N#define GPIO_DIRSET_PIN9_Pos (9UL) /*!< Position of PIN9 field. */
N#define GPIO_DIRSET_PIN9_Msk (0x1UL << GPIO_DIRSET_PIN9_Pos) /*!< Bit mask of PIN9 field. */
N#define GPIO_DIRSET_PIN9_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRSET_PIN9_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRSET_PIN9_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */
N
N/* Bit 8 : Set as output pin 8 */
N#define GPIO_DIRSET_PIN8_Pos (8UL) /*!< Position of PIN8 field. */
N#define GPIO_DIRSET_PIN8_Msk (0x1UL << GPIO_DIRSET_PIN8_Pos) /*!< Bit mask of PIN8 field. */
N#define GPIO_DIRSET_PIN8_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRSET_PIN8_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRSET_PIN8_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */
N
N/* Bit 7 : Set as output pin 7 */
N#define GPIO_DIRSET_PIN7_Pos (7UL) /*!< Position of PIN7 field. */
N#define GPIO_DIRSET_PIN7_Msk (0x1UL << GPIO_DIRSET_PIN7_Pos) /*!< Bit mask of PIN7 field. */
N#define GPIO_DIRSET_PIN7_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRSET_PIN7_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRSET_PIN7_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */
N
N/* Bit 6 : Set as output pin 6 */
N#define GPIO_DIRSET_PIN6_Pos (6UL) /*!< Position of PIN6 field. */
N#define GPIO_DIRSET_PIN6_Msk (0x1UL << GPIO_DIRSET_PIN6_Pos) /*!< Bit mask of PIN6 field. */
N#define GPIO_DIRSET_PIN6_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRSET_PIN6_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRSET_PIN6_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */
N
N/* Bit 5 : Set as output pin 5 */
N#define GPIO_DIRSET_PIN5_Pos (5UL) /*!< Position of PIN5 field. */
N#define GPIO_DIRSET_PIN5_Msk (0x1UL << GPIO_DIRSET_PIN5_Pos) /*!< Bit mask of PIN5 field. */
N#define GPIO_DIRSET_PIN5_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRSET_PIN5_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRSET_PIN5_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */
N
N/* Bit 4 : Set as output pin 4 */
N#define GPIO_DIRSET_PIN4_Pos (4UL) /*!< Position of PIN4 field. */
N#define GPIO_DIRSET_PIN4_Msk (0x1UL << GPIO_DIRSET_PIN4_Pos) /*!< Bit mask of PIN4 field. */
N#define GPIO_DIRSET_PIN4_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRSET_PIN4_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRSET_PIN4_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */
N
N/* Bit 3 : Set as output pin 3 */
N#define GPIO_DIRSET_PIN3_Pos (3UL) /*!< Position of PIN3 field. */
N#define GPIO_DIRSET_PIN3_Msk (0x1UL << GPIO_DIRSET_PIN3_Pos) /*!< Bit mask of PIN3 field. */
N#define GPIO_DIRSET_PIN3_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRSET_PIN3_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRSET_PIN3_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */
N
N/* Bit 2 : Set as output pin 2 */
N#define GPIO_DIRSET_PIN2_Pos (2UL) /*!< Position of PIN2 field. */
N#define GPIO_DIRSET_PIN2_Msk (0x1UL << GPIO_DIRSET_PIN2_Pos) /*!< Bit mask of PIN2 field. */
N#define GPIO_DIRSET_PIN2_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRSET_PIN2_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRSET_PIN2_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */
N
N/* Bit 1 : Set as output pin 1 */
N#define GPIO_DIRSET_PIN1_Pos (1UL) /*!< Position of PIN1 field. */
N#define GPIO_DIRSET_PIN1_Msk (0x1UL << GPIO_DIRSET_PIN1_Pos) /*!< Bit mask of PIN1 field. */
N#define GPIO_DIRSET_PIN1_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRSET_PIN1_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRSET_PIN1_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */
N
N/* Bit 0 : Set as output pin 0 */
N#define GPIO_DIRSET_PIN0_Pos (0UL) /*!< Position of PIN0 field. */
N#define GPIO_DIRSET_PIN0_Msk (0x1UL << GPIO_DIRSET_PIN0_Pos) /*!< Bit mask of PIN0 field. */
N#define GPIO_DIRSET_PIN0_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRSET_PIN0_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRSET_PIN0_Set (1UL) /*!< Write: writing a '1' sets pin to output; writing a '0' has no effect */
N
N/* Register: GPIO_DIRCLR */
N/* Description: DIR clear register */
N
N/* Bit 31 : Set as input pin 31 */
N#define GPIO_DIRCLR_PIN31_Pos (31UL) /*!< Position of PIN31 field. */
N#define GPIO_DIRCLR_PIN31_Msk (0x1UL << GPIO_DIRCLR_PIN31_Pos) /*!< Bit mask of PIN31 field. */
N#define GPIO_DIRCLR_PIN31_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRCLR_PIN31_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRCLR_PIN31_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */
N
N/* Bit 30 : Set as input pin 30 */
N#define GPIO_DIRCLR_PIN30_Pos (30UL) /*!< Position of PIN30 field. */
N#define GPIO_DIRCLR_PIN30_Msk (0x1UL << GPIO_DIRCLR_PIN30_Pos) /*!< Bit mask of PIN30 field. */
N#define GPIO_DIRCLR_PIN30_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRCLR_PIN30_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRCLR_PIN30_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */
N
N/* Bit 29 : Set as input pin 29 */
N#define GPIO_DIRCLR_PIN29_Pos (29UL) /*!< Position of PIN29 field. */
N#define GPIO_DIRCLR_PIN29_Msk (0x1UL << GPIO_DIRCLR_PIN29_Pos) /*!< Bit mask of PIN29 field. */
N#define GPIO_DIRCLR_PIN29_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRCLR_PIN29_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRCLR_PIN29_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */
N
N/* Bit 28 : Set as input pin 28 */
N#define GPIO_DIRCLR_PIN28_Pos (28UL) /*!< Position of PIN28 field. */
N#define GPIO_DIRCLR_PIN28_Msk (0x1UL << GPIO_DIRCLR_PIN28_Pos) /*!< Bit mask of PIN28 field. */
N#define GPIO_DIRCLR_PIN28_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRCLR_PIN28_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRCLR_PIN28_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */
N
N/* Bit 27 : Set as input pin 27 */
N#define GPIO_DIRCLR_PIN27_Pos (27UL) /*!< Position of PIN27 field. */
N#define GPIO_DIRCLR_PIN27_Msk (0x1UL << GPIO_DIRCLR_PIN27_Pos) /*!< Bit mask of PIN27 field. */
N#define GPIO_DIRCLR_PIN27_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRCLR_PIN27_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRCLR_PIN27_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */
N
N/* Bit 26 : Set as input pin 26 */
N#define GPIO_DIRCLR_PIN26_Pos (26UL) /*!< Position of PIN26 field. */
N#define GPIO_DIRCLR_PIN26_Msk (0x1UL << GPIO_DIRCLR_PIN26_Pos) /*!< Bit mask of PIN26 field. */
N#define GPIO_DIRCLR_PIN26_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRCLR_PIN26_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRCLR_PIN26_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */
N
N/* Bit 25 : Set as input pin 25 */
N#define GPIO_DIRCLR_PIN25_Pos (25UL) /*!< Position of PIN25 field. */
N#define GPIO_DIRCLR_PIN25_Msk (0x1UL << GPIO_DIRCLR_PIN25_Pos) /*!< Bit mask of PIN25 field. */
N#define GPIO_DIRCLR_PIN25_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRCLR_PIN25_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRCLR_PIN25_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */
N
N/* Bit 24 : Set as input pin 24 */
N#define GPIO_DIRCLR_PIN24_Pos (24UL) /*!< Position of PIN24 field. */
N#define GPIO_DIRCLR_PIN24_Msk (0x1UL << GPIO_DIRCLR_PIN24_Pos) /*!< Bit mask of PIN24 field. */
N#define GPIO_DIRCLR_PIN24_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRCLR_PIN24_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRCLR_PIN24_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */
N
N/* Bit 23 : Set as input pin 23 */
N#define GPIO_DIRCLR_PIN23_Pos (23UL) /*!< Position of PIN23 field. */
N#define GPIO_DIRCLR_PIN23_Msk (0x1UL << GPIO_DIRCLR_PIN23_Pos) /*!< Bit mask of PIN23 field. */
N#define GPIO_DIRCLR_PIN23_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRCLR_PIN23_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRCLR_PIN23_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */
N
N/* Bit 22 : Set as input pin 22 */
N#define GPIO_DIRCLR_PIN22_Pos (22UL) /*!< Position of PIN22 field. */
N#define GPIO_DIRCLR_PIN22_Msk (0x1UL << GPIO_DIRCLR_PIN22_Pos) /*!< Bit mask of PIN22 field. */
N#define GPIO_DIRCLR_PIN22_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRCLR_PIN22_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRCLR_PIN22_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */
N
N/* Bit 21 : Set as input pin 21 */
N#define GPIO_DIRCLR_PIN21_Pos (21UL) /*!< Position of PIN21 field. */
N#define GPIO_DIRCLR_PIN21_Msk (0x1UL << GPIO_DIRCLR_PIN21_Pos) /*!< Bit mask of PIN21 field. */
N#define GPIO_DIRCLR_PIN21_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRCLR_PIN21_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRCLR_PIN21_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */
N
N/* Bit 20 : Set as input pin 20 */
N#define GPIO_DIRCLR_PIN20_Pos (20UL) /*!< Position of PIN20 field. */
N#define GPIO_DIRCLR_PIN20_Msk (0x1UL << GPIO_DIRCLR_PIN20_Pos) /*!< Bit mask of PIN20 field. */
N#define GPIO_DIRCLR_PIN20_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRCLR_PIN20_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRCLR_PIN20_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */
N
N/* Bit 19 : Set as input pin 19 */
N#define GPIO_DIRCLR_PIN19_Pos (19UL) /*!< Position of PIN19 field. */
N#define GPIO_DIRCLR_PIN19_Msk (0x1UL << GPIO_DIRCLR_PIN19_Pos) /*!< Bit mask of PIN19 field. */
N#define GPIO_DIRCLR_PIN19_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRCLR_PIN19_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRCLR_PIN19_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */
N
N/* Bit 18 : Set as input pin 18 */
N#define GPIO_DIRCLR_PIN18_Pos (18UL) /*!< Position of PIN18 field. */
N#define GPIO_DIRCLR_PIN18_Msk (0x1UL << GPIO_DIRCLR_PIN18_Pos) /*!< Bit mask of PIN18 field. */
N#define GPIO_DIRCLR_PIN18_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRCLR_PIN18_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRCLR_PIN18_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */
N
N/* Bit 17 : Set as input pin 17 */
N#define GPIO_DIRCLR_PIN17_Pos (17UL) /*!< Position of PIN17 field. */
N#define GPIO_DIRCLR_PIN17_Msk (0x1UL << GPIO_DIRCLR_PIN17_Pos) /*!< Bit mask of PIN17 field. */
N#define GPIO_DIRCLR_PIN17_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRCLR_PIN17_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRCLR_PIN17_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */
N
N/* Bit 16 : Set as input pin 16 */
N#define GPIO_DIRCLR_PIN16_Pos (16UL) /*!< Position of PIN16 field. */
N#define GPIO_DIRCLR_PIN16_Msk (0x1UL << GPIO_DIRCLR_PIN16_Pos) /*!< Bit mask of PIN16 field. */
N#define GPIO_DIRCLR_PIN16_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRCLR_PIN16_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRCLR_PIN16_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */
N
N/* Bit 15 : Set as input pin 15 */
N#define GPIO_DIRCLR_PIN15_Pos (15UL) /*!< Position of PIN15 field. */
N#define GPIO_DIRCLR_PIN15_Msk (0x1UL << GPIO_DIRCLR_PIN15_Pos) /*!< Bit mask of PIN15 field. */
N#define GPIO_DIRCLR_PIN15_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRCLR_PIN15_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRCLR_PIN15_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */
N
N/* Bit 14 : Set as input pin 14 */
N#define GPIO_DIRCLR_PIN14_Pos (14UL) /*!< Position of PIN14 field. */
N#define GPIO_DIRCLR_PIN14_Msk (0x1UL << GPIO_DIRCLR_PIN14_Pos) /*!< Bit mask of PIN14 field. */
N#define GPIO_DIRCLR_PIN14_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRCLR_PIN14_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRCLR_PIN14_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */
N
N/* Bit 13 : Set as input pin 13 */
N#define GPIO_DIRCLR_PIN13_Pos (13UL) /*!< Position of PIN13 field. */
N#define GPIO_DIRCLR_PIN13_Msk (0x1UL << GPIO_DIRCLR_PIN13_Pos) /*!< Bit mask of PIN13 field. */
N#define GPIO_DIRCLR_PIN13_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRCLR_PIN13_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRCLR_PIN13_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */
N
N/* Bit 12 : Set as input pin 12 */
N#define GPIO_DIRCLR_PIN12_Pos (12UL) /*!< Position of PIN12 field. */
N#define GPIO_DIRCLR_PIN12_Msk (0x1UL << GPIO_DIRCLR_PIN12_Pos) /*!< Bit mask of PIN12 field. */
N#define GPIO_DIRCLR_PIN12_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRCLR_PIN12_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRCLR_PIN12_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */
N
N/* Bit 11 : Set as input pin 11 */
N#define GPIO_DIRCLR_PIN11_Pos (11UL) /*!< Position of PIN11 field. */
N#define GPIO_DIRCLR_PIN11_Msk (0x1UL << GPIO_DIRCLR_PIN11_Pos) /*!< Bit mask of PIN11 field. */
N#define GPIO_DIRCLR_PIN11_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRCLR_PIN11_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRCLR_PIN11_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */
N
N/* Bit 10 : Set as input pin 10 */
N#define GPIO_DIRCLR_PIN10_Pos (10UL) /*!< Position of PIN10 field. */
N#define GPIO_DIRCLR_PIN10_Msk (0x1UL << GPIO_DIRCLR_PIN10_Pos) /*!< Bit mask of PIN10 field. */
N#define GPIO_DIRCLR_PIN10_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRCLR_PIN10_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRCLR_PIN10_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */
N
N/* Bit 9 : Set as input pin 9 */
N#define GPIO_DIRCLR_PIN9_Pos (9UL) /*!< Position of PIN9 field. */
N#define GPIO_DIRCLR_PIN9_Msk (0x1UL << GPIO_DIRCLR_PIN9_Pos) /*!< Bit mask of PIN9 field. */
N#define GPIO_DIRCLR_PIN9_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRCLR_PIN9_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRCLR_PIN9_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */
N
N/* Bit 8 : Set as input pin 8 */
N#define GPIO_DIRCLR_PIN8_Pos (8UL) /*!< Position of PIN8 field. */
N#define GPIO_DIRCLR_PIN8_Msk (0x1UL << GPIO_DIRCLR_PIN8_Pos) /*!< Bit mask of PIN8 field. */
N#define GPIO_DIRCLR_PIN8_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRCLR_PIN8_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRCLR_PIN8_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */
N
N/* Bit 7 : Set as input pin 7 */
N#define GPIO_DIRCLR_PIN7_Pos (7UL) /*!< Position of PIN7 field. */
N#define GPIO_DIRCLR_PIN7_Msk (0x1UL << GPIO_DIRCLR_PIN7_Pos) /*!< Bit mask of PIN7 field. */
N#define GPIO_DIRCLR_PIN7_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRCLR_PIN7_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRCLR_PIN7_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */
N
N/* Bit 6 : Set as input pin 6 */
N#define GPIO_DIRCLR_PIN6_Pos (6UL) /*!< Position of PIN6 field. */
N#define GPIO_DIRCLR_PIN6_Msk (0x1UL << GPIO_DIRCLR_PIN6_Pos) /*!< Bit mask of PIN6 field. */
N#define GPIO_DIRCLR_PIN6_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRCLR_PIN6_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRCLR_PIN6_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */
N
N/* Bit 5 : Set as input pin 5 */
N#define GPIO_DIRCLR_PIN5_Pos (5UL) /*!< Position of PIN5 field. */
N#define GPIO_DIRCLR_PIN5_Msk (0x1UL << GPIO_DIRCLR_PIN5_Pos) /*!< Bit mask of PIN5 field. */
N#define GPIO_DIRCLR_PIN5_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRCLR_PIN5_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRCLR_PIN5_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */
N
N/* Bit 4 : Set as input pin 4 */
N#define GPIO_DIRCLR_PIN4_Pos (4UL) /*!< Position of PIN4 field. */
N#define GPIO_DIRCLR_PIN4_Msk (0x1UL << GPIO_DIRCLR_PIN4_Pos) /*!< Bit mask of PIN4 field. */
N#define GPIO_DIRCLR_PIN4_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRCLR_PIN4_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRCLR_PIN4_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */
N
N/* Bit 3 : Set as input pin 3 */
N#define GPIO_DIRCLR_PIN3_Pos (3UL) /*!< Position of PIN3 field. */
N#define GPIO_DIRCLR_PIN3_Msk (0x1UL << GPIO_DIRCLR_PIN3_Pos) /*!< Bit mask of PIN3 field. */
N#define GPIO_DIRCLR_PIN3_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRCLR_PIN3_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRCLR_PIN3_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */
N
N/* Bit 2 : Set as input pin 2 */
N#define GPIO_DIRCLR_PIN2_Pos (2UL) /*!< Position of PIN2 field. */
N#define GPIO_DIRCLR_PIN2_Msk (0x1UL << GPIO_DIRCLR_PIN2_Pos) /*!< Bit mask of PIN2 field. */
N#define GPIO_DIRCLR_PIN2_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRCLR_PIN2_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRCLR_PIN2_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */
N
N/* Bit 1 : Set as input pin 1 */
N#define GPIO_DIRCLR_PIN1_Pos (1UL) /*!< Position of PIN1 field. */
N#define GPIO_DIRCLR_PIN1_Msk (0x1UL << GPIO_DIRCLR_PIN1_Pos) /*!< Bit mask of PIN1 field. */
N#define GPIO_DIRCLR_PIN1_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRCLR_PIN1_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRCLR_PIN1_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */
N
N/* Bit 0 : Set as input pin 0 */
N#define GPIO_DIRCLR_PIN0_Pos (0UL) /*!< Position of PIN0 field. */
N#define GPIO_DIRCLR_PIN0_Msk (0x1UL << GPIO_DIRCLR_PIN0_Pos) /*!< Bit mask of PIN0 field. */
N#define GPIO_DIRCLR_PIN0_Input (0UL) /*!< Read: pin set as input */
N#define GPIO_DIRCLR_PIN0_Output (1UL) /*!< Read: pin set as output */
N#define GPIO_DIRCLR_PIN0_Clear (1UL) /*!< Write: writing a '1' sets pin to input; writing a '0' has no effect */
N
N/* Register: GPIO_LATCH */
N/* Description: Latch register indicating what GPIO pins that have met the criteria set in the PIN_CNF[n].SENSE registers */
N
N/* Bit 31 : Status on whether PIN31 has met criteria set in PIN_CNF31.SENSE register. Write '1' to clear. */
N#define GPIO_LATCH_PIN31_Pos (31UL) /*!< Position of PIN31 field. */
N#define GPIO_LATCH_PIN31_Msk (0x1UL << GPIO_LATCH_PIN31_Pos) /*!< Bit mask of PIN31 field. */
N#define GPIO_LATCH_PIN31_NotLatched (0UL) /*!< Criteria has not been met */
N#define GPIO_LATCH_PIN31_Latched (1UL) /*!< Criteria has been met */
N
N/* Bit 30 : Status on whether PIN30 has met criteria set in PIN_CNF30.SENSE register. Write '1' to clear. */
N#define GPIO_LATCH_PIN30_Pos (30UL) /*!< Position of PIN30 field. */
N#define GPIO_LATCH_PIN30_Msk (0x1UL << GPIO_LATCH_PIN30_Pos) /*!< Bit mask of PIN30 field. */
N#define GPIO_LATCH_PIN30_NotLatched (0UL) /*!< Criteria has not been met */
N#define GPIO_LATCH_PIN30_Latched (1UL) /*!< Criteria has been met */
N
N/* Bit 29 : Status on whether PIN29 has met criteria set in PIN_CNF29.SENSE register. Write '1' to clear. */
N#define GPIO_LATCH_PIN29_Pos (29UL) /*!< Position of PIN29 field. */
N#define GPIO_LATCH_PIN29_Msk (0x1UL << GPIO_LATCH_PIN29_Pos) /*!< Bit mask of PIN29 field. */
N#define GPIO_LATCH_PIN29_NotLatched (0UL) /*!< Criteria has not been met */
N#define GPIO_LATCH_PIN29_Latched (1UL) /*!< Criteria has been met */
N
N/* Bit 28 : Status on whether PIN28 has met criteria set in PIN_CNF28.SENSE register. Write '1' to clear. */
N#define GPIO_LATCH_PIN28_Pos (28UL) /*!< Position of PIN28 field. */
N#define GPIO_LATCH_PIN28_Msk (0x1UL << GPIO_LATCH_PIN28_Pos) /*!< Bit mask of PIN28 field. */
N#define GPIO_LATCH_PIN28_NotLatched (0UL) /*!< Criteria has not been met */
N#define GPIO_LATCH_PIN28_Latched (1UL) /*!< Criteria has been met */
N
N/* Bit 27 : Status on whether PIN27 has met criteria set in PIN_CNF27.SENSE register. Write '1' to clear. */
N#define GPIO_LATCH_PIN27_Pos (27UL) /*!< Position of PIN27 field. */
N#define GPIO_LATCH_PIN27_Msk (0x1UL << GPIO_LATCH_PIN27_Pos) /*!< Bit mask of PIN27 field. */
N#define GPIO_LATCH_PIN27_NotLatched (0UL) /*!< Criteria has not been met */
N#define GPIO_LATCH_PIN27_Latched (1UL) /*!< Criteria has been met */
N
N/* Bit 26 : Status on whether PIN26 has met criteria set in PIN_CNF26.SENSE register. Write '1' to clear. */
N#define GPIO_LATCH_PIN26_Pos (26UL) /*!< Position of PIN26 field. */
N#define GPIO_LATCH_PIN26_Msk (0x1UL << GPIO_LATCH_PIN26_Pos) /*!< Bit mask of PIN26 field. */
N#define GPIO_LATCH_PIN26_NotLatched (0UL) /*!< Criteria has not been met */
N#define GPIO_LATCH_PIN26_Latched (1UL) /*!< Criteria has been met */
N
N/* Bit 25 : Status on whether PIN25 has met criteria set in PIN_CNF25.SENSE register. Write '1' to clear. */
N#define GPIO_LATCH_PIN25_Pos (25UL) /*!< Position of PIN25 field. */
N#define GPIO_LATCH_PIN25_Msk (0x1UL << GPIO_LATCH_PIN25_Pos) /*!< Bit mask of PIN25 field. */
N#define GPIO_LATCH_PIN25_NotLatched (0UL) /*!< Criteria has not been met */
N#define GPIO_LATCH_PIN25_Latched (1UL) /*!< Criteria has been met */
N
N/* Bit 24 : Status on whether PIN24 has met criteria set in PIN_CNF24.SENSE register. Write '1' to clear. */
N#define GPIO_LATCH_PIN24_Pos (24UL) /*!< Position of PIN24 field. */
N#define GPIO_LATCH_PIN24_Msk (0x1UL << GPIO_LATCH_PIN24_Pos) /*!< Bit mask of PIN24 field. */
N#define GPIO_LATCH_PIN24_NotLatched (0UL) /*!< Criteria has not been met */
N#define GPIO_LATCH_PIN24_Latched (1UL) /*!< Criteria has been met */
N
N/* Bit 23 : Status on whether PIN23 has met criteria set in PIN_CNF23.SENSE register. Write '1' to clear. */
N#define GPIO_LATCH_PIN23_Pos (23UL) /*!< Position of PIN23 field. */
N#define GPIO_LATCH_PIN23_Msk (0x1UL << GPIO_LATCH_PIN23_Pos) /*!< Bit mask of PIN23 field. */
N#define GPIO_LATCH_PIN23_NotLatched (0UL) /*!< Criteria has not been met */
N#define GPIO_LATCH_PIN23_Latched (1UL) /*!< Criteria has been met */
N
N/* Bit 22 : Status on whether PIN22 has met criteria set in PIN_CNF22.SENSE register. Write '1' to clear. */
N#define GPIO_LATCH_PIN22_Pos (22UL) /*!< Position of PIN22 field. */
N#define GPIO_LATCH_PIN22_Msk (0x1UL << GPIO_LATCH_PIN22_Pos) /*!< Bit mask of PIN22 field. */
N#define GPIO_LATCH_PIN22_NotLatched (0UL) /*!< Criteria has not been met */
N#define GPIO_LATCH_PIN22_Latched (1UL) /*!< Criteria has been met */
N
N/* Bit 21 : Status on whether PIN21 has met criteria set in PIN_CNF21.SENSE register. Write '1' to clear. */
N#define GPIO_LATCH_PIN21_Pos (21UL) /*!< Position of PIN21 field. */
N#define GPIO_LATCH_PIN21_Msk (0x1UL << GPIO_LATCH_PIN21_Pos) /*!< Bit mask of PIN21 field. */
N#define GPIO_LATCH_PIN21_NotLatched (0UL) /*!< Criteria has not been met */
N#define GPIO_LATCH_PIN21_Latched (1UL) /*!< Criteria has been met */
N
N/* Bit 20 : Status on whether PIN20 has met criteria set in PIN_CNF20.SENSE register. Write '1' to clear. */
N#define GPIO_LATCH_PIN20_Pos (20UL) /*!< Position of PIN20 field. */
N#define GPIO_LATCH_PIN20_Msk (0x1UL << GPIO_LATCH_PIN20_Pos) /*!< Bit mask of PIN20 field. */
N#define GPIO_LATCH_PIN20_NotLatched (0UL) /*!< Criteria has not been met */
N#define GPIO_LATCH_PIN20_Latched (1UL) /*!< Criteria has been met */
N
N/* Bit 19 : Status on whether PIN19 has met criteria set in PIN_CNF19.SENSE register. Write '1' to clear. */
N#define GPIO_LATCH_PIN19_Pos (19UL) /*!< Position of PIN19 field. */
N#define GPIO_LATCH_PIN19_Msk (0x1UL << GPIO_LATCH_PIN19_Pos) /*!< Bit mask of PIN19 field. */
N#define GPIO_LATCH_PIN19_NotLatched (0UL) /*!< Criteria has not been met */
N#define GPIO_LATCH_PIN19_Latched (1UL) /*!< Criteria has been met */
N
N/* Bit 18 : Status on whether PIN18 has met criteria set in PIN_CNF18.SENSE register. Write '1' to clear. */
N#define GPIO_LATCH_PIN18_Pos (18UL) /*!< Position of PIN18 field. */
N#define GPIO_LATCH_PIN18_Msk (0x1UL << GPIO_LATCH_PIN18_Pos) /*!< Bit mask of PIN18 field. */
N#define GPIO_LATCH_PIN18_NotLatched (0UL) /*!< Criteria has not been met */
N#define GPIO_LATCH_PIN18_Latched (1UL) /*!< Criteria has been met */
N
N/* Bit 17 : Status on whether PIN17 has met criteria set in PIN_CNF17.SENSE register. Write '1' to clear. */
N#define GPIO_LATCH_PIN17_Pos (17UL) /*!< Position of PIN17 field. */
N#define GPIO_LATCH_PIN17_Msk (0x1UL << GPIO_LATCH_PIN17_Pos) /*!< Bit mask of PIN17 field. */
N#define GPIO_LATCH_PIN17_NotLatched (0UL) /*!< Criteria has not been met */
N#define GPIO_LATCH_PIN17_Latched (1UL) /*!< Criteria has been met */
N
N/* Bit 16 : Status on whether PIN16 has met criteria set in PIN_CNF16.SENSE register. Write '1' to clear. */
N#define GPIO_LATCH_PIN16_Pos (16UL) /*!< Position of PIN16 field. */
N#define GPIO_LATCH_PIN16_Msk (0x1UL << GPIO_LATCH_PIN16_Pos) /*!< Bit mask of PIN16 field. */
N#define GPIO_LATCH_PIN16_NotLatched (0UL) /*!< Criteria has not been met */
N#define GPIO_LATCH_PIN16_Latched (1UL) /*!< Criteria has been met */
N
N/* Bit 15 : Status on whether PIN15 has met criteria set in PIN_CNF15.SENSE register. Write '1' to clear. */
N#define GPIO_LATCH_PIN15_Pos (15UL) /*!< Position of PIN15 field. */
N#define GPIO_LATCH_PIN15_Msk (0x1UL << GPIO_LATCH_PIN15_Pos) /*!< Bit mask of PIN15 field. */
N#define GPIO_LATCH_PIN15_NotLatched (0UL) /*!< Criteria has not been met */
N#define GPIO_LATCH_PIN15_Latched (1UL) /*!< Criteria has been met */
N
N/* Bit 14 : Status on whether PIN14 has met criteria set in PIN_CNF14.SENSE register. Write '1' to clear. */
N#define GPIO_LATCH_PIN14_Pos (14UL) /*!< Position of PIN14 field. */
N#define GPIO_LATCH_PIN14_Msk (0x1UL << GPIO_LATCH_PIN14_Pos) /*!< Bit mask of PIN14 field. */
N#define GPIO_LATCH_PIN14_NotLatched (0UL) /*!< Criteria has not been met */
N#define GPIO_LATCH_PIN14_Latched (1UL) /*!< Criteria has been met */
N
N/* Bit 13 : Status on whether PIN13 has met criteria set in PIN_CNF13.SENSE register. Write '1' to clear. */
N#define GPIO_LATCH_PIN13_Pos (13UL) /*!< Position of PIN13 field. */
N#define GPIO_LATCH_PIN13_Msk (0x1UL << GPIO_LATCH_PIN13_Pos) /*!< Bit mask of PIN13 field. */
N#define GPIO_LATCH_PIN13_NotLatched (0UL) /*!< Criteria has not been met */
N#define GPIO_LATCH_PIN13_Latched (1UL) /*!< Criteria has been met */
N
N/* Bit 12 : Status on whether PIN12 has met criteria set in PIN_CNF12.SENSE register. Write '1' to clear. */
N#define GPIO_LATCH_PIN12_Pos (12UL) /*!< Position of PIN12 field. */
N#define GPIO_LATCH_PIN12_Msk (0x1UL << GPIO_LATCH_PIN12_Pos) /*!< Bit mask of PIN12 field. */
N#define GPIO_LATCH_PIN12_NotLatched (0UL) /*!< Criteria has not been met */
N#define GPIO_LATCH_PIN12_Latched (1UL) /*!< Criteria has been met */
N
N/* Bit 11 : Status on whether PIN11 has met criteria set in PIN_CNF11.SENSE register. Write '1' to clear. */
N#define GPIO_LATCH_PIN11_Pos (11UL) /*!< Position of PIN11 field. */
N#define GPIO_LATCH_PIN11_Msk (0x1UL << GPIO_LATCH_PIN11_Pos) /*!< Bit mask of PIN11 field. */
N#define GPIO_LATCH_PIN11_NotLatched (0UL) /*!< Criteria has not been met */
N#define GPIO_LATCH_PIN11_Latched (1UL) /*!< Criteria has been met */
N
N/* Bit 10 : Status on whether PIN10 has met criteria set in PIN_CNF10.SENSE register. Write '1' to clear. */
N#define GPIO_LATCH_PIN10_Pos (10UL) /*!< Position of PIN10 field. */
N#define GPIO_LATCH_PIN10_Msk (0x1UL << GPIO_LATCH_PIN10_Pos) /*!< Bit mask of PIN10 field. */
N#define GPIO_LATCH_PIN10_NotLatched (0UL) /*!< Criteria has not been met */
N#define GPIO_LATCH_PIN10_Latched (1UL) /*!< Criteria has been met */
N
N/* Bit 9 : Status on whether PIN9 has met criteria set in PIN_CNF9.SENSE register. Write '1' to clear. */
N#define GPIO_LATCH_PIN9_Pos (9UL) /*!< Position of PIN9 field. */
N#define GPIO_LATCH_PIN9_Msk (0x1UL << GPIO_LATCH_PIN9_Pos) /*!< Bit mask of PIN9 field. */
N#define GPIO_LATCH_PIN9_NotLatched (0UL) /*!< Criteria has not been met */
N#define GPIO_LATCH_PIN9_Latched (1UL) /*!< Criteria has been met */
N
N/* Bit 8 : Status on whether PIN8 has met criteria set in PIN_CNF8.SENSE register. Write '1' to clear. */
N#define GPIO_LATCH_PIN8_Pos (8UL) /*!< Position of PIN8 field. */
N#define GPIO_LATCH_PIN8_Msk (0x1UL << GPIO_LATCH_PIN8_Pos) /*!< Bit mask of PIN8 field. */
N#define GPIO_LATCH_PIN8_NotLatched (0UL) /*!< Criteria has not been met */
N#define GPIO_LATCH_PIN8_Latched (1UL) /*!< Criteria has been met */
N
N/* Bit 7 : Status on whether PIN7 has met criteria set in PIN_CNF7.SENSE register. Write '1' to clear. */
N#define GPIO_LATCH_PIN7_Pos (7UL) /*!< Position of PIN7 field. */
N#define GPIO_LATCH_PIN7_Msk (0x1UL << GPIO_LATCH_PIN7_Pos) /*!< Bit mask of PIN7 field. */
N#define GPIO_LATCH_PIN7_NotLatched (0UL) /*!< Criteria has not been met */
N#define GPIO_LATCH_PIN7_Latched (1UL) /*!< Criteria has been met */
N
N/* Bit 6 : Status on whether PIN6 has met criteria set in PIN_CNF6.SENSE register. Write '1' to clear. */
N#define GPIO_LATCH_PIN6_Pos (6UL) /*!< Position of PIN6 field. */
N#define GPIO_LATCH_PIN6_Msk (0x1UL << GPIO_LATCH_PIN6_Pos) /*!< Bit mask of PIN6 field. */
N#define GPIO_LATCH_PIN6_NotLatched (0UL) /*!< Criteria has not been met */
N#define GPIO_LATCH_PIN6_Latched (1UL) /*!< Criteria has been met */
N
N/* Bit 5 : Status on whether PIN5 has met criteria set in PIN_CNF5.SENSE register. Write '1' to clear. */
N#define GPIO_LATCH_PIN5_Pos (5UL) /*!< Position of PIN5 field. */
N#define GPIO_LATCH_PIN5_Msk (0x1UL << GPIO_LATCH_PIN5_Pos) /*!< Bit mask of PIN5 field. */
N#define GPIO_LATCH_PIN5_NotLatched (0UL) /*!< Criteria has not been met */
N#define GPIO_LATCH_PIN5_Latched (1UL) /*!< Criteria has been met */
N
N/* Bit 4 : Status on whether PIN4 has met criteria set in PIN_CNF4.SENSE register. Write '1' to clear. */
N#define GPIO_LATCH_PIN4_Pos (4UL) /*!< Position of PIN4 field. */
N#define GPIO_LATCH_PIN4_Msk (0x1UL << GPIO_LATCH_PIN4_Pos) /*!< Bit mask of PIN4 field. */
N#define GPIO_LATCH_PIN4_NotLatched (0UL) /*!< Criteria has not been met */
N#define GPIO_LATCH_PIN4_Latched (1UL) /*!< Criteria has been met */
N
N/* Bit 3 : Status on whether PIN3 has met criteria set in PIN_CNF3.SENSE register. Write '1' to clear. */
N#define GPIO_LATCH_PIN3_Pos (3UL) /*!< Position of PIN3 field. */
N#define GPIO_LATCH_PIN3_Msk (0x1UL << GPIO_LATCH_PIN3_Pos) /*!< Bit mask of PIN3 field. */
N#define GPIO_LATCH_PIN3_NotLatched (0UL) /*!< Criteria has not been met */
N#define GPIO_LATCH_PIN3_Latched (1UL) /*!< Criteria has been met */
N
N/* Bit 2 : Status on whether PIN2 has met criteria set in PIN_CNF2.SENSE register. Write '1' to clear. */
N#define GPIO_LATCH_PIN2_Pos (2UL) /*!< Position of PIN2 field. */
N#define GPIO_LATCH_PIN2_Msk (0x1UL << GPIO_LATCH_PIN2_Pos) /*!< Bit mask of PIN2 field. */
N#define GPIO_LATCH_PIN2_NotLatched (0UL) /*!< Criteria has not been met */
N#define GPIO_LATCH_PIN2_Latched (1UL) /*!< Criteria has been met */
N
N/* Bit 1 : Status on whether PIN1 has met criteria set in PIN_CNF1.SENSE register. Write '1' to clear. */
N#define GPIO_LATCH_PIN1_Pos (1UL) /*!< Position of PIN1 field. */
N#define GPIO_LATCH_PIN1_Msk (0x1UL << GPIO_LATCH_PIN1_Pos) /*!< Bit mask of PIN1 field. */
N#define GPIO_LATCH_PIN1_NotLatched (0UL) /*!< Criteria has not been met */
N#define GPIO_LATCH_PIN1_Latched (1UL) /*!< Criteria has been met */
N
N/* Bit 0 : Status on whether PIN0 has met criteria set in PIN_CNF0.SENSE register. Write '1' to clear. */
N#define GPIO_LATCH_PIN0_Pos (0UL) /*!< Position of PIN0 field. */
N#define GPIO_LATCH_PIN0_Msk (0x1UL << GPIO_LATCH_PIN0_Pos) /*!< Bit mask of PIN0 field. */
N#define GPIO_LATCH_PIN0_NotLatched (0UL) /*!< Criteria has not been met */
N#define GPIO_LATCH_PIN0_Latched (1UL) /*!< Criteria has been met */
N
N/* Register: GPIO_DETECTMODE */
N/* Description: Select between default DETECT signal behaviour and LDETECT mode */
N
N/* Bit 0 : Select between default DETECT signal behaviour and LDETECT mode */
N#define GPIO_DETECTMODE_DETECTMODE_Pos (0UL) /*!< Position of DETECTMODE field. */
N#define GPIO_DETECTMODE_DETECTMODE_Msk (0x1UL << GPIO_DETECTMODE_DETECTMODE_Pos) /*!< Bit mask of DETECTMODE field. */
N#define GPIO_DETECTMODE_DETECTMODE_Default (0UL) /*!< DETECT directly connected to PIN DETECT signals */
N#define GPIO_DETECTMODE_DETECTMODE_LDETECT (1UL) /*!< Use the latched LDETECT behaviour */
N
N/* Register: GPIO_PIN_CNF */
N/* Description: Description collection[0]:  Configuration of GPIO pins */
N
N/* Bits 17..16 : Pin sensing mechanism */
N#define GPIO_PIN_CNF_SENSE_Pos (16UL) /*!< Position of SENSE field. */
N#define GPIO_PIN_CNF_SENSE_Msk (0x3UL << GPIO_PIN_CNF_SENSE_Pos) /*!< Bit mask of SENSE field. */
N#define GPIO_PIN_CNF_SENSE_Disabled (0UL) /*!< Disabled */
N#define GPIO_PIN_CNF_SENSE_High (2UL) /*!< Sense for high level */
N#define GPIO_PIN_CNF_SENSE_Low (3UL) /*!< Sense for low level */
N
N/* Bits 10..8 : Drive configuration */
N#define GPIO_PIN_CNF_DRIVE_Pos (8UL) /*!< Position of DRIVE field. */
N#define GPIO_PIN_CNF_DRIVE_Msk (0x7UL << GPIO_PIN_CNF_DRIVE_Pos) /*!< Bit mask of DRIVE field. */
N#define GPIO_PIN_CNF_DRIVE_S0S1 (0UL) /*!< Standard '0', standard '1' */
N#define GPIO_PIN_CNF_DRIVE_H0S1 (1UL) /*!< High drive '0', standard '1' */
N#define GPIO_PIN_CNF_DRIVE_S0H1 (2UL) /*!< Standard '0', high drive '1' */
N#define GPIO_PIN_CNF_DRIVE_H0H1 (3UL) /*!< High drive '0', high 'drive '1'' */
N#define GPIO_PIN_CNF_DRIVE_D0S1 (4UL) /*!< Disconnect '0' standard '1' (normally used for wired-or connections) */
N#define GPIO_PIN_CNF_DRIVE_D0H1 (5UL) /*!< Disconnect '0', high drive '1' (normally used for wired-or connections) */
N#define GPIO_PIN_CNF_DRIVE_S0D1 (6UL) /*!< Standard '0'. disconnect '1' (normally used for wired-and connections) */
N#define GPIO_PIN_CNF_DRIVE_H0D1 (7UL) /*!< High drive '0', disconnect '1' (normally used for wired-and connections) */
N
N/* Bits 3..2 : Pull configuration */
N#define GPIO_PIN_CNF_PULL_Pos (2UL) /*!< Position of PULL field. */
N#define GPIO_PIN_CNF_PULL_Msk (0x3UL << GPIO_PIN_CNF_PULL_Pos) /*!< Bit mask of PULL field. */
N#define GPIO_PIN_CNF_PULL_Disabled (0UL) /*!< No pull */
N#define GPIO_PIN_CNF_PULL_Pulldown (1UL) /*!< Pull down on pin */
N#define GPIO_PIN_CNF_PULL_Pullup (3UL) /*!< Pull up on pin */
N
N/* Bit 1 : Connect or disconnect input buffer */
N#define GPIO_PIN_CNF_INPUT_Pos (1UL) /*!< Position of INPUT field. */
N#define GPIO_PIN_CNF_INPUT_Msk (0x1UL << GPIO_PIN_CNF_INPUT_Pos) /*!< Bit mask of INPUT field. */
N#define GPIO_PIN_CNF_INPUT_Connect (0UL) /*!< Connect input buffer */
N#define GPIO_PIN_CNF_INPUT_Disconnect (1UL) /*!< Disconnect input buffer */
N
N/* Bit 0 : Pin direction. Same physical register as DIR register */
N#define GPIO_PIN_CNF_DIR_Pos (0UL) /*!< Position of DIR field. */
N#define GPIO_PIN_CNF_DIR_Msk (0x1UL << GPIO_PIN_CNF_DIR_Pos) /*!< Bit mask of DIR field. */
N#define GPIO_PIN_CNF_DIR_Input (0UL) /*!< Configure pin as an input pin */
N#define GPIO_PIN_CNF_DIR_Output (1UL) /*!< Configure pin as an output pin */
N
N
N/* Peripheral: PDM */
N/* Description: Pulse Density Modulation (Digital Microphone) Interface */
N
N/* Register: PDM_INTEN */
N/* Description: Enable or disable interrupt */
N
N/* Bit 2 : Enable or disable interrupt for END event */
N#define PDM_INTEN_END_Pos (2UL) /*!< Position of END field. */
N#define PDM_INTEN_END_Msk (0x1UL << PDM_INTEN_END_Pos) /*!< Bit mask of END field. */
N#define PDM_INTEN_END_Disabled (0UL) /*!< Disable */
N#define PDM_INTEN_END_Enabled (1UL) /*!< Enable */
N
N/* Bit 1 : Enable or disable interrupt for STOPPED event */
N#define PDM_INTEN_STOPPED_Pos (1UL) /*!< Position of STOPPED field. */
N#define PDM_INTEN_STOPPED_Msk (0x1UL << PDM_INTEN_STOPPED_Pos) /*!< Bit mask of STOPPED field. */
N#define PDM_INTEN_STOPPED_Disabled (0UL) /*!< Disable */
N#define PDM_INTEN_STOPPED_Enabled (1UL) /*!< Enable */
N
N/* Bit 0 : Enable or disable interrupt for STARTED event */
N#define PDM_INTEN_STARTED_Pos (0UL) /*!< Position of STARTED field. */
N#define PDM_INTEN_STARTED_Msk (0x1UL << PDM_INTEN_STARTED_Pos) /*!< Bit mask of STARTED field. */
N#define PDM_INTEN_STARTED_Disabled (0UL) /*!< Disable */
N#define PDM_INTEN_STARTED_Enabled (1UL) /*!< Enable */
N
N/* Register: PDM_INTENSET */
N/* Description: Enable interrupt */
N
N/* Bit 2 : Write '1' to Enable interrupt for END event */
N#define PDM_INTENSET_END_Pos (2UL) /*!< Position of END field. */
N#define PDM_INTENSET_END_Msk (0x1UL << PDM_INTENSET_END_Pos) /*!< Bit mask of END field. */
N#define PDM_INTENSET_END_Disabled (0UL) /*!< Read: Disabled */
N#define PDM_INTENSET_END_Enabled (1UL) /*!< Read: Enabled */
N#define PDM_INTENSET_END_Set (1UL) /*!< Enable */
N
N/* Bit 1 : Write '1' to Enable interrupt for STOPPED event */
N#define PDM_INTENSET_STOPPED_Pos (1UL) /*!< Position of STOPPED field. */
N#define PDM_INTENSET_STOPPED_Msk (0x1UL << PDM_INTENSET_STOPPED_Pos) /*!< Bit mask of STOPPED field. */
N#define PDM_INTENSET_STOPPED_Disabled (0UL) /*!< Read: Disabled */
N#define PDM_INTENSET_STOPPED_Enabled (1UL) /*!< Read: Enabled */
N#define PDM_INTENSET_STOPPED_Set (1UL) /*!< Enable */
N
N/* Bit 0 : Write '1' to Enable interrupt for STARTED event */
N#define PDM_INTENSET_STARTED_Pos (0UL) /*!< Position of STARTED field. */
N#define PDM_INTENSET_STARTED_Msk (0x1UL << PDM_INTENSET_STARTED_Pos) /*!< Bit mask of STARTED field. */
N#define PDM_INTENSET_STARTED_Disabled (0UL) /*!< Read: Disabled */
N#define PDM_INTENSET_STARTED_Enabled (1UL) /*!< Read: Enabled */
N#define PDM_INTENSET_STARTED_Set (1UL) /*!< Enable */
N
N/* Register: PDM_INTENCLR */
N/* Description: Disable interrupt */
N
N/* Bit 2 : Write '1' to Disable interrupt for END event */
N#define PDM_INTENCLR_END_Pos (2UL) /*!< Position of END field. */
N#define PDM_INTENCLR_END_Msk (0x1UL << PDM_INTENCLR_END_Pos) /*!< Bit mask of END field. */
N#define PDM_INTENCLR_END_Disabled (0UL) /*!< Read: Disabled */
N#define PDM_INTENCLR_END_Enabled (1UL) /*!< Read: Enabled */
N#define PDM_INTENCLR_END_Clear (1UL) /*!< Disable */
N
N/* Bit 1 : Write '1' to Disable interrupt for STOPPED event */
N#define PDM_INTENCLR_STOPPED_Pos (1UL) /*!< Position of STOPPED field. */
N#define PDM_INTENCLR_STOPPED_Msk (0x1UL << PDM_INTENCLR_STOPPED_Pos) /*!< Bit mask of STOPPED field. */
N#define PDM_INTENCLR_STOPPED_Disabled (0UL) /*!< Read: Disabled */
N#define PDM_INTENCLR_STOPPED_Enabled (1UL) /*!< Read: Enabled */
N#define PDM_INTENCLR_STOPPED_Clear (1UL) /*!< Disable */
N
N/* Bit 0 : Write '1' to Disable interrupt for STARTED event */
N#define PDM_INTENCLR_STARTED_Pos (0UL) /*!< Position of STARTED field. */
N#define PDM_INTENCLR_STARTED_Msk (0x1UL << PDM_INTENCLR_STARTED_Pos) /*!< Bit mask of STARTED field. */
N#define PDM_INTENCLR_STARTED_Disabled (0UL) /*!< Read: Disabled */
N#define PDM_INTENCLR_STARTED_Enabled (1UL) /*!< Read: Enabled */
N#define PDM_INTENCLR_STARTED_Clear (1UL) /*!< Disable */
N
N/* Register: PDM_ENABLE */
N/* Description: PDM module enable register */
N
N/* Bit 0 : Enable or disable PDM module */
N#define PDM_ENABLE_ENABLE_Pos (0UL) /*!< Position of ENABLE field. */
N#define PDM_ENABLE_ENABLE_Msk (0x1UL << PDM_ENABLE_ENABLE_Pos) /*!< Bit mask of ENABLE field. */
N#define PDM_ENABLE_ENABLE_Disabled (0UL) /*!< Disable */
N#define PDM_ENABLE_ENABLE_Enabled (1UL) /*!< Enable */
N
N/* Register: PDM_PDMCLKCTRL */
N/* Description: PDM clock generator control */
N
N/* Bits 31..0 : PDM_CLK frequency */
N#define PDM_PDMCLKCTRL_FREQ_Pos (0UL) /*!< Position of FREQ field. */
N#define PDM_PDMCLKCTRL_FREQ_Msk (0xFFFFFFFFUL << PDM_PDMCLKCTRL_FREQ_Pos) /*!< Bit mask of FREQ field. */
N#define PDM_PDMCLKCTRL_FREQ_1000K (0x08000000UL) /*!< PDM_CLK = 32 MHz / 32 = 1.000 MHz */
N#define PDM_PDMCLKCTRL_FREQ_Default (0x08400000UL) /*!< PDM_CLK = 32 MHz / 31 = 1.032 MHz */
N#define PDM_PDMCLKCTRL_FREQ_1067K (0x08800000UL) /*!< PDM_CLK = 32 MHz / 30 = 1.067 MHz */
N
N/* Register: PDM_MODE */
N/* Description: Defines the routing of the connected PDM microphones' signals */
N
N/* Bit 1 : Defines on which PDM_CLK edge Left (or mono) is sampled */
N#define PDM_MODE_EDGE_Pos (1UL) /*!< Position of EDGE field. */
N#define PDM_MODE_EDGE_Msk (0x1UL << PDM_MODE_EDGE_Pos) /*!< Bit mask of EDGE field. */
N#define PDM_MODE_EDGE_LeftFalling (0UL) /*!< Left (or mono) is sampled on falling edge of PDM_CLK */
N#define PDM_MODE_EDGE_LeftRising (1UL) /*!< Left (or mono) is sampled on rising edge of PDM_CLK */
N
N/* Bit 0 : Mono or stereo operation */
N#define PDM_MODE_OPERATION_Pos (0UL) /*!< Position of OPERATION field. */
N#define PDM_MODE_OPERATION_Msk (0x1UL << PDM_MODE_OPERATION_Pos) /*!< Bit mask of OPERATION field. */
N#define PDM_MODE_OPERATION_Stereo (0UL) /*!< Sample and store one pair (Left + Right) of 16bit samples per RAM word R=[31:16]; L=[15:0] */
N#define PDM_MODE_OPERATION_Mono (1UL) /*!< Sample and store two successive Left samples (16 bit each) per RAM word L1=[31:16]; L0=[15:0] */
N
N/* Register: PDM_GAINL */
N/* Description: Left output gain adjustment */
N
N/* Bits 6..0 : Left output gain adjustment, in 0.5 dB steps, around the default module gain (see electrical parameters) 0x00    -20 dB gain adjust 0x01  -19.5 dB gain adjust (...) 0x27   -0.5 dB gain adjust 0x28      0 dB gain adjust 0x29   +0.5 dB gain adjust (...) 0x4F  +19.5 dB gain adjust 0x50    +20 dB gain adjust */
N#define PDM_GAINL_GAINL_Pos (0UL) /*!< Position of GAINL field. */
N#define PDM_GAINL_GAINL_Msk (0x7FUL << PDM_GAINL_GAINL_Pos) /*!< Bit mask of GAINL field. */
N#define PDM_GAINL_GAINL_MinGain (0x00UL) /*!< -20dB gain adjustment (minimum) */
N#define PDM_GAINL_GAINL_DefaultGain (0x28UL) /*!< 0dB gain adjustment ('2500 RMS' requirement) */
N#define PDM_GAINL_GAINL_MaxGain (0x50UL) /*!< +20dB gain adjustment (maximum) */
N
N/* Register: PDM_GAINR */
N/* Description: Right output gain adjustment */
N
N/* Bits 7..0 : Right output gain adjustment, in 0.5 dB steps, around the default module gain (see electrical parameters) */
N#define PDM_GAINR_GAINR_Pos (0UL) /*!< Position of GAINR field. */
N#define PDM_GAINR_GAINR_Msk (0xFFUL << PDM_GAINR_GAINR_Pos) /*!< Bit mask of GAINR field. */
N#define PDM_GAINR_GAINR_MinGain (0x00UL) /*!< -20dB gain adjustment (minimum) */
N#define PDM_GAINR_GAINR_DefaultGain (0x28UL) /*!< 0dB gain adjustment ('2500 RMS' requirement) */
N#define PDM_GAINR_GAINR_MaxGain (0x50UL) /*!< +20dB gain adjustment (maximum) */
N
N/* Register: PDM_PSEL_CLK */
N/* Description: Pin number configuration for PDM CLK signal */
N
N/* Bit 31 : Connection */
N#define PDM_PSEL_CLK_CONNECT_Pos (31UL) /*!< Position of CONNECT field. */
N#define PDM_PSEL_CLK_CONNECT_Msk (0x1UL << PDM_PSEL_CLK_CONNECT_Pos) /*!< Bit mask of CONNECT field. */
N#define PDM_PSEL_CLK_CONNECT_Connected (0UL) /*!< Connect */
N#define PDM_PSEL_CLK_CONNECT_Disconnected (1UL) /*!< Disconnect */
N
N/* Bits 4..0 : Pin number */
N#define PDM_PSEL_CLK_PIN_Pos (0UL) /*!< Position of PIN field. */
N#define PDM_PSEL_CLK_PIN_Msk (0x1FUL << PDM_PSEL_CLK_PIN_Pos) /*!< Bit mask of PIN field. */
N
N/* Register: PDM_PSEL_DIN */
N/* Description: Pin number configuration for PDM DIN signal */
N
N/* Bit 31 : Connection */
N#define PDM_PSEL_DIN_CONNECT_Pos (31UL) /*!< Position of CONNECT field. */
N#define PDM_PSEL_DIN_CONNECT_Msk (0x1UL << PDM_PSEL_DIN_CONNECT_Pos) /*!< Bit mask of CONNECT field. */
N#define PDM_PSEL_DIN_CONNECT_Connected (0UL) /*!< Connect */
N#define PDM_PSEL_DIN_CONNECT_Disconnected (1UL) /*!< Disconnect */
N
N/* Bits 4..0 : Pin number */
N#define PDM_PSEL_DIN_PIN_Pos (0UL) /*!< Position of PIN field. */
N#define PDM_PSEL_DIN_PIN_Msk (0x1FUL << PDM_PSEL_DIN_PIN_Pos) /*!< Bit mask of PIN field. */
N
N/* Register: PDM_SAMPLE_PTR */
N/* Description: RAM address pointer to write samples to with EasyDMA */
N
N/* Bits 31..0 : Address to write PDM samples to over DMA */
N#define PDM_SAMPLE_PTR_SAMPLEPTR_Pos (0UL) /*!< Position of SAMPLEPTR field. */
N#define PDM_SAMPLE_PTR_SAMPLEPTR_Msk (0xFFFFFFFFUL << PDM_SAMPLE_PTR_SAMPLEPTR_Pos) /*!< Bit mask of SAMPLEPTR field. */
N
N/* Register: PDM_SAMPLE_MAXCNT */
N/* Description: Number of samples to allocate memory for in EasyDMA mode */
N
N/* Bits 14..0 : Length of DMA RAM allocation in number of samples */
N#define PDM_SAMPLE_MAXCNT_BUFFSIZE_Pos (0UL) /*!< Position of BUFFSIZE field. */
N#define PDM_SAMPLE_MAXCNT_BUFFSIZE_Msk (0x7FFFUL << PDM_SAMPLE_MAXCNT_BUFFSIZE_Pos) /*!< Bit mask of BUFFSIZE field. */
N
N
N/* Peripheral: POWER */
N/* Description: Power control */
N
N/* Register: POWER_INTENSET */
N/* Description: Enable interrupt */
N
N/* Bit 6 : Write '1' to Enable interrupt for SLEEPEXIT event */
N#define POWER_INTENSET_SLEEPEXIT_Pos (6UL) /*!< Position of SLEEPEXIT field. */
N#define POWER_INTENSET_SLEEPEXIT_Msk (0x1UL << POWER_INTENSET_SLEEPEXIT_Pos) /*!< Bit mask of SLEEPEXIT field. */
N#define POWER_INTENSET_SLEEPEXIT_Disabled (0UL) /*!< Read: Disabled */
N#define POWER_INTENSET_SLEEPEXIT_Enabled (1UL) /*!< Read: Enabled */
N#define POWER_INTENSET_SLEEPEXIT_Set (1UL) /*!< Enable */
N
N/* Bit 5 : Write '1' to Enable interrupt for SLEEPENTER event */
N#define POWER_INTENSET_SLEEPENTER_Pos (5UL) /*!< Position of SLEEPENTER field. */
N#define POWER_INTENSET_SLEEPENTER_Msk (0x1UL << POWER_INTENSET_SLEEPENTER_Pos) /*!< Bit mask of SLEEPENTER field. */
N#define POWER_INTENSET_SLEEPENTER_Disabled (0UL) /*!< Read: Disabled */
N#define POWER_INTENSET_SLEEPENTER_Enabled (1UL) /*!< Read: Enabled */
N#define POWER_INTENSET_SLEEPENTER_Set (1UL) /*!< Enable */
N
N/* Bit 2 : Write '1' to Enable interrupt for POFWARN event */
N#define POWER_INTENSET_POFWARN_Pos (2UL) /*!< Position of POFWARN field. */
N#define POWER_INTENSET_POFWARN_Msk (0x1UL << POWER_INTENSET_POFWARN_Pos) /*!< Bit mask of POFWARN field. */
N#define POWER_INTENSET_POFWARN_Disabled (0UL) /*!< Read: Disabled */
N#define POWER_INTENSET_POFWARN_Enabled (1UL) /*!< Read: Enabled */
N#define POWER_INTENSET_POFWARN_Set (1UL) /*!< Enable */
N
N/* Register: POWER_INTENCLR */
N/* Description: Disable interrupt */
N
N/* Bit 6 : Write '1' to Disable interrupt for SLEEPEXIT event */
N#define POWER_INTENCLR_SLEEPEXIT_Pos (6UL) /*!< Position of SLEEPEXIT field. */
N#define POWER_INTENCLR_SLEEPEXIT_Msk (0x1UL << POWER_INTENCLR_SLEEPEXIT_Pos) /*!< Bit mask of SLEEPEXIT field. */
N#define POWER_INTENCLR_SLEEPEXIT_Disabled (0UL) /*!< Read: Disabled */
N#define POWER_INTENCLR_SLEEPEXIT_Enabled (1UL) /*!< Read: Enabled */
N#define POWER_INTENCLR_SLEEPEXIT_Clear (1UL) /*!< Disable */
N
N/* Bit 5 : Write '1' to Disable interrupt for SLEEPENTER event */
N#define POWER_INTENCLR_SLEEPENTER_Pos (5UL) /*!< Position of SLEEPENTER field. */
N#define POWER_INTENCLR_SLEEPENTER_Msk (0x1UL << POWER_INTENCLR_SLEEPENTER_Pos) /*!< Bit mask of SLEEPENTER field. */
N#define POWER_INTENCLR_SLEEPENTER_Disabled (0UL) /*!< Read: Disabled */
N#define POWER_INTENCLR_SLEEPENTER_Enabled (1UL) /*!< Read: Enabled */
N#define POWER_INTENCLR_SLEEPENTER_Clear (1UL) /*!< Disable */
N
N/* Bit 2 : Write '1' to Disable interrupt for POFWARN event */
N#define POWER_INTENCLR_POFWARN_Pos (2UL) /*!< Position of POFWARN field. */
N#define POWER_INTENCLR_POFWARN_Msk (0x1UL << POWER_INTENCLR_POFWARN_Pos) /*!< Bit mask of POFWARN field. */
N#define POWER_INTENCLR_POFWARN_Disabled (0UL) /*!< Read: Disabled */
N#define POWER_INTENCLR_POFWARN_Enabled (1UL) /*!< Read: Enabled */
N#define POWER_INTENCLR_POFWARN_Clear (1UL) /*!< Disable */
N
N/* Register: POWER_RESETREAS */
N/* Description: Reset reason */
N
N/* Bit 19 : Reset due to wake up from System OFF mode by NFC field detect */
N#define POWER_RESETREAS_NFC_Pos (19UL) /*!< Position of NFC field. */
N#define POWER_RESETREAS_NFC_Msk (0x1UL << POWER_RESETREAS_NFC_Pos) /*!< Bit mask of NFC field. */
N#define POWER_RESETREAS_NFC_NotDetected (0UL) /*!< Not detected */
N#define POWER_RESETREAS_NFC_Detected (1UL) /*!< Detected */
N
N/* Bit 18 : Reset due to wake up from System OFF mode when wakeup is triggered from entering into debug interface mode */
N#define POWER_RESETREAS_DIF_Pos (18UL) /*!< Position of DIF field. */
N#define POWER_RESETREAS_DIF_Msk (0x1UL << POWER_RESETREAS_DIF_Pos) /*!< Bit mask of DIF field. */
N#define POWER_RESETREAS_DIF_NotDetected (0UL) /*!< Not detected */
N#define POWER_RESETREAS_DIF_Detected (1UL) /*!< Detected */
N
N/* Bit 17 : Reset due to wake up from System OFF mode when wakeup is triggered from ANADETECT signal from LPCOMP */
N#define POWER_RESETREAS_LPCOMP_Pos (17UL) /*!< Position of LPCOMP field. */
N#define POWER_RESETREAS_LPCOMP_Msk (0x1UL << POWER_RESETREAS_LPCOMP_Pos) /*!< Bit mask of LPCOMP field. */
N#define POWER_RESETREAS_LPCOMP_NotDetected (0UL) /*!< Not detected */
N#define POWER_RESETREAS_LPCOMP_Detected (1UL) /*!< Detected */
N
N/* Bit 16 : Reset due to wake up from System OFF mode when wakeup is triggered from DETECT signal from GPIO */
N#define POWER_RESETREAS_OFF_Pos (16UL) /*!< Position of OFF field. */
N#define POWER_RESETREAS_OFF_Msk (0x1UL << POWER_RESETREAS_OFF_Pos) /*!< Bit mask of OFF field. */
N#define POWER_RESETREAS_OFF_NotDetected (0UL) /*!< Not detected */
N#define POWER_RESETREAS_OFF_Detected (1UL) /*!< Detected */
N
N/* Bit 3 : Reset from CPU lock-up detected */
N#define POWER_RESETREAS_LOCKUP_Pos (3UL) /*!< Position of LOCKUP field. */
N#define POWER_RESETREAS_LOCKUP_Msk (0x1UL << POWER_RESETREAS_LOCKUP_Pos) /*!< Bit mask of LOCKUP field. */
N#define POWER_RESETREAS_LOCKUP_NotDetected (0UL) /*!< Not detected */
N#define POWER_RESETREAS_LOCKUP_Detected (1UL) /*!< Detected */
N
N/* Bit 2 : Reset from soft reset detected */
N#define POWER_RESETREAS_SREQ_Pos (2UL) /*!< Position of SREQ field. */
N#define POWER_RESETREAS_SREQ_Msk (0x1UL << POWER_RESETREAS_SREQ_Pos) /*!< Bit mask of SREQ field. */
N#define POWER_RESETREAS_SREQ_NotDetected (0UL) /*!< Not detected */
N#define POWER_RESETREAS_SREQ_Detected (1UL) /*!< Detected */
N
N/* Bit 1 : Reset from watchdog detected */
N#define POWER_RESETREAS_DOG_Pos (1UL) /*!< Position of DOG field. */
N#define POWER_RESETREAS_DOG_Msk (0x1UL << POWER_RESETREAS_DOG_Pos) /*!< Bit mask of DOG field. */
N#define POWER_RESETREAS_DOG_NotDetected (0UL) /*!< Not detected */
N#define POWER_RESETREAS_DOG_Detected (1UL) /*!< Detected */
N
N/* Bit 0 : Reset from pin-reset detected */
N#define POWER_RESETREAS_RESETPIN_Pos (0UL) /*!< Position of RESETPIN field. */
N#define POWER_RESETREAS_RESETPIN_Msk (0x1UL << POWER_RESETREAS_RESETPIN_Pos) /*!< Bit mask of RESETPIN field. */
N#define POWER_RESETREAS_RESETPIN_NotDetected (0UL) /*!< Not detected */
N#define POWER_RESETREAS_RESETPIN_Detected (1UL) /*!< Detected */
N
N/* Register: POWER_RAMSTATUS */
N/* Description: Deprecated register -  RAM status register */
N
N/* Bit 3 : RAM block 3 is on or off/powering up */
N#define POWER_RAMSTATUS_RAMBLOCK3_Pos (3UL) /*!< Position of RAMBLOCK3 field. */
N#define POWER_RAMSTATUS_RAMBLOCK3_Msk (0x1UL << POWER_RAMSTATUS_RAMBLOCK3_Pos) /*!< Bit mask of RAMBLOCK3 field. */
N#define POWER_RAMSTATUS_RAMBLOCK3_Off (0UL) /*!< Off */
N#define POWER_RAMSTATUS_RAMBLOCK3_On (1UL) /*!< On */
N
N/* Bit 2 : RAM block 2 is on or off/powering up */
N#define POWER_RAMSTATUS_RAMBLOCK2_Pos (2UL) /*!< Position of RAMBLOCK2 field. */
N#define POWER_RAMSTATUS_RAMBLOCK2_Msk (0x1UL << POWER_RAMSTATUS_RAMBLOCK2_Pos) /*!< Bit mask of RAMBLOCK2 field. */
N#define POWER_RAMSTATUS_RAMBLOCK2_Off (0UL) /*!< Off */
N#define POWER_RAMSTATUS_RAMBLOCK2_On (1UL) /*!< On */
N
N/* Bit 1 : RAM block 1 is on or off/powering up */
N#define POWER_RAMSTATUS_RAMBLOCK1_Pos (1UL) /*!< Position of RAMBLOCK1 field. */
N#define POWER_RAMSTATUS_RAMBLOCK1_Msk (0x1UL << POWER_RAMSTATUS_RAMBLOCK1_Pos) /*!< Bit mask of RAMBLOCK1 field. */
N#define POWER_RAMSTATUS_RAMBLOCK1_Off (0UL) /*!< Off */
N#define POWER_RAMSTATUS_RAMBLOCK1_On (1UL) /*!< On */
N
N/* Bit 0 : RAM block 0 is on or off/powering up */
N#define POWER_RAMSTATUS_RAMBLOCK0_Pos (0UL) /*!< Position of RAMBLOCK0 field. */
N#define POWER_RAMSTATUS_RAMBLOCK0_Msk (0x1UL << POWER_RAMSTATUS_RAMBLOCK0_Pos) /*!< Bit mask of RAMBLOCK0 field. */
N#define POWER_RAMSTATUS_RAMBLOCK0_Off (0UL) /*!< Off */
N#define POWER_RAMSTATUS_RAMBLOCK0_On (1UL) /*!< On */
N
N/* Register: POWER_SYSTEMOFF */
N/* Description: System OFF register */
N
N/* Bit 0 : Enable System OFF mode */
N#define POWER_SYSTEMOFF_SYSTEMOFF_Pos (0UL) /*!< Position of SYSTEMOFF field. */
N#define POWER_SYSTEMOFF_SYSTEMOFF_Msk (0x1UL << POWER_SYSTEMOFF_SYSTEMOFF_Pos) /*!< Bit mask of SYSTEMOFF field. */
N#define POWER_SYSTEMOFF_SYSTEMOFF_Enter (1UL) /*!< Enable System OFF mode */
N
N/* Register: POWER_POFCON */
N/* Description: Power failure comparator configuration */
N
N/* Bits 4..1 : Power failure comparator threshold setting */
N#define POWER_POFCON_THRESHOLD_Pos (1UL) /*!< Position of THRESHOLD field. */
N#define POWER_POFCON_THRESHOLD_Msk (0xFUL << POWER_POFCON_THRESHOLD_Pos) /*!< Bit mask of THRESHOLD field. */
N#define POWER_POFCON_THRESHOLD_V17 (4UL) /*!< Set threshold to 1.7 V */
N#define POWER_POFCON_THRESHOLD_V18 (5UL) /*!< Set threshold to 1.8 V */
N#define POWER_POFCON_THRESHOLD_V19 (6UL) /*!< Set threshold to 1.9 V */
N#define POWER_POFCON_THRESHOLD_V20 (7UL) /*!< Set threshold to 2.0 V */
N#define POWER_POFCON_THRESHOLD_V21 (8UL) /*!< Set threshold to 2.1 V */
N#define POWER_POFCON_THRESHOLD_V22 (9UL) /*!< Set threshold to 2.2 V */
N#define POWER_POFCON_THRESHOLD_V23 (10UL) /*!< Set threshold to 2.3 V */
N#define POWER_POFCON_THRESHOLD_V24 (11UL) /*!< Set threshold to 2.4 V */
N#define POWER_POFCON_THRESHOLD_V25 (12UL) /*!< Set threshold to 2.5 V */
N#define POWER_POFCON_THRESHOLD_V26 (13UL) /*!< Set threshold to 2.6 V */
N#define POWER_POFCON_THRESHOLD_V27 (14UL) /*!< Set threshold to 2.7 V */
N#define POWER_POFCON_THRESHOLD_V28 (15UL) /*!< Set threshold to 2.8 V */
N
N/* Bit 0 : Enable or disable power failure comparator */
N#define POWER_POFCON_POF_Pos (0UL) /*!< Position of POF field. */
N#define POWER_POFCON_POF_Msk (0x1UL << POWER_POFCON_POF_Pos) /*!< Bit mask of POF field. */
N#define POWER_POFCON_POF_Disabled (0UL) /*!< Disable */
N#define POWER_POFCON_POF_Enabled (1UL) /*!< Enable */
N
N/* Register: POWER_GPREGRET */
N/* Description: General purpose retention register */
N
N/* Bits 7..0 : General purpose retention register */
N#define POWER_GPREGRET_GPREGRET_Pos (0UL) /*!< Position of GPREGRET field. */
N#define POWER_GPREGRET_GPREGRET_Msk (0xFFUL << POWER_GPREGRET_GPREGRET_Pos) /*!< Bit mask of GPREGRET field. */
N
N/* Register: POWER_GPREGRET2 */
N/* Description: General purpose retention register */
N
N/* Bits 7..0 : General purpose retention register */
N#define POWER_GPREGRET2_GPREGRET_Pos (0UL) /*!< Position of GPREGRET field. */
N#define POWER_GPREGRET2_GPREGRET_Msk (0xFFUL << POWER_GPREGRET2_GPREGRET_Pos) /*!< Bit mask of GPREGRET field. */
N
N/* Register: POWER_RAMON */
N/* Description: Deprecated register -  RAM on/off register (this register is retained) */
N
N/* Bit 17 : Keep retention on RAM block 1 when RAM block is switched off */
N#define POWER_RAMON_OFFRAM1_Pos (17UL) /*!< Position of OFFRAM1 field. */
N#define POWER_RAMON_OFFRAM1_Msk (0x1UL << POWER_RAMON_OFFRAM1_Pos) /*!< Bit mask of OFFRAM1 field. */
N#define POWER_RAMON_OFFRAM1_RAM1Off (0UL) /*!< Off */
N#define POWER_RAMON_OFFRAM1_RAM1On (1UL) /*!< On */
N
N/* Bit 16 : Keep retention on RAM block 0 when RAM block is switched off */
N#define POWER_RAMON_OFFRAM0_Pos (16UL) /*!< Position of OFFRAM0 field. */
N#define POWER_RAMON_OFFRAM0_Msk (0x1UL << POWER_RAMON_OFFRAM0_Pos) /*!< Bit mask of OFFRAM0 field. */
N#define POWER_RAMON_OFFRAM0_RAM0Off (0UL) /*!< Off */
N#define POWER_RAMON_OFFRAM0_RAM0On (1UL) /*!< On */
N
N/* Bit 1 : Keep RAM block 1 on or off in system ON Mode */
N#define POWER_RAMON_ONRAM1_Pos (1UL) /*!< Position of ONRAM1 field. */
N#define POWER_RAMON_ONRAM1_Msk (0x1UL << POWER_RAMON_ONRAM1_Pos) /*!< Bit mask of ONRAM1 field. */
N#define POWER_RAMON_ONRAM1_RAM1Off (0UL) /*!< Off */
N#define POWER_RAMON_ONRAM1_RAM1On (1UL) /*!< On */
N
N/* Bit 0 : Keep RAM block 0 on or off in system ON Mode */
N#define POWER_RAMON_ONRAM0_Pos (0UL) /*!< Position of ONRAM0 field. */
N#define POWER_RAMON_ONRAM0_Msk (0x1UL << POWER_RAMON_ONRAM0_Pos) /*!< Bit mask of ONRAM0 field. */
N#define POWER_RAMON_ONRAM0_RAM0Off (0UL) /*!< Off */
N#define POWER_RAMON_ONRAM0_RAM0On (1UL) /*!< On */
N
N/* Register: POWER_RAMONB */
N/* Description: Deprecated register -  RAM on/off register (this register is retained) */
N
N/* Bit 17 : Keep retention on RAM block 3 when RAM block is switched off */
N#define POWER_RAMONB_OFFRAM3_Pos (17UL) /*!< Position of OFFRAM3 field. */
N#define POWER_RAMONB_OFFRAM3_Msk (0x1UL << POWER_RAMONB_OFFRAM3_Pos) /*!< Bit mask of OFFRAM3 field. */
N#define POWER_RAMONB_OFFRAM3_RAM3Off (0UL) /*!< Off */
N#define POWER_RAMONB_OFFRAM3_RAM3On (1UL) /*!< On */
N
N/* Bit 16 : Keep retention on RAM block 2 when RAM block is switched off */
N#define POWER_RAMONB_OFFRAM2_Pos (16UL) /*!< Position of OFFRAM2 field. */
N#define POWER_RAMONB_OFFRAM2_Msk (0x1UL << POWER_RAMONB_OFFRAM2_Pos) /*!< Bit mask of OFFRAM2 field. */
N#define POWER_RAMONB_OFFRAM2_RAM2Off (0UL) /*!< Off */
N#define POWER_RAMONB_OFFRAM2_RAM2On (1UL) /*!< On */
N
N/* Bit 1 : Keep RAM block 3 on or off in system ON Mode */
N#define POWER_RAMONB_ONRAM3_Pos (1UL) /*!< Position of ONRAM3 field. */
N#define POWER_RAMONB_ONRAM3_Msk (0x1UL << POWER_RAMONB_ONRAM3_Pos) /*!< Bit mask of ONRAM3 field. */
N#define POWER_RAMONB_ONRAM3_RAM3Off (0UL) /*!< Off */
N#define POWER_RAMONB_ONRAM3_RAM3On (1UL) /*!< On */
N
N/* Bit 0 : Keep RAM block 2 on or off in system ON Mode */
N#define POWER_RAMONB_ONRAM2_Pos (0UL) /*!< Position of ONRAM2 field. */
N#define POWER_RAMONB_ONRAM2_Msk (0x1UL << POWER_RAMONB_ONRAM2_Pos) /*!< Bit mask of ONRAM2 field. */
N#define POWER_RAMONB_ONRAM2_RAM2Off (0UL) /*!< Off */
N#define POWER_RAMONB_ONRAM2_RAM2On (1UL) /*!< On */
N
N/* Register: POWER_DCDCEN */
N/* Description: DC/DC enable register */
N
N/* Bit 0 : Enable or disable DC/DC converter */
N#define POWER_DCDCEN_DCDCEN_Pos (0UL) /*!< Position of DCDCEN field. */
N#define POWER_DCDCEN_DCDCEN_Msk (0x1UL << POWER_DCDCEN_DCDCEN_Pos) /*!< Bit mask of DCDCEN field. */
N#define POWER_DCDCEN_DCDCEN_Disabled (0UL) /*!< Disable */
N#define POWER_DCDCEN_DCDCEN_Enabled (1UL) /*!< Enable */
N
N/* Register: POWER_RAM_POWER */
N/* Description: Description cluster[0]:  RAM0 power control register */
N
N/* Bit 17 : Keep retention on RAM section S1 when RAM section is in OFF */
N#define POWER_RAM_POWER_S1RETENTION_Pos (17UL) /*!< Position of S1RETENTION field. */
N#define POWER_RAM_POWER_S1RETENTION_Msk (0x1UL << POWER_RAM_POWER_S1RETENTION_Pos) /*!< Bit mask of S1RETENTION field. */
N#define POWER_RAM_POWER_S1RETENTION_Off (0UL) /*!< Off */
N#define POWER_RAM_POWER_S1RETENTION_On (1UL) /*!< On */
N
N/* Bit 16 : Keep retention on RAM section S0 when RAM section is in OFF */
N#define POWER_RAM_POWER_S0RETENTION_Pos (16UL) /*!< Position of S0RETENTION field. */
N#define POWER_RAM_POWER_S0RETENTION_Msk (0x1UL << POWER_RAM_POWER_S0RETENTION_Pos) /*!< Bit mask of S0RETENTION field. */
N#define POWER_RAM_POWER_S0RETENTION_Off (0UL) /*!< Off */
N#define POWER_RAM_POWER_S0RETENTION_On (1UL) /*!< On */
N
N/* Bit 1 : Keep RAM section S1 ON or OFF in System ON mode. */
N#define POWER_RAM_POWER_S1POWER_Pos (1UL) /*!< Position of S1POWER field. */
N#define POWER_RAM_POWER_S1POWER_Msk (0x1UL << POWER_RAM_POWER_S1POWER_Pos) /*!< Bit mask of S1POWER field. */
N#define POWER_RAM_POWER_S1POWER_Off (0UL) /*!< Off */
N#define POWER_RAM_POWER_S1POWER_On (1UL) /*!< On */
N
N/* Bit 0 : Keep RAM section S0 ON or OFF in System ON mode. */
N#define POWER_RAM_POWER_S0POWER_Pos (0UL) /*!< Position of S0POWER field. */
N#define POWER_RAM_POWER_S0POWER_Msk (0x1UL << POWER_RAM_POWER_S0POWER_Pos) /*!< Bit mask of S0POWER field. */
N#define POWER_RAM_POWER_S0POWER_Off (0UL) /*!< Off */
N#define POWER_RAM_POWER_S0POWER_On (1UL) /*!< On */
N
N/* Register: POWER_RAM_POWERSET */
N/* Description: Description cluster[0]:  RAM0 power control set register */
N
N/* Bit 17 : Keep retention on RAM section S1 when RAM section is switched off */
N#define POWER_RAM_POWERSET_S1RETENTION_Pos (17UL) /*!< Position of S1RETENTION field. */
N#define POWER_RAM_POWERSET_S1RETENTION_Msk (0x1UL << POWER_RAM_POWERSET_S1RETENTION_Pos) /*!< Bit mask of S1RETENTION field. */
N#define POWER_RAM_POWERSET_S1RETENTION_On (1UL) /*!< On */
N
N/* Bit 16 : Keep retention on RAM section S0 when RAM section is switched off */
N#define POWER_RAM_POWERSET_S0RETENTION_Pos (16UL) /*!< Position of S0RETENTION field. */
N#define POWER_RAM_POWERSET_S0RETENTION_Msk (0x1UL << POWER_RAM_POWERSET_S0RETENTION_Pos) /*!< Bit mask of S0RETENTION field. */
N#define POWER_RAM_POWERSET_S0RETENTION_On (1UL) /*!< On */
N
N/* Bit 1 : Keep RAM section S1 of RAM0 on or off in System ON mode */
N#define POWER_RAM_POWERSET_S1POWER_Pos (1UL) /*!< Position of S1POWER field. */
N#define POWER_RAM_POWERSET_S1POWER_Msk (0x1UL << POWER_RAM_POWERSET_S1POWER_Pos) /*!< Bit mask of S1POWER field. */
N#define POWER_RAM_POWERSET_S1POWER_On (1UL) /*!< On */
N
N/* Bit 0 : Keep RAM section S0 of RAM0 on or off in System ON mode */
N#define POWER_RAM_POWERSET_S0POWER_Pos (0UL) /*!< Position of S0POWER field. */
N#define POWER_RAM_POWERSET_S0POWER_Msk (0x1UL << POWER_RAM_POWERSET_S0POWER_Pos) /*!< Bit mask of S0POWER field. */
N#define POWER_RAM_POWERSET_S0POWER_On (1UL) /*!< On */
N
N/* Register: POWER_RAM_POWERCLR */
N/* Description: Description cluster[0]:  RAM0 power control clear register */
N
N/* Bit 17 : Keep retention on RAM section S1 when RAM section is switched off */
N#define POWER_RAM_POWERCLR_S1RETENTION_Pos (17UL) /*!< Position of S1RETENTION field. */
N#define POWER_RAM_POWERCLR_S1RETENTION_Msk (0x1UL << POWER_RAM_POWERCLR_S1RETENTION_Pos) /*!< Bit mask of S1RETENTION field. */
N#define POWER_RAM_POWERCLR_S1RETENTION_Off (1UL) /*!< Off */
N
N/* Bit 16 : Keep retention on RAM section S0 when RAM section is switched off */
N#define POWER_RAM_POWERCLR_S0RETENTION_Pos (16UL) /*!< Position of S0RETENTION field. */
N#define POWER_RAM_POWERCLR_S0RETENTION_Msk (0x1UL << POWER_RAM_POWERCLR_S0RETENTION_Pos) /*!< Bit mask of S0RETENTION field. */
N#define POWER_RAM_POWERCLR_S0RETENTION_Off (1UL) /*!< Off */
N
N/* Bit 1 : Keep RAM section S1 of RAM0 on or off in System ON mode */
N#define POWER_RAM_POWERCLR_S1POWER_Pos (1UL) /*!< Position of S1POWER field. */
N#define POWER_RAM_POWERCLR_S1POWER_Msk (0x1UL << POWER_RAM_POWERCLR_S1POWER_Pos) /*!< Bit mask of S1POWER field. */
N#define POWER_RAM_POWERCLR_S1POWER_Off (1UL) /*!< Off */
N
N/* Bit 0 : Keep RAM section S0 of RAM0 on or off in System ON mode */
N#define POWER_RAM_POWERCLR_S0POWER_Pos (0UL) /*!< Position of S0POWER field. */
N#define POWER_RAM_POWERCLR_S0POWER_Msk (0x1UL << POWER_RAM_POWERCLR_S0POWER_Pos) /*!< Bit mask of S0POWER field. */
N#define POWER_RAM_POWERCLR_S0POWER_Off (1UL) /*!< Off */
N
N
N/* Peripheral: PPI */
N/* Description: Programmable Peripheral Interconnect */
N
N/* Register: PPI_CHEN */
N/* Description: Channel enable register */
N
N/* Bit 31 : Enable or disable channel 31 */
N#define PPI_CHEN_CH31_Pos (31UL) /*!< Position of CH31 field. */
N#define PPI_CHEN_CH31_Msk (0x1UL << PPI_CHEN_CH31_Pos) /*!< Bit mask of CH31 field. */
N#define PPI_CHEN_CH31_Disabled (0UL) /*!< Disable channel */
N#define PPI_CHEN_CH31_Enabled (1UL) /*!< Enable channel */
N
N/* Bit 30 : Enable or disable channel 30 */
N#define PPI_CHEN_CH30_Pos (30UL) /*!< Position of CH30 field. */
N#define PPI_CHEN_CH30_Msk (0x1UL << PPI_CHEN_CH30_Pos) /*!< Bit mask of CH30 field. */
N#define PPI_CHEN_CH30_Disabled (0UL) /*!< Disable channel */
N#define PPI_CHEN_CH30_Enabled (1UL) /*!< Enable channel */
N
N/* Bit 29 : Enable or disable channel 29 */
N#define PPI_CHEN_CH29_Pos (29UL) /*!< Position of CH29 field. */
N#define PPI_CHEN_CH29_Msk (0x1UL << PPI_CHEN_CH29_Pos) /*!< Bit mask of CH29 field. */
N#define PPI_CHEN_CH29_Disabled (0UL) /*!< Disable channel */
N#define PPI_CHEN_CH29_Enabled (1UL) /*!< Enable channel */
N
N/* Bit 28 : Enable or disable channel 28 */
N#define PPI_CHEN_CH28_Pos (28UL) /*!< Position of CH28 field. */
N#define PPI_CHEN_CH28_Msk (0x1UL << PPI_CHEN_CH28_Pos) /*!< Bit mask of CH28 field. */
N#define PPI_CHEN_CH28_Disabled (0UL) /*!< Disable channel */
N#define PPI_CHEN_CH28_Enabled (1UL) /*!< Enable channel */
N
N/* Bit 27 : Enable or disable channel 27 */
N#define PPI_CHEN_CH27_Pos (27UL) /*!< Position of CH27 field. */
N#define PPI_CHEN_CH27_Msk (0x1UL << PPI_CHEN_CH27_Pos) /*!< Bit mask of CH27 field. */
N#define PPI_CHEN_CH27_Disabled (0UL) /*!< Disable channel */
N#define PPI_CHEN_CH27_Enabled (1UL) /*!< Enable channel */
N
N/* Bit 26 : Enable or disable channel 26 */
N#define PPI_CHEN_CH26_Pos (26UL) /*!< Position of CH26 field. */
N#define PPI_CHEN_CH26_Msk (0x1UL << PPI_CHEN_CH26_Pos) /*!< Bit mask of CH26 field. */
N#define PPI_CHEN_CH26_Disabled (0UL) /*!< Disable channel */
N#define PPI_CHEN_CH26_Enabled (1UL) /*!< Enable channel */
N
N/* Bit 25 : Enable or disable channel 25 */
N#define PPI_CHEN_CH25_Pos (25UL) /*!< Position of CH25 field. */
N#define PPI_CHEN_CH25_Msk (0x1UL << PPI_CHEN_CH25_Pos) /*!< Bit mask of CH25 field. */
N#define PPI_CHEN_CH25_Disabled (0UL) /*!< Disable channel */
N#define PPI_CHEN_CH25_Enabled (1UL) /*!< Enable channel */
N
N/* Bit 24 : Enable or disable channel 24 */
N#define PPI_CHEN_CH24_Pos (24UL) /*!< Position of CH24 field. */
N#define PPI_CHEN_CH24_Msk (0x1UL << PPI_CHEN_CH24_Pos) /*!< Bit mask of CH24 field. */
N#define PPI_CHEN_CH24_Disabled (0UL) /*!< Disable channel */
N#define PPI_CHEN_CH24_Enabled (1UL) /*!< Enable channel */
N
N/* Bit 23 : Enable or disable channel 23 */
N#define PPI_CHEN_CH23_Pos (23UL) /*!< Position of CH23 field. */
N#define PPI_CHEN_CH23_Msk (0x1UL << PPI_CHEN_CH23_Pos) /*!< Bit mask of CH23 field. */
N#define PPI_CHEN_CH23_Disabled (0UL) /*!< Disable channel */
N#define PPI_CHEN_CH23_Enabled (1UL) /*!< Enable channel */
N
N/* Bit 22 : Enable or disable channel 22 */
N#define PPI_CHEN_CH22_Pos (22UL) /*!< Position of CH22 field. */
N#define PPI_CHEN_CH22_Msk (0x1UL << PPI_CHEN_CH22_Pos) /*!< Bit mask of CH22 field. */
N#define PPI_CHEN_CH22_Disabled (0UL) /*!< Disable channel */
N#define PPI_CHEN_CH22_Enabled (1UL) /*!< Enable channel */
N
N/* Bit 21 : Enable or disable channel 21 */
N#define PPI_CHEN_CH21_Pos (21UL) /*!< Position of CH21 field. */
N#define PPI_CHEN_CH21_Msk (0x1UL << PPI_CHEN_CH21_Pos) /*!< Bit mask of CH21 field. */
N#define PPI_CHEN_CH21_Disabled (0UL) /*!< Disable channel */
N#define PPI_CHEN_CH21_Enabled (1UL) /*!< Enable channel */
N
N/* Bit 20 : Enable or disable channel 20 */
N#define PPI_CHEN_CH20_Pos (20UL) /*!< Position of CH20 field. */
N#define PPI_CHEN_CH20_Msk (0x1UL << PPI_CHEN_CH20_Pos) /*!< Bit mask of CH20 field. */
N#define PPI_CHEN_CH20_Disabled (0UL) /*!< Disable channel */
N#define PPI_CHEN_CH20_Enabled (1UL) /*!< Enable channel */
N
N/* Bit 19 : Enable or disable channel 19 */
N#define PPI_CHEN_CH19_Pos (19UL) /*!< Position of CH19 field. */
N#define PPI_CHEN_CH19_Msk (0x1UL << PPI_CHEN_CH19_Pos) /*!< Bit mask of CH19 field. */
N#define PPI_CHEN_CH19_Disabled (0UL) /*!< Disable channel */
N#define PPI_CHEN_CH19_Enabled (1UL) /*!< Enable channel */
N
N/* Bit 18 : Enable or disable channel 18 */
N#define PPI_CHEN_CH18_Pos (18UL) /*!< Position of CH18 field. */
N#define PPI_CHEN_CH18_Msk (0x1UL << PPI_CHEN_CH18_Pos) /*!< Bit mask of CH18 field. */
N#define PPI_CHEN_CH18_Disabled (0UL) /*!< Disable channel */
N#define PPI_CHEN_CH18_Enabled (1UL) /*!< Enable channel */
N
N/* Bit 17 : Enable or disable channel 17 */
N#define PPI_CHEN_CH17_Pos (17UL) /*!< Position of CH17 field. */
N#define PPI_CHEN_CH17_Msk (0x1UL << PPI_CHEN_CH17_Pos) /*!< Bit mask of CH17 field. */
N#define PPI_CHEN_CH17_Disabled (0UL) /*!< Disable channel */
N#define PPI_CHEN_CH17_Enabled (1UL) /*!< Enable channel */
N
N/* Bit 16 : Enable or disable channel 16 */
N#define PPI_CHEN_CH16_Pos (16UL) /*!< Position of CH16 field. */
N#define PPI_CHEN_CH16_Msk (0x1UL << PPI_CHEN_CH16_Pos) /*!< Bit mask of CH16 field. */
N#define PPI_CHEN_CH16_Disabled (0UL) /*!< Disable channel */
N#define PPI_CHEN_CH16_Enabled (1UL) /*!< Enable channel */
N
N/* Bit 15 : Enable or disable channel 15 */
N#define PPI_CHEN_CH15_Pos (15UL) /*!< Position of CH15 field. */
N#define PPI_CHEN_CH15_Msk (0x1UL << PPI_CHEN_CH15_Pos) /*!< Bit mask of CH15 field. */
N#define PPI_CHEN_CH15_Disabled (0UL) /*!< Disable channel */
N#define PPI_CHEN_CH15_Enabled (1UL) /*!< Enable channel */
N
N/* Bit 14 : Enable or disable channel 14 */
N#define PPI_CHEN_CH14_Pos (14UL) /*!< Position of CH14 field. */
N#define PPI_CHEN_CH14_Msk (0x1UL << PPI_CHEN_CH14_Pos) /*!< Bit mask of CH14 field. */
N#define PPI_CHEN_CH14_Disabled (0UL) /*!< Disable channel */
N#define PPI_CHEN_CH14_Enabled (1UL) /*!< Enable channel */
N
N/* Bit 13 : Enable or disable channel 13 */
N#define PPI_CHEN_CH13_Pos (13UL) /*!< Position of CH13 field. */
N#define PPI_CHEN_CH13_Msk (0x1UL << PPI_CHEN_CH13_Pos) /*!< Bit mask of CH13 field. */
N#define PPI_CHEN_CH13_Disabled (0UL) /*!< Disable channel */
N#define PPI_CHEN_CH13_Enabled (1UL) /*!< Enable channel */
N
N/* Bit 12 : Enable or disable channel 12 */
N#define PPI_CHEN_CH12_Pos (12UL) /*!< Position of CH12 field. */
N#define PPI_CHEN_CH12_Msk (0x1UL << PPI_CHEN_CH12_Pos) /*!< Bit mask of CH12 field. */
N#define PPI_CHEN_CH12_Disabled (0UL) /*!< Disable channel */
N#define PPI_CHEN_CH12_Enabled (1UL) /*!< Enable channel */
N
N/* Bit 11 : Enable or disable channel 11 */
N#define PPI_CHEN_CH11_Pos (11UL) /*!< Position of CH11 field. */
N#define PPI_CHEN_CH11_Msk (0x1UL << PPI_CHEN_CH11_Pos) /*!< Bit mask of CH11 field. */
N#define PPI_CHEN_CH11_Disabled (0UL) /*!< Disable channel */
N#define PPI_CHEN_CH11_Enabled (1UL) /*!< Enable channel */
N
N/* Bit 10 : Enable or disable channel 10 */
N#define PPI_CHEN_CH10_Pos (10UL) /*!< Position of CH10 field. */
N#define PPI_CHEN_CH10_Msk (0x1UL << PPI_CHEN_CH10_Pos) /*!< Bit mask of CH10 field. */
N#define PPI_CHEN_CH10_Disabled (0UL) /*!< Disable channel */
N#define PPI_CHEN_CH10_Enabled (1UL) /*!< Enable channel */
N
N/* Bit 9 : Enable or disable channel 9 */
N#define PPI_CHEN_CH9_Pos (9UL) /*!< Position of CH9 field. */
N#define PPI_CHEN_CH9_Msk (0x1UL << PPI_CHEN_CH9_Pos) /*!< Bit mask of CH9 field. */
N#define PPI_CHEN_CH9_Disabled (0UL) /*!< Disable channel */
N#define PPI_CHEN_CH9_Enabled (1UL) /*!< Enable channel */
N
N/* Bit 8 : Enable or disable channel 8 */
N#define PPI_CHEN_CH8_Pos (8UL) /*!< Position of CH8 field. */
N#define PPI_CHEN_CH8_Msk (0x1UL << PPI_CHEN_CH8_Pos) /*!< Bit mask of CH8 field. */
N#define PPI_CHEN_CH8_Disabled (0UL) /*!< Disable channel */
N#define PPI_CHEN_CH8_Enabled (1UL) /*!< Enable channel */
N
N/* Bit 7 : Enable or disable channel 7 */
N#define PPI_CHEN_CH7_Pos (7UL) /*!< Position of CH7 field. */
N#define PPI_CHEN_CH7_Msk (0x1UL << PPI_CHEN_CH7_Pos) /*!< Bit mask of CH7 field. */
N#define PPI_CHEN_CH7_Disabled (0UL) /*!< Disable channel */
N#define PPI_CHEN_CH7_Enabled (1UL) /*!< Enable channel */
N
N/* Bit 6 : Enable or disable channel 6 */
N#define PPI_CHEN_CH6_Pos (6UL) /*!< Position of CH6 field. */
N#define PPI_CHEN_CH6_Msk (0x1UL << PPI_CHEN_CH6_Pos) /*!< Bit mask of CH6 field. */
N#define PPI_CHEN_CH6_Disabled (0UL) /*!< Disable channel */
N#define PPI_CHEN_CH6_Enabled (1UL) /*!< Enable channel */
N
N/* Bit 5 : Enable or disable channel 5 */
N#define PPI_CHEN_CH5_Pos (5UL) /*!< Position of CH5 field. */
N#define PPI_CHEN_CH5_Msk (0x1UL << PPI_CHEN_CH5_Pos) /*!< Bit mask of CH5 field. */
N#define PPI_CHEN_CH5_Disabled (0UL) /*!< Disable channel */
N#define PPI_CHEN_CH5_Enabled (1UL) /*!< Enable channel */
N
N/* Bit 4 : Enable or disable channel 4 */
N#define PPI_CHEN_CH4_Pos (4UL) /*!< Position of CH4 field. */
N#define PPI_CHEN_CH4_Msk (0x1UL << PPI_CHEN_CH4_Pos) /*!< Bit mask of CH4 field. */
N#define PPI_CHEN_CH4_Disabled (0UL) /*!< Disable channel */
N#define PPI_CHEN_CH4_Enabled (1UL) /*!< Enable channel */
N
N/* Bit 3 : Enable or disable channel 3 */
N#define PPI_CHEN_CH3_Pos (3UL) /*!< Position of CH3 field. */
N#define PPI_CHEN_CH3_Msk (0x1UL << PPI_CHEN_CH3_Pos) /*!< Bit mask of CH3 field. */
N#define PPI_CHEN_CH3_Disabled (0UL) /*!< Disable channel */
N#define PPI_CHEN_CH3_Enabled (1UL) /*!< Enable channel */
N
N/* Bit 2 : Enable or disable channel 2 */
N#define PPI_CHEN_CH2_Pos (2UL) /*!< Position of CH2 field. */
N#define PPI_CHEN_CH2_Msk (0x1UL << PPI_CHEN_CH2_Pos) /*!< Bit mask of CH2 field. */
N#define PPI_CHEN_CH2_Disabled (0UL) /*!< Disable channel */
N#define PPI_CHEN_CH2_Enabled (1UL) /*!< Enable channel */
N
N/* Bit 1 : Enable or disable channel 1 */
N#define PPI_CHEN_CH1_Pos (1UL) /*!< Position of CH1 field. */
N#define PPI_CHEN_CH1_Msk (0x1UL << PPI_CHEN_CH1_Pos) /*!< Bit mask of CH1 field. */
N#define PPI_CHEN_CH1_Disabled (0UL) /*!< Disable channel */
N#define PPI_CHEN_CH1_Enabled (1UL) /*!< Enable channel */
N
N/* Bit 0 : Enable or disable channel 0 */
N#define PPI_CHEN_CH0_Pos (0UL) /*!< Position of CH0 field. */
N#define PPI_CHEN_CH0_Msk (0x1UL << PPI_CHEN_CH0_Pos) /*!< Bit mask of CH0 field. */
N#define PPI_CHEN_CH0_Disabled (0UL) /*!< Disable channel */
N#define PPI_CHEN_CH0_Enabled (1UL) /*!< Enable channel */
N
N/* Register: PPI_CHENSET */
N/* Description: Channel enable set register */
N
N/* Bit 31 : Channel 31 enable set register.  Writing '0' has no effect */
N#define PPI_CHENSET_CH31_Pos (31UL) /*!< Position of CH31 field. */
N#define PPI_CHENSET_CH31_Msk (0x1UL << PPI_CHENSET_CH31_Pos) /*!< Bit mask of CH31 field. */
N#define PPI_CHENSET_CH31_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENSET_CH31_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENSET_CH31_Set (1UL) /*!< Write: Enable channel */
N
N/* Bit 30 : Channel 30 enable set register.  Writing '0' has no effect */
N#define PPI_CHENSET_CH30_Pos (30UL) /*!< Position of CH30 field. */
N#define PPI_CHENSET_CH30_Msk (0x1UL << PPI_CHENSET_CH30_Pos) /*!< Bit mask of CH30 field. */
N#define PPI_CHENSET_CH30_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENSET_CH30_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENSET_CH30_Set (1UL) /*!< Write: Enable channel */
N
N/* Bit 29 : Channel 29 enable set register.  Writing '0' has no effect */
N#define PPI_CHENSET_CH29_Pos (29UL) /*!< Position of CH29 field. */
N#define PPI_CHENSET_CH29_Msk (0x1UL << PPI_CHENSET_CH29_Pos) /*!< Bit mask of CH29 field. */
N#define PPI_CHENSET_CH29_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENSET_CH29_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENSET_CH29_Set (1UL) /*!< Write: Enable channel */
N
N/* Bit 28 : Channel 28 enable set register.  Writing '0' has no effect */
N#define PPI_CHENSET_CH28_Pos (28UL) /*!< Position of CH28 field. */
N#define PPI_CHENSET_CH28_Msk (0x1UL << PPI_CHENSET_CH28_Pos) /*!< Bit mask of CH28 field. */
N#define PPI_CHENSET_CH28_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENSET_CH28_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENSET_CH28_Set (1UL) /*!< Write: Enable channel */
N
N/* Bit 27 : Channel 27 enable set register.  Writing '0' has no effect */
N#define PPI_CHENSET_CH27_Pos (27UL) /*!< Position of CH27 field. */
N#define PPI_CHENSET_CH27_Msk (0x1UL << PPI_CHENSET_CH27_Pos) /*!< Bit mask of CH27 field. */
N#define PPI_CHENSET_CH27_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENSET_CH27_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENSET_CH27_Set (1UL) /*!< Write: Enable channel */
N
N/* Bit 26 : Channel 26 enable set register.  Writing '0' has no effect */
N#define PPI_CHENSET_CH26_Pos (26UL) /*!< Position of CH26 field. */
N#define PPI_CHENSET_CH26_Msk (0x1UL << PPI_CHENSET_CH26_Pos) /*!< Bit mask of CH26 field. */
N#define PPI_CHENSET_CH26_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENSET_CH26_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENSET_CH26_Set (1UL) /*!< Write: Enable channel */
N
N/* Bit 25 : Channel 25 enable set register.  Writing '0' has no effect */
N#define PPI_CHENSET_CH25_Pos (25UL) /*!< Position of CH25 field. */
N#define PPI_CHENSET_CH25_Msk (0x1UL << PPI_CHENSET_CH25_Pos) /*!< Bit mask of CH25 field. */
N#define PPI_CHENSET_CH25_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENSET_CH25_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENSET_CH25_Set (1UL) /*!< Write: Enable channel */
N
N/* Bit 24 : Channel 24 enable set register.  Writing '0' has no effect */
N#define PPI_CHENSET_CH24_Pos (24UL) /*!< Position of CH24 field. */
N#define PPI_CHENSET_CH24_Msk (0x1UL << PPI_CHENSET_CH24_Pos) /*!< Bit mask of CH24 field. */
N#define PPI_CHENSET_CH24_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENSET_CH24_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENSET_CH24_Set (1UL) /*!< Write: Enable channel */
N
N/* Bit 23 : Channel 23 enable set register.  Writing '0' has no effect */
N#define PPI_CHENSET_CH23_Pos (23UL) /*!< Position of CH23 field. */
N#define PPI_CHENSET_CH23_Msk (0x1UL << PPI_CHENSET_CH23_Pos) /*!< Bit mask of CH23 field. */
N#define PPI_CHENSET_CH23_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENSET_CH23_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENSET_CH23_Set (1UL) /*!< Write: Enable channel */
N
N/* Bit 22 : Channel 22 enable set register.  Writing '0' has no effect */
N#define PPI_CHENSET_CH22_Pos (22UL) /*!< Position of CH22 field. */
N#define PPI_CHENSET_CH22_Msk (0x1UL << PPI_CHENSET_CH22_Pos) /*!< Bit mask of CH22 field. */
N#define PPI_CHENSET_CH22_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENSET_CH22_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENSET_CH22_Set (1UL) /*!< Write: Enable channel */
N
N/* Bit 21 : Channel 21 enable set register.  Writing '0' has no effect */
N#define PPI_CHENSET_CH21_Pos (21UL) /*!< Position of CH21 field. */
N#define PPI_CHENSET_CH21_Msk (0x1UL << PPI_CHENSET_CH21_Pos) /*!< Bit mask of CH21 field. */
N#define PPI_CHENSET_CH21_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENSET_CH21_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENSET_CH21_Set (1UL) /*!< Write: Enable channel */
N
N/* Bit 20 : Channel 20 enable set register.  Writing '0' has no effect */
N#define PPI_CHENSET_CH20_Pos (20UL) /*!< Position of CH20 field. */
N#define PPI_CHENSET_CH20_Msk (0x1UL << PPI_CHENSET_CH20_Pos) /*!< Bit mask of CH20 field. */
N#define PPI_CHENSET_CH20_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENSET_CH20_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENSET_CH20_Set (1UL) /*!< Write: Enable channel */
N
N/* Bit 19 : Channel 19 enable set register.  Writing '0' has no effect */
N#define PPI_CHENSET_CH19_Pos (19UL) /*!< Position of CH19 field. */
N#define PPI_CHENSET_CH19_Msk (0x1UL << PPI_CHENSET_CH19_Pos) /*!< Bit mask of CH19 field. */
N#define PPI_CHENSET_CH19_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENSET_CH19_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENSET_CH19_Set (1UL) /*!< Write: Enable channel */
N
N/* Bit 18 : Channel 18 enable set register.  Writing '0' has no effect */
N#define PPI_CHENSET_CH18_Pos (18UL) /*!< Position of CH18 field. */
N#define PPI_CHENSET_CH18_Msk (0x1UL << PPI_CHENSET_CH18_Pos) /*!< Bit mask of CH18 field. */
N#define PPI_CHENSET_CH18_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENSET_CH18_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENSET_CH18_Set (1UL) /*!< Write: Enable channel */
N
N/* Bit 17 : Channel 17 enable set register.  Writing '0' has no effect */
N#define PPI_CHENSET_CH17_Pos (17UL) /*!< Position of CH17 field. */
N#define PPI_CHENSET_CH17_Msk (0x1UL << PPI_CHENSET_CH17_Pos) /*!< Bit mask of CH17 field. */
N#define PPI_CHENSET_CH17_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENSET_CH17_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENSET_CH17_Set (1UL) /*!< Write: Enable channel */
N
N/* Bit 16 : Channel 16 enable set register.  Writing '0' has no effect */
N#define PPI_CHENSET_CH16_Pos (16UL) /*!< Position of CH16 field. */
N#define PPI_CHENSET_CH16_Msk (0x1UL << PPI_CHENSET_CH16_Pos) /*!< Bit mask of CH16 field. */
N#define PPI_CHENSET_CH16_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENSET_CH16_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENSET_CH16_Set (1UL) /*!< Write: Enable channel */
N
N/* Bit 15 : Channel 15 enable set register.  Writing '0' has no effect */
N#define PPI_CHENSET_CH15_Pos (15UL) /*!< Position of CH15 field. */
N#define PPI_CHENSET_CH15_Msk (0x1UL << PPI_CHENSET_CH15_Pos) /*!< Bit mask of CH15 field. */
N#define PPI_CHENSET_CH15_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENSET_CH15_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENSET_CH15_Set (1UL) /*!< Write: Enable channel */
N
N/* Bit 14 : Channel 14 enable set register.  Writing '0' has no effect */
N#define PPI_CHENSET_CH14_Pos (14UL) /*!< Position of CH14 field. */
N#define PPI_CHENSET_CH14_Msk (0x1UL << PPI_CHENSET_CH14_Pos) /*!< Bit mask of CH14 field. */
N#define PPI_CHENSET_CH14_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENSET_CH14_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENSET_CH14_Set (1UL) /*!< Write: Enable channel */
N
N/* Bit 13 : Channel 13 enable set register.  Writing '0' has no effect */
N#define PPI_CHENSET_CH13_Pos (13UL) /*!< Position of CH13 field. */
N#define PPI_CHENSET_CH13_Msk (0x1UL << PPI_CHENSET_CH13_Pos) /*!< Bit mask of CH13 field. */
N#define PPI_CHENSET_CH13_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENSET_CH13_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENSET_CH13_Set (1UL) /*!< Write: Enable channel */
N
N/* Bit 12 : Channel 12 enable set register.  Writing '0' has no effect */
N#define PPI_CHENSET_CH12_Pos (12UL) /*!< Position of CH12 field. */
N#define PPI_CHENSET_CH12_Msk (0x1UL << PPI_CHENSET_CH12_Pos) /*!< Bit mask of CH12 field. */
N#define PPI_CHENSET_CH12_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENSET_CH12_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENSET_CH12_Set (1UL) /*!< Write: Enable channel */
N
N/* Bit 11 : Channel 11 enable set register.  Writing '0' has no effect */
N#define PPI_CHENSET_CH11_Pos (11UL) /*!< Position of CH11 field. */
N#define PPI_CHENSET_CH11_Msk (0x1UL << PPI_CHENSET_CH11_Pos) /*!< Bit mask of CH11 field. */
N#define PPI_CHENSET_CH11_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENSET_CH11_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENSET_CH11_Set (1UL) /*!< Write: Enable channel */
N
N/* Bit 10 : Channel 10 enable set register.  Writing '0' has no effect */
N#define PPI_CHENSET_CH10_Pos (10UL) /*!< Position of CH10 field. */
N#define PPI_CHENSET_CH10_Msk (0x1UL << PPI_CHENSET_CH10_Pos) /*!< Bit mask of CH10 field. */
N#define PPI_CHENSET_CH10_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENSET_CH10_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENSET_CH10_Set (1UL) /*!< Write: Enable channel */
N
N/* Bit 9 : Channel 9 enable set register.  Writing '0' has no effect */
N#define PPI_CHENSET_CH9_Pos (9UL) /*!< Position of CH9 field. */
N#define PPI_CHENSET_CH9_Msk (0x1UL << PPI_CHENSET_CH9_Pos) /*!< Bit mask of CH9 field. */
N#define PPI_CHENSET_CH9_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENSET_CH9_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENSET_CH9_Set (1UL) /*!< Write: Enable channel */
N
N/* Bit 8 : Channel 8 enable set register.  Writing '0' has no effect */
N#define PPI_CHENSET_CH8_Pos (8UL) /*!< Position of CH8 field. */
N#define PPI_CHENSET_CH8_Msk (0x1UL << PPI_CHENSET_CH8_Pos) /*!< Bit mask of CH8 field. */
N#define PPI_CHENSET_CH8_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENSET_CH8_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENSET_CH8_Set (1UL) /*!< Write: Enable channel */
N
N/* Bit 7 : Channel 7 enable set register.  Writing '0' has no effect */
N#define PPI_CHENSET_CH7_Pos (7UL) /*!< Position of CH7 field. */
N#define PPI_CHENSET_CH7_Msk (0x1UL << PPI_CHENSET_CH7_Pos) /*!< Bit mask of CH7 field. */
N#define PPI_CHENSET_CH7_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENSET_CH7_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENSET_CH7_Set (1UL) /*!< Write: Enable channel */
N
N/* Bit 6 : Channel 6 enable set register.  Writing '0' has no effect */
N#define PPI_CHENSET_CH6_Pos (6UL) /*!< Position of CH6 field. */
N#define PPI_CHENSET_CH6_Msk (0x1UL << PPI_CHENSET_CH6_Pos) /*!< Bit mask of CH6 field. */
N#define PPI_CHENSET_CH6_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENSET_CH6_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENSET_CH6_Set (1UL) /*!< Write: Enable channel */
N
N/* Bit 5 : Channel 5 enable set register.  Writing '0' has no effect */
N#define PPI_CHENSET_CH5_Pos (5UL) /*!< Position of CH5 field. */
N#define PPI_CHENSET_CH5_Msk (0x1UL << PPI_CHENSET_CH5_Pos) /*!< Bit mask of CH5 field. */
N#define PPI_CHENSET_CH5_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENSET_CH5_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENSET_CH5_Set (1UL) /*!< Write: Enable channel */
N
N/* Bit 4 : Channel 4 enable set register.  Writing '0' has no effect */
N#define PPI_CHENSET_CH4_Pos (4UL) /*!< Position of CH4 field. */
N#define PPI_CHENSET_CH4_Msk (0x1UL << PPI_CHENSET_CH4_Pos) /*!< Bit mask of CH4 field. */
N#define PPI_CHENSET_CH4_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENSET_CH4_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENSET_CH4_Set (1UL) /*!< Write: Enable channel */
N
N/* Bit 3 : Channel 3 enable set register.  Writing '0' has no effect */
N#define PPI_CHENSET_CH3_Pos (3UL) /*!< Position of CH3 field. */
N#define PPI_CHENSET_CH3_Msk (0x1UL << PPI_CHENSET_CH3_Pos) /*!< Bit mask of CH3 field. */
N#define PPI_CHENSET_CH3_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENSET_CH3_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENSET_CH3_Set (1UL) /*!< Write: Enable channel */
N
N/* Bit 2 : Channel 2 enable set register.  Writing '0' has no effect */
N#define PPI_CHENSET_CH2_Pos (2UL) /*!< Position of CH2 field. */
N#define PPI_CHENSET_CH2_Msk (0x1UL << PPI_CHENSET_CH2_Pos) /*!< Bit mask of CH2 field. */
N#define PPI_CHENSET_CH2_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENSET_CH2_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENSET_CH2_Set (1UL) /*!< Write: Enable channel */
N
N/* Bit 1 : Channel 1 enable set register.  Writing '0' has no effect */
N#define PPI_CHENSET_CH1_Pos (1UL) /*!< Position of CH1 field. */
N#define PPI_CHENSET_CH1_Msk (0x1UL << PPI_CHENSET_CH1_Pos) /*!< Bit mask of CH1 field. */
N#define PPI_CHENSET_CH1_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENSET_CH1_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENSET_CH1_Set (1UL) /*!< Write: Enable channel */
N
N/* Bit 0 : Channel 0 enable set register.  Writing '0' has no effect */
N#define PPI_CHENSET_CH0_Pos (0UL) /*!< Position of CH0 field. */
N#define PPI_CHENSET_CH0_Msk (0x1UL << PPI_CHENSET_CH0_Pos) /*!< Bit mask of CH0 field. */
N#define PPI_CHENSET_CH0_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENSET_CH0_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENSET_CH0_Set (1UL) /*!< Write: Enable channel */
N
N/* Register: PPI_CHENCLR */
N/* Description: Channel enable clear register */
N
N/* Bit 31 : Channel 31 enable clear register.  Writing '0' has no effect */
N#define PPI_CHENCLR_CH31_Pos (31UL) /*!< Position of CH31 field. */
N#define PPI_CHENCLR_CH31_Msk (0x1UL << PPI_CHENCLR_CH31_Pos) /*!< Bit mask of CH31 field. */
N#define PPI_CHENCLR_CH31_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENCLR_CH31_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENCLR_CH31_Clear (1UL) /*!< Write: disable channel */
N
N/* Bit 30 : Channel 30 enable clear register.  Writing '0' has no effect */
N#define PPI_CHENCLR_CH30_Pos (30UL) /*!< Position of CH30 field. */
N#define PPI_CHENCLR_CH30_Msk (0x1UL << PPI_CHENCLR_CH30_Pos) /*!< Bit mask of CH30 field. */
N#define PPI_CHENCLR_CH30_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENCLR_CH30_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENCLR_CH30_Clear (1UL) /*!< Write: disable channel */
N
N/* Bit 29 : Channel 29 enable clear register.  Writing '0' has no effect */
N#define PPI_CHENCLR_CH29_Pos (29UL) /*!< Position of CH29 field. */
N#define PPI_CHENCLR_CH29_Msk (0x1UL << PPI_CHENCLR_CH29_Pos) /*!< Bit mask of CH29 field. */
N#define PPI_CHENCLR_CH29_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENCLR_CH29_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENCLR_CH29_Clear (1UL) /*!< Write: disable channel */
N
N/* Bit 28 : Channel 28 enable clear register.  Writing '0' has no effect */
N#define PPI_CHENCLR_CH28_Pos (28UL) /*!< Position of CH28 field. */
N#define PPI_CHENCLR_CH28_Msk (0x1UL << PPI_CHENCLR_CH28_Pos) /*!< Bit mask of CH28 field. */
N#define PPI_CHENCLR_CH28_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENCLR_CH28_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENCLR_CH28_Clear (1UL) /*!< Write: disable channel */
N
N/* Bit 27 : Channel 27 enable clear register.  Writing '0' has no effect */
N#define PPI_CHENCLR_CH27_Pos (27UL) /*!< Position of CH27 field. */
N#define PPI_CHENCLR_CH27_Msk (0x1UL << PPI_CHENCLR_CH27_Pos) /*!< Bit mask of CH27 field. */
N#define PPI_CHENCLR_CH27_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENCLR_CH27_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENCLR_CH27_Clear (1UL) /*!< Write: disable channel */
N
N/* Bit 26 : Channel 26 enable clear register.  Writing '0' has no effect */
N#define PPI_CHENCLR_CH26_Pos (26UL) /*!< Position of CH26 field. */
N#define PPI_CHENCLR_CH26_Msk (0x1UL << PPI_CHENCLR_CH26_Pos) /*!< Bit mask of CH26 field. */
N#define PPI_CHENCLR_CH26_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENCLR_CH26_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENCLR_CH26_Clear (1UL) /*!< Write: disable channel */
N
N/* Bit 25 : Channel 25 enable clear register.  Writing '0' has no effect */
N#define PPI_CHENCLR_CH25_Pos (25UL) /*!< Position of CH25 field. */
N#define PPI_CHENCLR_CH25_Msk (0x1UL << PPI_CHENCLR_CH25_Pos) /*!< Bit mask of CH25 field. */
N#define PPI_CHENCLR_CH25_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENCLR_CH25_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENCLR_CH25_Clear (1UL) /*!< Write: disable channel */
N
N/* Bit 24 : Channel 24 enable clear register.  Writing '0' has no effect */
N#define PPI_CHENCLR_CH24_Pos (24UL) /*!< Position of CH24 field. */
N#define PPI_CHENCLR_CH24_Msk (0x1UL << PPI_CHENCLR_CH24_Pos) /*!< Bit mask of CH24 field. */
N#define PPI_CHENCLR_CH24_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENCLR_CH24_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENCLR_CH24_Clear (1UL) /*!< Write: disable channel */
N
N/* Bit 23 : Channel 23 enable clear register.  Writing '0' has no effect */
N#define PPI_CHENCLR_CH23_Pos (23UL) /*!< Position of CH23 field. */
N#define PPI_CHENCLR_CH23_Msk (0x1UL << PPI_CHENCLR_CH23_Pos) /*!< Bit mask of CH23 field. */
N#define PPI_CHENCLR_CH23_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENCLR_CH23_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENCLR_CH23_Clear (1UL) /*!< Write: disable channel */
N
N/* Bit 22 : Channel 22 enable clear register.  Writing '0' has no effect */
N#define PPI_CHENCLR_CH22_Pos (22UL) /*!< Position of CH22 field. */
N#define PPI_CHENCLR_CH22_Msk (0x1UL << PPI_CHENCLR_CH22_Pos) /*!< Bit mask of CH22 field. */
N#define PPI_CHENCLR_CH22_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENCLR_CH22_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENCLR_CH22_Clear (1UL) /*!< Write: disable channel */
N
N/* Bit 21 : Channel 21 enable clear register.  Writing '0' has no effect */
N#define PPI_CHENCLR_CH21_Pos (21UL) /*!< Position of CH21 field. */
N#define PPI_CHENCLR_CH21_Msk (0x1UL << PPI_CHENCLR_CH21_Pos) /*!< Bit mask of CH21 field. */
N#define PPI_CHENCLR_CH21_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENCLR_CH21_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENCLR_CH21_Clear (1UL) /*!< Write: disable channel */
N
N/* Bit 20 : Channel 20 enable clear register.  Writing '0' has no effect */
N#define PPI_CHENCLR_CH20_Pos (20UL) /*!< Position of CH20 field. */
N#define PPI_CHENCLR_CH20_Msk (0x1UL << PPI_CHENCLR_CH20_Pos) /*!< Bit mask of CH20 field. */
N#define PPI_CHENCLR_CH20_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENCLR_CH20_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENCLR_CH20_Clear (1UL) /*!< Write: disable channel */
N
N/* Bit 19 : Channel 19 enable clear register.  Writing '0' has no effect */
N#define PPI_CHENCLR_CH19_Pos (19UL) /*!< Position of CH19 field. */
N#define PPI_CHENCLR_CH19_Msk (0x1UL << PPI_CHENCLR_CH19_Pos) /*!< Bit mask of CH19 field. */
N#define PPI_CHENCLR_CH19_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENCLR_CH19_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENCLR_CH19_Clear (1UL) /*!< Write: disable channel */
N
N/* Bit 18 : Channel 18 enable clear register.  Writing '0' has no effect */
N#define PPI_CHENCLR_CH18_Pos (18UL) /*!< Position of CH18 field. */
N#define PPI_CHENCLR_CH18_Msk (0x1UL << PPI_CHENCLR_CH18_Pos) /*!< Bit mask of CH18 field. */
N#define PPI_CHENCLR_CH18_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENCLR_CH18_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENCLR_CH18_Clear (1UL) /*!< Write: disable channel */
N
N/* Bit 17 : Channel 17 enable clear register.  Writing '0' has no effect */
N#define PPI_CHENCLR_CH17_Pos (17UL) /*!< Position of CH17 field. */
N#define PPI_CHENCLR_CH17_Msk (0x1UL << PPI_CHENCLR_CH17_Pos) /*!< Bit mask of CH17 field. */
N#define PPI_CHENCLR_CH17_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENCLR_CH17_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENCLR_CH17_Clear (1UL) /*!< Write: disable channel */
N
N/* Bit 16 : Channel 16 enable clear register.  Writing '0' has no effect */
N#define PPI_CHENCLR_CH16_Pos (16UL) /*!< Position of CH16 field. */
N#define PPI_CHENCLR_CH16_Msk (0x1UL << PPI_CHENCLR_CH16_Pos) /*!< Bit mask of CH16 field. */
N#define PPI_CHENCLR_CH16_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENCLR_CH16_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENCLR_CH16_Clear (1UL) /*!< Write: disable channel */
N
N/* Bit 15 : Channel 15 enable clear register.  Writing '0' has no effect */
N#define PPI_CHENCLR_CH15_Pos (15UL) /*!< Position of CH15 field. */
N#define PPI_CHENCLR_CH15_Msk (0x1UL << PPI_CHENCLR_CH15_Pos) /*!< Bit mask of CH15 field. */
N#define PPI_CHENCLR_CH15_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENCLR_CH15_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENCLR_CH15_Clear (1UL) /*!< Write: disable channel */
N
N/* Bit 14 : Channel 14 enable clear register.  Writing '0' has no effect */
N#define PPI_CHENCLR_CH14_Pos (14UL) /*!< Position of CH14 field. */
N#define PPI_CHENCLR_CH14_Msk (0x1UL << PPI_CHENCLR_CH14_Pos) /*!< Bit mask of CH14 field. */
N#define PPI_CHENCLR_CH14_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENCLR_CH14_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENCLR_CH14_Clear (1UL) /*!< Write: disable channel */
N
N/* Bit 13 : Channel 13 enable clear register.  Writing '0' has no effect */
N#define PPI_CHENCLR_CH13_Pos (13UL) /*!< Position of CH13 field. */
N#define PPI_CHENCLR_CH13_Msk (0x1UL << PPI_CHENCLR_CH13_Pos) /*!< Bit mask of CH13 field. */
N#define PPI_CHENCLR_CH13_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENCLR_CH13_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENCLR_CH13_Clear (1UL) /*!< Write: disable channel */
N
N/* Bit 12 : Channel 12 enable clear register.  Writing '0' has no effect */
N#define PPI_CHENCLR_CH12_Pos (12UL) /*!< Position of CH12 field. */
N#define PPI_CHENCLR_CH12_Msk (0x1UL << PPI_CHENCLR_CH12_Pos) /*!< Bit mask of CH12 field. */
N#define PPI_CHENCLR_CH12_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENCLR_CH12_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENCLR_CH12_Clear (1UL) /*!< Write: disable channel */
N
N/* Bit 11 : Channel 11 enable clear register.  Writing '0' has no effect */
N#define PPI_CHENCLR_CH11_Pos (11UL) /*!< Position of CH11 field. */
N#define PPI_CHENCLR_CH11_Msk (0x1UL << PPI_CHENCLR_CH11_Pos) /*!< Bit mask of CH11 field. */
N#define PPI_CHENCLR_CH11_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENCLR_CH11_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENCLR_CH11_Clear (1UL) /*!< Write: disable channel */
N
N/* Bit 10 : Channel 10 enable clear register.  Writing '0' has no effect */
N#define PPI_CHENCLR_CH10_Pos (10UL) /*!< Position of CH10 field. */
N#define PPI_CHENCLR_CH10_Msk (0x1UL << PPI_CHENCLR_CH10_Pos) /*!< Bit mask of CH10 field. */
N#define PPI_CHENCLR_CH10_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENCLR_CH10_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENCLR_CH10_Clear (1UL) /*!< Write: disable channel */
N
N/* Bit 9 : Channel 9 enable clear register.  Writing '0' has no effect */
N#define PPI_CHENCLR_CH9_Pos (9UL) /*!< Position of CH9 field. */
N#define PPI_CHENCLR_CH9_Msk (0x1UL << PPI_CHENCLR_CH9_Pos) /*!< Bit mask of CH9 field. */
N#define PPI_CHENCLR_CH9_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENCLR_CH9_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENCLR_CH9_Clear (1UL) /*!< Write: disable channel */
N
N/* Bit 8 : Channel 8 enable clear register.  Writing '0' has no effect */
N#define PPI_CHENCLR_CH8_Pos (8UL) /*!< Position of CH8 field. */
N#define PPI_CHENCLR_CH8_Msk (0x1UL << PPI_CHENCLR_CH8_Pos) /*!< Bit mask of CH8 field. */
N#define PPI_CHENCLR_CH8_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENCLR_CH8_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENCLR_CH8_Clear (1UL) /*!< Write: disable channel */
N
N/* Bit 7 : Channel 7 enable clear register.  Writing '0' has no effect */
N#define PPI_CHENCLR_CH7_Pos (7UL) /*!< Position of CH7 field. */
N#define PPI_CHENCLR_CH7_Msk (0x1UL << PPI_CHENCLR_CH7_Pos) /*!< Bit mask of CH7 field. */
N#define PPI_CHENCLR_CH7_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENCLR_CH7_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENCLR_CH7_Clear (1UL) /*!< Write: disable channel */
N
N/* Bit 6 : Channel 6 enable clear register.  Writing '0' has no effect */
N#define PPI_CHENCLR_CH6_Pos (6UL) /*!< Position of CH6 field. */
N#define PPI_CHENCLR_CH6_Msk (0x1UL << PPI_CHENCLR_CH6_Pos) /*!< Bit mask of CH6 field. */
N#define PPI_CHENCLR_CH6_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENCLR_CH6_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENCLR_CH6_Clear (1UL) /*!< Write: disable channel */
N
N/* Bit 5 : Channel 5 enable clear register.  Writing '0' has no effect */
N#define PPI_CHENCLR_CH5_Pos (5UL) /*!< Position of CH5 field. */
N#define PPI_CHENCLR_CH5_Msk (0x1UL << PPI_CHENCLR_CH5_Pos) /*!< Bit mask of CH5 field. */
N#define PPI_CHENCLR_CH5_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENCLR_CH5_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENCLR_CH5_Clear (1UL) /*!< Write: disable channel */
N
N/* Bit 4 : Channel 4 enable clear register.  Writing '0' has no effect */
N#define PPI_CHENCLR_CH4_Pos (4UL) /*!< Position of CH4 field. */
N#define PPI_CHENCLR_CH4_Msk (0x1UL << PPI_CHENCLR_CH4_Pos) /*!< Bit mask of CH4 field. */
N#define PPI_CHENCLR_CH4_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENCLR_CH4_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENCLR_CH4_Clear (1UL) /*!< Write: disable channel */
N
N/* Bit 3 : Channel 3 enable clear register.  Writing '0' has no effect */
N#define PPI_CHENCLR_CH3_Pos (3UL) /*!< Position of CH3 field. */
N#define PPI_CHENCLR_CH3_Msk (0x1UL << PPI_CHENCLR_CH3_Pos) /*!< Bit mask of CH3 field. */
N#define PPI_CHENCLR_CH3_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENCLR_CH3_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENCLR_CH3_Clear (1UL) /*!< Write: disable channel */
N
N/* Bit 2 : Channel 2 enable clear register.  Writing '0' has no effect */
N#define PPI_CHENCLR_CH2_Pos (2UL) /*!< Position of CH2 field. */
N#define PPI_CHENCLR_CH2_Msk (0x1UL << PPI_CHENCLR_CH2_Pos) /*!< Bit mask of CH2 field. */
N#define PPI_CHENCLR_CH2_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENCLR_CH2_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENCLR_CH2_Clear (1UL) /*!< Write: disable channel */
N
N/* Bit 1 : Channel 1 enable clear register.  Writing '0' has no effect */
N#define PPI_CHENCLR_CH1_Pos (1UL) /*!< Position of CH1 field. */
N#define PPI_CHENCLR_CH1_Msk (0x1UL << PPI_CHENCLR_CH1_Pos) /*!< Bit mask of CH1 field. */
N#define PPI_CHENCLR_CH1_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENCLR_CH1_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENCLR_CH1_Clear (1UL) /*!< Write: disable channel */
N
N/* Bit 0 : Channel 0 enable clear register.  Writing '0' has no effect */
N#define PPI_CHENCLR_CH0_Pos (0UL) /*!< Position of CH0 field. */
N#define PPI_CHENCLR_CH0_Msk (0x1UL << PPI_CHENCLR_CH0_Pos) /*!< Bit mask of CH0 field. */
N#define PPI_CHENCLR_CH0_Disabled (0UL) /*!< Read: channel disabled */
N#define PPI_CHENCLR_CH0_Enabled (1UL) /*!< Read: channel enabled */
N#define PPI_CHENCLR_CH0_Clear (1UL) /*!< Write: disable channel */
N
N/* Register: PPI_CH_EEP */
N/* Description: Description cluster[0]:  Channel 0 event end-point */
N
N/* Bits 31..0 : Pointer to event register. Accepts only addresses to registers from the Event group. */
N#define PPI_CH_EEP_EEP_Pos (0UL) /*!< Position of EEP field. */
N#define PPI_CH_EEP_EEP_Msk (0xFFFFFFFFUL << PPI_CH_EEP_EEP_Pos) /*!< Bit mask of EEP field. */
N
N/* Register: PPI_CH_TEP */
N/* Description: Description cluster[0]:  Channel 0 task end-point */
N
N/* Bits 31..0 : Pointer to task register. Accepts only addresses to registers from the Task group. */
N#define PPI_CH_TEP_TEP_Pos (0UL) /*!< Position of TEP field. */
N#define PPI_CH_TEP_TEP_Msk (0xFFFFFFFFUL << PPI_CH_TEP_TEP_Pos) /*!< Bit mask of TEP field. */
N
N/* Register: PPI_CHG */
N/* Description: Description collection[0]:  Channel group 0 */
N
N/* Bit 31 : Include or exclude channel 31 */
N#define PPI_CHG_CH31_Pos (31UL) /*!< Position of CH31 field. */
N#define PPI_CHG_CH31_Msk (0x1UL << PPI_CHG_CH31_Pos) /*!< Bit mask of CH31 field. */
N#define PPI_CHG_CH31_Excluded (0UL) /*!< Exclude */
N#define PPI_CHG_CH31_Included (1UL) /*!< Include */
N
N/* Bit 30 : Include or exclude channel 30 */
N#define PPI_CHG_CH30_Pos (30UL) /*!< Position of CH30 field. */
N#define PPI_CHG_CH30_Msk (0x1UL << PPI_CHG_CH30_Pos) /*!< Bit mask of CH30 field. */
N#define PPI_CHG_CH30_Excluded (0UL) /*!< Exclude */
N#define PPI_CHG_CH30_Included (1UL) /*!< Include */
N
N/* Bit 29 : Include or exclude channel 29 */
N#define PPI_CHG_CH29_Pos (29UL) /*!< Position of CH29 field. */
N#define PPI_CHG_CH29_Msk (0x1UL << PPI_CHG_CH29_Pos) /*!< Bit mask of CH29 field. */
N#define PPI_CHG_CH29_Excluded (0UL) /*!< Exclude */
N#define PPI_CHG_CH29_Included (1UL) /*!< Include */
N
N/* Bit 28 : Include or exclude channel 28 */
N#define PPI_CHG_CH28_Pos (28UL) /*!< Position of CH28 field. */
N#define PPI_CHG_CH28_Msk (0x1UL << PPI_CHG_CH28_Pos) /*!< Bit mask of CH28 field. */
N#define PPI_CHG_CH28_Excluded (0UL) /*!< Exclude */
N#define PPI_CHG_CH28_Included (1UL) /*!< Include */
N
N/* Bit 27 : Include or exclude channel 27 */
N#define PPI_CHG_CH27_Pos (27UL) /*!< Position of CH27 field. */
N#define PPI_CHG_CH27_Msk (0x1UL << PPI_CHG_CH27_Pos) /*!< Bit mask of CH27 field. */
N#define PPI_CHG_CH27_Excluded (0UL) /*!< Exclude */
N#define PPI_CHG_CH27_Included (1UL) /*!< Include */
N
N/* Bit 26 : Include or exclude channel 26 */
N#define PPI_CHG_CH26_Pos (26UL) /*!< Position of CH26 field. */
N#define PPI_CHG_CH26_Msk (0x1UL << PPI_CHG_CH26_Pos) /*!< Bit mask of CH26 field. */
N#define PPI_CHG_CH26_Excluded (0UL) /*!< Exclude */
N#define PPI_CHG_CH26_Included (1UL) /*!< Include */
N
N/* Bit 25 : Include or exclude channel 25 */
N#define PPI_CHG_CH25_Pos (25UL) /*!< Position of CH25 field. */
N#define PPI_CHG_CH25_Msk (0x1UL << PPI_CHG_CH25_Pos) /*!< Bit mask of CH25 field. */
N#define PPI_CHG_CH25_Excluded (0UL) /*!< Exclude */
N#define PPI_CHG_CH25_Included (1UL) /*!< Include */
N
N/* Bit 24 : Include or exclude channel 24 */
N#define PPI_CHG_CH24_Pos (24UL) /*!< Position of CH24 field. */
N#define PPI_CHG_CH24_Msk (0x1UL << PPI_CHG_CH24_Pos) /*!< Bit mask of CH24 field. */
N#define PPI_CHG_CH24_Excluded (0UL) /*!< Exclude */
N#define PPI_CHG_CH24_Included (1UL) /*!< Include */
N
N/* Bit 23 : Include or exclude channel 23 */
N#define PPI_CHG_CH23_Pos (23UL) /*!< Position of CH23 field. */
N#define PPI_CHG_CH23_Msk (0x1UL << PPI_CHG_CH23_Pos) /*!< Bit mask of CH23 field. */
N#define PPI_CHG_CH23_Excluded (0UL) /*!< Exclude */
N#define PPI_CHG_CH23_Included (1UL) /*!< Include */
N
N/* Bit 22 : Include or exclude channel 22 */
N#define PPI_CHG_CH22_Pos (22UL) /*!< Position of CH22 field. */
N#define PPI_CHG_CH22_Msk (0x1UL << PPI_CHG_CH22_Pos) /*!< Bit mask of CH22 field. */
N#define PPI_CHG_CH22_Excluded (0UL) /*!< Exclude */
N#define PPI_CHG_CH22_Included (1UL) /*!< Include */
N
N/* Bit 21 : Include or exclude channel 21 */
N#define PPI_CHG_CH21_Pos (21UL) /*!< Position of CH21 field. */
N#define PPI_CHG_CH21_Msk (0x1UL << PPI_CHG_CH21_Pos) /*!< Bit mask of CH21 field. */
N#define PPI_CHG_CH21_Excluded (0UL) /*!< Exclude */
N#define PPI_CHG_CH21_Included (1UL) /*!< Include */
N
N/* Bit 20 : Include or exclude channel 20 */
N#define PPI_CHG_CH20_Pos (20UL) /*!< Position of CH20 field. */
N#define PPI_CHG_CH20_Msk (0x1UL << PPI_CHG_CH20_Pos) /*!< Bit mask of CH20 field. */
N#define PPI_CHG_CH20_Excluded (0UL) /*!< Exclude */
N#define PPI_CHG_CH20_Included (1UL) /*!< Include */
N
N/* Bit 19 : Include or exclude channel 19 */
N#define PPI_CHG_CH19_Pos (19UL) /*!< Position of CH19 field. */
N#define PPI_CHG_CH19_Msk (0x1UL << PPI_CHG_CH19_Pos) /*!< Bit mask of CH19 field. */
N#define PPI_CHG_CH19_Excluded (0UL) /*!< Exclude */
N#define PPI_CHG_CH19_Included (1UL) /*!< Include */
N
N/* Bit 18 : Include or exclude channel 18 */
N#define PPI_CHG_CH18_Pos (18UL) /*!< Position of CH18 field. */
N#define PPI_CHG_CH18_Msk (0x1UL << PPI_CHG_CH18_Pos) /*!< Bit mask of CH18 field. */
N#define PPI_CHG_CH18_Excluded (0UL) /*!< Exclude */
N#define PPI_CHG_CH18_Included (1UL) /*!< Include */
N
N/* Bit 17 : Include or exclude channel 17 */
N#define PPI_CHG_CH17_Pos (17UL) /*!< Position of CH17 field. */
N#define PPI_CHG_CH17_Msk (0x1UL << PPI_CHG_CH17_Pos) /*!< Bit mask of CH17 field. */
N#define PPI_CHG_CH17_Excluded (0UL) /*!< Exclude */
N#define PPI_CHG_CH17_Included (1UL) /*!< Include */
N
N/* Bit 16 : Include or exclude channel 16 */
N#define PPI_CHG_CH16_Pos (16UL) /*!< Position of CH16 field. */
N#define PPI_CHG_CH16_Msk (0x1UL << PPI_CHG_CH16_Pos) /*!< Bit mask of CH16 field. */
N#define PPI_CHG_CH16_Excluded (0UL) /*!< Exclude */
N#define PPI_CHG_CH16_Included (1UL) /*!< Include */
N
N/* Bit 15 : Include or exclude channel 15 */
N#define PPI_CHG_CH15_Pos (15UL) /*!< Position of CH15 field. */
N#define PPI_CHG_CH15_Msk (0x1UL << PPI_CHG_CH15_Pos) /*!< Bit mask of CH15 field. */
N#define PPI_CHG_CH15_Excluded (0UL) /*!< Exclude */
N#define PPI_CHG_CH15_Included (1UL) /*!< Include */
N
N/* Bit 14 : Include or exclude channel 14 */
N#define PPI_CHG_CH14_Pos (14UL) /*!< Position of CH14 field. */
N#define PPI_CHG_CH14_Msk (0x1UL << PPI_CHG_CH14_Pos) /*!< Bit mask of CH14 field. */
N#define PPI_CHG_CH14_Excluded (0UL) /*!< Exclude */
N#define PPI_CHG_CH14_Included (1UL) /*!< Include */
N
N/* Bit 13 : Include or exclude channel 13 */
N#define PPI_CHG_CH13_Pos (13UL) /*!< Position of CH13 field. */
N#define PPI_CHG_CH13_Msk (0x1UL << PPI_CHG_CH13_Pos) /*!< Bit mask of CH13 field. */
N#define PPI_CHG_CH13_Excluded (0UL) /*!< Exclude */
N#define PPI_CHG_CH13_Included (1UL) /*!< Include */
N
N/* Bit 12 : Include or exclude channel 12 */
N#define PPI_CHG_CH12_Pos (12UL) /*!< Position of CH12 field. */
N#define PPI_CHG_CH12_Msk (0x1UL << PPI_CHG_CH12_Pos) /*!< Bit mask of CH12 field. */
N#define PPI_CHG_CH12_Excluded (0UL) /*!< Exclude */
N#define PPI_CHG_CH12_Included (1UL) /*!< Include */
N
N/* Bit 11 : Include or exclude channel 11 */
N#define PPI_CHG_CH11_Pos (11UL) /*!< Position of CH11 field. */
N#define PPI_CHG_CH11_Msk (0x1UL << PPI_CHG_CH11_Pos) /*!< Bit mask of CH11 field. */
N#define PPI_CHG_CH11_Excluded (0UL) /*!< Exclude */
N#define PPI_CHG_CH11_Included (1UL) /*!< Include */
N
N/* Bit 10 : Include or exclude channel 10 */
N#define PPI_CHG_CH10_Pos (10UL) /*!< Position of CH10 field. */
N#define PPI_CHG_CH10_Msk (0x1UL << PPI_CHG_CH10_Pos) /*!< Bit mask of CH10 field. */
N#define PPI_CHG_CH10_Excluded (0UL) /*!< Exclude */
N#define PPI_CHG_CH10_Included (1UL) /*!< Include */
N
N/* Bit 9 : Include or exclude channel 9 */
N#define PPI_CHG_CH9_Pos (9UL) /*!< Position of CH9 field. */
N#define PPI_CHG_CH9_Msk (0x1UL << PPI_CHG_CH9_Pos) /*!< Bit mask of CH9 field. */
N#define PPI_CHG_CH9_Excluded (0UL) /*!< Exclude */
N#define PPI_CHG_CH9_Included (1UL) /*!< Include */
N
N/* Bit 8 : Include or exclude channel 8 */
N#define PPI_CHG_CH8_Pos (8UL) /*!< Position of CH8 field. */
N#define PPI_CHG_CH8_Msk (0x1UL << PPI_CHG_CH8_Pos) /*!< Bit mask of CH8 field. */
N#define PPI_CHG_CH8_Excluded (0UL) /*!< Exclude */
N#define PPI_CHG_CH8_Included (1UL) /*!< Include */
N
N/* Bit 7 : Include or exclude channel 7 */
N#define PPI_CHG_CH7_Pos (7UL) /*!< Position of CH7 field. */
N#define PPI_CHG_CH7_Msk (0x1UL << PPI_CHG_CH7_Pos) /*!< Bit mask of CH7 field. */
N#define PPI_CHG_CH7_Excluded (0UL) /*!< Exclude */
N#define PPI_CHG_CH7_Included (1UL) /*!< Include */
N
N/* Bit 6 : Include or exclude channel 6 */
N#define PPI_CHG_CH6_Pos (6UL) /*!< Position of CH6 field. */
N#define PPI_CHG_CH6_Msk (0x1UL << PPI_CHG_CH6_Pos) /*!< Bit mask of CH6 field. */
N#define PPI_CHG_CH6_Excluded (0UL) /*!< Exclude */
N#define PPI_CHG_CH6_Included (1UL) /*!< Include */
N
N/* Bit 5 : Include or exclude channel 5 */
N#define PPI_CHG_CH5_Pos (5UL) /*!< Position of CH5 field. */
N#define PPI_CHG_CH5_Msk (0x1UL << PPI_CHG_CH5_Pos) /*!< Bit mask of CH5 field. */
N#define PPI_CHG_CH5_Excluded (0UL) /*!< Exclude */
N#define PPI_CHG_CH5_Included (1UL) /*!< Include */
N
N/* Bit 4 : Include or exclude channel 4 */
N#define PPI_CHG_CH4_Pos (4UL) /*!< Position of CH4 field. */
N#define PPI_CHG_CH4_Msk (0x1UL << PPI_CHG_CH4_Pos) /*!< Bit mask of CH4 field. */
N#define PPI_CHG_CH4_Excluded (0UL) /*!< Exclude */
N#define PPI_CHG_CH4_Included (1UL) /*!< Include */
N
N/* Bit 3 : Include or exclude channel 3 */
N#define PPI_CHG_CH3_Pos (3UL) /*!< Position of CH3 field. */
N#define PPI_CHG_CH3_Msk (0x1UL << PPI_CHG_CH3_Pos) /*!< Bit mask of CH3 field. */
N#define PPI_CHG_CH3_Excluded (0UL) /*!< Exclude */
N#define PPI_CHG_CH3_Included (1UL) /*!< Include */
N
N/* Bit 2 : Include or exclude channel 2 */
N#define PPI_CHG_CH2_Pos (2UL) /*!< Position of CH2 field. */
N#define PPI_CHG_CH2_Msk (0x1UL << PPI_CHG_CH2_Pos) /*!< Bit mask of CH2 field. */
N#define PPI_CHG_CH2_Excluded (0UL) /*!< Exclude */
N#define PPI_CHG_CH2_Included (1UL) /*!< Include */
N
N/* Bit 1 : Include or exclude channel 1 */
N#define PPI_CHG_CH1_Pos (1UL) /*!< Position of CH1 field. */
N#define PPI_CHG_CH1_Msk (0x1UL << PPI_CHG_CH1_Pos) /*!< Bit mask of CH1 field. */
N#define PPI_CHG_CH1_Excluded (0UL) /*!< Exclude */
N#define PPI_CHG_CH1_Included (1UL) /*!< Include */
N
N/* Bit 0 : Include or exclude channel 0 */
N#define PPI_CHG_CH0_Pos (0UL) /*!< Position of CH0 field. */
N#define PPI_CHG_CH0_Msk (0x1UL << PPI_CHG_CH0_Pos) /*!< Bit mask of CH0 field. */
N#define PPI_CHG_CH0_Excluded (0UL) /*!< Exclude */
N#define PPI_CHG_CH0_Included (1UL) /*!< Include */
N
N/* Register: PPI_FORK_TEP */
N/* Description: Description cluster[0]:  Channel 0 task end-point */
N
N/* Bits 31..0 : Pointer to task register */
N#define PPI_FORK_TEP_TEP_Pos (0UL) /*!< Position of TEP field. */
N#define PPI_FORK_TEP_TEP_Msk (0xFFFFFFFFUL << PPI_FORK_TEP_TEP_Pos) /*!< Bit mask of TEP field. */
N
N
N/* Peripheral: PWM */
N/* Description: Pulse Width Modulation Unit 0 */
N
N/* Register: PWM_SHORTS */
N/* Description: Shortcut register */
N
N/* Bit 4 : Shortcut between LOOPSDONE event and STOP task */
N#define PWM_SHORTS_LOOPSDONE_STOP_Pos (4UL) /*!< Position of LOOPSDONE_STOP field. */
N#define PWM_SHORTS_LOOPSDONE_STOP_Msk (0x1UL << PWM_SHORTS_LOOPSDONE_STOP_Pos) /*!< Bit mask of LOOPSDONE_STOP field. */
N#define PWM_SHORTS_LOOPSDONE_STOP_Disabled (0UL) /*!< Disable shortcut */
N#define PWM_SHORTS_LOOPSDONE_STOP_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 3 : Shortcut between LOOPSDONE event and SEQSTART[1] task */
N#define PWM_SHORTS_LOOPSDONE_SEQSTART1_Pos (3UL) /*!< Position of LOOPSDONE_SEQSTART1 field. */
N#define PWM_SHORTS_LOOPSDONE_SEQSTART1_Msk (0x1UL << PWM_SHORTS_LOOPSDONE_SEQSTART1_Pos) /*!< Bit mask of LOOPSDONE_SEQSTART1 field. */
N#define PWM_SHORTS_LOOPSDONE_SEQSTART1_Disabled (0UL) /*!< Disable shortcut */
N#define PWM_SHORTS_LOOPSDONE_SEQSTART1_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 2 : Shortcut between LOOPSDONE event and SEQSTART[0] task */
N#define PWM_SHORTS_LOOPSDONE_SEQSTART0_Pos (2UL) /*!< Position of LOOPSDONE_SEQSTART0 field. */
N#define PWM_SHORTS_LOOPSDONE_SEQSTART0_Msk (0x1UL << PWM_SHORTS_LOOPSDONE_SEQSTART0_Pos) /*!< Bit mask of LOOPSDONE_SEQSTART0 field. */
N#define PWM_SHORTS_LOOPSDONE_SEQSTART0_Disabled (0UL) /*!< Disable shortcut */
N#define PWM_SHORTS_LOOPSDONE_SEQSTART0_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 1 : Shortcut between SEQEND[1] event and STOP task */
N#define PWM_SHORTS_SEQEND1_STOP_Pos (1UL) /*!< Position of SEQEND1_STOP field. */
N#define PWM_SHORTS_SEQEND1_STOP_Msk (0x1UL << PWM_SHORTS_SEQEND1_STOP_Pos) /*!< Bit mask of SEQEND1_STOP field. */
N#define PWM_SHORTS_SEQEND1_STOP_Disabled (0UL) /*!< Disable shortcut */
N#define PWM_SHORTS_SEQEND1_STOP_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 0 : Shortcut between SEQEND[0] event and STOP task */
N#define PWM_SHORTS_SEQEND0_STOP_Pos (0UL) /*!< Position of SEQEND0_STOP field. */
N#define PWM_SHORTS_SEQEND0_STOP_Msk (0x1UL << PWM_SHORTS_SEQEND0_STOP_Pos) /*!< Bit mask of SEQEND0_STOP field. */
N#define PWM_SHORTS_SEQEND0_STOP_Disabled (0UL) /*!< Disable shortcut */
N#define PWM_SHORTS_SEQEND0_STOP_Enabled (1UL) /*!< Enable shortcut */
N
N/* Register: PWM_INTEN */
N/* Description: Enable or disable interrupt */
N
N/* Bit 7 : Enable or disable interrupt for LOOPSDONE event */
N#define PWM_INTEN_LOOPSDONE_Pos (7UL) /*!< Position of LOOPSDONE field. */
N#define PWM_INTEN_LOOPSDONE_Msk (0x1UL << PWM_INTEN_LOOPSDONE_Pos) /*!< Bit mask of LOOPSDONE field. */
N#define PWM_INTEN_LOOPSDONE_Disabled (0UL) /*!< Disable */
N#define PWM_INTEN_LOOPSDONE_Enabled (1UL) /*!< Enable */
N
N/* Bit 6 : Enable or disable interrupt for PWMPERIODEND event */
N#define PWM_INTEN_PWMPERIODEND_Pos (6UL) /*!< Position of PWMPERIODEND field. */
N#define PWM_INTEN_PWMPERIODEND_Msk (0x1UL << PWM_INTEN_PWMPERIODEND_Pos) /*!< Bit mask of PWMPERIODEND field. */
N#define PWM_INTEN_PWMPERIODEND_Disabled (0UL) /*!< Disable */
N#define PWM_INTEN_PWMPERIODEND_Enabled (1UL) /*!< Enable */
N
N/* Bit 5 : Enable or disable interrupt for SEQEND[1] event */
N#define PWM_INTEN_SEQEND1_Pos (5UL) /*!< Position of SEQEND1 field. */
N#define PWM_INTEN_SEQEND1_Msk (0x1UL << PWM_INTEN_SEQEND1_Pos) /*!< Bit mask of SEQEND1 field. */
N#define PWM_INTEN_SEQEND1_Disabled (0UL) /*!< Disable */
N#define PWM_INTEN_SEQEND1_Enabled (1UL) /*!< Enable */
N
N/* Bit 4 : Enable or disable interrupt for SEQEND[0] event */
N#define PWM_INTEN_SEQEND0_Pos (4UL) /*!< Position of SEQEND0 field. */
N#define PWM_INTEN_SEQEND0_Msk (0x1UL << PWM_INTEN_SEQEND0_Pos) /*!< Bit mask of SEQEND0 field. */
N#define PWM_INTEN_SEQEND0_Disabled (0UL) /*!< Disable */
N#define PWM_INTEN_SEQEND0_Enabled (1UL) /*!< Enable */
N
N/* Bit 3 : Enable or disable interrupt for SEQSTARTED[1] event */
N#define PWM_INTEN_SEQSTARTED1_Pos (3UL) /*!< Position of SEQSTARTED1 field. */
N#define PWM_INTEN_SEQSTARTED1_Msk (0x1UL << PWM_INTEN_SEQSTARTED1_Pos) /*!< Bit mask of SEQSTARTED1 field. */
N#define PWM_INTEN_SEQSTARTED1_Disabled (0UL) /*!< Disable */
N#define PWM_INTEN_SEQSTARTED1_Enabled (1UL) /*!< Enable */
N
N/* Bit 2 : Enable or disable interrupt for SEQSTARTED[0] event */
N#define PWM_INTEN_SEQSTARTED0_Pos (2UL) /*!< Position of SEQSTARTED0 field. */
N#define PWM_INTEN_SEQSTARTED0_Msk (0x1UL << PWM_INTEN_SEQSTARTED0_Pos) /*!< Bit mask of SEQSTARTED0 field. */
N#define PWM_INTEN_SEQSTARTED0_Disabled (0UL) /*!< Disable */
N#define PWM_INTEN_SEQSTARTED0_Enabled (1UL) /*!< Enable */
N
N/* Bit 1 : Enable or disable interrupt for STOPPED event */
N#define PWM_INTEN_STOPPED_Pos (1UL) /*!< Position of STOPPED field. */
N#define PWM_INTEN_STOPPED_Msk (0x1UL << PWM_INTEN_STOPPED_Pos) /*!< Bit mask of STOPPED field. */
N#define PWM_INTEN_STOPPED_Disabled (0UL) /*!< Disable */
N#define PWM_INTEN_STOPPED_Enabled (1UL) /*!< Enable */
N
N/* Register: PWM_INTENSET */
N/* Description: Enable interrupt */
N
N/* Bit 7 : Write '1' to Enable interrupt for LOOPSDONE event */
N#define PWM_INTENSET_LOOPSDONE_Pos (7UL) /*!< Position of LOOPSDONE field. */
N#define PWM_INTENSET_LOOPSDONE_Msk (0x1UL << PWM_INTENSET_LOOPSDONE_Pos) /*!< Bit mask of LOOPSDONE field. */
N#define PWM_INTENSET_LOOPSDONE_Disabled (0UL) /*!< Read: Disabled */
N#define PWM_INTENSET_LOOPSDONE_Enabled (1UL) /*!< Read: Enabled */
N#define PWM_INTENSET_LOOPSDONE_Set (1UL) /*!< Enable */
N
N/* Bit 6 : Write '1' to Enable interrupt for PWMPERIODEND event */
N#define PWM_INTENSET_PWMPERIODEND_Pos (6UL) /*!< Position of PWMPERIODEND field. */
N#define PWM_INTENSET_PWMPERIODEND_Msk (0x1UL << PWM_INTENSET_PWMPERIODEND_Pos) /*!< Bit mask of PWMPERIODEND field. */
N#define PWM_INTENSET_PWMPERIODEND_Disabled (0UL) /*!< Read: Disabled */
N#define PWM_INTENSET_PWMPERIODEND_Enabled (1UL) /*!< Read: Enabled */
N#define PWM_INTENSET_PWMPERIODEND_Set (1UL) /*!< Enable */
N
N/* Bit 5 : Write '1' to Enable interrupt for SEQEND[1] event */
N#define PWM_INTENSET_SEQEND1_Pos (5UL) /*!< Position of SEQEND1 field. */
N#define PWM_INTENSET_SEQEND1_Msk (0x1UL << PWM_INTENSET_SEQEND1_Pos) /*!< Bit mask of SEQEND1 field. */
N#define PWM_INTENSET_SEQEND1_Disabled (0UL) /*!< Read: Disabled */
N#define PWM_INTENSET_SEQEND1_Enabled (1UL) /*!< Read: Enabled */
N#define PWM_INTENSET_SEQEND1_Set (1UL) /*!< Enable */
N
N/* Bit 4 : Write '1' to Enable interrupt for SEQEND[0] event */
N#define PWM_INTENSET_SEQEND0_Pos (4UL) /*!< Position of SEQEND0 field. */
N#define PWM_INTENSET_SEQEND0_Msk (0x1UL << PWM_INTENSET_SEQEND0_Pos) /*!< Bit mask of SEQEND0 field. */
N#define PWM_INTENSET_SEQEND0_Disabled (0UL) /*!< Read: Disabled */
N#define PWM_INTENSET_SEQEND0_Enabled (1UL) /*!< Read: Enabled */
N#define PWM_INTENSET_SEQEND0_Set (1UL) /*!< Enable */
N
N/* Bit 3 : Write '1' to Enable interrupt for SEQSTARTED[1] event */
N#define PWM_INTENSET_SEQSTARTED1_Pos (3UL) /*!< Position of SEQSTARTED1 field. */
N#define PWM_INTENSET_SEQSTARTED1_Msk (0x1UL << PWM_INTENSET_SEQSTARTED1_Pos) /*!< Bit mask of SEQSTARTED1 field. */
N#define PWM_INTENSET_SEQSTARTED1_Disabled (0UL) /*!< Read: Disabled */
N#define PWM_INTENSET_SEQSTARTED1_Enabled (1UL) /*!< Read: Enabled */
N#define PWM_INTENSET_SEQSTARTED1_Set (1UL) /*!< Enable */
N
N/* Bit 2 : Write '1' to Enable interrupt for SEQSTARTED[0] event */
N#define PWM_INTENSET_SEQSTARTED0_Pos (2UL) /*!< Position of SEQSTARTED0 field. */
N#define PWM_INTENSET_SEQSTARTED0_Msk (0x1UL << PWM_INTENSET_SEQSTARTED0_Pos) /*!< Bit mask of SEQSTARTED0 field. */
N#define PWM_INTENSET_SEQSTARTED0_Disabled (0UL) /*!< Read: Disabled */
N#define PWM_INTENSET_SEQSTARTED0_Enabled (1UL) /*!< Read: Enabled */
N#define PWM_INTENSET_SEQSTARTED0_Set (1UL) /*!< Enable */
N
N/* Bit 1 : Write '1' to Enable interrupt for STOPPED event */
N#define PWM_INTENSET_STOPPED_Pos (1UL) /*!< Position of STOPPED field. */
N#define PWM_INTENSET_STOPPED_Msk (0x1UL << PWM_INTENSET_STOPPED_Pos) /*!< Bit mask of STOPPED field. */
N#define PWM_INTENSET_STOPPED_Disabled (0UL) /*!< Read: Disabled */
N#define PWM_INTENSET_STOPPED_Enabled (1UL) /*!< Read: Enabled */
N#define PWM_INTENSET_STOPPED_Set (1UL) /*!< Enable */
N
N/* Register: PWM_INTENCLR */
N/* Description: Disable interrupt */
N
N/* Bit 7 : Write '1' to Disable interrupt for LOOPSDONE event */
N#define PWM_INTENCLR_LOOPSDONE_Pos (7UL) /*!< Position of LOOPSDONE field. */
N#define PWM_INTENCLR_LOOPSDONE_Msk (0x1UL << PWM_INTENCLR_LOOPSDONE_Pos) /*!< Bit mask of LOOPSDONE field. */
N#define PWM_INTENCLR_LOOPSDONE_Disabled (0UL) /*!< Read: Disabled */
N#define PWM_INTENCLR_LOOPSDONE_Enabled (1UL) /*!< Read: Enabled */
N#define PWM_INTENCLR_LOOPSDONE_Clear (1UL) /*!< Disable */
N
N/* Bit 6 : Write '1' to Disable interrupt for PWMPERIODEND event */
N#define PWM_INTENCLR_PWMPERIODEND_Pos (6UL) /*!< Position of PWMPERIODEND field. */
N#define PWM_INTENCLR_PWMPERIODEND_Msk (0x1UL << PWM_INTENCLR_PWMPERIODEND_Pos) /*!< Bit mask of PWMPERIODEND field. */
N#define PWM_INTENCLR_PWMPERIODEND_Disabled (0UL) /*!< Read: Disabled */
N#define PWM_INTENCLR_PWMPERIODEND_Enabled (1UL) /*!< Read: Enabled */
N#define PWM_INTENCLR_PWMPERIODEND_Clear (1UL) /*!< Disable */
N
N/* Bit 5 : Write '1' to Disable interrupt for SEQEND[1] event */
N#define PWM_INTENCLR_SEQEND1_Pos (5UL) /*!< Position of SEQEND1 field. */
N#define PWM_INTENCLR_SEQEND1_Msk (0x1UL << PWM_INTENCLR_SEQEND1_Pos) /*!< Bit mask of SEQEND1 field. */
N#define PWM_INTENCLR_SEQEND1_Disabled (0UL) /*!< Read: Disabled */
N#define PWM_INTENCLR_SEQEND1_Enabled (1UL) /*!< Read: Enabled */
N#define PWM_INTENCLR_SEQEND1_Clear (1UL) /*!< Disable */
N
N/* Bit 4 : Write '1' to Disable interrupt for SEQEND[0] event */
N#define PWM_INTENCLR_SEQEND0_Pos (4UL) /*!< Position of SEQEND0 field. */
N#define PWM_INTENCLR_SEQEND0_Msk (0x1UL << PWM_INTENCLR_SEQEND0_Pos) /*!< Bit mask of SEQEND0 field. */
N#define PWM_INTENCLR_SEQEND0_Disabled (0UL) /*!< Read: Disabled */
N#define PWM_INTENCLR_SEQEND0_Enabled (1UL) /*!< Read: Enabled */
N#define PWM_INTENCLR_SEQEND0_Clear (1UL) /*!< Disable */
N
N/* Bit 3 : Write '1' to Disable interrupt for SEQSTARTED[1] event */
N#define PWM_INTENCLR_SEQSTARTED1_Pos (3UL) /*!< Position of SEQSTARTED1 field. */
N#define PWM_INTENCLR_SEQSTARTED1_Msk (0x1UL << PWM_INTENCLR_SEQSTARTED1_Pos) /*!< Bit mask of SEQSTARTED1 field. */
N#define PWM_INTENCLR_SEQSTARTED1_Disabled (0UL) /*!< Read: Disabled */
N#define PWM_INTENCLR_SEQSTARTED1_Enabled (1UL) /*!< Read: Enabled */
N#define PWM_INTENCLR_SEQSTARTED1_Clear (1UL) /*!< Disable */
N
N/* Bit 2 : Write '1' to Disable interrupt for SEQSTARTED[0] event */
N#define PWM_INTENCLR_SEQSTARTED0_Pos (2UL) /*!< Position of SEQSTARTED0 field. */
N#define PWM_INTENCLR_SEQSTARTED0_Msk (0x1UL << PWM_INTENCLR_SEQSTARTED0_Pos) /*!< Bit mask of SEQSTARTED0 field. */
N#define PWM_INTENCLR_SEQSTARTED0_Disabled (0UL) /*!< Read: Disabled */
N#define PWM_INTENCLR_SEQSTARTED0_Enabled (1UL) /*!< Read: Enabled */
N#define PWM_INTENCLR_SEQSTARTED0_Clear (1UL) /*!< Disable */
N
N/* Bit 1 : Write '1' to Disable interrupt for STOPPED event */
N#define PWM_INTENCLR_STOPPED_Pos (1UL) /*!< Position of STOPPED field. */
N#define PWM_INTENCLR_STOPPED_Msk (0x1UL << PWM_INTENCLR_STOPPED_Pos) /*!< Bit mask of STOPPED field. */
N#define PWM_INTENCLR_STOPPED_Disabled (0UL) /*!< Read: Disabled */
N#define PWM_INTENCLR_STOPPED_Enabled (1UL) /*!< Read: Enabled */
N#define PWM_INTENCLR_STOPPED_Clear (1UL) /*!< Disable */
N
N/* Register: PWM_ENABLE */
N/* Description: PWM module enable register */
N
N/* Bit 0 : Enable or disable PWM module */
N#define PWM_ENABLE_ENABLE_Pos (0UL) /*!< Position of ENABLE field. */
N#define PWM_ENABLE_ENABLE_Msk (0x1UL << PWM_ENABLE_ENABLE_Pos) /*!< Bit mask of ENABLE field. */
N#define PWM_ENABLE_ENABLE_Disabled (0UL) /*!< Disabled */
N#define PWM_ENABLE_ENABLE_Enabled (1UL) /*!< Enable */
N
N/* Register: PWM_MODE */
N/* Description: Selects operating mode of the wave counter */
N
N/* Bit 0 : Selects up or up and down as wave counter mode */
N#define PWM_MODE_UPDOWN_Pos (0UL) /*!< Position of UPDOWN field. */
N#define PWM_MODE_UPDOWN_Msk (0x1UL << PWM_MODE_UPDOWN_Pos) /*!< Bit mask of UPDOWN field. */
N#define PWM_MODE_UPDOWN_Up (0UL) /*!< Up counter - edge aligned PWM duty-cycle */
N#define PWM_MODE_UPDOWN_UpAndDown (1UL) /*!< Up and down counter - center aligned PWM duty cycle */
N
N/* Register: PWM_COUNTERTOP */
N/* Description: Value up to which the pulse generator counter counts */
N
N/* Bits 14..0 : Value up to which the pulse generator counter counts. This register is ignored when DECODER.MODE=WaveForm and only values from RAM will be used. */
N#define PWM_COUNTERTOP_COUNTERTOP_Pos (0UL) /*!< Position of COUNTERTOP field. */
N#define PWM_COUNTERTOP_COUNTERTOP_Msk (0x7FFFUL << PWM_COUNTERTOP_COUNTERTOP_Pos) /*!< Bit mask of COUNTERTOP field. */
N
N/* Register: PWM_PRESCALER */
N/* Description: Configuration for PWM_CLK */
N
N/* Bits 2..0 : Pre-scaler of PWM_CLK */
N#define PWM_PRESCALER_PRESCALER_Pos (0UL) /*!< Position of PRESCALER field. */
N#define PWM_PRESCALER_PRESCALER_Msk (0x7UL << PWM_PRESCALER_PRESCALER_Pos) /*!< Bit mask of PRESCALER field. */
N#define PWM_PRESCALER_PRESCALER_DIV_1 (0UL) /*!< Divide by   1 (16MHz) */
N#define PWM_PRESCALER_PRESCALER_DIV_2 (1UL) /*!< Divide by   2 ( 8MHz) */
N#define PWM_PRESCALER_PRESCALER_DIV_4 (2UL) /*!< Divide by   4 ( 4MHz) */
N#define PWM_PRESCALER_PRESCALER_DIV_8 (3UL) /*!< Divide by   8 ( 2MHz) */
N#define PWM_PRESCALER_PRESCALER_DIV_16 (4UL) /*!< Divide by  16 ( 1MHz) */
N#define PWM_PRESCALER_PRESCALER_DIV_32 (5UL) /*!< Divide by  32 ( 500kHz) */
N#define PWM_PRESCALER_PRESCALER_DIV_64 (6UL) /*!< Divide by  64 ( 250kHz) */
N#define PWM_PRESCALER_PRESCALER_DIV_128 (7UL) /*!< Divide by 128 ( 125kHz) */
N
N/* Register: PWM_DECODER */
N/* Description: Configuration of the decoder */
N
N/* Bit 8 : Selects source for advancing the active sequence */
N#define PWM_DECODER_MODE_Pos (8UL) /*!< Position of MODE field. */
N#define PWM_DECODER_MODE_Msk (0x1UL << PWM_DECODER_MODE_Pos) /*!< Bit mask of MODE field. */
N#define PWM_DECODER_MODE_RefreshCount (0UL) /*!< SEQ[n].REFRESH is used to determine loading internal compare registers */
N#define PWM_DECODER_MODE_NextStep (1UL) /*!< NEXTSTEP task causes a new value to be loaded to internal compare registers */
N
N/* Bits 2..0 : How a sequence is read from RAM and spread to the compare register */
N#define PWM_DECODER_LOAD_Pos (0UL) /*!< Position of LOAD field. */
N#define PWM_DECODER_LOAD_Msk (0x7UL << PWM_DECODER_LOAD_Pos) /*!< Bit mask of LOAD field. */
N#define PWM_DECODER_LOAD_Common (0UL) /*!< 1st half word (16-bit) used in all PWM channels 0..3 */
N#define PWM_DECODER_LOAD_Grouped (1UL) /*!< 1st half word (16-bit) used in channel 0..1; 2nd word in channel 2..3 */
N#define PWM_DECODER_LOAD_Individual (2UL) /*!< 1st half word (16-bit) in ch.0; 2nd in ch.1; ...; 4th in ch.3 */
N#define PWM_DECODER_LOAD_WaveForm (3UL) /*!< 1st half word (16-bit) in ch.0; 2nd in ch.1; ...; 4th in COUNTERTOP */
N
N/* Register: PWM_LOOP */
N/* Description: Amount of playback of a loop */
N
N/* Bits 15..0 : Amount of playback of pattern cycles */
N#define PWM_LOOP_CNT_Pos (0UL) /*!< Position of CNT field. */
N#define PWM_LOOP_CNT_Msk (0xFFFFUL << PWM_LOOP_CNT_Pos) /*!< Bit mask of CNT field. */
N#define PWM_LOOP_CNT_Disabled (0UL) /*!< Looping disabled (stop at the end of the sequence) */
N
N/* Register: PWM_SEQ_PTR */
N/* Description: Description cluster[0]:  Beginning address in Data RAM of this sequence */
N
N/* Bits 31..0 : Beginning address in Data RAM of this sequence */
N#define PWM_SEQ_PTR_PTR_Pos (0UL) /*!< Position of PTR field. */
N#define PWM_SEQ_PTR_PTR_Msk (0xFFFFFFFFUL << PWM_SEQ_PTR_PTR_Pos) /*!< Bit mask of PTR field. */
N
N/* Register: PWM_SEQ_CNT */
N/* Description: Description cluster[0]:  Amount of values (duty cycles) in this sequence */
N
N/* Bits 14..0 : Amount of values (duty cycles) in this sequence */
N#define PWM_SEQ_CNT_CNT_Pos (0UL) /*!< Position of CNT field. */
N#define PWM_SEQ_CNT_CNT_Msk (0x7FFFUL << PWM_SEQ_CNT_CNT_Pos) /*!< Bit mask of CNT field. */
N#define PWM_SEQ_CNT_CNT_Disabled (0UL) /*!< Sequence is disabled, and shall not be started as it is empty */
N
N/* Register: PWM_SEQ_REFRESH */
N/* Description: Description cluster[0]:  Amount of additional PWM periods between samples loaded into compare register */
N
N/* Bits 23..0 : Amount of additional PWM periods between samples loaded into compare register (load every REFRESH.CNT+1 PWM periods) */
N#define PWM_SEQ_REFRESH_CNT_Pos (0UL) /*!< Position of CNT field. */
N#define PWM_SEQ_REFRESH_CNT_Msk (0xFFFFFFUL << PWM_SEQ_REFRESH_CNT_Pos) /*!< Bit mask of CNT field. */
N#define PWM_SEQ_REFRESH_CNT_Continuous (0UL) /*!< Update every PWM period */
N
N/* Register: PWM_SEQ_ENDDELAY */
N/* Description: Description cluster[0]:  Time added after the sequence */
N
N/* Bits 23..0 : Time added after the sequence in PWM periods */
N#define PWM_SEQ_ENDDELAY_CNT_Pos (0UL) /*!< Position of CNT field. */
N#define PWM_SEQ_ENDDELAY_CNT_Msk (0xFFFFFFUL << PWM_SEQ_ENDDELAY_CNT_Pos) /*!< Bit mask of CNT field. */
N
N/* Register: PWM_PSEL_OUT */
N/* Description: Description collection[0]:  Output pin select for PWM channel 0 */
N
N/* Bit 31 : Connection */
N#define PWM_PSEL_OUT_CONNECT_Pos (31UL) /*!< Position of CONNECT field. */
N#define PWM_PSEL_OUT_CONNECT_Msk (0x1UL << PWM_PSEL_OUT_CONNECT_Pos) /*!< Bit mask of CONNECT field. */
N#define PWM_PSEL_OUT_CONNECT_Connected (0UL) /*!< Connect */
N#define PWM_PSEL_OUT_CONNECT_Disconnected (1UL) /*!< Disconnect */
N
N/* Bits 4..0 : Pin number */
N#define PWM_PSEL_OUT_PIN_Pos (0UL) /*!< Position of PIN field. */
N#define PWM_PSEL_OUT_PIN_Msk (0x1FUL << PWM_PSEL_OUT_PIN_Pos) /*!< Bit mask of PIN field. */
N
N
N/* Peripheral: QDEC */
N/* Description: Quadrature Decoder */
N
N/* Register: QDEC_SHORTS */
N/* Description: Shortcut register */
N
N/* Bit 6 : Shortcut between SAMPLERDY event and READCLRACC task */
N#define QDEC_SHORTS_SAMPLERDY_READCLRACC_Pos (6UL) /*!< Position of SAMPLERDY_READCLRACC field. */
N#define QDEC_SHORTS_SAMPLERDY_READCLRACC_Msk (0x1UL << QDEC_SHORTS_SAMPLERDY_READCLRACC_Pos) /*!< Bit mask of SAMPLERDY_READCLRACC field. */
N#define QDEC_SHORTS_SAMPLERDY_READCLRACC_Disabled (0UL) /*!< Disable shortcut */
N#define QDEC_SHORTS_SAMPLERDY_READCLRACC_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 5 : Shortcut between DBLRDY event and STOP task */
N#define QDEC_SHORTS_DBLRDY_STOP_Pos (5UL) /*!< Position of DBLRDY_STOP field. */
N#define QDEC_SHORTS_DBLRDY_STOP_Msk (0x1UL << QDEC_SHORTS_DBLRDY_STOP_Pos) /*!< Bit mask of DBLRDY_STOP field. */
N#define QDEC_SHORTS_DBLRDY_STOP_Disabled (0UL) /*!< Disable shortcut */
N#define QDEC_SHORTS_DBLRDY_STOP_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 4 : Shortcut between DBLRDY event and RDCLRDBL task */
N#define QDEC_SHORTS_DBLRDY_RDCLRDBL_Pos (4UL) /*!< Position of DBLRDY_RDCLRDBL field. */
N#define QDEC_SHORTS_DBLRDY_RDCLRDBL_Msk (0x1UL << QDEC_SHORTS_DBLRDY_RDCLRDBL_Pos) /*!< Bit mask of DBLRDY_RDCLRDBL field. */
N#define QDEC_SHORTS_DBLRDY_RDCLRDBL_Disabled (0UL) /*!< Disable shortcut */
N#define QDEC_SHORTS_DBLRDY_RDCLRDBL_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 3 : Shortcut between REPORTRDY event and STOP task */
N#define QDEC_SHORTS_REPORTRDY_STOP_Pos (3UL) /*!< Position of REPORTRDY_STOP field. */
N#define QDEC_SHORTS_REPORTRDY_STOP_Msk (0x1UL << QDEC_SHORTS_REPORTRDY_STOP_Pos) /*!< Bit mask of REPORTRDY_STOP field. */
N#define QDEC_SHORTS_REPORTRDY_STOP_Disabled (0UL) /*!< Disable shortcut */
N#define QDEC_SHORTS_REPORTRDY_STOP_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 2 : Shortcut between REPORTRDY event and RDCLRACC task */
N#define QDEC_SHORTS_REPORTRDY_RDCLRACC_Pos (2UL) /*!< Position of REPORTRDY_RDCLRACC field. */
N#define QDEC_SHORTS_REPORTRDY_RDCLRACC_Msk (0x1UL << QDEC_SHORTS_REPORTRDY_RDCLRACC_Pos) /*!< Bit mask of REPORTRDY_RDCLRACC field. */
N#define QDEC_SHORTS_REPORTRDY_RDCLRACC_Disabled (0UL) /*!< Disable shortcut */
N#define QDEC_SHORTS_REPORTRDY_RDCLRACC_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 1 : Shortcut between SAMPLERDY event and STOP task */
N#define QDEC_SHORTS_SAMPLERDY_STOP_Pos (1UL) /*!< Position of SAMPLERDY_STOP field. */
N#define QDEC_SHORTS_SAMPLERDY_STOP_Msk (0x1UL << QDEC_SHORTS_SAMPLERDY_STOP_Pos) /*!< Bit mask of SAMPLERDY_STOP field. */
N#define QDEC_SHORTS_SAMPLERDY_STOP_Disabled (0UL) /*!< Disable shortcut */
N#define QDEC_SHORTS_SAMPLERDY_STOP_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 0 : Shortcut between REPORTRDY event and READCLRACC task */
N#define QDEC_SHORTS_REPORTRDY_READCLRACC_Pos (0UL) /*!< Position of REPORTRDY_READCLRACC field. */
N#define QDEC_SHORTS_REPORTRDY_READCLRACC_Msk (0x1UL << QDEC_SHORTS_REPORTRDY_READCLRACC_Pos) /*!< Bit mask of REPORTRDY_READCLRACC field. */
N#define QDEC_SHORTS_REPORTRDY_READCLRACC_Disabled (0UL) /*!< Disable shortcut */
N#define QDEC_SHORTS_REPORTRDY_READCLRACC_Enabled (1UL) /*!< Enable shortcut */
N
N/* Register: QDEC_INTENSET */
N/* Description: Enable interrupt */
N
N/* Bit 4 : Write '1' to Enable interrupt for STOPPED event */
N#define QDEC_INTENSET_STOPPED_Pos (4UL) /*!< Position of STOPPED field. */
N#define QDEC_INTENSET_STOPPED_Msk (0x1UL << QDEC_INTENSET_STOPPED_Pos) /*!< Bit mask of STOPPED field. */
N#define QDEC_INTENSET_STOPPED_Disabled (0UL) /*!< Read: Disabled */
N#define QDEC_INTENSET_STOPPED_Enabled (1UL) /*!< Read: Enabled */
N#define QDEC_INTENSET_STOPPED_Set (1UL) /*!< Enable */
N
N/* Bit 3 : Write '1' to Enable interrupt for DBLRDY event */
N#define QDEC_INTENSET_DBLRDY_Pos (3UL) /*!< Position of DBLRDY field. */
N#define QDEC_INTENSET_DBLRDY_Msk (0x1UL << QDEC_INTENSET_DBLRDY_Pos) /*!< Bit mask of DBLRDY field. */
N#define QDEC_INTENSET_DBLRDY_Disabled (0UL) /*!< Read: Disabled */
N#define QDEC_INTENSET_DBLRDY_Enabled (1UL) /*!< Read: Enabled */
N#define QDEC_INTENSET_DBLRDY_Set (1UL) /*!< Enable */
N
N/* Bit 2 : Write '1' to Enable interrupt for ACCOF event */
N#define QDEC_INTENSET_ACCOF_Pos (2UL) /*!< Position of ACCOF field. */
N#define QDEC_INTENSET_ACCOF_Msk (0x1UL << QDEC_INTENSET_ACCOF_Pos) /*!< Bit mask of ACCOF field. */
N#define QDEC_INTENSET_ACCOF_Disabled (0UL) /*!< Read: Disabled */
N#define QDEC_INTENSET_ACCOF_Enabled (1UL) /*!< Read: Enabled */
N#define QDEC_INTENSET_ACCOF_Set (1UL) /*!< Enable */
N
N/* Bit 1 : Write '1' to Enable interrupt for REPORTRDY event */
N#define QDEC_INTENSET_REPORTRDY_Pos (1UL) /*!< Position of REPORTRDY field. */
N#define QDEC_INTENSET_REPORTRDY_Msk (0x1UL << QDEC_INTENSET_REPORTRDY_Pos) /*!< Bit mask of REPORTRDY field. */
N#define QDEC_INTENSET_REPORTRDY_Disabled (0UL) /*!< Read: Disabled */
N#define QDEC_INTENSET_REPORTRDY_Enabled (1UL) /*!< Read: Enabled */
N#define QDEC_INTENSET_REPORTRDY_Set (1UL) /*!< Enable */
N
N/* Bit 0 : Write '1' to Enable interrupt for SAMPLERDY event */
N#define QDEC_INTENSET_SAMPLERDY_Pos (0UL) /*!< Position of SAMPLERDY field. */
N#define QDEC_INTENSET_SAMPLERDY_Msk (0x1UL << QDEC_INTENSET_SAMPLERDY_Pos) /*!< Bit mask of SAMPLERDY field. */
N#define QDEC_INTENSET_SAMPLERDY_Disabled (0UL) /*!< Read: Disabled */
N#define QDEC_INTENSET_SAMPLERDY_Enabled (1UL) /*!< Read: Enabled */
N#define QDEC_INTENSET_SAMPLERDY_Set (1UL) /*!< Enable */
N
N/* Register: QDEC_INTENCLR */
N/* Description: Disable interrupt */
N
N/* Bit 4 : Write '1' to Disable interrupt for STOPPED event */
N#define QDEC_INTENCLR_STOPPED_Pos (4UL) /*!< Position of STOPPED field. */
N#define QDEC_INTENCLR_STOPPED_Msk (0x1UL << QDEC_INTENCLR_STOPPED_Pos) /*!< Bit mask of STOPPED field. */
N#define QDEC_INTENCLR_STOPPED_Disabled (0UL) /*!< Read: Disabled */
N#define QDEC_INTENCLR_STOPPED_Enabled (1UL) /*!< Read: Enabled */
N#define QDEC_INTENCLR_STOPPED_Clear (1UL) /*!< Disable */
N
N/* Bit 3 : Write '1' to Disable interrupt for DBLRDY event */
N#define QDEC_INTENCLR_DBLRDY_Pos (3UL) /*!< Position of DBLRDY field. */
N#define QDEC_INTENCLR_DBLRDY_Msk (0x1UL << QDEC_INTENCLR_DBLRDY_Pos) /*!< Bit mask of DBLRDY field. */
N#define QDEC_INTENCLR_DBLRDY_Disabled (0UL) /*!< Read: Disabled */
N#define QDEC_INTENCLR_DBLRDY_Enabled (1UL) /*!< Read: Enabled */
N#define QDEC_INTENCLR_DBLRDY_Clear (1UL) /*!< Disable */
N
N/* Bit 2 : Write '1' to Disable interrupt for ACCOF event */
N#define QDEC_INTENCLR_ACCOF_Pos (2UL) /*!< Position of ACCOF field. */
N#define QDEC_INTENCLR_ACCOF_Msk (0x1UL << QDEC_INTENCLR_ACCOF_Pos) /*!< Bit mask of ACCOF field. */
N#define QDEC_INTENCLR_ACCOF_Disabled (0UL) /*!< Read: Disabled */
N#define QDEC_INTENCLR_ACCOF_Enabled (1UL) /*!< Read: Enabled */
N#define QDEC_INTENCLR_ACCOF_Clear (1UL) /*!< Disable */
N
N/* Bit 1 : Write '1' to Disable interrupt for REPORTRDY event */
N#define QDEC_INTENCLR_REPORTRDY_Pos (1UL) /*!< Position of REPORTRDY field. */
N#define QDEC_INTENCLR_REPORTRDY_Msk (0x1UL << QDEC_INTENCLR_REPORTRDY_Pos) /*!< Bit mask of REPORTRDY field. */
N#define QDEC_INTENCLR_REPORTRDY_Disabled (0UL) /*!< Read: Disabled */
N#define QDEC_INTENCLR_REPORTRDY_Enabled (1UL) /*!< Read: Enabled */
N#define QDEC_INTENCLR_REPORTRDY_Clear (1UL) /*!< Disable */
N
N/* Bit 0 : Write '1' to Disable interrupt for SAMPLERDY event */
N#define QDEC_INTENCLR_SAMPLERDY_Pos (0UL) /*!< Position of SAMPLERDY field. */
N#define QDEC_INTENCLR_SAMPLERDY_Msk (0x1UL << QDEC_INTENCLR_SAMPLERDY_Pos) /*!< Bit mask of SAMPLERDY field. */
N#define QDEC_INTENCLR_SAMPLERDY_Disabled (0UL) /*!< Read: Disabled */
N#define QDEC_INTENCLR_SAMPLERDY_Enabled (1UL) /*!< Read: Enabled */
N#define QDEC_INTENCLR_SAMPLERDY_Clear (1UL) /*!< Disable */
N
N/* Register: QDEC_ENABLE */
N/* Description: Enable the quadrature decoder */
N
N/* Bit 0 : Enable or disable the quadrature decoder */
N#define QDEC_ENABLE_ENABLE_Pos (0UL) /*!< Position of ENABLE field. */
N#define QDEC_ENABLE_ENABLE_Msk (0x1UL << QDEC_ENABLE_ENABLE_Pos) /*!< Bit mask of ENABLE field. */
N#define QDEC_ENABLE_ENABLE_Disabled (0UL) /*!< Disable */
N#define QDEC_ENABLE_ENABLE_Enabled (1UL) /*!< Enable */
N
N/* Register: QDEC_LEDPOL */
N/* Description: LED output pin polarity */
N
N/* Bit 0 : LED output pin polarity */
N#define QDEC_LEDPOL_LEDPOL_Pos (0UL) /*!< Position of LEDPOL field. */
N#define QDEC_LEDPOL_LEDPOL_Msk (0x1UL << QDEC_LEDPOL_LEDPOL_Pos) /*!< Bit mask of LEDPOL field. */
N#define QDEC_LEDPOL_LEDPOL_ActiveLow (0UL) /*!< Led active on output pin low */
N#define QDEC_LEDPOL_LEDPOL_ActiveHigh (1UL) /*!< Led active on output pin high */
N
N/* Register: QDEC_SAMPLEPER */
N/* Description: Sample period */
N
N/* Bits 3..0 : Sample period. The SAMPLE register will be updated for every new sample */
N#define QDEC_SAMPLEPER_SAMPLEPER_Pos (0UL) /*!< Position of SAMPLEPER field. */
N#define QDEC_SAMPLEPER_SAMPLEPER_Msk (0xFUL << QDEC_SAMPLEPER_SAMPLEPER_Pos) /*!< Bit mask of SAMPLEPER field. */
N#define QDEC_SAMPLEPER_SAMPLEPER_128us (0UL) /*!< 128 us */
N#define QDEC_SAMPLEPER_SAMPLEPER_256us (1UL) /*!< 256 us */
N#define QDEC_SAMPLEPER_SAMPLEPER_512us (2UL) /*!< 512 us */
N#define QDEC_SAMPLEPER_SAMPLEPER_1024us (3UL) /*!< 1024 us */
N#define QDEC_SAMPLEPER_SAMPLEPER_2048us (4UL) /*!< 2048 us */
N#define QDEC_SAMPLEPER_SAMPLEPER_4096us (5UL) /*!< 4096 us */
N#define QDEC_SAMPLEPER_SAMPLEPER_8192us (6UL) /*!< 8192 us */
N#define QDEC_SAMPLEPER_SAMPLEPER_16384us (7UL) /*!< 16384 us */
N#define QDEC_SAMPLEPER_SAMPLEPER_32ms (8UL) /*!< 32768 us */
N#define QDEC_SAMPLEPER_SAMPLEPER_65ms (9UL) /*!< 65536 us */
N#define QDEC_SAMPLEPER_SAMPLEPER_131ms (10UL) /*!< 131072 us */
N
N/* Register: QDEC_SAMPLE */
N/* Description: Motion sample value */
N
N/* Bits 31..0 : Last motion sample */
N#define QDEC_SAMPLE_SAMPLE_Pos (0UL) /*!< Position of SAMPLE field. */
N#define QDEC_SAMPLE_SAMPLE_Msk (0xFFFFFFFFUL << QDEC_SAMPLE_SAMPLE_Pos) /*!< Bit mask of SAMPLE field. */
N
N/* Register: QDEC_REPORTPER */
N/* Description: Number of samples to be taken before REPORTRDY and DBLRDY events can be generated */
N
N/* Bits 3..0 : Specifies the number of samples to be accumulated in the ACC register before the REPORTRDY and DBLRDY events can be generated */
N#define QDEC_REPORTPER_REPORTPER_Pos (0UL) /*!< Position of REPORTPER field. */
N#define QDEC_REPORTPER_REPORTPER_Msk (0xFUL << QDEC_REPORTPER_REPORTPER_Pos) /*!< Bit mask of REPORTPER field. */
N#define QDEC_REPORTPER_REPORTPER_10Smpl (0UL) /*!< 10 samples / report */
N#define QDEC_REPORTPER_REPORTPER_40Smpl (1UL) /*!< 40 samples / report */
N#define QDEC_REPORTPER_REPORTPER_80Smpl (2UL) /*!< 80 samples / report */
N#define QDEC_REPORTPER_REPORTPER_120Smpl (3UL) /*!< 120 samples / report */
N#define QDEC_REPORTPER_REPORTPER_160Smpl (4UL) /*!< 160 samples / report */
N#define QDEC_REPORTPER_REPORTPER_200Smpl (5UL) /*!< 200 samples / report */
N#define QDEC_REPORTPER_REPORTPER_240Smpl (6UL) /*!< 240 samples / report */
N#define QDEC_REPORTPER_REPORTPER_280Smpl (7UL) /*!< 280 samples / report */
N#define QDEC_REPORTPER_REPORTPER_1Smpl (8UL) /*!< 1 sample / report */
N
N/* Register: QDEC_ACC */
N/* Description: Register accumulating the valid transitions */
N
N/* Bits 31..0 : Register accumulating all valid samples (not double transition) read from the SAMPLE register */
N#define QDEC_ACC_ACC_Pos (0UL) /*!< Position of ACC field. */
N#define QDEC_ACC_ACC_Msk (0xFFFFFFFFUL << QDEC_ACC_ACC_Pos) /*!< Bit mask of ACC field. */
N
N/* Register: QDEC_ACCREAD */
N/* Description: Snapshot of the ACC register, updated by the READCLRACC or RDCLRACC task */
N
N/* Bits 31..0 : Snapshot of the ACC register. */
N#define QDEC_ACCREAD_ACCREAD_Pos (0UL) /*!< Position of ACCREAD field. */
N#define QDEC_ACCREAD_ACCREAD_Msk (0xFFFFFFFFUL << QDEC_ACCREAD_ACCREAD_Pos) /*!< Bit mask of ACCREAD field. */
N
N/* Register: QDEC_PSEL_LED */
N/* Description: Pin select for LED signal */
N
N/* Bit 31 : Connection */
N#define QDEC_PSEL_LED_CONNECT_Pos (31UL) /*!< Position of CONNECT field. */
N#define QDEC_PSEL_LED_CONNECT_Msk (0x1UL << QDEC_PSEL_LED_CONNECT_Pos) /*!< Bit mask of CONNECT field. */
N#define QDEC_PSEL_LED_CONNECT_Connected (0UL) /*!< Connect */
N#define QDEC_PSEL_LED_CONNECT_Disconnected (1UL) /*!< Disconnect */
N
N/* Bits 4..0 : Pin number */
N#define QDEC_PSEL_LED_PIN_Pos (0UL) /*!< Position of PIN field. */
N#define QDEC_PSEL_LED_PIN_Msk (0x1FUL << QDEC_PSEL_LED_PIN_Pos) /*!< Bit mask of PIN field. */
N
N/* Register: QDEC_PSEL_A */
N/* Description: Pin select for A signal */
N
N/* Bit 31 : Connection */
N#define QDEC_PSEL_A_CONNECT_Pos (31UL) /*!< Position of CONNECT field. */
N#define QDEC_PSEL_A_CONNECT_Msk (0x1UL << QDEC_PSEL_A_CONNECT_Pos) /*!< Bit mask of CONNECT field. */
N#define QDEC_PSEL_A_CONNECT_Connected (0UL) /*!< Connect */
N#define QDEC_PSEL_A_CONNECT_Disconnected (1UL) /*!< Disconnect */
N
N/* Bits 4..0 : Pin number */
N#define QDEC_PSEL_A_PIN_Pos (0UL) /*!< Position of PIN field. */
N#define QDEC_PSEL_A_PIN_Msk (0x1FUL << QDEC_PSEL_A_PIN_Pos) /*!< Bit mask of PIN field. */
N
N/* Register: QDEC_PSEL_B */
N/* Description: Pin select for B signal */
N
N/* Bit 31 : Connection */
N#define QDEC_PSEL_B_CONNECT_Pos (31UL) /*!< Position of CONNECT field. */
N#define QDEC_PSEL_B_CONNECT_Msk (0x1UL << QDEC_PSEL_B_CONNECT_Pos) /*!< Bit mask of CONNECT field. */
N#define QDEC_PSEL_B_CONNECT_Connected (0UL) /*!< Connect */
N#define QDEC_PSEL_B_CONNECT_Disconnected (1UL) /*!< Disconnect */
N
N/* Bits 4..0 : Pin number */
N#define QDEC_PSEL_B_PIN_Pos (0UL) /*!< Position of PIN field. */
N#define QDEC_PSEL_B_PIN_Msk (0x1FUL << QDEC_PSEL_B_PIN_Pos) /*!< Bit mask of PIN field. */
N
N/* Register: QDEC_DBFEN */
N/* Description: Enable input debounce filters */
N
N/* Bit 0 : Enable input debounce filters */
N#define QDEC_DBFEN_DBFEN_Pos (0UL) /*!< Position of DBFEN field. */
N#define QDEC_DBFEN_DBFEN_Msk (0x1UL << QDEC_DBFEN_DBFEN_Pos) /*!< Bit mask of DBFEN field. */
N#define QDEC_DBFEN_DBFEN_Disabled (0UL) /*!< Debounce input filters disabled */
N#define QDEC_DBFEN_DBFEN_Enabled (1UL) /*!< Debounce input filters enabled */
N
N/* Register: QDEC_LEDPRE */
N/* Description: Time period the LED is switched ON prior to sampling */
N
N/* Bits 8..0 : Period in us the LED is switched on prior to sampling */
N#define QDEC_LEDPRE_LEDPRE_Pos (0UL) /*!< Position of LEDPRE field. */
N#define QDEC_LEDPRE_LEDPRE_Msk (0x1FFUL << QDEC_LEDPRE_LEDPRE_Pos) /*!< Bit mask of LEDPRE field. */
N
N/* Register: QDEC_ACCDBL */
N/* Description: Register accumulating the number of detected double transitions */
N
N/* Bits 3..0 : Register accumulating the number of detected double or illegal transitions. ( SAMPLE = 2 ). */
N#define QDEC_ACCDBL_ACCDBL_Pos (0UL) /*!< Position of ACCDBL field. */
N#define QDEC_ACCDBL_ACCDBL_Msk (0xFUL << QDEC_ACCDBL_ACCDBL_Pos) /*!< Bit mask of ACCDBL field. */
N
N/* Register: QDEC_ACCDBLREAD */
N/* Description: Snapshot of the ACCDBL, updated by the READCLRACC or RDCLRDBL task */
N
N/* Bits 3..0 : Snapshot of the ACCDBL register. This field is updated when the READCLRACC or RDCLRDBL task is triggered. */
N#define QDEC_ACCDBLREAD_ACCDBLREAD_Pos (0UL) /*!< Position of ACCDBLREAD field. */
N#define QDEC_ACCDBLREAD_ACCDBLREAD_Msk (0xFUL << QDEC_ACCDBLREAD_ACCDBLREAD_Pos) /*!< Bit mask of ACCDBLREAD field. */
N
N
N/* Peripheral: RADIO */
N/* Description: 2.4 GHz Radio */
N
N/* Register: RADIO_SHORTS */
N/* Description: Shortcut register */
N
N/* Bit 8 : Shortcut between DISABLED event and RSSISTOP task */
N#define RADIO_SHORTS_DISABLED_RSSISTOP_Pos (8UL) /*!< Position of DISABLED_RSSISTOP field. */
N#define RADIO_SHORTS_DISABLED_RSSISTOP_Msk (0x1UL << RADIO_SHORTS_DISABLED_RSSISTOP_Pos) /*!< Bit mask of DISABLED_RSSISTOP field. */
N#define RADIO_SHORTS_DISABLED_RSSISTOP_Disabled (0UL) /*!< Disable shortcut */
N#define RADIO_SHORTS_DISABLED_RSSISTOP_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 6 : Shortcut between ADDRESS event and BCSTART task */
N#define RADIO_SHORTS_ADDRESS_BCSTART_Pos (6UL) /*!< Position of ADDRESS_BCSTART field. */
N#define RADIO_SHORTS_ADDRESS_BCSTART_Msk (0x1UL << RADIO_SHORTS_ADDRESS_BCSTART_Pos) /*!< Bit mask of ADDRESS_BCSTART field. */
N#define RADIO_SHORTS_ADDRESS_BCSTART_Disabled (0UL) /*!< Disable shortcut */
N#define RADIO_SHORTS_ADDRESS_BCSTART_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 5 : Shortcut between END event and START task */
N#define RADIO_SHORTS_END_START_Pos (5UL) /*!< Position of END_START field. */
N#define RADIO_SHORTS_END_START_Msk (0x1UL << RADIO_SHORTS_END_START_Pos) /*!< Bit mask of END_START field. */
N#define RADIO_SHORTS_END_START_Disabled (0UL) /*!< Disable shortcut */
N#define RADIO_SHORTS_END_START_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 4 : Shortcut between ADDRESS event and RSSISTART task */
N#define RADIO_SHORTS_ADDRESS_RSSISTART_Pos (4UL) /*!< Position of ADDRESS_RSSISTART field. */
N#define RADIO_SHORTS_ADDRESS_RSSISTART_Msk (0x1UL << RADIO_SHORTS_ADDRESS_RSSISTART_Pos) /*!< Bit mask of ADDRESS_RSSISTART field. */
N#define RADIO_SHORTS_ADDRESS_RSSISTART_Disabled (0UL) /*!< Disable shortcut */
N#define RADIO_SHORTS_ADDRESS_RSSISTART_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 3 : Shortcut between DISABLED event and RXEN task */
N#define RADIO_SHORTS_DISABLED_RXEN_Pos (3UL) /*!< Position of DISABLED_RXEN field. */
N#define RADIO_SHORTS_DISABLED_RXEN_Msk (0x1UL << RADIO_SHORTS_DISABLED_RXEN_Pos) /*!< Bit mask of DISABLED_RXEN field. */
N#define RADIO_SHORTS_DISABLED_RXEN_Disabled (0UL) /*!< Disable shortcut */
N#define RADIO_SHORTS_DISABLED_RXEN_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 2 : Shortcut between DISABLED event and TXEN task */
N#define RADIO_SHORTS_DISABLED_TXEN_Pos (2UL) /*!< Position of DISABLED_TXEN field. */
N#define RADIO_SHORTS_DISABLED_TXEN_Msk (0x1UL << RADIO_SHORTS_DISABLED_TXEN_Pos) /*!< Bit mask of DISABLED_TXEN field. */
N#define RADIO_SHORTS_DISABLED_TXEN_Disabled (0UL) /*!< Disable shortcut */
N#define RADIO_SHORTS_DISABLED_TXEN_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 1 : Shortcut between END event and DISABLE task */
N#define RADIO_SHORTS_END_DISABLE_Pos (1UL) /*!< Position of END_DISABLE field. */
N#define RADIO_SHORTS_END_DISABLE_Msk (0x1UL << RADIO_SHORTS_END_DISABLE_Pos) /*!< Bit mask of END_DISABLE field. */
N#define RADIO_SHORTS_END_DISABLE_Disabled (0UL) /*!< Disable shortcut */
N#define RADIO_SHORTS_END_DISABLE_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 0 : Shortcut between READY event and START task */
N#define RADIO_SHORTS_READY_START_Pos (0UL) /*!< Position of READY_START field. */
N#define RADIO_SHORTS_READY_START_Msk (0x1UL << RADIO_SHORTS_READY_START_Pos) /*!< Bit mask of READY_START field. */
N#define RADIO_SHORTS_READY_START_Disabled (0UL) /*!< Disable shortcut */
N#define RADIO_SHORTS_READY_START_Enabled (1UL) /*!< Enable shortcut */
N
N/* Register: RADIO_INTENSET */
N/* Description: Enable interrupt */
N
N/* Bit 13 : Write '1' to Enable interrupt for CRCERROR event */
N#define RADIO_INTENSET_CRCERROR_Pos (13UL) /*!< Position of CRCERROR field. */
N#define RADIO_INTENSET_CRCERROR_Msk (0x1UL << RADIO_INTENSET_CRCERROR_Pos) /*!< Bit mask of CRCERROR field. */
N#define RADIO_INTENSET_CRCERROR_Disabled (0UL) /*!< Read: Disabled */
N#define RADIO_INTENSET_CRCERROR_Enabled (1UL) /*!< Read: Enabled */
N#define RADIO_INTENSET_CRCERROR_Set (1UL) /*!< Enable */
N
N/* Bit 12 : Write '1' to Enable interrupt for CRCOK event */
N#define RADIO_INTENSET_CRCOK_Pos (12UL) /*!< Position of CRCOK field. */
N#define RADIO_INTENSET_CRCOK_Msk (0x1UL << RADIO_INTENSET_CRCOK_Pos) /*!< Bit mask of CRCOK field. */
N#define RADIO_INTENSET_CRCOK_Disabled (0UL) /*!< Read: Disabled */
N#define RADIO_INTENSET_CRCOK_Enabled (1UL) /*!< Read: Enabled */
N#define RADIO_INTENSET_CRCOK_Set (1UL) /*!< Enable */
N
N/* Bit 10 : Write '1' to Enable interrupt for BCMATCH event */
N#define RADIO_INTENSET_BCMATCH_Pos (10UL) /*!< Position of BCMATCH field. */
N#define RADIO_INTENSET_BCMATCH_Msk (0x1UL << RADIO_INTENSET_BCMATCH_Pos) /*!< Bit mask of BCMATCH field. */
N#define RADIO_INTENSET_BCMATCH_Disabled (0UL) /*!< Read: Disabled */
N#define RADIO_INTENSET_BCMATCH_Enabled (1UL) /*!< Read: Enabled */
N#define RADIO_INTENSET_BCMATCH_Set (1UL) /*!< Enable */
N
N/* Bit 7 : Write '1' to Enable interrupt for RSSIEND event */
N#define RADIO_INTENSET_RSSIEND_Pos (7UL) /*!< Position of RSSIEND field. */
N#define RADIO_INTENSET_RSSIEND_Msk (0x1UL << RADIO_INTENSET_RSSIEND_Pos) /*!< Bit mask of RSSIEND field. */
N#define RADIO_INTENSET_RSSIEND_Disabled (0UL) /*!< Read: Disabled */
N#define RADIO_INTENSET_RSSIEND_Enabled (1UL) /*!< Read: Enabled */
N#define RADIO_INTENSET_RSSIEND_Set (1UL) /*!< Enable */
N
N/* Bit 6 : Write '1' to Enable interrupt for DEVMISS event */
N#define RADIO_INTENSET_DEVMISS_Pos (6UL) /*!< Position of DEVMISS field. */
N#define RADIO_INTENSET_DEVMISS_Msk (0x1UL << RADIO_INTENSET_DEVMISS_Pos) /*!< Bit mask of DEVMISS field. */
N#define RADIO_INTENSET_DEVMISS_Disabled (0UL) /*!< Read: Disabled */
N#define RADIO_INTENSET_DEVMISS_Enabled (1UL) /*!< Read: Enabled */
N#define RADIO_INTENSET_DEVMISS_Set (1UL) /*!< Enable */
N
N/* Bit 5 : Write '1' to Enable interrupt for DEVMATCH event */
N#define RADIO_INTENSET_DEVMATCH_Pos (5UL) /*!< Position of DEVMATCH field. */
N#define RADIO_INTENSET_DEVMATCH_Msk (0x1UL << RADIO_INTENSET_DEVMATCH_Pos) /*!< Bit mask of DEVMATCH field. */
N#define RADIO_INTENSET_DEVMATCH_Disabled (0UL) /*!< Read: Disabled */
N#define RADIO_INTENSET_DEVMATCH_Enabled (1UL) /*!< Read: Enabled */
N#define RADIO_INTENSET_DEVMATCH_Set (1UL) /*!< Enable */
N
N/* Bit 4 : Write '1' to Enable interrupt for DISABLED event */
N#define RADIO_INTENSET_DISABLED_Pos (4UL) /*!< Position of DISABLED field. */
N#define RADIO_INTENSET_DISABLED_Msk (0x1UL << RADIO_INTENSET_DISABLED_Pos) /*!< Bit mask of DISABLED field. */
N#define RADIO_INTENSET_DISABLED_Disabled (0UL) /*!< Read: Disabled */
N#define RADIO_INTENSET_DISABLED_Enabled (1UL) /*!< Read: Enabled */
N#define RADIO_INTENSET_DISABLED_Set (1UL) /*!< Enable */
N
N/* Bit 3 : Write '1' to Enable interrupt for END event */
N#define RADIO_INTENSET_END_Pos (3UL) /*!< Position of END field. */
N#define RADIO_INTENSET_END_Msk (0x1UL << RADIO_INTENSET_END_Pos) /*!< Bit mask of END field. */
N#define RADIO_INTENSET_END_Disabled (0UL) /*!< Read: Disabled */
N#define RADIO_INTENSET_END_Enabled (1UL) /*!< Read: Enabled */
N#define RADIO_INTENSET_END_Set (1UL) /*!< Enable */
N
N/* Bit 2 : Write '1' to Enable interrupt for PAYLOAD event */
N#define RADIO_INTENSET_PAYLOAD_Pos (2UL) /*!< Position of PAYLOAD field. */
N#define RADIO_INTENSET_PAYLOAD_Msk (0x1UL << RADIO_INTENSET_PAYLOAD_Pos) /*!< Bit mask of PAYLOAD field. */
N#define RADIO_INTENSET_PAYLOAD_Disabled (0UL) /*!< Read: Disabled */
N#define RADIO_INTENSET_PAYLOAD_Enabled (1UL) /*!< Read: Enabled */
N#define RADIO_INTENSET_PAYLOAD_Set (1UL) /*!< Enable */
N
N/* Bit 1 : Write '1' to Enable interrupt for ADDRESS event */
N#define RADIO_INTENSET_ADDRESS_Pos (1UL) /*!< Position of ADDRESS field. */
N#define RADIO_INTENSET_ADDRESS_Msk (0x1UL << RADIO_INTENSET_ADDRESS_Pos) /*!< Bit mask of ADDRESS field. */
N#define RADIO_INTENSET_ADDRESS_Disabled (0UL) /*!< Read: Disabled */
N#define RADIO_INTENSET_ADDRESS_Enabled (1UL) /*!< Read: Enabled */
N#define RADIO_INTENSET_ADDRESS_Set (1UL) /*!< Enable */
N
N/* Bit 0 : Write '1' to Enable interrupt for READY event */
N#define RADIO_INTENSET_READY_Pos (0UL) /*!< Position of READY field. */
N#define RADIO_INTENSET_READY_Msk (0x1UL << RADIO_INTENSET_READY_Pos) /*!< Bit mask of READY field. */
N#define RADIO_INTENSET_READY_Disabled (0UL) /*!< Read: Disabled */
N#define RADIO_INTENSET_READY_Enabled (1UL) /*!< Read: Enabled */
N#define RADIO_INTENSET_READY_Set (1UL) /*!< Enable */
N
N/* Register: RADIO_INTENCLR */
N/* Description: Disable interrupt */
N
N/* Bit 13 : Write '1' to Disable interrupt for CRCERROR event */
N#define RADIO_INTENCLR_CRCERROR_Pos (13UL) /*!< Position of CRCERROR field. */
N#define RADIO_INTENCLR_CRCERROR_Msk (0x1UL << RADIO_INTENCLR_CRCERROR_Pos) /*!< Bit mask of CRCERROR field. */
N#define RADIO_INTENCLR_CRCERROR_Disabled (0UL) /*!< Read: Disabled */
N#define RADIO_INTENCLR_CRCERROR_Enabled (1UL) /*!< Read: Enabled */
N#define RADIO_INTENCLR_CRCERROR_Clear (1UL) /*!< Disable */
N
N/* Bit 12 : Write '1' to Disable interrupt for CRCOK event */
N#define RADIO_INTENCLR_CRCOK_Pos (12UL) /*!< Position of CRCOK field. */
N#define RADIO_INTENCLR_CRCOK_Msk (0x1UL << RADIO_INTENCLR_CRCOK_Pos) /*!< Bit mask of CRCOK field. */
N#define RADIO_INTENCLR_CRCOK_Disabled (0UL) /*!< Read: Disabled */
N#define RADIO_INTENCLR_CRCOK_Enabled (1UL) /*!< Read: Enabled */
N#define RADIO_INTENCLR_CRCOK_Clear (1UL) /*!< Disable */
N
N/* Bit 10 : Write '1' to Disable interrupt for BCMATCH event */
N#define RADIO_INTENCLR_BCMATCH_Pos (10UL) /*!< Position of BCMATCH field. */
N#define RADIO_INTENCLR_BCMATCH_Msk (0x1UL << RADIO_INTENCLR_BCMATCH_Pos) /*!< Bit mask of BCMATCH field. */
N#define RADIO_INTENCLR_BCMATCH_Disabled (0UL) /*!< Read: Disabled */
N#define RADIO_INTENCLR_BCMATCH_Enabled (1UL) /*!< Read: Enabled */
N#define RADIO_INTENCLR_BCMATCH_Clear (1UL) /*!< Disable */
N
N/* Bit 7 : Write '1' to Disable interrupt for RSSIEND event */
N#define RADIO_INTENCLR_RSSIEND_Pos (7UL) /*!< Position of RSSIEND field. */
N#define RADIO_INTENCLR_RSSIEND_Msk (0x1UL << RADIO_INTENCLR_RSSIEND_Pos) /*!< Bit mask of RSSIEND field. */
N#define RADIO_INTENCLR_RSSIEND_Disabled (0UL) /*!< Read: Disabled */
N#define RADIO_INTENCLR_RSSIEND_Enabled (1UL) /*!< Read: Enabled */
N#define RADIO_INTENCLR_RSSIEND_Clear (1UL) /*!< Disable */
N
N/* Bit 6 : Write '1' to Disable interrupt for DEVMISS event */
N#define RADIO_INTENCLR_DEVMISS_Pos (6UL) /*!< Position of DEVMISS field. */
N#define RADIO_INTENCLR_DEVMISS_Msk (0x1UL << RADIO_INTENCLR_DEVMISS_Pos) /*!< Bit mask of DEVMISS field. */
N#define RADIO_INTENCLR_DEVMISS_Disabled (0UL) /*!< Read: Disabled */
N#define RADIO_INTENCLR_DEVMISS_Enabled (1UL) /*!< Read: Enabled */
N#define RADIO_INTENCLR_DEVMISS_Clear (1UL) /*!< Disable */
N
N/* Bit 5 : Write '1' to Disable interrupt for DEVMATCH event */
N#define RADIO_INTENCLR_DEVMATCH_Pos (5UL) /*!< Position of DEVMATCH field. */
N#define RADIO_INTENCLR_DEVMATCH_Msk (0x1UL << RADIO_INTENCLR_DEVMATCH_Pos) /*!< Bit mask of DEVMATCH field. */
N#define RADIO_INTENCLR_DEVMATCH_Disabled (0UL) /*!< Read: Disabled */
N#define RADIO_INTENCLR_DEVMATCH_Enabled (1UL) /*!< Read: Enabled */
N#define RADIO_INTENCLR_DEVMATCH_Clear (1UL) /*!< Disable */
N
N/* Bit 4 : Write '1' to Disable interrupt for DISABLED event */
N#define RADIO_INTENCLR_DISABLED_Pos (4UL) /*!< Position of DISABLED field. */
N#define RADIO_INTENCLR_DISABLED_Msk (0x1UL << RADIO_INTENCLR_DISABLED_Pos) /*!< Bit mask of DISABLED field. */
N#define RADIO_INTENCLR_DISABLED_Disabled (0UL) /*!< Read: Disabled */
N#define RADIO_INTENCLR_DISABLED_Enabled (1UL) /*!< Read: Enabled */
N#define RADIO_INTENCLR_DISABLED_Clear (1UL) /*!< Disable */
N
N/* Bit 3 : Write '1' to Disable interrupt for END event */
N#define RADIO_INTENCLR_END_Pos (3UL) /*!< Position of END field. */
N#define RADIO_INTENCLR_END_Msk (0x1UL << RADIO_INTENCLR_END_Pos) /*!< Bit mask of END field. */
N#define RADIO_INTENCLR_END_Disabled (0UL) /*!< Read: Disabled */
N#define RADIO_INTENCLR_END_Enabled (1UL) /*!< Read: Enabled */
N#define RADIO_INTENCLR_END_Clear (1UL) /*!< Disable */
N
N/* Bit 2 : Write '1' to Disable interrupt for PAYLOAD event */
N#define RADIO_INTENCLR_PAYLOAD_Pos (2UL) /*!< Position of PAYLOAD field. */
N#define RADIO_INTENCLR_PAYLOAD_Msk (0x1UL << RADIO_INTENCLR_PAYLOAD_Pos) /*!< Bit mask of PAYLOAD field. */
N#define RADIO_INTENCLR_PAYLOAD_Disabled (0UL) /*!< Read: Disabled */
N#define RADIO_INTENCLR_PAYLOAD_Enabled (1UL) /*!< Read: Enabled */
N#define RADIO_INTENCLR_PAYLOAD_Clear (1UL) /*!< Disable */
N
N/* Bit 1 : Write '1' to Disable interrupt for ADDRESS event */
N#define RADIO_INTENCLR_ADDRESS_Pos (1UL) /*!< Position of ADDRESS field. */
N#define RADIO_INTENCLR_ADDRESS_Msk (0x1UL << RADIO_INTENCLR_ADDRESS_Pos) /*!< Bit mask of ADDRESS field. */
N#define RADIO_INTENCLR_ADDRESS_Disabled (0UL) /*!< Read: Disabled */
N#define RADIO_INTENCLR_ADDRESS_Enabled (1UL) /*!< Read: Enabled */
N#define RADIO_INTENCLR_ADDRESS_Clear (1UL) /*!< Disable */
N
N/* Bit 0 : Write '1' to Disable interrupt for READY event */
N#define RADIO_INTENCLR_READY_Pos (0UL) /*!< Position of READY field. */
N#define RADIO_INTENCLR_READY_Msk (0x1UL << RADIO_INTENCLR_READY_Pos) /*!< Bit mask of READY field. */
N#define RADIO_INTENCLR_READY_Disabled (0UL) /*!< Read: Disabled */
N#define RADIO_INTENCLR_READY_Enabled (1UL) /*!< Read: Enabled */
N#define RADIO_INTENCLR_READY_Clear (1UL) /*!< Disable */
N
N/* Register: RADIO_CRCSTATUS */
N/* Description: CRC status */
N
N/* Bit 0 : CRC status of packet received */
N#define RADIO_CRCSTATUS_CRCSTATUS_Pos (0UL) /*!< Position of CRCSTATUS field. */
N#define RADIO_CRCSTATUS_CRCSTATUS_Msk (0x1UL << RADIO_CRCSTATUS_CRCSTATUS_Pos) /*!< Bit mask of CRCSTATUS field. */
N#define RADIO_CRCSTATUS_CRCSTATUS_CRCError (0UL) /*!< Packet received with CRC error */
N#define RADIO_CRCSTATUS_CRCSTATUS_CRCOk (1UL) /*!< Packet received with CRC ok */
N
N/* Register: RADIO_RXMATCH */
N/* Description: Received address */
N
N/* Bits 2..0 : Received address */
N#define RADIO_RXMATCH_RXMATCH_Pos (0UL) /*!< Position of RXMATCH field. */
N#define RADIO_RXMATCH_RXMATCH_Msk (0x7UL << RADIO_RXMATCH_RXMATCH_Pos) /*!< Bit mask of RXMATCH field. */
N
N/* Register: RADIO_RXCRC */
N/* Description: CRC field of previously received packet */
N
N/* Bits 23..0 : CRC field of previously received packet */
N#define RADIO_RXCRC_RXCRC_Pos (0UL) /*!< Position of RXCRC field. */
N#define RADIO_RXCRC_RXCRC_Msk (0xFFFFFFUL << RADIO_RXCRC_RXCRC_Pos) /*!< Bit mask of RXCRC field. */
N
N/* Register: RADIO_DAI */
N/* Description: Device address match index */
N
N/* Bits 2..0 : Device address match index */
N#define RADIO_DAI_DAI_Pos (0UL) /*!< Position of DAI field. */
N#define RADIO_DAI_DAI_Msk (0x7UL << RADIO_DAI_DAI_Pos) /*!< Bit mask of DAI field. */
N
N/* Register: RADIO_PACKETPTR */
N/* Description: Packet pointer */
N
N/* Bits 31..0 : Packet pointer */
N#define RADIO_PACKETPTR_PACKETPTR_Pos (0UL) /*!< Position of PACKETPTR field. */
N#define RADIO_PACKETPTR_PACKETPTR_Msk (0xFFFFFFFFUL << RADIO_PACKETPTR_PACKETPTR_Pos) /*!< Bit mask of PACKETPTR field. */
N
N/* Register: RADIO_FREQUENCY */
N/* Description: Frequency */
N
N/* Bit 8 : Channel map selection. */
N#define RADIO_FREQUENCY_MAP_Pos (8UL) /*!< Position of MAP field. */
N#define RADIO_FREQUENCY_MAP_Msk (0x1UL << RADIO_FREQUENCY_MAP_Pos) /*!< Bit mask of MAP field. */
N#define RADIO_FREQUENCY_MAP_Default (0UL) /*!< Channel map between 2400 MHZ .. 2500 MHz */
N#define RADIO_FREQUENCY_MAP_Low (1UL) /*!< Channel map between 2360 MHZ .. 2460 MHz */
N
N/* Bits 6..0 : Radio channel frequency */
N#define RADIO_FREQUENCY_FREQUENCY_Pos (0UL) /*!< Position of FREQUENCY field. */
N#define RADIO_FREQUENCY_FREQUENCY_Msk (0x7FUL << RADIO_FREQUENCY_FREQUENCY_Pos) /*!< Bit mask of FREQUENCY field. */
N
N/* Register: RADIO_TXPOWER */
N/* Description: Output power */
N
N/* Bits 7..0 : RADIO output power. */
N#define RADIO_TXPOWER_TXPOWER_Pos (0UL) /*!< Position of TXPOWER field. */
N#define RADIO_TXPOWER_TXPOWER_Msk (0xFFUL << RADIO_TXPOWER_TXPOWER_Pos) /*!< Bit mask of TXPOWER field. */
N#define RADIO_TXPOWER_TXPOWER_0dBm (0x00UL) /*!< 0 dBm */
N#define RADIO_TXPOWER_TXPOWER_Pos3dBm (0x03UL) /*!< +3 dBm */
N#define RADIO_TXPOWER_TXPOWER_Pos4dBm (0x04UL) /*!< +4 dBm */
N#define RADIO_TXPOWER_TXPOWER_Neg30dBm (0xD8UL) /*!< Deprecated enumerator -  -40 dBm */
N#define RADIO_TXPOWER_TXPOWER_Neg40dBm (0xD8UL) /*!< -40 dBm */
N#define RADIO_TXPOWER_TXPOWER_Neg20dBm (0xECUL) /*!< -20 dBm */
N#define RADIO_TXPOWER_TXPOWER_Neg16dBm (0xF0UL) /*!< -16 dBm */
N#define RADIO_TXPOWER_TXPOWER_Neg12dBm (0xF4UL) /*!< -12 dBm */
N#define RADIO_TXPOWER_TXPOWER_Neg8dBm (0xF8UL) /*!< -8 dBm */
N#define RADIO_TXPOWER_TXPOWER_Neg4dBm (0xFCUL) /*!< -4 dBm */
N
N/* Register: RADIO_MODE */
N/* Description: Data rate and modulation */
N
N/* Bits 3..0 : Radio data rate and modulation setting. The radio supports Frequency-shift Keying (FSK) modulation. */
N#define RADIO_MODE_MODE_Pos (0UL) /*!< Position of MODE field. */
N#define RADIO_MODE_MODE_Msk (0xFUL << RADIO_MODE_MODE_Pos) /*!< Bit mask of MODE field. */
N#define RADIO_MODE_MODE_Nrf_1Mbit (0UL) /*!< 1 Mbit/s Nordic proprietary radio mode */
N#define RADIO_MODE_MODE_Nrf_2Mbit (1UL) /*!< 2 Mbit/s Nordic proprietary radio mode */
N#define RADIO_MODE_MODE_Nrf_250Kbit (2UL) /*!< Deprecated enumerator -  250 kbit/s Nordic proprietary radio mode */
N#define RADIO_MODE_MODE_Ble_1Mbit (3UL) /*!< 1 Mbit/s Bluetooth Low Energy */
N
N/* Register: RADIO_PCNF0 */
N/* Description: Packet configuration register 0 */
N
N/* Bit 24 : Length of preamble on air. Decision point: TASKS_START task */
N#define RADIO_PCNF0_PLEN_Pos (24UL) /*!< Position of PLEN field. */
N#define RADIO_PCNF0_PLEN_Msk (0x1UL << RADIO_PCNF0_PLEN_Pos) /*!< Bit mask of PLEN field. */
N#define RADIO_PCNF0_PLEN_8bit (0UL) /*!< 8-bit preamble */
N#define RADIO_PCNF0_PLEN_16bit (1UL) /*!< 16-bit preamble */
N
N/* Bit 20 : Include or exclude S1 field in RAM */
N#define RADIO_PCNF0_S1INCL_Pos (20UL) /*!< Position of S1INCL field. */
N#define RADIO_PCNF0_S1INCL_Msk (0x1UL << RADIO_PCNF0_S1INCL_Pos) /*!< Bit mask of S1INCL field. */
N#define RADIO_PCNF0_S1INCL_Automatic (0UL) /*!< Include S1 field in RAM only if S1LEN &gt; 0 */
N#define RADIO_PCNF0_S1INCL_Include (1UL) /*!< Always include S1 field in RAM independent of S1LEN */
N
N/* Bits 19..16 : Length on air of S1 field in number of bits. */
N#define RADIO_PCNF0_S1LEN_Pos (16UL) /*!< Position of S1LEN field. */
N#define RADIO_PCNF0_S1LEN_Msk (0xFUL << RADIO_PCNF0_S1LEN_Pos) /*!< Bit mask of S1LEN field. */
N
N/* Bit 8 : Length on air of S0 field in number of bytes. */
N#define RADIO_PCNF0_S0LEN_Pos (8UL) /*!< Position of S0LEN field. */
N#define RADIO_PCNF0_S0LEN_Msk (0x1UL << RADIO_PCNF0_S0LEN_Pos) /*!< Bit mask of S0LEN field. */
N
N/* Bits 3..0 : Length on air of LENGTH field in number of bits. */
N#define RADIO_PCNF0_LFLEN_Pos (0UL) /*!< Position of LFLEN field. */
N#define RADIO_PCNF0_LFLEN_Msk (0xFUL << RADIO_PCNF0_LFLEN_Pos) /*!< Bit mask of LFLEN field. */
N
N/* Register: RADIO_PCNF1 */
N/* Description: Packet configuration register 1 */
N
N/* Bit 25 : Enable or disable packet whitening */
N#define RADIO_PCNF1_WHITEEN_Pos (25UL) /*!< Position of WHITEEN field. */
N#define RADIO_PCNF1_WHITEEN_Msk (0x1UL << RADIO_PCNF1_WHITEEN_Pos) /*!< Bit mask of WHITEEN field. */
N#define RADIO_PCNF1_WHITEEN_Disabled (0UL) /*!< Disable */
N#define RADIO_PCNF1_WHITEEN_Enabled (1UL) /*!< Enable */
N
N/* Bit 24 : On air endianness of packet, this applies to the S0, LENGTH, S1 and the PAYLOAD fields. */
N#define RADIO_PCNF1_ENDIAN_Pos (24UL) /*!< Position of ENDIAN field. */
N#define RADIO_PCNF1_ENDIAN_Msk (0x1UL << RADIO_PCNF1_ENDIAN_Pos) /*!< Bit mask of ENDIAN field. */
N#define RADIO_PCNF1_ENDIAN_Little (0UL) /*!< Least Significant bit on air first */
N#define RADIO_PCNF1_ENDIAN_Big (1UL) /*!< Most significant bit on air first */
N
N/* Bits 18..16 : Base address length in number of bytes */
N#define RADIO_PCNF1_BALEN_Pos (16UL) /*!< Position of BALEN field. */
N#define RADIO_PCNF1_BALEN_Msk (0x7UL << RADIO_PCNF1_BALEN_Pos) /*!< Bit mask of BALEN field. */
N
N/* Bits 15..8 : Static length in number of bytes */
N#define RADIO_PCNF1_STATLEN_Pos (8UL) /*!< Position of STATLEN field. */
N#define RADIO_PCNF1_STATLEN_Msk (0xFFUL << RADIO_PCNF1_STATLEN_Pos) /*!< Bit mask of STATLEN field. */
N
N/* Bits 7..0 : Maximum length of packet payload. If the packet payload is larger than MAXLEN, the radio will truncate the payload to MAXLEN. */
N#define RADIO_PCNF1_MAXLEN_Pos (0UL) /*!< Position of MAXLEN field. */
N#define RADIO_PCNF1_MAXLEN_Msk (0xFFUL << RADIO_PCNF1_MAXLEN_Pos) /*!< Bit mask of MAXLEN field. */
N
N/* Register: RADIO_BASE0 */
N/* Description: Base address 0 */
N
N/* Bits 31..0 : Base address 0 */
N#define RADIO_BASE0_BASE0_Pos (0UL) /*!< Position of BASE0 field. */
N#define RADIO_BASE0_BASE0_Msk (0xFFFFFFFFUL << RADIO_BASE0_BASE0_Pos) /*!< Bit mask of BASE0 field. */
N
N/* Register: RADIO_BASE1 */
N/* Description: Base address 1 */
N
N/* Bits 31..0 : Base address 1 */
N#define RADIO_BASE1_BASE1_Pos (0UL) /*!< Position of BASE1 field. */
N#define RADIO_BASE1_BASE1_Msk (0xFFFFFFFFUL << RADIO_BASE1_BASE1_Pos) /*!< Bit mask of BASE1 field. */
N
N/* Register: RADIO_PREFIX0 */
N/* Description: Prefixes bytes for logical addresses 0-3 */
N
N/* Bits 31..24 : Address prefix 3. */
N#define RADIO_PREFIX0_AP3_Pos (24UL) /*!< Position of AP3 field. */
N#define RADIO_PREFIX0_AP3_Msk (0xFFUL << RADIO_PREFIX0_AP3_Pos) /*!< Bit mask of AP3 field. */
N
N/* Bits 23..16 : Address prefix 2. */
N#define RADIO_PREFIX0_AP2_Pos (16UL) /*!< Position of AP2 field. */
N#define RADIO_PREFIX0_AP2_Msk (0xFFUL << RADIO_PREFIX0_AP2_Pos) /*!< Bit mask of AP2 field. */
N
N/* Bits 15..8 : Address prefix 1. */
N#define RADIO_PREFIX0_AP1_Pos (8UL) /*!< Position of AP1 field. */
N#define RADIO_PREFIX0_AP1_Msk (0xFFUL << RADIO_PREFIX0_AP1_Pos) /*!< Bit mask of AP1 field. */
N
N/* Bits 7..0 : Address prefix 0. */
N#define RADIO_PREFIX0_AP0_Pos (0UL) /*!< Position of AP0 field. */
N#define RADIO_PREFIX0_AP0_Msk (0xFFUL << RADIO_PREFIX0_AP0_Pos) /*!< Bit mask of AP0 field. */
N
N/* Register: RADIO_PREFIX1 */
N/* Description: Prefixes bytes for logical addresses 4-7 */
N
N/* Bits 31..24 : Address prefix 7. */
N#define RADIO_PREFIX1_AP7_Pos (24UL) /*!< Position of AP7 field. */
N#define RADIO_PREFIX1_AP7_Msk (0xFFUL << RADIO_PREFIX1_AP7_Pos) /*!< Bit mask of AP7 field. */
N
N/* Bits 23..16 : Address prefix 6. */
N#define RADIO_PREFIX1_AP6_Pos (16UL) /*!< Position of AP6 field. */
N#define RADIO_PREFIX1_AP6_Msk (0xFFUL << RADIO_PREFIX1_AP6_Pos) /*!< Bit mask of AP6 field. */
N
N/* Bits 15..8 : Address prefix 5. */
N#define RADIO_PREFIX1_AP5_Pos (8UL) /*!< Position of AP5 field. */
N#define RADIO_PREFIX1_AP5_Msk (0xFFUL << RADIO_PREFIX1_AP5_Pos) /*!< Bit mask of AP5 field. */
N
N/* Bits 7..0 : Address prefix 4. */
N#define RADIO_PREFIX1_AP4_Pos (0UL) /*!< Position of AP4 field. */
N#define RADIO_PREFIX1_AP4_Msk (0xFFUL << RADIO_PREFIX1_AP4_Pos) /*!< Bit mask of AP4 field. */
N
N/* Register: RADIO_TXADDRESS */
N/* Description: Transmit address select */
N
N/* Bits 2..0 : Transmit address select */
N#define RADIO_TXADDRESS_TXADDRESS_Pos (0UL) /*!< Position of TXADDRESS field. */
N#define RADIO_TXADDRESS_TXADDRESS_Msk (0x7UL << RADIO_TXADDRESS_TXADDRESS_Pos) /*!< Bit mask of TXADDRESS field. */
N
N/* Register: RADIO_RXADDRESSES */
N/* Description: Receive address select */
N
N/* Bit 7 : Enable or disable reception on logical address 7. */
N#define RADIO_RXADDRESSES_ADDR7_Pos (7UL) /*!< Position of ADDR7 field. */
N#define RADIO_RXADDRESSES_ADDR7_Msk (0x1UL << RADIO_RXADDRESSES_ADDR7_Pos) /*!< Bit mask of ADDR7 field. */
N#define RADIO_RXADDRESSES_ADDR7_Disabled (0UL) /*!< Disable */
N#define RADIO_RXADDRESSES_ADDR7_Enabled (1UL) /*!< Enable */
N
N/* Bit 6 : Enable or disable reception on logical address 6. */
N#define RADIO_RXADDRESSES_ADDR6_Pos (6UL) /*!< Position of ADDR6 field. */
N#define RADIO_RXADDRESSES_ADDR6_Msk (0x1UL << RADIO_RXADDRESSES_ADDR6_Pos) /*!< Bit mask of ADDR6 field. */
N#define RADIO_RXADDRESSES_ADDR6_Disabled (0UL) /*!< Disable */
N#define RADIO_RXADDRESSES_ADDR6_Enabled (1UL) /*!< Enable */
N
N/* Bit 5 : Enable or disable reception on logical address 5. */
N#define RADIO_RXADDRESSES_ADDR5_Pos (5UL) /*!< Position of ADDR5 field. */
N#define RADIO_RXADDRESSES_ADDR5_Msk (0x1UL << RADIO_RXADDRESSES_ADDR5_Pos) /*!< Bit mask of ADDR5 field. */
N#define RADIO_RXADDRESSES_ADDR5_Disabled (0UL) /*!< Disable */
N#define RADIO_RXADDRESSES_ADDR5_Enabled (1UL) /*!< Enable */
N
N/* Bit 4 : Enable or disable reception on logical address 4. */
N#define RADIO_RXADDRESSES_ADDR4_Pos (4UL) /*!< Position of ADDR4 field. */
N#define RADIO_RXADDRESSES_ADDR4_Msk (0x1UL << RADIO_RXADDRESSES_ADDR4_Pos) /*!< Bit mask of ADDR4 field. */
N#define RADIO_RXADDRESSES_ADDR4_Disabled (0UL) /*!< Disable */
N#define RADIO_RXADDRESSES_ADDR4_Enabled (1UL) /*!< Enable */
N
N/* Bit 3 : Enable or disable reception on logical address 3. */
N#define RADIO_RXADDRESSES_ADDR3_Pos (3UL) /*!< Position of ADDR3 field. */
N#define RADIO_RXADDRESSES_ADDR3_Msk (0x1UL << RADIO_RXADDRESSES_ADDR3_Pos) /*!< Bit mask of ADDR3 field. */
N#define RADIO_RXADDRESSES_ADDR3_Disabled (0UL) /*!< Disable */
N#define RADIO_RXADDRESSES_ADDR3_Enabled (1UL) /*!< Enable */
N
N/* Bit 2 : Enable or disable reception on logical address 2. */
N#define RADIO_RXADDRESSES_ADDR2_Pos (2UL) /*!< Position of ADDR2 field. */
N#define RADIO_RXADDRESSES_ADDR2_Msk (0x1UL << RADIO_RXADDRESSES_ADDR2_Pos) /*!< Bit mask of ADDR2 field. */
N#define RADIO_RXADDRESSES_ADDR2_Disabled (0UL) /*!< Disable */
N#define RADIO_RXADDRESSES_ADDR2_Enabled (1UL) /*!< Enable */
N
N/* Bit 1 : Enable or disable reception on logical address 1. */
N#define RADIO_RXADDRESSES_ADDR1_Pos (1UL) /*!< Position of ADDR1 field. */
N#define RADIO_RXADDRESSES_ADDR1_Msk (0x1UL << RADIO_RXADDRESSES_ADDR1_Pos) /*!< Bit mask of ADDR1 field. */
N#define RADIO_RXADDRESSES_ADDR1_Disabled (0UL) /*!< Disable */
N#define RADIO_RXADDRESSES_ADDR1_Enabled (1UL) /*!< Enable */
N
N/* Bit 0 : Enable or disable reception on logical address 0. */
N#define RADIO_RXADDRESSES_ADDR0_Pos (0UL) /*!< Position of ADDR0 field. */
N#define RADIO_RXADDRESSES_ADDR0_Msk (0x1UL << RADIO_RXADDRESSES_ADDR0_Pos) /*!< Bit mask of ADDR0 field. */
N#define RADIO_RXADDRESSES_ADDR0_Disabled (0UL) /*!< Disable */
N#define RADIO_RXADDRESSES_ADDR0_Enabled (1UL) /*!< Enable */
N
N/* Register: RADIO_CRCCNF */
N/* Description: CRC configuration */
N
N/* Bit 8 : Include or exclude packet address field out of CRC calculation. */
N#define RADIO_CRCCNF_SKIPADDR_Pos (8UL) /*!< Position of SKIPADDR field. */
N#define RADIO_CRCCNF_SKIPADDR_Msk (0x1UL << RADIO_CRCCNF_SKIPADDR_Pos) /*!< Bit mask of SKIPADDR field. */
N#define RADIO_CRCCNF_SKIPADDR_Include (0UL) /*!< CRC calculation includes address field */
N#define RADIO_CRCCNF_SKIPADDR_Skip (1UL) /*!< CRC calculation does not include address field. The CRC calculation will start at the first byte after the address. */
N
N/* Bits 1..0 : CRC length in number of bytes. */
N#define RADIO_CRCCNF_LEN_Pos (0UL) /*!< Position of LEN field. */
N#define RADIO_CRCCNF_LEN_Msk (0x3UL << RADIO_CRCCNF_LEN_Pos) /*!< Bit mask of LEN field. */
N#define RADIO_CRCCNF_LEN_Disabled (0UL) /*!< CRC length is zero and CRC calculation is disabled */
N#define RADIO_CRCCNF_LEN_One (1UL) /*!< CRC length is one byte and CRC calculation is enabled */
N#define RADIO_CRCCNF_LEN_Two (2UL) /*!< CRC length is two bytes and CRC calculation is enabled */
N#define RADIO_CRCCNF_LEN_Three (3UL) /*!< CRC length is three bytes and CRC calculation is enabled */
N
N/* Register: RADIO_CRCPOLY */
N/* Description: CRC polynomial */
N
N/* Bits 23..0 : CRC polynomial */
N#define RADIO_CRCPOLY_CRCPOLY_Pos (0UL) /*!< Position of CRCPOLY field. */
N#define RADIO_CRCPOLY_CRCPOLY_Msk (0xFFFFFFUL << RADIO_CRCPOLY_CRCPOLY_Pos) /*!< Bit mask of CRCPOLY field. */
N
N/* Register: RADIO_CRCINIT */
N/* Description: CRC initial value */
N
N/* Bits 23..0 : CRC initial value */
N#define RADIO_CRCINIT_CRCINIT_Pos (0UL) /*!< Position of CRCINIT field. */
N#define RADIO_CRCINIT_CRCINIT_Msk (0xFFFFFFUL << RADIO_CRCINIT_CRCINIT_Pos) /*!< Bit mask of CRCINIT field. */
N
N/* Register: RADIO_TIFS */
N/* Description: Inter Frame Spacing in us */
N
N/* Bits 7..0 : Inter Frame Spacing in us */
N#define RADIO_TIFS_TIFS_Pos (0UL) /*!< Position of TIFS field. */
N#define RADIO_TIFS_TIFS_Msk (0xFFUL << RADIO_TIFS_TIFS_Pos) /*!< Bit mask of TIFS field. */
N
N/* Register: RADIO_RSSISAMPLE */
N/* Description: RSSI sample */
N
N/* Bits 6..0 : RSSI sample */
N#define RADIO_RSSISAMPLE_RSSISAMPLE_Pos (0UL) /*!< Position of RSSISAMPLE field. */
N#define RADIO_RSSISAMPLE_RSSISAMPLE_Msk (0x7FUL << RADIO_RSSISAMPLE_RSSISAMPLE_Pos) /*!< Bit mask of RSSISAMPLE field. */
N
N/* Register: RADIO_STATE */
N/* Description: Current radio state */
N
N/* Bits 3..0 : Current radio state */
N#define RADIO_STATE_STATE_Pos (0UL) /*!< Position of STATE field. */
N#define RADIO_STATE_STATE_Msk (0xFUL << RADIO_STATE_STATE_Pos) /*!< Bit mask of STATE field. */
N#define RADIO_STATE_STATE_Disabled (0UL) /*!< RADIO is in the Disabled state */
N#define RADIO_STATE_STATE_RxRu (1UL) /*!< RADIO is in the RXRU state */
N#define RADIO_STATE_STATE_RxIdle (2UL) /*!< RADIO is in the RXIDLE state */
N#define RADIO_STATE_STATE_Rx (3UL) /*!< RADIO is in the RX state */
N#define RADIO_STATE_STATE_RxDisable (4UL) /*!< RADIO is in the RXDISABLED state */
N#define RADIO_STATE_STATE_TxRu (9UL) /*!< RADIO is in the TXRU state */
N#define RADIO_STATE_STATE_TxIdle (10UL) /*!< RADIO is in the TXIDLE state */
N#define RADIO_STATE_STATE_Tx (11UL) /*!< RADIO is in the TX state */
N#define RADIO_STATE_STATE_TxDisable (12UL) /*!< RADIO is in the TXDISABLED state */
N
N/* Register: RADIO_DATAWHITEIV */
N/* Description: Data whitening initial value */
N
N/* Bits 6..0 : Data whitening initial value. Bit 6 is hard-wired to '1', writing '0' to it has no effect, and it will always be read back and used by the device as '1'. */
N#define RADIO_DATAWHITEIV_DATAWHITEIV_Pos (0UL) /*!< Position of DATAWHITEIV field. */
N#define RADIO_DATAWHITEIV_DATAWHITEIV_Msk (0x7FUL << RADIO_DATAWHITEIV_DATAWHITEIV_Pos) /*!< Bit mask of DATAWHITEIV field. */
N
N/* Register: RADIO_BCC */
N/* Description: Bit counter compare */
N
N/* Bits 31..0 : Bit counter compare */
N#define RADIO_BCC_BCC_Pos (0UL) /*!< Position of BCC field. */
N#define RADIO_BCC_BCC_Msk (0xFFFFFFFFUL << RADIO_BCC_BCC_Pos) /*!< Bit mask of BCC field. */
N
N/* Register: RADIO_DAB */
N/* Description: Description collection[0]:  Device address base segment 0 */
N
N/* Bits 31..0 : Device address base segment 0 */
N#define RADIO_DAB_DAB_Pos (0UL) /*!< Position of DAB field. */
N#define RADIO_DAB_DAB_Msk (0xFFFFFFFFUL << RADIO_DAB_DAB_Pos) /*!< Bit mask of DAB field. */
N
N/* Register: RADIO_DAP */
N/* Description: Description collection[0]:  Device address prefix 0 */
N
N/* Bits 15..0 : Device address prefix 0 */
N#define RADIO_DAP_DAP_Pos (0UL) /*!< Position of DAP field. */
N#define RADIO_DAP_DAP_Msk (0xFFFFUL << RADIO_DAP_DAP_Pos) /*!< Bit mask of DAP field. */
N
N/* Register: RADIO_DACNF */
N/* Description: Device address match configuration */
N
N/* Bit 15 : TxAdd for device address 7 */
N#define RADIO_DACNF_TXADD7_Pos (15UL) /*!< Position of TXADD7 field. */
N#define RADIO_DACNF_TXADD7_Msk (0x1UL << RADIO_DACNF_TXADD7_Pos) /*!< Bit mask of TXADD7 field. */
N
N/* Bit 14 : TxAdd for device address 6 */
N#define RADIO_DACNF_TXADD6_Pos (14UL) /*!< Position of TXADD6 field. */
N#define RADIO_DACNF_TXADD6_Msk (0x1UL << RADIO_DACNF_TXADD6_Pos) /*!< Bit mask of TXADD6 field. */
N
N/* Bit 13 : TxAdd for device address 5 */
N#define RADIO_DACNF_TXADD5_Pos (13UL) /*!< Position of TXADD5 field. */
N#define RADIO_DACNF_TXADD5_Msk (0x1UL << RADIO_DACNF_TXADD5_Pos) /*!< Bit mask of TXADD5 field. */
N
N/* Bit 12 : TxAdd for device address 4 */
N#define RADIO_DACNF_TXADD4_Pos (12UL) /*!< Position of TXADD4 field. */
N#define RADIO_DACNF_TXADD4_Msk (0x1UL << RADIO_DACNF_TXADD4_Pos) /*!< Bit mask of TXADD4 field. */
N
N/* Bit 11 : TxAdd for device address 3 */
N#define RADIO_DACNF_TXADD3_Pos (11UL) /*!< Position of TXADD3 field. */
N#define RADIO_DACNF_TXADD3_Msk (0x1UL << RADIO_DACNF_TXADD3_Pos) /*!< Bit mask of TXADD3 field. */
N
N/* Bit 10 : TxAdd for device address 2 */
N#define RADIO_DACNF_TXADD2_Pos (10UL) /*!< Position of TXADD2 field. */
N#define RADIO_DACNF_TXADD2_Msk (0x1UL << RADIO_DACNF_TXADD2_Pos) /*!< Bit mask of TXADD2 field. */
N
N/* Bit 9 : TxAdd for device address 1 */
N#define RADIO_DACNF_TXADD1_Pos (9UL) /*!< Position of TXADD1 field. */
N#define RADIO_DACNF_TXADD1_Msk (0x1UL << RADIO_DACNF_TXADD1_Pos) /*!< Bit mask of TXADD1 field. */
N
N/* Bit 8 : TxAdd for device address 0 */
N#define RADIO_DACNF_TXADD0_Pos (8UL) /*!< Position of TXADD0 field. */
N#define RADIO_DACNF_TXADD0_Msk (0x1UL << RADIO_DACNF_TXADD0_Pos) /*!< Bit mask of TXADD0 field. */
N
N/* Bit 7 : Enable or disable device address matching using device address 7 */
N#define RADIO_DACNF_ENA7_Pos (7UL) /*!< Position of ENA7 field. */
N#define RADIO_DACNF_ENA7_Msk (0x1UL << RADIO_DACNF_ENA7_Pos) /*!< Bit mask of ENA7 field. */
N#define RADIO_DACNF_ENA7_Disabled (0UL) /*!< Disabled */
N#define RADIO_DACNF_ENA7_Enabled (1UL) /*!< Enabled */
N
N/* Bit 6 : Enable or disable device address matching using device address 6 */
N#define RADIO_DACNF_ENA6_Pos (6UL) /*!< Position of ENA6 field. */
N#define RADIO_DACNF_ENA6_Msk (0x1UL << RADIO_DACNF_ENA6_Pos) /*!< Bit mask of ENA6 field. */
N#define RADIO_DACNF_ENA6_Disabled (0UL) /*!< Disabled */
N#define RADIO_DACNF_ENA6_Enabled (1UL) /*!< Enabled */
N
N/* Bit 5 : Enable or disable device address matching using device address 5 */
N#define RADIO_DACNF_ENA5_Pos (5UL) /*!< Position of ENA5 field. */
N#define RADIO_DACNF_ENA5_Msk (0x1UL << RADIO_DACNF_ENA5_Pos) /*!< Bit mask of ENA5 field. */
N#define RADIO_DACNF_ENA5_Disabled (0UL) /*!< Disabled */
N#define RADIO_DACNF_ENA5_Enabled (1UL) /*!< Enabled */
N
N/* Bit 4 : Enable or disable device address matching using device address 4 */
N#define RADIO_DACNF_ENA4_Pos (4UL) /*!< Position of ENA4 field. */
N#define RADIO_DACNF_ENA4_Msk (0x1UL << RADIO_DACNF_ENA4_Pos) /*!< Bit mask of ENA4 field. */
N#define RADIO_DACNF_ENA4_Disabled (0UL) /*!< Disabled */
N#define RADIO_DACNF_ENA4_Enabled (1UL) /*!< Enabled */
N
N/* Bit 3 : Enable or disable device address matching using device address 3 */
N#define RADIO_DACNF_ENA3_Pos (3UL) /*!< Position of ENA3 field. */
N#define RADIO_DACNF_ENA3_Msk (0x1UL << RADIO_DACNF_ENA3_Pos) /*!< Bit mask of ENA3 field. */
N#define RADIO_DACNF_ENA3_Disabled (0UL) /*!< Disabled */
N#define RADIO_DACNF_ENA3_Enabled (1UL) /*!< Enabled */
N
N/* Bit 2 : Enable or disable device address matching using device address 2 */
N#define RADIO_DACNF_ENA2_Pos (2UL) /*!< Position of ENA2 field. */
N#define RADIO_DACNF_ENA2_Msk (0x1UL << RADIO_DACNF_ENA2_Pos) /*!< Bit mask of ENA2 field. */
N#define RADIO_DACNF_ENA2_Disabled (0UL) /*!< Disabled */
N#define RADIO_DACNF_ENA2_Enabled (1UL) /*!< Enabled */
N
N/* Bit 1 : Enable or disable device address matching using device address 1 */
N#define RADIO_DACNF_ENA1_Pos (1UL) /*!< Position of ENA1 field. */
N#define RADIO_DACNF_ENA1_Msk (0x1UL << RADIO_DACNF_ENA1_Pos) /*!< Bit mask of ENA1 field. */
N#define RADIO_DACNF_ENA1_Disabled (0UL) /*!< Disabled */
N#define RADIO_DACNF_ENA1_Enabled (1UL) /*!< Enabled */
N
N/* Bit 0 : Enable or disable device address matching using device address 0 */
N#define RADIO_DACNF_ENA0_Pos (0UL) /*!< Position of ENA0 field. */
N#define RADIO_DACNF_ENA0_Msk (0x1UL << RADIO_DACNF_ENA0_Pos) /*!< Bit mask of ENA0 field. */
N#define RADIO_DACNF_ENA0_Disabled (0UL) /*!< Disabled */
N#define RADIO_DACNF_ENA0_Enabled (1UL) /*!< Enabled */
N
N/* Register: RADIO_MODECNF0 */
N/* Description: Radio mode configuration register 0 */
N
N/* Bits 9..8 : Default TX value */
N#define RADIO_MODECNF0_DTX_Pos (8UL) /*!< Position of DTX field. */
N#define RADIO_MODECNF0_DTX_Msk (0x3UL << RADIO_MODECNF0_DTX_Pos) /*!< Bit mask of DTX field. */
N#define RADIO_MODECNF0_DTX_B1 (0UL) /*!< Transmit '1' */
N#define RADIO_MODECNF0_DTX_B0 (1UL) /*!< Transmit '0' */
N#define RADIO_MODECNF0_DTX_Center (2UL) /*!< Transmit center frequency */
N
N/* Bit 0 : Radio ramp-up time */
N#define RADIO_MODECNF0_RU_Pos (0UL) /*!< Position of RU field. */
N#define RADIO_MODECNF0_RU_Msk (0x1UL << RADIO_MODECNF0_RU_Pos) /*!< Bit mask of RU field. */
N#define RADIO_MODECNF0_RU_Default (0UL) /*!< Default ramp-up time (tRXEN), compatible with firmware written for nRF51 */
N#define RADIO_MODECNF0_RU_Fast (1UL) /*!< Fast ramp-up (tRXEN,FAST), see electrical specification for more information */
N
N/* Register: RADIO_POWER */
N/* Description: Peripheral power control */
N
N/* Bit 0 : Peripheral power control. The peripheral and its registers will be reset to its initial state by switching the peripheral off and then back on again. */
N#define RADIO_POWER_POWER_Pos (0UL) /*!< Position of POWER field. */
N#define RADIO_POWER_POWER_Msk (0x1UL << RADIO_POWER_POWER_Pos) /*!< Bit mask of POWER field. */
N#define RADIO_POWER_POWER_Disabled (0UL) /*!< Peripheral is powered off */
N#define RADIO_POWER_POWER_Enabled (1UL) /*!< Peripheral is powered on */
N
N
N/* Peripheral: RNG */
N/* Description: Random Number Generator */
N
N/* Register: RNG_SHORTS */
N/* Description: Shortcut register */
N
N/* Bit 0 : Shortcut between VALRDY event and STOP task */
N#define RNG_SHORTS_VALRDY_STOP_Pos (0UL) /*!< Position of VALRDY_STOP field. */
N#define RNG_SHORTS_VALRDY_STOP_Msk (0x1UL << RNG_SHORTS_VALRDY_STOP_Pos) /*!< Bit mask of VALRDY_STOP field. */
N#define RNG_SHORTS_VALRDY_STOP_Disabled (0UL) /*!< Disable shortcut */
N#define RNG_SHORTS_VALRDY_STOP_Enabled (1UL) /*!< Enable shortcut */
N
N/* Register: RNG_INTENSET */
N/* Description: Enable interrupt */
N
N/* Bit 0 : Write '1' to Enable interrupt for VALRDY event */
N#define RNG_INTENSET_VALRDY_Pos (0UL) /*!< Position of VALRDY field. */
N#define RNG_INTENSET_VALRDY_Msk (0x1UL << RNG_INTENSET_VALRDY_Pos) /*!< Bit mask of VALRDY field. */
N#define RNG_INTENSET_VALRDY_Disabled (0UL) /*!< Read: Disabled */
N#define RNG_INTENSET_VALRDY_Enabled (1UL) /*!< Read: Enabled */
N#define RNG_INTENSET_VALRDY_Set (1UL) /*!< Enable */
N
N/* Register: RNG_INTENCLR */
N/* Description: Disable interrupt */
N
N/* Bit 0 : Write '1' to Disable interrupt for VALRDY event */
N#define RNG_INTENCLR_VALRDY_Pos (0UL) /*!< Position of VALRDY field. */
N#define RNG_INTENCLR_VALRDY_Msk (0x1UL << RNG_INTENCLR_VALRDY_Pos) /*!< Bit mask of VALRDY field. */
N#define RNG_INTENCLR_VALRDY_Disabled (0UL) /*!< Read: Disabled */
N#define RNG_INTENCLR_VALRDY_Enabled (1UL) /*!< Read: Enabled */
N#define RNG_INTENCLR_VALRDY_Clear (1UL) /*!< Disable */
N
N/* Register: RNG_CONFIG */
N/* Description: Configuration register */
N
N/* Bit 0 : Bias correction */
N#define RNG_CONFIG_DERCEN_Pos (0UL) /*!< Position of DERCEN field. */
N#define RNG_CONFIG_DERCEN_Msk (0x1UL << RNG_CONFIG_DERCEN_Pos) /*!< Bit mask of DERCEN field. */
N#define RNG_CONFIG_DERCEN_Disabled (0UL) /*!< Disabled */
N#define RNG_CONFIG_DERCEN_Enabled (1UL) /*!< Enabled */
N
N/* Register: RNG_VALUE */
N/* Description: Output random number */
N
N/* Bits 7..0 : Generated random number */
N#define RNG_VALUE_VALUE_Pos (0UL) /*!< Position of VALUE field. */
N#define RNG_VALUE_VALUE_Msk (0xFFUL << RNG_VALUE_VALUE_Pos) /*!< Bit mask of VALUE field. */
N
N
N/* Peripheral: RTC */
N/* Description: Real time counter 0 */
N
N/* Register: RTC_INTENSET */
N/* Description: Enable interrupt */
N
N/* Bit 19 : Write '1' to Enable interrupt for COMPARE[3] event */
N#define RTC_INTENSET_COMPARE3_Pos (19UL) /*!< Position of COMPARE3 field. */
N#define RTC_INTENSET_COMPARE3_Msk (0x1UL << RTC_INTENSET_COMPARE3_Pos) /*!< Bit mask of COMPARE3 field. */
N#define RTC_INTENSET_COMPARE3_Disabled (0UL) /*!< Read: Disabled */
N#define RTC_INTENSET_COMPARE3_Enabled (1UL) /*!< Read: Enabled */
N#define RTC_INTENSET_COMPARE3_Set (1UL) /*!< Enable */
N
N/* Bit 18 : Write '1' to Enable interrupt for COMPARE[2] event */
N#define RTC_INTENSET_COMPARE2_Pos (18UL) /*!< Position of COMPARE2 field. */
N#define RTC_INTENSET_COMPARE2_Msk (0x1UL << RTC_INTENSET_COMPARE2_Pos) /*!< Bit mask of COMPARE2 field. */
N#define RTC_INTENSET_COMPARE2_Disabled (0UL) /*!< Read: Disabled */
N#define RTC_INTENSET_COMPARE2_Enabled (1UL) /*!< Read: Enabled */
N#define RTC_INTENSET_COMPARE2_Set (1UL) /*!< Enable */
N
N/* Bit 17 : Write '1' to Enable interrupt for COMPARE[1] event */
N#define RTC_INTENSET_COMPARE1_Pos (17UL) /*!< Position of COMPARE1 field. */
N#define RTC_INTENSET_COMPARE1_Msk (0x1UL << RTC_INTENSET_COMPARE1_Pos) /*!< Bit mask of COMPARE1 field. */
N#define RTC_INTENSET_COMPARE1_Disabled (0UL) /*!< Read: Disabled */
N#define RTC_INTENSET_COMPARE1_Enabled (1UL) /*!< Read: Enabled */
N#define RTC_INTENSET_COMPARE1_Set (1UL) /*!< Enable */
N
N/* Bit 16 : Write '1' to Enable interrupt for COMPARE[0] event */
N#define RTC_INTENSET_COMPARE0_Pos (16UL) /*!< Position of COMPARE0 field. */
N#define RTC_INTENSET_COMPARE0_Msk (0x1UL << RTC_INTENSET_COMPARE0_Pos) /*!< Bit mask of COMPARE0 field. */
N#define RTC_INTENSET_COMPARE0_Disabled (0UL) /*!< Read: Disabled */
N#define RTC_INTENSET_COMPARE0_Enabled (1UL) /*!< Read: Enabled */
N#define RTC_INTENSET_COMPARE0_Set (1UL) /*!< Enable */
N
N/* Bit 1 : Write '1' to Enable interrupt for OVRFLW event */
N#define RTC_INTENSET_OVRFLW_Pos (1UL) /*!< Position of OVRFLW field. */
N#define RTC_INTENSET_OVRFLW_Msk (0x1UL << RTC_INTENSET_OVRFLW_Pos) /*!< Bit mask of OVRFLW field. */
N#define RTC_INTENSET_OVRFLW_Disabled (0UL) /*!< Read: Disabled */
N#define RTC_INTENSET_OVRFLW_Enabled (1UL) /*!< Read: Enabled */
N#define RTC_INTENSET_OVRFLW_Set (1UL) /*!< Enable */
N
N/* Bit 0 : Write '1' to Enable interrupt for TICK event */
N#define RTC_INTENSET_TICK_Pos (0UL) /*!< Position of TICK field. */
N#define RTC_INTENSET_TICK_Msk (0x1UL << RTC_INTENSET_TICK_Pos) /*!< Bit mask of TICK field. */
N#define RTC_INTENSET_TICK_Disabled (0UL) /*!< Read: Disabled */
N#define RTC_INTENSET_TICK_Enabled (1UL) /*!< Read: Enabled */
N#define RTC_INTENSET_TICK_Set (1UL) /*!< Enable */
N
N/* Register: RTC_INTENCLR */
N/* Description: Disable interrupt */
N
N/* Bit 19 : Write '1' to Disable interrupt for COMPARE[3] event */
N#define RTC_INTENCLR_COMPARE3_Pos (19UL) /*!< Position of COMPARE3 field. */
N#define RTC_INTENCLR_COMPARE3_Msk (0x1UL << RTC_INTENCLR_COMPARE3_Pos) /*!< Bit mask of COMPARE3 field. */
N#define RTC_INTENCLR_COMPARE3_Disabled (0UL) /*!< Read: Disabled */
N#define RTC_INTENCLR_COMPARE3_Enabled (1UL) /*!< Read: Enabled */
N#define RTC_INTENCLR_COMPARE3_Clear (1UL) /*!< Disable */
N
N/* Bit 18 : Write '1' to Disable interrupt for COMPARE[2] event */
N#define RTC_INTENCLR_COMPARE2_Pos (18UL) /*!< Position of COMPARE2 field. */
N#define RTC_INTENCLR_COMPARE2_Msk (0x1UL << RTC_INTENCLR_COMPARE2_Pos) /*!< Bit mask of COMPARE2 field. */
N#define RTC_INTENCLR_COMPARE2_Disabled (0UL) /*!< Read: Disabled */
N#define RTC_INTENCLR_COMPARE2_Enabled (1UL) /*!< Read: Enabled */
N#define RTC_INTENCLR_COMPARE2_Clear (1UL) /*!< Disable */
N
N/* Bit 17 : Write '1' to Disable interrupt for COMPARE[1] event */
N#define RTC_INTENCLR_COMPARE1_Pos (17UL) /*!< Position of COMPARE1 field. */
N#define RTC_INTENCLR_COMPARE1_Msk (0x1UL << RTC_INTENCLR_COMPARE1_Pos) /*!< Bit mask of COMPARE1 field. */
N#define RTC_INTENCLR_COMPARE1_Disabled (0UL) /*!< Read: Disabled */
N#define RTC_INTENCLR_COMPARE1_Enabled (1UL) /*!< Read: Enabled */
N#define RTC_INTENCLR_COMPARE1_Clear (1UL) /*!< Disable */
N
N/* Bit 16 : Write '1' to Disable interrupt for COMPARE[0] event */
N#define RTC_INTENCLR_COMPARE0_Pos (16UL) /*!< Position of COMPARE0 field. */
N#define RTC_INTENCLR_COMPARE0_Msk (0x1UL << RTC_INTENCLR_COMPARE0_Pos) /*!< Bit mask of COMPARE0 field. */
N#define RTC_INTENCLR_COMPARE0_Disabled (0UL) /*!< Read: Disabled */
N#define RTC_INTENCLR_COMPARE0_Enabled (1UL) /*!< Read: Enabled */
N#define RTC_INTENCLR_COMPARE0_Clear (1UL) /*!< Disable */
N
N/* Bit 1 : Write '1' to Disable interrupt for OVRFLW event */
N#define RTC_INTENCLR_OVRFLW_Pos (1UL) /*!< Position of OVRFLW field. */
N#define RTC_INTENCLR_OVRFLW_Msk (0x1UL << RTC_INTENCLR_OVRFLW_Pos) /*!< Bit mask of OVRFLW field. */
N#define RTC_INTENCLR_OVRFLW_Disabled (0UL) /*!< Read: Disabled */
N#define RTC_INTENCLR_OVRFLW_Enabled (1UL) /*!< Read: Enabled */
N#define RTC_INTENCLR_OVRFLW_Clear (1UL) /*!< Disable */
N
N/* Bit 0 : Write '1' to Disable interrupt for TICK event */
N#define RTC_INTENCLR_TICK_Pos (0UL) /*!< Position of TICK field. */
N#define RTC_INTENCLR_TICK_Msk (0x1UL << RTC_INTENCLR_TICK_Pos) /*!< Bit mask of TICK field. */
N#define RTC_INTENCLR_TICK_Disabled (0UL) /*!< Read: Disabled */
N#define RTC_INTENCLR_TICK_Enabled (1UL) /*!< Read: Enabled */
N#define RTC_INTENCLR_TICK_Clear (1UL) /*!< Disable */
N
N/* Register: RTC_EVTEN */
N/* Description: Enable or disable event routing */
N
N/* Bit 19 : Enable or disable event routing for COMPARE[3] event */
N#define RTC_EVTEN_COMPARE3_Pos (19UL) /*!< Position of COMPARE3 field. */
N#define RTC_EVTEN_COMPARE3_Msk (0x1UL << RTC_EVTEN_COMPARE3_Pos) /*!< Bit mask of COMPARE3 field. */
N#define RTC_EVTEN_COMPARE3_Disabled (0UL) /*!< Disable */
N#define RTC_EVTEN_COMPARE3_Enabled (1UL) /*!< Enable */
N
N/* Bit 18 : Enable or disable event routing for COMPARE[2] event */
N#define RTC_EVTEN_COMPARE2_Pos (18UL) /*!< Position of COMPARE2 field. */
N#define RTC_EVTEN_COMPARE2_Msk (0x1UL << RTC_EVTEN_COMPARE2_Pos) /*!< Bit mask of COMPARE2 field. */
N#define RTC_EVTEN_COMPARE2_Disabled (0UL) /*!< Disable */
N#define RTC_EVTEN_COMPARE2_Enabled (1UL) /*!< Enable */
N
N/* Bit 17 : Enable or disable event routing for COMPARE[1] event */
N#define RTC_EVTEN_COMPARE1_Pos (17UL) /*!< Position of COMPARE1 field. */
N#define RTC_EVTEN_COMPARE1_Msk (0x1UL << RTC_EVTEN_COMPARE1_Pos) /*!< Bit mask of COMPARE1 field. */
N#define RTC_EVTEN_COMPARE1_Disabled (0UL) /*!< Disable */
N#define RTC_EVTEN_COMPARE1_Enabled (1UL) /*!< Enable */
N
N/* Bit 16 : Enable or disable event routing for COMPARE[0] event */
N#define RTC_EVTEN_COMPARE0_Pos (16UL) /*!< Position of COMPARE0 field. */
N#define RTC_EVTEN_COMPARE0_Msk (0x1UL << RTC_EVTEN_COMPARE0_Pos) /*!< Bit mask of COMPARE0 field. */
N#define RTC_EVTEN_COMPARE0_Disabled (0UL) /*!< Disable */
N#define RTC_EVTEN_COMPARE0_Enabled (1UL) /*!< Enable */
N
N/* Bit 1 : Enable or disable event routing for OVRFLW event */
N#define RTC_EVTEN_OVRFLW_Pos (1UL) /*!< Position of OVRFLW field. */
N#define RTC_EVTEN_OVRFLW_Msk (0x1UL << RTC_EVTEN_OVRFLW_Pos) /*!< Bit mask of OVRFLW field. */
N#define RTC_EVTEN_OVRFLW_Disabled (0UL) /*!< Disable */
N#define RTC_EVTEN_OVRFLW_Enabled (1UL) /*!< Enable */
N
N/* Bit 0 : Enable or disable event routing for TICK event */
N#define RTC_EVTEN_TICK_Pos (0UL) /*!< Position of TICK field. */
N#define RTC_EVTEN_TICK_Msk (0x1UL << RTC_EVTEN_TICK_Pos) /*!< Bit mask of TICK field. */
N#define RTC_EVTEN_TICK_Disabled (0UL) /*!< Disable */
N#define RTC_EVTEN_TICK_Enabled (1UL) /*!< Enable */
N
N/* Register: RTC_EVTENSET */
N/* Description: Enable event routing */
N
N/* Bit 19 : Write '1' to Enable event routing for COMPARE[3] event */
N#define RTC_EVTENSET_COMPARE3_Pos (19UL) /*!< Position of COMPARE3 field. */
N#define RTC_EVTENSET_COMPARE3_Msk (0x1UL << RTC_EVTENSET_COMPARE3_Pos) /*!< Bit mask of COMPARE3 field. */
N#define RTC_EVTENSET_COMPARE3_Disabled (0UL) /*!< Read: Disabled */
N#define RTC_EVTENSET_COMPARE3_Enabled (1UL) /*!< Read: Enabled */
N#define RTC_EVTENSET_COMPARE3_Set (1UL) /*!< Enable */
N
N/* Bit 18 : Write '1' to Enable event routing for COMPARE[2] event */
N#define RTC_EVTENSET_COMPARE2_Pos (18UL) /*!< Position of COMPARE2 field. */
N#define RTC_EVTENSET_COMPARE2_Msk (0x1UL << RTC_EVTENSET_COMPARE2_Pos) /*!< Bit mask of COMPARE2 field. */
N#define RTC_EVTENSET_COMPARE2_Disabled (0UL) /*!< Read: Disabled */
N#define RTC_EVTENSET_COMPARE2_Enabled (1UL) /*!< Read: Enabled */
N#define RTC_EVTENSET_COMPARE2_Set (1UL) /*!< Enable */
N
N/* Bit 17 : Write '1' to Enable event routing for COMPARE[1] event */
N#define RTC_EVTENSET_COMPARE1_Pos (17UL) /*!< Position of COMPARE1 field. */
N#define RTC_EVTENSET_COMPARE1_Msk (0x1UL << RTC_EVTENSET_COMPARE1_Pos) /*!< Bit mask of COMPARE1 field. */
N#define RTC_EVTENSET_COMPARE1_Disabled (0UL) /*!< Read: Disabled */
N#define RTC_EVTENSET_COMPARE1_Enabled (1UL) /*!< Read: Enabled */
N#define RTC_EVTENSET_COMPARE1_Set (1UL) /*!< Enable */
N
N/* Bit 16 : Write '1' to Enable event routing for COMPARE[0] event */
N#define RTC_EVTENSET_COMPARE0_Pos (16UL) /*!< Position of COMPARE0 field. */
N#define RTC_EVTENSET_COMPARE0_Msk (0x1UL << RTC_EVTENSET_COMPARE0_Pos) /*!< Bit mask of COMPARE0 field. */
N#define RTC_EVTENSET_COMPARE0_Disabled (0UL) /*!< Read: Disabled */
N#define RTC_EVTENSET_COMPARE0_Enabled (1UL) /*!< Read: Enabled */
N#define RTC_EVTENSET_COMPARE0_Set (1UL) /*!< Enable */
N
N/* Bit 1 : Write '1' to Enable event routing for OVRFLW event */
N#define RTC_EVTENSET_OVRFLW_Pos (1UL) /*!< Position of OVRFLW field. */
N#define RTC_EVTENSET_OVRFLW_Msk (0x1UL << RTC_EVTENSET_OVRFLW_Pos) /*!< Bit mask of OVRFLW field. */
N#define RTC_EVTENSET_OVRFLW_Disabled (0UL) /*!< Read: Disabled */
N#define RTC_EVTENSET_OVRFLW_Enabled (1UL) /*!< Read: Enabled */
N#define RTC_EVTENSET_OVRFLW_Set (1UL) /*!< Enable */
N
N/* Bit 0 : Write '1' to Enable event routing for TICK event */
N#define RTC_EVTENSET_TICK_Pos (0UL) /*!< Position of TICK field. */
N#define RTC_EVTENSET_TICK_Msk (0x1UL << RTC_EVTENSET_TICK_Pos) /*!< Bit mask of TICK field. */
N#define RTC_EVTENSET_TICK_Disabled (0UL) /*!< Read: Disabled */
N#define RTC_EVTENSET_TICK_Enabled (1UL) /*!< Read: Enabled */
N#define RTC_EVTENSET_TICK_Set (1UL) /*!< Enable */
N
N/* Register: RTC_EVTENCLR */
N/* Description: Disable event routing */
N
N/* Bit 19 : Write '1' to Disable event routing for COMPARE[3] event */
N#define RTC_EVTENCLR_COMPARE3_Pos (19UL) /*!< Position of COMPARE3 field. */
N#define RTC_EVTENCLR_COMPARE3_Msk (0x1UL << RTC_EVTENCLR_COMPARE3_Pos) /*!< Bit mask of COMPARE3 field. */
N#define RTC_EVTENCLR_COMPARE3_Disabled (0UL) /*!< Read: Disabled */
N#define RTC_EVTENCLR_COMPARE3_Enabled (1UL) /*!< Read: Enabled */
N#define RTC_EVTENCLR_COMPARE3_Clear (1UL) /*!< Disable */
N
N/* Bit 18 : Write '1' to Disable event routing for COMPARE[2] event */
N#define RTC_EVTENCLR_COMPARE2_Pos (18UL) /*!< Position of COMPARE2 field. */
N#define RTC_EVTENCLR_COMPARE2_Msk (0x1UL << RTC_EVTENCLR_COMPARE2_Pos) /*!< Bit mask of COMPARE2 field. */
N#define RTC_EVTENCLR_COMPARE2_Disabled (0UL) /*!< Read: Disabled */
N#define RTC_EVTENCLR_COMPARE2_Enabled (1UL) /*!< Read: Enabled */
N#define RTC_EVTENCLR_COMPARE2_Clear (1UL) /*!< Disable */
N
N/* Bit 17 : Write '1' to Disable event routing for COMPARE[1] event */
N#define RTC_EVTENCLR_COMPARE1_Pos (17UL) /*!< Position of COMPARE1 field. */
N#define RTC_EVTENCLR_COMPARE1_Msk (0x1UL << RTC_EVTENCLR_COMPARE1_Pos) /*!< Bit mask of COMPARE1 field. */
N#define RTC_EVTENCLR_COMPARE1_Disabled (0UL) /*!< Read: Disabled */
N#define RTC_EVTENCLR_COMPARE1_Enabled (1UL) /*!< Read: Enabled */
N#define RTC_EVTENCLR_COMPARE1_Clear (1UL) /*!< Disable */
N
N/* Bit 16 : Write '1' to Disable event routing for COMPARE[0] event */
N#define RTC_EVTENCLR_COMPARE0_Pos (16UL) /*!< Position of COMPARE0 field. */
N#define RTC_EVTENCLR_COMPARE0_Msk (0x1UL << RTC_EVTENCLR_COMPARE0_Pos) /*!< Bit mask of COMPARE0 field. */
N#define RTC_EVTENCLR_COMPARE0_Disabled (0UL) /*!< Read: Disabled */
N#define RTC_EVTENCLR_COMPARE0_Enabled (1UL) /*!< Read: Enabled */
N#define RTC_EVTENCLR_COMPARE0_Clear (1UL) /*!< Disable */
N
N/* Bit 1 : Write '1' to Disable event routing for OVRFLW event */
N#define RTC_EVTENCLR_OVRFLW_Pos (1UL) /*!< Position of OVRFLW field. */
N#define RTC_EVTENCLR_OVRFLW_Msk (0x1UL << RTC_EVTENCLR_OVRFLW_Pos) /*!< Bit mask of OVRFLW field. */
N#define RTC_EVTENCLR_OVRFLW_Disabled (0UL) /*!< Read: Disabled */
N#define RTC_EVTENCLR_OVRFLW_Enabled (1UL) /*!< Read: Enabled */
N#define RTC_EVTENCLR_OVRFLW_Clear (1UL) /*!< Disable */
N
N/* Bit 0 : Write '1' to Disable event routing for TICK event */
N#define RTC_EVTENCLR_TICK_Pos (0UL) /*!< Position of TICK field. */
N#define RTC_EVTENCLR_TICK_Msk (0x1UL << RTC_EVTENCLR_TICK_Pos) /*!< Bit mask of TICK field. */
N#define RTC_EVTENCLR_TICK_Disabled (0UL) /*!< Read: Disabled */
N#define RTC_EVTENCLR_TICK_Enabled (1UL) /*!< Read: Enabled */
N#define RTC_EVTENCLR_TICK_Clear (1UL) /*!< Disable */
N
N/* Register: RTC_COUNTER */
N/* Description: Current COUNTER value */
N
N/* Bits 23..0 : Counter value */
N#define RTC_COUNTER_COUNTER_Pos (0UL) /*!< Position of COUNTER field. */
N#define RTC_COUNTER_COUNTER_Msk (0xFFFFFFUL << RTC_COUNTER_COUNTER_Pos) /*!< Bit mask of COUNTER field. */
N
N/* Register: RTC_PRESCALER */
N/* Description: 12 bit prescaler for COUNTER frequency (32768/(PRESCALER+1)).Must be written when RTC is stopped */
N
N/* Bits 11..0 : Prescaler value */
N#define RTC_PRESCALER_PRESCALER_Pos (0UL) /*!< Position of PRESCALER field. */
N#define RTC_PRESCALER_PRESCALER_Msk (0xFFFUL << RTC_PRESCALER_PRESCALER_Pos) /*!< Bit mask of PRESCALER field. */
N
N/* Register: RTC_CC */
N/* Description: Description collection[0]:  Compare register 0 */
N
N/* Bits 23..0 : Compare value */
N#define RTC_CC_COMPARE_Pos (0UL) /*!< Position of COMPARE field. */
N#define RTC_CC_COMPARE_Msk (0xFFFFFFUL << RTC_CC_COMPARE_Pos) /*!< Bit mask of COMPARE field. */
N
N
N/* Peripheral: SAADC */
N/* Description: Analog to Digital Converter */
N
N/* Register: SAADC_INTEN */
N/* Description: Enable or disable interrupt */
N
N/* Bit 21 : Enable or disable interrupt for CH[7].LIMITL event */
N#define SAADC_INTEN_CH7LIMITL_Pos (21UL) /*!< Position of CH7LIMITL field. */
N#define SAADC_INTEN_CH7LIMITL_Msk (0x1UL << SAADC_INTEN_CH7LIMITL_Pos) /*!< Bit mask of CH7LIMITL field. */
N#define SAADC_INTEN_CH7LIMITL_Disabled (0UL) /*!< Disable */
N#define SAADC_INTEN_CH7LIMITL_Enabled (1UL) /*!< Enable */
N
N/* Bit 20 : Enable or disable interrupt for CH[7].LIMITH event */
N#define SAADC_INTEN_CH7LIMITH_Pos (20UL) /*!< Position of CH7LIMITH field. */
N#define SAADC_INTEN_CH7LIMITH_Msk (0x1UL << SAADC_INTEN_CH7LIMITH_Pos) /*!< Bit mask of CH7LIMITH field. */
N#define SAADC_INTEN_CH7LIMITH_Disabled (0UL) /*!< Disable */
N#define SAADC_INTEN_CH7LIMITH_Enabled (1UL) /*!< Enable */
N
N/* Bit 19 : Enable or disable interrupt for CH[6].LIMITL event */
N#define SAADC_INTEN_CH6LIMITL_Pos (19UL) /*!< Position of CH6LIMITL field. */
N#define SAADC_INTEN_CH6LIMITL_Msk (0x1UL << SAADC_INTEN_CH6LIMITL_Pos) /*!< Bit mask of CH6LIMITL field. */
N#define SAADC_INTEN_CH6LIMITL_Disabled (0UL) /*!< Disable */
N#define SAADC_INTEN_CH6LIMITL_Enabled (1UL) /*!< Enable */
N
N/* Bit 18 : Enable or disable interrupt for CH[6].LIMITH event */
N#define SAADC_INTEN_CH6LIMITH_Pos (18UL) /*!< Position of CH6LIMITH field. */
N#define SAADC_INTEN_CH6LIMITH_Msk (0x1UL << SAADC_INTEN_CH6LIMITH_Pos) /*!< Bit mask of CH6LIMITH field. */
N#define SAADC_INTEN_CH6LIMITH_Disabled (0UL) /*!< Disable */
N#define SAADC_INTEN_CH6LIMITH_Enabled (1UL) /*!< Enable */
N
N/* Bit 17 : Enable or disable interrupt for CH[5].LIMITL event */
N#define SAADC_INTEN_CH5LIMITL_Pos (17UL) /*!< Position of CH5LIMITL field. */
N#define SAADC_INTEN_CH5LIMITL_Msk (0x1UL << SAADC_INTEN_CH5LIMITL_Pos) /*!< Bit mask of CH5LIMITL field. */
N#define SAADC_INTEN_CH5LIMITL_Disabled (0UL) /*!< Disable */
N#define SAADC_INTEN_CH5LIMITL_Enabled (1UL) /*!< Enable */
N
N/* Bit 16 : Enable or disable interrupt for CH[5].LIMITH event */
N#define SAADC_INTEN_CH5LIMITH_Pos (16UL) /*!< Position of CH5LIMITH field. */
N#define SAADC_INTEN_CH5LIMITH_Msk (0x1UL << SAADC_INTEN_CH5LIMITH_Pos) /*!< Bit mask of CH5LIMITH field. */
N#define SAADC_INTEN_CH5LIMITH_Disabled (0UL) /*!< Disable */
N#define SAADC_INTEN_CH5LIMITH_Enabled (1UL) /*!< Enable */
N
N/* Bit 15 : Enable or disable interrupt for CH[4].LIMITL event */
N#define SAADC_INTEN_CH4LIMITL_Pos (15UL) /*!< Position of CH4LIMITL field. */
N#define SAADC_INTEN_CH4LIMITL_Msk (0x1UL << SAADC_INTEN_CH4LIMITL_Pos) /*!< Bit mask of CH4LIMITL field. */
N#define SAADC_INTEN_CH4LIMITL_Disabled (0UL) /*!< Disable */
N#define SAADC_INTEN_CH4LIMITL_Enabled (1UL) /*!< Enable */
N
N/* Bit 14 : Enable or disable interrupt for CH[4].LIMITH event */
N#define SAADC_INTEN_CH4LIMITH_Pos (14UL) /*!< Position of CH4LIMITH field. */
N#define SAADC_INTEN_CH4LIMITH_Msk (0x1UL << SAADC_INTEN_CH4LIMITH_Pos) /*!< Bit mask of CH4LIMITH field. */
N#define SAADC_INTEN_CH4LIMITH_Disabled (0UL) /*!< Disable */
N#define SAADC_INTEN_CH4LIMITH_Enabled (1UL) /*!< Enable */
N
N/* Bit 13 : Enable or disable interrupt for CH[3].LIMITL event */
N#define SAADC_INTEN_CH3LIMITL_Pos (13UL) /*!< Position of CH3LIMITL field. */
N#define SAADC_INTEN_CH3LIMITL_Msk (0x1UL << SAADC_INTEN_CH3LIMITL_Pos) /*!< Bit mask of CH3LIMITL field. */
N#define SAADC_INTEN_CH3LIMITL_Disabled (0UL) /*!< Disable */
N#define SAADC_INTEN_CH3LIMITL_Enabled (1UL) /*!< Enable */
N
N/* Bit 12 : Enable or disable interrupt for CH[3].LIMITH event */
N#define SAADC_INTEN_CH3LIMITH_Pos (12UL) /*!< Position of CH3LIMITH field. */
N#define SAADC_INTEN_CH3LIMITH_Msk (0x1UL << SAADC_INTEN_CH3LIMITH_Pos) /*!< Bit mask of CH3LIMITH field. */
N#define SAADC_INTEN_CH3LIMITH_Disabled (0UL) /*!< Disable */
N#define SAADC_INTEN_CH3LIMITH_Enabled (1UL) /*!< Enable */
N
N/* Bit 11 : Enable or disable interrupt for CH[2].LIMITL event */
N#define SAADC_INTEN_CH2LIMITL_Pos (11UL) /*!< Position of CH2LIMITL field. */
N#define SAADC_INTEN_CH2LIMITL_Msk (0x1UL << SAADC_INTEN_CH2LIMITL_Pos) /*!< Bit mask of CH2LIMITL field. */
N#define SAADC_INTEN_CH2LIMITL_Disabled (0UL) /*!< Disable */
N#define SAADC_INTEN_CH2LIMITL_Enabled (1UL) /*!< Enable */
N
N/* Bit 10 : Enable or disable interrupt for CH[2].LIMITH event */
N#define SAADC_INTEN_CH2LIMITH_Pos (10UL) /*!< Position of CH2LIMITH field. */
N#define SAADC_INTEN_CH2LIMITH_Msk (0x1UL << SAADC_INTEN_CH2LIMITH_Pos) /*!< Bit mask of CH2LIMITH field. */
N#define SAADC_INTEN_CH2LIMITH_Disabled (0UL) /*!< Disable */
N#define SAADC_INTEN_CH2LIMITH_Enabled (1UL) /*!< Enable */
N
N/* Bit 9 : Enable or disable interrupt for CH[1].LIMITL event */
N#define SAADC_INTEN_CH1LIMITL_Pos (9UL) /*!< Position of CH1LIMITL field. */
N#define SAADC_INTEN_CH1LIMITL_Msk (0x1UL << SAADC_INTEN_CH1LIMITL_Pos) /*!< Bit mask of CH1LIMITL field. */
N#define SAADC_INTEN_CH1LIMITL_Disabled (0UL) /*!< Disable */
N#define SAADC_INTEN_CH1LIMITL_Enabled (1UL) /*!< Enable */
N
N/* Bit 8 : Enable or disable interrupt for CH[1].LIMITH event */
N#define SAADC_INTEN_CH1LIMITH_Pos (8UL) /*!< Position of CH1LIMITH field. */
N#define SAADC_INTEN_CH1LIMITH_Msk (0x1UL << SAADC_INTEN_CH1LIMITH_Pos) /*!< Bit mask of CH1LIMITH field. */
N#define SAADC_INTEN_CH1LIMITH_Disabled (0UL) /*!< Disable */
N#define SAADC_INTEN_CH1LIMITH_Enabled (1UL) /*!< Enable */
N
N/* Bit 7 : Enable or disable interrupt for CH[0].LIMITL event */
N#define SAADC_INTEN_CH0LIMITL_Pos (7UL) /*!< Position of CH0LIMITL field. */
N#define SAADC_INTEN_CH0LIMITL_Msk (0x1UL << SAADC_INTEN_CH0LIMITL_Pos) /*!< Bit mask of CH0LIMITL field. */
N#define SAADC_INTEN_CH0LIMITL_Disabled (0UL) /*!< Disable */
N#define SAADC_INTEN_CH0LIMITL_Enabled (1UL) /*!< Enable */
N
N/* Bit 6 : Enable or disable interrupt for CH[0].LIMITH event */
N#define SAADC_INTEN_CH0LIMITH_Pos (6UL) /*!< Position of CH0LIMITH field. */
N#define SAADC_INTEN_CH0LIMITH_Msk (0x1UL << SAADC_INTEN_CH0LIMITH_Pos) /*!< Bit mask of CH0LIMITH field. */
N#define SAADC_INTEN_CH0LIMITH_Disabled (0UL) /*!< Disable */
N#define SAADC_INTEN_CH0LIMITH_Enabled (1UL) /*!< Enable */
N
N/* Bit 5 : Enable or disable interrupt for STOPPED event */
N#define SAADC_INTEN_STOPPED_Pos (5UL) /*!< Position of STOPPED field. */
N#define SAADC_INTEN_STOPPED_Msk (0x1UL << SAADC_INTEN_STOPPED_Pos) /*!< Bit mask of STOPPED field. */
N#define SAADC_INTEN_STOPPED_Disabled (0UL) /*!< Disable */
N#define SAADC_INTEN_STOPPED_Enabled (1UL) /*!< Enable */
N
N/* Bit 4 : Enable or disable interrupt for CALIBRATEDONE event */
N#define SAADC_INTEN_CALIBRATEDONE_Pos (4UL) /*!< Position of CALIBRATEDONE field. */
N#define SAADC_INTEN_CALIBRATEDONE_Msk (0x1UL << SAADC_INTEN_CALIBRATEDONE_Pos) /*!< Bit mask of CALIBRATEDONE field. */
N#define SAADC_INTEN_CALIBRATEDONE_Disabled (0UL) /*!< Disable */
N#define SAADC_INTEN_CALIBRATEDONE_Enabled (1UL) /*!< Enable */
N
N/* Bit 3 : Enable or disable interrupt for RESULTDONE event */
N#define SAADC_INTEN_RESULTDONE_Pos (3UL) /*!< Position of RESULTDONE field. */
N#define SAADC_INTEN_RESULTDONE_Msk (0x1UL << SAADC_INTEN_RESULTDONE_Pos) /*!< Bit mask of RESULTDONE field. */
N#define SAADC_INTEN_RESULTDONE_Disabled (0UL) /*!< Disable */
N#define SAADC_INTEN_RESULTDONE_Enabled (1UL) /*!< Enable */
N
N/* Bit 2 : Enable or disable interrupt for DONE event */
N#define SAADC_INTEN_DONE_Pos (2UL) /*!< Position of DONE field. */
N#define SAADC_INTEN_DONE_Msk (0x1UL << SAADC_INTEN_DONE_Pos) /*!< Bit mask of DONE field. */
N#define SAADC_INTEN_DONE_Disabled (0UL) /*!< Disable */
N#define SAADC_INTEN_DONE_Enabled (1UL) /*!< Enable */
N
N/* Bit 1 : Enable or disable interrupt for END event */
N#define SAADC_INTEN_END_Pos (1UL) /*!< Position of END field. */
N#define SAADC_INTEN_END_Msk (0x1UL << SAADC_INTEN_END_Pos) /*!< Bit mask of END field. */
N#define SAADC_INTEN_END_Disabled (0UL) /*!< Disable */
N#define SAADC_INTEN_END_Enabled (1UL) /*!< Enable */
N
N/* Bit 0 : Enable or disable interrupt for STARTED event */
N#define SAADC_INTEN_STARTED_Pos (0UL) /*!< Position of STARTED field. */
N#define SAADC_INTEN_STARTED_Msk (0x1UL << SAADC_INTEN_STARTED_Pos) /*!< Bit mask of STARTED field. */
N#define SAADC_INTEN_STARTED_Disabled (0UL) /*!< Disable */
N#define SAADC_INTEN_STARTED_Enabled (1UL) /*!< Enable */
N
N/* Register: SAADC_INTENSET */
N/* Description: Enable interrupt */
N
N/* Bit 21 : Write '1' to Enable interrupt for CH[7].LIMITL event */
N#define SAADC_INTENSET_CH7LIMITL_Pos (21UL) /*!< Position of CH7LIMITL field. */
N#define SAADC_INTENSET_CH7LIMITL_Msk (0x1UL << SAADC_INTENSET_CH7LIMITL_Pos) /*!< Bit mask of CH7LIMITL field. */
N#define SAADC_INTENSET_CH7LIMITL_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENSET_CH7LIMITL_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENSET_CH7LIMITL_Set (1UL) /*!< Enable */
N
N/* Bit 20 : Write '1' to Enable interrupt for CH[7].LIMITH event */
N#define SAADC_INTENSET_CH7LIMITH_Pos (20UL) /*!< Position of CH7LIMITH field. */
N#define SAADC_INTENSET_CH7LIMITH_Msk (0x1UL << SAADC_INTENSET_CH7LIMITH_Pos) /*!< Bit mask of CH7LIMITH field. */
N#define SAADC_INTENSET_CH7LIMITH_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENSET_CH7LIMITH_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENSET_CH7LIMITH_Set (1UL) /*!< Enable */
N
N/* Bit 19 : Write '1' to Enable interrupt for CH[6].LIMITL event */
N#define SAADC_INTENSET_CH6LIMITL_Pos (19UL) /*!< Position of CH6LIMITL field. */
N#define SAADC_INTENSET_CH6LIMITL_Msk (0x1UL << SAADC_INTENSET_CH6LIMITL_Pos) /*!< Bit mask of CH6LIMITL field. */
N#define SAADC_INTENSET_CH6LIMITL_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENSET_CH6LIMITL_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENSET_CH6LIMITL_Set (1UL) /*!< Enable */
N
N/* Bit 18 : Write '1' to Enable interrupt for CH[6].LIMITH event */
N#define SAADC_INTENSET_CH6LIMITH_Pos (18UL) /*!< Position of CH6LIMITH field. */
N#define SAADC_INTENSET_CH6LIMITH_Msk (0x1UL << SAADC_INTENSET_CH6LIMITH_Pos) /*!< Bit mask of CH6LIMITH field. */
N#define SAADC_INTENSET_CH6LIMITH_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENSET_CH6LIMITH_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENSET_CH6LIMITH_Set (1UL) /*!< Enable */
N
N/* Bit 17 : Write '1' to Enable interrupt for CH[5].LIMITL event */
N#define SAADC_INTENSET_CH5LIMITL_Pos (17UL) /*!< Position of CH5LIMITL field. */
N#define SAADC_INTENSET_CH5LIMITL_Msk (0x1UL << SAADC_INTENSET_CH5LIMITL_Pos) /*!< Bit mask of CH5LIMITL field. */
N#define SAADC_INTENSET_CH5LIMITL_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENSET_CH5LIMITL_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENSET_CH5LIMITL_Set (1UL) /*!< Enable */
N
N/* Bit 16 : Write '1' to Enable interrupt for CH[5].LIMITH event */
N#define SAADC_INTENSET_CH5LIMITH_Pos (16UL) /*!< Position of CH5LIMITH field. */
N#define SAADC_INTENSET_CH5LIMITH_Msk (0x1UL << SAADC_INTENSET_CH5LIMITH_Pos) /*!< Bit mask of CH5LIMITH field. */
N#define SAADC_INTENSET_CH5LIMITH_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENSET_CH5LIMITH_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENSET_CH5LIMITH_Set (1UL) /*!< Enable */
N
N/* Bit 15 : Write '1' to Enable interrupt for CH[4].LIMITL event */
N#define SAADC_INTENSET_CH4LIMITL_Pos (15UL) /*!< Position of CH4LIMITL field. */
N#define SAADC_INTENSET_CH4LIMITL_Msk (0x1UL << SAADC_INTENSET_CH4LIMITL_Pos) /*!< Bit mask of CH4LIMITL field. */
N#define SAADC_INTENSET_CH4LIMITL_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENSET_CH4LIMITL_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENSET_CH4LIMITL_Set (1UL) /*!< Enable */
N
N/* Bit 14 : Write '1' to Enable interrupt for CH[4].LIMITH event */
N#define SAADC_INTENSET_CH4LIMITH_Pos (14UL) /*!< Position of CH4LIMITH field. */
N#define SAADC_INTENSET_CH4LIMITH_Msk (0x1UL << SAADC_INTENSET_CH4LIMITH_Pos) /*!< Bit mask of CH4LIMITH field. */
N#define SAADC_INTENSET_CH4LIMITH_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENSET_CH4LIMITH_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENSET_CH4LIMITH_Set (1UL) /*!< Enable */
N
N/* Bit 13 : Write '1' to Enable interrupt for CH[3].LIMITL event */
N#define SAADC_INTENSET_CH3LIMITL_Pos (13UL) /*!< Position of CH3LIMITL field. */
N#define SAADC_INTENSET_CH3LIMITL_Msk (0x1UL << SAADC_INTENSET_CH3LIMITL_Pos) /*!< Bit mask of CH3LIMITL field. */
N#define SAADC_INTENSET_CH3LIMITL_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENSET_CH3LIMITL_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENSET_CH3LIMITL_Set (1UL) /*!< Enable */
N
N/* Bit 12 : Write '1' to Enable interrupt for CH[3].LIMITH event */
N#define SAADC_INTENSET_CH3LIMITH_Pos (12UL) /*!< Position of CH3LIMITH field. */
N#define SAADC_INTENSET_CH3LIMITH_Msk (0x1UL << SAADC_INTENSET_CH3LIMITH_Pos) /*!< Bit mask of CH3LIMITH field. */
N#define SAADC_INTENSET_CH3LIMITH_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENSET_CH3LIMITH_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENSET_CH3LIMITH_Set (1UL) /*!< Enable */
N
N/* Bit 11 : Write '1' to Enable interrupt for CH[2].LIMITL event */
N#define SAADC_INTENSET_CH2LIMITL_Pos (11UL) /*!< Position of CH2LIMITL field. */
N#define SAADC_INTENSET_CH2LIMITL_Msk (0x1UL << SAADC_INTENSET_CH2LIMITL_Pos) /*!< Bit mask of CH2LIMITL field. */
N#define SAADC_INTENSET_CH2LIMITL_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENSET_CH2LIMITL_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENSET_CH2LIMITL_Set (1UL) /*!< Enable */
N
N/* Bit 10 : Write '1' to Enable interrupt for CH[2].LIMITH event */
N#define SAADC_INTENSET_CH2LIMITH_Pos (10UL) /*!< Position of CH2LIMITH field. */
N#define SAADC_INTENSET_CH2LIMITH_Msk (0x1UL << SAADC_INTENSET_CH2LIMITH_Pos) /*!< Bit mask of CH2LIMITH field. */
N#define SAADC_INTENSET_CH2LIMITH_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENSET_CH2LIMITH_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENSET_CH2LIMITH_Set (1UL) /*!< Enable */
N
N/* Bit 9 : Write '1' to Enable interrupt for CH[1].LIMITL event */
N#define SAADC_INTENSET_CH1LIMITL_Pos (9UL) /*!< Position of CH1LIMITL field. */
N#define SAADC_INTENSET_CH1LIMITL_Msk (0x1UL << SAADC_INTENSET_CH1LIMITL_Pos) /*!< Bit mask of CH1LIMITL field. */
N#define SAADC_INTENSET_CH1LIMITL_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENSET_CH1LIMITL_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENSET_CH1LIMITL_Set (1UL) /*!< Enable */
N
N/* Bit 8 : Write '1' to Enable interrupt for CH[1].LIMITH event */
N#define SAADC_INTENSET_CH1LIMITH_Pos (8UL) /*!< Position of CH1LIMITH field. */
N#define SAADC_INTENSET_CH1LIMITH_Msk (0x1UL << SAADC_INTENSET_CH1LIMITH_Pos) /*!< Bit mask of CH1LIMITH field. */
N#define SAADC_INTENSET_CH1LIMITH_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENSET_CH1LIMITH_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENSET_CH1LIMITH_Set (1UL) /*!< Enable */
N
N/* Bit 7 : Write '1' to Enable interrupt for CH[0].LIMITL event */
N#define SAADC_INTENSET_CH0LIMITL_Pos (7UL) /*!< Position of CH0LIMITL field. */
N#define SAADC_INTENSET_CH0LIMITL_Msk (0x1UL << SAADC_INTENSET_CH0LIMITL_Pos) /*!< Bit mask of CH0LIMITL field. */
N#define SAADC_INTENSET_CH0LIMITL_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENSET_CH0LIMITL_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENSET_CH0LIMITL_Set (1UL) /*!< Enable */
N
N/* Bit 6 : Write '1' to Enable interrupt for CH[0].LIMITH event */
N#define SAADC_INTENSET_CH0LIMITH_Pos (6UL) /*!< Position of CH0LIMITH field. */
N#define SAADC_INTENSET_CH0LIMITH_Msk (0x1UL << SAADC_INTENSET_CH0LIMITH_Pos) /*!< Bit mask of CH0LIMITH field. */
N#define SAADC_INTENSET_CH0LIMITH_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENSET_CH0LIMITH_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENSET_CH0LIMITH_Set (1UL) /*!< Enable */
N
N/* Bit 5 : Write '1' to Enable interrupt for STOPPED event */
N#define SAADC_INTENSET_STOPPED_Pos (5UL) /*!< Position of STOPPED field. */
N#define SAADC_INTENSET_STOPPED_Msk (0x1UL << SAADC_INTENSET_STOPPED_Pos) /*!< Bit mask of STOPPED field. */
N#define SAADC_INTENSET_STOPPED_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENSET_STOPPED_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENSET_STOPPED_Set (1UL) /*!< Enable */
N
N/* Bit 4 : Write '1' to Enable interrupt for CALIBRATEDONE event */
N#define SAADC_INTENSET_CALIBRATEDONE_Pos (4UL) /*!< Position of CALIBRATEDONE field. */
N#define SAADC_INTENSET_CALIBRATEDONE_Msk (0x1UL << SAADC_INTENSET_CALIBRATEDONE_Pos) /*!< Bit mask of CALIBRATEDONE field. */
N#define SAADC_INTENSET_CALIBRATEDONE_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENSET_CALIBRATEDONE_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENSET_CALIBRATEDONE_Set (1UL) /*!< Enable */
N
N/* Bit 3 : Write '1' to Enable interrupt for RESULTDONE event */
N#define SAADC_INTENSET_RESULTDONE_Pos (3UL) /*!< Position of RESULTDONE field. */
N#define SAADC_INTENSET_RESULTDONE_Msk (0x1UL << SAADC_INTENSET_RESULTDONE_Pos) /*!< Bit mask of RESULTDONE field. */
N#define SAADC_INTENSET_RESULTDONE_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENSET_RESULTDONE_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENSET_RESULTDONE_Set (1UL) /*!< Enable */
N
N/* Bit 2 : Write '1' to Enable interrupt for DONE event */
N#define SAADC_INTENSET_DONE_Pos (2UL) /*!< Position of DONE field. */
N#define SAADC_INTENSET_DONE_Msk (0x1UL << SAADC_INTENSET_DONE_Pos) /*!< Bit mask of DONE field. */
N#define SAADC_INTENSET_DONE_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENSET_DONE_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENSET_DONE_Set (1UL) /*!< Enable */
N
N/* Bit 1 : Write '1' to Enable interrupt for END event */
N#define SAADC_INTENSET_END_Pos (1UL) /*!< Position of END field. */
N#define SAADC_INTENSET_END_Msk (0x1UL << SAADC_INTENSET_END_Pos) /*!< Bit mask of END field. */
N#define SAADC_INTENSET_END_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENSET_END_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENSET_END_Set (1UL) /*!< Enable */
N
N/* Bit 0 : Write '1' to Enable interrupt for STARTED event */
N#define SAADC_INTENSET_STARTED_Pos (0UL) /*!< Position of STARTED field. */
N#define SAADC_INTENSET_STARTED_Msk (0x1UL << SAADC_INTENSET_STARTED_Pos) /*!< Bit mask of STARTED field. */
N#define SAADC_INTENSET_STARTED_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENSET_STARTED_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENSET_STARTED_Set (1UL) /*!< Enable */
N
N/* Register: SAADC_INTENCLR */
N/* Description: Disable interrupt */
N
N/* Bit 21 : Write '1' to Disable interrupt for CH[7].LIMITL event */
N#define SAADC_INTENCLR_CH7LIMITL_Pos (21UL) /*!< Position of CH7LIMITL field. */
N#define SAADC_INTENCLR_CH7LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH7LIMITL_Pos) /*!< Bit mask of CH7LIMITL field. */
N#define SAADC_INTENCLR_CH7LIMITL_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENCLR_CH7LIMITL_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENCLR_CH7LIMITL_Clear (1UL) /*!< Disable */
N
N/* Bit 20 : Write '1' to Disable interrupt for CH[7].LIMITH event */
N#define SAADC_INTENCLR_CH7LIMITH_Pos (20UL) /*!< Position of CH7LIMITH field. */
N#define SAADC_INTENCLR_CH7LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH7LIMITH_Pos) /*!< Bit mask of CH7LIMITH field. */
N#define SAADC_INTENCLR_CH7LIMITH_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENCLR_CH7LIMITH_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENCLR_CH7LIMITH_Clear (1UL) /*!< Disable */
N
N/* Bit 19 : Write '1' to Disable interrupt for CH[6].LIMITL event */
N#define SAADC_INTENCLR_CH6LIMITL_Pos (19UL) /*!< Position of CH6LIMITL field. */
N#define SAADC_INTENCLR_CH6LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH6LIMITL_Pos) /*!< Bit mask of CH6LIMITL field. */
N#define SAADC_INTENCLR_CH6LIMITL_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENCLR_CH6LIMITL_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENCLR_CH6LIMITL_Clear (1UL) /*!< Disable */
N
N/* Bit 18 : Write '1' to Disable interrupt for CH[6].LIMITH event */
N#define SAADC_INTENCLR_CH6LIMITH_Pos (18UL) /*!< Position of CH6LIMITH field. */
N#define SAADC_INTENCLR_CH6LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH6LIMITH_Pos) /*!< Bit mask of CH6LIMITH field. */
N#define SAADC_INTENCLR_CH6LIMITH_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENCLR_CH6LIMITH_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENCLR_CH6LIMITH_Clear (1UL) /*!< Disable */
N
N/* Bit 17 : Write '1' to Disable interrupt for CH[5].LIMITL event */
N#define SAADC_INTENCLR_CH5LIMITL_Pos (17UL) /*!< Position of CH5LIMITL field. */
N#define SAADC_INTENCLR_CH5LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH5LIMITL_Pos) /*!< Bit mask of CH5LIMITL field. */
N#define SAADC_INTENCLR_CH5LIMITL_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENCLR_CH5LIMITL_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENCLR_CH5LIMITL_Clear (1UL) /*!< Disable */
N
N/* Bit 16 : Write '1' to Disable interrupt for CH[5].LIMITH event */
N#define SAADC_INTENCLR_CH5LIMITH_Pos (16UL) /*!< Position of CH5LIMITH field. */
N#define SAADC_INTENCLR_CH5LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH5LIMITH_Pos) /*!< Bit mask of CH5LIMITH field. */
N#define SAADC_INTENCLR_CH5LIMITH_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENCLR_CH5LIMITH_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENCLR_CH5LIMITH_Clear (1UL) /*!< Disable */
N
N/* Bit 15 : Write '1' to Disable interrupt for CH[4].LIMITL event */
N#define SAADC_INTENCLR_CH4LIMITL_Pos (15UL) /*!< Position of CH4LIMITL field. */
N#define SAADC_INTENCLR_CH4LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH4LIMITL_Pos) /*!< Bit mask of CH4LIMITL field. */
N#define SAADC_INTENCLR_CH4LIMITL_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENCLR_CH4LIMITL_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENCLR_CH4LIMITL_Clear (1UL) /*!< Disable */
N
N/* Bit 14 : Write '1' to Disable interrupt for CH[4].LIMITH event */
N#define SAADC_INTENCLR_CH4LIMITH_Pos (14UL) /*!< Position of CH4LIMITH field. */
N#define SAADC_INTENCLR_CH4LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH4LIMITH_Pos) /*!< Bit mask of CH4LIMITH field. */
N#define SAADC_INTENCLR_CH4LIMITH_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENCLR_CH4LIMITH_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENCLR_CH4LIMITH_Clear (1UL) /*!< Disable */
N
N/* Bit 13 : Write '1' to Disable interrupt for CH[3].LIMITL event */
N#define SAADC_INTENCLR_CH3LIMITL_Pos (13UL) /*!< Position of CH3LIMITL field. */
N#define SAADC_INTENCLR_CH3LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH3LIMITL_Pos) /*!< Bit mask of CH3LIMITL field. */
N#define SAADC_INTENCLR_CH3LIMITL_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENCLR_CH3LIMITL_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENCLR_CH3LIMITL_Clear (1UL) /*!< Disable */
N
N/* Bit 12 : Write '1' to Disable interrupt for CH[3].LIMITH event */
N#define SAADC_INTENCLR_CH3LIMITH_Pos (12UL) /*!< Position of CH3LIMITH field. */
N#define SAADC_INTENCLR_CH3LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH3LIMITH_Pos) /*!< Bit mask of CH3LIMITH field. */
N#define SAADC_INTENCLR_CH3LIMITH_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENCLR_CH3LIMITH_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENCLR_CH3LIMITH_Clear (1UL) /*!< Disable */
N
N/* Bit 11 : Write '1' to Disable interrupt for CH[2].LIMITL event */
N#define SAADC_INTENCLR_CH2LIMITL_Pos (11UL) /*!< Position of CH2LIMITL field. */
N#define SAADC_INTENCLR_CH2LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH2LIMITL_Pos) /*!< Bit mask of CH2LIMITL field. */
N#define SAADC_INTENCLR_CH2LIMITL_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENCLR_CH2LIMITL_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENCLR_CH2LIMITL_Clear (1UL) /*!< Disable */
N
N/* Bit 10 : Write '1' to Disable interrupt for CH[2].LIMITH event */
N#define SAADC_INTENCLR_CH2LIMITH_Pos (10UL) /*!< Position of CH2LIMITH field. */
N#define SAADC_INTENCLR_CH2LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH2LIMITH_Pos) /*!< Bit mask of CH2LIMITH field. */
N#define SAADC_INTENCLR_CH2LIMITH_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENCLR_CH2LIMITH_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENCLR_CH2LIMITH_Clear (1UL) /*!< Disable */
N
N/* Bit 9 : Write '1' to Disable interrupt for CH[1].LIMITL event */
N#define SAADC_INTENCLR_CH1LIMITL_Pos (9UL) /*!< Position of CH1LIMITL field. */
N#define SAADC_INTENCLR_CH1LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH1LIMITL_Pos) /*!< Bit mask of CH1LIMITL field. */
N#define SAADC_INTENCLR_CH1LIMITL_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENCLR_CH1LIMITL_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENCLR_CH1LIMITL_Clear (1UL) /*!< Disable */
N
N/* Bit 8 : Write '1' to Disable interrupt for CH[1].LIMITH event */
N#define SAADC_INTENCLR_CH1LIMITH_Pos (8UL) /*!< Position of CH1LIMITH field. */
N#define SAADC_INTENCLR_CH1LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH1LIMITH_Pos) /*!< Bit mask of CH1LIMITH field. */
N#define SAADC_INTENCLR_CH1LIMITH_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENCLR_CH1LIMITH_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENCLR_CH1LIMITH_Clear (1UL) /*!< Disable */
N
N/* Bit 7 : Write '1' to Disable interrupt for CH[0].LIMITL event */
N#define SAADC_INTENCLR_CH0LIMITL_Pos (7UL) /*!< Position of CH0LIMITL field. */
N#define SAADC_INTENCLR_CH0LIMITL_Msk (0x1UL << SAADC_INTENCLR_CH0LIMITL_Pos) /*!< Bit mask of CH0LIMITL field. */
N#define SAADC_INTENCLR_CH0LIMITL_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENCLR_CH0LIMITL_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENCLR_CH0LIMITL_Clear (1UL) /*!< Disable */
N
N/* Bit 6 : Write '1' to Disable interrupt for CH[0].LIMITH event */
N#define SAADC_INTENCLR_CH0LIMITH_Pos (6UL) /*!< Position of CH0LIMITH field. */
N#define SAADC_INTENCLR_CH0LIMITH_Msk (0x1UL << SAADC_INTENCLR_CH0LIMITH_Pos) /*!< Bit mask of CH0LIMITH field. */
N#define SAADC_INTENCLR_CH0LIMITH_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENCLR_CH0LIMITH_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENCLR_CH0LIMITH_Clear (1UL) /*!< Disable */
N
N/* Bit 5 : Write '1' to Disable interrupt for STOPPED event */
N#define SAADC_INTENCLR_STOPPED_Pos (5UL) /*!< Position of STOPPED field. */
N#define SAADC_INTENCLR_STOPPED_Msk (0x1UL << SAADC_INTENCLR_STOPPED_Pos) /*!< Bit mask of STOPPED field. */
N#define SAADC_INTENCLR_STOPPED_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENCLR_STOPPED_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENCLR_STOPPED_Clear (1UL) /*!< Disable */
N
N/* Bit 4 : Write '1' to Disable interrupt for CALIBRATEDONE event */
N#define SAADC_INTENCLR_CALIBRATEDONE_Pos (4UL) /*!< Position of CALIBRATEDONE field. */
N#define SAADC_INTENCLR_CALIBRATEDONE_Msk (0x1UL << SAADC_INTENCLR_CALIBRATEDONE_Pos) /*!< Bit mask of CALIBRATEDONE field. */
N#define SAADC_INTENCLR_CALIBRATEDONE_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENCLR_CALIBRATEDONE_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENCLR_CALIBRATEDONE_Clear (1UL) /*!< Disable */
N
N/* Bit 3 : Write '1' to Disable interrupt for RESULTDONE event */
N#define SAADC_INTENCLR_RESULTDONE_Pos (3UL) /*!< Position of RESULTDONE field. */
N#define SAADC_INTENCLR_RESULTDONE_Msk (0x1UL << SAADC_INTENCLR_RESULTDONE_Pos) /*!< Bit mask of RESULTDONE field. */
N#define SAADC_INTENCLR_RESULTDONE_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENCLR_RESULTDONE_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENCLR_RESULTDONE_Clear (1UL) /*!< Disable */
N
N/* Bit 2 : Write '1' to Disable interrupt for DONE event */
N#define SAADC_INTENCLR_DONE_Pos (2UL) /*!< Position of DONE field. */
N#define SAADC_INTENCLR_DONE_Msk (0x1UL << SAADC_INTENCLR_DONE_Pos) /*!< Bit mask of DONE field. */
N#define SAADC_INTENCLR_DONE_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENCLR_DONE_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENCLR_DONE_Clear (1UL) /*!< Disable */
N
N/* Bit 1 : Write '1' to Disable interrupt for END event */
N#define SAADC_INTENCLR_END_Pos (1UL) /*!< Position of END field. */
N#define SAADC_INTENCLR_END_Msk (0x1UL << SAADC_INTENCLR_END_Pos) /*!< Bit mask of END field. */
N#define SAADC_INTENCLR_END_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENCLR_END_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENCLR_END_Clear (1UL) /*!< Disable */
N
N/* Bit 0 : Write '1' to Disable interrupt for STARTED event */
N#define SAADC_INTENCLR_STARTED_Pos (0UL) /*!< Position of STARTED field. */
N#define SAADC_INTENCLR_STARTED_Msk (0x1UL << SAADC_INTENCLR_STARTED_Pos) /*!< Bit mask of STARTED field. */
N#define SAADC_INTENCLR_STARTED_Disabled (0UL) /*!< Read: Disabled */
N#define SAADC_INTENCLR_STARTED_Enabled (1UL) /*!< Read: Enabled */
N#define SAADC_INTENCLR_STARTED_Clear (1UL) /*!< Disable */
N
N/* Register: SAADC_STATUS */
N/* Description: Status */
N
N/* Bit 0 : Status */
N#define SAADC_STATUS_STATUS_Pos (0UL) /*!< Position of STATUS field. */
N#define SAADC_STATUS_STATUS_Msk (0x1UL << SAADC_STATUS_STATUS_Pos) /*!< Bit mask of STATUS field. */
N#define SAADC_STATUS_STATUS_Ready (0UL) /*!< ADC is ready. No on-going conversion. */
N#define SAADC_STATUS_STATUS_Busy (1UL) /*!< ADC is busy. Conversion in progress. */
N
N/* Register: SAADC_ENABLE */
N/* Description: Enable or disable ADC */
N
N/* Bit 0 : Enable or disable ADC */
N#define SAADC_ENABLE_ENABLE_Pos (0UL) /*!< Position of ENABLE field. */
N#define SAADC_ENABLE_ENABLE_Msk (0x1UL << SAADC_ENABLE_ENABLE_Pos) /*!< Bit mask of ENABLE field. */
N#define SAADC_ENABLE_ENABLE_Disabled (0UL) /*!< Disable ADC */
N#define SAADC_ENABLE_ENABLE_Enabled (1UL) /*!< Enable ADC */
N
N/* Register: SAADC_CH_PSELP */
N/* Description: Description cluster[0]:  Input positive pin selection for CH[0] */
N
N/* Bits 4..0 : Analog positive input channel */
N#define SAADC_CH_PSELP_PSELP_Pos (0UL) /*!< Position of PSELP field. */
N#define SAADC_CH_PSELP_PSELP_Msk (0x1FUL << SAADC_CH_PSELP_PSELP_Pos) /*!< Bit mask of PSELP field. */
N#define SAADC_CH_PSELP_PSELP_NC (0UL) /*!< Not connected */
N#define SAADC_CH_PSELP_PSELP_AnalogInput0 (1UL) /*!< AIN0 */
N#define SAADC_CH_PSELP_PSELP_AnalogInput1 (2UL) /*!< AIN1 */
N#define SAADC_CH_PSELP_PSELP_AnalogInput2 (3UL) /*!< AIN2 */
N#define SAADC_CH_PSELP_PSELP_AnalogInput3 (4UL) /*!< AIN3 */
N#define SAADC_CH_PSELP_PSELP_AnalogInput4 (5UL) /*!< AIN4 */
N#define SAADC_CH_PSELP_PSELP_AnalogInput5 (6UL) /*!< AIN5 */
N#define SAADC_CH_PSELP_PSELP_AnalogInput6 (7UL) /*!< AIN6 */
N#define SAADC_CH_PSELP_PSELP_AnalogInput7 (8UL) /*!< AIN7 */
N#define SAADC_CH_PSELP_PSELP_VDD (9UL) /*!< VDD */
N
N/* Register: SAADC_CH_PSELN */
N/* Description: Description cluster[0]:  Input negative pin selection for CH[0] */
N
N/* Bits 4..0 : Analog negative input, enables differential channel */
N#define SAADC_CH_PSELN_PSELN_Pos (0UL) /*!< Position of PSELN field. */
N#define SAADC_CH_PSELN_PSELN_Msk (0x1FUL << SAADC_CH_PSELN_PSELN_Pos) /*!< Bit mask of PSELN field. */
N#define SAADC_CH_PSELN_PSELN_NC (0UL) /*!< Not connected */
N#define SAADC_CH_PSELN_PSELN_AnalogInput0 (1UL) /*!< AIN0 */
N#define SAADC_CH_PSELN_PSELN_AnalogInput1 (2UL) /*!< AIN1 */
N#define SAADC_CH_PSELN_PSELN_AnalogInput2 (3UL) /*!< AIN2 */
N#define SAADC_CH_PSELN_PSELN_AnalogInput3 (4UL) /*!< AIN3 */
N#define SAADC_CH_PSELN_PSELN_AnalogInput4 (5UL) /*!< AIN4 */
N#define SAADC_CH_PSELN_PSELN_AnalogInput5 (6UL) /*!< AIN5 */
N#define SAADC_CH_PSELN_PSELN_AnalogInput6 (7UL) /*!< AIN6 */
N#define SAADC_CH_PSELN_PSELN_AnalogInput7 (8UL) /*!< AIN7 */
N#define SAADC_CH_PSELN_PSELN_VDD (9UL) /*!< VDD */
N
N/* Register: SAADC_CH_CONFIG */
N/* Description: Description cluster[0]:  Input configuration for CH[0] */
N
N/* Bit 24 : Enable burst mode */
N#define SAADC_CH_CONFIG_BURST_Pos (24UL) /*!< Position of BURST field. */
N#define SAADC_CH_CONFIG_BURST_Msk (0x1UL << SAADC_CH_CONFIG_BURST_Pos) /*!< Bit mask of BURST field. */
N#define SAADC_CH_CONFIG_BURST_Disabled (0UL) /*!< Burst mode is disabled (normal operation) */
N#define SAADC_CH_CONFIG_BURST_Enabled (1UL) /*!< Burst mode is enabled. SAADC takes 2^OVERSAMPLE number of samples as fast as it can, and sends the average to Data RAM. */
N
N/* Bit 20 : Enable differential mode */
N#define SAADC_CH_CONFIG_MODE_Pos (20UL) /*!< Position of MODE field. */
N#define SAADC_CH_CONFIG_MODE_Msk (0x1UL << SAADC_CH_CONFIG_MODE_Pos) /*!< Bit mask of MODE field. */
N#define SAADC_CH_CONFIG_MODE_SE (0UL) /*!< Single ended, PSELN will be ignored, negative input to ADC shorted to GND */
N#define SAADC_CH_CONFIG_MODE_Diff (1UL) /*!< Differential */
N
N/* Bits 18..16 : Acquisition time, the time the ADC uses to sample the input voltage */
N#define SAADC_CH_CONFIG_TACQ_Pos (16UL) /*!< Position of TACQ field. */
N#define SAADC_CH_CONFIG_TACQ_Msk (0x7UL << SAADC_CH_CONFIG_TACQ_Pos) /*!< Bit mask of TACQ field. */
N#define SAADC_CH_CONFIG_TACQ_3us (0UL) /*!< 3 us */
N#define SAADC_CH_CONFIG_TACQ_5us (1UL) /*!< 5 us */
N#define SAADC_CH_CONFIG_TACQ_10us (2UL) /*!< 10 us */
N#define SAADC_CH_CONFIG_TACQ_15us (3UL) /*!< 15 us */
N#define SAADC_CH_CONFIG_TACQ_20us (4UL) /*!< 20 us */
N#define SAADC_CH_CONFIG_TACQ_40us (5UL) /*!< 40 us */
N
N/* Bit 12 : Reference control */
N#define SAADC_CH_CONFIG_REFSEL_Pos (12UL) /*!< Position of REFSEL field. */
N#define SAADC_CH_CONFIG_REFSEL_Msk (0x1UL << SAADC_CH_CONFIG_REFSEL_Pos) /*!< Bit mask of REFSEL field. */
N#define SAADC_CH_CONFIG_REFSEL_Internal (0UL) /*!< Internal reference (0.6 V) */
N#define SAADC_CH_CONFIG_REFSEL_VDD1_4 (1UL) /*!< VDD/4 as reference */
N
N/* Bits 10..8 : Gain control */
N#define SAADC_CH_CONFIG_GAIN_Pos (8UL) /*!< Position of GAIN field. */
N#define SAADC_CH_CONFIG_GAIN_Msk (0x7UL << SAADC_CH_CONFIG_GAIN_Pos) /*!< Bit mask of GAIN field. */
N#define SAADC_CH_CONFIG_GAIN_Gain1_6 (0UL) /*!< 1/6 */
N#define SAADC_CH_CONFIG_GAIN_Gain1_5 (1UL) /*!< 1/5 */
N#define SAADC_CH_CONFIG_GAIN_Gain1_4 (2UL) /*!< 1/4 */
N#define SAADC_CH_CONFIG_GAIN_Gain1_3 (3UL) /*!< 1/3 */
N#define SAADC_CH_CONFIG_GAIN_Gain1_2 (4UL) /*!< 1/2 */
N#define SAADC_CH_CONFIG_GAIN_Gain1 (5UL) /*!< 1 */
N#define SAADC_CH_CONFIG_GAIN_Gain2 (6UL) /*!< 2 */
N#define SAADC_CH_CONFIG_GAIN_Gain4 (7UL) /*!< 4 */
N
N/* Bits 5..4 : Negative channel resistor control */
N#define SAADC_CH_CONFIG_RESN_Pos (4UL) /*!< Position of RESN field. */
N#define SAADC_CH_CONFIG_RESN_Msk (0x3UL << SAADC_CH_CONFIG_RESN_Pos) /*!< Bit mask of RESN field. */
N#define SAADC_CH_CONFIG_RESN_Bypass (0UL) /*!< Bypass resistor ladder */
N#define SAADC_CH_CONFIG_RESN_Pulldown (1UL) /*!< Pull-down to GND */
N#define SAADC_CH_CONFIG_RESN_Pullup (2UL) /*!< Pull-up to VDD */
N#define SAADC_CH_CONFIG_RESN_VDD1_2 (3UL) /*!< Set input at VDD/2 */
N
N/* Bits 1..0 : Positive channel resistor control */
N#define SAADC_CH_CONFIG_RESP_Pos (0UL) /*!< Position of RESP field. */
N#define SAADC_CH_CONFIG_RESP_Msk (0x3UL << SAADC_CH_CONFIG_RESP_Pos) /*!< Bit mask of RESP field. */
N#define SAADC_CH_CONFIG_RESP_Bypass (0UL) /*!< Bypass resistor ladder */
N#define SAADC_CH_CONFIG_RESP_Pulldown (1UL) /*!< Pull-down to GND */
N#define SAADC_CH_CONFIG_RESP_Pullup (2UL) /*!< Pull-up to VDD */
N#define SAADC_CH_CONFIG_RESP_VDD1_2 (3UL) /*!< Set input at VDD/2 */
N
N/* Register: SAADC_CH_LIMIT */
N/* Description: Description cluster[0]:  High/low limits for event monitoring a channel */
N
N/* Bits 31..16 : High level limit */
N#define SAADC_CH_LIMIT_HIGH_Pos (16UL) /*!< Position of HIGH field. */
N#define SAADC_CH_LIMIT_HIGH_Msk (0xFFFFUL << SAADC_CH_LIMIT_HIGH_Pos) /*!< Bit mask of HIGH field. */
N
N/* Bits 15..0 : Low level limit */
N#define SAADC_CH_LIMIT_LOW_Pos (0UL) /*!< Position of LOW field. */
N#define SAADC_CH_LIMIT_LOW_Msk (0xFFFFUL << SAADC_CH_LIMIT_LOW_Pos) /*!< Bit mask of LOW field. */
N
N/* Register: SAADC_RESOLUTION */
N/* Description: Resolution configuration */
N
N/* Bits 2..0 : Set the resolution */
N#define SAADC_RESOLUTION_VAL_Pos (0UL) /*!< Position of VAL field. */
N#define SAADC_RESOLUTION_VAL_Msk (0x7UL << SAADC_RESOLUTION_VAL_Pos) /*!< Bit mask of VAL field. */
N#define SAADC_RESOLUTION_VAL_8bit (0UL) /*!< 8 bit */
N#define SAADC_RESOLUTION_VAL_10bit (1UL) /*!< 10 bit */
N#define SAADC_RESOLUTION_VAL_12bit (2UL) /*!< 12 bit */
N#define SAADC_RESOLUTION_VAL_14bit (3UL) /*!< 14 bit */
N
N/* Register: SAADC_OVERSAMPLE */
N/* Description: Oversampling configuration. OVERSAMPLE should not be combined with SCAN. The RESOLUTION is applied before averaging, thus for high OVERSAMPLE a higher RESOLUTION should be used. */
N
N/* Bits 3..0 : Oversample control */
N#define SAADC_OVERSAMPLE_OVERSAMPLE_Pos (0UL) /*!< Position of OVERSAMPLE field. */
N#define SAADC_OVERSAMPLE_OVERSAMPLE_Msk (0xFUL << SAADC_OVERSAMPLE_OVERSAMPLE_Pos) /*!< Bit mask of OVERSAMPLE field. */
N#define SAADC_OVERSAMPLE_OVERSAMPLE_Bypass (0UL) /*!< Bypass oversampling */
N#define SAADC_OVERSAMPLE_OVERSAMPLE_Over2x (1UL) /*!< Oversample 2x */
N#define SAADC_OVERSAMPLE_OVERSAMPLE_Over4x (2UL) /*!< Oversample 4x */
N#define SAADC_OVERSAMPLE_OVERSAMPLE_Over8x (3UL) /*!< Oversample 8x */
N#define SAADC_OVERSAMPLE_OVERSAMPLE_Over16x (4UL) /*!< Oversample 16x */
N#define SAADC_OVERSAMPLE_OVERSAMPLE_Over32x (5UL) /*!< Oversample 32x */
N#define SAADC_OVERSAMPLE_OVERSAMPLE_Over64x (6UL) /*!< Oversample 64x */
N#define SAADC_OVERSAMPLE_OVERSAMPLE_Over128x (7UL) /*!< Oversample 128x */
N#define SAADC_OVERSAMPLE_OVERSAMPLE_Over256x (8UL) /*!< Oversample 256x */
N
N/* Register: SAADC_SAMPLERATE */
N/* Description: Controls normal or continuous sample rate */
N
N/* Bit 12 : Select mode for sample rate control */
N#define SAADC_SAMPLERATE_MODE_Pos (12UL) /*!< Position of MODE field. */
N#define SAADC_SAMPLERATE_MODE_Msk (0x1UL << SAADC_SAMPLERATE_MODE_Pos) /*!< Bit mask of MODE field. */
N#define SAADC_SAMPLERATE_MODE_Task (0UL) /*!< Rate is controlled from SAMPLE task */
N#define SAADC_SAMPLERATE_MODE_Timers (1UL) /*!< Rate is controlled from local timer (use CC to control the rate) */
N
N/* Bits 10..0 : Capture and compare value. Sample rate is 16 MHz/CC */
N#define SAADC_SAMPLERATE_CC_Pos (0UL) /*!< Position of CC field. */
N#define SAADC_SAMPLERATE_CC_Msk (0x7FFUL << SAADC_SAMPLERATE_CC_Pos) /*!< Bit mask of CC field. */
N
N/* Register: SAADC_RESULT_PTR */
N/* Description: Data pointer */
N
N/* Bits 31..0 : Data pointer */
N#define SAADC_RESULT_PTR_PTR_Pos (0UL) /*!< Position of PTR field. */
N#define SAADC_RESULT_PTR_PTR_Msk (0xFFFFFFFFUL << SAADC_RESULT_PTR_PTR_Pos) /*!< Bit mask of PTR field. */
N
N/* Register: SAADC_RESULT_MAXCNT */
N/* Description: Maximum number of buffer words to transfer */
N
N/* Bits 14..0 : Maximum number of buffer words to transfer */
N#define SAADC_RESULT_MAXCNT_MAXCNT_Pos (0UL) /*!< Position of MAXCNT field. */
N#define SAADC_RESULT_MAXCNT_MAXCNT_Msk (0x7FFFUL << SAADC_RESULT_MAXCNT_MAXCNT_Pos) /*!< Bit mask of MAXCNT field. */
N
N/* Register: SAADC_RESULT_AMOUNT */
N/* Description: Number of buffer words transferred since last START */
N
N/* Bits 14..0 : Number of buffer words transferred since last START. This register can be read after an END or STOPPED event. */
N#define SAADC_RESULT_AMOUNT_AMOUNT_Pos (0UL) /*!< Position of AMOUNT field. */
N#define SAADC_RESULT_AMOUNT_AMOUNT_Msk (0x7FFFUL << SAADC_RESULT_AMOUNT_AMOUNT_Pos) /*!< Bit mask of AMOUNT field. */
N
N
N/* Peripheral: SPI */
N/* Description: Serial Peripheral Interface 0 */
N
N/* Register: SPI_INTENSET */
N/* Description: Enable interrupt */
N
N/* Bit 2 : Write '1' to Enable interrupt for READY event */
N#define SPI_INTENSET_READY_Pos (2UL) /*!< Position of READY field. */
N#define SPI_INTENSET_READY_Msk (0x1UL << SPI_INTENSET_READY_Pos) /*!< Bit mask of READY field. */
N#define SPI_INTENSET_READY_Disabled (0UL) /*!< Read: Disabled */
N#define SPI_INTENSET_READY_Enabled (1UL) /*!< Read: Enabled */
N#define SPI_INTENSET_READY_Set (1UL) /*!< Enable */
N
N/* Register: SPI_INTENCLR */
N/* Description: Disable interrupt */
N
N/* Bit 2 : Write '1' to Disable interrupt for READY event */
N#define SPI_INTENCLR_READY_Pos (2UL) /*!< Position of READY field. */
N#define SPI_INTENCLR_READY_Msk (0x1UL << SPI_INTENCLR_READY_Pos) /*!< Bit mask of READY field. */
N#define SPI_INTENCLR_READY_Disabled (0UL) /*!< Read: Disabled */
N#define SPI_INTENCLR_READY_Enabled (1UL) /*!< Read: Enabled */
N#define SPI_INTENCLR_READY_Clear (1UL) /*!< Disable */
N
N/* Register: SPI_ENABLE */
N/* Description: Enable SPI */
N
N/* Bits 3..0 : Enable or disable SPI */
N#define SPI_ENABLE_ENABLE_Pos (0UL) /*!< Position of ENABLE field. */
N#define SPI_ENABLE_ENABLE_Msk (0xFUL << SPI_ENABLE_ENABLE_Pos) /*!< Bit mask of ENABLE field. */
N#define SPI_ENABLE_ENABLE_Disabled (0UL) /*!< Disable SPI */
N#define SPI_ENABLE_ENABLE_Enabled (1UL) /*!< Enable SPI */
N
N/* Register: SPI_PSEL_SCK */
N/* Description: Pin select for SCK */
N
N/* Bits 31..0 : Pin number configuration for SPI SCK signal */
N#define SPI_PSEL_SCK_PSELSCK_Pos (0UL) /*!< Position of PSELSCK field. */
N#define SPI_PSEL_SCK_PSELSCK_Msk (0xFFFFFFFFUL << SPI_PSEL_SCK_PSELSCK_Pos) /*!< Bit mask of PSELSCK field. */
N#define SPI_PSEL_SCK_PSELSCK_Disconnected (0xFFFFFFFFUL) /*!< Disconnect */
N
N/* Register: SPI_PSEL_MOSI */
N/* Description: Pin select for MOSI */
N
N/* Bits 31..0 : Pin number configuration for SPI MOSI signal */
N#define SPI_PSEL_MOSI_PSELMOSI_Pos (0UL) /*!< Position of PSELMOSI field. */
N#define SPI_PSEL_MOSI_PSELMOSI_Msk (0xFFFFFFFFUL << SPI_PSEL_MOSI_PSELMOSI_Pos) /*!< Bit mask of PSELMOSI field. */
N#define SPI_PSEL_MOSI_PSELMOSI_Disconnected (0xFFFFFFFFUL) /*!< Disconnect */
N
N/* Register: SPI_PSEL_MISO */
N/* Description: Pin select for MISO */
N
N/* Bits 31..0 : Pin number configuration for SPI MISO signal */
N#define SPI_PSEL_MISO_PSELMISO_Pos (0UL) /*!< Position of PSELMISO field. */
N#define SPI_PSEL_MISO_PSELMISO_Msk (0xFFFFFFFFUL << SPI_PSEL_MISO_PSELMISO_Pos) /*!< Bit mask of PSELMISO field. */
N#define SPI_PSEL_MISO_PSELMISO_Disconnected (0xFFFFFFFFUL) /*!< Disconnect */
N
N/* Register: SPI_RXD */
N/* Description: RXD register */
N
N/* Bits 7..0 : RX data received. Double buffered */
N#define SPI_RXD_RXD_Pos (0UL) /*!< Position of RXD field. */
N#define SPI_RXD_RXD_Msk (0xFFUL << SPI_RXD_RXD_Pos) /*!< Bit mask of RXD field. */
N
N/* Register: SPI_TXD */
N/* Description: TXD register */
N
N/* Bits 7..0 : TX data to send. Double buffered */
N#define SPI_TXD_TXD_Pos (0UL) /*!< Position of TXD field. */
N#define SPI_TXD_TXD_Msk (0xFFUL << SPI_TXD_TXD_Pos) /*!< Bit mask of TXD field. */
N
N/* Register: SPI_FREQUENCY */
N/* Description: SPI frequency */
N
N/* Bits 31..0 : SPI master data rate */
N#define SPI_FREQUENCY_FREQUENCY_Pos (0UL) /*!< Position of FREQUENCY field. */
N#define SPI_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL << SPI_FREQUENCY_FREQUENCY_Pos) /*!< Bit mask of FREQUENCY field. */
N#define SPI_FREQUENCY_FREQUENCY_K125 (0x02000000UL) /*!< 125 kbps */
N#define SPI_FREQUENCY_FREQUENCY_K250 (0x04000000UL) /*!< 250 kbps */
N#define SPI_FREQUENCY_FREQUENCY_K500 (0x08000000UL) /*!< 500 kbps */
N#define SPI_FREQUENCY_FREQUENCY_M1 (0x10000000UL) /*!< 1 Mbps */
N#define SPI_FREQUENCY_FREQUENCY_M2 (0x20000000UL) /*!< 2 Mbps */
N#define SPI_FREQUENCY_FREQUENCY_M4 (0x40000000UL) /*!< 4 Mbps */
N#define SPI_FREQUENCY_FREQUENCY_M8 (0x80000000UL) /*!< 8 Mbps */
N
N/* Register: SPI_CONFIG */
N/* Description: Configuration register */
N
N/* Bit 2 : Serial clock (SCK) polarity */
N#define SPI_CONFIG_CPOL_Pos (2UL) /*!< Position of CPOL field. */
N#define SPI_CONFIG_CPOL_Msk (0x1UL << SPI_CONFIG_CPOL_Pos) /*!< Bit mask of CPOL field. */
N#define SPI_CONFIG_CPOL_ActiveHigh (0UL) /*!< Active high */
N#define SPI_CONFIG_CPOL_ActiveLow (1UL) /*!< Active low */
N
N/* Bit 1 : Serial clock (SCK) phase */
N#define SPI_CONFIG_CPHA_Pos (1UL) /*!< Position of CPHA field. */
N#define SPI_CONFIG_CPHA_Msk (0x1UL << SPI_CONFIG_CPHA_Pos) /*!< Bit mask of CPHA field. */
N#define SPI_CONFIG_CPHA_Leading (0UL) /*!< Sample on leading edge of clock, shift serial data on trailing edge */
N#define SPI_CONFIG_CPHA_Trailing (1UL) /*!< Sample on trailing edge of clock, shift serial data on leading edge */
N
N/* Bit 0 : Bit order */
N#define SPI_CONFIG_ORDER_Pos (0UL) /*!< Position of ORDER field. */
N#define SPI_CONFIG_ORDER_Msk (0x1UL << SPI_CONFIG_ORDER_Pos) /*!< Bit mask of ORDER field. */
N#define SPI_CONFIG_ORDER_MsbFirst (0UL) /*!< Most significant bit shifted out first */
N#define SPI_CONFIG_ORDER_LsbFirst (1UL) /*!< Least significant bit shifted out first */
N
N
N/* Peripheral: SPIM */
N/* Description: Serial Peripheral Interface Master with EasyDMA 0 */
N
N/* Register: SPIM_SHORTS */
N/* Description: Shortcut register */
N
N/* Bit 17 : Shortcut between END event and START task */
N#define SPIM_SHORTS_END_START_Pos (17UL) /*!< Position of END_START field. */
N#define SPIM_SHORTS_END_START_Msk (0x1UL << SPIM_SHORTS_END_START_Pos) /*!< Bit mask of END_START field. */
N#define SPIM_SHORTS_END_START_Disabled (0UL) /*!< Disable shortcut */
N#define SPIM_SHORTS_END_START_Enabled (1UL) /*!< Enable shortcut */
N
N/* Register: SPIM_INTENSET */
N/* Description: Enable interrupt */
N
N/* Bit 19 : Write '1' to Enable interrupt for STARTED event */
N#define SPIM_INTENSET_STARTED_Pos (19UL) /*!< Position of STARTED field. */
N#define SPIM_INTENSET_STARTED_Msk (0x1UL << SPIM_INTENSET_STARTED_Pos) /*!< Bit mask of STARTED field. */
N#define SPIM_INTENSET_STARTED_Disabled (0UL) /*!< Read: Disabled */
N#define SPIM_INTENSET_STARTED_Enabled (1UL) /*!< Read: Enabled */
N#define SPIM_INTENSET_STARTED_Set (1UL) /*!< Enable */
N
N/* Bit 8 : Write '1' to Enable interrupt for ENDTX event */
N#define SPIM_INTENSET_ENDTX_Pos (8UL) /*!< Position of ENDTX field. */
N#define SPIM_INTENSET_ENDTX_Msk (0x1UL << SPIM_INTENSET_ENDTX_Pos) /*!< Bit mask of ENDTX field. */
N#define SPIM_INTENSET_ENDTX_Disabled (0UL) /*!< Read: Disabled */
N#define SPIM_INTENSET_ENDTX_Enabled (1UL) /*!< Read: Enabled */
N#define SPIM_INTENSET_ENDTX_Set (1UL) /*!< Enable */
N
N/* Bit 6 : Write '1' to Enable interrupt for END event */
N#define SPIM_INTENSET_END_Pos (6UL) /*!< Position of END field. */
N#define SPIM_INTENSET_END_Msk (0x1UL << SPIM_INTENSET_END_Pos) /*!< Bit mask of END field. */
N#define SPIM_INTENSET_END_Disabled (0UL) /*!< Read: Disabled */
N#define SPIM_INTENSET_END_Enabled (1UL) /*!< Read: Enabled */
N#define SPIM_INTENSET_END_Set (1UL) /*!< Enable */
N
N/* Bit 4 : Write '1' to Enable interrupt for ENDRX event */
N#define SPIM_INTENSET_ENDRX_Pos (4UL) /*!< Position of ENDRX field. */
N#define SPIM_INTENSET_ENDRX_Msk (0x1UL << SPIM_INTENSET_ENDRX_Pos) /*!< Bit mask of ENDRX field. */
N#define SPIM_INTENSET_ENDRX_Disabled (0UL) /*!< Read: Disabled */
N#define SPIM_INTENSET_ENDRX_Enabled (1UL) /*!< Read: Enabled */
N#define SPIM_INTENSET_ENDRX_Set (1UL) /*!< Enable */
N
N/* Bit 1 : Write '1' to Enable interrupt for STOPPED event */
N#define SPIM_INTENSET_STOPPED_Pos (1UL) /*!< Position of STOPPED field. */
N#define SPIM_INTENSET_STOPPED_Msk (0x1UL << SPIM_INTENSET_STOPPED_Pos) /*!< Bit mask of STOPPED field. */
N#define SPIM_INTENSET_STOPPED_Disabled (0UL) /*!< Read: Disabled */
N#define SPIM_INTENSET_STOPPED_Enabled (1UL) /*!< Read: Enabled */
N#define SPIM_INTENSET_STOPPED_Set (1UL) /*!< Enable */
N
N/* Register: SPIM_INTENCLR */
N/* Description: Disable interrupt */
N
N/* Bit 19 : Write '1' to Disable interrupt for STARTED event */
N#define SPIM_INTENCLR_STARTED_Pos (19UL) /*!< Position of STARTED field. */
N#define SPIM_INTENCLR_STARTED_Msk (0x1UL << SPIM_INTENCLR_STARTED_Pos) /*!< Bit mask of STARTED field. */
N#define SPIM_INTENCLR_STARTED_Disabled (0UL) /*!< Read: Disabled */
N#define SPIM_INTENCLR_STARTED_Enabled (1UL) /*!< Read: Enabled */
N#define SPIM_INTENCLR_STARTED_Clear (1UL) /*!< Disable */
N
N/* Bit 8 : Write '1' to Disable interrupt for ENDTX event */
N#define SPIM_INTENCLR_ENDTX_Pos (8UL) /*!< Position of ENDTX field. */
N#define SPIM_INTENCLR_ENDTX_Msk (0x1UL << SPIM_INTENCLR_ENDTX_Pos) /*!< Bit mask of ENDTX field. */
N#define SPIM_INTENCLR_ENDTX_Disabled (0UL) /*!< Read: Disabled */
N#define SPIM_INTENCLR_ENDTX_Enabled (1UL) /*!< Read: Enabled */
N#define SPIM_INTENCLR_ENDTX_Clear (1UL) /*!< Disable */
N
N/* Bit 6 : Write '1' to Disable interrupt for END event */
N#define SPIM_INTENCLR_END_Pos (6UL) /*!< Position of END field. */
N#define SPIM_INTENCLR_END_Msk (0x1UL << SPIM_INTENCLR_END_Pos) /*!< Bit mask of END field. */
N#define SPIM_INTENCLR_END_Disabled (0UL) /*!< Read: Disabled */
N#define SPIM_INTENCLR_END_Enabled (1UL) /*!< Read: Enabled */
N#define SPIM_INTENCLR_END_Clear (1UL) /*!< Disable */
N
N/* Bit 4 : Write '1' to Disable interrupt for ENDRX event */
N#define SPIM_INTENCLR_ENDRX_Pos (4UL) /*!< Position of ENDRX field. */
N#define SPIM_INTENCLR_ENDRX_Msk (0x1UL << SPIM_INTENCLR_ENDRX_Pos) /*!< Bit mask of ENDRX field. */
N#define SPIM_INTENCLR_ENDRX_Disabled (0UL) /*!< Read: Disabled */
N#define SPIM_INTENCLR_ENDRX_Enabled (1UL) /*!< Read: Enabled */
N#define SPIM_INTENCLR_ENDRX_Clear (1UL) /*!< Disable */
N
N/* Bit 1 : Write '1' to Disable interrupt for STOPPED event */
N#define SPIM_INTENCLR_STOPPED_Pos (1UL) /*!< Position of STOPPED field. */
N#define SPIM_INTENCLR_STOPPED_Msk (0x1UL << SPIM_INTENCLR_STOPPED_Pos) /*!< Bit mask of STOPPED field. */
N#define SPIM_INTENCLR_STOPPED_Disabled (0UL) /*!< Read: Disabled */
N#define SPIM_INTENCLR_STOPPED_Enabled (1UL) /*!< Read: Enabled */
N#define SPIM_INTENCLR_STOPPED_Clear (1UL) /*!< Disable */
N
N/* Register: SPIM_ENABLE */
N/* Description: Enable SPIM */
N
N/* Bits 3..0 : Enable or disable SPIM */
N#define SPIM_ENABLE_ENABLE_Pos (0UL) /*!< Position of ENABLE field. */
N#define SPIM_ENABLE_ENABLE_Msk (0xFUL << SPIM_ENABLE_ENABLE_Pos) /*!< Bit mask of ENABLE field. */
N#define SPIM_ENABLE_ENABLE_Disabled (0UL) /*!< Disable SPIM */
N#define SPIM_ENABLE_ENABLE_Enabled (7UL) /*!< Enable SPIM */
N
N/* Register: SPIM_PSEL_SCK */
N/* Description: Pin select for SCK */
N
N/* Bit 31 : Connection */
N#define SPIM_PSEL_SCK_CONNECT_Pos (31UL) /*!< Position of CONNECT field. */
N#define SPIM_PSEL_SCK_CONNECT_Msk (0x1UL << SPIM_PSEL_SCK_CONNECT_Pos) /*!< Bit mask of CONNECT field. */
N#define SPIM_PSEL_SCK_CONNECT_Connected (0UL) /*!< Connect */
N#define SPIM_PSEL_SCK_CONNECT_Disconnected (1UL) /*!< Disconnect */
N
N/* Bits 4..0 : Pin number */
N#define SPIM_PSEL_SCK_PIN_Pos (0UL) /*!< Position of PIN field. */
N#define SPIM_PSEL_SCK_PIN_Msk (0x1FUL << SPIM_PSEL_SCK_PIN_Pos) /*!< Bit mask of PIN field. */
N
N/* Register: SPIM_PSEL_MOSI */
N/* Description: Pin select for MOSI signal */
N
N/* Bit 31 : Connection */
N#define SPIM_PSEL_MOSI_CONNECT_Pos (31UL) /*!< Position of CONNECT field. */
N#define SPIM_PSEL_MOSI_CONNECT_Msk (0x1UL << SPIM_PSEL_MOSI_CONNECT_Pos) /*!< Bit mask of CONNECT field. */
N#define SPIM_PSEL_MOSI_CONNECT_Connected (0UL) /*!< Connect */
N#define SPIM_PSEL_MOSI_CONNECT_Disconnected (1UL) /*!< Disconnect */
N
N/* Bits 4..0 : Pin number */
N#define SPIM_PSEL_MOSI_PIN_Pos (0UL) /*!< Position of PIN field. */
N#define SPIM_PSEL_MOSI_PIN_Msk (0x1FUL << SPIM_PSEL_MOSI_PIN_Pos) /*!< Bit mask of PIN field. */
N
N/* Register: SPIM_PSEL_MISO */
N/* Description: Pin select for MISO signal */
N
N/* Bit 31 : Connection */
N#define SPIM_PSEL_MISO_CONNECT_Pos (31UL) /*!< Position of CONNECT field. */
N#define SPIM_PSEL_MISO_CONNECT_Msk (0x1UL << SPIM_PSEL_MISO_CONNECT_Pos) /*!< Bit mask of CONNECT field. */
N#define SPIM_PSEL_MISO_CONNECT_Connected (0UL) /*!< Connect */
N#define SPIM_PSEL_MISO_CONNECT_Disconnected (1UL) /*!< Disconnect */
N
N/* Bits 4..0 : Pin number */
N#define SPIM_PSEL_MISO_PIN_Pos (0UL) /*!< Position of PIN field. */
N#define SPIM_PSEL_MISO_PIN_Msk (0x1FUL << SPIM_PSEL_MISO_PIN_Pos) /*!< Bit mask of PIN field. */
N
N/* Register: SPIM_FREQUENCY */
N/* Description: SPI frequency */
N
N/* Bits 31..0 : SPI master data rate */
N#define SPIM_FREQUENCY_FREQUENCY_Pos (0UL) /*!< Position of FREQUENCY field. */
N#define SPIM_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL << SPIM_FREQUENCY_FREQUENCY_Pos) /*!< Bit mask of FREQUENCY field. */
N#define SPIM_FREQUENCY_FREQUENCY_K125 (0x02000000UL) /*!< 125 kbps */
N#define SPIM_FREQUENCY_FREQUENCY_K250 (0x04000000UL) /*!< 250 kbps */
N#define SPIM_FREQUENCY_FREQUENCY_K500 (0x08000000UL) /*!< 500 kbps */
N#define SPIM_FREQUENCY_FREQUENCY_M1 (0x10000000UL) /*!< 1 Mbps */
N#define SPIM_FREQUENCY_FREQUENCY_M2 (0x20000000UL) /*!< 2 Mbps */
N#define SPIM_FREQUENCY_FREQUENCY_M4 (0x40000000UL) /*!< 4 Mbps */
N#define SPIM_FREQUENCY_FREQUENCY_M8 (0x80000000UL) /*!< 8 Mbps */
N
N/* Register: SPIM_RXD_PTR */
N/* Description: Data pointer */
N
N/* Bits 31..0 : Data pointer */
N#define SPIM_RXD_PTR_PTR_Pos (0UL) /*!< Position of PTR field. */
N#define SPIM_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << SPIM_RXD_PTR_PTR_Pos) /*!< Bit mask of PTR field. */
N
N/* Register: SPIM_RXD_MAXCNT */
N/* Description: Maximum number of bytes in receive buffer */
N
N/* Bits 7..0 : Maximum number of bytes in receive buffer */
N#define SPIM_RXD_MAXCNT_MAXCNT_Pos (0UL) /*!< Position of MAXCNT field. */
N#define SPIM_RXD_MAXCNT_MAXCNT_Msk (0xFFUL << SPIM_RXD_MAXCNT_MAXCNT_Pos) /*!< Bit mask of MAXCNT field. */
N
N/* Register: SPIM_RXD_AMOUNT */
N/* Description: Number of bytes transferred in the last transaction */
N
N/* Bits 7..0 : Number of bytes transferred in the last transaction */
N#define SPIM_RXD_AMOUNT_AMOUNT_Pos (0UL) /*!< Position of AMOUNT field. */
N#define SPIM_RXD_AMOUNT_AMOUNT_Msk (0xFFUL << SPIM_RXD_AMOUNT_AMOUNT_Pos) /*!< Bit mask of AMOUNT field. */
N
N/* Register: SPIM_RXD_LIST */
N/* Description: EasyDMA list type */
N
N/* Bits 2..0 : List type */
N#define SPIM_RXD_LIST_LIST_Pos (0UL) /*!< Position of LIST field. */
N#define SPIM_RXD_LIST_LIST_Msk (0x7UL << SPIM_RXD_LIST_LIST_Pos) /*!< Bit mask of LIST field. */
N#define SPIM_RXD_LIST_LIST_Disabled (0UL) /*!< Disable EasyDMA list */
N#define SPIM_RXD_LIST_LIST_ArrayList (1UL) /*!< Use array list */
N
N/* Register: SPIM_TXD_PTR */
N/* Description: Data pointer */
N
N/* Bits 31..0 : Data pointer */
N#define SPIM_TXD_PTR_PTR_Pos (0UL) /*!< Position of PTR field. */
N#define SPIM_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << SPIM_TXD_PTR_PTR_Pos) /*!< Bit mask of PTR field. */
N
N/* Register: SPIM_TXD_MAXCNT */
N/* Description: Maximum number of bytes in transmit buffer */
N
N/* Bits 7..0 : Maximum number of bytes in transmit buffer */
N#define SPIM_TXD_MAXCNT_MAXCNT_Pos (0UL) /*!< Position of MAXCNT field. */
N#define SPIM_TXD_MAXCNT_MAXCNT_Msk (0xFFUL << SPIM_TXD_MAXCNT_MAXCNT_Pos) /*!< Bit mask of MAXCNT field. */
N
N/* Register: SPIM_TXD_AMOUNT */
N/* Description: Number of bytes transferred in the last transaction */
N
N/* Bits 7..0 : Number of bytes transferred in the last transaction */
N#define SPIM_TXD_AMOUNT_AMOUNT_Pos (0UL) /*!< Position of AMOUNT field. */
N#define SPIM_TXD_AMOUNT_AMOUNT_Msk (0xFFUL << SPIM_TXD_AMOUNT_AMOUNT_Pos) /*!< Bit mask of AMOUNT field. */
N
N/* Register: SPIM_TXD_LIST */
N/* Description: EasyDMA list type */
N
N/* Bits 2..0 : List type */
N#define SPIM_TXD_LIST_LIST_Pos (0UL) /*!< Position of LIST field. */
N#define SPIM_TXD_LIST_LIST_Msk (0x7UL << SPIM_TXD_LIST_LIST_Pos) /*!< Bit mask of LIST field. */
N#define SPIM_TXD_LIST_LIST_Disabled (0UL) /*!< Disable EasyDMA list */
N#define SPIM_TXD_LIST_LIST_ArrayList (1UL) /*!< Use array list */
N
N/* Register: SPIM_CONFIG */
N/* Description: Configuration register */
N
N/* Bit 2 : Serial clock (SCK) polarity */
N#define SPIM_CONFIG_CPOL_Pos (2UL) /*!< Position of CPOL field. */
N#define SPIM_CONFIG_CPOL_Msk (0x1UL << SPIM_CONFIG_CPOL_Pos) /*!< Bit mask of CPOL field. */
N#define SPIM_CONFIG_CPOL_ActiveHigh (0UL) /*!< Active high */
N#define SPIM_CONFIG_CPOL_ActiveLow (1UL) /*!< Active low */
N
N/* Bit 1 : Serial clock (SCK) phase */
N#define SPIM_CONFIG_CPHA_Pos (1UL) /*!< Position of CPHA field. */
N#define SPIM_CONFIG_CPHA_Msk (0x1UL << SPIM_CONFIG_CPHA_Pos) /*!< Bit mask of CPHA field. */
N#define SPIM_CONFIG_CPHA_Leading (0UL) /*!< Sample on leading edge of clock, shift serial data on trailing edge */
N#define SPIM_CONFIG_CPHA_Trailing (1UL) /*!< Sample on trailing edge of clock, shift serial data on leading edge */
N
N/* Bit 0 : Bit order */
N#define SPIM_CONFIG_ORDER_Pos (0UL) /*!< Position of ORDER field. */
N#define SPIM_CONFIG_ORDER_Msk (0x1UL << SPIM_CONFIG_ORDER_Pos) /*!< Bit mask of ORDER field. */
N#define SPIM_CONFIG_ORDER_MsbFirst (0UL) /*!< Most significant bit shifted out first */
N#define SPIM_CONFIG_ORDER_LsbFirst (1UL) /*!< Least significant bit shifted out first */
N
N/* Register: SPIM_ORC */
N/* Description: Over-read character. Character clocked out in case and over-read of the TXD buffer. */
N
N/* Bits 7..0 : Over-read character. Character clocked out in case and over-read of the TXD buffer. */
N#define SPIM_ORC_ORC_Pos (0UL) /*!< Position of ORC field. */
N#define SPIM_ORC_ORC_Msk (0xFFUL << SPIM_ORC_ORC_Pos) /*!< Bit mask of ORC field. */
N
N
N/* Peripheral: SPIS */
N/* Description: SPI Slave 0 */
N
N/* Register: SPIS_SHORTS */
N/* Description: Shortcut register */
N
N/* Bit 2 : Shortcut between END event and ACQUIRE task */
N#define SPIS_SHORTS_END_ACQUIRE_Pos (2UL) /*!< Position of END_ACQUIRE field. */
N#define SPIS_SHORTS_END_ACQUIRE_Msk (0x1UL << SPIS_SHORTS_END_ACQUIRE_Pos) /*!< Bit mask of END_ACQUIRE field. */
N#define SPIS_SHORTS_END_ACQUIRE_Disabled (0UL) /*!< Disable shortcut */
N#define SPIS_SHORTS_END_ACQUIRE_Enabled (1UL) /*!< Enable shortcut */
N
N/* Register: SPIS_INTENSET */
N/* Description: Enable interrupt */
N
N/* Bit 10 : Write '1' to Enable interrupt for ACQUIRED event */
N#define SPIS_INTENSET_ACQUIRED_Pos (10UL) /*!< Position of ACQUIRED field. */
N#define SPIS_INTENSET_ACQUIRED_Msk (0x1UL << SPIS_INTENSET_ACQUIRED_Pos) /*!< Bit mask of ACQUIRED field. */
N#define SPIS_INTENSET_ACQUIRED_Disabled (0UL) /*!< Read: Disabled */
N#define SPIS_INTENSET_ACQUIRED_Enabled (1UL) /*!< Read: Enabled */
N#define SPIS_INTENSET_ACQUIRED_Set (1UL) /*!< Enable */
N
N/* Bit 4 : Write '1' to Enable interrupt for ENDRX event */
N#define SPIS_INTENSET_ENDRX_Pos (4UL) /*!< Position of ENDRX field. */
N#define SPIS_INTENSET_ENDRX_Msk (0x1UL << SPIS_INTENSET_ENDRX_Pos) /*!< Bit mask of ENDRX field. */
N#define SPIS_INTENSET_ENDRX_Disabled (0UL) /*!< Read: Disabled */
N#define SPIS_INTENSET_ENDRX_Enabled (1UL) /*!< Read: Enabled */
N#define SPIS_INTENSET_ENDRX_Set (1UL) /*!< Enable */
N
N/* Bit 1 : Write '1' to Enable interrupt for END event */
N#define SPIS_INTENSET_END_Pos (1UL) /*!< Position of END field. */
N#define SPIS_INTENSET_END_Msk (0x1UL << SPIS_INTENSET_END_Pos) /*!< Bit mask of END field. */
N#define SPIS_INTENSET_END_Disabled (0UL) /*!< Read: Disabled */
N#define SPIS_INTENSET_END_Enabled (1UL) /*!< Read: Enabled */
N#define SPIS_INTENSET_END_Set (1UL) /*!< Enable */
N
N/* Register: SPIS_INTENCLR */
N/* Description: Disable interrupt */
N
N/* Bit 10 : Write '1' to Disable interrupt for ACQUIRED event */
N#define SPIS_INTENCLR_ACQUIRED_Pos (10UL) /*!< Position of ACQUIRED field. */
N#define SPIS_INTENCLR_ACQUIRED_Msk (0x1UL << SPIS_INTENCLR_ACQUIRED_Pos) /*!< Bit mask of ACQUIRED field. */
N#define SPIS_INTENCLR_ACQUIRED_Disabled (0UL) /*!< Read: Disabled */
N#define SPIS_INTENCLR_ACQUIRED_Enabled (1UL) /*!< Read: Enabled */
N#define SPIS_INTENCLR_ACQUIRED_Clear (1UL) /*!< Disable */
N
N/* Bit 4 : Write '1' to Disable interrupt for ENDRX event */
N#define SPIS_INTENCLR_ENDRX_Pos (4UL) /*!< Position of ENDRX field. */
N#define SPIS_INTENCLR_ENDRX_Msk (0x1UL << SPIS_INTENCLR_ENDRX_Pos) /*!< Bit mask of ENDRX field. */
N#define SPIS_INTENCLR_ENDRX_Disabled (0UL) /*!< Read: Disabled */
N#define SPIS_INTENCLR_ENDRX_Enabled (1UL) /*!< Read: Enabled */
N#define SPIS_INTENCLR_ENDRX_Clear (1UL) /*!< Disable */
N
N/* Bit 1 : Write '1' to Disable interrupt for END event */
N#define SPIS_INTENCLR_END_Pos (1UL) /*!< Position of END field. */
N#define SPIS_INTENCLR_END_Msk (0x1UL << SPIS_INTENCLR_END_Pos) /*!< Bit mask of END field. */
N#define SPIS_INTENCLR_END_Disabled (0UL) /*!< Read: Disabled */
N#define SPIS_INTENCLR_END_Enabled (1UL) /*!< Read: Enabled */
N#define SPIS_INTENCLR_END_Clear (1UL) /*!< Disable */
N
N/* Register: SPIS_SEMSTAT */
N/* Description: Semaphore status register */
N
N/* Bits 1..0 : Semaphore status */
N#define SPIS_SEMSTAT_SEMSTAT_Pos (0UL) /*!< Position of SEMSTAT field. */
N#define SPIS_SEMSTAT_SEMSTAT_Msk (0x3UL << SPIS_SEMSTAT_SEMSTAT_Pos) /*!< Bit mask of SEMSTAT field. */
N#define SPIS_SEMSTAT_SEMSTAT_Free (0UL) /*!< Semaphore is free */
N#define SPIS_SEMSTAT_SEMSTAT_CPU (1UL) /*!< Semaphore is assigned to CPU */
N#define SPIS_SEMSTAT_SEMSTAT_SPIS (2UL) /*!< Semaphore is assigned to SPI slave */
N#define SPIS_SEMSTAT_SEMSTAT_CPUPending (3UL) /*!< Semaphore is assigned to SPI but a handover to the CPU is pending */
N
N/* Register: SPIS_STATUS */
N/* Description: Status from last transaction */
N
N/* Bit 1 : RX buffer overflow detected, and prevented */
N#define SPIS_STATUS_OVERFLOW_Pos (1UL) /*!< Position of OVERFLOW field. */
N#define SPIS_STATUS_OVERFLOW_Msk (0x1UL << SPIS_STATUS_OVERFLOW_Pos) /*!< Bit mask of OVERFLOW field. */
N#define SPIS_STATUS_OVERFLOW_NotPresent (0UL) /*!< Read: error not present */
N#define SPIS_STATUS_OVERFLOW_Present (1UL) /*!< Read: error present */
N#define SPIS_STATUS_OVERFLOW_Clear (1UL) /*!< Write: clear error on writing '1' */
N
N/* Bit 0 : TX buffer over-read detected, and prevented */
N#define SPIS_STATUS_OVERREAD_Pos (0UL) /*!< Position of OVERREAD field. */
N#define SPIS_STATUS_OVERREAD_Msk (0x1UL << SPIS_STATUS_OVERREAD_Pos) /*!< Bit mask of OVERREAD field. */
N#define SPIS_STATUS_OVERREAD_NotPresent (0UL) /*!< Read: error not present */
N#define SPIS_STATUS_OVERREAD_Present (1UL) /*!< Read: error present */
N#define SPIS_STATUS_OVERREAD_Clear (1UL) /*!< Write: clear error on writing '1' */
N
N/* Register: SPIS_ENABLE */
N/* Description: Enable SPI slave */
N
N/* Bits 3..0 : Enable or disable SPI slave */
N#define SPIS_ENABLE_ENABLE_Pos (0UL) /*!< Position of ENABLE field. */
N#define SPIS_ENABLE_ENABLE_Msk (0xFUL << SPIS_ENABLE_ENABLE_Pos) /*!< Bit mask of ENABLE field. */
N#define SPIS_ENABLE_ENABLE_Disabled (0UL) /*!< Disable SPI slave */
N#define SPIS_ENABLE_ENABLE_Enabled (2UL) /*!< Enable SPI slave */
N
N/* Register: SPIS_PSEL_SCK */
N/* Description: Pin select for SCK */
N
N/* Bit 31 : Connection */
N#define SPIS_PSEL_SCK_CONNECT_Pos (31UL) /*!< Position of CONNECT field. */
N#define SPIS_PSEL_SCK_CONNECT_Msk (0x1UL << SPIS_PSEL_SCK_CONNECT_Pos) /*!< Bit mask of CONNECT field. */
N#define SPIS_PSEL_SCK_CONNECT_Connected (0UL) /*!< Connect */
N#define SPIS_PSEL_SCK_CONNECT_Disconnected (1UL) /*!< Disconnect */
N
N/* Bits 4..0 : Pin number */
N#define SPIS_PSEL_SCK_PIN_Pos (0UL) /*!< Position of PIN field. */
N#define SPIS_PSEL_SCK_PIN_Msk (0x1FUL << SPIS_PSEL_SCK_PIN_Pos) /*!< Bit mask of PIN field. */
N
N/* Register: SPIS_PSEL_MISO */
N/* Description: Pin select for MISO signal */
N
N/* Bit 31 : Connection */
N#define SPIS_PSEL_MISO_CONNECT_Pos (31UL) /*!< Position of CONNECT field. */
N#define SPIS_PSEL_MISO_CONNECT_Msk (0x1UL << SPIS_PSEL_MISO_CONNECT_Pos) /*!< Bit mask of CONNECT field. */
N#define SPIS_PSEL_MISO_CONNECT_Connected (0UL) /*!< Connect */
N#define SPIS_PSEL_MISO_CONNECT_Disconnected (1UL) /*!< Disconnect */
N
N/* Bits 4..0 : Pin number */
N#define SPIS_PSEL_MISO_PIN_Pos (0UL) /*!< Position of PIN field. */
N#define SPIS_PSEL_MISO_PIN_Msk (0x1FUL << SPIS_PSEL_MISO_PIN_Pos) /*!< Bit mask of PIN field. */
N
N/* Register: SPIS_PSEL_MOSI */
N/* Description: Pin select for MOSI signal */
N
N/* Bit 31 : Connection */
N#define SPIS_PSEL_MOSI_CONNECT_Pos (31UL) /*!< Position of CONNECT field. */
N#define SPIS_PSEL_MOSI_CONNECT_Msk (0x1UL << SPIS_PSEL_MOSI_CONNECT_Pos) /*!< Bit mask of CONNECT field. */
N#define SPIS_PSEL_MOSI_CONNECT_Connected (0UL) /*!< Connect */
N#define SPIS_PSEL_MOSI_CONNECT_Disconnected (1UL) /*!< Disconnect */
N
N/* Bits 4..0 : Pin number */
N#define SPIS_PSEL_MOSI_PIN_Pos (0UL) /*!< Position of PIN field. */
N#define SPIS_PSEL_MOSI_PIN_Msk (0x1FUL << SPIS_PSEL_MOSI_PIN_Pos) /*!< Bit mask of PIN field. */
N
N/* Register: SPIS_PSEL_CSN */
N/* Description: Pin select for CSN signal */
N
N/* Bit 31 : Connection */
N#define SPIS_PSEL_CSN_CONNECT_Pos (31UL) /*!< Position of CONNECT field. */
N#define SPIS_PSEL_CSN_CONNECT_Msk (0x1UL << SPIS_PSEL_CSN_CONNECT_Pos) /*!< Bit mask of CONNECT field. */
N#define SPIS_PSEL_CSN_CONNECT_Connected (0UL) /*!< Connect */
N#define SPIS_PSEL_CSN_CONNECT_Disconnected (1UL) /*!< Disconnect */
N
N/* Bits 4..0 : Pin number */
N#define SPIS_PSEL_CSN_PIN_Pos (0UL) /*!< Position of PIN field. */
N#define SPIS_PSEL_CSN_PIN_Msk (0x1FUL << SPIS_PSEL_CSN_PIN_Pos) /*!< Bit mask of PIN field. */
N
N/* Register: SPIS_RXD_PTR */
N/* Description: RXD data pointer */
N
N/* Bits 31..0 : RXD data pointer */
N#define SPIS_RXD_PTR_PTR_Pos (0UL) /*!< Position of PTR field. */
N#define SPIS_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << SPIS_RXD_PTR_PTR_Pos) /*!< Bit mask of PTR field. */
N
N/* Register: SPIS_RXD_MAXCNT */
N/* Description: Maximum number of bytes in receive buffer */
N
N/* Bits 7..0 : Maximum number of bytes in receive buffer */
N#define SPIS_RXD_MAXCNT_MAXCNT_Pos (0UL) /*!< Position of MAXCNT field. */
N#define SPIS_RXD_MAXCNT_MAXCNT_Msk (0xFFUL << SPIS_RXD_MAXCNT_MAXCNT_Pos) /*!< Bit mask of MAXCNT field. */
N
N/* Register: SPIS_RXD_AMOUNT */
N/* Description: Number of bytes received in last granted transaction */
N
N/* Bits 7..0 : Number of bytes received in the last granted transaction */
N#define SPIS_RXD_AMOUNT_AMOUNT_Pos (0UL) /*!< Position of AMOUNT field. */
N#define SPIS_RXD_AMOUNT_AMOUNT_Msk (0xFFUL << SPIS_RXD_AMOUNT_AMOUNT_Pos) /*!< Bit mask of AMOUNT field. */
N
N/* Register: SPIS_TXD_PTR */
N/* Description: TXD data pointer */
N
N/* Bits 31..0 : TXD data pointer */
N#define SPIS_TXD_PTR_PTR_Pos (0UL) /*!< Position of PTR field. */
N#define SPIS_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << SPIS_TXD_PTR_PTR_Pos) /*!< Bit mask of PTR field. */
N
N/* Register: SPIS_TXD_MAXCNT */
N/* Description: Maximum number of bytes in transmit buffer */
N
N/* Bits 7..0 : Maximum number of bytes in transmit buffer */
N#define SPIS_TXD_MAXCNT_MAXCNT_Pos (0UL) /*!< Position of MAXCNT field. */
N#define SPIS_TXD_MAXCNT_MAXCNT_Msk (0xFFUL << SPIS_TXD_MAXCNT_MAXCNT_Pos) /*!< Bit mask of MAXCNT field. */
N
N/* Register: SPIS_TXD_AMOUNT */
N/* Description: Number of bytes transmitted in last granted transaction */
N
N/* Bits 7..0 : Number of bytes transmitted in last granted transaction */
N#define SPIS_TXD_AMOUNT_AMOUNT_Pos (0UL) /*!< Position of AMOUNT field. */
N#define SPIS_TXD_AMOUNT_AMOUNT_Msk (0xFFUL << SPIS_TXD_AMOUNT_AMOUNT_Pos) /*!< Bit mask of AMOUNT field. */
N
N/* Register: SPIS_CONFIG */
N/* Description: Configuration register */
N
N/* Bit 2 : Serial clock (SCK) polarity */
N#define SPIS_CONFIG_CPOL_Pos (2UL) /*!< Position of CPOL field. */
N#define SPIS_CONFIG_CPOL_Msk (0x1UL << SPIS_CONFIG_CPOL_Pos) /*!< Bit mask of CPOL field. */
N#define SPIS_CONFIG_CPOL_ActiveHigh (0UL) /*!< Active high */
N#define SPIS_CONFIG_CPOL_ActiveLow (1UL) /*!< Active low */
N
N/* Bit 1 : Serial clock (SCK) phase */
N#define SPIS_CONFIG_CPHA_Pos (1UL) /*!< Position of CPHA field. */
N#define SPIS_CONFIG_CPHA_Msk (0x1UL << SPIS_CONFIG_CPHA_Pos) /*!< Bit mask of CPHA field. */
N#define SPIS_CONFIG_CPHA_Leading (0UL) /*!< Sample on leading edge of clock, shift serial data on trailing edge */
N#define SPIS_CONFIG_CPHA_Trailing (1UL) /*!< Sample on trailing edge of clock, shift serial data on leading edge */
N
N/* Bit 0 : Bit order */
N#define SPIS_CONFIG_ORDER_Pos (0UL) /*!< Position of ORDER field. */
N#define SPIS_CONFIG_ORDER_Msk (0x1UL << SPIS_CONFIG_ORDER_Pos) /*!< Bit mask of ORDER field. */
N#define SPIS_CONFIG_ORDER_MsbFirst (0UL) /*!< Most significant bit shifted out first */
N#define SPIS_CONFIG_ORDER_LsbFirst (1UL) /*!< Least significant bit shifted out first */
N
N/* Register: SPIS_DEF */
N/* Description: Default character. Character clocked out in case of an ignored transaction. */
N
N/* Bits 7..0 : Default character. Character clocked out in case of an ignored transaction. */
N#define SPIS_DEF_DEF_Pos (0UL) /*!< Position of DEF field. */
N#define SPIS_DEF_DEF_Msk (0xFFUL << SPIS_DEF_DEF_Pos) /*!< Bit mask of DEF field. */
N
N/* Register: SPIS_ORC */
N/* Description: Over-read character */
N
N/* Bits 7..0 : Over-read character. Character clocked out after an over-read of the transmit buffer. */
N#define SPIS_ORC_ORC_Pos (0UL) /*!< Position of ORC field. */
N#define SPIS_ORC_ORC_Msk (0xFFUL << SPIS_ORC_ORC_Pos) /*!< Bit mask of ORC field. */
N
N
N/* Peripheral: TEMP */
N/* Description: Temperature Sensor */
N
N/* Register: TEMP_INTENSET */
N/* Description: Enable interrupt */
N
N/* Bit 0 : Write '1' to Enable interrupt for DATARDY event */
N#define TEMP_INTENSET_DATARDY_Pos (0UL) /*!< Position of DATARDY field. */
N#define TEMP_INTENSET_DATARDY_Msk (0x1UL << TEMP_INTENSET_DATARDY_Pos) /*!< Bit mask of DATARDY field. */
N#define TEMP_INTENSET_DATARDY_Disabled (0UL) /*!< Read: Disabled */
N#define TEMP_INTENSET_DATARDY_Enabled (1UL) /*!< Read: Enabled */
N#define TEMP_INTENSET_DATARDY_Set (1UL) /*!< Enable */
N
N/* Register: TEMP_INTENCLR */
N/* Description: Disable interrupt */
N
N/* Bit 0 : Write '1' to Disable interrupt for DATARDY event */
N#define TEMP_INTENCLR_DATARDY_Pos (0UL) /*!< Position of DATARDY field. */
N#define TEMP_INTENCLR_DATARDY_Msk (0x1UL << TEMP_INTENCLR_DATARDY_Pos) /*!< Bit mask of DATARDY field. */
N#define TEMP_INTENCLR_DATARDY_Disabled (0UL) /*!< Read: Disabled */
N#define TEMP_INTENCLR_DATARDY_Enabled (1UL) /*!< Read: Enabled */
N#define TEMP_INTENCLR_DATARDY_Clear (1UL) /*!< Disable */
N
N/* Register: TEMP_TEMP */
N/* Description: Temperature in degC (0.25deg steps) */
N
N/* Bits 31..0 : Temperature in degC (0.25deg steps) */
N#define TEMP_TEMP_TEMP_Pos (0UL) /*!< Position of TEMP field. */
N#define TEMP_TEMP_TEMP_Msk (0xFFFFFFFFUL << TEMP_TEMP_TEMP_Pos) /*!< Bit mask of TEMP field. */
N
N/* Register: TEMP_A0 */
N/* Description: Slope of 1st piece wise linear function */
N
N/* Bits 11..0 : Slope of 1st piece wise linear function */
N#define TEMP_A0_A0_Pos (0UL) /*!< Position of A0 field. */
N#define TEMP_A0_A0_Msk (0xFFFUL << TEMP_A0_A0_Pos) /*!< Bit mask of A0 field. */
N
N/* Register: TEMP_A1 */
N/* Description: Slope of 2nd piece wise linear function */
N
N/* Bits 11..0 : Slope of 2nd piece wise linear function */
N#define TEMP_A1_A1_Pos (0UL) /*!< Position of A1 field. */
N#define TEMP_A1_A1_Msk (0xFFFUL << TEMP_A1_A1_Pos) /*!< Bit mask of A1 field. */
N
N/* Register: TEMP_A2 */
N/* Description: Slope of 3rd piece wise linear function */
N
N/* Bits 11..0 : Slope of 3rd piece wise linear function */
N#define TEMP_A2_A2_Pos (0UL) /*!< Position of A2 field. */
N#define TEMP_A2_A2_Msk (0xFFFUL << TEMP_A2_A2_Pos) /*!< Bit mask of A2 field. */
N
N/* Register: TEMP_A3 */
N/* Description: Slope of 4th piece wise linear function */
N
N/* Bits 11..0 : Slope of 4th piece wise linear function */
N#define TEMP_A3_A3_Pos (0UL) /*!< Position of A3 field. */
N#define TEMP_A3_A3_Msk (0xFFFUL << TEMP_A3_A3_Pos) /*!< Bit mask of A3 field. */
N
N/* Register: TEMP_A4 */
N/* Description: Slope of 5th piece wise linear function */
N
N/* Bits 11..0 : Slope of 5th piece wise linear function */
N#define TEMP_A4_A4_Pos (0UL) /*!< Position of A4 field. */
N#define TEMP_A4_A4_Msk (0xFFFUL << TEMP_A4_A4_Pos) /*!< Bit mask of A4 field. */
N
N/* Register: TEMP_A5 */
N/* Description: Slope of 6th piece wise linear function */
N
N/* Bits 11..0 : Slope of 6th piece wise linear function */
N#define TEMP_A5_A5_Pos (0UL) /*!< Position of A5 field. */
N#define TEMP_A5_A5_Msk (0xFFFUL << TEMP_A5_A5_Pos) /*!< Bit mask of A5 field. */
N
N/* Register: TEMP_B0 */
N/* Description: y-intercept of 1st piece wise linear function */
N
N/* Bits 13..0 : y-intercept of 1st piece wise linear function */
N#define TEMP_B0_B0_Pos (0UL) /*!< Position of B0 field. */
N#define TEMP_B0_B0_Msk (0x3FFFUL << TEMP_B0_B0_Pos) /*!< Bit mask of B0 field. */
N
N/* Register: TEMP_B1 */
N/* Description: y-intercept of 2nd piece wise linear function */
N
N/* Bits 13..0 : y-intercept of 2nd piece wise linear function */
N#define TEMP_B1_B1_Pos (0UL) /*!< Position of B1 field. */
N#define TEMP_B1_B1_Msk (0x3FFFUL << TEMP_B1_B1_Pos) /*!< Bit mask of B1 field. */
N
N/* Register: TEMP_B2 */
N/* Description: y-intercept of 3rd piece wise linear function */
N
N/* Bits 13..0 : y-intercept of 3rd piece wise linear function */
N#define TEMP_B2_B2_Pos (0UL) /*!< Position of B2 field. */
N#define TEMP_B2_B2_Msk (0x3FFFUL << TEMP_B2_B2_Pos) /*!< Bit mask of B2 field. */
N
N/* Register: TEMP_B3 */
N/* Description: y-intercept of 4th piece wise linear function */
N
N/* Bits 13..0 : y-intercept of 4th piece wise linear function */
N#define TEMP_B3_B3_Pos (0UL) /*!< Position of B3 field. */
N#define TEMP_B3_B3_Msk (0x3FFFUL << TEMP_B3_B3_Pos) /*!< Bit mask of B3 field. */
N
N/* Register: TEMP_B4 */
N/* Description: y-intercept of 5th piece wise linear function */
N
N/* Bits 13..0 : y-intercept of 5th piece wise linear function */
N#define TEMP_B4_B4_Pos (0UL) /*!< Position of B4 field. */
N#define TEMP_B4_B4_Msk (0x3FFFUL << TEMP_B4_B4_Pos) /*!< Bit mask of B4 field. */
N
N/* Register: TEMP_B5 */
N/* Description: y-intercept of 6th piece wise linear function */
N
N/* Bits 13..0 : y-intercept of 6th piece wise linear function */
N#define TEMP_B5_B5_Pos (0UL) /*!< Position of B5 field. */
N#define TEMP_B5_B5_Msk (0x3FFFUL << TEMP_B5_B5_Pos) /*!< Bit mask of B5 field. */
N
N/* Register: TEMP_T0 */
N/* Description: End point of 1st piece wise linear function */
N
N/* Bits 7..0 : End point of 1st piece wise linear function */
N#define TEMP_T0_T0_Pos (0UL) /*!< Position of T0 field. */
N#define TEMP_T0_T0_Msk (0xFFUL << TEMP_T0_T0_Pos) /*!< Bit mask of T0 field. */
N
N/* Register: TEMP_T1 */
N/* Description: End point of 2nd piece wise linear function */
N
N/* Bits 7..0 : End point of 2nd piece wise linear function */
N#define TEMP_T1_T1_Pos (0UL) /*!< Position of T1 field. */
N#define TEMP_T1_T1_Msk (0xFFUL << TEMP_T1_T1_Pos) /*!< Bit mask of T1 field. */
N
N/* Register: TEMP_T2 */
N/* Description: End point of 3rd piece wise linear function */
N
N/* Bits 7..0 : End point of 3rd piece wise linear function */
N#define TEMP_T2_T2_Pos (0UL) /*!< Position of T2 field. */
N#define TEMP_T2_T2_Msk (0xFFUL << TEMP_T2_T2_Pos) /*!< Bit mask of T2 field. */
N
N/* Register: TEMP_T3 */
N/* Description: End point of 4th piece wise linear function */
N
N/* Bits 7..0 : End point of 4th piece wise linear function */
N#define TEMP_T3_T3_Pos (0UL) /*!< Position of T3 field. */
N#define TEMP_T3_T3_Msk (0xFFUL << TEMP_T3_T3_Pos) /*!< Bit mask of T3 field. */
N
N/* Register: TEMP_T4 */
N/* Description: End point of 5th piece wise linear function */
N
N/* Bits 7..0 : End point of 5th piece wise linear function */
N#define TEMP_T4_T4_Pos (0UL) /*!< Position of T4 field. */
N#define TEMP_T4_T4_Msk (0xFFUL << TEMP_T4_T4_Pos) /*!< Bit mask of T4 field. */
N
N
N/* Peripheral: TIMER */
N/* Description: Timer/Counter 0 */
N
N/* Register: TIMER_SHORTS */
N/* Description: Shortcut register */
N
N/* Bit 13 : Shortcut between COMPARE[5] event and STOP task */
N#define TIMER_SHORTS_COMPARE5_STOP_Pos (13UL) /*!< Position of COMPARE5_STOP field. */
N#define TIMER_SHORTS_COMPARE5_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE5_STOP_Pos) /*!< Bit mask of COMPARE5_STOP field. */
N#define TIMER_SHORTS_COMPARE5_STOP_Disabled (0UL) /*!< Disable shortcut */
N#define TIMER_SHORTS_COMPARE5_STOP_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 12 : Shortcut between COMPARE[4] event and STOP task */
N#define TIMER_SHORTS_COMPARE4_STOP_Pos (12UL) /*!< Position of COMPARE4_STOP field. */
N#define TIMER_SHORTS_COMPARE4_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE4_STOP_Pos) /*!< Bit mask of COMPARE4_STOP field. */
N#define TIMER_SHORTS_COMPARE4_STOP_Disabled (0UL) /*!< Disable shortcut */
N#define TIMER_SHORTS_COMPARE4_STOP_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 11 : Shortcut between COMPARE[3] event and STOP task */
N#define TIMER_SHORTS_COMPARE3_STOP_Pos (11UL) /*!< Position of COMPARE3_STOP field. */
N#define TIMER_SHORTS_COMPARE3_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE3_STOP_Pos) /*!< Bit mask of COMPARE3_STOP field. */
N#define TIMER_SHORTS_COMPARE3_STOP_Disabled (0UL) /*!< Disable shortcut */
N#define TIMER_SHORTS_COMPARE3_STOP_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 10 : Shortcut between COMPARE[2] event and STOP task */
N#define TIMER_SHORTS_COMPARE2_STOP_Pos (10UL) /*!< Position of COMPARE2_STOP field. */
N#define TIMER_SHORTS_COMPARE2_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE2_STOP_Pos) /*!< Bit mask of COMPARE2_STOP field. */
N#define TIMER_SHORTS_COMPARE2_STOP_Disabled (0UL) /*!< Disable shortcut */
N#define TIMER_SHORTS_COMPARE2_STOP_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 9 : Shortcut between COMPARE[1] event and STOP task */
N#define TIMER_SHORTS_COMPARE1_STOP_Pos (9UL) /*!< Position of COMPARE1_STOP field. */
N#define TIMER_SHORTS_COMPARE1_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE1_STOP_Pos) /*!< Bit mask of COMPARE1_STOP field. */
N#define TIMER_SHORTS_COMPARE1_STOP_Disabled (0UL) /*!< Disable shortcut */
N#define TIMER_SHORTS_COMPARE1_STOP_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 8 : Shortcut between COMPARE[0] event and STOP task */
N#define TIMER_SHORTS_COMPARE0_STOP_Pos (8UL) /*!< Position of COMPARE0_STOP field. */
N#define TIMER_SHORTS_COMPARE0_STOP_Msk (0x1UL << TIMER_SHORTS_COMPARE0_STOP_Pos) /*!< Bit mask of COMPARE0_STOP field. */
N#define TIMER_SHORTS_COMPARE0_STOP_Disabled (0UL) /*!< Disable shortcut */
N#define TIMER_SHORTS_COMPARE0_STOP_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 5 : Shortcut between COMPARE[5] event and CLEAR task */
N#define TIMER_SHORTS_COMPARE5_CLEAR_Pos (5UL) /*!< Position of COMPARE5_CLEAR field. */
N#define TIMER_SHORTS_COMPARE5_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE5_CLEAR_Pos) /*!< Bit mask of COMPARE5_CLEAR field. */
N#define TIMER_SHORTS_COMPARE5_CLEAR_Disabled (0UL) /*!< Disable shortcut */
N#define TIMER_SHORTS_COMPARE5_CLEAR_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 4 : Shortcut between COMPARE[4] event and CLEAR task */
N#define TIMER_SHORTS_COMPARE4_CLEAR_Pos (4UL) /*!< Position of COMPARE4_CLEAR field. */
N#define TIMER_SHORTS_COMPARE4_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE4_CLEAR_Pos) /*!< Bit mask of COMPARE4_CLEAR field. */
N#define TIMER_SHORTS_COMPARE4_CLEAR_Disabled (0UL) /*!< Disable shortcut */
N#define TIMER_SHORTS_COMPARE4_CLEAR_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 3 : Shortcut between COMPARE[3] event and CLEAR task */
N#define TIMER_SHORTS_COMPARE3_CLEAR_Pos (3UL) /*!< Position of COMPARE3_CLEAR field. */
N#define TIMER_SHORTS_COMPARE3_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE3_CLEAR_Pos) /*!< Bit mask of COMPARE3_CLEAR field. */
N#define TIMER_SHORTS_COMPARE3_CLEAR_Disabled (0UL) /*!< Disable shortcut */
N#define TIMER_SHORTS_COMPARE3_CLEAR_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 2 : Shortcut between COMPARE[2] event and CLEAR task */
N#define TIMER_SHORTS_COMPARE2_CLEAR_Pos (2UL) /*!< Position of COMPARE2_CLEAR field. */
N#define TIMER_SHORTS_COMPARE2_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE2_CLEAR_Pos) /*!< Bit mask of COMPARE2_CLEAR field. */
N#define TIMER_SHORTS_COMPARE2_CLEAR_Disabled (0UL) /*!< Disable shortcut */
N#define TIMER_SHORTS_COMPARE2_CLEAR_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 1 : Shortcut between COMPARE[1] event and CLEAR task */
N#define TIMER_SHORTS_COMPARE1_CLEAR_Pos (1UL) /*!< Position of COMPARE1_CLEAR field. */
N#define TIMER_SHORTS_COMPARE1_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE1_CLEAR_Pos) /*!< Bit mask of COMPARE1_CLEAR field. */
N#define TIMER_SHORTS_COMPARE1_CLEAR_Disabled (0UL) /*!< Disable shortcut */
N#define TIMER_SHORTS_COMPARE1_CLEAR_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 0 : Shortcut between COMPARE[0] event and CLEAR task */
N#define TIMER_SHORTS_COMPARE0_CLEAR_Pos (0UL) /*!< Position of COMPARE0_CLEAR field. */
N#define TIMER_SHORTS_COMPARE0_CLEAR_Msk (0x1UL << TIMER_SHORTS_COMPARE0_CLEAR_Pos) /*!< Bit mask of COMPARE0_CLEAR field. */
N#define TIMER_SHORTS_COMPARE0_CLEAR_Disabled (0UL) /*!< Disable shortcut */
N#define TIMER_SHORTS_COMPARE0_CLEAR_Enabled (1UL) /*!< Enable shortcut */
N
N/* Register: TIMER_INTENSET */
N/* Description: Enable interrupt */
N
N/* Bit 21 : Write '1' to Enable interrupt for COMPARE[5] event */
N#define TIMER_INTENSET_COMPARE5_Pos (21UL) /*!< Position of COMPARE5 field. */
N#define TIMER_INTENSET_COMPARE5_Msk (0x1UL << TIMER_INTENSET_COMPARE5_Pos) /*!< Bit mask of COMPARE5 field. */
N#define TIMER_INTENSET_COMPARE5_Disabled (0UL) /*!< Read: Disabled */
N#define TIMER_INTENSET_COMPARE5_Enabled (1UL) /*!< Read: Enabled */
N#define TIMER_INTENSET_COMPARE5_Set (1UL) /*!< Enable */
N
N/* Bit 20 : Write '1' to Enable interrupt for COMPARE[4] event */
N#define TIMER_INTENSET_COMPARE4_Pos (20UL) /*!< Position of COMPARE4 field. */
N#define TIMER_INTENSET_COMPARE4_Msk (0x1UL << TIMER_INTENSET_COMPARE4_Pos) /*!< Bit mask of COMPARE4 field. */
N#define TIMER_INTENSET_COMPARE4_Disabled (0UL) /*!< Read: Disabled */
N#define TIMER_INTENSET_COMPARE4_Enabled (1UL) /*!< Read: Enabled */
N#define TIMER_INTENSET_COMPARE4_Set (1UL) /*!< Enable */
N
N/* Bit 19 : Write '1' to Enable interrupt for COMPARE[3] event */
N#define TIMER_INTENSET_COMPARE3_Pos (19UL) /*!< Position of COMPARE3 field. */
N#define TIMER_INTENSET_COMPARE3_Msk (0x1UL << TIMER_INTENSET_COMPARE3_Pos) /*!< Bit mask of COMPARE3 field. */
N#define TIMER_INTENSET_COMPARE3_Disabled (0UL) /*!< Read: Disabled */
N#define TIMER_INTENSET_COMPARE3_Enabled (1UL) /*!< Read: Enabled */
N#define TIMER_INTENSET_COMPARE3_Set (1UL) /*!< Enable */
N
N/* Bit 18 : Write '1' to Enable interrupt for COMPARE[2] event */
N#define TIMER_INTENSET_COMPARE2_Pos (18UL) /*!< Position of COMPARE2 field. */
N#define TIMER_INTENSET_COMPARE2_Msk (0x1UL << TIMER_INTENSET_COMPARE2_Pos) /*!< Bit mask of COMPARE2 field. */
N#define TIMER_INTENSET_COMPARE2_Disabled (0UL) /*!< Read: Disabled */
N#define TIMER_INTENSET_COMPARE2_Enabled (1UL) /*!< Read: Enabled */
N#define TIMER_INTENSET_COMPARE2_Set (1UL) /*!< Enable */
N
N/* Bit 17 : Write '1' to Enable interrupt for COMPARE[1] event */
N#define TIMER_INTENSET_COMPARE1_Pos (17UL) /*!< Position of COMPARE1 field. */
N#define TIMER_INTENSET_COMPARE1_Msk (0x1UL << TIMER_INTENSET_COMPARE1_Pos) /*!< Bit mask of COMPARE1 field. */
N#define TIMER_INTENSET_COMPARE1_Disabled (0UL) /*!< Read: Disabled */
N#define TIMER_INTENSET_COMPARE1_Enabled (1UL) /*!< Read: Enabled */
N#define TIMER_INTENSET_COMPARE1_Set (1UL) /*!< Enable */
N
N/* Bit 16 : Write '1' to Enable interrupt for COMPARE[0] event */
N#define TIMER_INTENSET_COMPARE0_Pos (16UL) /*!< Position of COMPARE0 field. */
N#define TIMER_INTENSET_COMPARE0_Msk (0x1UL << TIMER_INTENSET_COMPARE0_Pos) /*!< Bit mask of COMPARE0 field. */
N#define TIMER_INTENSET_COMPARE0_Disabled (0UL) /*!< Read: Disabled */
N#define TIMER_INTENSET_COMPARE0_Enabled (1UL) /*!< Read: Enabled */
N#define TIMER_INTENSET_COMPARE0_Set (1UL) /*!< Enable */
N
N/* Register: TIMER_INTENCLR */
N/* Description: Disable interrupt */
N
N/* Bit 21 : Write '1' to Disable interrupt for COMPARE[5] event */
N#define TIMER_INTENCLR_COMPARE5_Pos (21UL) /*!< Position of COMPARE5 field. */
N#define TIMER_INTENCLR_COMPARE5_Msk (0x1UL << TIMER_INTENCLR_COMPARE5_Pos) /*!< Bit mask of COMPARE5 field. */
N#define TIMER_INTENCLR_COMPARE5_Disabled (0UL) /*!< Read: Disabled */
N#define TIMER_INTENCLR_COMPARE5_Enabled (1UL) /*!< Read: Enabled */
N#define TIMER_INTENCLR_COMPARE5_Clear (1UL) /*!< Disable */
N
N/* Bit 20 : Write '1' to Disable interrupt for COMPARE[4] event */
N#define TIMER_INTENCLR_COMPARE4_Pos (20UL) /*!< Position of COMPARE4 field. */
N#define TIMER_INTENCLR_COMPARE4_Msk (0x1UL << TIMER_INTENCLR_COMPARE4_Pos) /*!< Bit mask of COMPARE4 field. */
N#define TIMER_INTENCLR_COMPARE4_Disabled (0UL) /*!< Read: Disabled */
N#define TIMER_INTENCLR_COMPARE4_Enabled (1UL) /*!< Read: Enabled */
N#define TIMER_INTENCLR_COMPARE4_Clear (1UL) /*!< Disable */
N
N/* Bit 19 : Write '1' to Disable interrupt for COMPARE[3] event */
N#define TIMER_INTENCLR_COMPARE3_Pos (19UL) /*!< Position of COMPARE3 field. */
N#define TIMER_INTENCLR_COMPARE3_Msk (0x1UL << TIMER_INTENCLR_COMPARE3_Pos) /*!< Bit mask of COMPARE3 field. */
N#define TIMER_INTENCLR_COMPARE3_Disabled (0UL) /*!< Read: Disabled */
N#define TIMER_INTENCLR_COMPARE3_Enabled (1UL) /*!< Read: Enabled */
N#define TIMER_INTENCLR_COMPARE3_Clear (1UL) /*!< Disable */
N
N/* Bit 18 : Write '1' to Disable interrupt for COMPARE[2] event */
N#define TIMER_INTENCLR_COMPARE2_Pos (18UL) /*!< Position of COMPARE2 field. */
N#define TIMER_INTENCLR_COMPARE2_Msk (0x1UL << TIMER_INTENCLR_COMPARE2_Pos) /*!< Bit mask of COMPARE2 field. */
N#define TIMER_INTENCLR_COMPARE2_Disabled (0UL) /*!< Read: Disabled */
N#define TIMER_INTENCLR_COMPARE2_Enabled (1UL) /*!< Read: Enabled */
N#define TIMER_INTENCLR_COMPARE2_Clear (1UL) /*!< Disable */
N
N/* Bit 17 : Write '1' to Disable interrupt for COMPARE[1] event */
N#define TIMER_INTENCLR_COMPARE1_Pos (17UL) /*!< Position of COMPARE1 field. */
N#define TIMER_INTENCLR_COMPARE1_Msk (0x1UL << TIMER_INTENCLR_COMPARE1_Pos) /*!< Bit mask of COMPARE1 field. */
N#define TIMER_INTENCLR_COMPARE1_Disabled (0UL) /*!< Read: Disabled */
N#define TIMER_INTENCLR_COMPARE1_Enabled (1UL) /*!< Read: Enabled */
N#define TIMER_INTENCLR_COMPARE1_Clear (1UL) /*!< Disable */
N
N/* Bit 16 : Write '1' to Disable interrupt for COMPARE[0] event */
N#define TIMER_INTENCLR_COMPARE0_Pos (16UL) /*!< Position of COMPARE0 field. */
N#define TIMER_INTENCLR_COMPARE0_Msk (0x1UL << TIMER_INTENCLR_COMPARE0_Pos) /*!< Bit mask of COMPARE0 field. */
N#define TIMER_INTENCLR_COMPARE0_Disabled (0UL) /*!< Read: Disabled */
N#define TIMER_INTENCLR_COMPARE0_Enabled (1UL) /*!< Read: Enabled */
N#define TIMER_INTENCLR_COMPARE0_Clear (1UL) /*!< Disable */
N
N/* Register: TIMER_MODE */
N/* Description: Timer mode selection */
N
N/* Bits 1..0 : Timer mode */
N#define TIMER_MODE_MODE_Pos (0UL) /*!< Position of MODE field. */
N#define TIMER_MODE_MODE_Msk (0x3UL << TIMER_MODE_MODE_Pos) /*!< Bit mask of MODE field. */
N#define TIMER_MODE_MODE_Timer (0UL) /*!< Select Timer mode */
N#define TIMER_MODE_MODE_Counter (1UL) /*!< Deprecated enumerator -  Select Counter mode */
N#define TIMER_MODE_MODE_LowPowerCounter (2UL) /*!< Select Low Power Counter mode */
N
N/* Register: TIMER_BITMODE */
N/* Description: Configure the number of bits used by the TIMER */
N
N/* Bits 1..0 : Timer bit width */
N#define TIMER_BITMODE_BITMODE_Pos (0UL) /*!< Position of BITMODE field. */
N#define TIMER_BITMODE_BITMODE_Msk (0x3UL << TIMER_BITMODE_BITMODE_Pos) /*!< Bit mask of BITMODE field. */
N#define TIMER_BITMODE_BITMODE_16Bit (0UL) /*!< 16 bit timer bit width */
N#define TIMER_BITMODE_BITMODE_08Bit (1UL) /*!< 8 bit timer bit width */
N#define TIMER_BITMODE_BITMODE_24Bit (2UL) /*!< 24 bit timer bit width */
N#define TIMER_BITMODE_BITMODE_32Bit (3UL) /*!< 32 bit timer bit width */
N
N/* Register: TIMER_PRESCALER */
N/* Description: Timer prescaler register */
N
N/* Bits 3..0 : Prescaler value */
N#define TIMER_PRESCALER_PRESCALER_Pos (0UL) /*!< Position of PRESCALER field. */
N#define TIMER_PRESCALER_PRESCALER_Msk (0xFUL << TIMER_PRESCALER_PRESCALER_Pos) /*!< Bit mask of PRESCALER field. */
N
N/* Register: TIMER_CC */
N/* Description: Description collection[0]:  Capture/Compare register 0 */
N
N/* Bits 31..0 : Capture/Compare value */
N#define TIMER_CC_CC_Pos (0UL) /*!< Position of CC field. */
N#define TIMER_CC_CC_Msk (0xFFFFFFFFUL << TIMER_CC_CC_Pos) /*!< Bit mask of CC field. */
N
N
N/* Peripheral: TWI */
N/* Description: I2C compatible Two-Wire Interface 0 */
N
N/* Register: TWI_SHORTS */
N/* Description: Shortcut register */
N
N/* Bit 1 : Shortcut between BB event and STOP task */
N#define TWI_SHORTS_BB_STOP_Pos (1UL) /*!< Position of BB_STOP field. */
N#define TWI_SHORTS_BB_STOP_Msk (0x1UL << TWI_SHORTS_BB_STOP_Pos) /*!< Bit mask of BB_STOP field. */
N#define TWI_SHORTS_BB_STOP_Disabled (0UL) /*!< Disable shortcut */
N#define TWI_SHORTS_BB_STOP_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 0 : Shortcut between BB event and SUSPEND task */
N#define TWI_SHORTS_BB_SUSPEND_Pos (0UL) /*!< Position of BB_SUSPEND field. */
N#define TWI_SHORTS_BB_SUSPEND_Msk (0x1UL << TWI_SHORTS_BB_SUSPEND_Pos) /*!< Bit mask of BB_SUSPEND field. */
N#define TWI_SHORTS_BB_SUSPEND_Disabled (0UL) /*!< Disable shortcut */
N#define TWI_SHORTS_BB_SUSPEND_Enabled (1UL) /*!< Enable shortcut */
N
N/* Register: TWI_INTENSET */
N/* Description: Enable interrupt */
N
N/* Bit 18 : Write '1' to Enable interrupt for SUSPENDED event */
N#define TWI_INTENSET_SUSPENDED_Pos (18UL) /*!< Position of SUSPENDED field. */
N#define TWI_INTENSET_SUSPENDED_Msk (0x1UL << TWI_INTENSET_SUSPENDED_Pos) /*!< Bit mask of SUSPENDED field. */
N#define TWI_INTENSET_SUSPENDED_Disabled (0UL) /*!< Read: Disabled */
N#define TWI_INTENSET_SUSPENDED_Enabled (1UL) /*!< Read: Enabled */
N#define TWI_INTENSET_SUSPENDED_Set (1UL) /*!< Enable */
N
N/* Bit 14 : Write '1' to Enable interrupt for BB event */
N#define TWI_INTENSET_BB_Pos (14UL) /*!< Position of BB field. */
N#define TWI_INTENSET_BB_Msk (0x1UL << TWI_INTENSET_BB_Pos) /*!< Bit mask of BB field. */
N#define TWI_INTENSET_BB_Disabled (0UL) /*!< Read: Disabled */
N#define TWI_INTENSET_BB_Enabled (1UL) /*!< Read: Enabled */
N#define TWI_INTENSET_BB_Set (1UL) /*!< Enable */
N
N/* Bit 9 : Write '1' to Enable interrupt for ERROR event */
N#define TWI_INTENSET_ERROR_Pos (9UL) /*!< Position of ERROR field. */
N#define TWI_INTENSET_ERROR_Msk (0x1UL << TWI_INTENSET_ERROR_Pos) /*!< Bit mask of ERROR field. */
N#define TWI_INTENSET_ERROR_Disabled (0UL) /*!< Read: Disabled */
N#define TWI_INTENSET_ERROR_Enabled (1UL) /*!< Read: Enabled */
N#define TWI_INTENSET_ERROR_Set (1UL) /*!< Enable */
N
N/* Bit 7 : Write '1' to Enable interrupt for TXDSENT event */
N#define TWI_INTENSET_TXDSENT_Pos (7UL) /*!< Position of TXDSENT field. */
N#define TWI_INTENSET_TXDSENT_Msk (0x1UL << TWI_INTENSET_TXDSENT_Pos) /*!< Bit mask of TXDSENT field. */
N#define TWI_INTENSET_TXDSENT_Disabled (0UL) /*!< Read: Disabled */
N#define TWI_INTENSET_TXDSENT_Enabled (1UL) /*!< Read: Enabled */
N#define TWI_INTENSET_TXDSENT_Set (1UL) /*!< Enable */
N
N/* Bit 2 : Write '1' to Enable interrupt for RXDREADY event */
N#define TWI_INTENSET_RXDREADY_Pos (2UL) /*!< Position of RXDREADY field. */
N#define TWI_INTENSET_RXDREADY_Msk (0x1UL << TWI_INTENSET_RXDREADY_Pos) /*!< Bit mask of RXDREADY field. */
N#define TWI_INTENSET_RXDREADY_Disabled (0UL) /*!< Read: Disabled */
N#define TWI_INTENSET_RXDREADY_Enabled (1UL) /*!< Read: Enabled */
N#define TWI_INTENSET_RXDREADY_Set (1UL) /*!< Enable */
N
N/* Bit 1 : Write '1' to Enable interrupt for STOPPED event */
N#define TWI_INTENSET_STOPPED_Pos (1UL) /*!< Position of STOPPED field. */
N#define TWI_INTENSET_STOPPED_Msk (0x1UL << TWI_INTENSET_STOPPED_Pos) /*!< Bit mask of STOPPED field. */
N#define TWI_INTENSET_STOPPED_Disabled (0UL) /*!< Read: Disabled */
N#define TWI_INTENSET_STOPPED_Enabled (1UL) /*!< Read: Enabled */
N#define TWI_INTENSET_STOPPED_Set (1UL) /*!< Enable */
N
N/* Register: TWI_INTENCLR */
N/* Description: Disable interrupt */
N
N/* Bit 18 : Write '1' to Disable interrupt for SUSPENDED event */
N#define TWI_INTENCLR_SUSPENDED_Pos (18UL) /*!< Position of SUSPENDED field. */
N#define TWI_INTENCLR_SUSPENDED_Msk (0x1UL << TWI_INTENCLR_SUSPENDED_Pos) /*!< Bit mask of SUSPENDED field. */
N#define TWI_INTENCLR_SUSPENDED_Disabled (0UL) /*!< Read: Disabled */
N#define TWI_INTENCLR_SUSPENDED_Enabled (1UL) /*!< Read: Enabled */
N#define TWI_INTENCLR_SUSPENDED_Clear (1UL) /*!< Disable */
N
N/* Bit 14 : Write '1' to Disable interrupt for BB event */
N#define TWI_INTENCLR_BB_Pos (14UL) /*!< Position of BB field. */
N#define TWI_INTENCLR_BB_Msk (0x1UL << TWI_INTENCLR_BB_Pos) /*!< Bit mask of BB field. */
N#define TWI_INTENCLR_BB_Disabled (0UL) /*!< Read: Disabled */
N#define TWI_INTENCLR_BB_Enabled (1UL) /*!< Read: Enabled */
N#define TWI_INTENCLR_BB_Clear (1UL) /*!< Disable */
N
N/* Bit 9 : Write '1' to Disable interrupt for ERROR event */
N#define TWI_INTENCLR_ERROR_Pos (9UL) /*!< Position of ERROR field. */
N#define TWI_INTENCLR_ERROR_Msk (0x1UL << TWI_INTENCLR_ERROR_Pos) /*!< Bit mask of ERROR field. */
N#define TWI_INTENCLR_ERROR_Disabled (0UL) /*!< Read: Disabled */
N#define TWI_INTENCLR_ERROR_Enabled (1UL) /*!< Read: Enabled */
N#define TWI_INTENCLR_ERROR_Clear (1UL) /*!< Disable */
N
N/* Bit 7 : Write '1' to Disable interrupt for TXDSENT event */
N#define TWI_INTENCLR_TXDSENT_Pos (7UL) /*!< Position of TXDSENT field. */
N#define TWI_INTENCLR_TXDSENT_Msk (0x1UL << TWI_INTENCLR_TXDSENT_Pos) /*!< Bit mask of TXDSENT field. */
N#define TWI_INTENCLR_TXDSENT_Disabled (0UL) /*!< Read: Disabled */
N#define TWI_INTENCLR_TXDSENT_Enabled (1UL) /*!< Read: Enabled */
N#define TWI_INTENCLR_TXDSENT_Clear (1UL) /*!< Disable */
N
N/* Bit 2 : Write '1' to Disable interrupt for RXDREADY event */
N#define TWI_INTENCLR_RXDREADY_Pos (2UL) /*!< Position of RXDREADY field. */
N#define TWI_INTENCLR_RXDREADY_Msk (0x1UL << TWI_INTENCLR_RXDREADY_Pos) /*!< Bit mask of RXDREADY field. */
N#define TWI_INTENCLR_RXDREADY_Disabled (0UL) /*!< Read: Disabled */
N#define TWI_INTENCLR_RXDREADY_Enabled (1UL) /*!< Read: Enabled */
N#define TWI_INTENCLR_RXDREADY_Clear (1UL) /*!< Disable */
N
N/* Bit 1 : Write '1' to Disable interrupt for STOPPED event */
N#define TWI_INTENCLR_STOPPED_Pos (1UL) /*!< Position of STOPPED field. */
N#define TWI_INTENCLR_STOPPED_Msk (0x1UL << TWI_INTENCLR_STOPPED_Pos) /*!< Bit mask of STOPPED field. */
N#define TWI_INTENCLR_STOPPED_Disabled (0UL) /*!< Read: Disabled */
N#define TWI_INTENCLR_STOPPED_Enabled (1UL) /*!< Read: Enabled */
N#define TWI_INTENCLR_STOPPED_Clear (1UL) /*!< Disable */
N
N/* Register: TWI_ERRORSRC */
N/* Description: Error source */
N
N/* Bit 2 : NACK received after sending a data byte (write '1' to clear) */
N#define TWI_ERRORSRC_DNACK_Pos (2UL) /*!< Position of DNACK field. */
N#define TWI_ERRORSRC_DNACK_Msk (0x1UL << TWI_ERRORSRC_DNACK_Pos) /*!< Bit mask of DNACK field. */
N#define TWI_ERRORSRC_DNACK_NotPresent (0UL) /*!< Read: error not present */
N#define TWI_ERRORSRC_DNACK_Present (1UL) /*!< Read: error present */
N
N/* Bit 1 : NACK received after sending the address (write '1' to clear) */
N#define TWI_ERRORSRC_ANACK_Pos (1UL) /*!< Position of ANACK field. */
N#define TWI_ERRORSRC_ANACK_Msk (0x1UL << TWI_ERRORSRC_ANACK_Pos) /*!< Bit mask of ANACK field. */
N#define TWI_ERRORSRC_ANACK_NotPresent (0UL) /*!< Read: error not present */
N#define TWI_ERRORSRC_ANACK_Present (1UL) /*!< Read: error present */
N
N/* Bit 0 : Overrun error */
N#define TWI_ERRORSRC_OVERRUN_Pos (0UL) /*!< Position of OVERRUN field. */
N#define TWI_ERRORSRC_OVERRUN_Msk (0x1UL << TWI_ERRORSRC_OVERRUN_Pos) /*!< Bit mask of OVERRUN field. */
N#define TWI_ERRORSRC_OVERRUN_NotPresent (0UL) /*!< Read: no overrun occured */
N#define TWI_ERRORSRC_OVERRUN_Present (1UL) /*!< Read: overrun occured */
N
N/* Register: TWI_ENABLE */
N/* Description: Enable TWI */
N
N/* Bits 3..0 : Enable or disable TWI */
N#define TWI_ENABLE_ENABLE_Pos (0UL) /*!< Position of ENABLE field. */
N#define TWI_ENABLE_ENABLE_Msk (0xFUL << TWI_ENABLE_ENABLE_Pos) /*!< Bit mask of ENABLE field. */
N#define TWI_ENABLE_ENABLE_Disabled (0UL) /*!< Disable TWI */
N#define TWI_ENABLE_ENABLE_Enabled (5UL) /*!< Enable TWI */
N
N/* Register: TWI_PSELSCL */
N/* Description: Pin select for SCL */
N
N/* Bits 31..0 : Pin number configuration for TWI SCL signal */
N#define TWI_PSELSCL_PSELSCL_Pos (0UL) /*!< Position of PSELSCL field. */
N#define TWI_PSELSCL_PSELSCL_Msk (0xFFFFFFFFUL << TWI_PSELSCL_PSELSCL_Pos) /*!< Bit mask of PSELSCL field. */
N#define TWI_PSELSCL_PSELSCL_Disconnected (0xFFFFFFFFUL) /*!< Disconnect */
N
N/* Register: TWI_PSELSDA */
N/* Description: Pin select for SDA */
N
N/* Bits 31..0 : Pin number configuration for TWI SDA signal */
N#define TWI_PSELSDA_PSELSDA_Pos (0UL) /*!< Position of PSELSDA field. */
N#define TWI_PSELSDA_PSELSDA_Msk (0xFFFFFFFFUL << TWI_PSELSDA_PSELSDA_Pos) /*!< Bit mask of PSELSDA field. */
N#define TWI_PSELSDA_PSELSDA_Disconnected (0xFFFFFFFFUL) /*!< Disconnect */
N
N/* Register: TWI_RXD */
N/* Description: RXD register */
N
N/* Bits 7..0 : RXD register */
N#define TWI_RXD_RXD_Pos (0UL) /*!< Position of RXD field. */
N#define TWI_RXD_RXD_Msk (0xFFUL << TWI_RXD_RXD_Pos) /*!< Bit mask of RXD field. */
N
N/* Register: TWI_TXD */
N/* Description: TXD register */
N
N/* Bits 7..0 : TXD register */
N#define TWI_TXD_TXD_Pos (0UL) /*!< Position of TXD field. */
N#define TWI_TXD_TXD_Msk (0xFFUL << TWI_TXD_TXD_Pos) /*!< Bit mask of TXD field. */
N
N/* Register: TWI_FREQUENCY */
N/* Description: TWI frequency */
N
N/* Bits 31..0 : TWI master clock frequency */
N#define TWI_FREQUENCY_FREQUENCY_Pos (0UL) /*!< Position of FREQUENCY field. */
N#define TWI_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL << TWI_FREQUENCY_FREQUENCY_Pos) /*!< Bit mask of FREQUENCY field. */
N#define TWI_FREQUENCY_FREQUENCY_K100 (0x01980000UL) /*!< 100 kbps */
N#define TWI_FREQUENCY_FREQUENCY_K250 (0x04000000UL) /*!< 250 kbps */
N#define TWI_FREQUENCY_FREQUENCY_K400 (0x06680000UL) /*!< 400 kbps (actual rate 410.256 kbps) */
N
N/* Register: TWI_ADDRESS */
N/* Description: Address used in the TWI transfer */
N
N/* Bits 6..0 : Address used in the TWI transfer */
N#define TWI_ADDRESS_ADDRESS_Pos (0UL) /*!< Position of ADDRESS field. */
N#define TWI_ADDRESS_ADDRESS_Msk (0x7FUL << TWI_ADDRESS_ADDRESS_Pos) /*!< Bit mask of ADDRESS field. */
N
N
N/* Peripheral: TWIM */
N/* Description: I2C compatible Two-Wire Master Interface with EasyDMA 0 */
N
N/* Register: TWIM_SHORTS */
N/* Description: Shortcut register */
N
N/* Bit 12 : Shortcut between LASTRX event and STOP task */
N#define TWIM_SHORTS_LASTRX_STOP_Pos (12UL) /*!< Position of LASTRX_STOP field. */
N#define TWIM_SHORTS_LASTRX_STOP_Msk (0x1UL << TWIM_SHORTS_LASTRX_STOP_Pos) /*!< Bit mask of LASTRX_STOP field. */
N#define TWIM_SHORTS_LASTRX_STOP_Disabled (0UL) /*!< Disable shortcut */
N#define TWIM_SHORTS_LASTRX_STOP_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 10 : Shortcut between LASTRX event and STARTTX task */
N#define TWIM_SHORTS_LASTRX_STARTTX_Pos (10UL) /*!< Position of LASTRX_STARTTX field. */
N#define TWIM_SHORTS_LASTRX_STARTTX_Msk (0x1UL << TWIM_SHORTS_LASTRX_STARTTX_Pos) /*!< Bit mask of LASTRX_STARTTX field. */
N#define TWIM_SHORTS_LASTRX_STARTTX_Disabled (0UL) /*!< Disable shortcut */
N#define TWIM_SHORTS_LASTRX_STARTTX_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 9 : Shortcut between LASTTX event and STOP task */
N#define TWIM_SHORTS_LASTTX_STOP_Pos (9UL) /*!< Position of LASTTX_STOP field. */
N#define TWIM_SHORTS_LASTTX_STOP_Msk (0x1UL << TWIM_SHORTS_LASTTX_STOP_Pos) /*!< Bit mask of LASTTX_STOP field. */
N#define TWIM_SHORTS_LASTTX_STOP_Disabled (0UL) /*!< Disable shortcut */
N#define TWIM_SHORTS_LASTTX_STOP_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 8 : Shortcut between LASTTX event and SUSPEND task */
N#define TWIM_SHORTS_LASTTX_SUSPEND_Pos (8UL) /*!< Position of LASTTX_SUSPEND field. */
N#define TWIM_SHORTS_LASTTX_SUSPEND_Msk (0x1UL << TWIM_SHORTS_LASTTX_SUSPEND_Pos) /*!< Bit mask of LASTTX_SUSPEND field. */
N#define TWIM_SHORTS_LASTTX_SUSPEND_Disabled (0UL) /*!< Disable shortcut */
N#define TWIM_SHORTS_LASTTX_SUSPEND_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 7 : Shortcut between LASTTX event and STARTRX task */
N#define TWIM_SHORTS_LASTTX_STARTRX_Pos (7UL) /*!< Position of LASTTX_STARTRX field. */
N#define TWIM_SHORTS_LASTTX_STARTRX_Msk (0x1UL << TWIM_SHORTS_LASTTX_STARTRX_Pos) /*!< Bit mask of LASTTX_STARTRX field. */
N#define TWIM_SHORTS_LASTTX_STARTRX_Disabled (0UL) /*!< Disable shortcut */
N#define TWIM_SHORTS_LASTTX_STARTRX_Enabled (1UL) /*!< Enable shortcut */
N
N/* Register: TWIM_INTEN */
N/* Description: Enable or disable interrupt */
N
N/* Bit 24 : Enable or disable interrupt for LASTTX event */
N#define TWIM_INTEN_LASTTX_Pos (24UL) /*!< Position of LASTTX field. */
N#define TWIM_INTEN_LASTTX_Msk (0x1UL << TWIM_INTEN_LASTTX_Pos) /*!< Bit mask of LASTTX field. */
N#define TWIM_INTEN_LASTTX_Disabled (0UL) /*!< Disable */
N#define TWIM_INTEN_LASTTX_Enabled (1UL) /*!< Enable */
N
N/* Bit 23 : Enable or disable interrupt for LASTRX event */
N#define TWIM_INTEN_LASTRX_Pos (23UL) /*!< Position of LASTRX field. */
N#define TWIM_INTEN_LASTRX_Msk (0x1UL << TWIM_INTEN_LASTRX_Pos) /*!< Bit mask of LASTRX field. */
N#define TWIM_INTEN_LASTRX_Disabled (0UL) /*!< Disable */
N#define TWIM_INTEN_LASTRX_Enabled (1UL) /*!< Enable */
N
N/* Bit 20 : Enable or disable interrupt for TXSTARTED event */
N#define TWIM_INTEN_TXSTARTED_Pos (20UL) /*!< Position of TXSTARTED field. */
N#define TWIM_INTEN_TXSTARTED_Msk (0x1UL << TWIM_INTEN_TXSTARTED_Pos) /*!< Bit mask of TXSTARTED field. */
N#define TWIM_INTEN_TXSTARTED_Disabled (0UL) /*!< Disable */
N#define TWIM_INTEN_TXSTARTED_Enabled (1UL) /*!< Enable */
N
N/* Bit 19 : Enable or disable interrupt for RXSTARTED event */
N#define TWIM_INTEN_RXSTARTED_Pos (19UL) /*!< Position of RXSTARTED field. */
N#define TWIM_INTEN_RXSTARTED_Msk (0x1UL << TWIM_INTEN_RXSTARTED_Pos) /*!< Bit mask of RXSTARTED field. */
N#define TWIM_INTEN_RXSTARTED_Disabled (0UL) /*!< Disable */
N#define TWIM_INTEN_RXSTARTED_Enabled (1UL) /*!< Enable */
N
N/* Bit 18 : Enable or disable interrupt for SUSPENDED event */
N#define TWIM_INTEN_SUSPENDED_Pos (18UL) /*!< Position of SUSPENDED field. */
N#define TWIM_INTEN_SUSPENDED_Msk (0x1UL << TWIM_INTEN_SUSPENDED_Pos) /*!< Bit mask of SUSPENDED field. */
N#define TWIM_INTEN_SUSPENDED_Disabled (0UL) /*!< Disable */
N#define TWIM_INTEN_SUSPENDED_Enabled (1UL) /*!< Enable */
N
N/* Bit 9 : Enable or disable interrupt for ERROR event */
N#define TWIM_INTEN_ERROR_Pos (9UL) /*!< Position of ERROR field. */
N#define TWIM_INTEN_ERROR_Msk (0x1UL << TWIM_INTEN_ERROR_Pos) /*!< Bit mask of ERROR field. */
N#define TWIM_INTEN_ERROR_Disabled (0UL) /*!< Disable */
N#define TWIM_INTEN_ERROR_Enabled (1UL) /*!< Enable */
N
N/* Bit 1 : Enable or disable interrupt for STOPPED event */
N#define TWIM_INTEN_STOPPED_Pos (1UL) /*!< Position of STOPPED field. */
N#define TWIM_INTEN_STOPPED_Msk (0x1UL << TWIM_INTEN_STOPPED_Pos) /*!< Bit mask of STOPPED field. */
N#define TWIM_INTEN_STOPPED_Disabled (0UL) /*!< Disable */
N#define TWIM_INTEN_STOPPED_Enabled (1UL) /*!< Enable */
N
N/* Register: TWIM_INTENSET */
N/* Description: Enable interrupt */
N
N/* Bit 24 : Write '1' to Enable interrupt for LASTTX event */
N#define TWIM_INTENSET_LASTTX_Pos (24UL) /*!< Position of LASTTX field. */
N#define TWIM_INTENSET_LASTTX_Msk (0x1UL << TWIM_INTENSET_LASTTX_Pos) /*!< Bit mask of LASTTX field. */
N#define TWIM_INTENSET_LASTTX_Disabled (0UL) /*!< Read: Disabled */
N#define TWIM_INTENSET_LASTTX_Enabled (1UL) /*!< Read: Enabled */
N#define TWIM_INTENSET_LASTTX_Set (1UL) /*!< Enable */
N
N/* Bit 23 : Write '1' to Enable interrupt for LASTRX event */
N#define TWIM_INTENSET_LASTRX_Pos (23UL) /*!< Position of LASTRX field. */
N#define TWIM_INTENSET_LASTRX_Msk (0x1UL << TWIM_INTENSET_LASTRX_Pos) /*!< Bit mask of LASTRX field. */
N#define TWIM_INTENSET_LASTRX_Disabled (0UL) /*!< Read: Disabled */
N#define TWIM_INTENSET_LASTRX_Enabled (1UL) /*!< Read: Enabled */
N#define TWIM_INTENSET_LASTRX_Set (1UL) /*!< Enable */
N
N/* Bit 20 : Write '1' to Enable interrupt for TXSTARTED event */
N#define TWIM_INTENSET_TXSTARTED_Pos (20UL) /*!< Position of TXSTARTED field. */
N#define TWIM_INTENSET_TXSTARTED_Msk (0x1UL << TWIM_INTENSET_TXSTARTED_Pos) /*!< Bit mask of TXSTARTED field. */
N#define TWIM_INTENSET_TXSTARTED_Disabled (0UL) /*!< Read: Disabled */
N#define TWIM_INTENSET_TXSTARTED_Enabled (1UL) /*!< Read: Enabled */
N#define TWIM_INTENSET_TXSTARTED_Set (1UL) /*!< Enable */
N
N/* Bit 19 : Write '1' to Enable interrupt for RXSTARTED event */
N#define TWIM_INTENSET_RXSTARTED_Pos (19UL) /*!< Position of RXSTARTED field. */
N#define TWIM_INTENSET_RXSTARTED_Msk (0x1UL << TWIM_INTENSET_RXSTARTED_Pos) /*!< Bit mask of RXSTARTED field. */
N#define TWIM_INTENSET_RXSTARTED_Disabled (0UL) /*!< Read: Disabled */
N#define TWIM_INTENSET_RXSTARTED_Enabled (1UL) /*!< Read: Enabled */
N#define TWIM_INTENSET_RXSTARTED_Set (1UL) /*!< Enable */
N
N/* Bit 18 : Write '1' to Enable interrupt for SUSPENDED event */
N#define TWIM_INTENSET_SUSPENDED_Pos (18UL) /*!< Position of SUSPENDED field. */
N#define TWIM_INTENSET_SUSPENDED_Msk (0x1UL << TWIM_INTENSET_SUSPENDED_Pos) /*!< Bit mask of SUSPENDED field. */
N#define TWIM_INTENSET_SUSPENDED_Disabled (0UL) /*!< Read: Disabled */
N#define TWIM_INTENSET_SUSPENDED_Enabled (1UL) /*!< Read: Enabled */
N#define TWIM_INTENSET_SUSPENDED_Set (1UL) /*!< Enable */
N
N/* Bit 9 : Write '1' to Enable interrupt for ERROR event */
N#define TWIM_INTENSET_ERROR_Pos (9UL) /*!< Position of ERROR field. */
N#define TWIM_INTENSET_ERROR_Msk (0x1UL << TWIM_INTENSET_ERROR_Pos) /*!< Bit mask of ERROR field. */
N#define TWIM_INTENSET_ERROR_Disabled (0UL) /*!< Read: Disabled */
N#define TWIM_INTENSET_ERROR_Enabled (1UL) /*!< Read: Enabled */
N#define TWIM_INTENSET_ERROR_Set (1UL) /*!< Enable */
N
N/* Bit 1 : Write '1' to Enable interrupt for STOPPED event */
N#define TWIM_INTENSET_STOPPED_Pos (1UL) /*!< Position of STOPPED field. */
N#define TWIM_INTENSET_STOPPED_Msk (0x1UL << TWIM_INTENSET_STOPPED_Pos) /*!< Bit mask of STOPPED field. */
N#define TWIM_INTENSET_STOPPED_Disabled (0UL) /*!< Read: Disabled */
N#define TWIM_INTENSET_STOPPED_Enabled (1UL) /*!< Read: Enabled */
N#define TWIM_INTENSET_STOPPED_Set (1UL) /*!< Enable */
N
N/* Register: TWIM_INTENCLR */
N/* Description: Disable interrupt */
N
N/* Bit 24 : Write '1' to Disable interrupt for LASTTX event */
N#define TWIM_INTENCLR_LASTTX_Pos (24UL) /*!< Position of LASTTX field. */
N#define TWIM_INTENCLR_LASTTX_Msk (0x1UL << TWIM_INTENCLR_LASTTX_Pos) /*!< Bit mask of LASTTX field. */
N#define TWIM_INTENCLR_LASTTX_Disabled (0UL) /*!< Read: Disabled */
N#define TWIM_INTENCLR_LASTTX_Enabled (1UL) /*!< Read: Enabled */
N#define TWIM_INTENCLR_LASTTX_Clear (1UL) /*!< Disable */
N
N/* Bit 23 : Write '1' to Disable interrupt for LASTRX event */
N#define TWIM_INTENCLR_LASTRX_Pos (23UL) /*!< Position of LASTRX field. */
N#define TWIM_INTENCLR_LASTRX_Msk (0x1UL << TWIM_INTENCLR_LASTRX_Pos) /*!< Bit mask of LASTRX field. */
N#define TWIM_INTENCLR_LASTRX_Disabled (0UL) /*!< Read: Disabled */
N#define TWIM_INTENCLR_LASTRX_Enabled (1UL) /*!< Read: Enabled */
N#define TWIM_INTENCLR_LASTRX_Clear (1UL) /*!< Disable */
N
N/* Bit 20 : Write '1' to Disable interrupt for TXSTARTED event */
N#define TWIM_INTENCLR_TXSTARTED_Pos (20UL) /*!< Position of TXSTARTED field. */
N#define TWIM_INTENCLR_TXSTARTED_Msk (0x1UL << TWIM_INTENCLR_TXSTARTED_Pos) /*!< Bit mask of TXSTARTED field. */
N#define TWIM_INTENCLR_TXSTARTED_Disabled (0UL) /*!< Read: Disabled */
N#define TWIM_INTENCLR_TXSTARTED_Enabled (1UL) /*!< Read: Enabled */
N#define TWIM_INTENCLR_TXSTARTED_Clear (1UL) /*!< Disable */
N
N/* Bit 19 : Write '1' to Disable interrupt for RXSTARTED event */
N#define TWIM_INTENCLR_RXSTARTED_Pos (19UL) /*!< Position of RXSTARTED field. */
N#define TWIM_INTENCLR_RXSTARTED_Msk (0x1UL << TWIM_INTENCLR_RXSTARTED_Pos) /*!< Bit mask of RXSTARTED field. */
N#define TWIM_INTENCLR_RXSTARTED_Disabled (0UL) /*!< Read: Disabled */
N#define TWIM_INTENCLR_RXSTARTED_Enabled (1UL) /*!< Read: Enabled */
N#define TWIM_INTENCLR_RXSTARTED_Clear (1UL) /*!< Disable */
N
N/* Bit 18 : Write '1' to Disable interrupt for SUSPENDED event */
N#define TWIM_INTENCLR_SUSPENDED_Pos (18UL) /*!< Position of SUSPENDED field. */
N#define TWIM_INTENCLR_SUSPENDED_Msk (0x1UL << TWIM_INTENCLR_SUSPENDED_Pos) /*!< Bit mask of SUSPENDED field. */
N#define TWIM_INTENCLR_SUSPENDED_Disabled (0UL) /*!< Read: Disabled */
N#define TWIM_INTENCLR_SUSPENDED_Enabled (1UL) /*!< Read: Enabled */
N#define TWIM_INTENCLR_SUSPENDED_Clear (1UL) /*!< Disable */
N
N/* Bit 9 : Write '1' to Disable interrupt for ERROR event */
N#define TWIM_INTENCLR_ERROR_Pos (9UL) /*!< Position of ERROR field. */
N#define TWIM_INTENCLR_ERROR_Msk (0x1UL << TWIM_INTENCLR_ERROR_Pos) /*!< Bit mask of ERROR field. */
N#define TWIM_INTENCLR_ERROR_Disabled (0UL) /*!< Read: Disabled */
N#define TWIM_INTENCLR_ERROR_Enabled (1UL) /*!< Read: Enabled */
N#define TWIM_INTENCLR_ERROR_Clear (1UL) /*!< Disable */
N
N/* Bit 1 : Write '1' to Disable interrupt for STOPPED event */
N#define TWIM_INTENCLR_STOPPED_Pos (1UL) /*!< Position of STOPPED field. */
N#define TWIM_INTENCLR_STOPPED_Msk (0x1UL << TWIM_INTENCLR_STOPPED_Pos) /*!< Bit mask of STOPPED field. */
N#define TWIM_INTENCLR_STOPPED_Disabled (0UL) /*!< Read: Disabled */
N#define TWIM_INTENCLR_STOPPED_Enabled (1UL) /*!< Read: Enabled */
N#define TWIM_INTENCLR_STOPPED_Clear (1UL) /*!< Disable */
N
N/* Register: TWIM_ERRORSRC */
N/* Description: Error source */
N
N/* Bit 2 : NACK received after sending a data byte (write '1' to clear) */
N#define TWIM_ERRORSRC_DNACK_Pos (2UL) /*!< Position of DNACK field. */
N#define TWIM_ERRORSRC_DNACK_Msk (0x1UL << TWIM_ERRORSRC_DNACK_Pos) /*!< Bit mask of DNACK field. */
N#define TWIM_ERRORSRC_DNACK_NotReceived (0UL) /*!< Error did not occur */
N#define TWIM_ERRORSRC_DNACK_Received (1UL) /*!< Error occurred */
N
N/* Bit 1 : NACK received after sending the address (write '1' to clear) */
N#define TWIM_ERRORSRC_ANACK_Pos (1UL) /*!< Position of ANACK field. */
N#define TWIM_ERRORSRC_ANACK_Msk (0x1UL << TWIM_ERRORSRC_ANACK_Pos) /*!< Bit mask of ANACK field. */
N#define TWIM_ERRORSRC_ANACK_NotReceived (0UL) /*!< Error did not occur */
N#define TWIM_ERRORSRC_ANACK_Received (1UL) /*!< Error occurred */
N
N/* Register: TWIM_ENABLE */
N/* Description: Enable TWIM */
N
N/* Bits 3..0 : Enable or disable TWIM */
N#define TWIM_ENABLE_ENABLE_Pos (0UL) /*!< Position of ENABLE field. */
N#define TWIM_ENABLE_ENABLE_Msk (0xFUL << TWIM_ENABLE_ENABLE_Pos) /*!< Bit mask of ENABLE field. */
N#define TWIM_ENABLE_ENABLE_Disabled (0UL) /*!< Disable TWIM */
N#define TWIM_ENABLE_ENABLE_Enabled (6UL) /*!< Enable TWIM */
N
N/* Register: TWIM_PSEL_SCL */
N/* Description: Pin select for SCL signal */
N
N/* Bit 31 : Connection */
N#define TWIM_PSEL_SCL_CONNECT_Pos (31UL) /*!< Position of CONNECT field. */
N#define TWIM_PSEL_SCL_CONNECT_Msk (0x1UL << TWIM_PSEL_SCL_CONNECT_Pos) /*!< Bit mask of CONNECT field. */
N#define TWIM_PSEL_SCL_CONNECT_Connected (0UL) /*!< Connect */
N#define TWIM_PSEL_SCL_CONNECT_Disconnected (1UL) /*!< Disconnect */
N
N/* Bits 4..0 : Pin number */
N#define TWIM_PSEL_SCL_PIN_Pos (0UL) /*!< Position of PIN field. */
N#define TWIM_PSEL_SCL_PIN_Msk (0x1FUL << TWIM_PSEL_SCL_PIN_Pos) /*!< Bit mask of PIN field. */
N
N/* Register: TWIM_PSEL_SDA */
N/* Description: Pin select for SDA signal */
N
N/* Bit 31 : Connection */
N#define TWIM_PSEL_SDA_CONNECT_Pos (31UL) /*!< Position of CONNECT field. */
N#define TWIM_PSEL_SDA_CONNECT_Msk (0x1UL << TWIM_PSEL_SDA_CONNECT_Pos) /*!< Bit mask of CONNECT field. */
N#define TWIM_PSEL_SDA_CONNECT_Connected (0UL) /*!< Connect */
N#define TWIM_PSEL_SDA_CONNECT_Disconnected (1UL) /*!< Disconnect */
N
N/* Bits 4..0 : Pin number */
N#define TWIM_PSEL_SDA_PIN_Pos (0UL) /*!< Position of PIN field. */
N#define TWIM_PSEL_SDA_PIN_Msk (0x1FUL << TWIM_PSEL_SDA_PIN_Pos) /*!< Bit mask of PIN field. */
N
N/* Register: TWIM_FREQUENCY */
N/* Description: TWI frequency */
N
N/* Bits 31..0 : TWI master clock frequency */
N#define TWIM_FREQUENCY_FREQUENCY_Pos (0UL) /*!< Position of FREQUENCY field. */
N#define TWIM_FREQUENCY_FREQUENCY_Msk (0xFFFFFFFFUL << TWIM_FREQUENCY_FREQUENCY_Pos) /*!< Bit mask of FREQUENCY field. */
N#define TWIM_FREQUENCY_FREQUENCY_K100 (0x01980000UL) /*!< 100 kbps */
N#define TWIM_FREQUENCY_FREQUENCY_K250 (0x04000000UL) /*!< 250 kbps */
N#define TWIM_FREQUENCY_FREQUENCY_K400 (0x06400000UL) /*!< 400 kbps */
N
N/* Register: TWIM_RXD_PTR */
N/* Description: Data pointer */
N
N/* Bits 31..0 : Data pointer */
N#define TWIM_RXD_PTR_PTR_Pos (0UL) /*!< Position of PTR field. */
N#define TWIM_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << TWIM_RXD_PTR_PTR_Pos) /*!< Bit mask of PTR field. */
N
N/* Register: TWIM_RXD_MAXCNT */
N/* Description: Maximum number of bytes in receive buffer */
N
N/* Bits 7..0 : Maximum number of bytes in receive buffer */
N#define TWIM_RXD_MAXCNT_MAXCNT_Pos (0UL) /*!< Position of MAXCNT field. */
N#define TWIM_RXD_MAXCNT_MAXCNT_Msk (0xFFUL << TWIM_RXD_MAXCNT_MAXCNT_Pos) /*!< Bit mask of MAXCNT field. */
N
N/* Register: TWIM_RXD_AMOUNT */
N/* Description: Number of bytes transferred in the last transaction */
N
N/* Bits 7..0 : Number of bytes transferred in the last transaction. In case of NACK error, includes the NACK'ed byte. */
N#define TWIM_RXD_AMOUNT_AMOUNT_Pos (0UL) /*!< Position of AMOUNT field. */
N#define TWIM_RXD_AMOUNT_AMOUNT_Msk (0xFFUL << TWIM_RXD_AMOUNT_AMOUNT_Pos) /*!< Bit mask of AMOUNT field. */
N
N/* Register: TWIM_RXD_LIST */
N/* Description: EasyDMA list type */
N
N/* Bits 2..0 : List type */
N#define TWIM_RXD_LIST_LIST_Pos (0UL) /*!< Position of LIST field. */
N#define TWIM_RXD_LIST_LIST_Msk (0x7UL << TWIM_RXD_LIST_LIST_Pos) /*!< Bit mask of LIST field. */
N#define TWIM_RXD_LIST_LIST_Disabled (0UL) /*!< Disable EasyDMA list */
N#define TWIM_RXD_LIST_LIST_ArrayList (1UL) /*!< Use array list */
N
N/* Register: TWIM_TXD_PTR */
N/* Description: Data pointer */
N
N/* Bits 31..0 : Data pointer */
N#define TWIM_TXD_PTR_PTR_Pos (0UL) /*!< Position of PTR field. */
N#define TWIM_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << TWIM_TXD_PTR_PTR_Pos) /*!< Bit mask of PTR field. */
N
N/* Register: TWIM_TXD_MAXCNT */
N/* Description: Maximum number of bytes in transmit buffer */
N
N/* Bits 7..0 : Maximum number of bytes in transmit buffer */
N#define TWIM_TXD_MAXCNT_MAXCNT_Pos (0UL) /*!< Position of MAXCNT field. */
N#define TWIM_TXD_MAXCNT_MAXCNT_Msk (0xFFUL << TWIM_TXD_MAXCNT_MAXCNT_Pos) /*!< Bit mask of MAXCNT field. */
N
N/* Register: TWIM_TXD_AMOUNT */
N/* Description: Number of bytes transferred in the last transaction */
N
N/* Bits 7..0 : Number of bytes transferred in the last transaction. In case of NACK error, includes the NACK'ed byte. */
N#define TWIM_TXD_AMOUNT_AMOUNT_Pos (0UL) /*!< Position of AMOUNT field. */
N#define TWIM_TXD_AMOUNT_AMOUNT_Msk (0xFFUL << TWIM_TXD_AMOUNT_AMOUNT_Pos) /*!< Bit mask of AMOUNT field. */
N
N/* Register: TWIM_TXD_LIST */
N/* Description: EasyDMA list type */
N
N/* Bits 2..0 : List type */
N#define TWIM_TXD_LIST_LIST_Pos (0UL) /*!< Position of LIST field. */
N#define TWIM_TXD_LIST_LIST_Msk (0x7UL << TWIM_TXD_LIST_LIST_Pos) /*!< Bit mask of LIST field. */
N#define TWIM_TXD_LIST_LIST_Disabled (0UL) /*!< Disable EasyDMA list */
N#define TWIM_TXD_LIST_LIST_ArrayList (1UL) /*!< Use array list */
N
N/* Register: TWIM_ADDRESS */
N/* Description: Address used in the TWI transfer */
N
N/* Bits 6..0 : Address used in the TWI transfer */
N#define TWIM_ADDRESS_ADDRESS_Pos (0UL) /*!< Position of ADDRESS field. */
N#define TWIM_ADDRESS_ADDRESS_Msk (0x7FUL << TWIM_ADDRESS_ADDRESS_Pos) /*!< Bit mask of ADDRESS field. */
N
N
N/* Peripheral: TWIS */
N/* Description: I2C compatible Two-Wire Slave Interface with EasyDMA 0 */
N
N/* Register: TWIS_SHORTS */
N/* Description: Shortcut register */
N
N/* Bit 14 : Shortcut between READ event and SUSPEND task */
N#define TWIS_SHORTS_READ_SUSPEND_Pos (14UL) /*!< Position of READ_SUSPEND field. */
N#define TWIS_SHORTS_READ_SUSPEND_Msk (0x1UL << TWIS_SHORTS_READ_SUSPEND_Pos) /*!< Bit mask of READ_SUSPEND field. */
N#define TWIS_SHORTS_READ_SUSPEND_Disabled (0UL) /*!< Disable shortcut */
N#define TWIS_SHORTS_READ_SUSPEND_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 13 : Shortcut between WRITE event and SUSPEND task */
N#define TWIS_SHORTS_WRITE_SUSPEND_Pos (13UL) /*!< Position of WRITE_SUSPEND field. */
N#define TWIS_SHORTS_WRITE_SUSPEND_Msk (0x1UL << TWIS_SHORTS_WRITE_SUSPEND_Pos) /*!< Bit mask of WRITE_SUSPEND field. */
N#define TWIS_SHORTS_WRITE_SUSPEND_Disabled (0UL) /*!< Disable shortcut */
N#define TWIS_SHORTS_WRITE_SUSPEND_Enabled (1UL) /*!< Enable shortcut */
N
N/* Register: TWIS_INTEN */
N/* Description: Enable or disable interrupt */
N
N/* Bit 26 : Enable or disable interrupt for READ event */
N#define TWIS_INTEN_READ_Pos (26UL) /*!< Position of READ field. */
N#define TWIS_INTEN_READ_Msk (0x1UL << TWIS_INTEN_READ_Pos) /*!< Bit mask of READ field. */
N#define TWIS_INTEN_READ_Disabled (0UL) /*!< Disable */
N#define TWIS_INTEN_READ_Enabled (1UL) /*!< Enable */
N
N/* Bit 25 : Enable or disable interrupt for WRITE event */
N#define TWIS_INTEN_WRITE_Pos (25UL) /*!< Position of WRITE field. */
N#define TWIS_INTEN_WRITE_Msk (0x1UL << TWIS_INTEN_WRITE_Pos) /*!< Bit mask of WRITE field. */
N#define TWIS_INTEN_WRITE_Disabled (0UL) /*!< Disable */
N#define TWIS_INTEN_WRITE_Enabled (1UL) /*!< Enable */
N
N/* Bit 20 : Enable or disable interrupt for TXSTARTED event */
N#define TWIS_INTEN_TXSTARTED_Pos (20UL) /*!< Position of TXSTARTED field. */
N#define TWIS_INTEN_TXSTARTED_Msk (0x1UL << TWIS_INTEN_TXSTARTED_Pos) /*!< Bit mask of TXSTARTED field. */
N#define TWIS_INTEN_TXSTARTED_Disabled (0UL) /*!< Disable */
N#define TWIS_INTEN_TXSTARTED_Enabled (1UL) /*!< Enable */
N
N/* Bit 19 : Enable or disable interrupt for RXSTARTED event */
N#define TWIS_INTEN_RXSTARTED_Pos (19UL) /*!< Position of RXSTARTED field. */
N#define TWIS_INTEN_RXSTARTED_Msk (0x1UL << TWIS_INTEN_RXSTARTED_Pos) /*!< Bit mask of RXSTARTED field. */
N#define TWIS_INTEN_RXSTARTED_Disabled (0UL) /*!< Disable */
N#define TWIS_INTEN_RXSTARTED_Enabled (1UL) /*!< Enable */
N
N/* Bit 9 : Enable or disable interrupt for ERROR event */
N#define TWIS_INTEN_ERROR_Pos (9UL) /*!< Position of ERROR field. */
N#define TWIS_INTEN_ERROR_Msk (0x1UL << TWIS_INTEN_ERROR_Pos) /*!< Bit mask of ERROR field. */
N#define TWIS_INTEN_ERROR_Disabled (0UL) /*!< Disable */
N#define TWIS_INTEN_ERROR_Enabled (1UL) /*!< Enable */
N
N/* Bit 1 : Enable or disable interrupt for STOPPED event */
N#define TWIS_INTEN_STOPPED_Pos (1UL) /*!< Position of STOPPED field. */
N#define TWIS_INTEN_STOPPED_Msk (0x1UL << TWIS_INTEN_STOPPED_Pos) /*!< Bit mask of STOPPED field. */
N#define TWIS_INTEN_STOPPED_Disabled (0UL) /*!< Disable */
N#define TWIS_INTEN_STOPPED_Enabled (1UL) /*!< Enable */
N
N/* Register: TWIS_INTENSET */
N/* Description: Enable interrupt */
N
N/* Bit 26 : Write '1' to Enable interrupt for READ event */
N#define TWIS_INTENSET_READ_Pos (26UL) /*!< Position of READ field. */
N#define TWIS_INTENSET_READ_Msk (0x1UL << TWIS_INTENSET_READ_Pos) /*!< Bit mask of READ field. */
N#define TWIS_INTENSET_READ_Disabled (0UL) /*!< Read: Disabled */
N#define TWIS_INTENSET_READ_Enabled (1UL) /*!< Read: Enabled */
N#define TWIS_INTENSET_READ_Set (1UL) /*!< Enable */
N
N/* Bit 25 : Write '1' to Enable interrupt for WRITE event */
N#define TWIS_INTENSET_WRITE_Pos (25UL) /*!< Position of WRITE field. */
N#define TWIS_INTENSET_WRITE_Msk (0x1UL << TWIS_INTENSET_WRITE_Pos) /*!< Bit mask of WRITE field. */
N#define TWIS_INTENSET_WRITE_Disabled (0UL) /*!< Read: Disabled */
N#define TWIS_INTENSET_WRITE_Enabled (1UL) /*!< Read: Enabled */
N#define TWIS_INTENSET_WRITE_Set (1UL) /*!< Enable */
N
N/* Bit 20 : Write '1' to Enable interrupt for TXSTARTED event */
N#define TWIS_INTENSET_TXSTARTED_Pos (20UL) /*!< Position of TXSTARTED field. */
N#define TWIS_INTENSET_TXSTARTED_Msk (0x1UL << TWIS_INTENSET_TXSTARTED_Pos) /*!< Bit mask of TXSTARTED field. */
N#define TWIS_INTENSET_TXSTARTED_Disabled (0UL) /*!< Read: Disabled */
N#define TWIS_INTENSET_TXSTARTED_Enabled (1UL) /*!< Read: Enabled */
N#define TWIS_INTENSET_TXSTARTED_Set (1UL) /*!< Enable */
N
N/* Bit 19 : Write '1' to Enable interrupt for RXSTARTED event */
N#define TWIS_INTENSET_RXSTARTED_Pos (19UL) /*!< Position of RXSTARTED field. */
N#define TWIS_INTENSET_RXSTARTED_Msk (0x1UL << TWIS_INTENSET_RXSTARTED_Pos) /*!< Bit mask of RXSTARTED field. */
N#define TWIS_INTENSET_RXSTARTED_Disabled (0UL) /*!< Read: Disabled */
N#define TWIS_INTENSET_RXSTARTED_Enabled (1UL) /*!< Read: Enabled */
N#define TWIS_INTENSET_RXSTARTED_Set (1UL) /*!< Enable */
N
N/* Bit 9 : Write '1' to Enable interrupt for ERROR event */
N#define TWIS_INTENSET_ERROR_Pos (9UL) /*!< Position of ERROR field. */
N#define TWIS_INTENSET_ERROR_Msk (0x1UL << TWIS_INTENSET_ERROR_Pos) /*!< Bit mask of ERROR field. */
N#define TWIS_INTENSET_ERROR_Disabled (0UL) /*!< Read: Disabled */
N#define TWIS_INTENSET_ERROR_Enabled (1UL) /*!< Read: Enabled */
N#define TWIS_INTENSET_ERROR_Set (1UL) /*!< Enable */
N
N/* Bit 1 : Write '1' to Enable interrupt for STOPPED event */
N#define TWIS_INTENSET_STOPPED_Pos (1UL) /*!< Position of STOPPED field. */
N#define TWIS_INTENSET_STOPPED_Msk (0x1UL << TWIS_INTENSET_STOPPED_Pos) /*!< Bit mask of STOPPED field. */
N#define TWIS_INTENSET_STOPPED_Disabled (0UL) /*!< Read: Disabled */
N#define TWIS_INTENSET_STOPPED_Enabled (1UL) /*!< Read: Enabled */
N#define TWIS_INTENSET_STOPPED_Set (1UL) /*!< Enable */
N
N/* Register: TWIS_INTENCLR */
N/* Description: Disable interrupt */
N
N/* Bit 26 : Write '1' to Disable interrupt for READ event */
N#define TWIS_INTENCLR_READ_Pos (26UL) /*!< Position of READ field. */
N#define TWIS_INTENCLR_READ_Msk (0x1UL << TWIS_INTENCLR_READ_Pos) /*!< Bit mask of READ field. */
N#define TWIS_INTENCLR_READ_Disabled (0UL) /*!< Read: Disabled */
N#define TWIS_INTENCLR_READ_Enabled (1UL) /*!< Read: Enabled */
N#define TWIS_INTENCLR_READ_Clear (1UL) /*!< Disable */
N
N/* Bit 25 : Write '1' to Disable interrupt for WRITE event */
N#define TWIS_INTENCLR_WRITE_Pos (25UL) /*!< Position of WRITE field. */
N#define TWIS_INTENCLR_WRITE_Msk (0x1UL << TWIS_INTENCLR_WRITE_Pos) /*!< Bit mask of WRITE field. */
N#define TWIS_INTENCLR_WRITE_Disabled (0UL) /*!< Read: Disabled */
N#define TWIS_INTENCLR_WRITE_Enabled (1UL) /*!< Read: Enabled */
N#define TWIS_INTENCLR_WRITE_Clear (1UL) /*!< Disable */
N
N/* Bit 20 : Write '1' to Disable interrupt for TXSTARTED event */
N#define TWIS_INTENCLR_TXSTARTED_Pos (20UL) /*!< Position of TXSTARTED field. */
N#define TWIS_INTENCLR_TXSTARTED_Msk (0x1UL << TWIS_INTENCLR_TXSTARTED_Pos) /*!< Bit mask of TXSTARTED field. */
N#define TWIS_INTENCLR_TXSTARTED_Disabled (0UL) /*!< Read: Disabled */
N#define TWIS_INTENCLR_TXSTARTED_Enabled (1UL) /*!< Read: Enabled */
N#define TWIS_INTENCLR_TXSTARTED_Clear (1UL) /*!< Disable */
N
N/* Bit 19 : Write '1' to Disable interrupt for RXSTARTED event */
N#define TWIS_INTENCLR_RXSTARTED_Pos (19UL) /*!< Position of RXSTARTED field. */
N#define TWIS_INTENCLR_RXSTARTED_Msk (0x1UL << TWIS_INTENCLR_RXSTARTED_Pos) /*!< Bit mask of RXSTARTED field. */
N#define TWIS_INTENCLR_RXSTARTED_Disabled (0UL) /*!< Read: Disabled */
N#define TWIS_INTENCLR_RXSTARTED_Enabled (1UL) /*!< Read: Enabled */
N#define TWIS_INTENCLR_RXSTARTED_Clear (1UL) /*!< Disable */
N
N/* Bit 9 : Write '1' to Disable interrupt for ERROR event */
N#define TWIS_INTENCLR_ERROR_Pos (9UL) /*!< Position of ERROR field. */
N#define TWIS_INTENCLR_ERROR_Msk (0x1UL << TWIS_INTENCLR_ERROR_Pos) /*!< Bit mask of ERROR field. */
N#define TWIS_INTENCLR_ERROR_Disabled (0UL) /*!< Read: Disabled */
N#define TWIS_INTENCLR_ERROR_Enabled (1UL) /*!< Read: Enabled */
N#define TWIS_INTENCLR_ERROR_Clear (1UL) /*!< Disable */
N
N/* Bit 1 : Write '1' to Disable interrupt for STOPPED event */
N#define TWIS_INTENCLR_STOPPED_Pos (1UL) /*!< Position of STOPPED field. */
N#define TWIS_INTENCLR_STOPPED_Msk (0x1UL << TWIS_INTENCLR_STOPPED_Pos) /*!< Bit mask of STOPPED field. */
N#define TWIS_INTENCLR_STOPPED_Disabled (0UL) /*!< Read: Disabled */
N#define TWIS_INTENCLR_STOPPED_Enabled (1UL) /*!< Read: Enabled */
N#define TWIS_INTENCLR_STOPPED_Clear (1UL) /*!< Disable */
N
N/* Register: TWIS_ERRORSRC */
N/* Description: Error source */
N
N/* Bit 3 : TX buffer over-read detected, and prevented */
N#define TWIS_ERRORSRC_OVERREAD_Pos (3UL) /*!< Position of OVERREAD field. */
N#define TWIS_ERRORSRC_OVERREAD_Msk (0x1UL << TWIS_ERRORSRC_OVERREAD_Pos) /*!< Bit mask of OVERREAD field. */
N#define TWIS_ERRORSRC_OVERREAD_NotDetected (0UL) /*!< Error did not occur */
N#define TWIS_ERRORSRC_OVERREAD_Detected (1UL) /*!< Error occurred */
N
N/* Bit 2 : NACK sent after receiving a data byte */
N#define TWIS_ERRORSRC_DNACK_Pos (2UL) /*!< Position of DNACK field. */
N#define TWIS_ERRORSRC_DNACK_Msk (0x1UL << TWIS_ERRORSRC_DNACK_Pos) /*!< Bit mask of DNACK field. */
N#define TWIS_ERRORSRC_DNACK_NotReceived (0UL) /*!< Error did not occur */
N#define TWIS_ERRORSRC_DNACK_Received (1UL) /*!< Error occurred */
N
N/* Bit 0 : RX buffer overflow detected, and prevented */
N#define TWIS_ERRORSRC_OVERFLOW_Pos (0UL) /*!< Position of OVERFLOW field. */
N#define TWIS_ERRORSRC_OVERFLOW_Msk (0x1UL << TWIS_ERRORSRC_OVERFLOW_Pos) /*!< Bit mask of OVERFLOW field. */
N#define TWIS_ERRORSRC_OVERFLOW_NotDetected (0UL) /*!< Error did not occur */
N#define TWIS_ERRORSRC_OVERFLOW_Detected (1UL) /*!< Error occurred */
N
N/* Register: TWIS_MATCH */
N/* Description: Status register indicating which address had a match */
N
N/* Bit 0 : Which of the addresses in {ADDRESS} matched the incoming address */
N#define TWIS_MATCH_MATCH_Pos (0UL) /*!< Position of MATCH field. */
N#define TWIS_MATCH_MATCH_Msk (0x1UL << TWIS_MATCH_MATCH_Pos) /*!< Bit mask of MATCH field. */
N
N/* Register: TWIS_ENABLE */
N/* Description: Enable TWIS */
N
N/* Bits 3..0 : Enable or disable TWIS */
N#define TWIS_ENABLE_ENABLE_Pos (0UL) /*!< Position of ENABLE field. */
N#define TWIS_ENABLE_ENABLE_Msk (0xFUL << TWIS_ENABLE_ENABLE_Pos) /*!< Bit mask of ENABLE field. */
N#define TWIS_ENABLE_ENABLE_Disabled (0UL) /*!< Disable TWIS */
N#define TWIS_ENABLE_ENABLE_Enabled (9UL) /*!< Enable TWIS */
N
N/* Register: TWIS_PSEL_SCL */
N/* Description: Pin select for SCL signal */
N
N/* Bit 31 : Connection */
N#define TWIS_PSEL_SCL_CONNECT_Pos (31UL) /*!< Position of CONNECT field. */
N#define TWIS_PSEL_SCL_CONNECT_Msk (0x1UL << TWIS_PSEL_SCL_CONNECT_Pos) /*!< Bit mask of CONNECT field. */
N#define TWIS_PSEL_SCL_CONNECT_Connected (0UL) /*!< Connect */
N#define TWIS_PSEL_SCL_CONNECT_Disconnected (1UL) /*!< Disconnect */
N
N/* Bits 4..0 : Pin number */
N#define TWIS_PSEL_SCL_PIN_Pos (0UL) /*!< Position of PIN field. */
N#define TWIS_PSEL_SCL_PIN_Msk (0x1FUL << TWIS_PSEL_SCL_PIN_Pos) /*!< Bit mask of PIN field. */
N
N/* Register: TWIS_PSEL_SDA */
N/* Description: Pin select for SDA signal */
N
N/* Bit 31 : Connection */
N#define TWIS_PSEL_SDA_CONNECT_Pos (31UL) /*!< Position of CONNECT field. */
N#define TWIS_PSEL_SDA_CONNECT_Msk (0x1UL << TWIS_PSEL_SDA_CONNECT_Pos) /*!< Bit mask of CONNECT field. */
N#define TWIS_PSEL_SDA_CONNECT_Connected (0UL) /*!< Connect */
N#define TWIS_PSEL_SDA_CONNECT_Disconnected (1UL) /*!< Disconnect */
N
N/* Bits 4..0 : Pin number */
N#define TWIS_PSEL_SDA_PIN_Pos (0UL) /*!< Position of PIN field. */
N#define TWIS_PSEL_SDA_PIN_Msk (0x1FUL << TWIS_PSEL_SDA_PIN_Pos) /*!< Bit mask of PIN field. */
N
N/* Register: TWIS_RXD_PTR */
N/* Description: RXD Data pointer */
N
N/* Bits 31..0 : RXD Data pointer */
N#define TWIS_RXD_PTR_PTR_Pos (0UL) /*!< Position of PTR field. */
N#define TWIS_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << TWIS_RXD_PTR_PTR_Pos) /*!< Bit mask of PTR field. */
N
N/* Register: TWIS_RXD_MAXCNT */
N/* Description: Maximum number of bytes in RXD buffer */
N
N/* Bits 7..0 : Maximum number of bytes in RXD buffer */
N#define TWIS_RXD_MAXCNT_MAXCNT_Pos (0UL) /*!< Position of MAXCNT field. */
N#define TWIS_RXD_MAXCNT_MAXCNT_Msk (0xFFUL << TWIS_RXD_MAXCNT_MAXCNT_Pos) /*!< Bit mask of MAXCNT field. */
N
N/* Register: TWIS_RXD_AMOUNT */
N/* Description: Number of bytes transferred in the last RXD transaction */
N
N/* Bits 7..0 : Number of bytes transferred in the last RXD transaction */
N#define TWIS_RXD_AMOUNT_AMOUNT_Pos (0UL) /*!< Position of AMOUNT field. */
N#define TWIS_RXD_AMOUNT_AMOUNT_Msk (0xFFUL << TWIS_RXD_AMOUNT_AMOUNT_Pos) /*!< Bit mask of AMOUNT field. */
N
N/* Register: TWIS_TXD_PTR */
N/* Description: TXD Data pointer */
N
N/* Bits 31..0 : TXD Data pointer */
N#define TWIS_TXD_PTR_PTR_Pos (0UL) /*!< Position of PTR field. */
N#define TWIS_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << TWIS_TXD_PTR_PTR_Pos) /*!< Bit mask of PTR field. */
N
N/* Register: TWIS_TXD_MAXCNT */
N/* Description: Maximum number of bytes in TXD buffer */
N
N/* Bits 7..0 : Maximum number of bytes in TXD buffer */
N#define TWIS_TXD_MAXCNT_MAXCNT_Pos (0UL) /*!< Position of MAXCNT field. */
N#define TWIS_TXD_MAXCNT_MAXCNT_Msk (0xFFUL << TWIS_TXD_MAXCNT_MAXCNT_Pos) /*!< Bit mask of MAXCNT field. */
N
N/* Register: TWIS_TXD_AMOUNT */
N/* Description: Number of bytes transferred in the last TXD transaction */
N
N/* Bits 7..0 : Number of bytes transferred in the last TXD transaction */
N#define TWIS_TXD_AMOUNT_AMOUNT_Pos (0UL) /*!< Position of AMOUNT field. */
N#define TWIS_TXD_AMOUNT_AMOUNT_Msk (0xFFUL << TWIS_TXD_AMOUNT_AMOUNT_Pos) /*!< Bit mask of AMOUNT field. */
N
N/* Register: TWIS_ADDRESS */
N/* Description: Description collection[0]:  TWI slave address 0 */
N
N/* Bits 6..0 : TWI slave address */
N#define TWIS_ADDRESS_ADDRESS_Pos (0UL) /*!< Position of ADDRESS field. */
N#define TWIS_ADDRESS_ADDRESS_Msk (0x7FUL << TWIS_ADDRESS_ADDRESS_Pos) /*!< Bit mask of ADDRESS field. */
N
N/* Register: TWIS_CONFIG */
N/* Description: Configuration register for the address match mechanism */
N
N/* Bit 1 : Enable or disable address matching on ADDRESS[1] */
N#define TWIS_CONFIG_ADDRESS1_Pos (1UL) /*!< Position of ADDRESS1 field. */
N#define TWIS_CONFIG_ADDRESS1_Msk (0x1UL << TWIS_CONFIG_ADDRESS1_Pos) /*!< Bit mask of ADDRESS1 field. */
N#define TWIS_CONFIG_ADDRESS1_Disabled (0UL) /*!< Disabled */
N#define TWIS_CONFIG_ADDRESS1_Enabled (1UL) /*!< Enabled */
N
N/* Bit 0 : Enable or disable address matching on ADDRESS[0] */
N#define TWIS_CONFIG_ADDRESS0_Pos (0UL) /*!< Position of ADDRESS0 field. */
N#define TWIS_CONFIG_ADDRESS0_Msk (0x1UL << TWIS_CONFIG_ADDRESS0_Pos) /*!< Bit mask of ADDRESS0 field. */
N#define TWIS_CONFIG_ADDRESS0_Disabled (0UL) /*!< Disabled */
N#define TWIS_CONFIG_ADDRESS0_Enabled (1UL) /*!< Enabled */
N
N/* Register: TWIS_ORC */
N/* Description: Over-read character. Character sent out in case of an over-read of the transmit buffer. */
N
N/* Bits 7..0 : Over-read character. Character sent out in case of an over-read of the transmit buffer. */
N#define TWIS_ORC_ORC_Pos (0UL) /*!< Position of ORC field. */
N#define TWIS_ORC_ORC_Msk (0xFFUL << TWIS_ORC_ORC_Pos) /*!< Bit mask of ORC field. */
N
N
N/* Peripheral: UART */
N/* Description: Universal Asynchronous Receiver/Transmitter */
N
N/* Register: UART_SHORTS */
N/* Description: Shortcut register */
N
N/* Bit 4 : Shortcut between NCTS event and STOPRX task */
N#define UART_SHORTS_NCTS_STOPRX_Pos (4UL) /*!< Position of NCTS_STOPRX field. */
N#define UART_SHORTS_NCTS_STOPRX_Msk (0x1UL << UART_SHORTS_NCTS_STOPRX_Pos) /*!< Bit mask of NCTS_STOPRX field. */
N#define UART_SHORTS_NCTS_STOPRX_Disabled (0UL) /*!< Disable shortcut */
N#define UART_SHORTS_NCTS_STOPRX_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 3 : Shortcut between CTS event and STARTRX task */
N#define UART_SHORTS_CTS_STARTRX_Pos (3UL) /*!< Position of CTS_STARTRX field. */
N#define UART_SHORTS_CTS_STARTRX_Msk (0x1UL << UART_SHORTS_CTS_STARTRX_Pos) /*!< Bit mask of CTS_STARTRX field. */
N#define UART_SHORTS_CTS_STARTRX_Disabled (0UL) /*!< Disable shortcut */
N#define UART_SHORTS_CTS_STARTRX_Enabled (1UL) /*!< Enable shortcut */
N
N/* Register: UART_INTENSET */
N/* Description: Enable interrupt */
N
N/* Bit 17 : Write '1' to Enable interrupt for RXTO event */
N#define UART_INTENSET_RXTO_Pos (17UL) /*!< Position of RXTO field. */
N#define UART_INTENSET_RXTO_Msk (0x1UL << UART_INTENSET_RXTO_Pos) /*!< Bit mask of RXTO field. */
N#define UART_INTENSET_RXTO_Disabled (0UL) /*!< Read: Disabled */
N#define UART_INTENSET_RXTO_Enabled (1UL) /*!< Read: Enabled */
N#define UART_INTENSET_RXTO_Set (1UL) /*!< Enable */
N
N/* Bit 9 : Write '1' to Enable interrupt for ERROR event */
N#define UART_INTENSET_ERROR_Pos (9UL) /*!< Position of ERROR field. */
N#define UART_INTENSET_ERROR_Msk (0x1UL << UART_INTENSET_ERROR_Pos) /*!< Bit mask of ERROR field. */
N#define UART_INTENSET_ERROR_Disabled (0UL) /*!< Read: Disabled */
N#define UART_INTENSET_ERROR_Enabled (1UL) /*!< Read: Enabled */
N#define UART_INTENSET_ERROR_Set (1UL) /*!< Enable */
N
N/* Bit 7 : Write '1' to Enable interrupt for TXDRDY event */
N#define UART_INTENSET_TXDRDY_Pos (7UL) /*!< Position of TXDRDY field. */
N#define UART_INTENSET_TXDRDY_Msk (0x1UL << UART_INTENSET_TXDRDY_Pos) /*!< Bit mask of TXDRDY field. */
N#define UART_INTENSET_TXDRDY_Disabled (0UL) /*!< Read: Disabled */
N#define UART_INTENSET_TXDRDY_Enabled (1UL) /*!< Read: Enabled */
N#define UART_INTENSET_TXDRDY_Set (1UL) /*!< Enable */
N
N/* Bit 2 : Write '1' to Enable interrupt for RXDRDY event */
N#define UART_INTENSET_RXDRDY_Pos (2UL) /*!< Position of RXDRDY field. */
N#define UART_INTENSET_RXDRDY_Msk (0x1UL << UART_INTENSET_RXDRDY_Pos) /*!< Bit mask of RXDRDY field. */
N#define UART_INTENSET_RXDRDY_Disabled (0UL) /*!< Read: Disabled */
N#define UART_INTENSET_RXDRDY_Enabled (1UL) /*!< Read: Enabled */
N#define UART_INTENSET_RXDRDY_Set (1UL) /*!< Enable */
N
N/* Bit 1 : Write '1' to Enable interrupt for NCTS event */
N#define UART_INTENSET_NCTS_Pos (1UL) /*!< Position of NCTS field. */
N#define UART_INTENSET_NCTS_Msk (0x1UL << UART_INTENSET_NCTS_Pos) /*!< Bit mask of NCTS field. */
N#define UART_INTENSET_NCTS_Disabled (0UL) /*!< Read: Disabled */
N#define UART_INTENSET_NCTS_Enabled (1UL) /*!< Read: Enabled */
N#define UART_INTENSET_NCTS_Set (1UL) /*!< Enable */
N
N/* Bit 0 : Write '1' to Enable interrupt for CTS event */
N#define UART_INTENSET_CTS_Pos (0UL) /*!< Position of CTS field. */
N#define UART_INTENSET_CTS_Msk (0x1UL << UART_INTENSET_CTS_Pos) /*!< Bit mask of CTS field. */
N#define UART_INTENSET_CTS_Disabled (0UL) /*!< Read: Disabled */
N#define UART_INTENSET_CTS_Enabled (1UL) /*!< Read: Enabled */
N#define UART_INTENSET_CTS_Set (1UL) /*!< Enable */
N
N/* Register: UART_INTENCLR */
N/* Description: Disable interrupt */
N
N/* Bit 17 : Write '1' to Disable interrupt for RXTO event */
N#define UART_INTENCLR_RXTO_Pos (17UL) /*!< Position of RXTO field. */
N#define UART_INTENCLR_RXTO_Msk (0x1UL << UART_INTENCLR_RXTO_Pos) /*!< Bit mask of RXTO field. */
N#define UART_INTENCLR_RXTO_Disabled (0UL) /*!< Read: Disabled */
N#define UART_INTENCLR_RXTO_Enabled (1UL) /*!< Read: Enabled */
N#define UART_INTENCLR_RXTO_Clear (1UL) /*!< Disable */
N
N/* Bit 9 : Write '1' to Disable interrupt for ERROR event */
N#define UART_INTENCLR_ERROR_Pos (9UL) /*!< Position of ERROR field. */
N#define UART_INTENCLR_ERROR_Msk (0x1UL << UART_INTENCLR_ERROR_Pos) /*!< Bit mask of ERROR field. */
N#define UART_INTENCLR_ERROR_Disabled (0UL) /*!< Read: Disabled */
N#define UART_INTENCLR_ERROR_Enabled (1UL) /*!< Read: Enabled */
N#define UART_INTENCLR_ERROR_Clear (1UL) /*!< Disable */
N
N/* Bit 7 : Write '1' to Disable interrupt for TXDRDY event */
N#define UART_INTENCLR_TXDRDY_Pos (7UL) /*!< Position of TXDRDY field. */
N#define UART_INTENCLR_TXDRDY_Msk (0x1UL << UART_INTENCLR_TXDRDY_Pos) /*!< Bit mask of TXDRDY field. */
N#define UART_INTENCLR_TXDRDY_Disabled (0UL) /*!< Read: Disabled */
N#define UART_INTENCLR_TXDRDY_Enabled (1UL) /*!< Read: Enabled */
N#define UART_INTENCLR_TXDRDY_Clear (1UL) /*!< Disable */
N
N/* Bit 2 : Write '1' to Disable interrupt for RXDRDY event */
N#define UART_INTENCLR_RXDRDY_Pos (2UL) /*!< Position of RXDRDY field. */
N#define UART_INTENCLR_RXDRDY_Msk (0x1UL << UART_INTENCLR_RXDRDY_Pos) /*!< Bit mask of RXDRDY field. */
N#define UART_INTENCLR_RXDRDY_Disabled (0UL) /*!< Read: Disabled */
N#define UART_INTENCLR_RXDRDY_Enabled (1UL) /*!< Read: Enabled */
N#define UART_INTENCLR_RXDRDY_Clear (1UL) /*!< Disable */
N
N/* Bit 1 : Write '1' to Disable interrupt for NCTS event */
N#define UART_INTENCLR_NCTS_Pos (1UL) /*!< Position of NCTS field. */
N#define UART_INTENCLR_NCTS_Msk (0x1UL << UART_INTENCLR_NCTS_Pos) /*!< Bit mask of NCTS field. */
N#define UART_INTENCLR_NCTS_Disabled (0UL) /*!< Read: Disabled */
N#define UART_INTENCLR_NCTS_Enabled (1UL) /*!< Read: Enabled */
N#define UART_INTENCLR_NCTS_Clear (1UL) /*!< Disable */
N
N/* Bit 0 : Write '1' to Disable interrupt for CTS event */
N#define UART_INTENCLR_CTS_Pos (0UL) /*!< Position of CTS field. */
N#define UART_INTENCLR_CTS_Msk (0x1UL << UART_INTENCLR_CTS_Pos) /*!< Bit mask of CTS field. */
N#define UART_INTENCLR_CTS_Disabled (0UL) /*!< Read: Disabled */
N#define UART_INTENCLR_CTS_Enabled (1UL) /*!< Read: Enabled */
N#define UART_INTENCLR_CTS_Clear (1UL) /*!< Disable */
N
N/* Register: UART_ERRORSRC */
N/* Description: Error source */
N
N/* Bit 3 : Break condition */
N#define UART_ERRORSRC_BREAK_Pos (3UL) /*!< Position of BREAK field. */
N#define UART_ERRORSRC_BREAK_Msk (0x1UL << UART_ERRORSRC_BREAK_Pos) /*!< Bit mask of BREAK field. */
N#define UART_ERRORSRC_BREAK_NotPresent (0UL) /*!< Read: error not present */
N#define UART_ERRORSRC_BREAK_Present (1UL) /*!< Read: error present */
N
N/* Bit 2 : Framing error occurred */
N#define UART_ERRORSRC_FRAMING_Pos (2UL) /*!< Position of FRAMING field. */
N#define UART_ERRORSRC_FRAMING_Msk (0x1UL << UART_ERRORSRC_FRAMING_Pos) /*!< Bit mask of FRAMING field. */
N#define UART_ERRORSRC_FRAMING_NotPresent (0UL) /*!< Read: error not present */
N#define UART_ERRORSRC_FRAMING_Present (1UL) /*!< Read: error present */
N
N/* Bit 1 : Parity error */
N#define UART_ERRORSRC_PARITY_Pos (1UL) /*!< Position of PARITY field. */
N#define UART_ERRORSRC_PARITY_Msk (0x1UL << UART_ERRORSRC_PARITY_Pos) /*!< Bit mask of PARITY field. */
N#define UART_ERRORSRC_PARITY_NotPresent (0UL) /*!< Read: error not present */
N#define UART_ERRORSRC_PARITY_Present (1UL) /*!< Read: error present */
N
N/* Bit 0 : Overrun error */
N#define UART_ERRORSRC_OVERRUN_Pos (0UL) /*!< Position of OVERRUN field. */
N#define UART_ERRORSRC_OVERRUN_Msk (0x1UL << UART_ERRORSRC_OVERRUN_Pos) /*!< Bit mask of OVERRUN field. */
N#define UART_ERRORSRC_OVERRUN_NotPresent (0UL) /*!< Read: error not present */
N#define UART_ERRORSRC_OVERRUN_Present (1UL) /*!< Read: error present */
N
N/* Register: UART_ENABLE */
N/* Description: Enable UART */
N
N/* Bits 3..0 : Enable or disable UART */
N#define UART_ENABLE_ENABLE_Pos (0UL) /*!< Position of ENABLE field. */
N#define UART_ENABLE_ENABLE_Msk (0xFUL << UART_ENABLE_ENABLE_Pos) /*!< Bit mask of ENABLE field. */
N#define UART_ENABLE_ENABLE_Disabled (0UL) /*!< Disable UART */
N#define UART_ENABLE_ENABLE_Enabled (4UL) /*!< Enable UART */
N
N/* Register: UART_PSELRTS */
N/* Description: Pin select for RTS */
N
N/* Bits 31..0 : Pin number configuration for UART RTS signal */
N#define UART_PSELRTS_PSELRTS_Pos (0UL) /*!< Position of PSELRTS field. */
N#define UART_PSELRTS_PSELRTS_Msk (0xFFFFFFFFUL << UART_PSELRTS_PSELRTS_Pos) /*!< Bit mask of PSELRTS field. */
N#define UART_PSELRTS_PSELRTS_Disconnected (0xFFFFFFFFUL) /*!< Disconnect */
N
N/* Register: UART_PSELTXD */
N/* Description: Pin select for TXD */
N
N/* Bits 31..0 : Pin number configuration for UART TXD signal */
N#define UART_PSELTXD_PSELTXD_Pos (0UL) /*!< Position of PSELTXD field. */
N#define UART_PSELTXD_PSELTXD_Msk (0xFFFFFFFFUL << UART_PSELTXD_PSELTXD_Pos) /*!< Bit mask of PSELTXD field. */
N#define UART_PSELTXD_PSELTXD_Disconnected (0xFFFFFFFFUL) /*!< Disconnect */
N
N/* Register: UART_PSELCTS */
N/* Description: Pin select for CTS */
N
N/* Bits 31..0 : Pin number configuration for UART CTS signal */
N#define UART_PSELCTS_PSELCTS_Pos (0UL) /*!< Position of PSELCTS field. */
N#define UART_PSELCTS_PSELCTS_Msk (0xFFFFFFFFUL << UART_PSELCTS_PSELCTS_Pos) /*!< Bit mask of PSELCTS field. */
N#define UART_PSELCTS_PSELCTS_Disconnected (0xFFFFFFFFUL) /*!< Disconnect */
N
N/* Register: UART_PSELRXD */
N/* Description: Pin select for RXD */
N
N/* Bits 31..0 : Pin number configuration for UART RXD signal */
N#define UART_PSELRXD_PSELRXD_Pos (0UL) /*!< Position of PSELRXD field. */
N#define UART_PSELRXD_PSELRXD_Msk (0xFFFFFFFFUL << UART_PSELRXD_PSELRXD_Pos) /*!< Bit mask of PSELRXD field. */
N#define UART_PSELRXD_PSELRXD_Disconnected (0xFFFFFFFFUL) /*!< Disconnect */
N
N/* Register: UART_RXD */
N/* Description: RXD register */
N
N/* Bits 7..0 : RX data received in previous transfers, double buffered */
N#define UART_RXD_RXD_Pos (0UL) /*!< Position of RXD field. */
N#define UART_RXD_RXD_Msk (0xFFUL << UART_RXD_RXD_Pos) /*!< Bit mask of RXD field. */
N
N/* Register: UART_TXD */
N/* Description: TXD register */
N
N/* Bits 7..0 : TX data to be transferred */
N#define UART_TXD_TXD_Pos (0UL) /*!< Position of TXD field. */
N#define UART_TXD_TXD_Msk (0xFFUL << UART_TXD_TXD_Pos) /*!< Bit mask of TXD field. */
N
N/* Register: UART_BAUDRATE */
N/* Description: Baud rate */
N
N/* Bits 31..0 : Baud rate */
N#define UART_BAUDRATE_BAUDRATE_Pos (0UL) /*!< Position of BAUDRATE field. */
N#define UART_BAUDRATE_BAUDRATE_Msk (0xFFFFFFFFUL << UART_BAUDRATE_BAUDRATE_Pos) /*!< Bit mask of BAUDRATE field. */
N#define UART_BAUDRATE_BAUDRATE_Baud1200 (0x0004F000UL) /*!< 1200 baud (actual rate: 1205) */
N#define UART_BAUDRATE_BAUDRATE_Baud2400 (0x0009D000UL) /*!< 2400 baud (actual rate: 2396) */
N#define UART_BAUDRATE_BAUDRATE_Baud4800 (0x0013B000UL) /*!< 4800 baud (actual rate: 4808) */
N#define UART_BAUDRATE_BAUDRATE_Baud9600 (0x00275000UL) /*!< 9600 baud (actual rate: 9598) */
N#define UART_BAUDRATE_BAUDRATE_Baud14400 (0x003B0000UL) /*!< 14400 baud (actual rate: 14414) */
N#define UART_BAUDRATE_BAUDRATE_Baud19200 (0x004EA000UL) /*!< 19200 baud (actual rate: 19208) */
N#define UART_BAUDRATE_BAUDRATE_Baud28800 (0x0075F000UL) /*!< 28800 baud (actual rate: 28829) */
N#define UART_BAUDRATE_BAUDRATE_Baud38400 (0x009D5000UL) /*!< 38400 baud (actual rate: 38462) */
N#define UART_BAUDRATE_BAUDRATE_Baud56000 (0x00E50000UL) /*!< 56000 baud (actual rate: 55944) */
N#define UART_BAUDRATE_BAUDRATE_Baud57600 (0x00EBF000UL) /*!< 57600 baud (actual rate: 57762) */
N#define UART_BAUDRATE_BAUDRATE_Baud76800 (0x013A9000UL) /*!< 76800 baud (actual rate: 76923) */
N#define UART_BAUDRATE_BAUDRATE_Baud115200 (0x01D7E000UL) /*!< 115200 baud (actual rate: 115942) */
N#define UART_BAUDRATE_BAUDRATE_Baud230400 (0x03AFB000UL) /*!< 230400 baud (actual rate: 231884) */
N#define UART_BAUDRATE_BAUDRATE_Baud250000 (0x04000000UL) /*!< 250000 baud */
N#define UART_BAUDRATE_BAUDRATE_Baud460800 (0x075F7000UL) /*!< 460800 baud (actual rate: 470588) */
N#define UART_BAUDRATE_BAUDRATE_Baud921600 (0x0EBED000UL) /*!< 921600 baud (actual rate: 941176) */
N#define UART_BAUDRATE_BAUDRATE_Baud1M (0x10000000UL) /*!< 1Mega baud */
N
N/* Register: UART_CONFIG */
N/* Description: Configuration of parity and hardware flow control */
N
N/* Bits 3..1 : Parity */
N#define UART_CONFIG_PARITY_Pos (1UL) /*!< Position of PARITY field. */
N#define UART_CONFIG_PARITY_Msk (0x7UL << UART_CONFIG_PARITY_Pos) /*!< Bit mask of PARITY field. */
N#define UART_CONFIG_PARITY_Excluded (0x0UL) /*!< Exclude parity bit */
N#define UART_CONFIG_PARITY_Included (0x7UL) /*!< Include parity bit */
N
N/* Bit 0 : Hardware flow control */
N#define UART_CONFIG_HWFC_Pos (0UL) /*!< Position of HWFC field. */
N#define UART_CONFIG_HWFC_Msk (0x1UL << UART_CONFIG_HWFC_Pos) /*!< Bit mask of HWFC field. */
N#define UART_CONFIG_HWFC_Disabled (0UL) /*!< Disabled */
N#define UART_CONFIG_HWFC_Enabled (1UL) /*!< Enabled */
N
N
N/* Peripheral: UARTE */
N/* Description: UART with EasyDMA */
N
N/* Register: UARTE_SHORTS */
N/* Description: Shortcut register */
N
N/* Bit 6 : Shortcut between ENDRX event and STOPRX task */
N#define UARTE_SHORTS_ENDRX_STOPRX_Pos (6UL) /*!< Position of ENDRX_STOPRX field. */
N#define UARTE_SHORTS_ENDRX_STOPRX_Msk (0x1UL << UARTE_SHORTS_ENDRX_STOPRX_Pos) /*!< Bit mask of ENDRX_STOPRX field. */
N#define UARTE_SHORTS_ENDRX_STOPRX_Disabled (0UL) /*!< Disable shortcut */
N#define UARTE_SHORTS_ENDRX_STOPRX_Enabled (1UL) /*!< Enable shortcut */
N
N/* Bit 5 : Shortcut between ENDRX event and STARTRX task */
N#define UARTE_SHORTS_ENDRX_STARTRX_Pos (5UL) /*!< Position of ENDRX_STARTRX field. */
N#define UARTE_SHORTS_ENDRX_STARTRX_Msk (0x1UL << UARTE_SHORTS_ENDRX_STARTRX_Pos) /*!< Bit mask of ENDRX_STARTRX field. */
N#define UARTE_SHORTS_ENDRX_STARTRX_Disabled (0UL) /*!< Disable shortcut */
N#define UARTE_SHORTS_ENDRX_STARTRX_Enabled (1UL) /*!< Enable shortcut */
N
N/* Register: UARTE_INTEN */
N/* Description: Enable or disable interrupt */
N
N/* Bit 22 : Enable or disable interrupt for TXSTOPPED event */
N#define UARTE_INTEN_TXSTOPPED_Pos (22UL) /*!< Position of TXSTOPPED field. */
N#define UARTE_INTEN_TXSTOPPED_Msk (0x1UL << UARTE_INTEN_TXSTOPPED_Pos) /*!< Bit mask of TXSTOPPED field. */
N#define UARTE_INTEN_TXSTOPPED_Disabled (0UL) /*!< Disable */
N#define UARTE_INTEN_TXSTOPPED_Enabled (1UL) /*!< Enable */
N
N/* Bit 20 : Enable or disable interrupt for TXSTARTED event */
N#define UARTE_INTEN_TXSTARTED_Pos (20UL) /*!< Position of TXSTARTED field. */
N#define UARTE_INTEN_TXSTARTED_Msk (0x1UL << UARTE_INTEN_TXSTARTED_Pos) /*!< Bit mask of TXSTARTED field. */
N#define UARTE_INTEN_TXSTARTED_Disabled (0UL) /*!< Disable */
N#define UARTE_INTEN_TXSTARTED_Enabled (1UL) /*!< Enable */
N
N/* Bit 19 : Enable or disable interrupt for RXSTARTED event */
N#define UARTE_INTEN_RXSTARTED_Pos (19UL) /*!< Position of RXSTARTED field. */
N#define UARTE_INTEN_RXSTARTED_Msk (0x1UL << UARTE_INTEN_RXSTARTED_Pos) /*!< Bit mask of RXSTARTED field. */
N#define UARTE_INTEN_RXSTARTED_Disabled (0UL) /*!< Disable */
N#define UARTE_INTEN_RXSTARTED_Enabled (1UL) /*!< Enable */
N
N/* Bit 17 : Enable or disable interrupt for RXTO event */
N#define UARTE_INTEN_RXTO_Pos (17UL) /*!< Position of RXTO field. */
N#define UARTE_INTEN_RXTO_Msk (0x1UL << UARTE_INTEN_RXTO_Pos) /*!< Bit mask of RXTO field. */
N#define UARTE_INTEN_RXTO_Disabled (0UL) /*!< Disable */
N#define UARTE_INTEN_RXTO_Enabled (1UL) /*!< Enable */
N
N/* Bit 9 : Enable or disable interrupt for ERROR event */
N#define UARTE_INTEN_ERROR_Pos (9UL) /*!< Position of ERROR field. */
N#define UARTE_INTEN_ERROR_Msk (0x1UL << UARTE_INTEN_ERROR_Pos) /*!< Bit mask of ERROR field. */
N#define UARTE_INTEN_ERROR_Disabled (0UL) /*!< Disable */
N#define UARTE_INTEN_ERROR_Enabled (1UL) /*!< Enable */
N
N/* Bit 8 : Enable or disable interrupt for ENDTX event */
N#define UARTE_INTEN_ENDTX_Pos (8UL) /*!< Position of ENDTX field. */
N#define UARTE_INTEN_ENDTX_Msk (0x1UL << UARTE_INTEN_ENDTX_Pos) /*!< Bit mask of ENDTX field. */
N#define UARTE_INTEN_ENDTX_Disabled (0UL) /*!< Disable */
N#define UARTE_INTEN_ENDTX_Enabled (1UL) /*!< Enable */
N
N/* Bit 7 : Enable or disable interrupt for TXDRDY event */
N#define UARTE_INTEN_TXDRDY_Pos (7UL) /*!< Position of TXDRDY field. */
N#define UARTE_INTEN_TXDRDY_Msk (0x1UL << UARTE_INTEN_TXDRDY_Pos) /*!< Bit mask of TXDRDY field. */
N#define UARTE_INTEN_TXDRDY_Disabled (0UL) /*!< Disable */
N#define UARTE_INTEN_TXDRDY_Enabled (1UL) /*!< Enable */
N
N/* Bit 4 : Enable or disable interrupt for ENDRX event */
N#define UARTE_INTEN_ENDRX_Pos (4UL) /*!< Position of ENDRX field. */
N#define UARTE_INTEN_ENDRX_Msk (0x1UL << UARTE_INTEN_ENDRX_Pos) /*!< Bit mask of ENDRX field. */
N#define UARTE_INTEN_ENDRX_Disabled (0UL) /*!< Disable */
N#define UARTE_INTEN_ENDRX_Enabled (1UL) /*!< Enable */
N
N/* Bit 2 : Enable or disable interrupt for RXDRDY event */
N#define UARTE_INTEN_RXDRDY_Pos (2UL) /*!< Position of RXDRDY field. */
N#define UARTE_INTEN_RXDRDY_Msk (0x1UL << UARTE_INTEN_RXDRDY_Pos) /*!< Bit mask of RXDRDY field. */
N#define UARTE_INTEN_RXDRDY_Disabled (0UL) /*!< Disable */
N#define UARTE_INTEN_RXDRDY_Enabled (1UL) /*!< Enable */
N
N/* Bit 1 : Enable or disable interrupt for NCTS event */
N#define UARTE_INTEN_NCTS_Pos (1UL) /*!< Position of NCTS field. */
N#define UARTE_INTEN_NCTS_Msk (0x1UL << UARTE_INTEN_NCTS_Pos) /*!< Bit mask of NCTS field. */
N#define UARTE_INTEN_NCTS_Disabled (0UL) /*!< Disable */
N#define UARTE_INTEN_NCTS_Enabled (1UL) /*!< Enable */
N
N/* Bit 0 : Enable or disable interrupt for CTS event */
N#define UARTE_INTEN_CTS_Pos (0UL) /*!< Position of CTS field. */
N#define UARTE_INTEN_CTS_Msk (0x1UL << UARTE_INTEN_CTS_Pos) /*!< Bit mask of CTS field. */
N#define UARTE_INTEN_CTS_Disabled (0UL) /*!< Disable */
N#define UARTE_INTEN_CTS_Enabled (1UL) /*!< Enable */
N
N/* Register: UARTE_INTENSET */
N/* Description: Enable interrupt */
N
N/* Bit 22 : Write '1' to Enable interrupt for TXSTOPPED event */
N#define UARTE_INTENSET_TXSTOPPED_Pos (22UL) /*!< Position of TXSTOPPED field. */
N#define UARTE_INTENSET_TXSTOPPED_Msk (0x1UL << UARTE_INTENSET_TXSTOPPED_Pos) /*!< Bit mask of TXSTOPPED field. */
N#define UARTE_INTENSET_TXSTOPPED_Disabled (0UL) /*!< Read: Disabled */
N#define UARTE_INTENSET_TXSTOPPED_Enabled (1UL) /*!< Read: Enabled */
N#define UARTE_INTENSET_TXSTOPPED_Set (1UL) /*!< Enable */
N
N/* Bit 20 : Write '1' to Enable interrupt for TXSTARTED event */
N#define UARTE_INTENSET_TXSTARTED_Pos (20UL) /*!< Position of TXSTARTED field. */
N#define UARTE_INTENSET_TXSTARTED_Msk (0x1UL << UARTE_INTENSET_TXSTARTED_Pos) /*!< Bit mask of TXSTARTED field. */
N#define UARTE_INTENSET_TXSTARTED_Disabled (0UL) /*!< Read: Disabled */
N#define UARTE_INTENSET_TXSTARTED_Enabled (1UL) /*!< Read: Enabled */
N#define UARTE_INTENSET_TXSTARTED_Set (1UL) /*!< Enable */
N
N/* Bit 19 : Write '1' to Enable interrupt for RXSTARTED event */
N#define UARTE_INTENSET_RXSTARTED_Pos (19UL) /*!< Position of RXSTARTED field. */
N#define UARTE_INTENSET_RXSTARTED_Msk (0x1UL << UARTE_INTENSET_RXSTARTED_Pos) /*!< Bit mask of RXSTARTED field. */
N#define UARTE_INTENSET_RXSTARTED_Disabled (0UL) /*!< Read: Disabled */
N#define UARTE_INTENSET_RXSTARTED_Enabled (1UL) /*!< Read: Enabled */
N#define UARTE_INTENSET_RXSTARTED_Set (1UL) /*!< Enable */
N
N/* Bit 17 : Write '1' to Enable interrupt for RXTO event */
N#define UARTE_INTENSET_RXTO_Pos (17UL) /*!< Position of RXTO field. */
N#define UARTE_INTENSET_RXTO_Msk (0x1UL << UARTE_INTENSET_RXTO_Pos) /*!< Bit mask of RXTO field. */
N#define UARTE_INTENSET_RXTO_Disabled (0UL) /*!< Read: Disabled */
N#define UARTE_INTENSET_RXTO_Enabled (1UL) /*!< Read: Enabled */
N#define UARTE_INTENSET_RXTO_Set (1UL) /*!< Enable */
N
N/* Bit 9 : Write '1' to Enable interrupt for ERROR event */
N#define UARTE_INTENSET_ERROR_Pos (9UL) /*!< Position of ERROR field. */
N#define UARTE_INTENSET_ERROR_Msk (0x1UL << UARTE_INTENSET_ERROR_Pos) /*!< Bit mask of ERROR field. */
N#define UARTE_INTENSET_ERROR_Disabled (0UL) /*!< Read: Disabled */
N#define UARTE_INTENSET_ERROR_Enabled (1UL) /*!< Read: Enabled */
N#define UARTE_INTENSET_ERROR_Set (1UL) /*!< Enable */
N
N/* Bit 8 : Write '1' to Enable interrupt for ENDTX event */
N#define UARTE_INTENSET_ENDTX_Pos (8UL) /*!< Position of ENDTX field. */
N#define UARTE_INTENSET_ENDTX_Msk (0x1UL << UARTE_INTENSET_ENDTX_Pos) /*!< Bit mask of ENDTX field. */
N#define UARTE_INTENSET_ENDTX_Disabled (0UL) /*!< Read: Disabled */
N#define UARTE_INTENSET_ENDTX_Enabled (1UL) /*!< Read: Enabled */
N#define UARTE_INTENSET_ENDTX_Set (1UL) /*!< Enable */
N
N/* Bit 7 : Write '1' to Enable interrupt for TXDRDY event */
N#define UARTE_INTENSET_TXDRDY_Pos (7UL) /*!< Position of TXDRDY field. */
N#define UARTE_INTENSET_TXDRDY_Msk (0x1UL << UARTE_INTENSET_TXDRDY_Pos) /*!< Bit mask of TXDRDY field. */
N#define UARTE_INTENSET_TXDRDY_Disabled (0UL) /*!< Read: Disabled */
N#define UARTE_INTENSET_TXDRDY_Enabled (1UL) /*!< Read: Enabled */
N#define UARTE_INTENSET_TXDRDY_Set (1UL) /*!< Enable */
N
N/* Bit 4 : Write '1' to Enable interrupt for ENDRX event */
N#define UARTE_INTENSET_ENDRX_Pos (4UL) /*!< Position of ENDRX field. */
N#define UARTE_INTENSET_ENDRX_Msk (0x1UL << UARTE_INTENSET_ENDRX_Pos) /*!< Bit mask of ENDRX field. */
N#define UARTE_INTENSET_ENDRX_Disabled (0UL) /*!< Read: Disabled */
N#define UARTE_INTENSET_ENDRX_Enabled (1UL) /*!< Read: Enabled */
N#define UARTE_INTENSET_ENDRX_Set (1UL) /*!< Enable */
N
N/* Bit 2 : Write '1' to Enable interrupt for RXDRDY event */
N#define UARTE_INTENSET_RXDRDY_Pos (2UL) /*!< Position of RXDRDY field. */
N#define UARTE_INTENSET_RXDRDY_Msk (0x1UL << UARTE_INTENSET_RXDRDY_Pos) /*!< Bit mask of RXDRDY field. */
N#define UARTE_INTENSET_RXDRDY_Disabled (0UL) /*!< Read: Disabled */
N#define UARTE_INTENSET_RXDRDY_Enabled (1UL) /*!< Read: Enabled */
N#define UARTE_INTENSET_RXDRDY_Set (1UL) /*!< Enable */
N
N/* Bit 1 : Write '1' to Enable interrupt for NCTS event */
N#define UARTE_INTENSET_NCTS_Pos (1UL) /*!< Position of NCTS field. */
N#define UARTE_INTENSET_NCTS_Msk (0x1UL << UARTE_INTENSET_NCTS_Pos) /*!< Bit mask of NCTS field. */
N#define UARTE_INTENSET_NCTS_Disabled (0UL) /*!< Read: Disabled */
N#define UARTE_INTENSET_NCTS_Enabled (1UL) /*!< Read: Enabled */
N#define UARTE_INTENSET_NCTS_Set (1UL) /*!< Enable */
N
N/* Bit 0 : Write '1' to Enable interrupt for CTS event */
N#define UARTE_INTENSET_CTS_Pos (0UL) /*!< Position of CTS field. */
N#define UARTE_INTENSET_CTS_Msk (0x1UL << UARTE_INTENSET_CTS_Pos) /*!< Bit mask of CTS field. */
N#define UARTE_INTENSET_CTS_Disabled (0UL) /*!< Read: Disabled */
N#define UARTE_INTENSET_CTS_Enabled (1UL) /*!< Read: Enabled */
N#define UARTE_INTENSET_CTS_Set (1UL) /*!< Enable */
N
N/* Register: UARTE_INTENCLR */
N/* Description: Disable interrupt */
N
N/* Bit 22 : Write '1' to Disable interrupt for TXSTOPPED event */
N#define UARTE_INTENCLR_TXSTOPPED_Pos (22UL) /*!< Position of TXSTOPPED field. */
N#define UARTE_INTENCLR_TXSTOPPED_Msk (0x1UL << UARTE_INTENCLR_TXSTOPPED_Pos) /*!< Bit mask of TXSTOPPED field. */
N#define UARTE_INTENCLR_TXSTOPPED_Disabled (0UL) /*!< Read: Disabled */
N#define UARTE_INTENCLR_TXSTOPPED_Enabled (1UL) /*!< Read: Enabled */
N#define UARTE_INTENCLR_TXSTOPPED_Clear (1UL) /*!< Disable */
N
N/* Bit 20 : Write '1' to Disable interrupt for TXSTARTED event */
N#define UARTE_INTENCLR_TXSTARTED_Pos (20UL) /*!< Position of TXSTARTED field. */
N#define UARTE_INTENCLR_TXSTARTED_Msk (0x1UL << UARTE_INTENCLR_TXSTARTED_Pos) /*!< Bit mask of TXSTARTED field. */
N#define UARTE_INTENCLR_TXSTARTED_Disabled (0UL) /*!< Read: Disabled */
N#define UARTE_INTENCLR_TXSTARTED_Enabled (1UL) /*!< Read: Enabled */
N#define UARTE_INTENCLR_TXSTARTED_Clear (1UL) /*!< Disable */
N
N/* Bit 19 : Write '1' to Disable interrupt for RXSTARTED event */
N#define UARTE_INTENCLR_RXSTARTED_Pos (19UL) /*!< Position of RXSTARTED field. */
N#define UARTE_INTENCLR_RXSTARTED_Msk (0x1UL << UARTE_INTENCLR_RXSTARTED_Pos) /*!< Bit mask of RXSTARTED field. */
N#define UARTE_INTENCLR_RXSTARTED_Disabled (0UL) /*!< Read: Disabled */
N#define UARTE_INTENCLR_RXSTARTED_Enabled (1UL) /*!< Read: Enabled */
N#define UARTE_INTENCLR_RXSTARTED_Clear (1UL) /*!< Disable */
N
N/* Bit 17 : Write '1' to Disable interrupt for RXTO event */
N#define UARTE_INTENCLR_RXTO_Pos (17UL) /*!< Position of RXTO field. */
N#define UARTE_INTENCLR_RXTO_Msk (0x1UL << UARTE_INTENCLR_RXTO_Pos) /*!< Bit mask of RXTO field. */
N#define UARTE_INTENCLR_RXTO_Disabled (0UL) /*!< Read: Disabled */
N#define UARTE_INTENCLR_RXTO_Enabled (1UL) /*!< Read: Enabled */
N#define UARTE_INTENCLR_RXTO_Clear (1UL) /*!< Disable */
N
N/* Bit 9 : Write '1' to Disable interrupt for ERROR event */
N#define UARTE_INTENCLR_ERROR_Pos (9UL) /*!< Position of ERROR field. */
N#define UARTE_INTENCLR_ERROR_Msk (0x1UL << UARTE_INTENCLR_ERROR_Pos) /*!< Bit mask of ERROR field. */
N#define UARTE_INTENCLR_ERROR_Disabled (0UL) /*!< Read: Disabled */
N#define UARTE_INTENCLR_ERROR_Enabled (1UL) /*!< Read: Enabled */
N#define UARTE_INTENCLR_ERROR_Clear (1UL) /*!< Disable */
N
N/* Bit 8 : Write '1' to Disable interrupt for ENDTX event */
N#define UARTE_INTENCLR_ENDTX_Pos (8UL) /*!< Position of ENDTX field. */
N#define UARTE_INTENCLR_ENDTX_Msk (0x1UL << UARTE_INTENCLR_ENDTX_Pos) /*!< Bit mask of ENDTX field. */
N#define UARTE_INTENCLR_ENDTX_Disabled (0UL) /*!< Read: Disabled */
N#define UARTE_INTENCLR_ENDTX_Enabled (1UL) /*!< Read: Enabled */
N#define UARTE_INTENCLR_ENDTX_Clear (1UL) /*!< Disable */
N
N/* Bit 7 : Write '1' to Disable interrupt for TXDRDY event */
N#define UARTE_INTENCLR_TXDRDY_Pos (7UL) /*!< Position of TXDRDY field. */
N#define UARTE_INTENCLR_TXDRDY_Msk (0x1UL << UARTE_INTENCLR_TXDRDY_Pos) /*!< Bit mask of TXDRDY field. */
N#define UARTE_INTENCLR_TXDRDY_Disabled (0UL) /*!< Read: Disabled */
N#define UARTE_INTENCLR_TXDRDY_Enabled (1UL) /*!< Read: Enabled */
N#define UARTE_INTENCLR_TXDRDY_Clear (1UL) /*!< Disable */
N
N/* Bit 4 : Write '1' to Disable interrupt for ENDRX event */
N#define UARTE_INTENCLR_ENDRX_Pos (4UL) /*!< Position of ENDRX field. */
N#define UARTE_INTENCLR_ENDRX_Msk (0x1UL << UARTE_INTENCLR_ENDRX_Pos) /*!< Bit mask of ENDRX field. */
N#define UARTE_INTENCLR_ENDRX_Disabled (0UL) /*!< Read: Disabled */
N#define UARTE_INTENCLR_ENDRX_Enabled (1UL) /*!< Read: Enabled */
N#define UARTE_INTENCLR_ENDRX_Clear (1UL) /*!< Disable */
N
N/* Bit 2 : Write '1' to Disable interrupt for RXDRDY event */
N#define UARTE_INTENCLR_RXDRDY_Pos (2UL) /*!< Position of RXDRDY field. */
N#define UARTE_INTENCLR_RXDRDY_Msk (0x1UL << UARTE_INTENCLR_RXDRDY_Pos) /*!< Bit mask of RXDRDY field. */
N#define UARTE_INTENCLR_RXDRDY_Disabled (0UL) /*!< Read: Disabled */
N#define UARTE_INTENCLR_RXDRDY_Enabled (1UL) /*!< Read: Enabled */
N#define UARTE_INTENCLR_RXDRDY_Clear (1UL) /*!< Disable */
N
N/* Bit 1 : Write '1' to Disable interrupt for NCTS event */
N#define UARTE_INTENCLR_NCTS_Pos (1UL) /*!< Position of NCTS field. */
N#define UARTE_INTENCLR_NCTS_Msk (0x1UL << UARTE_INTENCLR_NCTS_Pos) /*!< Bit mask of NCTS field. */
N#define UARTE_INTENCLR_NCTS_Disabled (0UL) /*!< Read: Disabled */
N#define UARTE_INTENCLR_NCTS_Enabled (1UL) /*!< Read: Enabled */
N#define UARTE_INTENCLR_NCTS_Clear (1UL) /*!< Disable */
N
N/* Bit 0 : Write '1' to Disable interrupt for CTS event */
N#define UARTE_INTENCLR_CTS_Pos (0UL) /*!< Position of CTS field. */
N#define UARTE_INTENCLR_CTS_Msk (0x1UL << UARTE_INTENCLR_CTS_Pos) /*!< Bit mask of CTS field. */
N#define UARTE_INTENCLR_CTS_Disabled (0UL) /*!< Read: Disabled */
N#define UARTE_INTENCLR_CTS_Enabled (1UL) /*!< Read: Enabled */
N#define UARTE_INTENCLR_CTS_Clear (1UL) /*!< Disable */
N
N/* Register: UARTE_ERRORSRC */
N/* Description: Error source */
N
N/* Bit 3 : Break condition */
N#define UARTE_ERRORSRC_BREAK_Pos (3UL) /*!< Position of BREAK field. */
N#define UARTE_ERRORSRC_BREAK_Msk (0x1UL << UARTE_ERRORSRC_BREAK_Pos) /*!< Bit mask of BREAK field. */
N#define UARTE_ERRORSRC_BREAK_NotPresent (0UL) /*!< Read: error not present */
N#define UARTE_ERRORSRC_BREAK_Present (1UL) /*!< Read: error present */
N
N/* Bit 2 : Framing error occurred */
N#define UARTE_ERRORSRC_FRAMING_Pos (2UL) /*!< Position of FRAMING field. */
N#define UARTE_ERRORSRC_FRAMING_Msk (0x1UL << UARTE_ERRORSRC_FRAMING_Pos) /*!< Bit mask of FRAMING field. */
N#define UARTE_ERRORSRC_FRAMING_NotPresent (0UL) /*!< Read: error not present */
N#define UARTE_ERRORSRC_FRAMING_Present (1UL) /*!< Read: error present */
N
N/* Bit 1 : Parity error */
N#define UARTE_ERRORSRC_PARITY_Pos (1UL) /*!< Position of PARITY field. */
N#define UARTE_ERRORSRC_PARITY_Msk (0x1UL << UARTE_ERRORSRC_PARITY_Pos) /*!< Bit mask of PARITY field. */
N#define UARTE_ERRORSRC_PARITY_NotPresent (0UL) /*!< Read: error not present */
N#define UARTE_ERRORSRC_PARITY_Present (1UL) /*!< Read: error present */
N
N/* Bit 0 : Overrun error */
N#define UARTE_ERRORSRC_OVERRUN_Pos (0UL) /*!< Position of OVERRUN field. */
N#define UARTE_ERRORSRC_OVERRUN_Msk (0x1UL << UARTE_ERRORSRC_OVERRUN_Pos) /*!< Bit mask of OVERRUN field. */
N#define UARTE_ERRORSRC_OVERRUN_NotPresent (0UL) /*!< Read: error not present */
N#define UARTE_ERRORSRC_OVERRUN_Present (1UL) /*!< Read: error present */
N
N/* Register: UARTE_ENABLE */
N/* Description: Enable UART */
N
N/* Bits 3..0 : Enable or disable UARTE */
N#define UARTE_ENABLE_ENABLE_Pos (0UL) /*!< Position of ENABLE field. */
N#define UARTE_ENABLE_ENABLE_Msk (0xFUL << UARTE_ENABLE_ENABLE_Pos) /*!< Bit mask of ENABLE field. */
N#define UARTE_ENABLE_ENABLE_Disabled (0UL) /*!< Disable UARTE */
N#define UARTE_ENABLE_ENABLE_Enabled (8UL) /*!< Enable UARTE */
N
N/* Register: UARTE_PSEL_RTS */
N/* Description: Pin select for RTS signal */
N
N/* Bit 31 : Connection */
N#define UARTE_PSEL_RTS_CONNECT_Pos (31UL) /*!< Position of CONNECT field. */
N#define UARTE_PSEL_RTS_CONNECT_Msk (0x1UL << UARTE_PSEL_RTS_CONNECT_Pos) /*!< Bit mask of CONNECT field. */
N#define UARTE_PSEL_RTS_CONNECT_Connected (0UL) /*!< Connect */
N#define UARTE_PSEL_RTS_CONNECT_Disconnected (1UL) /*!< Disconnect */
N
N/* Bits 4..0 : Pin number */
N#define UARTE_PSEL_RTS_PIN_Pos (0UL) /*!< Position of PIN field. */
N#define UARTE_PSEL_RTS_PIN_Msk (0x1FUL << UARTE_PSEL_RTS_PIN_Pos) /*!< Bit mask of PIN field. */
N
N/* Register: UARTE_PSEL_TXD */
N/* Description: Pin select for TXD signal */
N
N/* Bit 31 : Connection */
N#define UARTE_PSEL_TXD_CONNECT_Pos (31UL) /*!< Position of CONNECT field. */
N#define UARTE_PSEL_TXD_CONNECT_Msk (0x1UL << UARTE_PSEL_TXD_CONNECT_Pos) /*!< Bit mask of CONNECT field. */
N#define UARTE_PSEL_TXD_CONNECT_Connected (0UL) /*!< Connect */
N#define UARTE_PSEL_TXD_CONNECT_Disconnected (1UL) /*!< Disconnect */
N
N/* Bits 4..0 : Pin number */
N#define UARTE_PSEL_TXD_PIN_Pos (0UL) /*!< Position of PIN field. */
N#define UARTE_PSEL_TXD_PIN_Msk (0x1FUL << UARTE_PSEL_TXD_PIN_Pos) /*!< Bit mask of PIN field. */
N
N/* Register: UARTE_PSEL_CTS */
N/* Description: Pin select for CTS signal */
N
N/* Bit 31 : Connection */
N#define UARTE_PSEL_CTS_CONNECT_Pos (31UL) /*!< Position of CONNECT field. */
N#define UARTE_PSEL_CTS_CONNECT_Msk (0x1UL << UARTE_PSEL_CTS_CONNECT_Pos) /*!< Bit mask of CONNECT field. */
N#define UARTE_PSEL_CTS_CONNECT_Connected (0UL) /*!< Connect */
N#define UARTE_PSEL_CTS_CONNECT_Disconnected (1UL) /*!< Disconnect */
N
N/* Bits 4..0 : Pin number */
N#define UARTE_PSEL_CTS_PIN_Pos (0UL) /*!< Position of PIN field. */
N#define UARTE_PSEL_CTS_PIN_Msk (0x1FUL << UARTE_PSEL_CTS_PIN_Pos) /*!< Bit mask of PIN field. */
N
N/* Register: UARTE_PSEL_RXD */
N/* Description: Pin select for RXD signal */
N
N/* Bit 31 : Connection */
N#define UARTE_PSEL_RXD_CONNECT_Pos (31UL) /*!< Position of CONNECT field. */
N#define UARTE_PSEL_RXD_CONNECT_Msk (0x1UL << UARTE_PSEL_RXD_CONNECT_Pos) /*!< Bit mask of CONNECT field. */
N#define UARTE_PSEL_RXD_CONNECT_Connected (0UL) /*!< Connect */
N#define UARTE_PSEL_RXD_CONNECT_Disconnected (1UL) /*!< Disconnect */
N
N/* Bits 4..0 : Pin number */
N#define UARTE_PSEL_RXD_PIN_Pos (0UL) /*!< Position of PIN field. */
N#define UARTE_PSEL_RXD_PIN_Msk (0x1FUL << UARTE_PSEL_RXD_PIN_Pos) /*!< Bit mask of PIN field. */
N
N/* Register: UARTE_BAUDRATE */
N/* Description: Baud rate. Accuracy depends on the HFCLK source selected. */
N
N/* Bits 31..0 : Baud rate */
N#define UARTE_BAUDRATE_BAUDRATE_Pos (0UL) /*!< Position of BAUDRATE field. */
N#define UARTE_BAUDRATE_BAUDRATE_Msk (0xFFFFFFFFUL << UARTE_BAUDRATE_BAUDRATE_Pos) /*!< Bit mask of BAUDRATE field. */
N#define UARTE_BAUDRATE_BAUDRATE_Baud1200 (0x0004F000UL) /*!< 1200 baud (actual rate: 1205) */
N#define UARTE_BAUDRATE_BAUDRATE_Baud2400 (0x0009D000UL) /*!< 2400 baud (actual rate: 2396) */
N#define UARTE_BAUDRATE_BAUDRATE_Baud4800 (0x0013B000UL) /*!< 4800 baud (actual rate: 4808) */
N#define UARTE_BAUDRATE_BAUDRATE_Baud9600 (0x00275000UL) /*!< 9600 baud (actual rate: 9598) */
N#define UARTE_BAUDRATE_BAUDRATE_Baud14400 (0x003AF000UL) /*!< 14400 baud (actual rate: 14401) */
N#define UARTE_BAUDRATE_BAUDRATE_Baud19200 (0x004EA000UL) /*!< 19200 baud (actual rate: 19208) */
N#define UARTE_BAUDRATE_BAUDRATE_Baud28800 (0x0075C000UL) /*!< 28800 baud (actual rate: 28777) */
N#define UARTE_BAUDRATE_BAUDRATE_Baud38400 (0x009D0000UL) /*!< 38400 baud (actual rate: 38369) */
N#define UARTE_BAUDRATE_BAUDRATE_Baud56000 (0x00E50000UL) /*!< 56000 baud (actual rate: 55944) */
N#define UARTE_BAUDRATE_BAUDRATE_Baud57600 (0x00EB0000UL) /*!< 57600 baud (actual rate: 57554) */
N#define UARTE_BAUDRATE_BAUDRATE_Baud76800 (0x013A9000UL) /*!< 76800 baud (actual rate: 76923) */
N#define UARTE_BAUDRATE_BAUDRATE_Baud115200 (0x01D60000UL) /*!< 115200 baud (actual rate: 115108) */
N#define UARTE_BAUDRATE_BAUDRATE_Baud230400 (0x03B00000UL) /*!< 230400 baud (actual rate: 231884) */
N#define UARTE_BAUDRATE_BAUDRATE_Baud250000 (0x04000000UL) /*!< 250000 baud */
N#define UARTE_BAUDRATE_BAUDRATE_Baud460800 (0x07400000UL) /*!< 460800 baud (actual rate: 457143) */
N#define UARTE_BAUDRATE_BAUDRATE_Baud921600 (0x0F000000UL) /*!< 921600 baud (actual rate: 941176) */
N#define UARTE_BAUDRATE_BAUDRATE_Baud1M (0x10000000UL) /*!< 1Mega baud */
N
N/* Register: UARTE_RXD_PTR */
N/* Description: Data pointer */
N
N/* Bits 31..0 : Data pointer */
N#define UARTE_RXD_PTR_PTR_Pos (0UL) /*!< Position of PTR field. */
N#define UARTE_RXD_PTR_PTR_Msk (0xFFFFFFFFUL << UARTE_RXD_PTR_PTR_Pos) /*!< Bit mask of PTR field. */
N
N/* Register: UARTE_RXD_MAXCNT */
N/* Description: Maximum number of bytes in receive buffer */
N
N/* Bits 7..0 : Maximum number of bytes in receive buffer */
N#define UARTE_RXD_MAXCNT_MAXCNT_Pos (0UL) /*!< Position of MAXCNT field. */
N#define UARTE_RXD_MAXCNT_MAXCNT_Msk (0xFFUL << UARTE_RXD_MAXCNT_MAXCNT_Pos) /*!< Bit mask of MAXCNT field. */
N
N/* Register: UARTE_RXD_AMOUNT */
N/* Description: Number of bytes transferred in the last transaction */
N
N/* Bits 7..0 : Number of bytes transferred in the last transaction */
N#define UARTE_RXD_AMOUNT_AMOUNT_Pos (0UL) /*!< Position of AMOUNT field. */
N#define UARTE_RXD_AMOUNT_AMOUNT_Msk (0xFFUL << UARTE_RXD_AMOUNT_AMOUNT_Pos) /*!< Bit mask of AMOUNT field. */
N
N/* Register: UARTE_TXD_PTR */
N/* Description: Data pointer */
N
N/* Bits 31..0 : Data pointer */
N#define UARTE_TXD_PTR_PTR_Pos (0UL) /*!< Position of PTR field. */
N#define UARTE_TXD_PTR_PTR_Msk (0xFFFFFFFFUL << UARTE_TXD_PTR_PTR_Pos) /*!< Bit mask of PTR field. */
N
N/* Register: UARTE_TXD_MAXCNT */
N/* Description: Maximum number of bytes in transmit buffer */
N
N/* Bits 7..0 : Maximum number of bytes in transmit buffer */
N#define UARTE_TXD_MAXCNT_MAXCNT_Pos (0UL) /*!< Position of MAXCNT field. */
N#define UARTE_TXD_MAXCNT_MAXCNT_Msk (0xFFUL << UARTE_TXD_MAXCNT_MAXCNT_Pos) /*!< Bit mask of MAXCNT field. */
N
N/* Register: UARTE_TXD_AMOUNT */
N/* Description: Number of bytes transferred in the last transaction */
N
N/* Bits 7..0 : Number of bytes transferred in the last transaction */
N#define UARTE_TXD_AMOUNT_AMOUNT_Pos (0UL) /*!< Position of AMOUNT field. */
N#define UARTE_TXD_AMOUNT_AMOUNT_Msk (0xFFUL << UARTE_TXD_AMOUNT_AMOUNT_Pos) /*!< Bit mask of AMOUNT field. */
N
N/* Register: UARTE_CONFIG */
N/* Description: Configuration of parity and hardware flow control */
N
N/* Bits 3..1 : Parity */
N#define UARTE_CONFIG_PARITY_Pos (1UL) /*!< Position of PARITY field. */
N#define UARTE_CONFIG_PARITY_Msk (0x7UL << UARTE_CONFIG_PARITY_Pos) /*!< Bit mask of PARITY field. */
N#define UARTE_CONFIG_PARITY_Excluded (0x0UL) /*!< Exclude parity bit */
N#define UARTE_CONFIG_PARITY_Included (0x7UL) /*!< Include parity bit */
N
N/* Bit 0 : Hardware flow control */
N#define UARTE_CONFIG_HWFC_Pos (0UL) /*!< Position of HWFC field. */
N#define UARTE_CONFIG_HWFC_Msk (0x1UL << UARTE_CONFIG_HWFC_Pos) /*!< Bit mask of HWFC field. */
N#define UARTE_CONFIG_HWFC_Disabled (0UL) /*!< Disabled */
N#define UARTE_CONFIG_HWFC_Enabled (1UL) /*!< Enabled */
N
N
N/* Peripheral: UICR */
N/* Description: User Information Configuration Registers */
N
N/* Register: UICR_NRFFW */
N/* Description: Description collection[0]:  Reserved for Nordic firmware design */
N
N/* Bits 31..0 : Reserved for Nordic firmware design */
N#define UICR_NRFFW_NRFFW_Pos (0UL) /*!< Position of NRFFW field. */
N#define UICR_NRFFW_NRFFW_Msk (0xFFFFFFFFUL << UICR_NRFFW_NRFFW_Pos) /*!< Bit mask of NRFFW field. */
N
N/* Register: UICR_NRFHW */
N/* Description: Description collection[0]:  Reserved for Nordic hardware design */
N
N/* Bits 31..0 : Reserved for Nordic hardware design */
N#define UICR_NRFHW_NRFHW_Pos (0UL) /*!< Position of NRFHW field. */
N#define UICR_NRFHW_NRFHW_Msk (0xFFFFFFFFUL << UICR_NRFHW_NRFHW_Pos) /*!< Bit mask of NRFHW field. */
N
N/* Register: UICR_CUSTOMER */
N/* Description: Description collection[0]:  Reserved for customer */
N
N/* Bits 31..0 : Reserved for customer */
N#define UICR_CUSTOMER_CUSTOMER_Pos (0UL) /*!< Position of CUSTOMER field. */
N#define UICR_CUSTOMER_CUSTOMER_Msk (0xFFFFFFFFUL << UICR_CUSTOMER_CUSTOMER_Pos) /*!< Bit mask of CUSTOMER field. */
N
N/* Register: UICR_PSELRESET */
N/* Description: Description collection[0]:  Mapping of the nRESET function (see POWER chapter for details) */
N
N/* Bit 31 : Connection */
N#define UICR_PSELRESET_CONNECT_Pos (31UL) /*!< Position of CONNECT field. */
N#define UICR_PSELRESET_CONNECT_Msk (0x1UL << UICR_PSELRESET_CONNECT_Pos) /*!< Bit mask of CONNECT field. */
N#define UICR_PSELRESET_CONNECT_Connected (0UL) /*!< Connect */
N#define UICR_PSELRESET_CONNECT_Disconnected (1UL) /*!< Disconnect */
N
N/* Bits 4..0 : GPIO number P0.n onto which Reset is exposed */
N#define UICR_PSELRESET_PIN_Pos (0UL) /*!< Position of PIN field. */
N#define UICR_PSELRESET_PIN_Msk (0x1FUL << UICR_PSELRESET_PIN_Pos) /*!< Bit mask of PIN field. */
N
N/* Register: UICR_APPROTECT */
N/* Description: Access Port protection */
N
N/* Bits 7..0 : Enable or disable Access Port protection. Any other value than 0xFF being written to this field will enable protection. */
N#define UICR_APPROTECT_PALL_Pos (0UL) /*!< Position of PALL field. */
N#define UICR_APPROTECT_PALL_Msk (0xFFUL << UICR_APPROTECT_PALL_Pos) /*!< Bit mask of PALL field. */
N#define UICR_APPROTECT_PALL_Enabled (0x00UL) /*!< Enable */
N#define UICR_APPROTECT_PALL_Disabled (0xFFUL) /*!< Disable */
N
N/* Register: UICR_NFCPINS */
N/* Description: Setting of pins dedicated to NFC functionality: NFC antenna or GPIO */
N
N/* Bit 0 : Setting of pins dedicated to NFC functionality */
N#define UICR_NFCPINS_PROTECT_Pos (0UL) /*!< Position of PROTECT field. */
N#define UICR_NFCPINS_PROTECT_Msk (0x1UL << UICR_NFCPINS_PROTECT_Pos) /*!< Bit mask of PROTECT field. */
N#define UICR_NFCPINS_PROTECT_Disabled (0UL) /*!< Operation as GPIO pins. Same protection as normal GPIO pins */
N#define UICR_NFCPINS_PROTECT_NFC (1UL) /*!< Operation as NFC antenna pins. Configures the protection for NFC operation */
N
N
N/* Peripheral: WDT */
N/* Description: Watchdog Timer */
N
N/* Register: WDT_INTENSET */
N/* Description: Enable interrupt */
N
N/* Bit 0 : Write '1' to Enable interrupt for TIMEOUT event */
N#define WDT_INTENSET_TIMEOUT_Pos (0UL) /*!< Position of TIMEOUT field. */
N#define WDT_INTENSET_TIMEOUT_Msk (0x1UL << WDT_INTENSET_TIMEOUT_Pos) /*!< Bit mask of TIMEOUT field. */
N#define WDT_INTENSET_TIMEOUT_Disabled (0UL) /*!< Read: Disabled */
N#define WDT_INTENSET_TIMEOUT_Enabled (1UL) /*!< Read: Enabled */
N#define WDT_INTENSET_TIMEOUT_Set (1UL) /*!< Enable */
N
N/* Register: WDT_INTENCLR */
N/* Description: Disable interrupt */
N
N/* Bit 0 : Write '1' to Disable interrupt for TIMEOUT event */
N#define WDT_INTENCLR_TIMEOUT_Pos (0UL) /*!< Position of TIMEOUT field. */
N#define WDT_INTENCLR_TIMEOUT_Msk (0x1UL << WDT_INTENCLR_TIMEOUT_Pos) /*!< Bit mask of TIMEOUT field. */
N#define WDT_INTENCLR_TIMEOUT_Disabled (0UL) /*!< Read: Disabled */
N#define WDT_INTENCLR_TIMEOUT_Enabled (1UL) /*!< Read: Enabled */
N#define WDT_INTENCLR_TIMEOUT_Clear (1UL) /*!< Disable */
N
N/* Register: WDT_RUNSTATUS */
N/* Description: Run status */
N
N/* Bit 0 : Indicates whether or not the watchdog is running */
N#define WDT_RUNSTATUS_RUNSTATUS_Pos (0UL) /*!< Position of RUNSTATUS field. */
N#define WDT_RUNSTATUS_RUNSTATUS_Msk (0x1UL << WDT_RUNSTATUS_RUNSTATUS_Pos) /*!< Bit mask of RUNSTATUS field. */
N#define WDT_RUNSTATUS_RUNSTATUS_NotRunning (0UL) /*!< Watchdog not running */
N#define WDT_RUNSTATUS_RUNSTATUS_Running (1UL) /*!< Watchdog is running */
N
N/* Register: WDT_REQSTATUS */
N/* Description: Request status */
N
N/* Bit 7 : Request status for RR[7] register */
N#define WDT_REQSTATUS_RR7_Pos (7UL) /*!< Position of RR7 field. */
N#define WDT_REQSTATUS_RR7_Msk (0x1UL << WDT_REQSTATUS_RR7_Pos) /*!< Bit mask of RR7 field. */
N#define WDT_REQSTATUS_RR7_DisabledOrRequested (0UL) /*!< RR[7] register is not enabled, or are already requesting reload */
N#define WDT_REQSTATUS_RR7_EnabledAndUnrequested (1UL) /*!< RR[7] register is enabled, and are not yet requesting reload */
N
N/* Bit 6 : Request status for RR[6] register */
N#define WDT_REQSTATUS_RR6_Pos (6UL) /*!< Position of RR6 field. */
N#define WDT_REQSTATUS_RR6_Msk (0x1UL << WDT_REQSTATUS_RR6_Pos) /*!< Bit mask of RR6 field. */
N#define WDT_REQSTATUS_RR6_DisabledOrRequested (0UL) /*!< RR[6] register is not enabled, or are already requesting reload */
N#define WDT_REQSTATUS_RR6_EnabledAndUnrequested (1UL) /*!< RR[6] register is enabled, and are not yet requesting reload */
N
N/* Bit 5 : Request status for RR[5] register */
N#define WDT_REQSTATUS_RR5_Pos (5UL) /*!< Position of RR5 field. */
N#define WDT_REQSTATUS_RR5_Msk (0x1UL << WDT_REQSTATUS_RR5_Pos) /*!< Bit mask of RR5 field. */
N#define WDT_REQSTATUS_RR5_DisabledOrRequested (0UL) /*!< RR[5] register is not enabled, or are already requesting reload */
N#define WDT_REQSTATUS_RR5_EnabledAndUnrequested (1UL) /*!< RR[5] register is enabled, and are not yet requesting reload */
N
N/* Bit 4 : Request status for RR[4] register */
N#define WDT_REQSTATUS_RR4_Pos (4UL) /*!< Position of RR4 field. */
N#define WDT_REQSTATUS_RR4_Msk (0x1UL << WDT_REQSTATUS_RR4_Pos) /*!< Bit mask of RR4 field. */
N#define WDT_REQSTATUS_RR4_DisabledOrRequested (0UL) /*!< RR[4] register is not enabled, or are already requesting reload */
N#define WDT_REQSTATUS_RR4_EnabledAndUnrequested (1UL) /*!< RR[4] register is enabled, and are not yet requesting reload */
N
N/* Bit 3 : Request status for RR[3] register */
N#define WDT_REQSTATUS_RR3_Pos (3UL) /*!< Position of RR3 field. */
N#define WDT_REQSTATUS_RR3_Msk (0x1UL << WDT_REQSTATUS_RR3_Pos) /*!< Bit mask of RR3 field. */
N#define WDT_REQSTATUS_RR3_DisabledOrRequested (0UL) /*!< RR[3] register is not enabled, or are already requesting reload */
N#define WDT_REQSTATUS_RR3_EnabledAndUnrequested (1UL) /*!< RR[3] register is enabled, and are not yet requesting reload */
N
N/* Bit 2 : Request status for RR[2] register */
N#define WDT_REQSTATUS_RR2_Pos (2UL) /*!< Position of RR2 field. */
N#define WDT_REQSTATUS_RR2_Msk (0x1UL << WDT_REQSTATUS_RR2_Pos) /*!< Bit mask of RR2 field. */
N#define WDT_REQSTATUS_RR2_DisabledOrRequested (0UL) /*!< RR[2] register is not enabled, or are already requesting reload */
N#define WDT_REQSTATUS_RR2_EnabledAndUnrequested (1UL) /*!< RR[2] register is enabled, and are not yet requesting reload */
N
N/* Bit 1 : Request status for RR[1] register */
N#define WDT_REQSTATUS_RR1_Pos (1UL) /*!< Position of RR1 field. */
N#define WDT_REQSTATUS_RR1_Msk (0x1UL << WDT_REQSTATUS_RR1_Pos) /*!< Bit mask of RR1 field. */
N#define WDT_REQSTATUS_RR1_DisabledOrRequested (0UL) /*!< RR[1] register is not enabled, or are already requesting reload */
N#define WDT_REQSTATUS_RR1_EnabledAndUnrequested (1UL) /*!< RR[1] register is enabled, and are not yet requesting reload */
N
N/* Bit 0 : Request status for RR[0] register */
N#define WDT_REQSTATUS_RR0_Pos (0UL) /*!< Position of RR0 field. */
N#define WDT_REQSTATUS_RR0_Msk (0x1UL << WDT_REQSTATUS_RR0_Pos) /*!< Bit mask of RR0 field. */
N#define WDT_REQSTATUS_RR0_DisabledOrRequested (0UL) /*!< RR[0] register is not enabled, or are already requesting reload */
N#define WDT_REQSTATUS_RR0_EnabledAndUnrequested (1UL) /*!< RR[0] register is enabled, and are not yet requesting reload */
N
N/* Register: WDT_CRV */
N/* Description: Counter reload value */
N
N/* Bits 31..0 : Counter reload value in number of cycles of the 32.768 kHz clock */
N#define WDT_CRV_CRV_Pos (0UL) /*!< Position of CRV field. */
N#define WDT_CRV_CRV_Msk (0xFFFFFFFFUL << WDT_CRV_CRV_Pos) /*!< Bit mask of CRV field. */
N
N/* Register: WDT_RREN */
N/* Description: Enable register for reload request registers */
N
N/* Bit 7 : Enable or disable RR[7] register */
N#define WDT_RREN_RR7_Pos (7UL) /*!< Position of RR7 field. */
N#define WDT_RREN_RR7_Msk (0x1UL << WDT_RREN_RR7_Pos) /*!< Bit mask of RR7 field. */
N#define WDT_RREN_RR7_Disabled (0UL) /*!< Disable RR[7] register */
N#define WDT_RREN_RR7_Enabled (1UL) /*!< Enable RR[7] register */
N
N/* Bit 6 : Enable or disable RR[6] register */
N#define WDT_RREN_RR6_Pos (6UL) /*!< Position of RR6 field. */
N#define WDT_RREN_RR6_Msk (0x1UL << WDT_RREN_RR6_Pos) /*!< Bit mask of RR6 field. */
N#define WDT_RREN_RR6_Disabled (0UL) /*!< Disable RR[6] register */
N#define WDT_RREN_RR6_Enabled (1UL) /*!< Enable RR[6] register */
N
N/* Bit 5 : Enable or disable RR[5] register */
N#define WDT_RREN_RR5_Pos (5UL) /*!< Position of RR5 field. */
N#define WDT_RREN_RR5_Msk (0x1UL << WDT_RREN_RR5_Pos) /*!< Bit mask of RR5 field. */
N#define WDT_RREN_RR5_Disabled (0UL) /*!< Disable RR[5] register */
N#define WDT_RREN_RR5_Enabled (1UL) /*!< Enable RR[5] register */
N
N/* Bit 4 : Enable or disable RR[4] register */
N#define WDT_RREN_RR4_Pos (4UL) /*!< Position of RR4 field. */
N#define WDT_RREN_RR4_Msk (0x1UL << WDT_RREN_RR4_Pos) /*!< Bit mask of RR4 field. */
N#define WDT_RREN_RR4_Disabled (0UL) /*!< Disable RR[4] register */
N#define WDT_RREN_RR4_Enabled (1UL) /*!< Enable RR[4] register */
N
N/* Bit 3 : Enable or disable RR[3] register */
N#define WDT_RREN_RR3_Pos (3UL) /*!< Position of RR3 field. */
N#define WDT_RREN_RR3_Msk (0x1UL << WDT_RREN_RR3_Pos) /*!< Bit mask of RR3 field. */
N#define WDT_RREN_RR3_Disabled (0UL) /*!< Disable RR[3] register */
N#define WDT_RREN_RR3_Enabled (1UL) /*!< Enable RR[3] register */
N
N/* Bit 2 : Enable or disable RR[2] register */
N#define WDT_RREN_RR2_Pos (2UL) /*!< Position of RR2 field. */
N#define WDT_RREN_RR2_Msk (0x1UL << WDT_RREN_RR2_Pos) /*!< Bit mask of RR2 field. */
N#define WDT_RREN_RR2_Disabled (0UL) /*!< Disable RR[2] register */
N#define WDT_RREN_RR2_Enabled (1UL) /*!< Enable RR[2] register */
N
N/* Bit 1 : Enable or disable RR[1] register */
N#define WDT_RREN_RR1_Pos (1UL) /*!< Position of RR1 field. */
N#define WDT_RREN_RR1_Msk (0x1UL << WDT_RREN_RR1_Pos) /*!< Bit mask of RR1 field. */
N#define WDT_RREN_RR1_Disabled (0UL) /*!< Disable RR[1] register */
N#define WDT_RREN_RR1_Enabled (1UL) /*!< Enable RR[1] register */
N
N/* Bit 0 : Enable or disable RR[0] register */
N#define WDT_RREN_RR0_Pos (0UL) /*!< Position of RR0 field. */
N#define WDT_RREN_RR0_Msk (0x1UL << WDT_RREN_RR0_Pos) /*!< Bit mask of RR0 field. */
N#define WDT_RREN_RR0_Disabled (0UL) /*!< Disable RR[0] register */
N#define WDT_RREN_RR0_Enabled (1UL) /*!< Enable RR[0] register */
N
N/* Register: WDT_CONFIG */
N/* Description: Configuration register */
N
N/* Bit 3 : Configure the watchdog to either be paused, or kept running, while the CPU is halted by the debugger */
N#define WDT_CONFIG_HALT_Pos (3UL) /*!< Position of HALT field. */
N#define WDT_CONFIG_HALT_Msk (0x1UL << WDT_CONFIG_HALT_Pos) /*!< Bit mask of HALT field. */
N#define WDT_CONFIG_HALT_Pause (0UL) /*!< Pause watchdog while the CPU is halted by the debugger */
N#define WDT_CONFIG_HALT_Run (1UL) /*!< Keep the watchdog running while the CPU is halted by the debugger */
N
N/* Bit 0 : Configure the watchdog to either be paused, or kept running, while the CPU is sleeping */
N#define WDT_CONFIG_SLEEP_Pos (0UL) /*!< Position of SLEEP field. */
N#define WDT_CONFIG_SLEEP_Msk (0x1UL << WDT_CONFIG_SLEEP_Pos) /*!< Bit mask of SLEEP field. */
N#define WDT_CONFIG_SLEEP_Pause (0UL) /*!< Pause watchdog while the CPU is sleeping */
N#define WDT_CONFIG_SLEEP_Run (1UL) /*!< Keep the watchdog running while the CPU is sleeping */
N
N/* Register: WDT_RR */
N/* Description: Description collection[0]:  Reload request 0 */
N
N/* Bits 31..0 : Reload request register */
N#define WDT_RR_RR_Pos (0UL) /*!< Position of RR field. */
N#define WDT_RR_RR_Msk (0xFFFFFFFFUL << WDT_RR_RR_Pos) /*!< Bit mask of RR field. */
N#define WDT_RR_RR_Reload (0x6E524635UL) /*!< Value to request a reload of the watchdog timer */
N
N
N/*lint --flb "Leave library region" */
N#endif
L 55 "C:\Keil_v5\ARM\PACK\NordicSemiconductor\nRF_DeviceFamilyPack\8.9.0\Device\Include\nrf.h" 2
N        #include "nrf51_to_nrf52.h"
L 1 "C:\Keil_v5\ARM\PACK\NordicSemiconductor\nRF_DeviceFamilyPack\8.9.0\Device\Include\nrf51_to_nrf52.h" 1
N/* Copyright (c) 2016, Nordic Semiconductor ASA
N * All rights reserved.
N *
N * Redistribution and use in source and binary forms, with or without
N * modification, are permitted provided that the following conditions are met:
N *
N *   * Redistributions of source code must retain the above copyright notice, this
N *     list of conditions and the following disclaimer.
N *
N *   * Redistributions in binary form must reproduce the above copyright notice,
N *     this list of conditions and the following disclaimer in the documentation
N *     and/or other materials provided with the distribution.
N *
N *   * Neither the name of Nordic Semiconductor ASA nor the names of its
N *     contributors may be used to endorse or promote products derived from
N *     this software without specific prior written permission.
N *
N * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N *
N */
N 
N#ifndef NRF51_TO_NRF52_H
N#define NRF51_TO_NRF52_H
N
N/*lint ++flb "Enter library region */
N
N/* This file is given to prevent your SW from not compiling with the name changes between nRF51 and nRF52 devices.
N * It redefines the old nRF51 names into the new ones as long as the functionality is still supported. If the
N * functionality is gone, there old names are not defined, so compilation will fail. Note that also includes macros
N * from the nrf51_deprecated.h file. */
N
N
N/* IRQ */
N/* Several peripherals have been added to several indexes. Names of IRQ handlers and IRQ numbers have changed. */
N#define UART0_IRQHandler        UARTE0_UART0_IRQHandler
N#define SPI0_TWI0_IRQHandler    SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0_IRQHandler
N#define SPI1_TWI1_IRQHandler    SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1_IRQHandler
N#define ADC_IRQHandler          SAADC_IRQHandler
N#define LPCOMP_IRQHandler       COMP_LPCOMP_IRQHandler
N#define SWI0_IRQHandler         SWI0_EGU0_IRQHandler
N#define SWI1_IRQHandler         SWI1_EGU1_IRQHandler
N#define SWI2_IRQHandler         SWI2_EGU2_IRQHandler
N#define SWI3_IRQHandler         SWI3_EGU3_IRQHandler
N#define SWI4_IRQHandler         SWI4_EGU4_IRQHandler
N#define SWI5_IRQHandler         SWI5_EGU5_IRQHandler
N
N#define UART0_IRQn              UARTE0_UART0_IRQn
N#define SPI0_TWI0_IRQn          SPIM0_SPIS0_TWIM0_TWIS0_SPI0_TWI0_IRQn
N#define SPI1_TWI1_IRQn          SPIM1_SPIS1_TWIM1_TWIS1_SPI1_TWI1_IRQn
N#define ADC_IRQn                SAADC_IRQn
N#define LPCOMP_IRQn             COMP_LPCOMP_IRQn
N#define SWI0_IRQn               SWI0_EGU0_IRQn
N#define SWI1_IRQn               SWI1_EGU1_IRQn
N#define SWI2_IRQn               SWI2_EGU2_IRQn
N#define SWI3_IRQn               SWI3_EGU3_IRQn
N#define SWI4_IRQn               SWI4_EGU4_IRQn
N#define SWI5_IRQn               SWI5_EGU5_IRQn
N
N
N/* UICR */
N/* Register RBPCONF was renamed to APPROTECT. */
N#define RBPCONF     APPROTECT
N
N#define UICR_RBPCONF_PALL_Pos           UICR_APPROTECT_PALL_Pos
N#define UICR_RBPCONF_PALL_Msk           UICR_APPROTECT_PALL_Msk
N#define UICR_RBPCONF_PALL_Enabled       UICR_APPROTECT_PALL_Enabled
N#define UICR_RBPCONF_PALL_Disabled      UICR_APPROTECT_PALL_Disabled
N
N
N/* GPIO */
N/* GPIO port was renamed to P0. */
N#define NRF_GPIO        NRF_P0
N#define NRF_GPIO_BASE   NRF_P0_BASE
N
N
N/* QDEC */
N/* The registers PSELA, PSELB and PSELLED were restructured into a struct. */
N#define PSELLED     PSEL.LED
N#define PSELA       PSEL.A
N#define PSELB       PSEL.B
N
N
N/* SPIS */
N/* The registers PSELSCK, PSELMISO, PSELMOSI, PSELCSN were restructured into a struct. */
N#define PSELSCK       PSEL.SCK
N#define PSELMISO      PSEL.MISO
N#define PSELMOSI      PSEL.MOSI
N#define PSELCSN       PSEL.CSN
N
N/* The registers RXDPTR, MAXRX, AMOUNTRX were restructured into a struct */
N#define RXDPTR        RXD.PTR
N#define MAXRX         RXD.MAXCNT
N#define AMOUNTRX      RXD.AMOUNT
N
N#define SPIS_MAXRX_MAXRX_Pos        SPIS_RXD_MAXCNT_MAXCNT_Pos
N#define SPIS_MAXRX_MAXRX_Msk        SPIS_RXD_MAXCNT_MAXCNT_Msk
N
N#define SPIS_AMOUNTRX_AMOUNTRX_Pos  SPIS_RXD_AMOUNT_AMOUNT_Pos
N#define SPIS_AMOUNTRX_AMOUNTRX_Msk  SPIS_RXD_AMOUNT_AMOUNT_Msk
N
N/* The registers TXDPTR, MAXTX, AMOUNTTX were restructured into a struct */
N#define TXDPTR        TXD.PTR
N#define MAXTX         TXD.MAXCNT
N#define AMOUNTTX      TXD.AMOUNT
N
N#define SPIS_MAXTX_MAXTX_Pos        SPIS_TXD_MAXCNT_MAXCNT_Pos
N#define SPIS_MAXTX_MAXTX_Msk        SPIS_TXD_MAXCNT_MAXCNT_Msk
N
N#define SPIS_AMOUNTTX_AMOUNTTX_Pos  SPIS_TXD_AMOUNT_AMOUNT_Pos
N#define SPIS_AMOUNTTX_AMOUNTTX_Msk  SPIS_TXD_AMOUNT_AMOUNT_Msk
N
N
N/* MPU */
N/* Part of MPU module was renamed BPROT, while the rest was eliminated. */
N#define NRF_MPU     NRF_BPROT
N
N/* Register DISABLEINDEBUG macros were affected. */
N#define MPU_DISABLEINDEBUG_DISABLEINDEBUG_Pos       BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Pos
N#define MPU_DISABLEINDEBUG_DISABLEINDEBUG_Msk       BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Msk
N#define MPU_DISABLEINDEBUG_DISABLEINDEBUG_Enabled   BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Enabled
N#define MPU_DISABLEINDEBUG_DISABLEINDEBUG_Disabled  BPROT_DISABLEINDEBUG_DISABLEINDEBUG_Disabled
N
N/* Registers PROTENSET0 and PROTENSET1 were affected and renamed as CONFIG0 and CONFIG1. */
N#define PROTENSET0  CONFIG0
N#define PROTENSET1  CONFIG1
N
N#define MPU_PROTENSET1_PROTREG63_Pos        BPROT_CONFIG1_REGION63_Pos
N#define MPU_PROTENSET1_PROTREG63_Msk        BPROT_CONFIG1_REGION63_Msk
N#define MPU_PROTENSET1_PROTREG63_Disabled   BPROT_CONFIG1_REGION63_Disabled
N#define MPU_PROTENSET1_PROTREG63_Enabled    BPROT_CONFIG1_REGION63_Enabled
N#define MPU_PROTENSET1_PROTREG63_Set        BPROT_CONFIG1_REGION63_Enabled
N
N#define MPU_PROTENSET1_PROTREG62_Pos        BPROT_CONFIG1_REGION62_Pos
N#define MPU_PROTENSET1_PROTREG62_Msk        BPROT_CONFIG1_REGION62_Msk
N#define MPU_PROTENSET1_PROTREG62_Disabled   BPROT_CONFIG1_REGION62_Disabled
N#define MPU_PROTENSET1_PROTREG62_Enabled    BPROT_CONFIG1_REGION62_Enabled
N#define MPU_PROTENSET1_PROTREG62_Set        BPROT_CONFIG1_REGION62_Enabled
N
N#define MPU_PROTENSET1_PROTREG61_Pos        BPROT_CONFIG1_REGION61_Pos
N#define MPU_PROTENSET1_PROTREG61_Msk        BPROT_CONFIG1_REGION61_Msk
N#define MPU_PROTENSET1_PROTREG61_Disabled   BPROT_CONFIG1_REGION61_Disabled
N#define MPU_PROTENSET1_PROTREG61_Enabled    BPROT_CONFIG1_REGION61_Enabled
N#define MPU_PROTENSET1_PROTREG61_Set        BPROT_CONFIG1_REGION61_Enabled
N
N#define MPU_PROTENSET1_PROTREG60_Pos        BPROT_CONFIG1_REGION60_Pos
N#define MPU_PROTENSET1_PROTREG60_Msk        BPROT_CONFIG1_REGION60_Msk
N#define MPU_PROTENSET1_PROTREG60_Disabled   BPROT_CONFIG1_REGION60_Disabled
N#define MPU_PROTENSET1_PROTREG60_Enabled    BPROT_CONFIG1_REGION60_Enabled
N#define MPU_PROTENSET1_PROTREG60_Set        BPROT_CONFIG1_REGION60_Enabled
N
N#define MPU_PROTENSET1_PROTREG59_Pos        BPROT_CONFIG1_REGION59_Pos
N#define MPU_PROTENSET1_PROTREG59_Msk        BPROT_CONFIG1_REGION59_Msk
N#define MPU_PROTENSET1_PROTREG59_Disabled   BPROT_CONFIG1_REGION59_Disabled
N#define MPU_PROTENSET1_PROTREG59_Enabled    BPROT_CONFIG1_REGION59_Enabled
N#define MPU_PROTENSET1_PROTREG59_Set        BPROT_CONFIG1_REGION59_Enabled
N
N#define MPU_PROTENSET1_PROTREG58_Pos        BPROT_CONFIG1_REGION58_Pos
N#define MPU_PROTENSET1_PROTREG58_Msk        BPROT_CONFIG1_REGION58_Msk
N#define MPU_PROTENSET1_PROTREG58_Disabled   BPROT_CONFIG1_REGION58_Disabled
N#define MPU_PROTENSET1_PROTREG58_Enabled    BPROT_CONFIG1_REGION58_Enabled
N#define MPU_PROTENSET1_PROTREG58_Set        BPROT_CONFIG1_REGION58_Enabled
N
N#define MPU_PROTENSET1_PROTREG57_Pos        BPROT_CONFIG1_REGION57_Pos
N#define MPU_PROTENSET1_PROTREG57_Msk        BPROT_CONFIG1_REGION57_Msk
N#define MPU_PROTENSET1_PROTREG57_Disabled   BPROT_CONFIG1_REGION57_Disabled
N#define MPU_PROTENSET1_PROTREG57_Enabled    BPROT_CONFIG1_REGION57_Enabled
N#define MPU_PROTENSET1_PROTREG57_Set        BPROT_CONFIG1_REGION57_Enabled
N
N#define MPU_PROTENSET1_PROTREG56_Pos        BPROT_CONFIG1_REGION56_Pos
N#define MPU_PROTENSET1_PROTREG56_Msk        BPROT_CONFIG1_REGION56_Msk
N#define MPU_PROTENSET1_PROTREG56_Disabled   BPROT_CONFIG1_REGION56_Disabled
N#define MPU_PROTENSET1_PROTREG56_Enabled    BPROT_CONFIG1_REGION56_Enabled
N#define MPU_PROTENSET1_PROTREG56_Set        BPROT_CONFIG1_REGION56_Enabled
N
N#define MPU_PROTENSET1_PROTREG55_Pos        BPROT_CONFIG1_REGION55_Pos
N#define MPU_PROTENSET1_PROTREG55_Msk        BPROT_CONFIG1_REGION55_Msk
N#define MPU_PROTENSET1_PROTREG55_Disabled   BPROT_CONFIG1_REGION55_Disabled
N#define MPU_PROTENSET1_PROTREG55_Enabled    BPROT_CONFIG1_REGION55_Enabled
N#define MPU_PROTENSET1_PROTREG55_Set        BPROT_CONFIG1_REGION55_Enabled
N
N#define MPU_PROTENSET1_PROTREG54_Pos        BPROT_CONFIG1_REGION54_Pos
N#define MPU_PROTENSET1_PROTREG54_Msk        BPROT_CONFIG1_REGION54_Msk
N#define MPU_PROTENSET1_PROTREG54_Disabled   BPROT_CONFIG1_REGION54_Disabled
N#define MPU_PROTENSET1_PROTREG54_Enabled    BPROT_CONFIG1_REGION54_Enabled
N#define MPU_PROTENSET1_PROTREG54_Set        BPROT_CONFIG1_REGION54_Enabled
N
N#define MPU_PROTENSET1_PROTREG53_Pos        BPROT_CONFIG1_REGION53_Pos
N#define MPU_PROTENSET1_PROTREG53_Msk        BPROT_CONFIG1_REGION53_Msk
N#define MPU_PROTENSET1_PROTREG53_Disabled   BPROT_CONFIG1_REGION53_Disabled
N#define MPU_PROTENSET1_PROTREG53_Enabled    BPROT_CONFIG1_REGION53_Enabled
N#define MPU_PROTENSET1_PROTREG53_Set        BPROT_CONFIG1_REGION53_Enabled
N
N#define MPU_PROTENSET1_PROTREG52_Pos        BPROT_CONFIG1_REGION52_Pos
N#define MPU_PROTENSET1_PROTREG52_Msk        BPROT_CONFIG1_REGION52_Msk
N#define MPU_PROTENSET1_PROTREG52_Disabled   BPROT_CONFIG1_REGION52_Disabled
N#define MPU_PROTENSET1_PROTREG52_Enabled    BPROT_CONFIG1_REGION52_Enabled
N#define MPU_PROTENSET1_PROTREG52_Set        BPROT_CONFIG1_REGION52_Enabled
N
N#define MPU_PROTENSET1_PROTREG51_Pos        BPROT_CONFIG1_REGION51_Pos
N#define MPU_PROTENSET1_PROTREG51_Msk        BPROT_CONFIG1_REGION51_Msk
N#define MPU_PROTENSET1_PROTREG51_Disabled   BPROT_CONFIG1_REGION51_Disabled
N#define MPU_PROTENSET1_PROTREG51_Enabled    BPROT_CONFIG1_REGION51_Enabled
N#define MPU_PROTENSET1_PROTREG51_Set        BPROT_CONFIG1_REGION51_Enabled
N
N#define MPU_PROTENSET1_PROTREG50_Pos        BPROT_CONFIG1_REGION50_Pos
N#define MPU_PROTENSET1_PROTREG50_Msk        BPROT_CONFIG1_REGION50_Msk
N#define MPU_PROTENSET1_PROTREG50_Disabled   BPROT_CONFIG1_REGION50_Disabled
N#define MPU_PROTENSET1_PROTREG50_Enabled    BPROT_CONFIG1_REGION50_Enabled
N#define MPU_PROTENSET1_PROTREG50_Set        BPROT_CONFIG1_REGION50_Enabled
N
N#define MPU_PROTENSET1_PROTREG49_Pos        BPROT_CONFIG1_REGION49_Pos
N#define MPU_PROTENSET1_PROTREG49_Msk        BPROT_CONFIG1_REGION49_Msk
N#define MPU_PROTENSET1_PROTREG49_Disabled   BPROT_CONFIG1_REGION49_Disabled
N#define MPU_PROTENSET1_PROTREG49_Enabled    BPROT_CONFIG1_REGION49_Enabled
N#define MPU_PROTENSET1_PROTREG49_Set        BPROT_CONFIG1_REGION49_Enabled
N
N#define MPU_PROTENSET1_PROTREG48_Pos        BPROT_CONFIG1_REGION48_Pos
N#define MPU_PROTENSET1_PROTREG48_Msk        BPROT_CONFIG1_REGION48_Msk
N#define MPU_PROTENSET1_PROTREG48_Disabled   BPROT_CONFIG1_REGION48_Disabled
N#define MPU_PROTENSET1_PROTREG48_Enabled    BPROT_CONFIG1_REGION48_Enabled
N#define MPU_PROTENSET1_PROTREG48_Set        BPROT_CONFIG1_REGION48_Enabled
N
N#define MPU_PROTENSET1_PROTREG47_Pos        BPROT_CONFIG1_REGION47_Pos
N#define MPU_PROTENSET1_PROTREG47_Msk        BPROT_CONFIG1_REGION47_Msk
N#define MPU_PROTENSET1_PROTREG47_Disabled   BPROT_CONFIG1_REGION47_Disabled
N#define MPU_PROTENSET1_PROTREG47_Enabled    BPROT_CONFIG1_REGION47_Enabled
N#define MPU_PROTENSET1_PROTREG47_Set        BPROT_CONFIG1_REGION47_Enabled
N
N#define MPU_PROTENSET1_PROTREG46_Pos        BPROT_CONFIG1_REGION46_Pos
N#define MPU_PROTENSET1_PROTREG46_Msk        BPROT_CONFIG1_REGION46_Msk
N#define MPU_PROTENSET1_PROTREG46_Disabled   BPROT_CONFIG1_REGION46_Disabled
N#define MPU_PROTENSET1_PROTREG46_Enabled    BPROT_CONFIG1_REGION46_Enabled
N#define MPU_PROTENSET1_PROTREG46_Set        BPROT_CONFIG1_REGION46_Enabled
N
N#define MPU_PROTENSET1_PROTREG45_Pos        BPROT_CONFIG1_REGION45_Pos
N#define MPU_PROTENSET1_PROTREG45_Msk        BPROT_CONFIG1_REGION45_Msk
N#define MPU_PROTENSET1_PROTREG45_Disabled   BPROT_CONFIG1_REGION45_Disabled
N#define MPU_PROTENSET1_PROTREG45_Enabled    BPROT_CONFIG1_REGION45_Enabled
N#define MPU_PROTENSET1_PROTREG45_Set        BPROT_CONFIG1_REGION45_Enabled
N
N#define MPU_PROTENSET1_PROTREG44_Pos        BPROT_CONFIG1_REGION44_Pos
N#define MPU_PROTENSET1_PROTREG44_Msk        BPROT_CONFIG1_REGION44_Msk
N#define MPU_PROTENSET1_PROTREG44_Disabled   BPROT_CONFIG1_REGION44_Disabled
N#define MPU_PROTENSET1_PROTREG44_Enabled    BPROT_CONFIG1_REGION44_Enabled
N#define MPU_PROTENSET1_PROTREG44_Set        BPROT_CONFIG1_REGION44_Enabled
N
N#define MPU_PROTENSET1_PROTREG43_Pos        BPROT_CONFIG1_REGION43_Pos
N#define MPU_PROTENSET1_PROTREG43_Msk        BPROT_CONFIG1_REGION43_Msk
N#define MPU_PROTENSET1_PROTREG43_Disabled   BPROT_CONFIG1_REGION43_Disabled
N#define MPU_PROTENSET1_PROTREG43_Enabled    BPROT_CONFIG1_REGION43_Enabled
N#define MPU_PROTENSET1_PROTREG43_Set        BPROT_CONFIG1_REGION43_Enabled
N
N#define MPU_PROTENSET1_PROTREG42_Pos        BPROT_CONFIG1_REGION42_Pos
N#define MPU_PROTENSET1_PROTREG42_Msk        BPROT_CONFIG1_REGION42_Msk
N#define MPU_PROTENSET1_PROTREG42_Disabled   BPROT_CONFIG1_REGION42_Disabled
N#define MPU_PROTENSET1_PROTREG42_Enabled    BPROT_CONFIG1_REGION42_Enabled
N#define MPU_PROTENSET1_PROTREG42_Set        BPROT_CONFIG1_REGION42_Enabled
N
N#define MPU_PROTENSET1_PROTREG41_Pos        BPROT_CONFIG1_REGION41_Pos
N#define MPU_PROTENSET1_PROTREG41_Msk        BPROT_CONFIG1_REGION41_Msk
N#define MPU_PROTENSET1_PROTREG41_Disabled   BPROT_CONFIG1_REGION41_Disabled
N#define MPU_PROTENSET1_PROTREG41_Enabled    BPROT_CONFIG1_REGION41_Enabled
N#define MPU_PROTENSET1_PROTREG41_Set        BPROT_CONFIG1_REGION41_Enabled
N
N#define MPU_PROTENSET1_PROTREG40_Pos        BPROT_CONFIG1_REGION40_Pos
N#define MPU_PROTENSET1_PROTREG40_Msk        BPROT_CONFIG1_REGION40_Msk
N#define MPU_PROTENSET1_PROTREG40_Disabled   BPROT_CONFIG1_REGION40_Disabled
N#define MPU_PROTENSET1_PROTREG40_Enabled    BPROT_CONFIG1_REGION40_Enabled
N#define MPU_PROTENSET1_PROTREG40_Set        BPROT_CONFIG1_REGION40_Enabled
N
N#define MPU_PROTENSET1_PROTREG39_Pos        BPROT_CONFIG1_REGION39_Pos
N#define MPU_PROTENSET1_PROTREG39_Msk        BPROT_CONFIG1_REGION39_Msk
N#define MPU_PROTENSET1_PROTREG39_Disabled   BPROT_CONFIG1_REGION39_Disabled
N#define MPU_PROTENSET1_PROTREG39_Enabled    BPROT_CONFIG1_REGION39_Enabled
N#define MPU_PROTENSET1_PROTREG39_Set        BPROT_CONFIG1_REGION39_Enabled
N
N#define MPU_PROTENSET1_PROTREG38_Pos        BPROT_CONFIG1_REGION38_Pos
N#define MPU_PROTENSET1_PROTREG38_Msk        BPROT_CONFIG1_REGION38_Msk
N#define MPU_PROTENSET1_PROTREG38_Disabled   BPROT_CONFIG1_REGION38_Disabled
N#define MPU_PROTENSET1_PROTREG38_Enabled    BPROT_CONFIG1_REGION38_Enabled
N#define MPU_PROTENSET1_PROTREG38_Set        BPROT_CONFIG1_REGION38_Enabled
N
N#define MPU_PROTENSET1_PROTREG37_Pos        BPROT_CONFIG1_REGION37_Pos
N#define MPU_PROTENSET1_PROTREG37_Msk        BPROT_CONFIG1_REGION37_Msk
N#define MPU_PROTENSET1_PROTREG37_Disabled   BPROT_CONFIG1_REGION37_Disabled
N#define MPU_PROTENSET1_PROTREG37_Enabled    BPROT_CONFIG1_REGION37_Enabled
N#define MPU_PROTENSET1_PROTREG37_Set        BPROT_CONFIG1_REGION37_Enabled
N
N#define MPU_PROTENSET1_PROTREG36_Pos        BPROT_CONFIG1_REGION36_Pos
N#define MPU_PROTENSET1_PROTREG36_Msk        BPROT_CONFIG1_REGION36_Msk
N#define MPU_PROTENSET1_PROTREG36_Disabled   BPROT_CONFIG1_REGION36_Disabled
N#define MPU_PROTENSET1_PROTREG36_Enabled    BPROT_CONFIG1_REGION36_Enabled
N#define MPU_PROTENSET1_PROTREG36_Set        BPROT_CONFIG1_REGION36_Enabled
N
N#define MPU_PROTENSET1_PROTREG35_Pos        BPROT_CONFIG1_REGION35_Pos
N#define MPU_PROTENSET1_PROTREG35_Msk        BPROT_CONFIG1_REGION35_Msk
N#define MPU_PROTENSET1_PROTREG35_Disabled   BPROT_CONFIG1_REGION35_Disabled
N#define MPU_PROTENSET1_PROTREG35_Enabled    BPROT_CONFIG1_REGION35_Enabled
N#define MPU_PROTENSET1_PROTREG35_Set        BPROT_CONFIG1_REGION35_Enabled
N
N#define MPU_PROTENSET1_PROTREG34_Pos        BPROT_CONFIG1_REGION34_Pos
N#define MPU_PROTENSET1_PROTREG34_Msk        BPROT_CONFIG1_REGION34_Msk
N#define MPU_PROTENSET1_PROTREG34_Disabled   BPROT_CONFIG1_REGION34_Disabled
N#define MPU_PROTENSET1_PROTREG34_Enabled    BPROT_CONFIG1_REGION34_Enabled
N#define MPU_PROTENSET1_PROTREG34_Set        BPROT_CONFIG1_REGION34_Enabled
N
N#define MPU_PROTENSET1_PROTREG33_Pos        BPROT_CONFIG1_REGION33_Pos
N#define MPU_PROTENSET1_PROTREG33_Msk        BPROT_CONFIG1_REGION33_Msk
N#define MPU_PROTENSET1_PROTREG33_Disabled   BPROT_CONFIG1_REGION33_Disabled
N#define MPU_PROTENSET1_PROTREG33_Enabled    BPROT_CONFIG1_REGION33_Enabled
N#define MPU_PROTENSET1_PROTREG33_Set        BPROT_CONFIG1_REGION33_Enabled
N
N#define MPU_PROTENSET1_PROTREG32_Pos        BPROT_CONFIG1_REGION32_Pos
N#define MPU_PROTENSET1_PROTREG32_Msk        BPROT_CONFIG1_REGION32_Msk
N#define MPU_PROTENSET1_PROTREG32_Disabled   BPROT_CONFIG1_REGION32_Disabled
N#define MPU_PROTENSET1_PROTREG32_Enabled    BPROT_CONFIG1_REGION32_Enabled
N#define MPU_PROTENSET1_PROTREG32_Set        BPROT_CONFIG1_REGION32_Enabled
N
N#define MPU_PROTENSET0_PROTREG31_Pos        BPROT_CONFIG0_REGION31_Pos
N#define MPU_PROTENSET0_PROTREG31_Msk        BPROT_CONFIG0_REGION31_Msk
N#define MPU_PROTENSET0_PROTREG31_Disabled   BPROT_CONFIG0_REGION31_Disabled
N#define MPU_PROTENSET0_PROTREG31_Enabled    BPROT_CONFIG0_REGION31_Enabled
N#define MPU_PROTENSET0_PROTREG31_Set        BPROT_CONFIG0_REGION31_Enabled
N
N#define MPU_PROTENSET0_PROTREG30_Pos        BPROT_CONFIG0_REGION30_Pos
N#define MPU_PROTENSET0_PROTREG30_Msk        BPROT_CONFIG0_REGION30_Msk
N#define MPU_PROTENSET0_PROTREG30_Disabled   BPROT_CONFIG0_REGION30_Disabled
N#define MPU_PROTENSET0_PROTREG30_Enabled    BPROT_CONFIG0_REGION30_Enabled
N#define MPU_PROTENSET0_PROTREG30_Set        BPROT_CONFIG0_REGION30_Enabled
N
N#define MPU_PROTENSET0_PROTREG29_Pos        BPROT_CONFIG0_REGION29_Pos
N#define MPU_PROTENSET0_PROTREG29_Msk        BPROT_CONFIG0_REGION29_Msk
N#define MPU_PROTENSET0_PROTREG29_Disabled   BPROT_CONFIG0_REGION29_Disabled
N#define MPU_PROTENSET0_PROTREG29_Enabled    BPROT_CONFIG0_REGION29_Enabled
N#define MPU_PROTENSET0_PROTREG29_Set        BPROT_CONFIG0_REGION29_Enabled
N
N#define MPU_PROTENSET0_PROTREG28_Pos        BPROT_CONFIG0_REGION28_Pos
N#define MPU_PROTENSET0_PROTREG28_Msk        BPROT_CONFIG0_REGION28_Msk
N#define MPU_PROTENSET0_PROTREG28_Disabled   BPROT_CONFIG0_REGION28_Disabled
N#define MPU_PROTENSET0_PROTREG28_Enabled    BPROT_CONFIG0_REGION28_Enabled
N#define MPU_PROTENSET0_PROTREG28_Set        BPROT_CONFIG0_REGION28_Enabled
N
N#define MPU_PROTENSET0_PROTREG27_Pos        BPROT_CONFIG0_REGION27_Pos
N#define MPU_PROTENSET0_PROTREG27_Msk        BPROT_CONFIG0_REGION27_Msk
N#define MPU_PROTENSET0_PROTREG27_Disabled   BPROT_CONFIG0_REGION27_Disabled
N#define MPU_PROTENSET0_PROTREG27_Enabled    BPROT_CONFIG0_REGION27_Enabled
N#define MPU_PROTENSET0_PROTREG27_Set        BPROT_CONFIG0_REGION27_Enabled
N
N#define MPU_PROTENSET0_PROTREG26_Pos        BPROT_CONFIG0_REGION26_Pos
N#define MPU_PROTENSET0_PROTREG26_Msk        BPROT_CONFIG0_REGION26_Msk
N#define MPU_PROTENSET0_PROTREG26_Disabled   BPROT_CONFIG0_REGION26_Disabled
N#define MPU_PROTENSET0_PROTREG26_Enabled    BPROT_CONFIG0_REGION26_Enabled
N#define MPU_PROTENSET0_PROTREG26_Set        BPROT_CONFIG0_REGION26_Enabled
N
N#define MPU_PROTENSET0_PROTREG25_Pos        BPROT_CONFIG0_REGION25_Pos
N#define MPU_PROTENSET0_PROTREG25_Msk        BPROT_CONFIG0_REGION25_Msk
N#define MPU_PROTENSET0_PROTREG25_Disabled   BPROT_CONFIG0_REGION25_Disabled
N#define MPU_PROTENSET0_PROTREG25_Enabled    BPROT_CONFIG0_REGION25_Enabled
N#define MPU_PROTENSET0_PROTREG25_Set        BPROT_CONFIG0_REGION25_Enabled
N
N#define MPU_PROTENSET0_PROTREG24_Pos        BPROT_CONFIG0_REGION24_Pos
N#define MPU_PROTENSET0_PROTREG24_Msk        BPROT_CONFIG0_REGION24_Msk
N#define MPU_PROTENSET0_PROTREG24_Disabled   BPROT_CONFIG0_REGION24_Disabled
N#define MPU_PROTENSET0_PROTREG24_Enabled    BPROT_CONFIG0_REGION24_Enabled
N#define MPU_PROTENSET0_PROTREG24_Set        BPROT_CONFIG0_REGION24_Enabled
N
N#define MPU_PROTENSET0_PROTREG23_Pos        BPROT_CONFIG0_REGION23_Pos
N#define MPU_PROTENSET0_PROTREG23_Msk        BPROT_CONFIG0_REGION23_Msk
N#define MPU_PROTENSET0_PROTREG23_Disabled   BPROT_CONFIG0_REGION23_Disabled
N#define MPU_PROTENSET0_PROTREG23_Enabled    BPROT_CONFIG0_REGION23_Enabled
N#define MPU_PROTENSET0_PROTREG23_Set        BPROT_CONFIG0_REGION23_Enabled
N
N#define MPU_PROTENSET0_PROTREG22_Pos        BPROT_CONFIG0_REGION22_Pos
N#define MPU_PROTENSET0_PROTREG22_Msk        BPROT_CONFIG0_REGION22_Msk
N#define MPU_PROTENSET0_PROTREG22_Disabled   BPROT_CONFIG0_REGION22_Disabled
N#define MPU_PROTENSET0_PROTREG22_Enabled    BPROT_CONFIG0_REGION22_Enabled
N#define MPU_PROTENSET0_PROTREG22_Set        BPROT_CONFIG0_REGION22_Enabled
N
N#define MPU_PROTENSET0_PROTREG21_Pos        BPROT_CONFIG0_REGION21_Pos
N#define MPU_PROTENSET0_PROTREG21_Msk        BPROT_CONFIG0_REGION21_Msk
N#define MPU_PROTENSET0_PROTREG21_Disabled   BPROT_CONFIG0_REGION21_Disabled
N#define MPU_PROTENSET0_PROTREG21_Enabled    BPROT_CONFIG0_REGION21_Enabled
N#define MPU_PROTENSET0_PROTREG21_Set        BPROT_CONFIG0_REGION21_Enabled
N
N#define MPU_PROTENSET0_PROTREG20_Pos        BPROT_CONFIG0_REGION20_Pos
N#define MPU_PROTENSET0_PROTREG20_Msk        BPROT_CONFIG0_REGION20_Msk
N#define MPU_PROTENSET0_PROTREG20_Disabled   BPROT_CONFIG0_REGION20_Disabled
N#define MPU_PROTENSET0_PROTREG20_Enabled    BPROT_CONFIG0_REGION20_Enabled
N#define MPU_PROTENSET0_PROTREG20_Set        BPROT_CONFIG0_REGION20_Enabled
N
N#define MPU_PROTENSET0_PROTREG19_Pos        BPROT_CONFIG0_REGION19_Pos
N#define MPU_PROTENSET0_PROTREG19_Msk        BPROT_CONFIG0_REGION19_Msk
N#define MPU_PROTENSET0_PROTREG19_Disabled   BPROT_CONFIG0_REGION19_Disabled
N#define MPU_PROTENSET0_PROTREG19_Enabled    BPROT_CONFIG0_REGION19_Enabled
N#define MPU_PROTENSET0_PROTREG19_Set        BPROT_CONFIG0_REGION19_Enabled
N
N#define MPU_PROTENSET0_PROTREG18_Pos        BPROT_CONFIG0_REGION18_Pos
N#define MPU_PROTENSET0_PROTREG18_Msk        BPROT_CONFIG0_REGION18_Msk
N#define MPU_PROTENSET0_PROTREG18_Disabled   BPROT_CONFIG0_REGION18_Disabled
N#define MPU_PROTENSET0_PROTREG18_Enabled    BPROT_CONFIG0_REGION18_Enabled
N#define MPU_PROTENSET0_PROTREG18_Set        BPROT_CONFIG0_REGION18_Enabled
N
N#define MPU_PROTENSET0_PROTREG17_Pos        BPROT_CONFIG0_REGION17_Pos
N#define MPU_PROTENSET0_PROTREG17_Msk        BPROT_CONFIG0_REGION17_Msk
N#define MPU_PROTENSET0_PROTREG17_Disabled   BPROT_CONFIG0_REGION17_Disabled
N#define MPU_PROTENSET0_PROTREG17_Enabled    BPROT_CONFIG0_REGION17_Enabled
N#define MPU_PROTENSET0_PROTREG17_Set        BPROT_CONFIG0_REGION17_Enabled
N
N#define MPU_PROTENSET0_PROTREG16_Pos        BPROT_CONFIG0_REGION16_Pos
N#define MPU_PROTENSET0_PROTREG16_Msk        BPROT_CONFIG0_REGION16_Msk
N#define MPU_PROTENSET0_PROTREG16_Disabled   BPROT_CONFIG0_REGION16_Disabled
N#define MPU_PROTENSET0_PROTREG16_Enabled    BPROT_CONFIG0_REGION16_Enabled
N#define MPU_PROTENSET0_PROTREG16_Set        BPROT_CONFIG0_REGION16_Enabled
N
N#define MPU_PROTENSET0_PROTREG15_Pos        BPROT_CONFIG0_REGION15_Pos
N#define MPU_PROTENSET0_PROTREG15_Msk        BPROT_CONFIG0_REGION15_Msk
N#define MPU_PROTENSET0_PROTREG15_Disabled   BPROT_CONFIG0_REGION15_Disabled
N#define MPU_PROTENSET0_PROTREG15_Enabled    BPROT_CONFIG0_REGION15_Enabled
N#define MPU_PROTENSET0_PROTREG15_Set        BPROT_CONFIG0_REGION15_Enabled
N
N#define MPU_PROTENSET0_PROTREG14_Pos        BPROT_CONFIG0_REGION14_Pos
N#define MPU_PROTENSET0_PROTREG14_Msk        BPROT_CONFIG0_REGION14_Msk
N#define MPU_PROTENSET0_PROTREG14_Disabled   BPROT_CONFIG0_REGION14_Disabled
N#define MPU_PROTENSET0_PROTREG14_Enabled    BPROT_CONFIG0_REGION14_Enabled
N#define MPU_PROTENSET0_PROTREG14_Set        BPROT_CONFIG0_REGION14_Enabled
N
N#define MPU_PROTENSET0_PROTREG13_Pos        BPROT_CONFIG0_REGION13_Pos
N#define MPU_PROTENSET0_PROTREG13_Msk        BPROT_CONFIG0_REGION13_Msk
N#define MPU_PROTENSET0_PROTREG13_Disabled   BPROT_CONFIG0_REGION13_Disabled
N#define MPU_PROTENSET0_PROTREG13_Enabled    BPROT_CONFIG0_REGION13_Enabled
N#define MPU_PROTENSET0_PROTREG13_Set        BPROT_CONFIG0_REGION13_Enabled
N
N#define MPU_PROTENSET0_PROTREG12_Pos        BPROT_CONFIG0_REGION12_Pos
N#define MPU_PROTENSET0_PROTREG12_Msk        BPROT_CONFIG0_REGION12_Msk
N#define MPU_PROTENSET0_PROTREG12_Disabled   BPROT_CONFIG0_REGION12_Disabled
N#define MPU_PROTENSET0_PROTREG12_Enabled    BPROT_CONFIG0_REGION12_Enabled
N#define MPU_PROTENSET0_PROTREG12_Set        BPROT_CONFIG0_REGION12_Enabled
N
N#define MPU_PROTENSET0_PROTREG11_Pos        BPROT_CONFIG0_REGION11_Pos
N#define MPU_PROTENSET0_PROTREG11_Msk        BPROT_CONFIG0_REGION11_Msk
N#define MPU_PROTENSET0_PROTREG11_Disabled   BPROT_CONFIG0_REGION11_Disabled
N#define MPU_PROTENSET0_PROTREG11_Enabled    BPROT_CONFIG0_REGION11_Enabled
N#define MPU_PROTENSET0_PROTREG11_Set        BPROT_CONFIG0_REGION11_Enabled
N
N#define MPU_PROTENSET0_PROTREG10_Pos        BPROT_CONFIG0_REGION10_Pos
N#define MPU_PROTENSET0_PROTREG10_Msk        BPROT_CONFIG0_REGION10_Msk
N#define MPU_PROTENSET0_PROTREG10_Disabled   BPROT_CONFIG0_REGION10_Disabled
N#define MPU_PROTENSET0_PROTREG10_Enabled    BPROT_CONFIG0_REGION10_Enabled
N#define MPU_PROTENSET0_PROTREG10_Set        BPROT_CONFIG0_REGION10_Enabled
N
N#define MPU_PROTENSET0_PROTREG9_Pos        BPROT_CONFIG0_REGION9_Pos
N#define MPU_PROTENSET0_PROTREG9_Msk        BPROT_CONFIG0_REGION9_Msk
N#define MPU_PROTENSET0_PROTREG9_Disabled   BPROT_CONFIG0_REGION9_Disabled
N#define MPU_PROTENSET0_PROTREG9_Enabled    BPROT_CONFIG0_REGION9_Enabled
N#define MPU_PROTENSET0_PROTREG9_Set        BPROT_CONFIG0_REGION9_Enabled
N
N#define MPU_PROTENSET0_PROTREG8_Pos        BPROT_CONFIG0_REGION8_Pos
N#define MPU_PROTENSET0_PROTREG8_Msk        BPROT_CONFIG0_REGION8_Msk
N#define MPU_PROTENSET0_PROTREG8_Disabled   BPROT_CONFIG0_REGION8_Disabled
N#define MPU_PROTENSET0_PROTREG8_Enabled    BPROT_CONFIG0_REGION8_Enabled
N#define MPU_PROTENSET0_PROTREG8_Set        BPROT_CONFIG0_REGION8_Enabled
N
N#define MPU_PROTENSET0_PROTREG7_Pos        BPROT_CONFIG0_REGION7_Pos
N#define MPU_PROTENSET0_PROTREG7_Msk        BPROT_CONFIG0_REGION7_Msk
N#define MPU_PROTENSET0_PROTREG7_Disabled   BPROT_CONFIG0_REGION7_Disabled
N#define MPU_PROTENSET0_PROTREG7_Enabled    BPROT_CONFIG0_REGION7_Enabled
N#define MPU_PROTENSET0_PROTREG7_Set        BPROT_CONFIG0_REGION7_Enabled
N
N#define MPU_PROTENSET0_PROTREG6_Pos        BPROT_CONFIG0_REGION6_Pos
N#define MPU_PROTENSET0_PROTREG6_Msk        BPROT_CONFIG0_REGION6_Msk
N#define MPU_PROTENSET0_PROTREG6_Disabled   BPROT_CONFIG0_REGION6_Disabled
N#define MPU_PROTENSET0_PROTREG6_Enabled    BPROT_CONFIG0_REGION6_Enabled
N#define MPU_PROTENSET0_PROTREG6_Set        BPROT_CONFIG0_REGION6_Enabled
N
N#define MPU_PROTENSET0_PROTREG5_Pos        BPROT_CONFIG0_REGION5_Pos
N#define MPU_PROTENSET0_PROTREG5_Msk        BPROT_CONFIG0_REGION5_Msk
N#define MPU_PROTENSET0_PROTREG5_Disabled   BPROT_CONFIG0_REGION5_Disabled
N#define MPU_PROTENSET0_PROTREG5_Enabled    BPROT_CONFIG0_REGION5_Enabled
N#define MPU_PROTENSET0_PROTREG5_Set        BPROT_CONFIG0_REGION5_Enabled
N
N#define MPU_PROTENSET0_PROTREG4_Pos        BPROT_CONFIG0_REGION4_Pos
N#define MPU_PROTENSET0_PROTREG4_Msk        BPROT_CONFIG0_REGION4_Msk
N#define MPU_PROTENSET0_PROTREG4_Disabled   BPROT_CONFIG0_REGION4_Disabled
N#define MPU_PROTENSET0_PROTREG4_Enabled    BPROT_CONFIG0_REGION4_Enabled
N#define MPU_PROTENSET0_PROTREG4_Set        BPROT_CONFIG0_REGION4_Enabled
N
N#define MPU_PROTENSET0_PROTREG3_Pos        BPROT_CONFIG0_REGION3_Pos
N#define MPU_PROTENSET0_PROTREG3_Msk        BPROT_CONFIG0_REGION3_Msk
N#define MPU_PROTENSET0_PROTREG3_Disabled   BPROT_CONFIG0_REGION3_Disabled
N#define MPU_PROTENSET0_PROTREG3_Enabled    BPROT_CONFIG0_REGION3_Enabled
N#define MPU_PROTENSET0_PROTREG3_Set        BPROT_CONFIG0_REGION3_Enabled
N
N#define MPU_PROTENSET0_PROTREG2_Pos        BPROT_CONFIG0_REGION2_Pos
N#define MPU_PROTENSET0_PROTREG2_Msk        BPROT_CONFIG0_REGION2_Msk
N#define MPU_PROTENSET0_PROTREG2_Disabled   BPROT_CONFIG0_REGION2_Disabled
N#define MPU_PROTENSET0_PROTREG2_Enabled    BPROT_CONFIG0_REGION2_Enabled
N#define MPU_PROTENSET0_PROTREG2_Set        BPROT_CONFIG0_REGION2_Enabled
N
N#define MPU_PROTENSET0_PROTREG1_Pos        BPROT_CONFIG0_REGION1_Pos
N#define MPU_PROTENSET0_PROTREG1_Msk        BPROT_CONFIG0_REGION1_Msk
N#define MPU_PROTENSET0_PROTREG1_Disabled   BPROT_CONFIG0_REGION1_Disabled
N#define MPU_PROTENSET0_PROTREG1_Enabled    BPROT_CONFIG0_REGION1_Enabled
N#define MPU_PROTENSET0_PROTREG1_Set        BPROT_CONFIG0_REGION1_Enabled
N
N#define MPU_PROTENSET0_PROTREG0_Pos        BPROT_CONFIG0_REGION0_Pos
N#define MPU_PROTENSET0_PROTREG0_Msk        BPROT_CONFIG0_REGION0_Msk
N#define MPU_PROTENSET0_PROTREG0_Disabled   BPROT_CONFIG0_REGION0_Disabled
N#define MPU_PROTENSET0_PROTREG0_Enabled    BPROT_CONFIG0_REGION0_Enabled
N#define MPU_PROTENSET0_PROTREG0_Set        BPROT_CONFIG0_REGION0_Enabled
N
N
N/* From nrf51_deprecated.h */
N
N/* NVMC */
N/* The register ERASEPROTECTEDPAGE changed name to ERASEPCR0 in the documentation. */
N#define ERASEPROTECTEDPAGE      ERASEPCR0
N
N
N/* IRQ */
N/* COMP module was eliminated. Adapted to nrf52 headers. */
N#define LPCOMP_COMP_IRQHandler  COMP_LPCOMP_IRQHandler
N#define LPCOMP_COMP_IRQn        COMP_LPCOMP_IRQn
N
N
N/* REFSEL register redefined enumerated values and added some more. */
N#define LPCOMP_REFSEL_REFSEL_SupplyOneEighthPrescaling          LPCOMP_REFSEL_REFSEL_Ref1_8Vdd
N#define LPCOMP_REFSEL_REFSEL_SupplyTwoEighthsPrescaling         LPCOMP_REFSEL_REFSEL_Ref2_8Vdd
N#define LPCOMP_REFSEL_REFSEL_SupplyThreeEighthsPrescaling       LPCOMP_REFSEL_REFSEL_Ref3_8Vdd
N#define LPCOMP_REFSEL_REFSEL_SupplyFourEighthsPrescaling        LPCOMP_REFSEL_REFSEL_Ref4_8Vdd
N#define LPCOMP_REFSEL_REFSEL_SupplyFiveEighthsPrescaling        LPCOMP_REFSEL_REFSEL_Ref5_8Vdd
N#define LPCOMP_REFSEL_REFSEL_SupplySixEighthsPrescaling         LPCOMP_REFSEL_REFSEL_Ref6_8Vdd
N#define LPCOMP_REFSEL_REFSEL_SupplySevenEighthsPrescaling       LPCOMP_REFSEL_REFSEL_Ref7_8Vdd
N
N
N/* RADIO */
N/* The name of the field SKIPADDR was corrected. Old macros added for compatibility. */
N#define RADIO_CRCCNF_SKIP_ADDR_Pos      RADIO_CRCCNF_SKIPADDR_Pos
N#define RADIO_CRCCNF_SKIP_ADDR_Msk      RADIO_CRCCNF_SKIPADDR_Msk
N#define RADIO_CRCCNF_SKIP_ADDR_Include  RADIO_CRCCNF_SKIPADDR_Include
N#define RADIO_CRCCNF_SKIP_ADDR_Skip     RADIO_CRCCNF_SKIPADDR_Skip
N
N
N/* FICR */
N/* The registers FICR.DEVICEID0 and FICR.DEVICEID1 were renamed into an array. */
N#define DEVICEID0       DEVICEID[0]
N#define DEVICEID1       DEVICEID[1]
N
N/* The registers FICR.ER0, FICR.ER1, FICR.ER2 and FICR.ER3 were renamed into an array. */
N#define ER0             ER[0]
N#define ER1             ER[1]
N#define ER2             ER[2]
N#define ER3             ER[3]
N
N/* The registers FICR.IR0, FICR.IR1, FICR.IR2 and FICR.IR3 were renamed into an array. */
N#define IR0             IR[0]
N#define IR1             IR[1]
N#define IR2             IR[2]
N#define IR3             IR[3]
N
N/* The registers FICR.DEVICEADDR0 and FICR.DEVICEADDR1 were renamed into an array. */
N#define DEVICEADDR0     DEVICEADDR[0]
N#define DEVICEADDR1     DEVICEADDR[1]
N
N
N/* PPI */
N/* The tasks PPI.TASKS_CHGxEN and PPI.TASKS_CHGxDIS were renamed into an array of structs. */
N#define TASKS_CHG0EN     TASKS_CHG[0].EN
N#define TASKS_CHG0DIS    TASKS_CHG[0].DIS
N#define TASKS_CHG1EN     TASKS_CHG[1].EN
N#define TASKS_CHG1DIS    TASKS_CHG[1].DIS
N#define TASKS_CHG2EN     TASKS_CHG[2].EN
N#define TASKS_CHG2DIS    TASKS_CHG[2].DIS
N#define TASKS_CHG3EN     TASKS_CHG[3].EN
N#define TASKS_CHG3DIS    TASKS_CHG[3].DIS
N
N/* The registers PPI.CHx_EEP and PPI.CHx_TEP were renamed into an array of structs. */
N#define CH0_EEP          CH[0].EEP
N#define CH0_TEP          CH[0].TEP
N#define CH1_EEP          CH[1].EEP
N#define CH1_TEP          CH[1].TEP
N#define CH2_EEP          CH[2].EEP
N#define CH2_TEP          CH[2].TEP
N#define CH3_EEP          CH[3].EEP
N#define CH3_TEP          CH[3].TEP
N#define CH4_EEP          CH[4].EEP
N#define CH4_TEP          CH[4].TEP
N#define CH5_EEP          CH[5].EEP
N#define CH5_TEP          CH[5].TEP
N#define CH6_EEP          CH[6].EEP
N#define CH6_TEP          CH[6].TEP
N#define CH7_EEP          CH[7].EEP
N#define CH7_TEP          CH[7].TEP
N#define CH8_EEP          CH[8].EEP
N#define CH8_TEP          CH[8].TEP
N#define CH9_EEP          CH[9].EEP
N#define CH9_TEP          CH[9].TEP
N#define CH10_EEP         CH[10].EEP
N#define CH10_TEP         CH[10].TEP
N#define CH11_EEP         CH[11].EEP
N#define CH11_TEP         CH[11].TEP
N#define CH12_EEP         CH[12].EEP
N#define CH12_TEP         CH[12].TEP
N#define CH13_EEP         CH[13].EEP
N#define CH13_TEP         CH[13].TEP
N#define CH14_EEP         CH[14].EEP
N#define CH14_TEP         CH[14].TEP
N#define CH15_EEP         CH[15].EEP
N#define CH15_TEP         CH[15].TEP
N
N/* The registers PPI.CHG0, PPI.CHG1, PPI.CHG2 and PPI.CHG3 were renamed into an array. */
N#define CHG0             CHG[0]
N#define CHG1             CHG[1]
N#define CHG2             CHG[2]
N#define CHG3             CHG[3]
N
N/* All bitfield macros for the CHGx registers therefore changed name. */
N#define PPI_CHG0_CH15_Pos       PPI_CHG_CH15_Pos
N#define PPI_CHG0_CH15_Msk       PPI_CHG_CH15_Msk
N#define PPI_CHG0_CH15_Excluded  PPI_CHG_CH15_Excluded
N#define PPI_CHG0_CH15_Included  PPI_CHG_CH15_Included
N
N#define PPI_CHG0_CH14_Pos       PPI_CHG_CH14_Pos
N#define PPI_CHG0_CH14_Msk       PPI_CHG_CH14_Msk
N#define PPI_CHG0_CH14_Excluded  PPI_CHG_CH14_Excluded
N#define PPI_CHG0_CH14_Included  PPI_CHG_CH14_Included
N
N#define PPI_CHG0_CH13_Pos       PPI_CHG_CH13_Pos
N#define PPI_CHG0_CH13_Msk       PPI_CHG_CH13_Msk
N#define PPI_CHG0_CH13_Excluded  PPI_CHG_CH13_Excluded
N#define PPI_CHG0_CH13_Included  PPI_CHG_CH13_Included
N
N#define PPI_CHG0_CH12_Pos       PPI_CHG_CH12_Pos
N#define PPI_CHG0_CH12_Msk       PPI_CHG_CH12_Msk
N#define PPI_CHG0_CH12_Excluded  PPI_CHG_CH12_Excluded
N#define PPI_CHG0_CH12_Included  PPI_CHG_CH12_Included
N
N#define PPI_CHG0_CH11_Pos       PPI_CHG_CH11_Pos
N#define PPI_CHG0_CH11_Msk       PPI_CHG_CH11_Msk
N#define PPI_CHG0_CH11_Excluded  PPI_CHG_CH11_Excluded
N#define PPI_CHG0_CH11_Included  PPI_CHG_CH11_Included
N
N#define PPI_CHG0_CH10_Pos       PPI_CHG_CH10_Pos
N#define PPI_CHG0_CH10_Msk       PPI_CHG_CH10_Msk
N#define PPI_CHG0_CH10_Excluded  PPI_CHG_CH10_Excluded
N#define PPI_CHG0_CH10_Included  PPI_CHG_CH10_Included
N
N#define PPI_CHG0_CH9_Pos        PPI_CHG_CH9_Pos
N#define PPI_CHG0_CH9_Msk        PPI_CHG_CH9_Msk
N#define PPI_CHG0_CH9_Excluded   PPI_CHG_CH9_Excluded
N#define PPI_CHG0_CH9_Included   PPI_CHG_CH9_Included
N
N#define PPI_CHG0_CH8_Pos        PPI_CHG_CH8_Pos
N#define PPI_CHG0_CH8_Msk        PPI_CHG_CH8_Msk
N#define PPI_CHG0_CH8_Excluded   PPI_CHG_CH8_Excluded
N#define PPI_CHG0_CH8_Included   PPI_CHG_CH8_Included
N
N#define PPI_CHG0_CH7_Pos        PPI_CHG_CH7_Pos
N#define PPI_CHG0_CH7_Msk        PPI_CHG_CH7_Msk
N#define PPI_CHG0_CH7_Excluded   PPI_CHG_CH7_Excluded
N#define PPI_CHG0_CH7_Included   PPI_CHG_CH7_Included
N
N#define PPI_CHG0_CH6_Pos        PPI_CHG_CH6_Pos
N#define PPI_CHG0_CH6_Msk        PPI_CHG_CH6_Msk
N#define PPI_CHG0_CH6_Excluded   PPI_CHG_CH6_Excluded
N#define PPI_CHG0_CH6_Included   PPI_CHG_CH6_Included
N
N#define PPI_CHG0_CH5_Pos        PPI_CHG_CH5_Pos
N#define PPI_CHG0_CH5_Msk        PPI_CHG_CH5_Msk
N#define PPI_CHG0_CH5_Excluded   PPI_CHG_CH5_Excluded
N#define PPI_CHG0_CH5_Included   PPI_CHG_CH5_Included
N
N#define PPI_CHG0_CH4_Pos        PPI_CHG_CH4_Pos
N#define PPI_CHG0_CH4_Msk        PPI_CHG_CH4_Msk
N#define PPI_CHG0_CH4_Excluded   PPI_CHG_CH4_Excluded
N#define PPI_CHG0_CH4_Included   PPI_CHG_CH4_Included
N
N#define PPI_CHG0_CH3_Pos        PPI_CHG_CH3_Pos
N#define PPI_CHG0_CH3_Msk        PPI_CHG_CH3_Msk
N#define PPI_CHG0_CH3_Excluded   PPI_CHG_CH3_Excluded
N#define PPI_CHG0_CH3_Included   PPI_CHG_CH3_Included
N
N#define PPI_CHG0_CH2_Pos        PPI_CHG_CH2_Pos
N#define PPI_CHG0_CH2_Msk        PPI_CHG_CH2_Msk
N#define PPI_CHG0_CH2_Excluded   PPI_CHG_CH2_Excluded
N#define PPI_CHG0_CH2_Included   PPI_CHG_CH2_Included
N
N#define PPI_CHG0_CH1_Pos        PPI_CHG_CH1_Pos
N#define PPI_CHG0_CH1_Msk        PPI_CHG_CH1_Msk
N#define PPI_CHG0_CH1_Excluded   PPI_CHG_CH1_Excluded
N#define PPI_CHG0_CH1_Included   PPI_CHG_CH1_Included
N
N#define PPI_CHG0_CH0_Pos        PPI_CHG_CH0_Pos
N#define PPI_CHG0_CH0_Msk        PPI_CHG_CH0_Msk
N#define PPI_CHG0_CH0_Excluded   PPI_CHG_CH0_Excluded
N#define PPI_CHG0_CH0_Included   PPI_CHG_CH0_Included
N
N#define PPI_CHG1_CH15_Pos       PPI_CHG_CH15_Pos
N#define PPI_CHG1_CH15_Msk       PPI_CHG_CH15_Msk
N#define PPI_CHG1_CH15_Excluded  PPI_CHG_CH15_Excluded
N#define PPI_CHG1_CH15_Included  PPI_CHG_CH15_Included
N
N#define PPI_CHG1_CH14_Pos       PPI_CHG_CH14_Pos
N#define PPI_CHG1_CH14_Msk       PPI_CHG_CH14_Msk
N#define PPI_CHG1_CH14_Excluded  PPI_CHG_CH14_Excluded
N#define PPI_CHG1_CH14_Included  PPI_CHG_CH14_Included
N
N#define PPI_CHG1_CH13_Pos       PPI_CHG_CH13_Pos
N#define PPI_CHG1_CH13_Msk       PPI_CHG_CH13_Msk
N#define PPI_CHG1_CH13_Excluded  PPI_CHG_CH13_Excluded
N#define PPI_CHG1_CH13_Included  PPI_CHG_CH13_Included
N
N#define PPI_CHG1_CH12_Pos       PPI_CHG_CH12_Pos
N#define PPI_CHG1_CH12_Msk       PPI_CHG_CH12_Msk
N#define PPI_CHG1_CH12_Excluded  PPI_CHG_CH12_Excluded
N#define PPI_CHG1_CH12_Included  PPI_CHG_CH12_Included
N
N#define PPI_CHG1_CH11_Pos       PPI_CHG_CH11_Pos
N#define PPI_CHG1_CH11_Msk       PPI_CHG_CH11_Msk
N#define PPI_CHG1_CH11_Excluded  PPI_CHG_CH11_Excluded
N#define PPI_CHG1_CH11_Included  PPI_CHG_CH11_Included
N
N#define PPI_CHG1_CH10_Pos       PPI_CHG_CH10_Pos
N#define PPI_CHG1_CH10_Msk       PPI_CHG_CH10_Msk
N#define PPI_CHG1_CH10_Excluded  PPI_CHG_CH10_Excluded
N#define PPI_CHG1_CH10_Included  PPI_CHG_CH10_Included
N
N#define PPI_CHG1_CH9_Pos        PPI_CHG_CH9_Pos
N#define PPI_CHG1_CH9_Msk        PPI_CHG_CH9_Msk
N#define PPI_CHG1_CH9_Excluded   PPI_CHG_CH9_Excluded
N#define PPI_CHG1_CH9_Included   PPI_CHG_CH9_Included
N
N#define PPI_CHG1_CH8_Pos        PPI_CHG_CH8_Pos
N#define PPI_CHG1_CH8_Msk        PPI_CHG_CH8_Msk
N#define PPI_CHG1_CH8_Excluded   PPI_CHG_CH8_Excluded
N#define PPI_CHG1_CH8_Included   PPI_CHG_CH8_Included
N
N#define PPI_CHG1_CH7_Pos        PPI_CHG_CH7_Pos
N#define PPI_CHG1_CH7_Msk        PPI_CHG_CH7_Msk
N#define PPI_CHG1_CH7_Excluded   PPI_CHG_CH7_Excluded
N#define PPI_CHG1_CH7_Included   PPI_CHG_CH7_Included
N
N#define PPI_CHG1_CH6_Pos        PPI_CHG_CH6_Pos
N#define PPI_CHG1_CH6_Msk        PPI_CHG_CH6_Msk
N#define PPI_CHG1_CH6_Excluded   PPI_CHG_CH6_Excluded
N#define PPI_CHG1_CH6_Included   PPI_CHG_CH6_Included
N
N#define PPI_CHG1_CH5_Pos        PPI_CHG_CH5_Pos
N#define PPI_CHG1_CH5_Msk        PPI_CHG_CH5_Msk
N#define PPI_CHG1_CH5_Excluded   PPI_CHG_CH5_Excluded
N#define PPI_CHG1_CH5_Included   PPI_CHG_CH5_Included
N
N#define PPI_CHG1_CH4_Pos        PPI_CHG_CH4_Pos
N#define PPI_CHG1_CH4_Msk        PPI_CHG_CH4_Msk
N#define PPI_CHG1_CH4_Excluded   PPI_CHG_CH4_Excluded
N#define PPI_CHG1_CH4_Included   PPI_CHG_CH4_Included
N
N#define PPI_CHG1_CH3_Pos        PPI_CHG_CH3_Pos
N#define PPI_CHG1_CH3_Msk        PPI_CHG_CH3_Msk
N#define PPI_CHG1_CH3_Excluded   PPI_CHG_CH3_Excluded
N#define PPI_CHG1_CH3_Included   PPI_CHG_CH3_Included
N
N#define PPI_CHG1_CH2_Pos        PPI_CHG_CH2_Pos
N#define PPI_CHG1_CH2_Msk        PPI_CHG_CH2_Msk
N#define PPI_CHG1_CH2_Excluded   PPI_CHG_CH2_Excluded
N#define PPI_CHG1_CH2_Included   PPI_CHG_CH2_Included
N
N#define PPI_CHG1_CH1_Pos        PPI_CHG_CH1_Pos
N#define PPI_CHG1_CH1_Msk        PPI_CHG_CH1_Msk
N#define PPI_CHG1_CH1_Excluded   PPI_CHG_CH1_Excluded
N#define PPI_CHG1_CH1_Included   PPI_CHG_CH1_Included
N
N#define PPI_CHG1_CH0_Pos        PPI_CHG_CH0_Pos
N#define PPI_CHG1_CH0_Msk        PPI_CHG_CH0_Msk
N#define PPI_CHG1_CH0_Excluded   PPI_CHG_CH0_Excluded
N#define PPI_CHG1_CH0_Included   PPI_CHG_CH0_Included
N
N#define PPI_CHG2_CH15_Pos       PPI_CHG_CH15_Pos
N#define PPI_CHG2_CH15_Msk       PPI_CHG_CH15_Msk
N#define PPI_CHG2_CH15_Excluded  PPI_CHG_CH15_Excluded
N#define PPI_CHG2_CH15_Included  PPI_CHG_CH15_Included
N
N#define PPI_CHG2_CH14_Pos       PPI_CHG_CH14_Pos
N#define PPI_CHG2_CH14_Msk       PPI_CHG_CH14_Msk
N#define PPI_CHG2_CH14_Excluded  PPI_CHG_CH14_Excluded
N#define PPI_CHG2_CH14_Included  PPI_CHG_CH14_Included
N
N#define PPI_CHG2_CH13_Pos       PPI_CHG_CH13_Pos
N#define PPI_CHG2_CH13_Msk       PPI_CHG_CH13_Msk
N#define PPI_CHG2_CH13_Excluded  PPI_CHG_CH13_Excluded
N#define PPI_CHG2_CH13_Included  PPI_CHG_CH13_Included
N
N#define PPI_CHG2_CH12_Pos       PPI_CHG_CH12_Pos
N#define PPI_CHG2_CH12_Msk       PPI_CHG_CH12_Msk
N#define PPI_CHG2_CH12_Excluded  PPI_CHG_CH12_Excluded
N#define PPI_CHG2_CH12_Included  PPI_CHG_CH12_Included
N
N#define PPI_CHG2_CH11_Pos       PPI_CHG_CH11_Pos
N#define PPI_CHG2_CH11_Msk       PPI_CHG_CH11_Msk
N#define PPI_CHG2_CH11_Excluded  PPI_CHG_CH11_Excluded
N#define PPI_CHG2_CH11_Included  PPI_CHG_CH11_Included
N
N#define PPI_CHG2_CH10_Pos       PPI_CHG_CH10_Pos
N#define PPI_CHG2_CH10_Msk       PPI_CHG_CH10_Msk
N#define PPI_CHG2_CH10_Excluded  PPI_CHG_CH10_Excluded
N#define PPI_CHG2_CH10_Included  PPI_CHG_CH10_Included
N
N#define PPI_CHG2_CH9_Pos        PPI_CHG_CH9_Pos
N#define PPI_CHG2_CH9_Msk        PPI_CHG_CH9_Msk
N#define PPI_CHG2_CH9_Excluded   PPI_CHG_CH9_Excluded
N#define PPI_CHG2_CH9_Included   PPI_CHG_CH9_Included
N
N#define PPI_CHG2_CH8_Pos        PPI_CHG_CH8_Pos
N#define PPI_CHG2_CH8_Msk        PPI_CHG_CH8_Msk
N#define PPI_CHG2_CH8_Excluded   PPI_CHG_CH8_Excluded
N#define PPI_CHG2_CH8_Included   PPI_CHG_CH8_Included
N
N#define PPI_CHG2_CH7_Pos        PPI_CHG_CH7_Pos
N#define PPI_CHG2_CH7_Msk        PPI_CHG_CH7_Msk
N#define PPI_CHG2_CH7_Excluded   PPI_CHG_CH7_Excluded
N#define PPI_CHG2_CH7_Included   PPI_CHG_CH7_Included
N
N#define PPI_CHG2_CH6_Pos        PPI_CHG_CH6_Pos
N#define PPI_CHG2_CH6_Msk        PPI_CHG_CH6_Msk
N#define PPI_CHG2_CH6_Excluded   PPI_CHG_CH6_Excluded
N#define PPI_CHG2_CH6_Included   PPI_CHG_CH6_Included
N
N#define PPI_CHG2_CH5_Pos        PPI_CHG_CH5_Pos
N#define PPI_CHG2_CH5_Msk        PPI_CHG_CH5_Msk
N#define PPI_CHG2_CH5_Excluded   PPI_CHG_CH5_Excluded
N#define PPI_CHG2_CH5_Included   PPI_CHG_CH5_Included
N
N#define PPI_CHG2_CH4_Pos        PPI_CHG_CH4_Pos
N#define PPI_CHG2_CH4_Msk        PPI_CHG_CH4_Msk
N#define PPI_CHG2_CH4_Excluded   PPI_CHG_CH4_Excluded
N#define PPI_CHG2_CH4_Included   PPI_CHG_CH4_Included
N
N#define PPI_CHG2_CH3_Pos        PPI_CHG_CH3_Pos
N#define PPI_CHG2_CH3_Msk        PPI_CHG_CH3_Msk
N#define PPI_CHG2_CH3_Excluded   PPI_CHG_CH3_Excluded
N#define PPI_CHG2_CH3_Included   PPI_CHG_CH3_Included
N
N#define PPI_CHG2_CH2_Pos        PPI_CHG_CH2_Pos
N#define PPI_CHG2_CH2_Msk        PPI_CHG_CH2_Msk
N#define PPI_CHG2_CH2_Excluded   PPI_CHG_CH2_Excluded
N#define PPI_CHG2_CH2_Included   PPI_CHG_CH2_Included
N
N#define PPI_CHG2_CH1_Pos        PPI_CHG_CH1_Pos
N#define PPI_CHG2_CH1_Msk        PPI_CHG_CH1_Msk
N#define PPI_CHG2_CH1_Excluded   PPI_CHG_CH1_Excluded
N#define PPI_CHG2_CH1_Included   PPI_CHG_CH1_Included
N
N#define PPI_CHG2_CH0_Pos        PPI_CHG_CH0_Pos
N#define PPI_CHG2_CH0_Msk        PPI_CHG_CH0_Msk
N#define PPI_CHG2_CH0_Excluded   PPI_CHG_CH0_Excluded
N#define PPI_CHG2_CH0_Included   PPI_CHG_CH0_Included
N
N#define PPI_CHG3_CH15_Pos       PPI_CHG_CH15_Pos
N#define PPI_CHG3_CH15_Msk       PPI_CHG_CH15_Msk
N#define PPI_CHG3_CH15_Excluded  PPI_CHG_CH15_Excluded
N#define PPI_CHG3_CH15_Included  PPI_CHG_CH15_Included
N
N#define PPI_CHG3_CH14_Pos       PPI_CHG_CH14_Pos
N#define PPI_CHG3_CH14_Msk       PPI_CHG_CH14_Msk
N#define PPI_CHG3_CH14_Excluded  PPI_CHG_CH14_Excluded
N#define PPI_CHG3_CH14_Included  PPI_CHG_CH14_Included
N
N#define PPI_CHG3_CH13_Pos       PPI_CHG_CH13_Pos
N#define PPI_CHG3_CH13_Msk       PPI_CHG_CH13_Msk
N#define PPI_CHG3_CH13_Excluded  PPI_CHG_CH13_Excluded
N#define PPI_CHG3_CH13_Included  PPI_CHG_CH13_Included
N
N#define PPI_CHG3_CH12_Pos       PPI_CHG_CH12_Pos
N#define PPI_CHG3_CH12_Msk       PPI_CHG_CH12_Msk
N#define PPI_CHG3_CH12_Excluded  PPI_CHG_CH12_Excluded
N#define PPI_CHG3_CH12_Included  PPI_CHG_CH12_Included
N
N#define PPI_CHG3_CH11_Pos       PPI_CHG_CH11_Pos
N#define PPI_CHG3_CH11_Msk       PPI_CHG_CH11_Msk
N#define PPI_CHG3_CH11_Excluded  PPI_CHG_CH11_Excluded
N#define PPI_CHG3_CH11_Included  PPI_CHG_CH11_Included
N
N#define PPI_CHG3_CH10_Pos       PPI_CHG_CH10_Pos
N#define PPI_CHG3_CH10_Msk       PPI_CHG_CH10_Msk
N#define PPI_CHG3_CH10_Excluded  PPI_CHG_CH10_Excluded
N#define PPI_CHG3_CH10_Included  PPI_CHG_CH10_Included
N
N#define PPI_CHG3_CH9_Pos        PPI_CHG_CH9_Pos
N#define PPI_CHG3_CH9_Msk        PPI_CHG_CH9_Msk
N#define PPI_CHG3_CH9_Excluded   PPI_CHG_CH9_Excluded
N#define PPI_CHG3_CH9_Included   PPI_CHG_CH9_Included
N
N#define PPI_CHG3_CH8_Pos        PPI_CHG_CH8_Pos
N#define PPI_CHG3_CH8_Msk        PPI_CHG_CH8_Msk
N#define PPI_CHG3_CH8_Excluded   PPI_CHG_CH8_Excluded
N#define PPI_CHG3_CH8_Included   PPI_CHG_CH8_Included
N
N#define PPI_CHG3_CH7_Pos        PPI_CHG_CH7_Pos
N#define PPI_CHG3_CH7_Msk        PPI_CHG_CH7_Msk
N#define PPI_CHG3_CH7_Excluded   PPI_CHG_CH7_Excluded
N#define PPI_CHG3_CH7_Included   PPI_CHG_CH7_Included
N
N#define PPI_CHG3_CH6_Pos        PPI_CHG_CH6_Pos
N#define PPI_CHG3_CH6_Msk        PPI_CHG_CH6_Msk
N#define PPI_CHG3_CH6_Excluded   PPI_CHG_CH6_Excluded
N#define PPI_CHG3_CH6_Included   PPI_CHG_CH6_Included
N
N#define PPI_CHG3_CH5_Pos        PPI_CHG_CH5_Pos
N#define PPI_CHG3_CH5_Msk        PPI_CHG_CH5_Msk
N#define PPI_CHG3_CH5_Excluded   PPI_CHG_CH5_Excluded
N#define PPI_CHG3_CH5_Included   PPI_CHG_CH5_Included
N
N#define PPI_CHG3_CH4_Pos        PPI_CHG_CH4_Pos
N#define PPI_CHG3_CH4_Msk        PPI_CHG_CH4_Msk
N#define PPI_CHG3_CH4_Excluded   PPI_CHG_CH4_Excluded
N#define PPI_CHG3_CH4_Included   PPI_CHG_CH4_Included
N
N#define PPI_CHG3_CH3_Pos        PPI_CHG_CH3_Pos
N#define PPI_CHG3_CH3_Msk        PPI_CHG_CH3_Msk
N#define PPI_CHG3_CH3_Excluded   PPI_CHG_CH3_Excluded
N#define PPI_CHG3_CH3_Included   PPI_CHG_CH3_Included
N
N#define PPI_CHG3_CH2_Pos        PPI_CHG_CH2_Pos
N#define PPI_CHG3_CH2_Msk        PPI_CHG_CH2_Msk
N#define PPI_CHG3_CH2_Excluded   PPI_CHG_CH2_Excluded
N#define PPI_CHG3_CH2_Included   PPI_CHG_CH2_Included
N
N#define PPI_CHG3_CH1_Pos        PPI_CHG_CH1_Pos
N#define PPI_CHG3_CH1_Msk        PPI_CHG_CH1_Msk
N#define PPI_CHG3_CH1_Excluded   PPI_CHG_CH1_Excluded
N#define PPI_CHG3_CH1_Included   PPI_CHG_CH1_Included
N
N#define PPI_CHG3_CH0_Pos        PPI_CHG_CH0_Pos
N#define PPI_CHG3_CH0_Msk        PPI_CHG_CH0_Msk
N#define PPI_CHG3_CH0_Excluded   PPI_CHG_CH0_Excluded
N#define PPI_CHG3_CH0_Included   PPI_CHG_CH0_Included
N
N
N
N
N/*lint --flb "Leave library region" */
N
N#endif /* NRF51_TO_NRF52_H */
N
L 56 "C:\Keil_v5\ARM\PACK\NordicSemiconductor\nRF_DeviceFamilyPack\8.9.0\Device\Include\nrf.h" 2
N        #include "nrf52_name_change.h"
L 1 "C:\Keil_v5\ARM\PACK\NordicSemiconductor\nRF_DeviceFamilyPack\8.9.0\Device\Include\nrf52_name_change.h" 1
N/* Copyright (c) 2016, Nordic Semiconductor ASA
N * All rights reserved.
N *
N * Redistribution and use in source and binary forms, with or without
N * modification, are permitted provided that the following conditions are met:
N *
N *   * Redistributions of source code must retain the above copyright notice, this
N *     list of conditions and the following disclaimer.
N *
N *   * Redistributions in binary form must reproduce the above copyright notice,
N *     this list of conditions and the following disclaimer in the documentation
N *     and/or other materials provided with the distribution.
N *
N *   * Neither the name of Nordic Semiconductor ASA nor the names of its
N *     contributors may be used to endorse or promote products derived from
N *     this software without specific prior written permission.
N *
N * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
N * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
N * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
N * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
N * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
N * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
N * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
N * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
N * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
N * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
N *
N */
N 
N#ifndef NRF52_NAME_CHANGE_H
N#define NRF52_NAME_CHANGE_H
N
N/*lint ++flb "Enter library region */
N
N/* This file is given to prevent your SW from not compiling with the updates made to nrf52.h and 
N * nrf52_bitfields.h. The macros defined in this file were available previously. Do not use these
N * macros on purpose. Use the ones defined in nrf52.h and nrf52_bitfields.h instead.
N */
N
N/* I2S */
N/* Several enumerations changed case. Adding old macros to keep compilation compatibility. */
N#define I2S_ENABLE_ENABLE_DISABLE           I2S_ENABLE_ENABLE_Disabled
N#define I2S_ENABLE_ENABLE_ENABLE            I2S_ENABLE_ENABLE_Enabled
N#define I2S_CONFIG_MODE_MODE_MASTER         I2S_CONFIG_MODE_MODE_Master
N#define I2S_CONFIG_MODE_MODE_SLAVE          I2S_CONFIG_MODE_MODE_Slave
N#define I2S_CONFIG_RXEN_RXEN_DISABLE        I2S_CONFIG_RXEN_RXEN_Disabled
N#define I2S_CONFIG_RXEN_RXEN_ENABLE         I2S_CONFIG_RXEN_RXEN_Enabled
N#define I2S_CONFIG_TXEN_TXEN_DISABLE        I2S_CONFIG_TXEN_TXEN_Disabled
N#define I2S_CONFIG_TXEN_TXEN_ENABLE         I2S_CONFIG_TXEN_TXEN_Enabled
N#define I2S_CONFIG_MCKEN_MCKEN_DISABLE      I2S_CONFIG_MCKEN_MCKEN_Disabled
N#define I2S_CONFIG_MCKEN_MCKEN_ENABLE       I2S_CONFIG_MCKEN_MCKEN_Enabled
N#define I2S_CONFIG_SWIDTH_SWIDTH_8BIT       I2S_CONFIG_SWIDTH_SWIDTH_8Bit
N#define I2S_CONFIG_SWIDTH_SWIDTH_16BIT      I2S_CONFIG_SWIDTH_SWIDTH_16Bit
N#define I2S_CONFIG_SWIDTH_SWIDTH_24BIT      I2S_CONFIG_SWIDTH_SWIDTH_24Bit
N#define I2S_CONFIG_ALIGN_ALIGN_LEFT         I2S_CONFIG_ALIGN_ALIGN_Left
N#define I2S_CONFIG_ALIGN_ALIGN_RIGHT        I2S_CONFIG_ALIGN_ALIGN_Right
N#define I2S_CONFIG_FORMAT_FORMAT_ALIGNED    I2S_CONFIG_FORMAT_FORMAT_Aligned
N#define I2S_CONFIG_CHANNELS_CHANNELS_STEREO I2S_CONFIG_CHANNELS_CHANNELS_Stereo
N#define I2S_CONFIG_CHANNELS_CHANNELS_LEFT   I2S_CONFIG_CHANNELS_CHANNELS_Left
N#define I2S_CONFIG_CHANNELS_CHANNELS_RIGHT  I2S_CONFIG_CHANNELS_CHANNELS_Right
N
N/* LPCOMP */
N/* Corrected typo in RESULT register. */
N#define LPCOMP_RESULT_RESULT_Bellow         LPCOMP_RESULT_RESULT_Below
N
N/* FICR */
N/* Renamed name of the package. */
N#define FICR_INFO_PACKAGE_PACKAGE_CH        FICR_INFO_PACKAGE_PACKAGE_CI
N
N
N/*lint --flb "Leave library region" */
N
N#endif /* NRF52_NAME_CHANGE_H */
N
L 57 "C:\Keil_v5\ARM\PACK\NordicSemiconductor\nRF_DeviceFamilyPack\8.9.0\Device\Include\nrf.h" 2
N    #else
S        #error "Device family must be defined. See nrf.h."
N    #endif /* NRF51, NRF52 */
N
N    #include "compiler_abstraction.h"
N
N#endif /* _WIN32 || __unix || __APPLE__ */
N
N#endif /* NRF_H */
N
L 29 "..\..\..\..\..\..\components\libraries\util\app_util.h" 2
N
N#ifdef __cplusplus
Sextern "C" {
N#endif
N
N//lint -save -e27 -e10 -e19
N#if defined ( __CC_ARM )
X#if 1L
Nextern char STACK$$Base;
Nextern char STACK$$Length;
N#define STACK_BASE    &STACK$$Base
N#define STACK_TOP    ((void*)((uint32_t)STACK_BASE + (uint32_t)&STACK$$Length))
N#elif defined ( __ICCARM__ )
Sextern char CSTACK$$Base;
Sextern char CSTACK$$Length;
S#define STACK_BASE    &CSTACK$$Base
S#define STACK_TOP    ((void*)((uint32_t)STACK_BASE + (uint32_t)&CSTACK$$Length))
S#elif defined   ( __GNUC__ )
Sextern uint32_t __StackTop;
Sextern uint32_t __StackLimit;
S#define STACK_BASE    &__StackLimit
S#define STACK_TOP     &__StackTop
N#endif
N//lint -restore
N
Nenum
N{
N    UNIT_0_625_MS = 625,                                /**< Number of microseconds in 0.625 milliseconds. */
N    UNIT_1_25_MS  = 1250,                               /**< Number of microseconds in 1.25 milliseconds. */
N    UNIT_10_MS    = 10000                               /**< Number of microseconds in 10 milliseconds. */
N};
N
N
N/**@brief Implementation specific macro for delayed macro expansion used in string concatenation
N*
N* @param[in]   lhs   Left hand side in concatenation
N* @param[in]   rhs   Right hand side in concatenation
N*/
N#define STRING_CONCATENATE_IMPL(lhs, rhs) lhs ## rhs
N
N
N/**@brief Macro used to concatenate string using delayed macro expansion
N*
N* @note This macro will delay concatenation until the expressions have been resolved
N*
N* @param[in]   lhs   Left hand side in concatenation
N* @param[in]   rhs   Right hand side in concatenation
N*/
N#define STRING_CONCATENATE(lhs, rhs) STRING_CONCATENATE_IMPL(lhs, rhs)
N
N
N// Disable lint-warnings/errors for STATIC_ASSERT
N//lint --emacro(10,STATIC_ASSERT)
N//lint --emacro(18,STATIC_ASSERT)
N//lint --emacro(19,STATIC_ASSERT)
N//lint --emacro(30,STATIC_ASSERT)
N//lint --emacro(37,STATIC_ASSERT)
N//lint --emacro(42,STATIC_ASSERT)
N//lint --emacro(26,STATIC_ASSERT)
N//lint --emacro(102,STATIC_ASSERT)
N//lint --emacro(533,STATIC_ASSERT)
N//lint --emacro(534,STATIC_ASSERT)
N//lint --emacro(132,STATIC_ASSERT)
N//lint --emacro(414,STATIC_ASSERT)
N//lint --emacro(578,STATIC_ASSERT)
N//lint --emacro(628,STATIC_ASSERT)
N//lint --emacro(648,STATIC_ASSERT)
N//lint --emacro(830,STATIC_ASSERT)
N
N
N/**@brief Macro for doing static (i.e. compile time) assertion.
N*
N* @note If the EXPR isn't resolvable, then the error message won't be shown.
N*
N* @note The output of STATIC_ASSERT will be different across different compilers.
N*
N* @param[in] EXPR Constant expression to be verified.
N*/
N#if defined ( __COUNTER__ )
X#if 0L
S
S#define STATIC_ASSERT(EXPR) \
S    ;enum { STRING_CONCATENATE(static_assert_, __COUNTER__) = 1 / (!!(EXPR)) }
X#define STATIC_ASSERT(EXPR)     ;enum { STRING_CONCATENATE(static_assert_, __COUNTER__) = 1 / (!!(EXPR)) }
S
N#else
N
N#define STATIC_ASSERT(EXPR) \
N    ;enum { STRING_CONCATENATE(assert_line_, __LINE__) = 1 / (!!(EXPR)) }
X#define STATIC_ASSERT(EXPR)     ;enum { STRING_CONCATENATE(assert_line_, __LINE__) = 1 / (!!(EXPR)) }
N
N#endif
N
N/**@brief Implementation details for NUM_VAR_ARGS */
N#define NUM_VA_ARGS_IMPL(                              \
N    _0, _1, _2, _3, _4, _5, _6, _7, _8, _9, _10,       \
N    _11, _12, _13, _14, _15, _16, _17, _18, _19, _20,  \
N    _21, _22, _23, _24, _25, _26, _27, _28, _29, _30,  \
N    _31, _32, _33, _34, _35, _36, _37, _38, _39, _40,  \
N    _41, _42, _43, _44, _45, _46, _47, _48, _49, _50,  \
N    _51, _52, _53, _54, _55, _56, _57, _58, _59, _60,  \
N    _61, _62, N, ...) N
X#define NUM_VA_ARGS_IMPL(                                  _0, _1, _2, _3, _4, _5, _6, _7, _8, _9, _10,           _11, _12, _13, _14, _15, _16, _17, _18, _19, _20,      _21, _22, _23, _24, _25, _26, _27, _28, _29, _30,      _31, _32, _33, _34, _35, _36, _37, _38, _39, _40,      _41, _42, _43, _44, _45, _46, _47, _48, _49, _50,      _51, _52, _53, _54, _55, _56, _57, _58, _59, _60,      _61, _62, N, ...) N
N
N
N/**@brief Macro to get the number of arguments in a call variadic macro call
N *
N * param[in]    ...     List of arguments
N *
N * @retval  Number of variadic arguments in the argument list
N */
N#define NUM_VA_ARGS(...) NUM_VA_ARGS_IMPL(__VA_ARGS__, 63, 62, 61,  \
N    60, 59, 58, 57, 56, 55, 54, 53, 52, 51,                         \
N    50, 49, 48, 47, 46, 45, 44, 43, 42, 41,                         \
N    40, 39, 38, 37, 36, 35, 34, 33, 32, 31,                         \
N    30, 29, 28, 27, 26, 25, 24, 23, 22, 21,                         \
N    20, 19, 18, 17, 16, 15, 14, 13, 12, 11,                         \
N    10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0)
X#define NUM_VA_ARGS(...) NUM_VA_ARGS_IMPL(__VA_ARGS__, 63, 62, 61,      60, 59, 58, 57, 56, 55, 54, 53, 52, 51,                             50, 49, 48, 47, 46, 45, 44, 43, 42, 41,                             40, 39, 38, 37, 36, 35, 34, 33, 32, 31,                             30, 29, 28, 27, 26, 25, 24, 23, 22, 21,                             20, 19, 18, 17, 16, 15, 14, 13, 12, 11,                             10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0)
N
N/**@brief Implementation details for NUM_VAR_ARGS */
N#define NUM_VA_ARGS_LESS_1_IMPL(                       \
N    _ignored,                                          \
N    _0, _1, _2, _3, _4, _5, _6, _7, _8, _9, _10,       \
N    _11, _12, _13, _14, _15, _16, _17, _18, _19, _20,  \
N    _21, _22, _23, _24, _25, _26, _27, _28, _29, _30,  \
N    _31, _32, _33, _34, _35, _36, _37, _38, _39, _40,  \
N    _41, _42, _43, _44, _45, _46, _47, _48, _49, _50,  \
N    _51, _52, _53, _54, _55, _56, _57, _58, _59, _60,  \
N    _61, _62, N, ...) N
X#define NUM_VA_ARGS_LESS_1_IMPL(                           _ignored,                                              _0, _1, _2, _3, _4, _5, _6, _7, _8, _9, _10,           _11, _12, _13, _14, _15, _16, _17, _18, _19, _20,      _21, _22, _23, _24, _25, _26, _27, _28, _29, _30,      _31, _32, _33, _34, _35, _36, _37, _38, _39, _40,      _41, _42, _43, _44, _45, _46, _47, _48, _49, _50,      _51, _52, _53, _54, _55, _56, _57, _58, _59, _60,      _61, _62, N, ...) N
N
N/**@brief Macro to get the number of arguments in a call variadic macro call.
N * First argument is not counted.
N *
N * param[in]    ...     List of arguments
N *
N * @retval  Number of variadic arguments in the argument list
N */
N#define NUM_VA_ARGS_LESS_1(...) NUM_VA_ARGS_LESS_1_IMPL(__VA_ARGS__, 63, 62, 61,  \
N    60, 59, 58, 57, 56, 55, 54, 53, 52, 51,                         \
N    50, 49, 48, 47, 46, 45, 44, 43, 42, 41,                         \
N    40, 39, 38, 37, 36, 35, 34, 33, 32, 31,                         \
N    30, 29, 28, 27, 26, 25, 24, 23, 22, 21,                         \
N    20, 19, 18, 17, 16, 15, 14, 13, 12, 11,                         \
N    10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, ~)
X#define NUM_VA_ARGS_LESS_1(...) NUM_VA_ARGS_LESS_1_IMPL(__VA_ARGS__, 63, 62, 61,      60, 59, 58, 57, 56, 55, 54, 53, 52, 51,                             50, 49, 48, 47, 46, 45, 44, 43, 42, 41,                             40, 39, 38, 37, 36, 35, 34, 33, 32, 31,                             30, 29, 28, 27, 26, 25, 24, 23, 22, 21,                             20, 19, 18, 17, 16, 15, 14, 13, 12, 11,                             10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0, ~)
N
N
N/**@brief type for holding an encoded (i.e. little endian) 16 bit unsigned integer. */
Ntypedef uint8_t uint16_le_t[2];
N
N/**@brief Type for holding an encoded (i.e. little endian) 32 bit unsigned integer. */
Ntypedef uint8_t uint32_le_t[4];
N
N/**@brief Byte array type. */
Ntypedef struct
N{
N    uint16_t  size;                 /**< Number of array entries. */
N    uint8_t * p_data;               /**< Pointer to array entries. */
N} uint8_array_t;
N
N
N/**@brief Macro for performing rounded integer division (as opposed to truncating the result).
N *
N * @param[in]   A   Numerator.
N * @param[in]   B   Denominator.
N *
N * @return      Rounded (integer) result of dividing A by B.
N */
N#define ROUNDED_DIV(A, B) (((A) + ((B) / 2)) / (B))
N
N
N/**@brief Macro for checking if an integer is a power of two.
N *
N * @param[in]   A   Number to be tested.
N *
N * @return      true if value is power of two.
N * @return      false if value not power of two.
N */
N#define IS_POWER_OF_TWO(A) ( ((A) != 0) && ((((A) - 1) & (A)) == 0) )
N
N
N/**@brief Macro for converting milliseconds to ticks.
N *
N * @param[in] TIME          Number of milliseconds to convert.
N * @param[in] RESOLUTION    Unit to be converted to in [us/ticks].
N */
N#define MSEC_TO_UNITS(TIME, RESOLUTION) (((TIME) * 1000) / (RESOLUTION))
N
N
N/**@brief Macro for performing integer division, making sure the result is rounded up.
N *
N * @details One typical use for this is to compute the number of objects with size B is needed to
N *          hold A number of bytes.
N *
N * @param[in]   A   Numerator.
N * @param[in]   B   Denominator.
N *
N * @return      Integer result of dividing A by B, rounded up.
N */
N#define CEIL_DIV(A, B)      \
N    (((A) + (B) - 1) / (B))
X#define CEIL_DIV(A, B)          (((A) + (B) - 1) / (B))
N
N
N/**@brief Macro for creating a buffer aligned to 4 bytes.
N *
N * @param[in]   NAME        Name of the buffor.
N * @param[in]   MIN_SIZE    Size of this buffor (it will be rounded up to multiples of 4 bytes).
N */
N#define WORD_ALIGNED_MEM_BUFF(NAME, MIN_SIZE) static uint32_t NAME[CEIL_DIV(MIN_SIZE, sizeof(uint32_t))]
N
N
N/**@brief Macro for calculating the number of words that are needed to hold a number of bytes.
N *
N * @details Adds 3 and divides by 4.
N *
N * @param[in]  n_bytes  The number of bytes.
N *
N * @return The number of words that @p n_bytes take up (rounded up).
N */
N#define BYTES_TO_WORDS(n_bytes) (((n_bytes) + 3) >> 2)
N
N
N/**@brief The number of bytes in a word.
N */
N#define BYTES_PER_WORD (4)
N
N
N/**@brief Macro for increasing a number to the nearest (larger) multiple of another number.
N *
N * @param[in]  alignment  The number to align to.
N * @param[in]  number     The number to align (increase).
N *
N * @return The aligned (increased) @p number.
N */
N#define ALIGN_NUM(alignment, number) ((number - 1) + alignment - ((number - 1) % alignment))
N
N/**@brief Macro for getting first of 2 parameters.
N *
N * @param[in] a1    First parameter.
N * @param[in] a2    Second parameter.
N */
N#define GET_ARG_1(a1, a2) a1
N
N/**@brief Macro for getting second of 2 parameters.
N *
N * @param[in] a1    First parameter.
N * @param[in] a2    Second parameter.
N */
N#define GET_ARG_2(a1, a2) a2
N
N
N/**@brief Function for changing the value unit.
N *
N * @param[in]   value               Value to be rescaled.
N * @param[in]   old_unit_reversal   Reversal of the incoming unit.
N * @param[in]   new_unit_reversal   Reversal of the desired unit.
N *
N * @return      Number of bytes written.
N */
Nstatic __INLINE uint64_t value_rescale(uint32_t value, uint32_t old_unit_reversal, uint16_t new_unit_reversal)
Xstatic __inline uint64_t value_rescale(uint32_t value, uint32_t old_unit_reversal, uint16_t new_unit_reversal)
N{
N    return (uint64_t)ROUNDED_DIV((uint64_t)value * new_unit_reversal, old_unit_reversal);
X    return (uint64_t)((((uint64_t)value * new_unit_reversal) + ((old_unit_reversal) / 2)) / (old_unit_reversal));
N}
N
N/**@brief Function for encoding a uint16 value.
N *
N * @param[in]   value            Value to be encoded.
N * @param[out]  p_encoded_data   Buffer where the encoded data is to be written.
N *
N * @return      Number of bytes written.
N */
Nstatic __INLINE uint8_t uint16_encode(uint16_t value, uint8_t * p_encoded_data)
Xstatic __inline uint8_t uint16_encode(uint16_t value, uint8_t * p_encoded_data)
N{
N    p_encoded_data[0] = (uint8_t) ((value & 0x00FF) >> 0);
N    p_encoded_data[1] = (uint8_t) ((value & 0xFF00) >> 8);
N    return sizeof(uint16_t);
N}
N
N/**@brief Function for encoding a three-byte value.
N *
N * @param[in]   value            Value to be encoded.
N * @param[out]  p_encoded_data   Buffer where the encoded data is to be written.
N *
N * @return      Number of bytes written.
N */
Nstatic __INLINE uint8_t uint24_encode(uint32_t value, uint8_t * p_encoded_data)
Xstatic __inline uint8_t uint24_encode(uint32_t value, uint8_t * p_encoded_data)
N{
N    p_encoded_data[0] = (uint8_t) ((value & 0x000000FF) >> 0);
N    p_encoded_data[1] = (uint8_t) ((value & 0x0000FF00) >> 8);
N    p_encoded_data[2] = (uint8_t) ((value & 0x00FF0000) >> 16);
N    return 3;
N}
N
N/**@brief Function for encoding a uint32 value.
N *
N * @param[in]   value            Value to be encoded.
N * @param[out]  p_encoded_data   Buffer where the encoded data is to be written.
N *
N * @return      Number of bytes written.
N */
Nstatic __INLINE uint8_t uint32_encode(uint32_t value, uint8_t * p_encoded_data)
Xstatic __inline uint8_t uint32_encode(uint32_t value, uint8_t * p_encoded_data)
N{
N    p_encoded_data[0] = (uint8_t) ((value & 0x000000FF) >> 0);
N    p_encoded_data[1] = (uint8_t) ((value & 0x0000FF00) >> 8);
N    p_encoded_data[2] = (uint8_t) ((value & 0x00FF0000) >> 16);
N    p_encoded_data[3] = (uint8_t) ((value & 0xFF000000) >> 24);
N    return sizeof(uint32_t);
N}
N
N/**@brief Function for encoding a uint48 value.
N *
N * @param[in]   value            Value to be encoded.
N * @param[out]  p_encoded_data   Buffer where the encoded data is to be written.
N *
N * @return      Number of bytes written.
N */
Nstatic __INLINE uint8_t uint48_encode(uint64_t value, uint8_t * p_encoded_data)
Xstatic __inline uint8_t uint48_encode(uint64_t value, uint8_t * p_encoded_data)
N{
N    p_encoded_data[0] = (uint8_t) ((value & 0x0000000000FF) >> 0);
N    p_encoded_data[1] = (uint8_t) ((value & 0x00000000FF00) >> 8);
N    p_encoded_data[2] = (uint8_t) ((value & 0x000000FF0000) >> 16);
N    p_encoded_data[3] = (uint8_t) ((value & 0x0000FF000000) >> 24);
N    p_encoded_data[4] = (uint8_t) ((value & 0x00FF00000000) >> 32);
N    p_encoded_data[5] = (uint8_t) ((value & 0xFF0000000000) >> 40);
N    return 6;
N}
N
N/**@brief Function for decoding a uint16 value.
N *
N * @param[in]   p_encoded_data   Buffer where the encoded data is stored.
N *
N * @return      Decoded value.
N */
Nstatic __INLINE uint16_t uint16_decode(const uint8_t * p_encoded_data)
Xstatic __inline uint16_t uint16_decode(const uint8_t * p_encoded_data)
N{
N        return ( (((uint16_t)((uint8_t *)p_encoded_data)[0])) |
N                 (((uint16_t)((uint8_t *)p_encoded_data)[1]) << 8 ));
N}
N
N/**@brief Function for decoding a uint16 value in big-endian format.
N *
N * @param[in]   p_encoded_data   Buffer where the encoded data is stored.
N *
N * @return      Decoded value.
N */
Nstatic __INLINE uint16_t uint16_big_decode(const uint8_t * p_encoded_data)
Xstatic __inline uint16_t uint16_big_decode(const uint8_t * p_encoded_data)
N{
N        return ( (((uint16_t)((uint8_t *)p_encoded_data)[0]) << 8 ) |
N                 (((uint16_t)((uint8_t *)p_encoded_data)[1])) );
N}
N
N/**@brief Function for decoding a three-byte value.
N *
N * @param[in]   p_encoded_data   Buffer where the encoded data is stored.
N *
N * @return      Decoded value (uint32_t).
N */
Nstatic __INLINE uint32_t uint24_decode(const uint8_t * p_encoded_data)
Xstatic __inline uint32_t uint24_decode(const uint8_t * p_encoded_data)
N{
N    return ( (((uint32_t)((uint8_t *)p_encoded_data)[0]) << 0)  |
N             (((uint32_t)((uint8_t *)p_encoded_data)[1]) << 8)  |
N             (((uint32_t)((uint8_t *)p_encoded_data)[2]) << 16));
N}
N
N/**@brief Function for decoding a uint32 value.
N *
N * @param[in]   p_encoded_data   Buffer where the encoded data is stored.
N *
N * @return      Decoded value.
N */
Nstatic __INLINE uint32_t uint32_decode(const uint8_t * p_encoded_data)
Xstatic __inline uint32_t uint32_decode(const uint8_t * p_encoded_data)
N{
N    return ( (((uint32_t)((uint8_t *)p_encoded_data)[0]) << 0)  |
N             (((uint32_t)((uint8_t *)p_encoded_data)[1]) << 8)  |
N             (((uint32_t)((uint8_t *)p_encoded_data)[2]) << 16) |
N             (((uint32_t)((uint8_t *)p_encoded_data)[3]) << 24 ));
N}
N
N/**@brief Function for decoding a uint32 value in big-endian format.
N *
N * @param[in]   p_encoded_data   Buffer where the encoded data is stored.
N *
N * @return      Decoded value.
N */
Nstatic __INLINE uint32_t uint32_big_decode(const uint8_t * p_encoded_data)
Xstatic __inline uint32_t uint32_big_decode(const uint8_t * p_encoded_data)
N{
N    return ( (((uint32_t)((uint8_t *)p_encoded_data)[0]) << 24) |
N             (((uint32_t)((uint8_t *)p_encoded_data)[1]) << 16) |
N             (((uint32_t)((uint8_t *)p_encoded_data)[2]) << 8)  |
N             (((uint32_t)((uint8_t *)p_encoded_data)[3]) << 0) );
N}
N
N/**@brief Function for encoding a uint32 value in big-endian format.
N *
N * @param[in]   value            Value to be encoded.
N * @param[out]  p_encoded_data   Buffer where the encoded data will be written.
N *
N * @return      Number of bytes written.
N */
Nstatic __INLINE uint8_t uint32_big_encode(uint32_t value, uint8_t * p_encoded_data)
Xstatic __inline uint8_t uint32_big_encode(uint32_t value, uint8_t * p_encoded_data)
N{
N    *(uint32_t *)p_encoded_data = __REV(value);
X    *(uint32_t *)p_encoded_data = __rev(value);
N    return sizeof(uint32_t);
N}
N
N/**@brief Function for decoding a uint48 value.
N *
N * @param[in]   p_encoded_data   Buffer where the encoded data is stored.
N *
N * @return      Decoded value. (uint64_t)
N */
Nstatic __INLINE uint64_t uint48_decode(const uint8_t * p_encoded_data)
Xstatic __inline uint64_t uint48_decode(const uint8_t * p_encoded_data)
N{
N    return ( (((uint64_t)((uint8_t *)p_encoded_data)[0]) << 0)  |
N             (((uint64_t)((uint8_t *)p_encoded_data)[1]) << 8)  |
N             (((uint64_t)((uint8_t *)p_encoded_data)[2]) << 16) |
N             (((uint64_t)((uint8_t *)p_encoded_data)[3]) << 24) |
N             (((uint64_t)((uint8_t *)p_encoded_data)[4]) << 32) |
N             (((uint64_t)((uint8_t *)p_encoded_data)[5]) << 40 ));
N}
N
N/** @brief Function for converting the input voltage (in milli volts) into percentage of 3.0 Volts.
N *
N *  @details The calculation is based on a linearized version of the battery's discharge
N *           curve. 3.0V returns 100% battery level. The limit for power failure is 2.1V and
N *           is considered to be the lower boundary.
N *
N *           The discharge curve for CR2032 is non-linear. In this model it is split into
N *           4 linear sections:
N *           - Section 1: 3.0V - 2.9V = 100% - 42% (58% drop on 100 mV)
N *           - Section 2: 2.9V - 2.74V = 42% - 18% (24% drop on 160 mV)
N *           - Section 3: 2.74V - 2.44V = 18% - 6% (12% drop on 300 mV)
N *           - Section 4: 2.44V - 2.1V = 6% - 0% (6% drop on 340 mV)
N *
N *           These numbers are by no means accurate. Temperature and
N *           load in the actual application is not accounted for!
N *
N *  @param[in] mvolts The voltage in mV
N *
N *  @return    Battery level in percent.
N*/
Nstatic __INLINE uint8_t battery_level_in_percent(const uint16_t mvolts)
Xstatic __inline uint8_t battery_level_in_percent(const uint16_t mvolts)
N{
N    uint8_t battery_level;
N
N    if (mvolts >= 3000)
N    {
N        battery_level = 100;
N    }
N    else if (mvolts > 2900)
N    {
N        battery_level = 100 - ((3000 - mvolts) * 58) / 100;
N    }
N    else if (mvolts > 2740)
N    {
N        battery_level = 42 - ((2900 - mvolts) * 24) / 160;
N    }
N    else if (mvolts > 2440)
N    {
N        battery_level = 18 - ((2740 - mvolts) * 12) / 300;
N    }
N    else if (mvolts > 2100)
N    {
N        battery_level = 6 - ((2440 - mvolts) * 6) / 340;
N    }
N    else
N    {
N        battery_level = 0;
N    }
N
N    return battery_level;
N}
N
N/**@brief Function for checking if a pointer value is aligned to a 4 byte boundary.
N *
N * @param[in]   p   Pointer value to be checked.
N *
N * @return      TRUE if pointer is aligned to a 4 byte boundary, FALSE otherwise.
N */
Nstatic __INLINE bool is_word_aligned(void const* p)
Xstatic __inline _Bool is_word_aligned(void const* p)
N{
N    return (((uintptr_t)p & 0x03) == 0);
N}
N
N/**
N * @brief Function for checking if provided address is located in stack space.
N *
N * @param[in]   ptr Pointer to be checked.
N *
N * @return      true if address is in stack space, false otherwise.
N */
Nstatic __INLINE bool is_address_from_stack(void * ptr)
Xstatic __inline _Bool is_address_from_stack(void * ptr)
N{
N    if (((uint32_t)ptr >= (uint32_t)STACK_BASE) &&
X    if (((uint32_t)ptr >= (uint32_t)&STACK$$Base) &&
N        ((uint32_t)ptr <  (uint32_t)STACK_TOP) )
X        ((uint32_t)ptr <  (uint32_t)((void*)((uint32_t)&STACK$$Base + (uint32_t)&STACK$$Length))) )
N    {
N        return true;
X        return 1;
N    }
N    else
N    {
N        return false;
X        return 0;
N    }
N}
N
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif // APP_UTIL_H__
N
N/** @} */
L 19 "..\..\..\..\..\..\components\libraries\util\sdk_mapped_flags.h" 2
N#include "compiler_abstraction.h"
N
N#ifdef __cplusplus
Sextern "C" {
N#endif
N
N/**
N * @file
N * @defgroup sdk_mapped_flags Mapped flags
N * @ingroup app_common
N * @{
N * @brief Module for writing and reading flags that are associated
N *        with keys.
N *
N * @details The flags are represented as bits in a bitmap called a <i>flag collection</i>. The keys
N *          are uint16_t. Each flag collection contains all flags of the same type, one flag for
N *          each key.
N *
N *          The mapped flags module does not keep the flag states, nor the list of keys. These are
N *          provided in the API calls. A key's index in the key list determines which bit in the
N *          flag collection is associated with it. This module does not ever edit the key list, and
N *          does not edit flags except in function calls that take the flag collection as a pointer.
N *
N */
N
N#define SDK_MAPPED_FLAGS_N_KEYS          8       /**< The number of keys to keep flags for. This is also the number of flags in a flag collection. If changing this value, you might also need change the width of the sdk_mapped_flags_t type. */
N#define SDK_MAPPED_FLAGS_N_KEYS_PER_BYTE 8       /**< The number of flags that fit in one byte. */
N#define SDK_MAPPED_FLAGS_INVALID_INDEX   0xFFFF  /**< A flag index guaranteed to be invalid. */
N
Ntypedef uint8_t sdk_mapped_flags_t; /**< The bitmap to hold flags. Each flag is one bit, and each bit represents the flag state associated with one key. */
N
N
N// Test whether the flag collection type is large enough to hold all the flags. If this fails,
N// reduce SDK_MAPPED_FLAGS_N_KEYS or increase the size of sdk_mapped_flags_t.
NSTATIC_ASSERT((
N    sizeof(sdk_mapped_flags_t) * SDK_MAPPED_FLAGS_N_KEYS_PER_BYTE) >= SDK_MAPPED_FLAGS_N_KEYS);
X;enum { assert_line_53 = 1 / (! !(( sizeof(sdk_mapped_flags_t) * 8) >= 8)) };
N
N
N/**@brief Type used to present a subset of the registered keys.
N */
Ntypedef struct
N{
N    uint32_t len;                                 /**< The length of the list. */
N    uint16_t flag_keys[SDK_MAPPED_FLAGS_N_KEYS];  /**< The list of keys. */
X    uint16_t flag_keys[8];   
N} sdk_mapped_flags_key_list_t;
N
N
N/**@brief Function for getting the first index at which the flag is true in the provided
N *        collection.
N *
N * @param[in]  flags   The flag collection to search for a flag set to true.
N *
N * @return  The first index that has its flag set to true. If none were found, the
N *          function returns @ref SDK_MAPPED_FLAGS_INVALID_INDEX.
N */
Nuint16_t sdk_mapped_flags_first_key_index_get(sdk_mapped_flags_t flags);
N
N
N/**@brief Function for updating the state of a flag.
N *
N * @param[in]  p_keys   The list of associated keys (assumed to have a length of
N *                      @ref SDK_MAPPED_FLAGS_N_KEYS).
N * @param[out] p_flags  The flag collection to modify.
N * @param[in]  key      The key to modify the flag of.
N * @param[in]  value    The state to set the flag to.
N */
Nvoid sdk_mapped_flags_update_by_key(uint16_t           * p_keys,
N                                    sdk_mapped_flags_t * p_flags,
N                                    uint16_t             key,
N                                    bool                 value);
X                                    _Bool                 value);
N
N
N/**@brief Function for updating the state of the same flag in multiple flag collections.
N *
N * @details The key and value are the same for all flag collections in the p_flags array.
N *
N * @param[in]  p_keys              The list of associated keys (assumed to have a length of
N *                                 @ref SDK_MAPPED_FLAGS_N_KEYS).
N * @param[out] p_flags             The flag collections to modify.
N * @param[out] n_flag_collections  The number of flag collections in p_flags.
N * @param[in]  key                 The key to modify the flag of.
N * @param[in]  value               The state to set the flag to.
N */
Nvoid sdk_mapped_flags_bulk_update_by_key(uint16_t           * p_keys,
N                                         sdk_mapped_flags_t * p_flags,
N                                         uint32_t             n_flag_collections,
N                                         uint16_t             key,
N                                         bool                 value);
X                                         _Bool                 value);
N
N
N/**@brief Function for getting the state of a specific flag.
N *
N * @param[in]  p_keys  The list of associated keys (assumed to have a length of
N *                     @ref SDK_MAPPED_FLAGS_N_KEYS).
N * @param[in]  flags   The flag collection to read from.
N * @param[in]  key     The key to get the flag for.
N *
N * @return  The state of the flag.
N */
Nbool sdk_mapped_flags_get_by_key(uint16_t * p_keys, sdk_mapped_flags_t flags, uint16_t key);
X_Bool sdk_mapped_flags_get_by_key(uint16_t * p_keys, sdk_mapped_flags_t flags, uint16_t key);
N
N
N/**@brief Function for getting a list of all keys that have a specific flag set to true.
N *
N * @param[in]  p_keys  The list of associated keys (assumed to have a length of
N *                     @ref SDK_MAPPED_FLAGS_N_KEYS).
N * @param[in]  flags   The flag collection to search.
N *
N * @return  The list of keys.
N */
Nsdk_mapped_flags_key_list_t sdk_mapped_flags_key_list_get(uint16_t           * p_keys,
N                                                          sdk_mapped_flags_t   flags);
N
N
N/**@brief Function for getting the number of keys that have a specific flag set to true.
N *
N * @param[in]  flags  The flag collection to search.
N *
N * @return  The number of keys.
N */
Nuint32_t sdk_mapped_flags_n_flags_set(sdk_mapped_flags_t flags);
N
N
N/**@brief Function for querying whether any flags in the collection are set.
N *
N * @param[in]  flags  The flag collection to query.
N *
N * @retval  true If one or more flags are set to true.
N * @retval  false Otherwise.
N */
Nstatic __INLINE bool sdk_mapped_flags_any_set(sdk_mapped_flags_t flags)
Xstatic __inline _Bool sdk_mapped_flags_any_set(sdk_mapped_flags_t flags)
N{
N    return (flags != 0);
N}
N
N
N/** @} */
N
N
N#ifdef __cplusplus
S}
N#endif
N
N#endif /* SDK_MAPPED_FLAGS_H__ */
L 14 "..\..\..\..\..\..\components\libraries\util\sdk_mapped_flags.c" 2
N#include <stdint.h>
N#include <stdbool.h>
N#include <stddef.h>
L 1 "C:\Keil_v5\ARM\ARMCC\Bin\..\include\stddef.h" 1
N/* stddef.h: ANSI 'C' (X3J11 Oct 88) library header, section 4.1.4 */
N
N/* Copyright (C) ARM Ltd., 1999
N * All rights reserved
N * RCS $Revision$
N * Checkin $Date$
N * Revising $Author: agrant $
N */
N
N/* Copyright (C) Codemist Ltd., 1988                            */
N/* Copyright 1991 ARM Limited. All rights reserved.             */
N/* version 0.05 */
N
N/*
N * The following types and macros are defined in several headers referred to in
N * the descriptions of the functions declared in that header. They are also
N * defined in this header file.
N */
N
N#ifndef __stddef_h
N#define __stddef_h
N#define __ARMCLIB_VERSION 5060016
N
N  #ifndef __STDDEF_DECLS
N  #define __STDDEF_DECLS
N    #undef __CLIBNS
N    #ifdef __cplusplus
S        namespace std {
S        #define __CLIBNS ::std::
S        extern "C" {
N    #else
N      #define __CLIBNS
N    #endif  /* __cplusplus */
N
N#if __sizeof_ptr == 8
X#if 4 == 8
S  typedef signed long ptrdiff_t;
N#else
N  typedef signed int ptrdiff_t;
N#endif
N
N#if defined(__cplusplus) || !defined(__STRICT_ANSI__)
X#if 0L || !0L
N /* unconditional in C++ and non-strict C for consistency of debug info */
N  #if __sizeof_ptr == 8
X  #if 4 == 8
S    typedef unsigned long size_t;   /* see <stddef.h> */
N  #else
N    typedef unsigned int size_t;   /* see <stddef.h> */
N  #endif
N#elif !defined(__size_t)
S  #define __size_t 1
S  #if __sizeof_ptr == 8
S    typedef unsigned long size_t;   /* see <stddef.h> */
S  #else
S    typedef unsigned int size_t;   /* see <stddef.h> */
S  #endif
S   /* the unsigned integral type of the result of the sizeof operator. */
N#endif
N
N#ifndef __cplusplus  /* wchar_t is a builtin type for C++ */
N  #if !defined(__STRICT_ANSI__)
X  #if !0L
N  /* unconditional in non-strict C for consistency of debug info */
N    #if defined(__WCHAR32) || (defined(__ARM_SIZEOF_WCHAR_T) && __ARM_SIZEOF_WCHAR_T == 4)
X    #if 0L || (0L && __ARM_SIZEOF_WCHAR_T == 4)
S      typedef unsigned int wchar_t; /* also in <stdlib.h> and <inttypes.h> */
N    #else
N      typedef unsigned short wchar_t; /* also in <stdlib.h> and <inttypes.h> */
N    #endif
N  #elif !defined(__wchar_t)
S    #define __wchar_t 1
S    #if defined(__WCHAR32) || (defined(__ARM_SIZEOF_WCHAR_T) && __ARM_SIZEOF_WCHAR_T == 4)
S      typedef unsigned int wchar_t; /* also in <stdlib.h> and <inttypes.h> */
S    #else
S      typedef unsigned short wchar_t; /* also in <stdlib.h> and <inttypes.h> */
S    #endif
S   /*
S    * An integral type whose range of values can represent distinct codes for
S    * all members of the largest extended character set specified among the
S    * supported locales; the null character shall have the code value zero and
S    * each member of the basic character set shall have a code value when used
S    * as the lone character in an integer character constant.
S    */
N  #endif
N#endif
N
N#undef NULL  /* others (e.g. <stdio.h>) also define */
N#define NULL 0
N   /* null pointer constant. */
N
N#ifdef __clang__
S  #define offsetof(t, d) __builtin_offsetof(t, d)
N#else
N  /* EDG uses __INTADDR__ to avoid errors when strict */
N  #define offsetof(t, memb) ((__CLIBNS size_t)__INTADDR__(&(((t *)0)->memb)))
N#endif
N
N#if !defined(__STRICT_ANSI__) || (defined(__STDC_VERSION__) && 201112L <= __STDC_VERSION__) || (defined(__cplusplus) && 201103L <= __cplusplus)
X#if !0L || (1L && 201112L <= 199901L) || (0L && 201103L <= __cplusplus)
N  typedef long double max_align_t;
N#endif
N
N    #ifdef __cplusplus
S         }  /* extern "C" */
S      }  /* namespace std */
N    #endif /* __cplusplus */
N  #endif /* __STDDEF_DECLS */
N
N
N  #ifdef __cplusplus
S    #ifndef __STDDEF_NO_EXPORTS
S      using ::std::size_t;
S      using ::std::ptrdiff_t;
S      #if !defined(__STRICT_ANSI__) || (defined(__cplusplus) && 201103L <= __cplusplus)
S        using ::std::max_align_t;
S      #endif
S    #endif 
N  #endif /* __cplusplus */
N
N#endif
N
N/* end of stddef.h */
N
L 17 "..\..\..\..\..\..\components\libraries\util\sdk_mapped_flags.c" 2
N#include "compiler_abstraction.h"
N
N
N/**@brief Function for setting the state of a flag to true.
N *
N * @note This function does not check whether the index is valid.
N *
N * @param[in]  p_flags  The collection of flags to modify.
N * @param[in]  index    The index of the flag to modify.
N */
Nstatic __INLINE void sdk_mapped_flags_set_by_index(sdk_mapped_flags_t * p_flags, uint16_t index)
Xstatic __inline void sdk_mapped_flags_set_by_index(sdk_mapped_flags_t * p_flags, uint16_t index)
N{
N    *p_flags |= (1U << index);
N}
N
N
N/**@brief Function for setting the state of a flag to false.
N *
N * @note This function does not check whether the index is valid.
N *
N * @param[in]  p_flags  The collection of flags to modify.
N * @param[in]  index    The index of the flag to modify.
N */
Nstatic __INLINE void sdk_mapped_flags_clear_by_index(sdk_mapped_flags_t * p_flags, uint16_t index)
Xstatic __inline void sdk_mapped_flags_clear_by_index(sdk_mapped_flags_t * p_flags, uint16_t index)
N{
N    *p_flags &= ~(1U << index);
N}
N
N
N/**@brief Function for getting the state of a flag.
N *
N * @note This function does not check whether the index is valid.
N *
N * @param[in]  p_flags  The collection of flags to read.
N * @param[in]  index    The index of the flag to get.
N */
Nstatic __INLINE bool sdk_mapped_flags_get_by_index(sdk_mapped_flags_t flags, uint16_t index)
Xstatic __inline _Bool sdk_mapped_flags_get_by_index(sdk_mapped_flags_t flags, uint16_t index)
N{
N    return ((flags & (1 << index)) != 0);
N}
N
N
N
Nuint16_t sdk_mapped_flags_first_key_index_get(sdk_mapped_flags_t flags)
N{
N    for (uint16_t i = 0; i < SDK_MAPPED_FLAGS_N_KEYS; i++)
X    for (uint16_t i = 0; i < 8; i++)
N    {
N        if (sdk_mapped_flags_get_by_index(flags, i))
N        {
N            return i;
N        }
N    }
N    return SDK_MAPPED_FLAGS_INVALID_INDEX;
X    return 0xFFFF;
N}
N
N
Nvoid sdk_mapped_flags_update_by_key(uint16_t           * p_keys,
N                                    sdk_mapped_flags_t * p_flags,
N                                    uint16_t             key,
N                                    bool                 value)
X                                    _Bool                 value)
N{
N    sdk_mapped_flags_bulk_update_by_key(p_keys, p_flags, 1, key, value);
N}
N
N
Nvoid sdk_mapped_flags_bulk_update_by_key(uint16_t           * p_keys,
N                                         sdk_mapped_flags_t * p_flags,
N                                         uint32_t             n_flag_collections,
N                                         uint16_t             key,
N                                         bool                 value)
X                                         _Bool                 value)
N{
N    if ((p_keys != NULL) && (p_flags != NULL) && (n_flag_collections > 0))
X    if ((p_keys != 0) && (p_flags != 0) && (n_flag_collections > 0))
N    {
N        for (uint32_t i = 0; i < SDK_MAPPED_FLAGS_N_KEYS; i++)
X        for (uint32_t i = 0; i < 8; i++)
N        {
N            if (p_keys[i] == key)
N            {
N                for (uint32_t j = 0; j < n_flag_collections; j++)
N                {
N                    if (value)
N                    {
N                        sdk_mapped_flags_set_by_index(&p_flags[j], i);
N                    }
N                    else
N                    {
N                        sdk_mapped_flags_clear_by_index(&p_flags[j], i);
N                    }
N                }
N                return;
N            }
N        }
N    }
N}
N
N
Nbool sdk_mapped_flags_get_by_key(uint16_t * p_keys, sdk_mapped_flags_t flags, uint16_t key)
X_Bool sdk_mapped_flags_get_by_key(uint16_t * p_keys, sdk_mapped_flags_t flags, uint16_t key)
N{
N    if (p_keys != NULL)
X    if (p_keys != 0)
N    {
N        for (uint32_t i = 0; i < SDK_MAPPED_FLAGS_N_KEYS; i++)
X        for (uint32_t i = 0; i < 8; i++)
N        {
N            if (p_keys[i] == key)
N            {
N                return sdk_mapped_flags_get_by_index(flags, i);
N            }
N        }
N    }
N    return false;
X    return 0;
N}
N
N
Nsdk_mapped_flags_key_list_t sdk_mapped_flags_key_list_get(uint16_t           * p_keys,
N                                                          sdk_mapped_flags_t   flags)
N{
N    sdk_mapped_flags_key_list_t key_list;
N    key_list.len = 0;
N
N    if (p_keys != NULL)
X    if (p_keys != 0)
N    {
N        for (uint32_t i = 0; i < SDK_MAPPED_FLAGS_N_KEYS; i++)
X        for (uint32_t i = 0; i < 8; i++)
N        {
N            if (sdk_mapped_flags_get_by_index(flags, i))
N            {
N                key_list.flag_keys[key_list.len++] = p_keys[i];
N            }
N        }
N    }
N
N    return key_list;
N}
N
N
Nuint32_t sdk_mapped_flags_n_flags_set(sdk_mapped_flags_t flags)
N{
N    uint32_t n_flags_set = 0;
N
N    for (uint32_t i = 0; i < SDK_MAPPED_FLAGS_N_KEYS; i++)
X    for (uint32_t i = 0; i < 8; i++)
N    {
N        if (sdk_mapped_flags_get_by_index(flags, i))
N        {
N            n_flags_set += 1;
N        }
N    }
N    return n_flags_set;
N}
