#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Wed Nov 29 13:01:48 2023
# Process ID: 13708
# Current directory: C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13548 C:\Users\rabia\OneDrive\Masast\vhdl\project_6_gstl_3_new\project_6_gstl_3_new.xpr
# Log file: C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/vivado.log
# Journal file: C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new\vivado.jou
# Running On: the_gokcell, OS: Windows, CPU Frequency: 1800 MHz, CPU Physical cores: 4, Host memory: 12789 MB
#-----------------------------------------------------------
start_guioopen_project C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.xprIWARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in boarINFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.oopen_project: Time (s): cpu = 00:01:05 ; elapsed = 00:00:39 . Memory (MB): peak = 2940.613 ; gain = 436.734uupdate_compile_order -fileset sources_1sexit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 29 13:27:11 2023...
l_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: counter_sw
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v:22]
INFO: [Synth 8-11241] undeclared symbol 'borrow_1', assumed default net type 'wire' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sources_1/new/counter_sw.v:33]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3853.215 ; gain = 415.090
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'counter_sw' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sources_1/new/counter_sw.v:23]
INFO: [Synth 8-6157] synthesizing module 'twos_complement_subtractor_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v:24]
INFO: [Synth 8-6157] synthesizing module 'ripplecarry_adder_better_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v:22]
INFO: [Synth 8-6157] synthesizing module 'full_adder_gstl' [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/full_adder_gstl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'full_adder_gstl' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/full_adder_gstl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ripplecarry_adder_better_gstl' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstlstaj/project_6_gstlstaj.srcs/sources_1/new/ripplecarry_adder_better_gstl.v:22]
INFO: [Synth 8-6155] done synthesizing module 'twos_complement_subtractor_gstl' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_2/project_6_gstl_2.srcs/sources_1/new/twos_complement_subtractor_gstl.v:24]
INFO: [Synth 8-6155] done synthesizing module 'counter_sw' (0#1) [C:/Users/rabia/OneDrive/Masast/vhdl/project_6_gstl_3_new/project_6_gstl_3_new.srcs/sources_1/new/counter_sw.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3936.766 ; gain = 498.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3954.699 ; gain = 516.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3954.699 ; gain = 516.574
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3954.699 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4056.699 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:46 ; elapsed = 00:00:42 . Memory (MB): peak = 4103.074 ; gain = 664.949
12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:27 . Memory (MB): peak = 4103.074 ; gain = 1172.375
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 30 10:30:49 2023...
