[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS56121DQPR production of TEXAS INSTRUMENTS from the text:VIN\nBOOT\nSW\nILIMFB\nCOMP\nPGD\nEN/SSTPS56121\nBP VDD\nGNDVIN\nVOUT\nVIN\nSDVOUT\nUDG-11047\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPS56121\nSLUSAH4D –MARCH 2011 –REVISED FEBRUARY 2016\nTPS56121 4.5-Vto14-VInputHigh-Current Synchronous BuckSWIFT ™Converter\n11Features\n1•4.5-V to14-V Input Voltage Range\n•Incorporates Power Block Technology\n•Upto15-A Output Current\n•Fixed-Frequency Options of300kHz, 500kHz,\nand1MHz\n•High-Side andLow-Side MOSFET RDS(on) Sensing\n•Programmable Soft-Start\n•600-mV Reference Voltage With 1%Accuracy\n•Voltage Mode Control with Feed-Forward\n•Supports Prebiased Output\n•Thermal Shutdown\n•22-Pin 5-mm x6-mm PQFN PowerPAD ™\nPackage\n•ForSWIFT ™Power Products Documentation,\nseehttp://www.ti.com/swift\n2Applications\n•Point-of-Load (POL) Power Modules\n•High-Density DC-DC Converters forTelecom and\nNetworking Applications3Description\nThe TPS56121 device isahigh-efficiency and high-\ncurrent synchronous buck converter designed to\noperate from asupply of4.5Vto14V.The device\ncan produce anoutput voltage aslowas0.6Vat\nloads upto15A.Integrated NexFET ™Power\nMOSFETs provide asmall footprint andease ofuse.\nThe device implements avoltage-mode control with\nvoltage feed-forward compensation that responds\ninstantly toinput voltage change.\nThe TPS56121 isavailable inathermally enhanced\n22-pin PQFN (DQP) PowerPAD package.\nThe device offers design flexibility with avariety of\nuser programmable functions, including soft-start,\novercurrent protection (OCP) levels, and loop\ncompensation. OCP levels are programmed bya\nsingle external resistor connected from theILIM pinto\nthe circuit ground. During the initial power-on\nsequence, the device enters acalibration cycle,\nmeasures thevoltage attheILIM pin, and sets an\ninternal OCP voltage level. During operation, the\nprogrammed OCP voltage level iscompared tothe\nvoltage drop across thelow-side FET when itisonto\ndetermine whether there isanovercurrent condition\nand then enters ashutdown/restart cycle until the\nfault isremoved.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS56121 LSON-CLIP (22) 6.00 mm×5.00 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet.\nSimplified Application\n2TPS56121\nSLUSAH4D –MARCH 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: TPS56121Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 3\n6Specifications ......................................................... 4\n6.1 Absolute Maximum Ratings ...................................... 4\n6.2 ESD Ratings .............................................................. 4\n6.3 Recommended Operating Conditions ....................... 4\n6.4 Thermal Information .................................................. 5\n6.5 Electrical Characteristics ........................................... 5\n6.6 Typical Characteristics .............................................. 7\n7Detailed Description ............................................ 10\n7.1 Overview ................................................................. 10\n7.2 Functional Block Diagram ....................................... 107.3 Feature Description ................................................. 10\n7.4 Device Functional Modes ........................................ 14\n8Application andImplementation ........................ 15\n8.1 Application Information ............................................ 15\n8.2 Typical Application .................................................. 15\n9Power Supply Recommendations ...................... 21\n10Layout ................................................................... 21\n10.1 Layout Guidelines ................................................. 21\n10.2 Layout Example .................................................... 21\n11Device andDocumentation Support ................. 23\n11.1 Device Support ...................................................... 23\n11.2 Trademarks ........................................................... 23\n11.3 Electrostatic Discharge Caution ............................ 23\n11.4 Glossary ................................................................ 23\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 23\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision C(january 2015) toRevision D Page\n•Changed thedatasheet Title From: "TPS56121 4.5-V to14-V Input High-Current Synchronous Buck Converter "To:\n"TPS56121 4.5-V to14-V Input High-Current Synchronous Buck SWIFT ™Converter "....................................................... 1\n•Added Features :"ForSWIFT ™Power Products Documentation,... ".................................................................................... 1\nChanges from Revision B(March 2013) toRevision C Page\n•Added PinConfiguration andFunctions section, ESD Ratings table, Feature Description section, Device Functional\nModes ,Application andImplementation section, Power Supply Recommendations section, Layout section, Device\nandDocumentation Support section, andMechanical, Packaging, andOrderable Information section .............................. 1\nChanges from Revision A(May 2012) toRevision B Page\n•Changed BOOT resistor value from (5Ωto10Ω)to(5Ωto15Ω)...................................................................................... 3\n•Added Since theTPS56121 isdesigned for15-A full-Load current andnotintentionally designed foranOCP level\nbelow 10A,useanROCSET value above 1kΩtogetanaccurate OCP tripping point. ........................................................ 12\n•Changed BOOT resistor value from (5Ωto10Ω)to(5Ωto15Ω).................................................................................... 13\nChanges from Original (March 2011) toRevision A Page\n•Changed characterization conditions ..................................................................................................................................... 9\n•Changed corrected typographical error inEquation 2.......................................................................................................... 12\n•Added Switching Node (SW) section.................................................................................................................................... 13\n•Added clarity toThermal Shutdown section ......................................................................................................................... 13\n•Deleted oldDesign example ................................................................................................................................................. 15\n•Added new Design example ................................................................................................................................................. 15\n•Added Layout Recomendations section ............................................................................................................................... 21\n•Added EVM Layout section .................................................................................................................................................. 21\nCOMP\nFB\nGND1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11 121314151617GND\n(Thermal Pad)1819202122\nBOOTEN/SS\nVDD\nGND\nSW\nSW\nSW\nSW\nSW\nSWPGD\nBP\nILIM\nVIN\nVIN\nVIN\nVIN\nVIN\nVIN\n3TPS56121\nwww.ti.com SLUSAH4D –MARCH 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: TPS56121Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated5PinConfiguration andFunctions\nDQP PACKAGE\nPQFN-22\n(TOP VIEW)\nNote: Thethermal padisalso anelectrical ground connection.\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME NO.\nBOOT 4 OGate drive voltage forthehigh-side FET. A100-nF capacitor (typical) must beconnected between thispin\nandtheSWpin.Toreduce avoltage spike atSW, aBOOT resistor with avalue between 5Ωto15Ωmay\nbeplaced inseries with theBOOT capacitor toslow down turn-on ofthehigh-side FET.\nBP 19 OOutput bypass fortheinternal regulator. Connect alow-ESR bypass ceramic capacitor of1µForgreater\nfrom thispintoGND.\nCOMP 1 OOutput oftheerror amplifier andconnection node forloop feedback components. Optionally, a40.2 kΩ\nresistor from thispintoGND sets switching frequency to300KHz instead ofthedefault value of500kHz;\nwhile a13.3-kΩresistor from thispintoGND sets switching frequency to1MHz.\nEN/SS 21 ILogic-level input starts orstops thecontroller viaanexternal user command. Allowing thispintofloat turns\nthecontroller on.Pulling thispinlowdisables thecontroller. This isalso thesoft-start programming pin.A\ncapacitor connected from thispintoGND programs thesoft-start time. Thecapacitor ischarged with an\ninternal current source of10µA.Theresulting voltage ramp ofthispinisalso used asasecond non-\ninverting input totheerror amplifier after a0.8V(typical) level shift downwards. Output regulation is\ncontrolled bytheinternal level shifted voltage ramp until thatvoltage reaches theinternal reference voltage\nof600mV. Thevoltage ramp ofthispinreaches 1.4V(typical).\nFB 2 IInverting input totheerror amplifier. Innormal operation, thevoltage onthispinisequal totheinternal\nreference voltage.\nGND3 —\nGround reference forthedevice\n5\nGNDThermal\nPad—Ground reference forthedevice. This isalso thethermal padused toconduct heat from thedevice. This\nconnection serves twopurposes. Thefirstistoprovide anelectrical ground connection forthedevice. The\nsecond istoprovide alowthermal impedance path from thedevice dietothePCB. This padshould betied\nexternally toaground plane.\nILIM 18 I Aresistor connected from thispintoGND sets theovercurrent threshold forthedevice (thelow-side FET).\nPGD 22 O Open drain power good output.\n4TPS56121\nSLUSAH4D –MARCH 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: TPS56121Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedPinFunctions (continued)\nPIN\nI/O DESCRIPTION\nNAME NO.\nSW6\nISwitching node ofthepower conversion stage. Sense linefortheadaptive anti-cross conduction circuitry.\nActs asthecommon connection fortheflying high-side FET driver.7\n8\n9\n10\n11\nVDD 20 IPower input tothecontroller. Alow-ESR bypass ceramic capacitor of1µFshould beconnected from this\npinclose toGND.\nVIN12\nI Power input tothehigh-side FET.13\n14\n15\n16\n17\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly andfunctional operation ofthedevice atthese oranyother condition beyond those included under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods oftime may affect device reliability.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nVoltageVDD, VIN –0.3 16.5 V\nSW –3 25\nSW(<100nspulse width, 10µJ) -5\nBOOT –0.3 30\nBOOT-SW (differential from BOOT toSW) –0.3 7\nCOMP, PGOOD, FB,BP,EN/SS, ILIM –0.3 7\nTemperatureJunction, TJ –40 150 °C\nStorage, Tstg –55 150\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV Charged-device model (CDM), perJEDEC specification JESD22-\nC101(2) ±1500\n6.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN NOM MAX UNIT\nVDD VINInput voltage 4.5 14 V\nTJ Operating junction temperature –40 125 °C\n5TPS56121\nwww.ti.com SLUSAH4D –MARCH 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: TPS56121Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .6.4 Thermal Information\nTHERMAL METRIC(1)TPS56121\nUNIT DQP\n22PINS\nRθJA Junction-to-ambient thermal resistance 34.6\n°C/WRθJC(top) Junction-to-case (top) thermal resistance 22.9\nψJT Junction-to-top characterization parameter 0.6\nψJB Junction-to-board characterization parameter 5.0\nRθJC(bot) Junction-to-case (bottom) thermal resistance 0.3\n(1) Ensured bydesign. Notproduction tested6.5 Electrical Characteristics\n–40°C≤TJ≤125°C,VVDD=12V,allparameters atzero power dissipation (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVOLTAGE REFERENCE\nVFB FBinput voltageTJ=25°C,4.5V≤VVDD≤14V 597 600 603\nmV –40°C≤TJ≤125°C,\n4.5V≤VVDD≤14V594 600 606\nINPUT SUPPLY\nVVDD Input supply voltage range 4.5 14 V\nIVDD SD Shutdown supply current VEN/SS =0.2V 80 120 µA\nIVDD Q Quiescent, non-switching LetEN/SS float, VFB=1V 2.5 5.0 mA\nVUVLO UVLO ONVoltage 4.0 4.3 V\nVUVLO(HYS) UVLO hysteresis 500 700 mV\nENABLE/SOFT-START\nVIH High-level input voltage, EN/SS 0.55 0.70 1.00 V\nVIL Low-level input voltage, EN/SS 0.27 0.30 0.33 V\nISS Soft-start source current 8 10 12 µA\nVSSSoft-start voltage level –Start of\nramp0.4 0.8 1.3 V\nBPREGULATOR\nVBP Output voltage IBP=10mA 6.2 6.5 6.8 V\nVDORegulator dropout voltage, VVDD–\nVBPIBP=25mA, VVDD=4.5V 70 125 mV\nOSCILLATOR\nfSW Switching FrequencyRCOMP =40.2 kΩ,4.5V≤VVDD≤14V 270 300 330 kHz\nRCOMP =open, 4.5V≤VVDD≤14V 450 500 550 kHz\nRCOMP =13.3 kΩ,4.5V≤VVDD≤14V 0.8 0.95 1.1 MHz\nVRAMP(1)Ramp amplitude VVDD/6.6 VVDD/6VVDD/5.4 V\nPWM\nDMAX(1)Maximum duty cyclefsw=300kHz, VFB=0V,\n4.5V≤VVDD≤14V93%\nfsw=500kHz, VFB=0V,\n4.5V≤VVDD≤14V90%\nfsw=1MHz, VFB=0V,\n4.5V≤VVDD≤14V85%\ntON(min)(1)Minimum controllable pulse width 100 ns\nERROR AMPLIFIER\nGBWP(1)Gain bandwidth product 10 24 MHz\nAOL(1)Open loop gain 60 dB\n6TPS56121\nSLUSAH4D –MARCH 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: TPS56121Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedElectrical Characteristics (continued)\n–40°C≤TJ≤125°C,VVDD=12V,allparameters atzero power dissipation (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nIIBInput bias current (current outofFB\npin)VFB=0.6V 75 nA\nIEAOP Output source current VFB=0V 1.5 mA\nIEAOM Output sink current VFB=1V 1.5 mA\nPOWER GOOD\nVOVFeedback upper voltage limit for\nPGOOD655 675 700\nmVVUVFeedback lower voltage limit for\nPGOOD500 525 550\nVPGD-HYST PGOOD hysteresis voltage atFB 30 45\nRPGD PGOOD pulldown resistance VFB=0V,IFB=5mA 30 70Ω\nIPGDLK PGOOD leakage current550mV<VFB<655mV,\nVPGOOD =5V10 20 µA\nOUTPUT STAGE\nRHI High-side device resistance TJ=25°C,(VBOOT –VSW)=5.5V 4.5 6.5\nmΩ\nRLO Low side device resistance TJ=25°C 1.9 2.7\nOVERCURRENT PROTECTION (OCP)\ntPSSC(min)(1)Minimum pulse time during short\ncircuit250\nns\ntBLNKH(1) Switch leading-edge blanking pulse\ntime (high-side detection)150\nIOCH OCthreshold forhigh-side FET TJ=25°C,(VBOOT –VSW)=5.5V 27 34 39 A\nIILIM ILIM current source TJ=25°C 10.0 µA\nVOCLPRO(1) Programmable OCrange forlowside\nFETTJ=25°C 12 100 mV\ntOFF OCretry cycles onEN/SS pin 4 Cycle\nBOOT DIODE\nVDFWD Bootstrap diode forward voltage IBOOT =5mA 0.8 V\nTHERMAL SHUTDOWN\nTJSD(1)Junction shutdown temperature 145 ºC\nTJSDH(1)Hysteresis 20 ºC\n600625650675700725\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nJunction Temperature (°C)EN Pin High−Level Threshold Voltage (mV)\n290.0290.5291.0291.5292.0292.5\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nJunction Temperature (°C)EN Pin Low−Level Threshold Voltage (mV)\n488490492494496498500502504\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nJunction Temperature (°C)Switching Frequency (kHz)\nVVDD = 4.5 V\nVVDD = 12 VfSW = 500 kHz\n850875900925950975\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nJunction Temperature (°C)Switching Frequency (kHz)\nVVDD = 4.5 V\nVVDD = 12 VfSW = 1 MHz\n594595596597598599600601602\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nJunction Temperature (°C)FB Pin Reference Voltage (mV)\n300301302303304305306\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nJunction Temperature (°C)Switching Frequency (kHz)\nVVDD = 4.5 V\nVVDD = 12 VfSW = 300 kHz\n7TPS56121\nwww.ti.com SLUSAH4D –MARCH 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: TPS56121Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated6.6 Typical Characteristics\nFigure 1.Reference Voltage vs.Junction Temperature Figure 2.Switching Frequency vs.Junction Temperature\n(300 kHz)\nFigure 3.Switching Frequency vs.Junction Temperature\n(500 kHz)Figure 4.Switching Frequency vs.Junction Temperature (1\nMHz)\nFigure 5.ENPinHigh-Level Threshold Voltage vs.Junction\nTemperatureFigure 6.ENPinLow-Level Threshold Voltage vs.Junction\nTemperature\n3.54.04.55.05.56.0\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nJunction Temperature (°C)High−Side On−Resistance (m Ω)\nVVDD = 4.5 V\nVVDD = 12 V\n1.71.81.92.02.12.22.32.42.5\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nJunction Temperature (°C)Low−Side On−Resistance (m Ω)\nVVDD = 4.5 V\nVVDD = 12 V\n9.69.79.89.910.010.110.210.310.410.5\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nJunction Temperature (°C)Soft−Start Source Current (µA)\n725750775800825850875900925950975\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nJunction Temperature (°C)Soft−Start Voltage Level (mV)\n70727476788082\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nJunction Temperature (°C)Shutdown Current (µA)\nVVDD = 12 V\n2.382.392.402.412.422.432.44\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nJunction Temperature (°C)Quiescent Current (mA)\nVVDD = 12 V\n8TPS56121\nSLUSAH4D –MARCH 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: TPS56121Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 7.Shutdown Current vs.Junction Temperature Figure 8.Quiescent Current vs.Junction Temperature\nFigure 9.Soft-Start Source vs.Junction Temperature Figure 10.Soft-Start Voltage Level vs.Junction\nTemperature\nFigure 11.High-Side OnResistance vs.Junction\nTemperatureFigure 12.Low-Side OnResistance vs.Junction\nTemperature\n0246810121416\n0 10 20 30 40 50 60 70 80 90 100 110\nAmbient Temperature (°C)Output Current (A)VOUT = 0.8 V\nVOUT = 1.0 V\nVOUT = 1.2 V\nVOUT = 1.8 V\nVOUT = 2.5 V\nVOUT = 3.3 V VVIN = 12 V\nG001 \n0246810121416\n0 10 20 30 40 50 60 70 80 90 100 110\nAmbient Temperature (°C)Output Current (A)VOUT = 0.8 V\nVOUT = 1.0 V\nVOUT = 1.2 V\nVOUT = 1.8 V\nVOUT = 2.5 V\nVOUT = 3.3 V VVIN = 5 V\nG001 \n5060708090100\n0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15\nLoad Current (A)Efficiency (%)VOUT = 0.8 V\nVOUT = 1.0 V\nVOUT = 1.2 V\nVOUT = 1.8 V\nVOUT = 2.5 V\nVOUT = 3.3 VfSW = 500 kHz\nVVIN = 12 V\nTA = 25°C\nG001 \n50556065707580859095100\n0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15\nLoad Current (A)Efficiency (%)VOUT = 0.8 V\nVOUT = 1.0 V\nVOUT = 1.2 V\nVOUT = 1.8 V\nVOUT = 2.5 V\nVOUT = 3.3 VfSW = 500 kHz\nVVIN = 5 V\nTA = 25°C\nG001 \n2628303234363840\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nJunction Temperature (°C)High−Side Overcurrent Threshold (A)VVDD = 4.5 V\nVVDD = 12 V\n450500550600650700750\n−40 −25 −10 5 20 35 50 65 80 95 110 125\nJunction Temperature (°C)Power−Good Threshold Voltage (mV)VOV\nVUV\n9TPS56121\nwww.ti.com SLUSAH4D –MARCH 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: TPS56121Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 15through Figure 18aremeasured ona2.5-inch ×2.5-inch ×0.062-inch FR4 board with 4layers and2\noz.copper, a0.44- µHoutput inductor andaDCR of0.32 mΩ.\nFigure 13.High-Side Overcurrent Threshold vs.Junction\nTemperatureFigure 14.Power Good Threshold Voltage vs.Junction\nTemperature\nFigure 15.Efficiency vs.Load Current (VVIN=12V) Figure 16.Efficiency vs.Load Current (VVIN=5V)\nFigure 17.Output Current vs.Ambient Temperature\n(VVIN=12V)Figure 18.Output Current vs.Ambient Temperature\n(VVIN=5V)\nBOOT\nSW\nILIMEN/SS\nCOMP\nFB\nGNDVDD\nBP\nPGOOD\nPADVIN+\n+FB0.6 V REF+ 12.5%\n0.6 V REF–12.5%\n+Fault\nControllerSSSoft Start\nBP\nAnti-Cross\nConduction\nand\nPre-Bias\nCircuitPWM\nLogic\nBPClock\n6-V\nRegulatorReferences 0.6 V REFSD\nBP\nOscillator\n+Calibration\nCircuit\n+\nUDG-110500.6 V REF\nSS10/c109A\n750 k /c87\nFault ControllerThermal\nShutdown OC\nThreshold\nSetting10/c109A\nOCSS\nSD\nPWMClockOC\nTPS56121\n10TPS56121\nSLUSAH4D –MARCH 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: TPS56121Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe TPS56121 isa15-A high performance synchronous buck converter with twointegrated N-channel NexFET\npower MOSFETs. The device implements avoltage-mode control with voltage feed-forward compensation that\nresponds instantly toinput voltage change. Pre-bias capability eliminates concerns about damaging sensitive\nloads.\n7.2 Functional Block Diagram\n7.3 Feature Description\n7.3.1 Voltage Reference\nThe 600-mV bandgap cellisinternally connected tothenon-inverting input oftheerror amplifier. The reference\nvoltage istrimmed with theerror amplifier inaunity gain configuration toremove amplifier offset from thefinal\nregulation voltage. The 1%tolerance onthereference voltage allows theuser todesign avery accurate power\nsupply.\n00.40.81.21.6Input Voltage (V)\nTime (ms)2.0\nCalibration\nTime(1.9 ms)\n0.7 V1.3 V\nVSS_INTVEN/SS\n11TPS56121\nwww.ti.com SLUSAH4D –MARCH 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: TPS56121Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedFeature Description (continued)\nFigure 19.Startup Sequence andTiming\n7.3.2 Enable Functionality, Startup Sequence andTiming\nAfter input power isapplied, aninternal 40-μAcurrent source begins tocharge thesoft-start capacitor connected\nfrom EN/SS toGND. When thevoltage across that capacitor increases to0.7V,itenables theinternal BP\nregulator followed byacalibration. Total calibration time isapproximately 1.9ms. See Figure 19.During the\ncalibration, thedevice performs thefollowing twofunctions.\n7.3.2.1 COMP PinImpedance Sensing\nThe device samples theimpedance attheCOMP pinand determines theappropriate operating switching\nfrequency. Ifthere isnoresistor connected from theCOMP pintoGND, theswitching frequency issettothe\ndefault value of500kHz. Ifaresistor of40.2 kΩ±10% isconnected from theCOMP pintoGND, theswitching\nfrequency issetto300kHz. Alternatively, ifaresistor of13.3 K±10% isconnected from theCOMP pintoGND,\ntheswitching frequency issetto1MHz.\nAfter a1.1-ms time period, theCOMP pinisthen brought lowfor0.8ms.This ensures thatthefeedback loop is\npreconditioned atstartup andnosudden output riseoccurs attheoutput oftheconverter when itisallowed to\nstart switching.\n7.3.2.2 Overcurrent Protection (OCP) Setting\nThe device sources 10μA(typical) totheresistor connected from theILIM pintoGND. The voltage developed\nacross thatresistor multiplied byafactor of2isthen sampled andlatched offinternally astheOCP triplevel for\nthelow-side FET until onecycles theinput ortoggles theEN/SS.\nThe voltage atEN/SS isinternally clamped to1.3Vbefore and/or during calibration tominimize thedischarging\ntime once calibration iscomplete. The discharging current isfrom aninternal current source of140μAand it\npulls thevoltage down to0.4V.Itthen initiates thesoft-start bycharging upthecapacitor using aninternal\ncurrent source of10μA.The resulting voltage ramp onthispinisused asasecond non-inverting input tothe\nerror amplifier after an800mV(typical) downward level-shift; therefore, theactual soft-start does nottake place\nuntil thevoltage atthispinreaches 800mV.\nIftheEN/SS pinisleftfloating, thecontroller starts automatically. EN/SS must bepulled down toless than 270\nmVtoensure thatthechip isinshutdown mode.\n7.3.3 Soft-Start Time\nThe soft-start time oftheTPS56121 isuser programmable byselecting asingle capacitor. The EN/SS pin\nsources 10μAtocharge thiscapacitor. Theactual output ramp-up time istheamount oftime thatittakes forthe\n10μAtocharge thecapacitor through a600mVrange. There issome initial lagduetocalibration andanoffset\n(800 mV) from theactual EN/SS pinvoltage tothevoltage applied totheerror amplifier.\n/c40 /c41P P\nOCSET OUT maxIR I /CharA0 95 62.52/c45/c230 /c246 /c230 /c246/c61 /c45 /c180 /c43/c231 /c247 /c231 /c247/c232 /c248 /c232 /c248\n/c230 /c246/c61 /c180/c231 /c247\n/c232 /c248SS\nSS SS\nFBIC tV\n12TPS56121\nSLUSAH4D –MARCH 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: TPS56121Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedFeature Description (continued)\nThe soft-start isaccomplished inaclosed-loop, meaning thattheerror amplifier controls theoutput voltage atall\ntimes during thesoft-start period and thefeedback loop isnever open asoccurs induty cycle limit soft-start\nschemes. The error amplifier hastwonon-inverting inputs, oneconnected tothe600-mV reference voltage, and\ntheother connected totheoffset EN/SS pinvoltage. The lower ofthese twovoltages iswhat theerror amplifier\ncontrols theFBpinto.Asthevoltage ontheEN/SS pinramps uppast approximately 1.4V(800 mVoffset\nvoltage plus the600mVreference voltage), the600-mV reference voltage becomes thedominant input andthe\nconverter hasreached itsfinal regulation voltage.\nThecapacitance required foragiven soft-start ramp time fortheoutput voltage iscalculated inEquation 1.\nwhere\n•CSSistherequired capacitance ontheEN/SS pin(nF)\n•ISSisthesoft-start source current (10μA)\n•VFBisthefeedback reference voltage (0.6V)\n•tSSisthedesired soft-start ramp time (ms) (1)\n7.3.4 Oscillator\nThe oscillator frequency isinternally fixed at500KHz ifthere isnoresistor connected from COMP pintoGND.\nOptionally, a40.2-kΩresistor from theCOMP pintoGND sets thefrequency to300KHz. Alternatively, a13.3-kΩ\nresistor from COMP pinGND sets thefrequency to1MHz.\n7.3.5 Overcurrent Protection (OCP)\nProgrammable OCP level atILIM isfrom 6mVto50mV. With ascale factor of2,theactual OCtrippoint across\nthelow-side FET isintherange of12mVto100mV.\nIfthevoltage drop across ROCSET reaches 300 mVduring calibration (NoROCSET resistor included), itdisables\nOCprotection. Once disabled, there isnolow-side orhigh-side current sensing.\nOCP level forthehigh-side FET isfixed at34A(typical). The high-side OCP provides pulse-by-pulse current\nlimiting.\nOCP sensing forthelow-side FET isatrue inductor valley current detection, using sample andhold. Equation 2\ncanbeused tocalculate ROCSET .Since theTPS56121 isdesigned for15-A full-Load current andnotintentionally\ndesigned foranOCP level below 10A,useanROCSET value above 1kΩtogetanaccurate OCP tripping point.\nwhere\n•IP-Pisthepeak-to-peak inductor current (A)\n•IOUT(max) isthetrippoint forOCP (A)\n•ROCSET istheresistor used forsetting theOCP level (Ω) (2)\nAnovercurrent (OC) condition isdetected bysensing voltage drop across thelow-side FET andacross thehigh-\nside FET. Ifthevoltage drop across either FET exceeds OCthreshold, acount increments onecount. IfnoOC\ncondition isdetected oneither FET, thefault counter decrements byone counter. Ifthree OCpulses are\nsummed, afault condition isdeclared which cycles thesoft-start function inahiccup mode. Hiccup mode is\ndefined asfour dummy soft-start timeouts followed byarealoneifovercurrent condition isencountered during\nnormal operation; orfivedummy soft-start timeouts followed byareal one ifovercurrent condition occurs from\nthebeginning during start. This cycle continues indefinitely until thefault condition isremoved.\n13TPS56121\nwww.ti.com SLUSAH4D –MARCH 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: TPS56121Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedFeature Description (continued)\n7.3.6 Switching Node (SW)\nTheSWpinconnects totheswitching node ofthepower conversion stage. Itacts asthereturn path forthehigh-\nside gate driver. When configured asasynchronous buck stage, thevoltage swing onSWnormally traverses\nfrom below ground towell above theinput voltage. Parasitic inductance inthehigh-side FET and theoutput\ncapacitance (COSS)ofboth power FETs form aresonant circuit that canproduce high frequency (>100 MHz)\nringing onthisnode. The voltage peak ofthisringing, ifnotcontrolled, canbesignificantly higher than theinput\nvoltage. Ensure thatthepeak ringing amplitude does notexceed theabsolute maximum rating limit forthepin.\nInmany cases, aseries resistor andcapacitor snubber network connected from theswitching node toPGND can\nbehelpful indamping theringing and decreasing thepeak amplitude. Provide provisions forsnubber network\ncomponents inthelayout oftheprinted circuit board. Iftesting reveals thattheringing amplitude attheSWpin\nexceeds thelimit, then include snubber components.\nPlacing aBOOT resistor with avalue between 5Ωand15Ωinseries with theBOOT capacitor slows down the\nturn-on ofthehigh-side FET andcanhelp toreduce thepeak ringing attheswitching node aswell.\n7.3.7 Input Undervoltage Lockout (UVLO)\nTheTPS56121 hasfixed input UVLO. Inorder forthedevice toturnon,thefollowing conditions must bemet:\n•theEN/SS pinvoltage must begreater than VIH\n•theinput voltage must exceed UVLO onvoltage VUVLO\nTheUVLO hasaminimum of500mVhysteresis built-in.\n7.3.8 Pre-Bias Startup\nTheTPS56121 contains aunique circuit toprevent current from being pulled from theoutput during startup inthe\ncondition theoutput ispre-biased. There arenoPWM pulses until theinternal soft-start voltage rises above the\nerror amplifier input (FBpin), iftheoutput ispre-biased. Once thesoft-start voltage exceeds theerror amplifier\ninput, thecontroller slowly initiates synchronous rectification bystarting thesynchronous rectifier with anarrow\nontime. Itthen increments theon-time onacycle-by-cycle basis until itcoincides with thetime dictated by(1-D),\nwhere Distheduty cycle oftheconverter.\nThis approach prevents thesinking ofcurrent from apre-biased output, andensures theoutput voltage startup\nandramp toregulation issmooth andcontrolled.\n7.3.9 Power Good\nTheTPS56121 provides anindication thatoutput isgood fortheconverter. This isanopen drain signal andpulls\nlowwhen anycondition exists thatwould indicate thattheoutput ofthesupply might beoutofregulation. These\nconditions include:\n•VFBismore than ±12.5% from nominal\n•soft-start isactive\n•ashort circuit condition hasbeen detected\nNOTE\nWhen there isnopower tothedevice, PGOOD isnotable topullclose toGND ifan\nauxiliary supply isused forthepower good indication. Inthis case, abuilt inresistor\nconnected from drain togate onthePGOOD pulldown device makes thePGOOD pin\nlook approximately likeadiode toGND.\n7.3.10 Thermal Shutdown\nIfthejunction temperature ofthedevice reaches thethermal shutdown limit of145°C,both thehigh-side FET\nand low-side FET maintain offstatus. When thejunction cools totherequired level (125°Ctypical), thePWM\ninitiates softstart asduring anormal power-up cycle.\n14TPS56121\nSLUSAH4D –MARCH 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: TPS56121Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated7.4 Device Functional Modes\nThe TPS56121 devices operate incontinuous conduction mode (CCM) atafixed frequency, regardless ofthe\noutput current. Forthefirst128 switching cycles, thelow-side MOSFET on-time isslowly increased toprevent\nexcessive current sinking intheevent thedevice isstarted with aprebiased output. Following thefirst 128\nswitching cycles, thelow-side MOSFET andthehigh-side MOSFET on-times arefully complementary.\n+\n15TPS56121\nwww.ti.com SLUSAH4D –MARCH 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: TPS56121Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nTheTPS56121 isahighly-integrated synchronous step-down DC-DC converter. Itisused toconvert ahigher DC\ninput voltage (4.5 Vto14Vrecommended) toalower DCoutput voltage (aslowas0.6V),with amaximum\noutput current of15A,foravariety ofapplications.\n8.2 Typical Application\nThis design example describes a15-A, 12-V to1.0-V design using theTPS56121 high-current integrated buck\nconverter. The system specifications arelisted inTable 1.Use thefollowing design procedure toselect key\ncomponent values forthisdevice.\nFigure 20.Design Example Schematic\n8.2.1 Design Requirements\nTable 1.TPS56121 Design Example Parameters\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVIN Input voltage 8 12 14 V\nVIN(ripple) Input ripple IOUT=15A 0.15 V\nVOUT Output voltage 0A≤IOUT≤15A 0.98 1.00 1.02 V\nLine regulation 8V≤VIN≤14V 0.1%\nLoad regulation 0A≤IOUT≤15A 0.5%\nVRIPPLE Output ripple IOUT=15A 20 mV\nVOVER Output overshoot ITRAN =5A 50 mV\nVUNDER Output undershoot ITRAN =5A 50 mV\nIOUT Output current 8V≤VIN≤14V 0 15 A\ntSS Soft-start time VIN=12V 2.0 ms\nIOUT(max) Short- circuit current trippoint 20 A\nη Efficiency VIN=12V,IOUT=15A 90%\nfSW Switching frequency 500 kHz\n16TPS56121\nSLUSAH4D –MARCH 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: TPS56121Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated8.2.2 Detailed Design Procedure\nTable 2.ListofMaterials forTPS56121 Design Example\nREFERENCE\nDESiGNATORQTY VALUE DESCRIPTION SIZE PART NUMBER MANUFACTURER\nC1,C2,C3,C4 4 22µF Capacitor, Ceramic, 25V,X5R, 20% 1210 Std Std\nC5,C11 2 1.0µF Capacitor, Ceramic, 25V, X7R, 20% 0805 Std Std\nC6 0 100µF Capacitor, Aluminum, 16VDC, ±20% Code D8 EEEFP1C101AP Panasonic\nC7,C8,C9,\nC10, C195 100µF Capacitor, Ceramic, 6.3V, X5R, 20% 1210 Std Std\nC12 1 4.7µF Capacitor, Ceramic, 10V,X5R, 20% 0805 Std Std\nC13 1 33nF Capacitor, Ceramic, 16V,X7R, 20% 0603 Std Std\nC14 1 100nF Capacitor, Ceramic, 50V,X7R, 20% 0603 Std Std\nC15 1 2200 pF Capacitor, Ceramic, 50V,X7R, 10% 0603 Std Std\nC16 1 100pF Capacitor, Ceramic, 50V,C0G, 5% 0603 Std Std\nC17 1 680pF Capacitor, Ceramic, 50V,C0G, 5% 0603 Std Std\nC18 1 1000 pF Capacitor, Ceramic, 50V,X7R, 20% 0603 Std Std\nC20, C21 0 100µF Capacitor, Ceramic, 6.3V,X5R, 20% 1210 Std Std\nJ1,J2 2 Terminal Block, 4-pin, 15A,5.1mm0.80 x0.35\ninchED120/4DS OST\nJ3 1 Header, Male 2-pin, 100mil spacing0.100 inch x\n2PEC02SAAN Sullins\nL1 1 440nH Inductor, 440nH,30A, 0.32 mΩ0.530 x\n0.510 inchPA0513.441NLT Pulse\nR1 1 1.78 kΩ Resistor, Chip, 1/16W, 1% 0603 Std Std\nR2 1 5.10Ω Resistor, Chip, 1/16W, 1% 0603 Std Std\nR3 1 7.87 kΩ Resistor, Chip, 1/16W, 1% 0603 Std Std\nR4 1 20.5 kΩ Resistor, Chip, 1/16W, 1% 0603 Std Std\nR5 1 49.9Ω Resistor, Chip, 1/16W, 1% 0603 Std Std\nR6 1 1.00 kΩ Resistor, Chip, 1/16W, 1% 0603 Std Std\nR7 1 30.1 kΩ Resistor, Chip, 1/16W, 1% 0603 Std Std\nR8 1 0Ω Resistor, Chip, 1/16 W,1% 0603 Std Std\nR9 1 1.00Ω Resistor, Chip, 1/8W,1% 0805 Std Std\nR10 1 100kΩ Resistor, Chip, 1/16W, 1% 0603 Std Std\nTP1, TP3, TP11 3 Test Point, Red, Thru Hole0.125 x\n0.125 inch5010 Keystone\nTP2, TP4, TP8,\nTP9, TP125 Test Point, Black, Thru Hole0.125 x\n0.125 inch5011 Keystone\nTP5, TP6 2 Test Point, Yellow, Thru Hole0.125 x\n0.125 inch5014 Keystone\nTP7, TP10 2 Test Point, White, Thru Hole0.125 x\n0.125 inch5012 Keystone\nU1 14.5-V to14-V input, 15-A, synchronous\nbuck converterQFN-22\n6×5mmTPS56121DQP TI\n8.2.2.1 Switching Frequency Selection\nToachieve abalance between small size andhigh efficiency forthisdesign, useswitching frequency of500kHz.\n8.2.2.2 Inductor Selection (L1)\nSynchronous buck power inductors aretypically sized forbetween approximately 20% and 40% peak-to-peak\nripple current (IP-P).\nUsing thistarget ripple current, therequired inductor size canbecalculated asshown inEquation 3.\n/c40 /c41 /c40 /c41 /c40 /c41 /c40 /c411 1RIPPLE L _PEAK max OUT max 2 2I I I 20 A 4.2A 22.1A /c61 /c43 /c180 /c61 /c43 /c180 /c61\n/c40 /c41 /c40 /c41 /c40 /c411 1OUT RIPPLE CHARGE L peak 2 2I I I I 15 A 4.2A 0.25 A 17.4 A /c61 /c43 /c180 /c43 /c61 /c43 /c180 /c43 /c61\nOUT OUT\nCHARGE\nSSV C 1.0 V 500 FI 0.25 At 2ms/c180 /c180 /c109/c61 /c61 /c61\nP P\nRIPPLE\nRIPPLE RIPPLE(COUT) OUT SW\nCOUT(max)\nP P P PI 4.2AV 20mVV V 8 C f 8 500 F 500kHzESR 4.3mI I 4.2A/c45\n/c45 /c45/c230 /c246 /c230 /c246/c45 /c45 /c231 /c247 /c231 /c247/c45 /c180 /c180 /c180 /c109 /c180 /c232 /c248 /c232 /c248/c61 /c61 /c61 /c61 /c87\n/c40 /c41\n/c40 /c412\nTRAN\nOUT(min)\nIN OUT UNDERI LCV V V/c180/c61/c45 /c180\n/c40 /c41\n/c40 /c412 2TRAN\nOUT(min)\nOUT OVERI L 5 440nHC 220 FV V 1.0 50mV/c180 /c180/c61 /c61 /c61 /c109/c180 /c180\n/c40 /c41 /c40 /c41 /c40 /c41/c40 /c41 /c40 /c41 /c40 /c41/c40 /c412 2 2 21 1OUT P P L rms 12 12I I I 15 4.2 15.05 A/c45 /c61 /c43 /c180 /c61 /c43 /c180 /c61\nIN(max) OUT OUT\nOUT IN(max) SWV V V 1 14 V 1.0 V 1.0 V 1L 413nH0.3 I V f 0.3 15 A 14 V 500kHz/c45 /c45/c187 /c180 /c180 /c61 /c180 /c180 /c61/c180 /c180\n17TPS56121\nwww.ti.com SLUSAH4D –MARCH 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: TPS56121Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated(3)\nSelecting astandard 440-nH inductor value, IP-P=4.2A.\nTheRMS current through theinductor isapproximated inEquation 4.\n(4)\n8.2.2.3 Output Capacitor Selection\nTheoutput transient response typically drives theselection oftheoutput capacitor. Forapplications where VIN(min)\n>2×VOUT,useovershoot tocalculate theminimum output capacitance, asshown inEquation 5.\n(5)\nForapplications where VIN(min) <2×VOUT,use overshoot tocalculate theminimum output capacitance. The\nequation isshown inEquation 6\n(6)\nInorder tomeet thelowESR and high capacitance requirements, thisdesign uses five100-µF,1210 ceramic\ncapacitors. With aminimum capacitance, maximum ripple voltage determines themaximum allowable ESR. The\nESR isapproximated inEquation 7.\n(7)\n8.2.2.4 Inductor Peak Current Rating\nWith output capacitance, itispossible tocalculate thecharge current during start-up anddetermine theminimum\nsaturation current rating fortheinductor. Equation 8approximates thestart-up charging current (ICHARGE ).\n(8)\nEquation 9approximates thepeak current intheinductor, IL(peak) .\n(9)\nWith theshort circuit current trippoint IOUT(max) setat20A,themaximum allowable peak current IL_PEAK(max) is\nshown inEquation 10.\n(10)\nTheselection ofoutput capacitor meets themaximum allowable peak current requirement.\nTable 3.Inductor Requirements Summary\nPARAMETER VALUE UNIT\nL Inductance 440 nH\nIL(rms) RMS current (thermal rating) 15.1 A\nIL_PEAK(max) Peak current (saturation rating) 22.1 A\nSS\nSS SS\nFBI 10 AC t 2.0ms 33nFV 0.6 V/c109/c61 /c180 /c61 /c180 /c61\n/c40 /c41 /c40 /c41 OUT MAX MAX rms RMS cin1 1I I D 1 D 15 A 1 5.0 A8 8/c230 /c246/c61 /c180 /c180 /c45 /c61 /c180 /c180 /c45 /c61 /c231 /c247/c232 /c248\n/c40 /c41IN_RIPPLE(ESR)\nCIN max\nP P\nOUTV 50mVESR 2.9mI 4.2A15 A I2 2/c45/c61 /c61 /c61 /c87\n/c230 /c246 /c230 /c246/c43 /c43 /c231 /c247 /c231 /c247/c232 /c248 /c232 /c248\n/c40 /c41\n/c40 /c41/c40 /c41\n/c40 /c41OUT OUT IN(min) OUT\nIN(min)2 2\nIN_RIPPLE(CAP) IN(min) SWI V V V 15 1.0 V 8 V 1.0 VC 32.8 F\n100mV 8 V 500kHz V V f/c180 /c180 /c45 /c180 /c180 /c45/c61 /c61 /c61 /c109\n/c180 /c180 /c180 /c180\n18TPS56121\nSLUSAH4D –MARCH 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: TPS56121Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedThie design uses aPA0513.441NLT, 440-nH, 0.32-mΩ,30-A inductor.\n8.2.2.5 Input Capacitor Selection\nThe input voltage ripple isdivided between capacitance andESR. Forthisdesign VIN_RIPPLE(CAP) =100mVand\nVIN_RIPPLE(ESR) =50mV. Use Equation 11toestimate theminimum capacitance. Use Equation 12toestimate the\nmaximum ESR.\n(11)\n(12)\nEquation 13estimates theRMS current intheinput capacitors.\n(13)\nFour 1210, 22-µF,25-V, X5R, ceramic capacitors with approximately 2.5-mΩESR and a2.5-A RMS current\nrating areselected. Higher voltage capacitors areselected tominimize capacitance loss attheDCbias voltage to\nensure thecapacitors willhave sufficient capacitance attheworking voltage while a1.0-µFcapacitor insmaller\ncase size isused toreduce high frequency noise from theMOSFET switching.\n8.2.2.6 Bootstrap Capacitor (C14)\nThe bootstrap capacitor maintains power tothehigh-side driver during thehigh-side switch ONtime. Perthe\nrequirements oftheintegrated MOSFET, thevalue ofCBOOT is100nFwith aminimum 10-V rating.\n8.2.2.7 Bootstrap Resistor (R2)\nThe bootstrap resistor slows therising edge oftheSW voltage toreduce ringing and improve EMI. Perthe\ndatasheet recommendation a5.1-Ωresistor isselected.\n8.2.2.8 RCSnubber (R9andC18)\nToeffectively limit theswitch node ringing, select a1.0-Ωresistor anda1000-pF capacitor\n8.2.2.9 VDD Bypass Capacitor (C11)\nPerthedata sheet recommended pinterminations, bypass VDD toGND with a1.0-µFcapacitor.\n8.2.2.10 BP5 Bypass Capacitor (C12)\nPerthedata sheet recommended pinfunctions, bypass BP5 toGND with acapacitor with avalue ofatleast 1.0-\nµF.Foradditional filtering andnoise immunity, select a4.7-µFcapacitor.\n8.2.2.11 Soft-Start Capacitor (C13)\nThe soft-start capacitor provides aconstant ramp voltage totheerror amplifier toprovide controlled, smooth\nstart-up. Thesoft-start capacitor issized using Equation 14.\n(14)\n8.2.2.12 Current Limit (R1)\nThe TPS56221 uses thenegative drop across theinternal low-side FET attheendoftheOFF-time tomeasure\nthevalley oftheinductor current. Allowing foraminimum 20-A, or30% over maximum load, theprogramming\nresistor isselected using Equation 15.\n/c40 /c41 /c40 /c41FB\nOUT FBV R4 0.600 V 20.5kR7 30.8kV V 1.0 V 0.600 V/c180 /c180 /c87/c61 /c61 /c61 /c87/c45 /c45\nP P\nOCSET OUT(max)I 4.2 AR 95 I 62.5 95 20 A 62.5 1.76 k2 2/c45/c230 /c246 /c230 /c246 /c230 /c246 /c230 /c246/c61 /c180 /c45 /c43 /c87 /c61 /c180 /c45 /c43 /c87 /c61 /c87 /c231 /c247 /c231 /c247 /c231 /c247 /c231 /c247/c232 /c248 /c232 /c248 /c232 /c248 /c232 /c248\n19TPS56121\nwww.ti.com SLUSAH4D –MARCH 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: TPS56121Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated(15)\nSelect astandard 1.78-kΩresistor from theE-48 series.\n8.2.2.13 Feedback Divider (R4, R7)\nThe TPS56121 converter uses afulloperational amplifier with aninternally fixed 0.600-V reference. R4is\nselected between 10kΩand50kΩforabalance offeedback current andnoise immunity. With R4setto20.5\nkΩ,program theoutput voltage with aresistor divider ascalculated inEquation 16.\n(16)\nSelect astandard 30.1-kΩresistor from theE-48 series.\n8.2.2.14 Compensation (C15, C16, C17, R3,R6)\nUsing theTPS40k Loop Stability Tool for50kHzofbandwidth and60degrees ofphase margin with anR4value\nof20.5 kΩ,thedesign yields thefollowing values.\n•C17 =C_1 =680pF\n•C15 =C_2 =2200 pF\n•C16 =C_3 =100pF\n•R6=R_2 =1.00 kΩ\n•R3=R_3 =7.87 kΩ\n50556065707580859095\n0 3 6 9 12 15\nLoad Current (A)Efficiency (%)\nVIN = 8 V\nVIN = 12 V\nVIN = 14 V fSW = 500 kHz\nG001 \n1000 10000 100000 400000−60−50−40−30−20−10010203040\n−200−160−120−80−4004080120160200\nFrequency (kHz)Gain (dB)\nPhase (°)\nGain\nPhase\nG001 \n20TPS56121\nSLUSAH4D –MARCH 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: TPS56121Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated8.2.3 Application Curves\nOutput voltage 12Vto1.0Vat0-Ato15-A input current.\nFigure 21.Efficiency vsLoad Current Figure 22.Loop Response, 47-kHz Bandwidth,\n48°Phase Margin\nFigure 23.Output Ripple 20mV/div, 1.0µs/div, 20MHz Bandwidth, ACCoupled\nTIEXAS\nNSTRUMENTS\n21TPS56121\nwww.ti.com SLUSAH4D –MARCH 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: TPS56121Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated9Power Supply Recommendations\nThe TPS56121 devices aredesigned tooperate from aninput voltage supply between 4.5Vand 14V.This\nsupply must bewell regulated. These devices arenotdesigned forsplit-rail operation. The VIN and VDD\nterminals must bethesame potential foraccurate high-side short circuit protection. Proper bypassing ofinput\nsupplies andinternal regulators isalso critical fornoise performance, asisPCB layout andgrounding scheme.\nSee therecommendations inLayout Guidelines .\n10Layout\n10.1 Layout Guidelines\n•Place input capacitors next totheVINpinandonthesame side asthedevice. Use wide andshort traces or\ncopper planes fortheconnection from theVINpintotheinput capacitor andfrom theinput capacitor tothe\npower padofthedevice.\n•Place theBPdecoupling capacitor close totheBPpinandonthesame side asthedevice inorder toavoid\ntheuseofvias. Use wide andshort traces fortheconnection from theBPpintothecapacitor andfrom the\ncapacitor tothepower pad. Ifvias arenotevitable, useatleast three vias toreduce theparasitic inductance.\n•Include aKelvin VDD connection, orseparate from VIN connection (bypass input capacitors); add a\nplaceholder forafilter resistor between theVDD pinandtheinput bus. Place theVDD decoupling capacitor\nnear theVDD pinandonthesame side asthedevice toavoid theuseofvias. Use wide andshort traces for\ntheconnection from theVDD pintothecapacitor and from thecapacitor tothepower pad ofthedevice. If\nvias arenotavoidable, useatleast three vias toreduce theparasitic inductance.\n•Maintain theFBtrace away from BOOT andSWtraces.\n•Minimize thearea ofswitch node.\n•Use asingle ground.Do notuseseparate signal andpower ground.\n•Use 3×7thermal vias assuggested inLand Pattern Data inMechanical, Packaging, and Orderable\nInformation .\n10.2 Layout Example\nTheTPS56121EVM-601 layout isshown inFigure 24through Figure 29forreference.\nFigure 24.TPS56121EVM-601 TopAssembly\nDrawing (Top view)Figure 25.TPS56121EVM-601 Bottom Assembly\nDrawing (Bottom view)\n22TPS56121\nSLUSAH4D –MARCH 2011 –REVISED FEBRUARY 2016 www.ti.com\nProduct Folder Links: TPS56121Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments IncorporatedLayout Example (continued)\nFigure 26.TPS56121EVM-601 TopCopper (Top\nView)Figure 27.TPS56121EVM-601 Internal 1(Top View)\nFigure 28.TPS56121EVM-601 Internal 2(Top View) Figure 29.TPS56121EVM-601 Bottom Copper (Top\nView)\n23TPS56121\nwww.ti.com SLUSAH4D –MARCH 2011 –REVISED FEBRUARY 2016\nProduct Folder Links: TPS56121Submit Documentation Feedback Copyright ©2011 –2016, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n11.2 Trademarks\nPowerPAD, SWIFT, NexFET aretrademarks ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.3 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n11.4 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS56121DQPR ACTIVE LSON-CLIP DQP 222500RoHS-Exempt\n& GreenNIPDAU | SN Level-2-260C-1 YEAR -40 to 125 TPS56121\nTPS56121DQPT ACTIVE LSON-CLIP DQP 22250RoHS-Exempt\n& GreenNIPDAU | SN Level-2-260C-1 YEAR -40 to 125 TPS56121\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS56121DQPR LSON-\nCLIPDQP 222500 330.0 15.4 5.36.31.88.012.0 Q1\nTPS56121DQPR LSON-\nCLIPDQP 222500 330.0 12.4 5.36.31.88.012.0 Q1\nTPS56121DQPT LSON-\nCLIPDQP 22250 330.0 15.4 5.36.31.88.012.0 Q1\nTPS56121DQPT LSON-\nCLIPDQP 22250 180.0 12.4 5.36.31.88.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS56121DQPR LSON-CLIP DQP 222500 336.6 336.6 41.3\nTPS56121DQPR LSON-CLIP DQP 222500 367.0 367.0 35.0\nTPS56121DQPT LSON-CLIP DQP 22250 336.6 336.6 41.3\nTPS56121DQPT LSON-CLIP DQP 22250 210.0 185.0 35.0\nPack Materials-Page 2\n\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS56121DQPR

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 4.5 V to 14 V
  - Output Voltage: Adjustable down to 0.6 V

- **Current Ratings:**
  - Maximum Output Current: 15 A

- **Power Consumption:**
  - Quiescent Current: 2.5 mA to 5.0 mA (non-switching)
  - Shutdown Supply Current: 80 µA to 120 µA

- **Operating Temperature Range:**
  - Junction Temperature: -40 °C to 125 °C

- **Package Type:**
  - 22-Pin PQFN (PowerPAD) package, dimensions 5 mm x 6 mm

- **Special Features:**
  - Integrated NexFET power MOSFETs
  - Programmable soft-start
  - Overcurrent protection (OCP)
  - Thermal shutdown
  - Supports pre-biased output
  - Fixed-frequency options: 300 kHz, 500 kHz, and 1 MHz

- **Moisture Sensitive Level (MSL):**
  - MSL Level 2, according to JEDEC J-STD-020E

#### Description:
The **TPS56121** is a high-efficiency synchronous buck converter designed for high-current applications. It operates from a supply voltage of 4.5 V to 14 V and can deliver an output voltage as low as 0.6 V at load currents up to 15 A. The device features integrated NexFET power MOSFETs, which provide a compact solution with high performance. It employs voltage-mode control with feed-forward compensation, allowing for rapid response to input voltage changes.

#### Typical Applications:
The TPS56121 is commonly used in:
- **Point-of-Load (POL) Power Modules:** Ideal for powering processors and FPGAs in computing and telecommunications.
- **High-Density DC-DC Converters:** Suitable for applications in networking equipment, servers, and other high-performance systems where space and efficiency are critical.
- **Power Management Solutions:** Used in various consumer electronics and industrial applications requiring efficient power conversion.

This component is particularly beneficial in designs where space is limited, and high efficiency is required, making it a popular choice for modern electronic devices.