Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon May 19 21:25:14 2025
| Host         : DESKTOP-2G869AB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file testingScroll_control_sets_placed.rpt
| Design       : testingScroll
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             110 |           22 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+---------------+----------------------------------+------------------+----------------+
|      Clock Signal      | Enable Signal |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+------------------------+---------------+----------------------------------+------------------+----------------+
|  clk_IBUF_BUFG         |               | btn_r/clockdivider/clk_out_reg_0 |                1 |              2 |
|  count_reg[31]_i_2_n_0 |               | rst_IBUF                         |                6 |             44 |
|  clk_IBUF_BUFG         |               | rst_IBUF                         |               15 |             64 |
+------------------------+---------------+----------------------------------+------------------+----------------+


