Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9dabcf5d699846ad84b58ea6bed0a25a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_P11_behav xil_defaultlib.tb_P11 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.paqueteuc
Compiling architecture behavioral of entity xil_defaultlib.UC [uc_default]
Compiling architecture behavioral of entity xil_defaultlib.Registro [registro_default]
Compiling architecture arq_nivel of entity xil_defaultlib.nivel [nivel_default]
Compiling architecture behavioral of entity xil_defaultlib.MopCode [mopcode_default]
Compiling architecture behavioral of entity xil_defaultlib.MfunCode [mfuncode_default]
Compiling architecture arq_decod of entity xil_defaultlib.decod [decod_default]
Compiling architecture behavioral of entity xil_defaultlib.Condicion [condicion_default]
Compiling architecture behavioral of entity xil_defaultlib.P11 [p11_default]
Compiling architecture arq_tb_p11 of entity xil_defaultlib.tb_p11
Built simulation snapshot tb_P11_behav
