vendor_name = ModelSim
source_file = 1, W:/Quartus_Projects/FinalProject/week1/fill.v
source_file = 1, W:/Quartus_Projects/FinalProject/week1/part2/vga_adapter/vga_pll.v
source_file = 1, W:/Quartus_Projects/FinalProject/week1/part2/vga_adapter/vga_controller.v
source_file = 1, W:/Quartus_Projects/FinalProject/week1/part2/vga_adapter/vga_address_translator.v
source_file = 1, W:/Quartus_Projects/FinalProject/week1/part2/vga_adapter/vga_adapter.v
source_file = 1, W:/Quartus_Projects/FinalProject/week1/pressItRam.qip
source_file = 1, W:/Quartus_Projects/FinalProject/week1/pressitRam.v
source_file = 1, W:/Quartus_Projects/FinalProject/week1/keyItRam.qip
source_file = 1, W:/Quartus_Projects/FinalProject/week1/keyItRam.v
source_file = 1, W:/Quartus_Projects/FinalProject/week1/clickItRam.qip
source_file = 1, W:/Quartus_Projects/FinalProject/week1/clickItRam.v
source_file = 1, W:/Quartus_Projects/FinalProject/week1/ProjectWeek1.v
source_file = 1, W:/Quartus_Projects/FinalProject/week1/rateDivision.v
source_file = 1, W:/Quartus_Projects/FinalProject/week1/inputCheck.v
source_file = 1, W:/Quartus_Projects/FinalProject/week1/quitRam.qip
source_file = 1, W:/Quartus_Projects/FinalProject/week1/quitRam.v
source_file = 1, W:/Quartus_Projects/FinalProject/week1/startRam.qip
source_file = 1, W:/Quartus_Projects/FinalProject/week1/startRam.v
source_file = 1, W:/Quartus_Projects/FinalProject/week1/blackRam.qip
source_file = 1, W:/Quartus_Projects/FinalProject/week1/blackRam.v
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, W:/Quartus_Projects/FinalProject/week1/db/altsyncram_0ro1.tdf
source_file = 1, W:/Quartus_Projects/FinalProject/week1/pressit.mif
source_file = 1, W:/Quartus_Projects/FinalProject/week1/db/decode_8la.tdf
source_file = 1, W:/Quartus_Projects/FinalProject/week1/db/decode_11a.tdf
source_file = 1, W:/Quartus_Projects/FinalProject/week1/db/mux_jfb.tdf
source_file = 1, W:/Quartus_Projects/FinalProject/week1/db/altsyncram_sjo1.tdf
source_file = 1, W:/Quartus_Projects/FinalProject/week1/keyit.mif
source_file = 1, W:/Quartus_Projects/FinalProject/week1/db/altsyncram_ppo1.tdf
source_file = 1, W:/Quartus_Projects/FinalProject/week1/clickit.mif
source_file = 1, W:/Quartus_Projects/FinalProject/week1/db/altsyncram_6ro1.tdf
source_file = 1, W:/Quartus_Projects/FinalProject/week1/YouLose.mif
source_file = 1, W:/Quartus_Projects/FinalProject/week1/db/altsyncram_4ko1.tdf
source_file = 1, W:/Quartus_Projects/FinalProject/week1/start.mif
source_file = 1, W:/Quartus_Projects/FinalProject/week1/db/altsyncram_dgm1.tdf
source_file = 1, W:/Quartus_Projects/FinalProject/week1/db/altsyncram_78m1.tdf
source_file = 1, W:/Quartus_Projects/FinalProject/week1/db/decode_7la.tdf
source_file = 1, W:/Quartus_Projects/FinalProject/week1/db/decode_01a.tdf
source_file = 1, W:/Quartus_Projects/FinalProject/week1/db/mux_ifb.tdf
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, W:/Quartus_Projects/FinalProject/week1/db/altpll_80u.tdf
design_name = ProjectWeek1
instance = comp, \HEX0[0]~output , HEX0[0]~output, ProjectWeek1, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, ProjectWeek1, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, ProjectWeek1, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, ProjectWeek1, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, ProjectWeek1, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, ProjectWeek1, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, ProjectWeek1, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, ProjectWeek1, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, ProjectWeek1, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, ProjectWeek1, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, ProjectWeek1, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, ProjectWeek1, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, ProjectWeek1, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, ProjectWeek1, 1
instance = comp, \LEDR[0]~output , LEDR[0]~output, ProjectWeek1, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, ProjectWeek1, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, ProjectWeek1, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, ProjectWeek1, 1
instance = comp, \LEDR[4]~output , LEDR[4]~output, ProjectWeek1, 1
instance = comp, \LEDR[5]~output , LEDR[5]~output, ProjectWeek1, 1
instance = comp, \LEDR[6]~output , LEDR[6]~output, ProjectWeek1, 1
instance = comp, \LEDR[7]~output , LEDR[7]~output, ProjectWeek1, 1
instance = comp, \LEDR[8]~output , LEDR[8]~output, ProjectWeek1, 1
instance = comp, \LEDR[9]~output , LEDR[9]~output, ProjectWeek1, 1
instance = comp, \VGA_CLK~output , VGA_CLK~output, ProjectWeek1, 1
instance = comp, \VGA_HS~output , VGA_HS~output, ProjectWeek1, 1
instance = comp, \VGA_VS~output , VGA_VS~output, ProjectWeek1, 1
instance = comp, \VGA_BLANK_N~output , VGA_BLANK_N~output, ProjectWeek1, 1
instance = comp, \VGA_SYNC_N~output , VGA_SYNC_N~output, ProjectWeek1, 1
instance = comp, \VGA_R[0]~output , VGA_R[0]~output, ProjectWeek1, 1
instance = comp, \VGA_R[1]~output , VGA_R[1]~output, ProjectWeek1, 1
instance = comp, \VGA_R[2]~output , VGA_R[2]~output, ProjectWeek1, 1
instance = comp, \VGA_R[3]~output , VGA_R[3]~output, ProjectWeek1, 1
instance = comp, \VGA_R[4]~output , VGA_R[4]~output, ProjectWeek1, 1
instance = comp, \VGA_R[5]~output , VGA_R[5]~output, ProjectWeek1, 1
instance = comp, \VGA_R[6]~output , VGA_R[6]~output, ProjectWeek1, 1
instance = comp, \VGA_R[7]~output , VGA_R[7]~output, ProjectWeek1, 1
instance = comp, \VGA_R[8]~output , VGA_R[8]~output, ProjectWeek1, 1
instance = comp, \VGA_R[9]~output , VGA_R[9]~output, ProjectWeek1, 1
instance = comp, \VGA_G[0]~output , VGA_G[0]~output, ProjectWeek1, 1
instance = comp, \VGA_G[1]~output , VGA_G[1]~output, ProjectWeek1, 1
instance = comp, \VGA_G[2]~output , VGA_G[2]~output, ProjectWeek1, 1
instance = comp, \VGA_G[3]~output , VGA_G[3]~output, ProjectWeek1, 1
instance = comp, \VGA_G[4]~output , VGA_G[4]~output, ProjectWeek1, 1
instance = comp, \VGA_G[5]~output , VGA_G[5]~output, ProjectWeek1, 1
instance = comp, \VGA_G[6]~output , VGA_G[6]~output, ProjectWeek1, 1
instance = comp, \VGA_G[7]~output , VGA_G[7]~output, ProjectWeek1, 1
instance = comp, \VGA_G[8]~output , VGA_G[8]~output, ProjectWeek1, 1
instance = comp, \VGA_G[9]~output , VGA_G[9]~output, ProjectWeek1, 1
instance = comp, \VGA_B[0]~output , VGA_B[0]~output, ProjectWeek1, 1
instance = comp, \VGA_B[1]~output , VGA_B[1]~output, ProjectWeek1, 1
instance = comp, \VGA_B[2]~output , VGA_B[2]~output, ProjectWeek1, 1
instance = comp, \VGA_B[3]~output , VGA_B[3]~output, ProjectWeek1, 1
instance = comp, \VGA_B[4]~output , VGA_B[4]~output, ProjectWeek1, 1
instance = comp, \VGA_B[5]~output , VGA_B[5]~output, ProjectWeek1, 1
instance = comp, \VGA_B[6]~output , VGA_B[6]~output, ProjectWeek1, 1
instance = comp, \VGA_B[7]~output , VGA_B[7]~output, ProjectWeek1, 1
instance = comp, \VGA_B[8]~output , VGA_B[8]~output, ProjectWeek1, 1
instance = comp, \VGA_B[9]~output , VGA_B[9]~output, ProjectWeek1, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, ProjectWeek1, 1
instance = comp, \CLOCK_50~inputCLKENA0 , CLOCK_50~inputCLKENA0, ProjectWeek1, 1
instance = comp, \d1|Add0~1 , d1|Add0~1, ProjectWeek1, 1
instance = comp, \KEY[3]~input , KEY[3]~input, ProjectWeek1, 1
instance = comp, \r1|feedback4 , r1|feedback4, ProjectWeek1, 1
instance = comp, \SW[6]~input , SW[6]~input, ProjectWeek1, 1
instance = comp, \KEY[0]~input , KEY[0]~input, ProjectWeek1, 1
instance = comp, \d1|Add1~109 , d1|Add1~109, ProjectWeek1, 1
instance = comp, \d1|Add1~89 , d1|Add1~89, ProjectWeek1, 1
instance = comp, \d1|Add1~73 , d1|Add1~73, ProjectWeek1, 1
instance = comp, \d1|count1[23] , d1|count1[23], ProjectWeek1, 1
instance = comp, \d1|Add1~85 , d1|Add1~85, ProjectWeek1, 1
instance = comp, \d1|count1[24] , d1|count1[24], ProjectWeek1, 1
instance = comp, \d1|Add1~81 , d1|Add1~81, ProjectWeek1, 1
instance = comp, \d1|count1[25] , d1|count1[25], ProjectWeek1, 1
instance = comp, \d1|Add1~77 , d1|Add1~77, ProjectWeek1, 1
instance = comp, \d1|count1[26] , d1|count1[26], ProjectWeek1, 1
instance = comp, \d1|Add1~1 , d1|Add1~1, ProjectWeek1, 1
instance = comp, \d1|count1[27] , d1|count1[27], ProjectWeek1, 1
instance = comp, \d1|Add0~13 , d1|Add0~13, ProjectWeek1, 1
instance = comp, \d1|Add0~29 , d1|Add0~29, ProjectWeek1, 1
instance = comp, \d1|count2[4] , d1|count2[4], ProjectWeek1, 1
instance = comp, \d1|Add0~17 , d1|Add0~17, ProjectWeek1, 1
instance = comp, \d1|count2[5] , d1|count2[5], ProjectWeek1, 1
instance = comp, \d1|Add0~21 , d1|Add0~21, ProjectWeek1, 1
instance = comp, \d1|count2[6] , d1|count2[6], ProjectWeek1, 1
instance = comp, \d1|RateDivider[16]~2 , d1|RateDivider[16]~2, ProjectWeek1, 1
instance = comp, \d1|Add0~25 , d1|Add0~25, ProjectWeek1, 1
instance = comp, \d1|count2[7] , d1|count2[7], ProjectWeek1, 1
instance = comp, \d1|RateDivider[16]~3 , d1|RateDivider[16]~3, ProjectWeek1, 1
instance = comp, \d1|LessThan2~0 , d1|LessThan2~0, ProjectWeek1, 1
instance = comp, \d1|RateDivider~9 , d1|RateDivider~9, ProjectWeek1, 1
instance = comp, \d1|RateDivider[18] , d1|RateDivider[18], ProjectWeek1, 1
instance = comp, \d1|h0|h~7 , d1|h0|h~7, ProjectWeek1, 1
instance = comp, \d1|RateDivider~0 , d1|RateDivider~0, ProjectWeek1, 1
instance = comp, \d1|RateDivider~8 , d1|RateDivider~8, ProjectWeek1, 1
instance = comp, \d1|RateDivider[14] , d1|RateDivider[14], ProjectWeek1, 1
instance = comp, \d1|RateDivider~1 , d1|RateDivider~1, ProjectWeek1, 1
instance = comp, \d1|RateDivider[15] , d1|RateDivider[15], ProjectWeek1, 1
instance = comp, \d1|LessThan0~2 , d1|LessThan0~2, ProjectWeek1, 1
instance = comp, \d1|LessThan0~1 , d1|LessThan0~1, ProjectWeek1, 1
instance = comp, \d1|RateDivider~6 , d1|RateDivider~6, ProjectWeek1, 1
instance = comp, \d1|RateDivider~7 , d1|RateDivider~7, ProjectWeek1, 1
instance = comp, \d1|RateDivider[11] , d1|RateDivider[11], ProjectWeek1, 1
instance = comp, \d1|RateDivider~4 , d1|RateDivider~4, ProjectWeek1, 1
instance = comp, \d1|RateDivider~5 , d1|RateDivider~5, ProjectWeek1, 1
instance = comp, \d1|RateDivider[8] , d1|RateDivider[8], ProjectWeek1, 1
instance = comp, \d1|LessThan0~0 , d1|LessThan0~0, ProjectWeek1, 1
instance = comp, \d1|LessThan0~3 , d1|LessThan0~3, ProjectWeek1, 1
instance = comp, \d1|LessThan0~8 , d1|LessThan0~8, ProjectWeek1, 1
instance = comp, \d1|LessThan0~7 , d1|LessThan0~7, ProjectWeek1, 1
instance = comp, \d1|RateDivider~10 , d1|RateDivider~10, ProjectWeek1, 1
instance = comp, \d1|RateDivider[25] , d1|RateDivider[25], ProjectWeek1, 1
instance = comp, \d1|LessThan0~10 , d1|LessThan0~10, ProjectWeek1, 1
instance = comp, \d1|LessThan0~9 , d1|LessThan0~9, ProjectWeek1, 1
instance = comp, \d1|LessThan0~4 , d1|LessThan0~4, ProjectWeek1, 1
instance = comp, \d1|LessThan0~5 , d1|LessThan0~5, ProjectWeek1, 1
instance = comp, \d1|LessThan0~6 , d1|LessThan0~6, ProjectWeek1, 1
instance = comp, \d1|LessThan0~13 , d1|LessThan0~13, ProjectWeek1, 1
instance = comp, \d1|LessThan0~11 , d1|LessThan0~11, ProjectWeek1, 1
instance = comp, \d1|LessThan0~12 , d1|LessThan0~12, ProjectWeek1, 1
instance = comp, \d1|LessThan0~14 , d1|LessThan0~14, ProjectWeek1, 1
instance = comp, \d1|LessThan0~15 , d1|LessThan0~15, ProjectWeek1, 1
instance = comp, \d1|LessThan0~16 , d1|LessThan0~16, ProjectWeek1, 1
instance = comp, \d1|LessThan0~17 , d1|LessThan0~17, ProjectWeek1, 1
instance = comp, \i1|Selector0~1 , i1|Selector0~1, ProjectWeek1, 1
instance = comp, \KEY[2]~input , KEY[2]~input, ProjectWeek1, 1
instance = comp, \r1|out[0]~feeder , r1|out[0]~feeder, ProjectWeek1, 1
instance = comp, \SW[0]~input , SW[0]~input, ProjectWeek1, 1
instance = comp, \r1|out[0] , r1|out[0], ProjectWeek1, 1
instance = comp, \r1|out[1]~feeder , r1|out[1]~feeder, ProjectWeek1, 1
instance = comp, \SW[1]~input , SW[1]~input, ProjectWeek1, 1
instance = comp, \r1|out[1] , r1|out[1], ProjectWeek1, 1
instance = comp, \r1|feedback1 , r1|feedback1, ProjectWeek1, 1
instance = comp, \SW[2]~input , SW[2]~input, ProjectWeek1, 1
instance = comp, \r1|out[2] , r1|out[2], ProjectWeek1, 1
instance = comp, \command[1]~0 , command[1]~0, ProjectWeek1, 1
instance = comp, \command[1]~1 , command[1]~1, ProjectWeek1, 1
instance = comp, \KEY[1]~input , KEY[1]~input, ProjectWeek1, 1
instance = comp, \i1|right~0 , i1|right~0, ProjectWeek1, 1
instance = comp, \d1|LessThan0~20 , d1|LessThan0~20, ProjectWeek1, 1
instance = comp, \i1|Selector0~2 , i1|Selector0~2, ProjectWeek1, 1
instance = comp, \i1|currState.000 , i1|currState.000, ProjectWeek1, 1
instance = comp, \i1|Selector2~0 , i1|Selector2~0, ProjectWeek1, 1
instance = comp, \i1|currState.010 , i1|currState.010, ProjectWeek1, 1
instance = comp, \i1|WideOr6~0 , i1|WideOr6~0, ProjectWeek1, 1
instance = comp, \i1|currState.111 , i1|currState.111, ProjectWeek1, 1
instance = comp, \i1|Selector4~0 , i1|Selector4~0, ProjectWeek1, 1
instance = comp, \i1|currState.101 , i1|currState.101, ProjectWeek1, 1
instance = comp, \f1|qOut[2]~0 , f1|qOut[2]~0, ProjectWeek1, 1
instance = comp, \d1|count2[0]~0 , d1|count2[0]~0, ProjectWeek1, 1
instance = comp, \d1|count1[0] , d1|count1[0], ProjectWeek1, 1
instance = comp, \d1|Add1~105 , d1|Add1~105, ProjectWeek1, 1
instance = comp, \d1|count1[1] , d1|count1[1], ProjectWeek1, 1
instance = comp, \d1|Add1~101 , d1|Add1~101, ProjectWeek1, 1
instance = comp, \d1|count1[2] , d1|count1[2], ProjectWeek1, 1
instance = comp, \d1|Add1~97 , d1|Add1~97, ProjectWeek1, 1
instance = comp, \d1|count1[3] , d1|count1[3], ProjectWeek1, 1
instance = comp, \d1|Add1~93 , d1|Add1~93, ProjectWeek1, 1
instance = comp, \d1|count1[4] , d1|count1[4], ProjectWeek1, 1
instance = comp, \d1|Add1~29 , d1|Add1~29, ProjectWeek1, 1
instance = comp, \d1|count1[5] , d1|count1[5], ProjectWeek1, 1
instance = comp, \d1|Add1~33 , d1|Add1~33, ProjectWeek1, 1
instance = comp, \d1|count1[6] , d1|count1[6], ProjectWeek1, 1
instance = comp, \d1|Add1~25 , d1|Add1~25, ProjectWeek1, 1
instance = comp, \d1|count1[7] , d1|count1[7], ProjectWeek1, 1
instance = comp, \d1|Add1~13 , d1|Add1~13, ProjectWeek1, 1
instance = comp, \d1|count1[8] , d1|count1[8], ProjectWeek1, 1
instance = comp, \d1|Add1~21 , d1|Add1~21, ProjectWeek1, 1
instance = comp, \d1|count1[9] , d1|count1[9], ProjectWeek1, 1
instance = comp, \d1|Add1~17 , d1|Add1~17, ProjectWeek1, 1
instance = comp, \d1|count1[10] , d1|count1[10], ProjectWeek1, 1
instance = comp, \d1|Add1~9 , d1|Add1~9, ProjectWeek1, 1
instance = comp, \d1|count1[11] , d1|count1[11], ProjectWeek1, 1
instance = comp, \d1|Add1~5 , d1|Add1~5, ProjectWeek1, 1
instance = comp, \d1|count1[12] , d1|count1[12], ProjectWeek1, 1
instance = comp, \d1|Add1~37 , d1|Add1~37, ProjectWeek1, 1
instance = comp, \d1|count1[13] , d1|count1[13], ProjectWeek1, 1
instance = comp, \d1|Add1~57 , d1|Add1~57, ProjectWeek1, 1
instance = comp, \d1|count1[14] , d1|count1[14], ProjectWeek1, 1
instance = comp, \d1|Add1~61 , d1|Add1~61, ProjectWeek1, 1
instance = comp, \d1|count1[15] , d1|count1[15], ProjectWeek1, 1
instance = comp, \d1|Add1~41 , d1|Add1~41, ProjectWeek1, 1
instance = comp, \d1|count1[16] , d1|count1[16], ProjectWeek1, 1
instance = comp, \d1|Add1~53 , d1|Add1~53, ProjectWeek1, 1
instance = comp, \d1|count1[17] , d1|count1[17], ProjectWeek1, 1
instance = comp, \d1|Add1~49 , d1|Add1~49, ProjectWeek1, 1
instance = comp, \d1|count1[18] , d1|count1[18], ProjectWeek1, 1
instance = comp, \d1|Add1~45 , d1|Add1~45, ProjectWeek1, 1
instance = comp, \d1|count1[19] , d1|count1[19], ProjectWeek1, 1
instance = comp, \d1|Add1~69 , d1|Add1~69, ProjectWeek1, 1
instance = comp, \d1|count1[20] , d1|count1[20], ProjectWeek1, 1
instance = comp, \d1|Add1~65 , d1|Add1~65, ProjectWeek1, 1
instance = comp, \d1|count1[21] , d1|count1[21], ProjectWeek1, 1
instance = comp, \d1|count1[22] , d1|count1[22], ProjectWeek1, 1
instance = comp, \d1|LessThan0~18 , d1|LessThan0~18, ProjectWeek1, 1
instance = comp, \d1|LessThan0~19 , d1|LessThan0~19, ProjectWeek1, 1
instance = comp, \i1|Selector0~0 , i1|Selector0~0, ProjectWeek1, 1
instance = comp, \r1|out[6] , r1|out[6], ProjectWeek1, 1
instance = comp, \r1|out[7]~feeder , r1|out[7]~feeder, ProjectWeek1, 1
instance = comp, \SW[7]~input , SW[7]~input, ProjectWeek1, 1
instance = comp, \r1|out[7] , r1|out[7], ProjectWeek1, 1
instance = comp, \r1|feedback2 , r1|feedback2, ProjectWeek1, 1
instance = comp, \SW[3]~input , SW[3]~input, ProjectWeek1, 1
instance = comp, \r1|out[3] , r1|out[3], ProjectWeek1, 1
instance = comp, \r1|feedback3 , r1|feedback3, ProjectWeek1, 1
instance = comp, \SW[4]~input , SW[4]~input, ProjectWeek1, 1
instance = comp, \r1|out[4] , r1|out[4], ProjectWeek1, 1
instance = comp, \r1|out[5]~feeder , r1|out[5]~feeder, ProjectWeek1, 1
instance = comp, \SW[5]~input , SW[5]~input, ProjectWeek1, 1
instance = comp, \r1|out[5] , r1|out[5], ProjectWeek1, 1
instance = comp, \LessThan0~0 , LessThan0~0, ProjectWeek1, 1
instance = comp, \LessThan0~1 , LessThan0~1, ProjectWeek1, 1
instance = comp, \i1|wrong~0 , i1|wrong~0, ProjectWeek1, 1
instance = comp, \i1|Selector3~0 , i1|Selector3~0, ProjectWeek1, 1
instance = comp, \i1|currState.011 , i1|currState.011, ProjectWeek1, 1
instance = comp, \i1|Selector1~0 , i1|Selector1~0, ProjectWeek1, 1
instance = comp, \i1|currState.001 , i1|currState.001, ProjectWeek1, 1
instance = comp, \d1|always0~0 , d1|always0~0, ProjectWeek1, 1
instance = comp, \d1|count2[0] , d1|count2[0], ProjectWeek1, 1
instance = comp, \d1|Add0~5 , d1|Add0~5, ProjectWeek1, 1
instance = comp, \d1|count2[1] , d1|count2[1], ProjectWeek1, 1
instance = comp, \d1|Add0~9 , d1|Add0~9, ProjectWeek1, 1
instance = comp, \d1|count2[2] , d1|count2[2], ProjectWeek1, 1
instance = comp, \d1|count2[3] , d1|count2[3], ProjectWeek1, 1
instance = comp, \d1|h0|h~0 , d1|h0|h~0, ProjectWeek1, 1
instance = comp, \d1|h0|h~1 , d1|h0|h~1, ProjectWeek1, 1
instance = comp, \d1|h0|h~2 , d1|h0|h~2, ProjectWeek1, 1
instance = comp, \d1|h0|h~3 , d1|h0|h~3, ProjectWeek1, 1
instance = comp, \d1|h0|h~4 , d1|h0|h~4, ProjectWeek1, 1
instance = comp, \d1|h0|h~5 , d1|h0|h~5, ProjectWeek1, 1
instance = comp, \d1|h0|h~6 , d1|h0|h~6, ProjectWeek1, 1
instance = comp, \d1|h1|h~0 , d1|h1|h~0, ProjectWeek1, 1
instance = comp, \d1|h1|h~1 , d1|h1|h~1, ProjectWeek1, 1
instance = comp, \d1|h1|h~2 , d1|h1|h~2, ProjectWeek1, 1
instance = comp, \d1|h1|h~3 , d1|h1|h~3, ProjectWeek1, 1
instance = comp, \d1|h1|h~4 , d1|h1|h~4, ProjectWeek1, 1
instance = comp, \d1|h1|h~5 , d1|h1|h~5, ProjectWeek1, 1
instance = comp, \d1|h1|h~6 , d1|h1|h~6, ProjectWeek1, 1
instance = comp, \Equal0~0 , Equal0~0, ProjectWeek1, 1
instance = comp, \lights~0 , lights~0, ProjectWeek1, 1
instance = comp, \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT , VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT, ProjectWeek1, 1
instance = comp, \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL , VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL, ProjectWeek1, 1
instance = comp, \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG , VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG, ProjectWeek1, 1
instance = comp, \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER , VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER, ProjectWeek1, 1
instance = comp, \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 , VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0, ProjectWeek1, 1
instance = comp, \VGA|controller|Add0~33 , VGA|controller|Add0~33, ProjectWeek1, 1
instance = comp, \VGA|controller|xCounter[2]~DUPLICATE , VGA|controller|xCounter[2]~DUPLICATE, ProjectWeek1, 1
instance = comp, \VGA|controller|Equal0~0 , VGA|controller|Equal0~0, ProjectWeek1, 1
instance = comp, \VGA|controller|Equal0~1 , VGA|controller|Equal0~1, ProjectWeek1, 1
instance = comp, \VGA|controller|Equal0~2 , VGA|controller|Equal0~2, ProjectWeek1, 1
instance = comp, \VGA|controller|xCounter[0] , VGA|controller|xCounter[0], ProjectWeek1, 1
instance = comp, \VGA|controller|Add0~37 , VGA|controller|Add0~37, ProjectWeek1, 1
instance = comp, \VGA|controller|xCounter[1] , VGA|controller|xCounter[1], ProjectWeek1, 1
instance = comp, \VGA|controller|Add0~1 , VGA|controller|Add0~1, ProjectWeek1, 1
instance = comp, \VGA|controller|xCounter[2] , VGA|controller|xCounter[2], ProjectWeek1, 1
instance = comp, \VGA|controller|Add0~5 , VGA|controller|Add0~5, ProjectWeek1, 1
instance = comp, \VGA|controller|xCounter[3] , VGA|controller|xCounter[3], ProjectWeek1, 1
instance = comp, \VGA|controller|Add0~9 , VGA|controller|Add0~9, ProjectWeek1, 1
instance = comp, \VGA|controller|xCounter[4] , VGA|controller|xCounter[4], ProjectWeek1, 1
instance = comp, \VGA|controller|Add0~13 , VGA|controller|Add0~13, ProjectWeek1, 1
instance = comp, \VGA|controller|xCounter[5] , VGA|controller|xCounter[5], ProjectWeek1, 1
instance = comp, \VGA|controller|Add0~17 , VGA|controller|Add0~17, ProjectWeek1, 1
instance = comp, \VGA|controller|xCounter[6] , VGA|controller|xCounter[6], ProjectWeek1, 1
instance = comp, \VGA|controller|Add0~29 , VGA|controller|Add0~29, ProjectWeek1, 1
instance = comp, \VGA|controller|xCounter[7] , VGA|controller|xCounter[7], ProjectWeek1, 1
instance = comp, \VGA|controller|Add0~25 , VGA|controller|Add0~25, ProjectWeek1, 1
instance = comp, \VGA|controller|xCounter[8] , VGA|controller|xCounter[8], ProjectWeek1, 1
instance = comp, \VGA|controller|Add0~21 , VGA|controller|Add0~21, ProjectWeek1, 1
instance = comp, \VGA|controller|xCounter[9] , VGA|controller|xCounter[9], ProjectWeek1, 1
instance = comp, \VGA|controller|VGA_HS1~0 , VGA|controller|VGA_HS1~0, ProjectWeek1, 1
instance = comp, \VGA|controller|VGA_HS1~1 , VGA|controller|VGA_HS1~1, ProjectWeek1, 1
instance = comp, \VGA|controller|VGA_HS1 , VGA|controller|VGA_HS1, ProjectWeek1, 1
instance = comp, \VGA|controller|VGA_HS~feeder , VGA|controller|VGA_HS~feeder, ProjectWeek1, 1
instance = comp, \VGA|controller|VGA_HS , VGA|controller|VGA_HS, ProjectWeek1, 1
instance = comp, \VGA|controller|Add1~9 , VGA|controller|Add1~9, ProjectWeek1, 1
instance = comp, \VGA|controller|Add1~5 , VGA|controller|Add1~5, ProjectWeek1, 1
instance = comp, \VGA|controller|Add1~37 , VGA|controller|Add1~37, ProjectWeek1, 1
instance = comp, \VGA|controller|yCounter[2] , VGA|controller|yCounter[2], ProjectWeek1, 1
instance = comp, \VGA|controller|Add1~33 , VGA|controller|Add1~33, ProjectWeek1, 1
instance = comp, \VGA|controller|yCounter[3] , VGA|controller|yCounter[3], ProjectWeek1, 1
instance = comp, \VGA|controller|Add1~29 , VGA|controller|Add1~29, ProjectWeek1, 1
instance = comp, \VGA|controller|yCounter[4] , VGA|controller|yCounter[4], ProjectWeek1, 1
instance = comp, \VGA|controller|Add1~25 , VGA|controller|Add1~25, ProjectWeek1, 1
instance = comp, \VGA|controller|yCounter[5] , VGA|controller|yCounter[5], ProjectWeek1, 1
instance = comp, \VGA|controller|Add1~21 , VGA|controller|Add1~21, ProjectWeek1, 1
instance = comp, \VGA|controller|yCounter[6] , VGA|controller|yCounter[6], ProjectWeek1, 1
instance = comp, \VGA|controller|Add1~17 , VGA|controller|Add1~17, ProjectWeek1, 1
instance = comp, \VGA|controller|yCounter[7] , VGA|controller|yCounter[7], ProjectWeek1, 1
instance = comp, \VGA|controller|Add1~13 , VGA|controller|Add1~13, ProjectWeek1, 1
instance = comp, \VGA|controller|yCounter[8] , VGA|controller|yCounter[8], ProjectWeek1, 1
instance = comp, \VGA|controller|Add1~1 , VGA|controller|Add1~1, ProjectWeek1, 1
instance = comp, \VGA|controller|yCounter[9] , VGA|controller|yCounter[9], ProjectWeek1, 1
instance = comp, \VGA|controller|always1~1 , VGA|controller|always1~1, ProjectWeek1, 1
instance = comp, \VGA|controller|yCounter[0]~DUPLICATE , VGA|controller|yCounter[0]~DUPLICATE, ProjectWeek1, 1
instance = comp, \VGA|controller|yCounter[1]~DUPLICATE , VGA|controller|yCounter[1]~DUPLICATE, ProjectWeek1, 1
instance = comp, \VGA|controller|always1~2 , VGA|controller|always1~2, ProjectWeek1, 1
instance = comp, \VGA|controller|always1~3 , VGA|controller|always1~3, ProjectWeek1, 1
instance = comp, \VGA|controller|yCounter[0] , VGA|controller|yCounter[0], ProjectWeek1, 1
instance = comp, \VGA|controller|yCounter[1] , VGA|controller|yCounter[1], ProjectWeek1, 1
instance = comp, \VGA|controller|always1~0 , VGA|controller|always1~0, ProjectWeek1, 1
instance = comp, \VGA|controller|LessThan5~0 , VGA|controller|LessThan5~0, ProjectWeek1, 1
instance = comp, \VGA|controller|VGA_VS1~0 , VGA|controller|VGA_VS1~0, ProjectWeek1, 1
instance = comp, \VGA|controller|VGA_VS1 , VGA|controller|VGA_VS1, ProjectWeek1, 1
instance = comp, \VGA|controller|VGA_VS , VGA|controller|VGA_VS, ProjectWeek1, 1
instance = comp, \VGA|controller|VGA_BLANK1~0 , VGA|controller|VGA_BLANK1~0, ProjectWeek1, 1
instance = comp, \VGA|controller|VGA_BLANK1 , VGA|controller|VGA_BLANK1, ProjectWeek1, 1
instance = comp, \VGA|controller|VGA_BLANK , VGA|controller|VGA_BLANK, ProjectWeek1, 1
instance = comp, \f1|Add0~21 , f1|Add0~21, ProjectWeek1, 1
instance = comp, \f1|Add1~29 , f1|Add1~29, ProjectWeek1, 1
instance = comp, \f1|Add2~13 , f1|Add2~13, ProjectWeek1, 1
instance = comp, \f1|xc[7]~0 , f1|xc[7]~0, ProjectWeek1, 1
instance = comp, \f1|xc[0] , f1|xc[0], ProjectWeek1, 1
instance = comp, \f1|Add2~17 , f1|Add2~17, ProjectWeek1, 1
instance = comp, \f1|xc[1] , f1|xc[1], ProjectWeek1, 1
instance = comp, \f1|Add2~21 , f1|Add2~21, ProjectWeek1, 1
instance = comp, \f1|xc[2] , f1|xc[2], ProjectWeek1, 1
instance = comp, \f1|Add2~25 , f1|Add2~25, ProjectWeek1, 1
instance = comp, \f1|xc[3] , f1|xc[3], ProjectWeek1, 1
instance = comp, \f1|Add2~29 , f1|Add2~29, ProjectWeek1, 1
instance = comp, \f1|xc[4] , f1|xc[4], ProjectWeek1, 1
instance = comp, \f1|Add2~9 , f1|Add2~9, ProjectWeek1, 1
instance = comp, \f1|xc[5] , f1|xc[5], ProjectWeek1, 1
instance = comp, \f1|Add2~5 , f1|Add2~5, ProjectWeek1, 1
instance = comp, \f1|xc[6] , f1|xc[6], ProjectWeek1, 1
instance = comp, \f1|Add2~1 , f1|Add2~1, ProjectWeek1, 1
instance = comp, \f1|xc[7] , f1|xc[7], ProjectWeek1, 1
instance = comp, \VGA|LessThan1~0 , VGA|LessThan1~0, ProjectWeek1, 1
instance = comp, \f1|addr[0]~0 , f1|addr[0]~0, ProjectWeek1, 1
instance = comp, \f1|addr[0] , f1|addr[0], ProjectWeek1, 1
instance = comp, \f1|Add1~33 , f1|Add1~33, ProjectWeek1, 1
instance = comp, \f1|addr[1] , f1|addr[1], ProjectWeek1, 1
instance = comp, \f1|Add1~37 , f1|Add1~37, ProjectWeek1, 1
instance = comp, \f1|addr[2] , f1|addr[2], ProjectWeek1, 1
instance = comp, \f1|Add1~41 , f1|Add1~41, ProjectWeek1, 1
instance = comp, \f1|addr[3] , f1|addr[3], ProjectWeek1, 1
instance = comp, \f1|Add1~45 , f1|Add1~45, ProjectWeek1, 1
instance = comp, \f1|addr[4] , f1|addr[4], ProjectWeek1, 1
instance = comp, \f1|Add1~49 , f1|Add1~49, ProjectWeek1, 1
instance = comp, \f1|addr[5] , f1|addr[5], ProjectWeek1, 1
instance = comp, \f1|Add1~53 , f1|Add1~53, ProjectWeek1, 1
instance = comp, \f1|addr[6] , f1|addr[6], ProjectWeek1, 1
instance = comp, \f1|Add1~57 , f1|Add1~57, ProjectWeek1, 1
instance = comp, \f1|addr[7] , f1|addr[7], ProjectWeek1, 1
instance = comp, \f1|Add1~21 , f1|Add1~21, ProjectWeek1, 1
instance = comp, \f1|addr[8] , f1|addr[8], ProjectWeek1, 1
instance = comp, \f1|Add1~25 , f1|Add1~25, ProjectWeek1, 1
instance = comp, \f1|addr[9] , f1|addr[9], ProjectWeek1, 1
instance = comp, \f1|Add1~17 , f1|Add1~17, ProjectWeek1, 1
instance = comp, \f1|addr[10] , f1|addr[10], ProjectWeek1, 1
instance = comp, \f1|Add1~13 , f1|Add1~13, ProjectWeek1, 1
instance = comp, \f1|addr[11] , f1|addr[11], ProjectWeek1, 1
instance = comp, \f1|Add1~5 , f1|Add1~5, ProjectWeek1, 1
instance = comp, \f1|addr[12] , f1|addr[12], ProjectWeek1, 1
instance = comp, \f1|Add1~9 , f1|Add1~9, ProjectWeek1, 1
instance = comp, \f1|addr[13] , f1|addr[13], ProjectWeek1, 1
instance = comp, \f1|LessThan0~0 , f1|LessThan0~0, ProjectWeek1, 1
instance = comp, \f1|Add1~1 , f1|Add1~1, ProjectWeek1, 1
instance = comp, \f1|addr[14] , f1|addr[14], ProjectWeek1, 1
instance = comp, \f1|LessThan0~1 , f1|LessThan0~1, ProjectWeek1, 1
instance = comp, \f1|always0~0 , f1|always0~0, ProjectWeek1, 1
instance = comp, \f1|yc[0] , f1|yc[0], ProjectWeek1, 1
instance = comp, \f1|Add0~25 , f1|Add0~25, ProjectWeek1, 1
instance = comp, \f1|yc[1] , f1|yc[1], ProjectWeek1, 1
instance = comp, \f1|Add0~17 , f1|Add0~17, ProjectWeek1, 1
instance = comp, \f1|yc[2] , f1|yc[2], ProjectWeek1, 1
instance = comp, \f1|Add0~9 , f1|Add0~9, ProjectWeek1, 1
instance = comp, \f1|yc[3] , f1|yc[3], ProjectWeek1, 1
instance = comp, \f1|Add0~5 , f1|Add0~5, ProjectWeek1, 1
instance = comp, \f1|yc[4] , f1|yc[4], ProjectWeek1, 1
instance = comp, \f1|Add0~13 , f1|Add0~13, ProjectWeek1, 1
instance = comp, \f1|yc[5] , f1|yc[5], ProjectWeek1, 1
instance = comp, \f1|Add0~1 , f1|Add0~1, ProjectWeek1, 1
instance = comp, \f1|yc[6] , f1|yc[6], ProjectWeek1, 1
instance = comp, \VGA|user_input_translator|Add1~0 , VGA|user_input_translator|Add1~0, ProjectWeek1, 1
instance = comp, \VGA|user_input_translator|Add1~1 , VGA|user_input_translator|Add1~1, ProjectWeek1, 1
instance = comp, \VGA|user_input_translator|Add0~9 , VGA|user_input_translator|Add0~9, ProjectWeek1, 1
instance = comp, \VGA|user_input_translator|Add0~13 , VGA|user_input_translator|Add0~13, ProjectWeek1, 1
instance = comp, \VGA|user_input_translator|Add0~17 , VGA|user_input_translator|Add0~17, ProjectWeek1, 1
instance = comp, \VGA|user_input_translator|Add0~21 , VGA|user_input_translator|Add0~21, ProjectWeek1, 1
instance = comp, \VGA|user_input_translator|Add0~25 , VGA|user_input_translator|Add0~25, ProjectWeek1, 1
instance = comp, \VGA|user_input_translator|Add0~29 , VGA|user_input_translator|Add0~29, ProjectWeek1, 1
instance = comp, \VGA|user_input_translator|Add0~33 , VGA|user_input_translator|Add0~33, ProjectWeek1, 1
instance = comp, \VGA|user_input_translator|Add0~37 , VGA|user_input_translator|Add0~37, ProjectWeek1, 1
instance = comp, \VGA|user_input_translator|Add0~5 , VGA|user_input_translator|Add0~5, ProjectWeek1, 1
instance = comp, \VGA|valid_160x120~0 , VGA|valid_160x120~0, ProjectWeek1, 1
instance = comp, \VGA|user_input_translator|Add0~1 , VGA|user_input_translator|Add0~1, ProjectWeek1, 1
instance = comp, \VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] , VGA|VideoMemory|auto_generated|decode2|w_anode118w[2], ProjectWeek1, 1
instance = comp, \VGA|controller|yCounter[3]~DUPLICATE , VGA|controller|yCounter[3]~DUPLICATE, ProjectWeek1, 1
instance = comp, \VGA|controller|controller_translator|Add1~9 , VGA|controller|controller_translator|Add1~9, ProjectWeek1, 1
instance = comp, \VGA|controller|controller_translator|Add1~13 , VGA|controller|controller_translator|Add1~13, ProjectWeek1, 1
instance = comp, \VGA|controller|controller_translator|Add1~17 , VGA|controller|controller_translator|Add1~17, ProjectWeek1, 1
instance = comp, \VGA|controller|controller_translator|Add1~21 , VGA|controller|controller_translator|Add1~21, ProjectWeek1, 1
instance = comp, \VGA|controller|controller_translator|Add1~25 , VGA|controller|controller_translator|Add1~25, ProjectWeek1, 1
instance = comp, \VGA|controller|controller_translator|Add1~29 , VGA|controller|controller_translator|Add1~29, ProjectWeek1, 1
instance = comp, \VGA|controller|controller_translator|Add1~33 , VGA|controller|controller_translator|Add1~33, ProjectWeek1, 1
instance = comp, \VGA|controller|controller_translator|Add1~37 , VGA|controller|controller_translator|Add1~37, ProjectWeek1, 1
instance = comp, \VGA|controller|controller_translator|Add1~1 , VGA|controller|controller_translator|Add1~1, ProjectWeek1, 1
instance = comp, \VGA|controller|controller_translator|Add1~5 , VGA|controller|controller_translator|Add1~5, ProjectWeek1, 1
instance = comp, \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] , VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2], ProjectWeek1, 1
instance = comp, \f1|r6|altsyncram_component|auto_generated|address_reg_a[1] , f1|r6|altsyncram_component|auto_generated|address_reg_a[1], ProjectWeek1, 1
instance = comp, \f1|r6|altsyncram_component|auto_generated|address_reg_a[0]~feeder , f1|r6|altsyncram_component|auto_generated|address_reg_a[0]~feeder, ProjectWeek1, 1
instance = comp, \f1|r6|altsyncram_component|auto_generated|address_reg_a[0] , f1|r6|altsyncram_component|auto_generated|address_reg_a[0], ProjectWeek1, 1
instance = comp, \f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~2 , f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~2, ProjectWeek1, 1
instance = comp, \~GND , ~GND, ProjectWeek1, 1
instance = comp, \f1|r4|altsyncram_component|auto_generated|ram_block1a11 , f1|r4|altsyncram_component|auto_generated|ram_block1a11, ProjectWeek1, 1
instance = comp, \f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~1 , f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~1, ProjectWeek1, 1
instance = comp, \f1|r4|altsyncram_component|auto_generated|ram_block1a8 , f1|r4|altsyncram_component|auto_generated|ram_block1a8, ProjectWeek1, 1
instance = comp, \f1|r1|altsyncram_component|auto_generated|rden_decode|w_anode136w[2] , f1|r1|altsyncram_component|auto_generated|rden_decode|w_anode136w[2], ProjectWeek1, 1
instance = comp, \f1|r4|altsyncram_component|auto_generated|ram_block1a2 , f1|r4|altsyncram_component|auto_generated|ram_block1a2, ProjectWeek1, 1
instance = comp, \f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~0 , f1|r4|altsyncram_component|auto_generated|rden_decode|w_anode159w[2]~0, ProjectWeek1, 1
instance = comp, \f1|r4|altsyncram_component|auto_generated|ram_block1a5 , f1|r4|altsyncram_component|auto_generated|ram_block1a5, ProjectWeek1, 1
instance = comp, \f1|qOut[2]~1 , f1|qOut[2]~1, ProjectWeek1, 1
instance = comp, \f1|r5|altsyncram_component|auto_generated|ram_block1a2 , f1|r5|altsyncram_component|auto_generated|ram_block1a2, ProjectWeek1, 1
instance = comp, \f1|r5|altsyncram_component|auto_generated|ram_block1a5 , f1|r5|altsyncram_component|auto_generated|ram_block1a5, ProjectWeek1, 1
instance = comp, \f1|r5|altsyncram_component|auto_generated|ram_block1a11 , f1|r5|altsyncram_component|auto_generated|ram_block1a11, ProjectWeek1, 1
instance = comp, \f1|r5|altsyncram_component|auto_generated|ram_block1a8 , f1|r5|altsyncram_component|auto_generated|ram_block1a8, ProjectWeek1, 1
instance = comp, \f1|qOut[2]~2 , f1|qOut[2]~2, ProjectWeek1, 1
instance = comp, \d1|LessThan1~0 , d1|LessThan1~0, ProjectWeek1, 1
instance = comp, \d1|LessThan1~4 , d1|LessThan1~4, ProjectWeek1, 1
instance = comp, \d1|LessThan1~2 , d1|LessThan1~2, ProjectWeek1, 1
instance = comp, \d1|LessThan1~3 , d1|LessThan1~3, ProjectWeek1, 1
instance = comp, \d1|LessThan1~5 , d1|LessThan1~5, ProjectWeek1, 1
instance = comp, \d1|LessThan1~1 , d1|LessThan1~1, ProjectWeek1, 1
instance = comp, \d1|LessThan1~6 , d1|LessThan1~6, ProjectWeek1, 1
instance = comp, \f1|qOut[0]~4 , f1|qOut[0]~4, ProjectWeek1, 1
instance = comp, \f1|qOut[0]~3 , f1|qOut[0]~3, ProjectWeek1, 1
instance = comp, \f1|r2|altsyncram_component|auto_generated|ram_block1a11 , f1|r2|altsyncram_component|auto_generated|ram_block1a11, ProjectWeek1, 1
instance = comp, \f1|r3|altsyncram_component|auto_generated|ram_block1a11 , f1|r3|altsyncram_component|auto_generated|ram_block1a11, ProjectWeek1, 1
instance = comp, \f1|r1|altsyncram_component|auto_generated|ram_block1a11 , f1|r1|altsyncram_component|auto_generated|ram_block1a11, ProjectWeek1, 1
instance = comp, \f1|r6|altsyncram_component|auto_generated|ram_block1a11 , f1|r6|altsyncram_component|auto_generated|ram_block1a11, ProjectWeek1, 1
instance = comp, \f1|qOut[2]~8 , f1|qOut[2]~8, ProjectWeek1, 1
instance = comp, \f1|r1|altsyncram_component|auto_generated|ram_block1a5 , f1|r1|altsyncram_component|auto_generated|ram_block1a5, ProjectWeek1, 1
instance = comp, \f1|r6|altsyncram_component|auto_generated|ram_block1a5 , f1|r6|altsyncram_component|auto_generated|ram_block1a5, ProjectWeek1, 1
instance = comp, \f1|r2|altsyncram_component|auto_generated|ram_block1a5 , f1|r2|altsyncram_component|auto_generated|ram_block1a5, ProjectWeek1, 1
instance = comp, \f1|r3|altsyncram_component|auto_generated|ram_block1a5 , f1|r3|altsyncram_component|auto_generated|ram_block1a5, ProjectWeek1, 1
instance = comp, \f1|qOut[2]~6 , f1|qOut[2]~6, ProjectWeek1, 1
instance = comp, \f1|r1|altsyncram_component|auto_generated|ram_block1a8 , f1|r1|altsyncram_component|auto_generated|ram_block1a8, ProjectWeek1, 1
instance = comp, \f1|r2|altsyncram_component|auto_generated|ram_block1a8 , f1|r2|altsyncram_component|auto_generated|ram_block1a8, ProjectWeek1, 1
instance = comp, \f1|r6|altsyncram_component|auto_generated|ram_block1a8 , f1|r6|altsyncram_component|auto_generated|ram_block1a8, ProjectWeek1, 1
instance = comp, \f1|r3|altsyncram_component|auto_generated|ram_block1a8 , f1|r3|altsyncram_component|auto_generated|ram_block1a8, ProjectWeek1, 1
instance = comp, \f1|qOut[2]~7 , f1|qOut[2]~7, ProjectWeek1, 1
instance = comp, \f1|r1|altsyncram_component|auto_generated|ram_block1a2 , f1|r1|altsyncram_component|auto_generated|ram_block1a2, ProjectWeek1, 1
instance = comp, \f1|r3|altsyncram_component|auto_generated|ram_block1a2 , f1|r3|altsyncram_component|auto_generated|ram_block1a2, ProjectWeek1, 1
instance = comp, \f1|r6|altsyncram_component|auto_generated|ram_block1a2 , f1|r6|altsyncram_component|auto_generated|ram_block1a2, ProjectWeek1, 1
instance = comp, \f1|r2|altsyncram_component|auto_generated|ram_block1a2 , f1|r2|altsyncram_component|auto_generated|ram_block1a2, ProjectWeek1, 1
instance = comp, \f1|qOut[2]~5 , f1|qOut[2]~5, ProjectWeek1, 1
instance = comp, \f1|qOut[2]~9 , f1|qOut[2]~9, ProjectWeek1, 1
instance = comp, \Equal1~0 , Equal1~0, ProjectWeek1, 1
instance = comp, \f1|qOut[2]~10 , f1|qOut[2]~10, ProjectWeek1, 1
instance = comp, \VGA|controller|xCounter[4]~DUPLICATE , VGA|controller|xCounter[4]~DUPLICATE, ProjectWeek1, 1
instance = comp, \VGA|controller|xCounter[6]~DUPLICATE , VGA|controller|xCounter[6]~DUPLICATE, ProjectWeek1, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a5 , VGA|VideoMemory|auto_generated|ram_block1a5, ProjectWeek1, 1
instance = comp, \VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] , VGA|VideoMemory|auto_generated|decode2|w_anode126w[2], ProjectWeek1, 1
instance = comp, \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] , VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2], ProjectWeek1, 1
instance = comp, \f1|r4|altsyncram_component|auto_generated|ram_block1a7 , f1|r4|altsyncram_component|auto_generated|ram_block1a7, ProjectWeek1, 1
instance = comp, \f1|r4|altsyncram_component|auto_generated|ram_block1a4 , f1|r4|altsyncram_component|auto_generated|ram_block1a4, ProjectWeek1, 1
instance = comp, \f1|r4|altsyncram_component|auto_generated|ram_block1a10 , f1|r4|altsyncram_component|auto_generated|ram_block1a10, ProjectWeek1, 1
instance = comp, \f1|r4|altsyncram_component|auto_generated|ram_block1a1 , f1|r4|altsyncram_component|auto_generated|ram_block1a1, ProjectWeek1, 1
instance = comp, \f1|qOut[1]~11 , f1|qOut[1]~11, ProjectWeek1, 1
instance = comp, \f1|r5|altsyncram_component|auto_generated|ram_block1a7 , f1|r5|altsyncram_component|auto_generated|ram_block1a7, ProjectWeek1, 1
instance = comp, \f1|r5|altsyncram_component|auto_generated|ram_block1a4 , f1|r5|altsyncram_component|auto_generated|ram_block1a4, ProjectWeek1, 1
instance = comp, \f1|r5|altsyncram_component|auto_generated|ram_block1a10 , f1|r5|altsyncram_component|auto_generated|ram_block1a10, ProjectWeek1, 1
instance = comp, \f1|r5|altsyncram_component|auto_generated|ram_block1a1 , f1|r5|altsyncram_component|auto_generated|ram_block1a1, ProjectWeek1, 1
instance = comp, \f1|qOut[1]~12 , f1|qOut[1]~12, ProjectWeek1, 1
instance = comp, \f1|r1|altsyncram_component|auto_generated|ram_block1a10 , f1|r1|altsyncram_component|auto_generated|ram_block1a10, ProjectWeek1, 1
instance = comp, \f1|r6|altsyncram_component|auto_generated|ram_block1a10 , f1|r6|altsyncram_component|auto_generated|ram_block1a10, ProjectWeek1, 1
instance = comp, \f1|r2|altsyncram_component|auto_generated|ram_block1a10 , f1|r2|altsyncram_component|auto_generated|ram_block1a10, ProjectWeek1, 1
instance = comp, \f1|r3|altsyncram_component|auto_generated|ram_block1a10 , f1|r3|altsyncram_component|auto_generated|ram_block1a10, ProjectWeek1, 1
instance = comp, \f1|qOut[1]~16 , f1|qOut[1]~16, ProjectWeek1, 1
instance = comp, \f1|r1|altsyncram_component|auto_generated|ram_block1a4 , f1|r1|altsyncram_component|auto_generated|ram_block1a4, ProjectWeek1, 1
instance = comp, \f1|r6|altsyncram_component|auto_generated|ram_block1a4 , f1|r6|altsyncram_component|auto_generated|ram_block1a4, ProjectWeek1, 1
instance = comp, \f1|r2|altsyncram_component|auto_generated|ram_block1a4 , f1|r2|altsyncram_component|auto_generated|ram_block1a4, ProjectWeek1, 1
instance = comp, \f1|r3|altsyncram_component|auto_generated|ram_block1a4 , f1|r3|altsyncram_component|auto_generated|ram_block1a4, ProjectWeek1, 1
instance = comp, \f1|qOut[1]~14 , f1|qOut[1]~14, ProjectWeek1, 1
instance = comp, \f1|r2|altsyncram_component|auto_generated|ram_block1a7 , f1|r2|altsyncram_component|auto_generated|ram_block1a7, ProjectWeek1, 1
instance = comp, \f1|r3|altsyncram_component|auto_generated|ram_block1a7 , f1|r3|altsyncram_component|auto_generated|ram_block1a7, ProjectWeek1, 1
instance = comp, \f1|r6|altsyncram_component|auto_generated|ram_block1a7 , f1|r6|altsyncram_component|auto_generated|ram_block1a7, ProjectWeek1, 1
instance = comp, \f1|r1|altsyncram_component|auto_generated|ram_block1a7 , f1|r1|altsyncram_component|auto_generated|ram_block1a7, ProjectWeek1, 1
instance = comp, \f1|qOut[1]~15 , f1|qOut[1]~15, ProjectWeek1, 1
instance = comp, \f1|r3|altsyncram_component|auto_generated|ram_block1a1 , f1|r3|altsyncram_component|auto_generated|ram_block1a1, ProjectWeek1, 1
instance = comp, \f1|r2|altsyncram_component|auto_generated|ram_block1a1 , f1|r2|altsyncram_component|auto_generated|ram_block1a1, ProjectWeek1, 1
instance = comp, \f1|r6|altsyncram_component|auto_generated|ram_block1a1 , f1|r6|altsyncram_component|auto_generated|ram_block1a1, ProjectWeek1, 1
instance = comp, \f1|r1|altsyncram_component|auto_generated|ram_block1a1 , f1|r1|altsyncram_component|auto_generated|ram_block1a1, ProjectWeek1, 1
instance = comp, \f1|qOut[1]~13 , f1|qOut[1]~13, ProjectWeek1, 1
instance = comp, \f1|qOut[1]~17 , f1|qOut[1]~17, ProjectWeek1, 1
instance = comp, \f1|qOut[1]~18 , f1|qOut[1]~18, ProjectWeek1, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a7 , VGA|VideoMemory|auto_generated|ram_block1a7, ProjectWeek1, 1
instance = comp, \VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] , VGA|VideoMemory|auto_generated|decode2|w_anode105w[2], ProjectWeek1, 1
instance = comp, \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] , VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2], ProjectWeek1, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a2 , VGA|VideoMemory|auto_generated|ram_block1a2, ProjectWeek1, 1
instance = comp, \VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder , VGA|VideoMemory|auto_generated|address_reg_b[0]~feeder, ProjectWeek1, 1
instance = comp, \VGA|VideoMemory|auto_generated|address_reg_b[0] , VGA|VideoMemory|auto_generated|address_reg_b[0], ProjectWeek1, 1
instance = comp, \VGA|VideoMemory|auto_generated|out_address_reg_b[0] , VGA|VideoMemory|auto_generated|out_address_reg_b[0], ProjectWeek1, 1
instance = comp, \VGA|VideoMemory|auto_generated|address_reg_b[1] , VGA|VideoMemory|auto_generated|address_reg_b[1], ProjectWeek1, 1
instance = comp, \VGA|VideoMemory|auto_generated|out_address_reg_b[1] , VGA|VideoMemory|auto_generated|out_address_reg_b[1], ProjectWeek1, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 , VGA|VideoMemory|auto_generated|mux3|result_node[2]~0, ProjectWeek1, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a1 , VGA|VideoMemory|auto_generated|ram_block1a1, ProjectWeek1, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a4 , VGA|VideoMemory|auto_generated|ram_block1a4, ProjectWeek1, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 , VGA|VideoMemory|auto_generated|mux3|result_node[1]~1, ProjectWeek1, 1
instance = comp, \f1|r5|altsyncram_component|auto_generated|ram_block1a6 , f1|r5|altsyncram_component|auto_generated|ram_block1a6, ProjectWeek1, 1
instance = comp, \f1|r5|altsyncram_component|auto_generated|ram_block1a0 , f1|r5|altsyncram_component|auto_generated|ram_block1a0, ProjectWeek1, 1
instance = comp, \f1|r5|altsyncram_component|auto_generated|ram_block1a3 , f1|r5|altsyncram_component|auto_generated|ram_block1a3, ProjectWeek1, 1
instance = comp, \f1|r5|altsyncram_component|auto_generated|ram_block1a9 , f1|r5|altsyncram_component|auto_generated|ram_block1a9, ProjectWeek1, 1
instance = comp, \f1|qOut[0]~20 , f1|qOut[0]~20, ProjectWeek1, 1
instance = comp, \f1|r4|altsyncram_component|auto_generated|ram_block1a3 , f1|r4|altsyncram_component|auto_generated|ram_block1a3, ProjectWeek1, 1
instance = comp, \f1|r4|altsyncram_component|auto_generated|ram_block1a6 , f1|r4|altsyncram_component|auto_generated|ram_block1a6, ProjectWeek1, 1
instance = comp, \f1|r4|altsyncram_component|auto_generated|ram_block1a0 , f1|r4|altsyncram_component|auto_generated|ram_block1a0, ProjectWeek1, 1
instance = comp, \f1|r4|altsyncram_component|auto_generated|ram_block1a9 , f1|r4|altsyncram_component|auto_generated|ram_block1a9, ProjectWeek1, 1
instance = comp, \f1|qOut[0]~19 , f1|qOut[0]~19, ProjectWeek1, 1
instance = comp, \f1|r2|altsyncram_component|auto_generated|ram_block1a3 , f1|r2|altsyncram_component|auto_generated|ram_block1a3, ProjectWeek1, 1
instance = comp, \f1|r2|altsyncram_component|auto_generated|ram_block1a9 , f1|r2|altsyncram_component|auto_generated|ram_block1a9, ProjectWeek1, 1
instance = comp, \f1|r2|altsyncram_component|auto_generated|ram_block1a0 , f1|r2|altsyncram_component|auto_generated|ram_block1a0, ProjectWeek1, 1
instance = comp, \f1|r2|altsyncram_component|auto_generated|ram_block1a6 , f1|r2|altsyncram_component|auto_generated|ram_block1a6, ProjectWeek1, 1
instance = comp, \f1|qOut[0]~22 , f1|qOut[0]~22, ProjectWeek1, 1
instance = comp, \f1|r6|altsyncram_component|auto_generated|ram_block1a3 , f1|r6|altsyncram_component|auto_generated|ram_block1a3, ProjectWeek1, 1
instance = comp, \f1|r6|altsyncram_component|auto_generated|ram_block1a9 , f1|r6|altsyncram_component|auto_generated|ram_block1a9, ProjectWeek1, 1
instance = comp, \f1|r6|altsyncram_component|auto_generated|ram_block1a6 , f1|r6|altsyncram_component|auto_generated|ram_block1a6, ProjectWeek1, 1
instance = comp, \f1|r6|altsyncram_component|auto_generated|ram_block1a0 , f1|r6|altsyncram_component|auto_generated|ram_block1a0, ProjectWeek1, 1
instance = comp, \f1|qOut[0]~23 , f1|qOut[0]~23, ProjectWeek1, 1
instance = comp, \f1|r3|altsyncram_component|auto_generated|ram_block1a6 , f1|r3|altsyncram_component|auto_generated|ram_block1a6, ProjectWeek1, 1
instance = comp, \f1|r3|altsyncram_component|auto_generated|ram_block1a0 , f1|r3|altsyncram_component|auto_generated|ram_block1a0, ProjectWeek1, 1
instance = comp, \f1|r3|altsyncram_component|auto_generated|ram_block1a3 , f1|r3|altsyncram_component|auto_generated|ram_block1a3, ProjectWeek1, 1
instance = comp, \f1|r3|altsyncram_component|auto_generated|ram_block1a9 , f1|r3|altsyncram_component|auto_generated|ram_block1a9, ProjectWeek1, 1
instance = comp, \f1|qOut[0]~21 , f1|qOut[0]~21, ProjectWeek1, 1
instance = comp, \f1|r1|altsyncram_component|auto_generated|ram_block1a0 , f1|r1|altsyncram_component|auto_generated|ram_block1a0, ProjectWeek1, 1
instance = comp, \f1|r1|altsyncram_component|auto_generated|ram_block1a3 , f1|r1|altsyncram_component|auto_generated|ram_block1a3, ProjectWeek1, 1
instance = comp, \f1|r1|altsyncram_component|auto_generated|ram_block1a9 , f1|r1|altsyncram_component|auto_generated|ram_block1a9, ProjectWeek1, 1
instance = comp, \f1|r1|altsyncram_component|auto_generated|ram_block1a6 , f1|r1|altsyncram_component|auto_generated|ram_block1a6, ProjectWeek1, 1
instance = comp, \f1|qOut[0]~24 , f1|qOut[0]~24, ProjectWeek1, 1
instance = comp, \f1|qOut[0]~25 , f1|qOut[0]~25, ProjectWeek1, 1
instance = comp, \f1|qOut[0]~26 , f1|qOut[0]~26, ProjectWeek1, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a6 , VGA|VideoMemory|auto_generated|ram_block1a6, ProjectWeek1, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a0 , VGA|VideoMemory|auto_generated|ram_block1a0, ProjectWeek1, 1
instance = comp, \VGA|VideoMemory|auto_generated|ram_block1a3 , VGA|VideoMemory|auto_generated|ram_block1a3, ProjectWeek1, 1
instance = comp, \VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 , VGA|VideoMemory|auto_generated|mux3|result_node[0]~2, ProjectWeek1, 1
instance = comp, \SW[8]~input , SW[8]~input, ProjectWeek1, 1
instance = comp, \SW[9]~input , SW[9]~input, ProjectWeek1, 1
