

================================================================
== Vitis HLS Report for 'dataflow_parent_loop_proc15'
================================================================
* Date:           Thu Oct 13 07:49:06 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.536 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |        1|   212263|  5.000 ns|  1.061 ms|    1|  212263|       no|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+-----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency  |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+-----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_436_1  |        0|   212262|  3 ~ 70755|          -|          -|  0 ~ 3|        no|
        +--------------------+---------+---------+-----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 2 3 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_row_op_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_row_op_trans_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_16 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 6 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ctrl2_reg_load_cast_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ctrl2_reg_load_cast"   --->   Operation 7 'read' 'ctrl2_reg_load_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%layer1_reg_load_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %layer1_reg_load_cast"   --->   Operation 8 'read' 'layer1_reg_load_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%br_ln0 = br void"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.01>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%ic = phi i16 0, void %newFuncRoot, i16 %ic_2, void %.split6"   --->   Operation 10 'phi' 'ic' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.86ns)   --->   "%icmp_ln1057 = icmp_eq  i16 %ic, i16 %layer1_reg_load_cast_read"   --->   Operation 11 'icmp' 'icmp_ln1057' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln436 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @dataflow_parent_loop_str, i16 %ic, i16 %layer1_reg_load_cast" [src/main.cpp:436]   --->   Operation 12 'specdataflowpipeline' 'specdataflowpipeline_ln436' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.01ns)   --->   "%ic_2 = add i16 %ic, i16 1" [src/main.cpp:436]   --->   Operation 13 'add' 'ic_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln436 = br i1 %icmp_ln1057, void %.split6, void %._crit_edge22.loopexit.exitStub" [src/main.cpp:436]   --->   Operation 14 'br' 'br_ln436' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_parent_loop_proc14, i8 %ctrl2_reg_load_cast_read, i32 %c_row_op_st, i8 %p_read_16, i32 %c_row_op_trans_st"   --->   Operation 15 'call' 'call_ln0' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 16 'ret' 'ret_ln0' <Predicate = (icmp_ln1057)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln435 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 3, i64 1" [src/main.cpp:435]   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln435' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln435 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/main.cpp:435]   --->   Operation 18 'specloopname' 'specloopname_ln435' <Predicate = (!icmp_ln1057)> <Delay = 0.00>
ST_3 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_parent_loop_proc14, i8 %ctrl2_reg_load_cast_read, i32 %c_row_op_st, i8 %p_read_16, i32 %c_row_op_trans_st"   --->   Operation 19 'call' 'call_ln0' <Predicate = (!icmp_ln1057)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 20 'br' 'br_ln0' <Predicate = (!icmp_ln1057)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 2ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ic') with incoming values : ('ic', src/main.cpp:436) [13]  (0.489 ns)

 <State 2>: 1.02ns
The critical path consists of the following:
	'phi' operation ('ic') with incoming values : ('ic', src/main.cpp:436) [13]  (0 ns)
	'add' operation ('ic', src/main.cpp:436) [16]  (1.02 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
