[{"commit":{"message":"Rename x22_elsize to x30_elsize"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"416eb084841f060a62aee46b2f73919512db6358"},{"commit":{"message":"Fix register in stubGenerator_riscv.cpp"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"c2db6282e037590dce278923216c01197c8a729e"},{"commit":{"message":"Remove some comments"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/interp_masm_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"d25f7262ef11814dec806bb7f62779a4dbb3eb3d"},{"commit":{"message":"Fix some comments"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/interp_masm_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"}],"sha":"ce0888dfc6c30c7b1f661bbb4631528c112e5baf"},{"commit":{"message":"8308997: RISC-V: Do sign extend when comparing with zero instead of testing the sign bit"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/interp_masm_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/sharedRuntime_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/templateTable_riscv.cpp"}],"sha":"4bc7a903fb09a0401cef11f3d76e211637a96654"}]