Total verification running time: 00:00:33
Result: Proved

[P4 + P4LTL->Boogie]:
P4xos/learner.p4(12): [--Wwarn=deprecated] warning: mark_to_drop: Using deprecated feature mark_to_drop. Please use mark_to_drop(standard_metadata) instead.
        mark_to_drop();
        ^^^^^^^^^^^^
/home/p4ltl/Desktop/P4B-Translator/build/p4include/v1model.p4(416)
extern void mark_to_drop();
            ^^^^^^^^^^^^
P4LTL parsing result: ([]((AP(((hdr.paxos.inst == a) && drop)) ==> (X((([](AP(((hdr.paxos.inst == a) ==> drop)))) || (AP(((hdr.paxos.inst == a) ==> drop)) U AP((((meta.paxos_metadata.ack_acceptors == 6) || (meta.paxos_metadata.ack_acceptors == 5)) || (meta.paxos_metadata.ack_acceptors == 3))))))))))

P4LTL parsing result: ([](AP((valid(hdr.ipv4) && valid(hdr.paxos)))))

//#LTLProperty:
 ([]((AP(((_p4ltl_3 == true) && drop)) ==> (X((([](AP(((_p4ltl_3 == true) ==> drop)))) || (AP(((_p4ltl_3 == true) ==> drop)) U AP((((_p4ltl_2 == true) || (_p4ltl_1 == true)) || (_p4ltl_0 == true))))))))))
//#LTLFairness:
 ([](AP((hdr.ipv4.valid == true && hdr.paxos.valid == true))))
backend cpu time 0.075978 s
program cpu time 0.435753 s

[Boogie Line Num]
831 /home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl

[Boogie->Verified Result]:
This is Ultimate 0.2.2-P4LTL-348d754-m
[2023-01-16 06:39:55,192 INFO  L177        SettingsManager]: Resetting all preferences to default values...
[2023-01-16 06:39:55,194 INFO  L181        SettingsManager]: Resetting UltimateCore preferences to default values
[2023-01-16 06:39:55,227 INFO  L184        SettingsManager]: Ultimate Commandline Interface provides no preferences, ignoring...
[2023-01-16 06:39:55,228 INFO  L181        SettingsManager]: Resetting Boogie Preprocessor preferences to default values
[2023-01-16 06:39:55,229 INFO  L181        SettingsManager]: Resetting Boogie Procedure Inliner preferences to default values
[2023-01-16 06:39:55,230 INFO  L181        SettingsManager]: Resetting Abstract Interpretation preferences to default values
[2023-01-16 06:39:55,232 INFO  L181        SettingsManager]: Resetting LassoRanker preferences to default values
[2023-01-16 06:39:55,234 INFO  L181        SettingsManager]: Resetting Reaching Definitions preferences to default values
[2023-01-16 06:39:55,235 INFO  L181        SettingsManager]: Resetting SyntaxChecker preferences to default values
[2023-01-16 06:39:55,236 INFO  L181        SettingsManager]: Resetting Sifa preferences to default values
[2023-01-16 06:39:55,237 INFO  L184        SettingsManager]: Büchi Program Product provides no preferences, ignoring...
[2023-01-16 06:39:55,238 INFO  L181        SettingsManager]: Resetting LTL2Aut preferences to default values
[2023-01-16 06:39:55,239 INFO  L181        SettingsManager]: Resetting PEA to Boogie preferences to default values
[2023-01-16 06:39:55,240 INFO  L181        SettingsManager]: Resetting BlockEncodingV2 preferences to default values
[2023-01-16 06:39:55,241 INFO  L181        SettingsManager]: Resetting ChcToBoogie preferences to default values
[2023-01-16 06:39:55,242 INFO  L181        SettingsManager]: Resetting AutomataScriptInterpreter preferences to default values
[2023-01-16 06:39:55,243 INFO  L181        SettingsManager]: Resetting BuchiAutomizer preferences to default values
[2023-01-16 06:39:55,244 INFO  L181        SettingsManager]: Resetting CACSL2BoogieTranslator preferences to default values
[2023-01-16 06:39:55,245 INFO  L181        SettingsManager]: Resetting CodeCheck preferences to default values
[2023-01-16 06:39:55,247 INFO  L181        SettingsManager]: Resetting InvariantSynthesis preferences to default values
[2023-01-16 06:39:55,248 INFO  L181        SettingsManager]: Resetting RCFGBuilder preferences to default values
[2023-01-16 06:39:55,248 INFO  L181        SettingsManager]: Resetting Referee preferences to default values
[2023-01-16 06:39:55,249 INFO  L181        SettingsManager]: Resetting TraceAbstraction preferences to default values
[2023-01-16 06:39:55,251 INFO  L184        SettingsManager]: TraceAbstractionConcurrent provides no preferences, ignoring...
[2023-01-16 06:39:55,251 INFO  L184        SettingsManager]: TraceAbstractionWithAFAs provides no preferences, ignoring...
[2023-01-16 06:39:55,252 INFO  L181        SettingsManager]: Resetting TreeAutomizer preferences to default values
[2023-01-16 06:39:55,252 INFO  L181        SettingsManager]: Resetting IcfgToChc preferences to default values
[2023-01-16 06:39:55,253 INFO  L181        SettingsManager]: Resetting IcfgTransformer preferences to default values
[2023-01-16 06:39:55,253 INFO  L184        SettingsManager]: ReqToTest provides no preferences, ignoring...
[2023-01-16 06:39:55,253 INFO  L181        SettingsManager]: Resetting ThufvLTL2Aut preferences to default values
[2023-01-16 06:39:55,254 INFO  L181        SettingsManager]: Resetting ThufvSpecLang preferences to default values
[2023-01-16 06:39:55,255 INFO  L181        SettingsManager]: Resetting Boogie Printer preferences to default values
[2023-01-16 06:39:55,256 INFO  L181        SettingsManager]: Resetting ChcSmtPrinter preferences to default values
[2023-01-16 06:39:55,256 INFO  L181        SettingsManager]: Resetting ReqPrinter preferences to default values
[2023-01-16 06:39:55,257 INFO  L181        SettingsManager]: Resetting Witness Printer preferences to default values
[2023-01-16 06:39:55,258 INFO  L184        SettingsManager]: Boogie PL CUP Parser provides no preferences, ignoring...
[2023-01-16 06:39:55,258 INFO  L181        SettingsManager]: Resetting CDTParser preferences to default values
[2023-01-16 06:39:55,259 INFO  L184        SettingsManager]: AutomataScriptParser provides no preferences, ignoring...
[2023-01-16 06:39:55,259 INFO  L184        SettingsManager]: ReqParser provides no preferences, ignoring...
[2023-01-16 06:39:55,259 INFO  L181        SettingsManager]: Resetting SmtParser preferences to default values
[2023-01-16 06:39:55,261 INFO  L181        SettingsManager]: Resetting Witness Parser preferences to default values
[2023-01-16 06:39:55,261 INFO  L188        SettingsManager]: Finished resetting all preferences to default values...
[2023-01-16 06:39:55,262 INFO  L101        SettingsManager]: Beginning loading settings from /home/p4ltl/Desktop/UP4LTL-linux/config/P4LTL.epf
[2023-01-16 06:39:55,275 INFO  L113        SettingsManager]: Loading preferences was successful
[2023-01-16 06:39:55,275 INFO  L115        SettingsManager]: Preferences different from defaults after loading the file:
[2023-01-16 06:39:55,276 INFO  L136        SettingsManager]: Preferences of LTL2Aut differ from their defaults:
[2023-01-16 06:39:55,276 INFO  L138        SettingsManager]:  * Read property from file=true
[2023-01-16 06:39:55,276 INFO  L136        SettingsManager]: Preferences of BlockEncodingV2 differ from their defaults:
[2023-01-16 06:39:55,276 INFO  L138        SettingsManager]:  * Minimize states using LBE with the strategy=NONE
[2023-01-16 06:39:55,276 INFO  L136        SettingsManager]: Preferences of BuchiAutomizer differ from their defaults:
[2023-01-16 06:39:55,277 INFO  L138        SettingsManager]:  * Compute Interpolants along a Counterexample=Craig_TreeInterpolation
[2023-01-16 06:39:55,277 INFO  L138        SettingsManager]:  * Use old map elimination=false
[2023-01-16 06:39:55,277 INFO  L138        SettingsManager]:  * Try twofold refinement=false
[2023-01-16 06:39:55,277 INFO  L136        SettingsManager]: Preferences of CACSL2BoogieTranslator differ from their defaults:
[2023-01-16 06:39:55,277 INFO  L138        SettingsManager]:  * Overapproximate operations on floating types=true
[2023-01-16 06:39:55,277 INFO  L138        SettingsManager]:  * Check division by zero=IGNORE
[2023-01-16 06:39:55,277 INFO  L138        SettingsManager]:  * Pointer to allocated memory at dereference=IGNORE
[2023-01-16 06:39:55,277 INFO  L138        SettingsManager]:  * If two pointers are subtracted or compared they have the same base address=IGNORE
[2023-01-16 06:39:55,277 INFO  L138        SettingsManager]:  * Check array bounds for arrays that are off heap=IGNORE
[2023-01-16 06:39:55,277 INFO  L138        SettingsManager]:  * Check if freed pointer was valid=false
[2023-01-16 06:39:55,278 INFO  L138        SettingsManager]:  * Pointer base address is valid at dereference=IGNORE
[2023-01-16 06:39:55,278 INFO  L136        SettingsManager]: Preferences of RCFGBuilder differ from their defaults:
[2023-01-16 06:39:55,278 INFO  L138        SettingsManager]:  * Size of a code block=SingleStatement
[2023-01-16 06:39:55,278 INFO  L138        SettingsManager]:  * SMT solver=Internal_SMTInterpol
[2023-01-16 06:39:55,278 INFO  L138        SettingsManager]:  * Remove assume true statements=false
[2023-01-16 06:39:55,278 INFO  L136        SettingsManager]: Preferences of TraceAbstraction differ from their defaults:
[2023-01-16 06:39:55,278 INFO  L138        SettingsManager]:  * Compute Interpolants along a Counterexample=FPandBP
[2023-01-16 06:39:55,278 INFO  L138        SettingsManager]:  * Trace refinement strategy=CAMEL
[2023-01-16 06:39:55,278 INFO  L138        SettingsManager]:  * Command for external solver=z3 SMTLIB2_COMPLIANT=true -memory:2024 -smt2 -in
[2023-01-16 06:39:55,278 INFO  L138        SettingsManager]:  * SMT solver=External_ModelsAndUnsatCoreMode
[2023-01-16 06:39:55,279 INFO  L136        SettingsManager]: Preferences of Boogie Printer differ from their defaults:
[2023-01-16 06:39:55,279 INFO  L138        SettingsManager]:  * Dump path:=C:\Users\Greenie\Desktop\Project\P4LTL\trunk\examples\P4LTL
WARNING: An illegal reflective access operation has occurred
WARNING: Illegal reflective access by com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1 (file:/home/p4ltl/Desktop/UP4LTL-linux/plugins/com.sun.xml.bind_2.2.0.v201505121915.jar) to method java.lang.ClassLoader.defineClass(java.lang.String,byte[],int,int)
WARNING: Please consider reporting this to the maintainers of com.sun.xml.bind.v2.runtime.reflect.opt.Injector$1
WARNING: Use --illegal-access=warn to enable warnings of further illegal reflective access operations
WARNING: All illegal access operations will be denied in a future release
[2023-01-16 06:39:55,484 INFO  L75    nceAwareModelManager]: Repository-Root is: /tmp
[2023-01-16 06:39:55,502 INFO  L261   ainManager$Toolchain]: [Toolchain 1]: Applicable parser(s) successfully (re)initialized
[2023-01-16 06:39:55,504 INFO  L217   ainManager$Toolchain]: [Toolchain 1]: Toolchain selected.
[2023-01-16 06:39:55,505 INFO  L271        PluginConnector]: Initializing Boogie PL CUP Parser...
[2023-01-16 06:39:55,506 INFO  L275        PluginConnector]: Boogie PL CUP Parser initialized
[2023-01-16 06:39:55,507 INFO  L432   ainManager$Toolchain]: [Toolchain 1]: Parsing single file: /home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl
[2023-01-16 06:39:55,507 INFO  L110           BoogieParser]: Parsing: '/home/p4ltl/Desktop/UP4LTL-linux/p4ltl_boogie.bpl'
[2023-01-16 06:39:55,546 INFO  L299   ainManager$Toolchain]: ####################### [Toolchain 1] #######################
[2023-01-16 06:39:55,547 INFO  L131        ToolchainWalker]: Walking toolchain with 7 elements.
[2023-01-16 06:39:55,548 INFO  L113        PluginConnector]: ------------------------Boogie Preprocessor----------------------------
[2023-01-16 06:39:55,548 INFO  L271        PluginConnector]: Initializing Boogie Preprocessor...
[2023-01-16 06:39:55,548 INFO  L275        PluginConnector]: Boogie Preprocessor initialized
[2023-01-16 06:39:55,574 INFO  L185        PluginConnector]: Executing the observer EnsureBoogieModelObserver from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 06:39:55" (1/1) ...
[2023-01-16 06:39:55,576 INFO  L185        PluginConnector]: Executing the observer TypeChecker from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 06:39:55" (1/1) ...
[2023-01-16 06:39:55,588 INFO  L185        PluginConnector]: Executing the observer ConstExpander from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 06:39:55" (1/1) ...
[2023-01-16 06:39:55,588 INFO  L185        PluginConnector]: Executing the observer StructExpander from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 06:39:55" (1/1) ...
[2023-01-16 06:39:55,601 INFO  L185        PluginConnector]: Executing the observer UnstructureCode from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 06:39:55" (1/1) ...
[2023-01-16 06:39:55,607 INFO  L185        PluginConnector]: Executing the observer FunctionInliner from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 06:39:55" (1/1) ...
[2023-01-16 06:39:55,615 INFO  L185        PluginConnector]: Executing the observer BoogieSymbolTableConstructor from plugin Boogie Preprocessor for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 06:39:55" (1/1) ...
[2023-01-16 06:39:55,618 INFO  L132        PluginConnector]: ------------------------ END Boogie Preprocessor----------------------------
[2023-01-16 06:39:55,620 INFO  L113        PluginConnector]: ------------------------ThufvSpecLang----------------------------
[2023-01-16 06:39:55,620 INFO  L271        PluginConnector]: Initializing ThufvSpecLang...
[2023-01-16 06:39:55,623 INFO  L275        PluginConnector]: ThufvSpecLang initialized
[2023-01-16 06:39:55,627 INFO  L185        PluginConnector]: Executing the observer ThufvSpecLangObserver from plugin ThufvSpecLang for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 06:39:55" (1/1) ...
[2023-01-16 06:39:55,631 INFO  L184   hufvSpecLangObserver]: P4LTL Spec is: ([]((AP(((_p4ltl_3 == true) && drop)) ==> (X((([](AP(((_p4ltl_3 == true) ==> drop)))) || (AP(((_p4ltl_3 == true) ==> drop)) U AP((((_p4ltl_2 == true) || (_p4ltl_1 == true)) || (_p4ltl_0 == true))))))))))
[2023-01-16 06:39:55,631 INFO  L312   hufvSpecLangObserver]: translating P4LTL formula: ([]((AP(((_p4ltl_3 == true) && drop)) ==> (X((([](AP(((_p4ltl_3 == true) ==> drop)))) || (AP(((_p4ltl_3 == true) ==> drop)) U AP((((_p4ltl_2 == true) || (_p4ltl_1 == true)) || (_p4ltl_0 == true))))))))))
[2023-01-16 06:39:55,631 INFO  L331   hufvSpecLangObserver]: Starting to parse P4LTL Formula to AstNode: ([]((AP(((_p4ltl_3 == true) && drop)) ==> (X((([](AP(((_p4ltl_3 == true) ==> drop)))) || (AP(((_p4ltl_3 == true) ==> drop)) U AP((((_p4ltl_2 == true) || (_p4ltl_1 == true)) || (_p4ltl_0 == true))))))))))
Token: (
Token: []
Token: (
Token: (
Token: AP
Token: (
Token: (
Token: (
Token: _p4ltl_3
Token: ==
Token: true
Token: )
Token: &&
Token: drop
Token: )
Token: )
Token: ==>
Token: (
Token: X
Token: (
Token: (
Token: (
Token: []
Token: (
Token: AP
Token: (
Token: (
Token: (
Token: _p4ltl_3
Token: ==
Token: true
Token: )
Token: ==>
Token: drop
Token: )
Token: )
Token: )
Token: )
Token: ||
Token: (
Token: AP
Token: (
Token: (
Token: (
Token: _p4ltl_3
Token: ==
Token: true
Token: )
Token: ==>
Token: drop
Token: )
Token: )
Token: U
Token: AP
Token: (
Token: (
Token: (
Token: (
Token: _p4ltl_2
Token: ==
Token: true
Token: )
Token: ||
Token: (
Token: _p4ltl_1
Token: ==
Token: true
Token: )
Token: )
Token: ||
Token: (
Token: _p4ltl_0
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: )
Token: 
Token: 
[2023-01-16 06:39:55,641 INFO  L336   hufvSpecLangObserver]: Successfully lexed and parsed: ([]((AP(((_p4ltl_3 == true) && drop)) ==> (X((([](AP(((_p4ltl_3 == true) ==> drop)))) || (AP(((_p4ltl_3 == true) ==> drop)) U AP((((_p4ltl_2 == true) || (_p4ltl_1 == true)) || (_p4ltl_0 == true))))))))))
[2023-01-16 06:39:55,641 INFO  L316   hufvSpecLangObserver]: translated to regular LTL formula: ( [](( AP(( _p4ltl_3==true && drop )) ==> ( X(( ( [](AP(( _p4ltl_3==true ==> drop ))) ) || ( AP(( _p4ltl_3==true ==> drop )) U AP(( ( _p4ltl_2==true || _p4ltl_1==true ) || _p4ltl_0==true )) ) )) ) )) )
==== class: class ast.UnaryTemporalOperator
==== class: class ast.BinaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.Drop
==== class: class ast.UnaryTemporalOperator
==== class: class ast.BinaryTemporalOperator
==== class: class ast.UnaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.Drop
==== class: class ast.BinaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.Drop
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
[2023-01-16 06:39:55,644 INFO  L218   hufvSpecLangObserver]: P4LTL Fairness Spec is: ([](AP((hdr.ipv4.valid == true && hdr.paxos.valid == true))))
[2023-01-16 06:39:55,644 INFO  L312   hufvSpecLangObserver]: translating P4LTL formula: ([](AP((hdr.ipv4.valid == true && hdr.paxos.valid == true))))
[2023-01-16 06:39:55,645 INFO  L331   hufvSpecLangObserver]: Starting to parse P4LTL Formula to AstNode: ([](AP((hdr.ipv4.valid == true && hdr.paxos.valid == true))))
Token: (
Token: []
Token: (
Token: AP
Token: (
Token: (
Token: hdr.ipv4.valid
Token: ==
Token: true
Token: &&
Token: hdr.paxos.valid
Token: ==
Token: true
Token: )
Token: )
Token: )
Token: )
Token: 
Token: 
[2023-01-16 06:39:55,645 INFO  L336   hufvSpecLangObserver]: Successfully lexed and parsed: ([](AP((hdr.ipv4.valid == true && hdr.paxos.valid == true))))
[2023-01-16 06:39:55,645 INFO  L316   hufvSpecLangObserver]: translated to regular LTL formula: ( [](AP(( hdr.ipv4.valid==true && hdr.paxos.valid==true ))) )
==== class: class ast.UnaryTemporalOperator
==== class: class ast.P4LTLAtomicProposition
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BinaryOperator
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
==== class: class ast.ExtendedComparativeOperator
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.Name
==== class: class de.uni_freiburg.informatik.ultimate.ltl2aut.ast.BoolLiteral
[2023-01-16 06:39:55,647 INFO  L288   hufvSpecLangObserver]: File already exists and will be overwritten: /home/p4ltl/Desktop/UP4LTL-linux/__p4ltl_ast.json
[2023-01-16 06:39:55,647 INFO  L291   hufvSpecLangObserver]: Writing to file /home/p4ltl/Desktop/UP4LTL-linux/__p4ltl_ast.json
[2023-01-16 06:39:55,649 INFO  L202        PluginConnector]: Adding new model Hardcoded edu.tsinghua.ss.thufv.specLang AST 16.01 06:39:55 PropertyContainer
[2023-01-16 06:39:55,649 INFO  L132        PluginConnector]: ------------------------ END ThufvSpecLang----------------------------
[2023-01-16 06:39:55,650 INFO  L113        PluginConnector]: ------------------------RCFGBuilder----------------------------
[2023-01-16 06:39:55,650 INFO  L271        PluginConnector]: Initializing RCFGBuilder...
[2023-01-16 06:39:55,650 INFO  L275        PluginConnector]: RCFGBuilder initialized
[2023-01-16 06:39:55,651 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 06:39:55" (1/2) ...
[2023-01-16 06:39:55,657 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 06:39:55,730 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure NoAction_0 given in one single declaration
[2023-01-16 06:39:55,730 INFO  L130     BoogieDeclarations]: Found specification of procedure NoAction_0
[2023-01-16 06:39:55,730 INFO  L138     BoogieDeclarations]: Found implementation of procedure NoAction_0
[2023-01-16 06:39:55,731 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure ULTIMATE.start given in one single declaration
[2023-01-16 06:39:55,731 INFO  L130     BoogieDeclarations]: Found specification of procedure ULTIMATE.start
[2023-01-16 06:39:55,731 INFO  L138     BoogieDeclarations]: Found implementation of procedure ULTIMATE.start
[2023-01-16 06:39:55,731 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _drop given in one single declaration
[2023-01-16 06:39:55,732 INFO  L130     BoogieDeclarations]: Found specification of procedure _drop
[2023-01-16 06:39:55,732 INFO  L138     BoogieDeclarations]: Found implementation of procedure _drop
[2023-01-16 06:39:55,732 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure _parser_TopParser given in one single declaration
[2023-01-16 06:39:55,732 INFO  L130     BoogieDeclarations]: Found specification of procedure _parser_TopParser
[2023-01-16 06:39:55,733 INFO  L138     BoogieDeclarations]: Found implementation of procedure _parser_TopParser
[2023-01-16 06:39:55,733 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure accept given in one single declaration
[2023-01-16 06:39:55,734 INFO  L130     BoogieDeclarations]: Found specification of procedure accept
[2023-01-16 06:39:55,734 INFO  L138     BoogieDeclarations]: Found implementation of procedure accept
[2023-01-16 06:39:55,734 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure computeChecksum given in one single declaration
[2023-01-16 06:39:55,735 INFO  L130     BoogieDeclarations]: Found specification of procedure computeChecksum
[2023-01-16 06:39:55,735 INFO  L138     BoogieDeclarations]: Found implementation of procedure computeChecksum
[2023-01-16 06:39:55,735 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure egress given in one single declaration
[2023-01-16 06:39:55,735 INFO  L130     BoogieDeclarations]: Found specification of procedure egress
[2023-01-16 06:39:55,735 INFO  L138     BoogieDeclarations]: Found implementation of procedure egress
[2023-01-16 06:39:55,735 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure forward given in one single declaration
[2023-01-16 06:39:55,736 INFO  L130     BoogieDeclarations]: Found specification of procedure forward
[2023-01-16 06:39:55,736 INFO  L138     BoogieDeclarations]: Found implementation of procedure forward
[2023-01-16 06:39:55,737 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure handle_2b given in one single declaration
[2023-01-16 06:39:55,737 INFO  L130     BoogieDeclarations]: Found specification of procedure handle_2b
[2023-01-16 06:39:55,737 INFO  L138     BoogieDeclarations]: Found implementation of procedure handle_2b
[2023-01-16 06:39:55,737 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure handle_new_value given in one single declaration
[2023-01-16 06:39:55,737 INFO  L130     BoogieDeclarations]: Found specification of procedure handle_new_value
[2023-01-16 06:39:55,737 INFO  L138     BoogieDeclarations]: Found implementation of procedure handle_new_value
[2023-01-16 06:39:55,737 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure havocProcedure given in one single declaration
[2023-01-16 06:39:55,737 INFO  L130     BoogieDeclarations]: Found specification of procedure havocProcedure
[2023-01-16 06:39:55,737 INFO  L138     BoogieDeclarations]: Found implementation of procedure havocProcedure
[2023-01-16 06:39:55,737 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure ingress given in one single declaration
[2023-01-16 06:39:55,737 INFO  L130     BoogieDeclarations]: Found specification of procedure ingress
[2023-01-16 06:39:55,737 INFO  L138     BoogieDeclarations]: Found implementation of procedure ingress
[2023-01-16 06:39:55,738 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure learner_tbl_0.apply given in one single declaration
[2023-01-16 06:39:55,738 INFO  L130     BoogieDeclarations]: Found specification of procedure learner_tbl_0.apply
[2023-01-16 06:39:55,738 INFO  L138     BoogieDeclarations]: Found implementation of procedure learner_tbl_0.apply
[2023-01-16 06:39:55,738 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure main given in one single declaration
[2023-01-16 06:39:55,738 INFO  L130     BoogieDeclarations]: Found specification of procedure main
[2023-01-16 06:39:55,738 INFO  L138     BoogieDeclarations]: Found implementation of procedure main
[2023-01-16 06:39:55,738 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure mainProcedure given in one single declaration
[2023-01-16 06:39:55,738 INFO  L130     BoogieDeclarations]: Found specification of procedure mainProcedure
[2023-01-16 06:39:55,738 INFO  L138     BoogieDeclarations]: Found implementation of procedure mainProcedure
[2023-01-16 06:39:55,738 INFO  L130     BoogieDeclarations]: Found specification of procedure mark_to_drop
[2023-01-16 06:39:55,738 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure parse_arp given in one single declaration
[2023-01-16 06:39:55,738 INFO  L130     BoogieDeclarations]: Found specification of procedure parse_arp
[2023-01-16 06:39:55,738 INFO  L138     BoogieDeclarations]: Found implementation of procedure parse_arp
[2023-01-16 06:39:55,738 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure parse_icmp given in one single declaration
[2023-01-16 06:39:55,739 INFO  L130     BoogieDeclarations]: Found specification of procedure parse_icmp
[2023-01-16 06:39:55,739 INFO  L138     BoogieDeclarations]: Found implementation of procedure parse_icmp
[2023-01-16 06:39:55,739 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure parse_ipv4 given in one single declaration
[2023-01-16 06:39:55,739 INFO  L130     BoogieDeclarations]: Found specification of procedure parse_ipv4
[2023-01-16 06:39:55,739 INFO  L138     BoogieDeclarations]: Found implementation of procedure parse_ipv4
[2023-01-16 06:39:55,739 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure parse_paxos given in one single declaration
[2023-01-16 06:39:55,739 INFO  L130     BoogieDeclarations]: Found specification of procedure parse_paxos
[2023-01-16 06:39:55,739 INFO  L138     BoogieDeclarations]: Found implementation of procedure parse_paxos
[2023-01-16 06:39:55,740 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure parse_udp given in one single declaration
[2023-01-16 06:39:55,740 INFO  L130     BoogieDeclarations]: Found specification of procedure parse_udp
[2023-01-16 06:39:55,740 INFO  L138     BoogieDeclarations]: Found implementation of procedure parse_udp
[2023-01-16 06:39:55,740 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure place_holder_table_0.apply given in one single declaration
[2023-01-16 06:39:55,740 INFO  L130     BoogieDeclarations]: Found specification of procedure place_holder_table_0.apply
[2023-01-16 06:39:55,740 INFO  L138     BoogieDeclarations]: Found implementation of procedure place_holder_table_0.apply
[2023-01-16 06:39:55,740 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure read_round given in one single declaration
[2023-01-16 06:39:55,740 INFO  L130     BoogieDeclarations]: Found specification of procedure read_round
[2023-01-16 06:39:55,740 INFO  L138     BoogieDeclarations]: Found implementation of procedure read_round
[2023-01-16 06:39:55,741 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure registerHistory2B_0.write given in one single declaration
[2023-01-16 06:39:55,741 INFO  L130     BoogieDeclarations]: Found specification of procedure registerHistory2B_0.write
[2023-01-16 06:39:55,741 INFO  L138     BoogieDeclarations]: Found implementation of procedure registerHistory2B_0.write
[2023-01-16 06:39:55,741 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure registerRound_0.write given in one single declaration
[2023-01-16 06:39:55,741 INFO  L130     BoogieDeclarations]: Found specification of procedure registerRound_0.write
[2023-01-16 06:39:55,742 INFO  L138     BoogieDeclarations]: Found implementation of procedure registerRound_0.write
[2023-01-16 06:39:55,742 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure registerValue_0.write given in one single declaration
[2023-01-16 06:39:55,742 INFO  L130     BoogieDeclarations]: Found specification of procedure registerValue_0.write
[2023-01-16 06:39:55,742 INFO  L138     BoogieDeclarations]: Found implementation of procedure registerValue_0.write
[2023-01-16 06:39:55,742 INFO  L130     BoogieDeclarations]: Found specification of procedure reject
[2023-01-16 06:39:55,742 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure reset_consensus_instance_0.apply given in one single declaration
[2023-01-16 06:39:55,742 INFO  L130     BoogieDeclarations]: Found specification of procedure reset_consensus_instance_0.apply
[2023-01-16 06:39:55,742 INFO  L138     BoogieDeclarations]: Found implementation of procedure reset_consensus_instance_0.apply
[2023-01-16 06:39:55,742 INFO  L130     BoogieDeclarations]: Found specification of procedure setInvalid
[2023-01-16 06:39:55,742 INFO  L130     BoogieDeclarations]: Found specification of procedure setValid
[2023-01-16 06:39:55,742 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure start given in one single declaration
[2023-01-16 06:39:55,742 INFO  L130     BoogieDeclarations]: Found specification of procedure start
[2023-01-16 06:39:55,742 INFO  L138     BoogieDeclarations]: Found implementation of procedure start
[2023-01-16 06:39:55,742 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure transport_tbl_0.apply given in one single declaration
[2023-01-16 06:39:55,743 INFO  L130     BoogieDeclarations]: Found specification of procedure transport_tbl_0.apply
[2023-01-16 06:39:55,743 INFO  L138     BoogieDeclarations]: Found implementation of procedure transport_tbl_0.apply
[2023-01-16 06:39:55,743 INFO  L124     BoogieDeclarations]: Specification and implementation of procedure verifyChecksum given in one single declaration
[2023-01-16 06:39:55,743 INFO  L130     BoogieDeclarations]: Found specification of procedure verifyChecksum
[2023-01-16 06:39:55,743 INFO  L138     BoogieDeclarations]: Found implementation of procedure verifyChecksum
[2023-01-16 06:39:55,803 INFO  L234             CfgBuilder]: Building ICFG
[2023-01-16 06:39:55,805 INFO  L260             CfgBuilder]: Building CFG for each procedure with an implementation
[2023-01-16 06:39:56,090 INFO  L275             CfgBuilder]: Performing block encoding
[2023-01-16 06:39:56,103 INFO  L294             CfgBuilder]: Using the 1 location(s) as analysis (start of procedure ULTIMATE.start)
[2023-01-16 06:39:56,104 INFO  L299             CfgBuilder]: Removed 0 assume(true) statements.
[2023-01-16 06:39:56,107 INFO  L202        PluginConnector]: Adding new model p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 16.01 06:39:56 BoogieIcfgContainer
[2023-01-16 06:39:56,108 INFO  L185        PluginConnector]: Executing the observer RCFGBuilderObserver from plugin RCFGBuilder for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 16.01 06:39:55" (2/2) ...
[2023-01-16 06:39:56,109 INFO  L82     RCFGBuilderObserver]: No WrapperNode. Let Ultimate process with next node
[2023-01-16 06:39:56,110 INFO  L205        PluginConnector]: Invalid model from RCFGBuilder for observer de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder.RCFGBuilderObserver@f9c1021 and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 16.01 06:39:56, skipping insertion in model container
[2023-01-16 06:39:56,111 INFO  L132        PluginConnector]: ------------------------ END RCFGBuilder----------------------------
[2023-01-16 06:39:56,113 INFO  L113        PluginConnector]: ------------------------ThufvLTL2Aut----------------------------
[2023-01-16 06:39:56,113 INFO  L271        PluginConnector]: Initializing ThufvLTL2Aut...
[2023-01-16 06:39:56,114 INFO  L275        PluginConnector]: ThufvLTL2Aut initialized
[2023-01-16 06:39:56,116 INFO  L185        PluginConnector]: Executing the observer ThufvLTL2AutObserver from plugin ThufvLTL2Aut for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 16.01 06:39:55" (2/3) ...
[2023-01-16 06:39:56,117 INFO  L119   ThufvLTL2AutObserver]: Checking fairness + property: !(( [](AP(( hdr.ipv4.valid==true && hdr.paxos.valid==true ))) )) || ( ( [](( AP(( _p4ltl_3==true && drop )) ==> ( X(( ( [](AP(( _p4ltl_3==true ==> drop ))) ) || ( AP(( _p4ltl_3==true ==> drop )) U AP(( ( _p4ltl_2==true || _p4ltl_1==true ) || _p4ltl_0==true )) ) )) ) )) ))
[2023-01-16 06:39:56,127 INFO  L189       MonitoredProcess]: No working directory specified, using /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba
[2023-01-16 06:39:56,150 INFO  L229       MonitoredProcess]: Starting monitored process 1 with /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba -f ! ( ! ( ( [] ( a ) ) ) || ( ( [] ( ( b -> ( X ( ( ( [] ( c ) ) || ( c U d ) ) ) ) ) ) ) ) )  (exit command is null, workingDir is null)
[2023-01-16 06:39:56,158 INFO  L552       MonitoredProcess]: [MP /home/p4ltl/Desktop/UP4LTL-linux/ltl2ba -f ! ( ! ( ( [] ( a ) ) ) || ( ( [] ( ( b -> ( X ( ( ( [] ( c ) ) || ( c U d ) ) ) ) ) ) ) ) )  (1)] Ended with exit code 0
[2023-01-16 06:39:56,182 INFO  L133   ThufvLTL2AutObserver]: LTL Property is: !(( []((hdr.ipv4.valid == true && hdr.paxos.valid == true)) )) || ( ( [](( (_p4ltl_3 == true && drop) ==> ( X(( ( []((_p4ltl_3 == true ==> drop)) ) || ( (_p4ltl_3 == true ==> drop) U ((_p4ltl_2 == true || _p4ltl_1 == true) || _p4ltl_0 == true) ) )) ) )) ))
[2023-01-16 06:39:56,183 INFO  L202        PluginConnector]: Adding new model Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 16.01 06:39:56 NWAContainer
[2023-01-16 06:39:56,184 INFO  L132        PluginConnector]: ------------------------ END ThufvLTL2Aut----------------------------
[2023-01-16 06:39:56,186 INFO  L113        PluginConnector]: ------------------------Büchi Program Product----------------------------
[2023-01-16 06:39:56,186 INFO  L271        PluginConnector]: Initializing Büchi Program Product...
[2023-01-16 06:39:56,189 INFO  L275        PluginConnector]: Büchi Program Product initialized
[2023-01-16 06:39:56,191 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin Büchi Program Product for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 16.01 06:39:56" (3/4) ...
[2023-01-16 06:39:56,192 INFO  L205        PluginConnector]: Invalid model from Büchi Program Product for observer de.uni_freiburg.informatik.ultimate.buchiprogramproduct.BuchiProductObserver@59a827 and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 16.01 06:39:56, skipping insertion in model container
[2023-01-16 06:39:56,193 INFO  L185        PluginConnector]: Executing the observer BuchiProductObserver from plugin Büchi Program Product for "Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 16.01 06:39:56" (4/4) ...
[2023-01-16 06:39:56,198 INFO  L104   BuchiProductObserver]: Initial property automaton 3 locations, 5 edges
[2023-01-16 06:39:56,208 INFO  L110   BuchiProductObserver]: Initial RCFG 250 locations, 304 edges
[2023-01-16 06:39:56,209 INFO  L93    BuchiProductObserver]: Beginning generation of product automaton
[2023-01-16 06:39:56,213 INFO  L170       ProductGenerator]: ----- Annotating TransactionInfo ...
[2023-01-16 06:39:56,214 INFO  L189       ProductGenerator]: +++++ Call method name: registerValue_0.write
[2023-01-16 06:39:56,214 INFO  L189       ProductGenerator]: +++++ Call method name: registerValue_0.write
[2023-01-16 06:39:56,214 INFO  L189       ProductGenerator]: +++++ Call method name: mainProcedure
[2023-01-16 06:39:56,215 INFO  L189       ProductGenerator]: +++++ Call method name: NoAction_0
[2023-01-16 06:39:56,215 INFO  L189       ProductGenerator]: +++++ Call method name: main
[2023-01-16 06:39:56,215 INFO  L192       ProductGenerator]: ----- Handling transaction edge from mainEXIT to L696-1
[2023-01-16 06:39:56,215 INFO  L189       ProductGenerator]: +++++ Call method name: transport_tbl_0.apply
[2023-01-16 06:39:56,215 INFO  L189       ProductGenerator]: +++++ Call method name: parse_icmp
[2023-01-16 06:39:56,216 INFO  L189       ProductGenerator]: +++++ Call method name: egress
[2023-01-16 06:39:56,216 INFO  L189       ProductGenerator]: +++++ Call method name: learner_tbl_0.apply
[2023-01-16 06:39:56,216 INFO  L189       ProductGenerator]: +++++ Call method name: parse_arp
[2023-01-16 06:39:56,217 INFO  L189       ProductGenerator]: +++++ Call method name: computeChecksum
[2023-01-16 06:39:56,217 INFO  L189       ProductGenerator]: +++++ Call method name: reset_consensus_instance_0.apply
[2023-01-16 06:39:56,217 INFO  L189       ProductGenerator]: +++++ Call method name: _parser_TopParser
[2023-01-16 06:39:56,217 INFO  L189       ProductGenerator]: +++++ Call method name: handle_new_value
[2023-01-16 06:39:56,217 INFO  L189       ProductGenerator]: +++++ Call method name: forward
[2023-01-16 06:39:56,218 INFO  L189       ProductGenerator]: +++++ Call method name: _drop
[2023-01-16 06:39:56,218 INFO  L189       ProductGenerator]: +++++ Call method name: start
[2023-01-16 06:39:56,219 INFO  L189       ProductGenerator]: +++++ Call method name: read_round
[2023-01-16 06:39:56,222 INFO  L189       ProductGenerator]: +++++ Call method name: registerHistory2B_0.write
[2023-01-16 06:39:56,222 INFO  L189       ProductGenerator]: +++++ Call method name: registerHistory2B_0.write
[2023-01-16 06:39:56,223 INFO  L189       ProductGenerator]: +++++ Call method name: registerRound_0.write
[2023-01-16 06:39:56,223 INFO  L189       ProductGenerator]: +++++ Call method name: registerRound_0.write
[2023-01-16 06:39:56,223 INFO  L189       ProductGenerator]: +++++ Call method name: accept
[2023-01-16 06:39:56,223 INFO  L189       ProductGenerator]: +++++ Call method name: accept
[2023-01-16 06:39:56,223 INFO  L189       ProductGenerator]: +++++ Call method name: accept
[2023-01-16 06:39:56,223 INFO  L189       ProductGenerator]: +++++ Call method name: ingress
[2023-01-16 06:39:56,224 INFO  L189       ProductGenerator]: +++++ Call method name: parse_paxos
[2023-01-16 06:39:56,224 INFO  L189       ProductGenerator]: +++++ Call method name: place_holder_table_0.apply
[2023-01-16 06:39:56,225 INFO  L189       ProductGenerator]: +++++ Call method name: handle_2b
[2023-01-16 06:39:56,225 INFO  L189       ProductGenerator]: +++++ Call method name: parse_ipv4
[2023-01-16 06:39:56,225 INFO  L189       ProductGenerator]: +++++ Call method name: parse_udp
[2023-01-16 06:39:56,225 INFO  L189       ProductGenerator]: +++++ Call method name: verifyChecksum
[2023-01-16 06:39:56,225 INFO  L189       ProductGenerator]: +++++ Call method name: havocProcedure
[2023-01-16 06:39:56,240 INFO  L244       ProductGenerator]: Creating Product States...
[2023-01-16 06:39:56,241 INFO  L277       ProductGenerator]: ==== location: L532
[2023-01-16 06:39:56,241 INFO  L277       ProductGenerator]: ==== location: L671
[2023-01-16 06:39:56,241 INFO  L277       ProductGenerator]: ==== location: L577
[2023-01-16 06:39:56,241 INFO  L277       ProductGenerator]: ==== location: L528
[2023-01-16 06:39:56,241 INFO  L277       ProductGenerator]: ==== location: L681
[2023-01-16 06:39:56,241 INFO  L277       ProductGenerator]: ==== location: L579
[2023-01-16 06:39:56,241 INFO  L277       ProductGenerator]: ==== location: havocProcedureEXIT
[2023-01-16 06:39:56,242 INFO  L277       ProductGenerator]: ==== location: registerRound_0.writeEXIT
[2023-01-16 06:39:56,242 INFO  L277       ProductGenerator]: ==== location: L823-1
[2023-01-16 06:39:56,242 INFO  L277       ProductGenerator]: ==== location: L580
[2023-01-16 06:39:56,242 INFO  L277       ProductGenerator]: ==== location: L638
[2023-01-16 06:39:56,242 INFO  L277       ProductGenerator]: ==== location: L616
[2023-01-16 06:39:56,242 INFO  L277       ProductGenerator]: ==== location: transport_tbl_0.applyENTRY
[2023-01-16 06:39:56,242 INFO  L277       ProductGenerator]: ==== location: L596
[2023-01-16 06:39:56,242 INFO  L277       ProductGenerator]: ==== location: egressFINAL
[2023-01-16 06:39:56,242 INFO  L277       ProductGenerator]: ==== location: L607
[2023-01-16 06:39:56,242 INFO  L277       ProductGenerator]: ==== location: learner_tbl_0.applyEXIT
[2023-01-16 06:39:56,242 INFO  L277       ProductGenerator]: ==== location: place_holder_table_0.applyEXIT
[2023-01-16 06:39:56,242 INFO  L277       ProductGenerator]: ==== location: L651-1
[2023-01-16 06:39:56,243 INFO  L277       ProductGenerator]: ==== location: mainProcedureFINAL
[2023-01-16 06:39:56,243 INFO  L277       ProductGenerator]: ==== location: L542
[2023-01-16 06:39:56,243 INFO  L277       ProductGenerator]: ==== location: L678
[2023-01-16 06:39:56,243 INFO  L277       ProductGenerator]: ==== location: L535
[2023-01-16 06:39:56,243 INFO  L277       ProductGenerator]: ==== location: L821
[2023-01-16 06:39:56,243 INFO  L277       ProductGenerator]: ==== location: registerRound_0.writeFINAL
[2023-01-16 06:39:56,243 INFO  L277       ProductGenerator]: ==== location: L649
[2023-01-16 06:39:56,243 INFO  L277       ProductGenerator]: ==== location: parse_arpFINAL
[2023-01-16 06:39:56,243 INFO  L277       ProductGenerator]: ==== location: reset_consensus_instance_0.applyEXIT
[2023-01-16 06:39:56,243 INFO  L277       ProductGenerator]: ==== location: L613
[2023-01-16 06:39:56,243 INFO  L277       ProductGenerator]: ==== location: L630
[2023-01-16 06:39:56,243 INFO  L277       ProductGenerator]: ==== location: L557
[2023-01-16 06:39:56,244 INFO  L277       ProductGenerator]: ==== location: mainProcedureEXIT
[2023-01-16 06:39:56,244 INFO  L277       ProductGenerator]: ==== location: computeChecksumEXIT
[2023-01-16 06:39:56,244 INFO  L277       ProductGenerator]: ==== location: L492
[2023-01-16 06:39:56,244 INFO  L277       ProductGenerator]: ==== location: registerHistory2B_0.writeENTRY
[2023-01-16 06:39:56,244 INFO  L277       ProductGenerator]: ==== location: L504
[2023-01-16 06:39:56,244 INFO  L277       ProductGenerator]: ==== location: L795
[2023-01-16 06:39:56,245 INFO  L277       ProductGenerator]: ==== location: handle_new_valueFINAL
[2023-01-16 06:39:56,245 INFO  L277       ProductGenerator]: ==== location: L604
[2023-01-16 06:39:56,245 INFO  L277       ProductGenerator]: ==== location: L605
[2023-01-16 06:39:56,245 INFO  L277       ProductGenerator]: ==== location: L564
[2023-01-16 06:39:56,245 INFO  L277       ProductGenerator]: ==== location: parse_udpENTRY
[2023-01-16 06:39:56,245 INFO  L277       ProductGenerator]: ==== location: L627
[2023-01-16 06:39:56,246 INFO  L277       ProductGenerator]: ==== location: parse_paxosFINAL
[2023-01-16 06:39:56,246 INFO  L277       ProductGenerator]: ==== location: L696-1
[2023-01-16 06:39:56,246 INFO  L277       ProductGenerator]: ==== location: L642
[2023-01-16 06:39:56,246 INFO  L277       ProductGenerator]: ==== location: L621
[2023-01-16 06:39:56,246 INFO  L277       ProductGenerator]: ==== location: L728
[2023-01-16 06:39:56,246 INFO  L277       ProductGenerator]: ==== location: L811-1
[2023-01-16 06:39:56,246 INFO  L277       ProductGenerator]: ==== location: startEXIT
[2023-01-16 06:39:56,246 INFO  L277       ProductGenerator]: ==== location: read_roundFINAL
[2023-01-16 06:39:56,246 INFO  L277       ProductGenerator]: ==== location: L570
[2023-01-16 06:39:56,246 INFO  L277       ProductGenerator]: ==== location: L574
[2023-01-16 06:39:56,247 INFO  L277       ProductGenerator]: ==== location: L530
[2023-01-16 06:39:56,247 INFO  L277       ProductGenerator]: ==== location: NoAction_0FINAL
[2023-01-16 06:39:56,247 INFO  L277       ProductGenerator]: ==== location: L572
[2023-01-16 06:39:56,247 INFO  L277       ProductGenerator]: ==== location: forwardEXIT
[2023-01-16 06:39:56,247 INFO  L277       ProductGenerator]: ==== location: L656
[2023-01-16 06:39:56,247 INFO  L277       ProductGenerator]: ==== location: L626
[2023-01-16 06:39:56,247 INFO  L277       ProductGenerator]: ==== location: L540
[2023-01-16 06:39:56,247 INFO  L277       ProductGenerator]: ==== location: L516
[2023-01-16 06:39:56,247 INFO  L277       ProductGenerator]: ==== location: L629
[2023-01-16 06:39:56,247 INFO  L277       ProductGenerator]: ==== location: L639
[2023-01-16 06:39:56,248 INFO  L277       ProductGenerator]: ==== location: NoAction_0EXIT
[2023-01-16 06:39:56,248 INFO  L277       ProductGenerator]: ==== location: L824
[2023-01-16 06:39:56,248 INFO  L277       ProductGenerator]: ==== location: L653
[2023-01-16 06:39:56,248 INFO  L277       ProductGenerator]: ==== location: L618
[2023-01-16 06:39:56,248 INFO  L277       ProductGenerator]: ==== location: parse_ipv4ENTRY
[2023-01-16 06:39:56,248 INFO  L277       ProductGenerator]: ==== location: L753
[2023-01-16 06:39:56,248 INFO  L277       ProductGenerator]: ==== location: havocProcedureFINAL
[2023-01-16 06:39:56,248 INFO  L277       ProductGenerator]: ==== location: L656-1
[2023-01-16 06:39:56,248 INFO  L277       ProductGenerator]: ==== location: registerRound_0.writeENTRY
[2023-01-16 06:39:56,248 INFO  L277       ProductGenerator]: ==== location: L716
[2023-01-16 06:39:56,248 INFO  L277       ProductGenerator]: ==== location: startENTRY
[2023-01-16 06:39:56,249 INFO  L277       ProductGenerator]: ==== location: _dropFINAL
[2023-01-16 06:39:56,249 INFO  L277       ProductGenerator]: ==== location: L553
[2023-01-16 06:39:56,249 INFO  L277       ProductGenerator]: ==== location: L682
[2023-01-16 06:39:56,249 INFO  L277       ProductGenerator]: ==== location: L550
[2023-01-16 06:39:56,249 INFO  L277       ProductGenerator]: ==== location: L591
[2023-01-16 06:39:56,249 INFO  L277       ProductGenerator]: ==== location: L592
[2023-01-16 06:39:56,249 INFO  L277       ProductGenerator]: ==== location: mainEXIT
[2023-01-16 06:39:56,250 INFO  L310       ProductGenerator]: ####final State Node: L696-1
[2023-01-16 06:39:56,250 INFO  L310       ProductGenerator]: ####final State Node: L696
[2023-01-16 06:39:56,251 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L696-1_accept_S5
[2023-01-16 06:39:56,253 INFO  L263       ProductGenerator]: ------- Adding ACCEPTING State: L696_accept_S5
[2023-01-16 06:39:56,254 INFO  L479       ProductGenerator]: L532_T0_S2 --> L532_T0_S2
[2023-01-16 06:39:56,255 INFO  L479       ProductGenerator]: L532_T1_init --> L532_T1_init
[2023-01-16 06:39:56,255 INFO  L479       ProductGenerator]: L532_accept_S5 --> L532_accept_S5
[2023-01-16 06:39:56,255 INFO  L479       ProductGenerator]: L671_T0_S2 --> L671_T0_S2
[2023-01-16 06:39:56,255 INFO  L479       ProductGenerator]: L671_T1_init --> L671_T1_init
[2023-01-16 06:39:56,255 INFO  L479       ProductGenerator]: L671_accept_S5 --> L671_accept_S5
[2023-01-16 06:39:56,255 INFO  L479       ProductGenerator]: L577_T0_S2 --> L577_T0_S2
[2023-01-16 06:39:56,256 INFO  L479       ProductGenerator]: L577_T1_init --> L577_T1_init
[2023-01-16 06:39:56,256 INFO  L479       ProductGenerator]: L577_accept_S5 --> L577_accept_S5
[2023-01-16 06:39:56,256 INFO  L479       ProductGenerator]: L528_T0_S2 --> L528_T0_S2
[2023-01-16 06:39:56,256 INFO  L479       ProductGenerator]: L528_T1_init --> L528_T1_init
[2023-01-16 06:39:56,256 INFO  L479       ProductGenerator]: L528_accept_S5 --> L528_accept_S5
[2023-01-16 06:39:56,256 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-01-16 06:39:56,256 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-01-16 06:39:56,256 INFO  L483       ProductGenerator]: Handling product edge call: call egress();
[2023-01-16 06:39:56,257 INFO  L479       ProductGenerator]: L579_T0_S2 --> L579_T0_S2
[2023-01-16 06:39:56,257 INFO  L479       ProductGenerator]: L579_T1_init --> L579_T1_init
[2023-01-16 06:39:56,257 INFO  L479       ProductGenerator]: L579_accept_S5 --> L579_accept_S5
[2023-01-16 06:39:56,257 INFO  L479       ProductGenerator]: L823-1_T0_S2 --> L823-1_T0_S2
[2023-01-16 06:39:56,257 INFO  L479       ProductGenerator]: L823-1_T1_init --> L823-1_T1_init
[2023-01-16 06:39:56,257 INFO  L479       ProductGenerator]: L823-1_accept_S5 --> L823-1_accept_S5
[2023-01-16 06:39:56,257 INFO  L479       ProductGenerator]: L580_T0_S2 --> L580_T0_S2
[2023-01-16 06:39:56,257 INFO  L479       ProductGenerator]: L580_T1_init --> L580_T1_init
[2023-01-16 06:39:56,257 INFO  L479       ProductGenerator]: L580_accept_S5 --> L580_accept_S5
[2023-01-16 06:39:56,257 INFO  L479       ProductGenerator]: L638_T0_S2 --> L638_T0_S2
[2023-01-16 06:39:56,257 INFO  L479       ProductGenerator]: L638_T1_init --> L638_T1_init
[2023-01-16 06:39:56,257 INFO  L479       ProductGenerator]: L638_accept_S5 --> L638_accept_S5
[2023-01-16 06:39:56,257 INFO  L479       ProductGenerator]: L616_T0_S2 --> L616_T0_S2
[2023-01-16 06:39:56,258 INFO  L479       ProductGenerator]: L616_T1_init --> L616_T1_init
[2023-01-16 06:39:56,258 INFO  L479       ProductGenerator]: L616_accept_S5 --> L616_accept_S5
[2023-01-16 06:39:56,258 INFO  L479       ProductGenerator]: transport_tbl_0.applyENTRY_T0_S2 --> transport_tbl_0.applyENTRY_T0_S2
[2023-01-16 06:39:56,258 INFO  L479       ProductGenerator]: transport_tbl_0.applyENTRY_T1_init --> transport_tbl_0.applyENTRY_T1_init
[2023-01-16 06:39:56,258 INFO  L479       ProductGenerator]: transport_tbl_0.applyENTRY_accept_S5 --> transport_tbl_0.applyENTRY_accept_S5
[2023-01-16 06:39:56,264 INFO  L479       ProductGenerator]: transport_tbl_0.applyENTRY_T0_S2 --> transport_tbl_0.applyENTRY_T0_S2
[2023-01-16 06:39:56,264 INFO  L479       ProductGenerator]: transport_tbl_0.applyENTRY_T1_init --> transport_tbl_0.applyENTRY_T1_init
[2023-01-16 06:39:56,264 INFO  L479       ProductGenerator]: transport_tbl_0.applyENTRY_accept_S5 --> transport_tbl_0.applyENTRY_accept_S5
[2023-01-16 06:39:56,264 INFO  L479       ProductGenerator]: L596_T0_S2 --> L596_T0_S2
[2023-01-16 06:39:56,264 INFO  L479       ProductGenerator]: L596_T1_init --> L596_T1_init
[2023-01-16 06:39:56,264 INFO  L479       ProductGenerator]: L596_accept_S5 --> L596_accept_S5
[2023-01-16 06:39:56,264 INFO  L479       ProductGenerator]: egressFINAL_T0_S2 --> egressFINAL_T0_S2
[2023-01-16 06:39:56,264 INFO  L479       ProductGenerator]: egressFINAL_T1_init --> egressFINAL_T1_init
[2023-01-16 06:39:56,264 INFO  L479       ProductGenerator]: egressFINAL_accept_S5 --> egressFINAL_accept_S5
[2023-01-16 06:39:56,264 INFO  L479       ProductGenerator]: L607_T0_S2 --> L607_T0_S2
[2023-01-16 06:39:56,264 INFO  L479       ProductGenerator]: L607_T1_init --> L607_T1_init
[2023-01-16 06:39:56,264 INFO  L479       ProductGenerator]: L607_accept_S5 --> L607_accept_S5
[2023-01-16 06:39:56,264 INFO  L479       ProductGenerator]: L651-1_T0_S2 --> L651-1_T0_S2
[2023-01-16 06:39:56,264 INFO  L479       ProductGenerator]: L651-1_T1_init --> L651-1_T1_init
[2023-01-16 06:39:56,264 INFO  L479       ProductGenerator]: L651-1_accept_S5 --> L651-1_accept_S5
[2023-01-16 06:39:56,264 INFO  L479       ProductGenerator]: L651-1_T0_S2 --> L651-1_T0_S2
[2023-01-16 06:39:56,265 INFO  L479       ProductGenerator]: L651-1_T1_init --> L651-1_T1_init
[2023-01-16 06:39:56,265 INFO  L479       ProductGenerator]: L651-1_accept_S5 --> L651-1_accept_S5
[2023-01-16 06:39:56,265 INFO  L479       ProductGenerator]: mainProcedureFINAL_T0_S2 --> mainProcedureFINAL_T0_S2
[2023-01-16 06:39:56,265 INFO  L479       ProductGenerator]: mainProcedureFINAL_T1_init --> mainProcedureFINAL_T1_init
[2023-01-16 06:39:56,265 INFO  L479       ProductGenerator]: mainProcedureFINAL_accept_S5 --> mainProcedureFINAL_accept_S5
[2023-01-16 06:39:56,265 INFO  L479       ProductGenerator]: L542_T0_S2 --> L542_T0_S2
[2023-01-16 06:39:56,265 INFO  L479       ProductGenerator]: L542_T1_init --> L542_T1_init
[2023-01-16 06:39:56,265 INFO  L479       ProductGenerator]: L542_accept_S5 --> L542_accept_S5
[2023-01-16 06:39:56,265 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_TopParser();
[2023-01-16 06:39:56,265 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_TopParser();
[2023-01-16 06:39:56,265 INFO  L483       ProductGenerator]: Handling product edge call: call _parser_TopParser();
[2023-01-16 06:39:56,265 INFO  L479       ProductGenerator]: L535_T0_S2 --> L535_T0_S2
[2023-01-16 06:39:56,265 INFO  L479       ProductGenerator]: L535_T1_init --> L535_T1_init
[2023-01-16 06:39:56,265 INFO  L479       ProductGenerator]: L535_accept_S5 --> L535_accept_S5
[2023-01-16 06:39:56,265 INFO  L483       ProductGenerator]: Handling product edge call: call _drop();
[2023-01-16 06:39:56,265 INFO  L483       ProductGenerator]: Handling product edge call: call _drop();
[2023-01-16 06:39:56,265 INFO  L483       ProductGenerator]: Handling product edge call: call _drop();
[2023-01-16 06:39:56,266 INFO  L479       ProductGenerator]: registerRound_0.writeFINAL_T0_S2 --> registerRound_0.writeFINAL_T0_S2
[2023-01-16 06:39:56,266 INFO  L479       ProductGenerator]: registerRound_0.writeFINAL_T1_init --> registerRound_0.writeFINAL_T1_init
[2023-01-16 06:39:56,266 INFO  L479       ProductGenerator]: registerRound_0.writeFINAL_accept_S5 --> registerRound_0.writeFINAL_accept_S5
[2023-01-16 06:39:56,266 INFO  L479       ProductGenerator]: L649_T0_S2 --> L649_T0_S2
[2023-01-16 06:39:56,266 INFO  L479       ProductGenerator]: L649_T1_init --> L649_T1_init
[2023-01-16 06:39:56,266 INFO  L479       ProductGenerator]: L649_accept_S5 --> L649_accept_S5
[2023-01-16 06:39:56,266 INFO  L479       ProductGenerator]: parse_arpFINAL_T0_S2 --> parse_arpFINAL_T0_S2
[2023-01-16 06:39:56,266 INFO  L479       ProductGenerator]: parse_arpFINAL_T1_init --> parse_arpFINAL_T1_init
[2023-01-16 06:39:56,266 INFO  L479       ProductGenerator]: parse_arpFINAL_accept_S5 --> parse_arpFINAL_accept_S5
[2023-01-16 06:39:56,266 INFO  L479       ProductGenerator]: L613_T0_S2 --> L613_T0_S2
[2023-01-16 06:39:56,266 INFO  L479       ProductGenerator]: L613_T1_init --> L613_T1_init
[2023-01-16 06:39:56,266 INFO  L479       ProductGenerator]: L613_accept_S5 --> L613_accept_S5
[2023-01-16 06:39:56,266 INFO  L479       ProductGenerator]: L630_T0_S2 --> L630_T0_S2
[2023-01-16 06:39:56,266 INFO  L479       ProductGenerator]: L630_T1_init --> L630_T1_init
[2023-01-16 06:39:56,266 INFO  L479       ProductGenerator]: L630_accept_S5 --> L630_accept_S5
[2023-01-16 06:39:56,266 INFO  L479       ProductGenerator]: L557_T0_S2 --> L557_T0_S2
[2023-01-16 06:39:56,266 INFO  L479       ProductGenerator]: L557_T1_init --> L557_T1_init
[2023-01-16 06:39:56,266 INFO  L479       ProductGenerator]: L557_accept_S5 --> L557_accept_S5
[2023-01-16 06:39:56,267 INFO  L479       ProductGenerator]: mainProcedureEXIT_T0_S2 --> mainProcedureEXIT_T0_S2
[2023-01-16 06:39:56,267 INFO  L479       ProductGenerator]: mainProcedureEXIT_T1_init --> mainProcedureEXIT_T1_init
[2023-01-16 06:39:56,267 INFO  L479       ProductGenerator]: mainProcedureEXIT_accept_S5 --> mainProcedureEXIT_accept_S5
[2023-01-16 06:39:56,267 INFO  L479       ProductGenerator]: L492_T0_S2 --> L492_T0_S2
[2023-01-16 06:39:56,267 INFO  L479       ProductGenerator]: L492_T1_init --> L492_T1_init
[2023-01-16 06:39:56,267 INFO  L479       ProductGenerator]: L492_accept_S5 --> L492_accept_S5
[2023-01-16 06:39:56,267 INFO  L479       ProductGenerator]: registerHistory2B_0.writeENTRY_T0_S2 --> registerHistory2B_0.writeENTRY_T0_S2
[2023-01-16 06:39:56,267 INFO  L479       ProductGenerator]: registerHistory2B_0.writeENTRY_T1_init --> registerHistory2B_0.writeENTRY_T1_init
[2023-01-16 06:39:56,267 INFO  L479       ProductGenerator]: registerHistory2B_0.writeENTRY_accept_S5 --> registerHistory2B_0.writeENTRY_accept_S5
[2023-01-16 06:39:56,267 INFO  L479       ProductGenerator]: L504_T0_S2 --> L504_T0_S2
[2023-01-16 06:39:56,267 INFO  L479       ProductGenerator]: L504_T1_init --> L504_T1_init
[2023-01-16 06:39:56,267 INFO  L479       ProductGenerator]: L504_accept_S5 --> L504_accept_S5
[2023-01-16 06:39:56,267 INFO  L483       ProductGenerator]: Handling product edge call: call handle_new_value();
[2023-01-16 06:39:56,267 INFO  L483       ProductGenerator]: Handling product edge call: call handle_new_value();
[2023-01-16 06:39:56,267 INFO  L483       ProductGenerator]: Handling product edge call: call handle_new_value();
[2023-01-16 06:39:56,267 INFO  L479       ProductGenerator]: handle_new_valueFINAL_T0_S2 --> handle_new_valueFINAL_T0_S2
[2023-01-16 06:39:56,267 INFO  L479       ProductGenerator]: handle_new_valueFINAL_T1_init --> handle_new_valueFINAL_T1_init
[2023-01-16 06:39:56,267 INFO  L479       ProductGenerator]: handle_new_valueFINAL_accept_S5 --> handle_new_valueFINAL_accept_S5
[2023-01-16 06:39:56,268 INFO  L479       ProductGenerator]: L604_T0_S2 --> L604_T0_S2
[2023-01-16 06:39:56,268 INFO  L479       ProductGenerator]: L604_T1_init --> L604_T1_init
[2023-01-16 06:39:56,268 INFO  L479       ProductGenerator]: L604_accept_S5 --> L604_accept_S5
[2023-01-16 06:39:56,268 INFO  L479       ProductGenerator]: L605_T0_S2 --> L605_T0_S2
[2023-01-16 06:39:56,268 INFO  L479       ProductGenerator]: L605_T1_init --> L605_T1_init
[2023-01-16 06:39:56,268 INFO  L479       ProductGenerator]: L605_accept_S5 --> L605_accept_S5
[2023-01-16 06:39:56,268 INFO  L479       ProductGenerator]: L564_T0_S2 --> L564_T0_S2
[2023-01-16 06:39:56,268 INFO  L479       ProductGenerator]: L564_T1_init --> L564_T1_init
[2023-01-16 06:39:56,268 INFO  L479       ProductGenerator]: L564_accept_S5 --> L564_accept_S5
[2023-01-16 06:39:56,268 INFO  L479       ProductGenerator]: parse_udpENTRY_T0_S2 --> parse_udpENTRY_T0_S2
[2023-01-16 06:39:56,268 INFO  L479       ProductGenerator]: parse_udpENTRY_T1_init --> parse_udpENTRY_T1_init
[2023-01-16 06:39:56,268 INFO  L479       ProductGenerator]: parse_udpENTRY_accept_S5 --> parse_udpENTRY_accept_S5
[2023-01-16 06:39:56,268 INFO  L479       ProductGenerator]: L627_T0_S2 --> L627_T0_S2
[2023-01-16 06:39:56,268 INFO  L479       ProductGenerator]: L627_T1_init --> L627_T1_init
[2023-01-16 06:39:56,268 INFO  L479       ProductGenerator]: L627_accept_S5 --> L627_accept_S5
[2023-01-16 06:39:56,268 INFO  L479       ProductGenerator]: parse_paxosFINAL_T0_S2 --> parse_paxosFINAL_T0_S2
[2023-01-16 06:39:56,268 INFO  L479       ProductGenerator]: parse_paxosFINAL_T1_init --> parse_paxosFINAL_T1_init
[2023-01-16 06:39:56,268 INFO  L479       ProductGenerator]: parse_paxosFINAL_accept_S5 --> parse_paxosFINAL_accept_S5
[2023-01-16 06:39:56,268 INFO  L479       ProductGenerator]: L696-1_T0_S2 --> L696-1_T0_S2
[2023-01-16 06:39:56,269 INFO  L479       ProductGenerator]: L696-1_T1_init --> L696-1_T1_init
[2023-01-16 06:39:56,269 INFO  L479       ProductGenerator]: L696-1_accept_S5 --> L696-1_accept_S5
[2023-01-16 06:39:56,269 INFO  L479       ProductGenerator]: L696-1_T0_S2 --> L696-1_T0_S2
[2023-01-16 06:39:56,269 INFO  L479       ProductGenerator]: L696-1_T1_init --> L696-1_T1_init
[2023-01-16 06:39:56,269 INFO  L479       ProductGenerator]: L696-1_accept_S5 --> L696-1_accept_S5
[2023-01-16 06:39:56,269 INFO  L479       ProductGenerator]: L642_T0_S2 --> L642_T0_S2
[2023-01-16 06:39:56,269 INFO  L479       ProductGenerator]: L642_T1_init --> L642_T1_init
[2023-01-16 06:39:56,269 INFO  L479       ProductGenerator]: L642_accept_S5 --> L642_accept_S5
[2023-01-16 06:39:56,269 INFO  L479       ProductGenerator]: L621_T0_S2 --> L621_T0_S2
[2023-01-16 06:39:56,269 INFO  L479       ProductGenerator]: L621_T1_init --> L621_T1_init
[2023-01-16 06:39:56,269 INFO  L479       ProductGenerator]: L621_accept_S5 --> L621_accept_S5
[2023-01-16 06:39:56,269 INFO  L483       ProductGenerator]: Handling product edge call: call parse_udp();
[2023-01-16 06:39:56,269 INFO  L483       ProductGenerator]: Handling product edge call: call parse_udp();
[2023-01-16 06:39:56,269 INFO  L483       ProductGenerator]: Handling product edge call: call parse_udp();
[2023-01-16 06:39:56,269 INFO  L479       ProductGenerator]: L811-1_T0_S2 --> L811-1_T0_S2
[2023-01-16 06:39:56,269 INFO  L479       ProductGenerator]: L811-1_T1_init --> L811-1_T1_init
[2023-01-16 06:39:56,269 INFO  L479       ProductGenerator]: L811-1_accept_S5 --> L811-1_accept_S5
[2023-01-16 06:39:56,269 INFO  L479       ProductGenerator]: read_roundFINAL_T0_S2 --> read_roundFINAL_T0_S2
[2023-01-16 06:39:56,270 INFO  L479       ProductGenerator]: read_roundFINAL_T1_init --> read_roundFINAL_T1_init
[2023-01-16 06:39:56,270 INFO  L479       ProductGenerator]: read_roundFINAL_accept_S5 --> read_roundFINAL_accept_S5
[2023-01-16 06:39:56,270 INFO  L479       ProductGenerator]: L570_T0_S2 --> L570_T0_S2
[2023-01-16 06:39:56,270 INFO  L479       ProductGenerator]: L570_T1_init --> L570_T1_init
[2023-01-16 06:39:56,270 INFO  L479       ProductGenerator]: L570_accept_S5 --> L570_accept_S5
[2023-01-16 06:39:56,270 INFO  L479       ProductGenerator]: L574_T0_S2 --> L574_T0_S2
[2023-01-16 06:39:56,270 INFO  L479       ProductGenerator]: L574_T1_init --> L574_T1_init
[2023-01-16 06:39:56,270 INFO  L479       ProductGenerator]: L574_accept_S5 --> L574_accept_S5
[2023-01-16 06:39:56,270 INFO  L479       ProductGenerator]: L530_T0_S2 --> L530_T0_S2
[2023-01-16 06:39:56,270 INFO  L479       ProductGenerator]: L530_T1_init --> L530_T1_init
[2023-01-16 06:39:56,270 INFO  L479       ProductGenerator]: L530_accept_S5 --> L530_accept_S5
[2023-01-16 06:39:56,270 INFO  L479       ProductGenerator]: NoAction_0FINAL_T0_S2 --> NoAction_0FINAL_T0_S2
[2023-01-16 06:39:56,270 INFO  L479       ProductGenerator]: NoAction_0FINAL_T1_init --> NoAction_0FINAL_T1_init
[2023-01-16 06:39:56,270 INFO  L479       ProductGenerator]: NoAction_0FINAL_accept_S5 --> NoAction_0FINAL_accept_S5
[2023-01-16 06:39:56,270 INFO  L479       ProductGenerator]: L572_T0_S2 --> L572_T0_S2
[2023-01-16 06:39:56,270 INFO  L479       ProductGenerator]: L572_T1_init --> L572_T1_init
[2023-01-16 06:39:56,270 INFO  L479       ProductGenerator]: L572_accept_S5 --> L572_accept_S5
[2023-01-16 06:39:56,270 INFO  L479       ProductGenerator]: L656_T0_S2 --> L656_T0_S2
[2023-01-16 06:39:56,270 INFO  L479       ProductGenerator]: L656_T1_init --> L656_T1_init
[2023-01-16 06:39:56,271 INFO  L479       ProductGenerator]: L656_accept_S5 --> L656_accept_S5
[2023-01-16 06:39:56,271 INFO  L479       ProductGenerator]: L656_T0_S2 --> L656_T0_S2
[2023-01-16 06:39:56,271 INFO  L479       ProductGenerator]: L656_T1_init --> L656_T1_init
[2023-01-16 06:39:56,271 INFO  L479       ProductGenerator]: L656_accept_S5 --> L656_accept_S5
[2023-01-16 06:39:56,271 INFO  L479       ProductGenerator]: L626_T0_S2 --> L626_T0_S2
[2023-01-16 06:39:56,271 INFO  L479       ProductGenerator]: L626_T1_init --> L626_T1_init
[2023-01-16 06:39:56,271 INFO  L479       ProductGenerator]: L626_accept_S5 --> L626_accept_S5
[2023-01-16 06:39:56,271 INFO  L479       ProductGenerator]: L540_T0_S2 --> L540_T0_S2
[2023-01-16 06:39:56,271 INFO  L479       ProductGenerator]: L540_T1_init --> L540_T1_init
[2023-01-16 06:39:56,271 INFO  L479       ProductGenerator]: L540_accept_S5 --> L540_accept_S5
[2023-01-16 06:39:56,271 INFO  L483       ProductGenerator]: Handling product edge call: call registerValue_0.write(hdr.paxos.inst, hdr.paxos.paxosval);
[2023-01-16 06:39:56,271 INFO  L483       ProductGenerator]: Handling product edge call: call registerValue_0.write(hdr.paxos.inst, hdr.paxos.paxosval);
[2023-01-16 06:39:56,272 INFO  L483       ProductGenerator]: Handling product edge call: call registerValue_0.write(hdr.paxos.inst, hdr.paxos.paxosval);
[2023-01-16 06:39:56,272 INFO  L479       ProductGenerator]: L629_T0_S2 --> L629_T0_S2
[2023-01-16 06:39:56,272 INFO  L479       ProductGenerator]: L629_T1_init --> L629_T1_init
[2023-01-16 06:39:56,272 INFO  L479       ProductGenerator]: L629_accept_S5 --> L629_accept_S5
[2023-01-16 06:39:56,272 INFO  L479       ProductGenerator]: L639_T0_S2 --> L639_T0_S2
[2023-01-16 06:39:56,272 INFO  L479       ProductGenerator]: L639_T1_init --> L639_T1_init
[2023-01-16 06:39:56,272 INFO  L479       ProductGenerator]: L639_accept_S5 --> L639_accept_S5
[2023-01-16 06:39:56,272 INFO  L483       ProductGenerator]: Handling product edge call: call forward(transport_tbl_0.forward.port, transport_tbl_0.forward.learnerPort);
[2023-01-16 06:39:56,272 INFO  L483       ProductGenerator]: Handling product edge call: call forward(transport_tbl_0.forward.port, transport_tbl_0.forward.learnerPort);
[2023-01-16 06:39:56,272 INFO  L483       ProductGenerator]: Handling product edge call: call forward(transport_tbl_0.forward.port, transport_tbl_0.forward.learnerPort);
[2023-01-16 06:39:56,272 INFO  L483       ProductGenerator]: Handling product edge call: call reset_consensus_instance_0.apply();
[2023-01-16 06:39:56,273 INFO  L483       ProductGenerator]: Handling product edge call: call reset_consensus_instance_0.apply();
[2023-01-16 06:39:56,273 INFO  L483       ProductGenerator]: Handling product edge call: call reset_consensus_instance_0.apply();
[2023-01-16 06:39:56,273 INFO  L479       ProductGenerator]: L618_T0_S2 --> L618_T0_S2
[2023-01-16 06:39:56,273 INFO  L479       ProductGenerator]: L618_T1_init --> L618_T1_init
[2023-01-16 06:39:56,273 INFO  L479       ProductGenerator]: L618_accept_S5 --> L618_accept_S5
[2023-01-16 06:39:56,273 INFO  L479       ProductGenerator]: parse_ipv4ENTRY_T0_S2 --> parse_ipv4ENTRY_T0_S2
[2023-01-16 06:39:56,273 INFO  L479       ProductGenerator]: parse_ipv4ENTRY_T1_init --> parse_ipv4ENTRY_T1_init
[2023-01-16 06:39:56,273 INFO  L479       ProductGenerator]: parse_ipv4ENTRY_accept_S5 --> parse_ipv4ENTRY_accept_S5
[2023-01-16 06:39:56,273 INFO  L479       ProductGenerator]: L753_T0_S2 --> L753_T0_S2
[2023-01-16 06:39:56,273 INFO  L479       ProductGenerator]: L753_T1_init --> L753_T1_init
[2023-01-16 06:39:56,273 INFO  L479       ProductGenerator]: L753_accept_S5 --> L753_accept_S5
[2023-01-16 06:39:56,273 INFO  L479       ProductGenerator]: havocProcedureFINAL_T0_S2 --> havocProcedureFINAL_T0_S2
[2023-01-16 06:39:56,273 INFO  L479       ProductGenerator]: havocProcedureFINAL_T1_init --> havocProcedureFINAL_T1_init
[2023-01-16 06:39:56,273 INFO  L479       ProductGenerator]: havocProcedureFINAL_accept_S5 --> havocProcedureFINAL_accept_S5
[2023-01-16 06:39:56,273 INFO  L479       ProductGenerator]: L656-1_T0_S2 --> L656-1_T0_S2
[2023-01-16 06:39:56,273 INFO  L479       ProductGenerator]: L656-1_T1_init --> L656-1_T1_init
[2023-01-16 06:39:56,274 INFO  L479       ProductGenerator]: L656-1_accept_S5 --> L656-1_accept_S5
[2023-01-16 06:39:56,274 INFO  L479       ProductGenerator]: L656-1_T0_S2 --> L656-1_T0_S2
[2023-01-16 06:39:56,274 INFO  L479       ProductGenerator]: L656-1_T1_init --> L656-1_T1_init
[2023-01-16 06:39:56,274 INFO  L479       ProductGenerator]: L656-1_accept_S5 --> L656-1_accept_S5
[2023-01-16 06:39:56,274 INFO  L479       ProductGenerator]: registerRound_0.writeENTRY_T0_S2 --> registerRound_0.writeENTRY_T0_S2
[2023-01-16 06:39:56,274 INFO  L479       ProductGenerator]: registerRound_0.writeENTRY_T1_init --> registerRound_0.writeENTRY_T1_init
[2023-01-16 06:39:56,274 INFO  L479       ProductGenerator]: registerRound_0.writeENTRY_accept_S5 --> registerRound_0.writeENTRY_accept_S5
[2023-01-16 06:39:56,274 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-01-16 06:39:56,274 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-01-16 06:39:56,274 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-01-16 06:39:56,274 INFO  L479       ProductGenerator]: startENTRY_T0_S2 --> startENTRY_T0_S2
[2023-01-16 06:39:56,274 INFO  L479       ProductGenerator]: startENTRY_T1_init --> startENTRY_T1_init
[2023-01-16 06:39:56,274 INFO  L479       ProductGenerator]: startENTRY_accept_S5 --> startENTRY_accept_S5
[2023-01-16 06:39:56,274 INFO  L479       ProductGenerator]: _dropFINAL_T0_S2 --> _dropFINAL_T0_S2
[2023-01-16 06:39:56,274 INFO  L479       ProductGenerator]: _dropFINAL_T1_init --> _dropFINAL_T1_init
[2023-01-16 06:39:56,274 INFO  L479       ProductGenerator]: _dropFINAL_accept_S5 --> _dropFINAL_accept_S5
[2023-01-16 06:39:56,275 INFO  L479       ProductGenerator]: L553_T0_S2 --> L553_T0_S2
[2023-01-16 06:39:56,275 INFO  L479       ProductGenerator]: L553_T1_init --> L553_T1_init
[2023-01-16 06:39:56,275 INFO  L479       ProductGenerator]: L553_accept_S5 --> L553_accept_S5
[2023-01-16 06:39:56,275 INFO  L483       ProductGenerator]: Handling product edge call: call computeChecksum();
[2023-01-16 06:39:56,275 INFO  L483       ProductGenerator]: Handling product edge call: call computeChecksum();
[2023-01-16 06:39:56,275 INFO  L483       ProductGenerator]: Handling product edge call: call computeChecksum();
[2023-01-16 06:39:56,275 INFO  L479       ProductGenerator]: L550_T0_S2 --> L550_T0_S2
[2023-01-16 06:39:56,275 INFO  L479       ProductGenerator]: L550_T1_init --> L550_T1_init
[2023-01-16 06:39:56,275 INFO  L479       ProductGenerator]: L550_accept_S5 --> L550_accept_S5
[2023-01-16 06:39:56,275 INFO  L479       ProductGenerator]: L591_T0_S2 --> L591_T0_S2
[2023-01-16 06:39:56,275 INFO  L479       ProductGenerator]: L591_T1_init --> L591_T1_init
[2023-01-16 06:39:56,275 INFO  L479       ProductGenerator]: L591_accept_S5 --> L591_accept_S5
[2023-01-16 06:39:56,275 INFO  L479       ProductGenerator]: L592_T0_S2 --> L592_T0_S2
[2023-01-16 06:39:56,275 INFO  L479       ProductGenerator]: L592_T1_init --> L592_T1_init
[2023-01-16 06:39:56,275 INFO  L479       ProductGenerator]: L592_accept_S5 --> L592_accept_S5
[2023-01-16 06:39:56,275 INFO  L479       ProductGenerator]: L543_T0_S2 --> L543_T0_S2
[2023-01-16 06:39:56,276 INFO  L479       ProductGenerator]: L543_T1_init --> L543_T1_init
[2023-01-16 06:39:56,276 INFO  L479       ProductGenerator]: L543_accept_S5 --> L543_accept_S5
[2023-01-16 06:39:56,276 INFO  L483       ProductGenerator]: Handling product edge call: call parse_paxos();
[2023-01-16 06:39:56,276 INFO  L483       ProductGenerator]: Handling product edge call: call parse_paxos();
[2023-01-16 06:39:56,276 INFO  L483       ProductGenerator]: Handling product edge call: call parse_paxos();
[2023-01-16 06:39:56,276 INFO  L479       ProductGenerator]: L597_T0_S2 --> L597_T0_S2
[2023-01-16 06:39:56,276 INFO  L479       ProductGenerator]: L597_T1_init --> L597_T1_init
[2023-01-16 06:39:56,276 INFO  L479       ProductGenerator]: L597_accept_S5 --> L597_accept_S5
[2023-01-16 06:39:56,276 INFO  L483       ProductGenerator]: Handling product edge call: call transport_tbl_0.apply();
[2023-01-16 06:39:56,276 INFO  L483       ProductGenerator]: Handling product edge call: call transport_tbl_0.apply();
[2023-01-16 06:39:56,276 INFO  L483       ProductGenerator]: Handling product edge call: call transport_tbl_0.apply();
[2023-01-16 06:39:56,276 INFO  L483       ProductGenerator]: Handling product edge call: call registerRound_0.write(hdr.paxos.inst, hdr.paxos.rnd);
[2023-01-16 06:39:56,276 INFO  L483       ProductGenerator]: Handling product edge call: call registerRound_0.write(hdr.paxos.inst, hdr.paxos.rnd);
[2023-01-16 06:39:56,276 INFO  L483       ProductGenerator]: Handling product edge call: call registerRound_0.write(hdr.paxos.inst, hdr.paxos.rnd);
[2023-01-16 06:39:56,276 INFO  L479       ProductGenerator]: L586_T0_S2 --> L586_T0_S2
[2023-01-16 06:39:56,277 INFO  L479       ProductGenerator]: L586_T1_init --> L586_T1_init
[2023-01-16 06:39:56,277 INFO  L479       ProductGenerator]: L586_accept_S5 --> L586_accept_S5
[2023-01-16 06:39:56,277 INFO  L479       ProductGenerator]: L588_T0_S2 --> L588_T0_S2
[2023-01-16 06:39:56,277 INFO  L479       ProductGenerator]: L588_T1_init --> L588_T1_init
[2023-01-16 06:39:56,277 INFO  L479       ProductGenerator]: L588_accept_S5 --> L588_accept_S5
[2023-01-16 06:39:56,277 INFO  L479       ProductGenerator]: L811_T0_S2 --> L811_T0_S2
[2023-01-16 06:39:56,277 INFO  L479       ProductGenerator]: L811_T1_init --> L811_T1_init
[2023-01-16 06:39:56,277 INFO  L479       ProductGenerator]: L811_accept_S5 --> L811_accept_S5
[2023-01-16 06:39:56,277 INFO  L479       ProductGenerator]: L811_T0_S2 --> L811_T0_S2
[2023-01-16 06:39:56,277 INFO  L479       ProductGenerator]: L811_T1_init --> L811_T1_init
[2023-01-16 06:39:56,277 INFO  L479       ProductGenerator]: L811_accept_S5 --> L811_accept_S5
[2023-01-16 06:39:56,277 INFO  L479       ProductGenerator]: L684-1_T0_S2 --> L684-1_T0_S2
[2023-01-16 06:39:56,277 INFO  L479       ProductGenerator]: L684-1_T1_init --> L684-1_T1_init
[2023-01-16 06:39:56,277 INFO  L479       ProductGenerator]: L684-1_accept_S5 --> L684-1_accept_S5
[2023-01-16 06:39:56,277 INFO  L479       ProductGenerator]: L538_T0_S2 --> L538_T0_S2
[2023-01-16 06:39:56,277 INFO  L479       ProductGenerator]: L538_T1_init --> L538_T1_init
[2023-01-16 06:39:56,277 INFO  L479       ProductGenerator]: L538_accept_S5 --> L538_accept_S5
[2023-01-16 06:39:56,278 INFO  L479       ProductGenerator]: acceptFINAL_T0_S2 --> acceptFINAL_T0_S2
[2023-01-16 06:39:56,278 INFO  L479       ProductGenerator]: acceptFINAL_T1_init --> acceptFINAL_T1_init
[2023-01-16 06:39:56,278 INFO  L479       ProductGenerator]: acceptFINAL_accept_S5 --> acceptFINAL_accept_S5
[2023-01-16 06:39:56,278 INFO  L479       ProductGenerator]: L611_T0_S2 --> L611_T0_S2
[2023-01-16 06:39:56,278 INFO  L479       ProductGenerator]: L611_T1_init --> L611_T1_init
[2023-01-16 06:39:56,278 INFO  L479       ProductGenerator]: L611_accept_S5 --> L611_accept_S5
[2023-01-16 06:39:56,278 INFO  L479       ProductGenerator]: L641_T0_S2 --> L641_T0_S2
[2023-01-16 06:39:56,278 INFO  L479       ProductGenerator]: L641_T1_init --> L641_T1_init
[2023-01-16 06:39:56,278 INFO  L479       ProductGenerator]: L641_accept_S5 --> L641_accept_S5
[2023-01-16 06:39:56,278 INFO  L479       ProductGenerator]: L632_T0_S2 --> L632_T0_S2
[2023-01-16 06:39:56,278 INFO  L479       ProductGenerator]: L632_T1_init --> L632_T1_init
[2023-01-16 06:39:56,278 INFO  L479       ProductGenerator]: L632_accept_S5 --> L632_accept_S5
[2023-01-16 06:39:56,278 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-01-16 06:39:56,278 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-01-16 06:39:56,278 INFO  L483       ProductGenerator]: Handling product edge call: call main();
[2023-01-16 06:39:56,278 INFO  L479       ProductGenerator]: L685_T0_S2 --> L685_T0_S2
[2023-01-16 06:39:56,279 INFO  L479       ProductGenerator]: L685_T1_init --> L685_T1_init
[2023-01-16 06:39:56,279 INFO  L479       ProductGenerator]: L685_accept_S5 --> L685_accept_S5
[2023-01-16 06:39:56,279 INFO  L479       ProductGenerator]: L724_T0_S2 --> L724_T0_S2
[2023-01-16 06:39:56,279 INFO  L479       ProductGenerator]: L724_T1_init --> L724_T1_init
[2023-01-16 06:39:56,279 INFO  L479       ProductGenerator]: L724_accept_S5 --> L724_accept_S5
[2023-01-16 06:39:56,279 INFO  L479       ProductGenerator]: L724_T0_S2 --> L724_T0_S2
[2023-01-16 06:39:56,279 INFO  L479       ProductGenerator]: L724_T1_init --> L724_T1_init
[2023-01-16 06:39:56,279 INFO  L479       ProductGenerator]: L724_accept_S5 --> L724_accept_S5
[2023-01-16 06:39:56,279 INFO  L479       ProductGenerator]: L745_T0_S2 --> L745_T0_S2
[2023-01-16 06:39:56,279 INFO  L479       ProductGenerator]: L745_T1_init --> L745_T1_init
[2023-01-16 06:39:56,279 INFO  L479       ProductGenerator]: L745_accept_S5 --> L745_accept_S5
[2023-01-16 06:39:56,279 INFO  L479       ProductGenerator]: L745_T0_S2 --> L745_T0_S2
[2023-01-16 06:39:56,279 INFO  L479       ProductGenerator]: L745_T1_init --> L745_T1_init
[2023-01-16 06:39:56,279 INFO  L479       ProductGenerator]: L745_accept_S5 --> L745_accept_S5
[2023-01-16 06:39:56,279 INFO  L479       ProductGenerator]: L600_T0_S2 --> L600_T0_S2
[2023-01-16 06:39:56,279 INFO  L479       ProductGenerator]: L600_T1_init --> L600_T1_init
[2023-01-16 06:39:56,280 INFO  L479       ProductGenerator]: L600_accept_S5 --> L600_accept_S5
[2023-01-16 06:39:56,280 INFO  L479       ProductGenerator]: L537_T0_S2 --> L537_T0_S2
[2023-01-16 06:39:56,280 INFO  L479       ProductGenerator]: L537_T1_init --> L537_T1_init
[2023-01-16 06:39:56,280 INFO  L479       ProductGenerator]: L537_accept_S5 --> L537_accept_S5
[2023-01-16 06:39:56,280 INFO  L479       ProductGenerator]: L634_T0_S2 --> L634_T0_S2
[2023-01-16 06:39:56,280 INFO  L479       ProductGenerator]: L634_T1_init --> L634_T1_init
[2023-01-16 06:39:56,280 INFO  L479       ProductGenerator]: L634_accept_S5 --> L634_accept_S5
[2023-01-16 06:39:56,280 INFO  L479       ProductGenerator]: havocProcedureENTRY_T0_S2 --> havocProcedureENTRY_T0_S2
[2023-01-16 06:39:56,280 INFO  L479       ProductGenerator]: havocProcedureENTRY_T1_init --> havocProcedureENTRY_T1_init
[2023-01-16 06:39:56,280 INFO  L479       ProductGenerator]: havocProcedureENTRY_accept_S5 --> havocProcedureENTRY_accept_S5
[2023-01-16 06:39:56,280 INFO  L483       ProductGenerator]: Handling product edge call: call parse_icmp();
[2023-01-16 06:39:56,280 INFO  L483       ProductGenerator]: Handling product edge call: call parse_icmp();
[2023-01-16 06:39:56,280 INFO  L483       ProductGenerator]: Handling product edge call: call parse_icmp();
[2023-01-16 06:39:56,280 INFO  L479       ProductGenerator]: L494_T0_S2 --> L494_T0_S2
[2023-01-16 06:39:56,280 INFO  L479       ProductGenerator]: L494_T1_init --> L494_T1_init
[2023-01-16 06:39:56,280 INFO  L479       ProductGenerator]: L494_accept_S5 --> L494_accept_S5
[2023-01-16 06:39:56,280 INFO  L479       ProductGenerator]: L583_T0_S2 --> L583_T0_S2
[2023-01-16 06:39:56,281 INFO  L479       ProductGenerator]: L583_T1_init --> L583_T1_init
[2023-01-16 06:39:56,281 INFO  L479       ProductGenerator]: L583_accept_S5 --> L583_accept_S5
[2023-01-16 06:39:56,281 INFO  L479       ProductGenerator]: L631_T0_S2 --> L631_T0_S2
[2023-01-16 06:39:56,281 INFO  L479       ProductGenerator]: L631_T1_init --> L631_T1_init
[2023-01-16 06:39:56,281 INFO  L479       ProductGenerator]: L631_accept_S5 --> L631_accept_S5
[2023-01-16 06:39:56,281 INFO  L479       ProductGenerator]: L593_T0_S2 --> L593_T0_S2
[2023-01-16 06:39:56,281 INFO  L479       ProductGenerator]: L593_T1_init --> L593_T1_init
[2023-01-16 06:39:56,281 INFO  L479       ProductGenerator]: L593_accept_S5 --> L593_accept_S5
[2023-01-16 06:39:56,281 INFO  L479       ProductGenerator]: L610_T0_S2 --> L610_T0_S2
[2023-01-16 06:39:56,281 INFO  L479       ProductGenerator]: L610_T1_init --> L610_T1_init
[2023-01-16 06:39:56,281 INFO  L479       ProductGenerator]: L610_accept_S5 --> L610_accept_S5
[2023-01-16 06:39:56,281 INFO  L479       ProductGenerator]: mainFINAL_T0_S2 --> mainFINAL_T0_S2
[2023-01-16 06:39:56,281 INFO  L479       ProductGenerator]: mainFINAL_T1_init --> mainFINAL_T1_init
[2023-01-16 06:39:56,281 INFO  L479       ProductGenerator]: mainFINAL_accept_S5 --> mainFINAL_accept_S5
[2023-01-16 06:39:56,281 INFO  L479       ProductGenerator]: registerValue_0.writeFINAL_T0_S2 --> registerValue_0.writeFINAL_T0_S2
[2023-01-16 06:39:56,281 INFO  L479       ProductGenerator]: registerValue_0.writeFINAL_T1_init --> registerValue_0.writeFINAL_T1_init
[2023-01-16 06:39:56,281 INFO  L479       ProductGenerator]: registerValue_0.writeFINAL_accept_S5 --> registerValue_0.writeFINAL_accept_S5
[2023-01-16 06:39:56,281 INFO  L479       ProductGenerator]: parse_icmpFINAL_T0_S2 --> parse_icmpFINAL_T0_S2
[2023-01-16 06:39:56,281 INFO  L479       ProductGenerator]: parse_icmpFINAL_T1_init --> parse_icmpFINAL_T1_init
[2023-01-16 06:39:56,282 INFO  L479       ProductGenerator]: parse_icmpFINAL_accept_S5 --> parse_icmpFINAL_accept_S5
[2023-01-16 06:39:56,282 INFO  L483       ProductGenerator]: Handling product edge call: call registerHistory2B_0.write(hdr.paxos.inst, meta.paxos_metadata.ack_acceptors);
[2023-01-16 06:39:56,282 INFO  L483       ProductGenerator]: Handling product edge call: call registerHistory2B_0.write(hdr.paxos.inst, meta.paxos_metadata.ack_acceptors);
[2023-01-16 06:39:56,282 INFO  L483       ProductGenerator]: Handling product edge call: call registerHistory2B_0.write(hdr.paxos.inst, meta.paxos_metadata.ack_acceptors);
[2023-01-16 06:39:56,282 INFO  L479       ProductGenerator]: L589_T0_S2 --> L589_T0_S2
[2023-01-16 06:39:56,282 INFO  L479       ProductGenerator]: L589_T1_init --> L589_T1_init
[2023-01-16 06:39:56,282 INFO  L479       ProductGenerator]: L589_accept_S5 --> L589_accept_S5
[2023-01-16 06:39:56,282 INFO  L479       ProductGenerator]: L619_T0_S2 --> L619_T0_S2
[2023-01-16 06:39:56,282 INFO  L479       ProductGenerator]: L619_T1_init --> L619_T1_init
[2023-01-16 06:39:56,282 INFO  L479       ProductGenerator]: L619_accept_S5 --> L619_accept_S5
[2023-01-16 06:39:56,282 INFO  L479       ProductGenerator]: L650_T0_S2 --> L650_T0_S2
[2023-01-16 06:39:56,282 INFO  L479       ProductGenerator]: L650_T1_init --> L650_T1_init
[2023-01-16 06:39:56,282 INFO  L479       ProductGenerator]: L650_accept_S5 --> L650_accept_S5
[2023-01-16 06:39:56,282 INFO  L479       ProductGenerator]: L650_T0_S2 --> L650_T0_S2
[2023-01-16 06:39:56,282 INFO  L479       ProductGenerator]: L650_T1_init --> L650_T1_init
[2023-01-16 06:39:56,283 INFO  L479       ProductGenerator]: L650_accept_S5 --> L650_accept_S5
[2023-01-16 06:39:56,283 INFO  L479       ProductGenerator]: L575_T0_S2 --> L575_T0_S2
[2023-01-16 06:39:56,283 INFO  L479       ProductGenerator]: L575_T1_init --> L575_T1_init
[2023-01-16 06:39:56,283 INFO  L479       ProductGenerator]: L575_accept_S5 --> L575_accept_S5
[2023-01-16 06:39:56,283 INFO  L479       ProductGenerator]: L573_T0_S2 --> L573_T0_S2
[2023-01-16 06:39:56,283 INFO  L479       ProductGenerator]: L573_T1_init --> L573_T1_init
[2023-01-16 06:39:56,283 INFO  L479       ProductGenerator]: L573_accept_S5 --> L573_accept_S5
[2023-01-16 06:39:56,283 INFO  L479       ProductGenerator]: L690_T0_S2 --> L690_T0_S2
[2023-01-16 06:39:56,283 INFO  L479       ProductGenerator]: L690_T1_init --> L690_T1_init
[2023-01-16 06:39:56,283 INFO  L479       ProductGenerator]: L690_accept_S5 --> L690_accept_S5
[2023-01-16 06:39:56,283 INFO  L479       ProductGenerator]: L562_T0_S2 --> L562_T0_S2
[2023-01-16 06:39:56,283 INFO  L479       ProductGenerator]: L562_T1_init --> L562_T1_init
[2023-01-16 06:39:56,283 INFO  L479       ProductGenerator]: L562_accept_S5 --> L562_accept_S5
[2023-01-16 06:39:56,283 INFO  L483       ProductGenerator]: Handling product edge call: call learner_tbl_0.apply();
[2023-01-16 06:39:56,284 INFO  L483       ProductGenerator]: Handling product edge call: call learner_tbl_0.apply();
[2023-01-16 06:39:56,284 INFO  L483       ProductGenerator]: Handling product edge call: call learner_tbl_0.apply();
[2023-01-16 06:39:56,284 INFO  L479       ProductGenerator]: L598_T0_S2 --> L598_T0_S2
[2023-01-16 06:39:56,284 INFO  L479       ProductGenerator]: L598_T1_init --> L598_T1_init
[2023-01-16 06:39:56,284 INFO  L479       ProductGenerator]: L598_accept_S5 --> L598_accept_S5
[2023-01-16 06:39:56,284 INFO  L479       ProductGenerator]: L569_T0_S2 --> L569_T0_S2
[2023-01-16 06:39:56,284 INFO  L479       ProductGenerator]: L569_T1_init --> L569_T1_init
[2023-01-16 06:39:56,284 INFO  L479       ProductGenerator]: L569_accept_S5 --> L569_accept_S5
[2023-01-16 06:39:56,284 INFO  L479       ProductGenerator]: L536_T0_S2 --> L536_T0_S2
[2023-01-16 06:39:56,284 INFO  L479       ProductGenerator]: L536_T1_init --> L536_T1_init
[2023-01-16 06:39:56,284 INFO  L479       ProductGenerator]: L536_accept_S5 --> L536_accept_S5
[2023-01-16 06:39:56,284 INFO  L479       ProductGenerator]: L745-1_T0_S2 --> L745-1_T0_S2
[2023-01-16 06:39:56,284 INFO  L479       ProductGenerator]: L745-1_T1_init --> L745-1_T1_init
[2023-01-16 06:39:56,284 INFO  L479       ProductGenerator]: L745-1_accept_S5 --> L745-1_accept_S5
[2023-01-16 06:39:56,284 INFO  L479       ProductGenerator]: L534_T0_S2 --> L534_T0_S2
[2023-01-16 06:39:56,284 INFO  L479       ProductGenerator]: L534_T1_init --> L534_T1_init
[2023-01-16 06:39:56,285 INFO  L479       ProductGenerator]: L534_accept_S5 --> L534_accept_S5
[2023-01-16 06:39:56,285 INFO  L479       ProductGenerator]: L518_T0_S2 --> L518_T0_S2
[2023-01-16 06:39:56,285 INFO  L479       ProductGenerator]: L518_T1_init --> L518_T1_init
[2023-01-16 06:39:56,285 INFO  L479       ProductGenerator]: L518_accept_S5 --> L518_accept_S5
[2023-01-16 06:39:56,285 INFO  L479       ProductGenerator]: forwardENTRY_T0_S2 --> forwardENTRY_T0_S2
[2023-01-16 06:39:56,285 INFO  L479       ProductGenerator]: forwardENTRY_T1_init --> forwardENTRY_T1_init
[2023-01-16 06:39:56,285 INFO  L479       ProductGenerator]: forwardENTRY_accept_S5 --> forwardENTRY_accept_S5
[2023-01-16 06:39:56,285 INFO  L479       ProductGenerator]: L563_T0_S2 --> L563_T0_S2
[2023-01-16 06:39:56,286 INFO  L479       ProductGenerator]: L563_T1_init --> L563_T1_init
[2023-01-16 06:39:56,286 INFO  L479       ProductGenerator]: L563_accept_S5 --> L563_accept_S5
[2023-01-16 06:39:56,286 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-01-16 06:39:56,286 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-01-16 06:39:56,286 INFO  L483       ProductGenerator]: Handling product edge call: call havocProcedure();
[2023-01-16 06:39:56,286 INFO  L479       ProductGenerator]: L545_T0_S2 --> L545_T0_S2
[2023-01-16 06:39:56,286 INFO  L479       ProductGenerator]: L545_T1_init --> L545_T1_init
[2023-01-16 06:39:56,287 INFO  L479       ProductGenerator]: L545_accept_S5 --> L545_accept_S5
[2023-01-16 06:39:56,287 INFO  L479       ProductGenerator]: L688_T0_S2 --> L688_T0_S2
[2023-01-16 06:39:56,287 INFO  L479       ProductGenerator]: L688_T1_init --> L688_T1_init
[2023-01-16 06:39:56,287 INFO  L479       ProductGenerator]: L688_accept_S5 --> L688_accept_S5
[2023-01-16 06:39:56,287 INFO  L479       ProductGenerator]: L567_T0_S2 --> L567_T0_S2
[2023-01-16 06:39:56,287 INFO  L479       ProductGenerator]: L567_T1_init --> L567_T1_init
[2023-01-16 06:39:56,287 INFO  L479       ProductGenerator]: L567_accept_S5 --> L567_accept_S5
[2023-01-16 06:39:56,287 INFO  L479       ProductGenerator]: handle_2bFINAL_T0_S2 --> handle_2bFINAL_T0_S2
[2023-01-16 06:39:56,287 INFO  L479       ProductGenerator]: handle_2bFINAL_T1_init --> handle_2bFINAL_T1_init
[2023-01-16 06:39:56,287 INFO  L479       ProductGenerator]: handle_2bFINAL_accept_S5 --> handle_2bFINAL_accept_S5
[2023-01-16 06:39:56,287 INFO  L479       ProductGenerator]: L602_T0_S2 --> L602_T0_S2
[2023-01-16 06:39:56,287 INFO  L479       ProductGenerator]: L602_T1_init --> L602_T1_init
[2023-01-16 06:39:56,287 INFO  L479       ProductGenerator]: L602_accept_S5 --> L602_accept_S5
[2023-01-16 06:39:56,287 INFO  L479       ProductGenerator]: L566_T0_S2 --> L566_T0_S2
[2023-01-16 06:39:56,288 INFO  L479       ProductGenerator]: L566_T1_init --> L566_T1_init
[2023-01-16 06:39:56,288 INFO  L479       ProductGenerator]: L566_accept_S5 --> L566_accept_S5
[2023-01-16 06:39:56,288 INFO  L479       ProductGenerator]: L533_T0_S2 --> L533_T0_S2
[2023-01-16 06:39:56,288 INFO  L479       ProductGenerator]: L533_T1_init --> L533_T1_init
[2023-01-16 06:39:56,288 INFO  L479       ProductGenerator]: L533_accept_S5 --> L533_accept_S5
[2023-01-16 06:39:56,288 INFO  L479       ProductGenerator]: L608_T0_S2 --> L608_T0_S2
[2023-01-16 06:39:56,288 INFO  L479       ProductGenerator]: L608_T1_init --> L608_T1_init
[2023-01-16 06:39:56,288 INFO  L479       ProductGenerator]: L608_accept_S5 --> L608_accept_S5
[2023-01-16 06:39:56,288 INFO  L479       ProductGenerator]: registerHistory2B_0.writeFINAL_T0_S2 --> registerHistory2B_0.writeFINAL_T0_S2
[2023-01-16 06:39:56,288 INFO  L479       ProductGenerator]: registerHistory2B_0.writeFINAL_T1_init --> registerHistory2B_0.writeFINAL_T1_init
[2023-01-16 06:39:56,288 INFO  L479       ProductGenerator]: registerHistory2B_0.writeFINAL_accept_S5 --> registerHistory2B_0.writeFINAL_accept_S5
[2023-01-16 06:39:56,288 INFO  L479       ProductGenerator]: L541_T0_S2 --> L541_T0_S2
[2023-01-16 06:39:56,288 INFO  L479       ProductGenerator]: L541_T1_init --> L541_T1_init
[2023-01-16 06:39:56,288 INFO  L479       ProductGenerator]: L541_accept_S5 --> L541_accept_S5
[2023-01-16 06:39:56,289 INFO  L479       ProductGenerator]: L622_T0_S2 --> L622_T0_S2
[2023-01-16 06:39:56,289 INFO  L479       ProductGenerator]: L622_T1_init --> L622_T1_init
[2023-01-16 06:39:56,289 INFO  L479       ProductGenerator]: L622_accept_S5 --> L622_accept_S5
[2023-01-16 06:39:56,289 INFO  L479       ProductGenerator]: L636_T0_S2 --> L636_T0_S2
[2023-01-16 06:39:56,289 INFO  L479       ProductGenerator]: L636_T1_init --> L636_T1_init
[2023-01-16 06:39:56,289 INFO  L479       ProductGenerator]: L636_accept_S5 --> L636_accept_S5
[2023-01-16 06:39:56,289 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-01-16 06:39:56,289 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-01-16 06:39:56,289 INFO  L483       ProductGenerator]: Handling product edge call: call ingress();
[2023-01-16 06:39:56,289 INFO  L483       ProductGenerator]: Handling product edge call: call registerRound_0.write(hdr.paxos.inst, hdr.paxos.rnd);
[2023-01-16 06:39:56,289 INFO  L483       ProductGenerator]: Handling product edge call: call registerRound_0.write(hdr.paxos.inst, hdr.paxos.rnd);
[2023-01-16 06:39:56,289 INFO  L483       ProductGenerator]: Handling product edge call: call registerRound_0.write(hdr.paxos.inst, hdr.paxos.rnd);
[2023-01-16 06:39:56,290 INFO  L479       ProductGenerator]: L614_T0_S2 --> L614_T0_S2
[2023-01-16 06:39:56,290 INFO  L479       ProductGenerator]: L614_T1_init --> L614_T1_init
[2023-01-16 06:39:56,290 INFO  L479       ProductGenerator]: L614_accept_S5 --> L614_accept_S5
[2023-01-16 06:39:56,290 INFO  L479       ProductGenerator]: L581_T0_S2 --> L581_T0_S2
[2023-01-16 06:39:56,290 INFO  L479       ProductGenerator]: L581_T1_init --> L581_T1_init
[2023-01-16 06:39:56,290 INFO  L479       ProductGenerator]: L581_accept_S5 --> L581_accept_S5
[2023-01-16 06:39:56,290 INFO  L479       ProductGenerator]: L585_T0_S2 --> L585_T0_S2
[2023-01-16 06:39:56,290 INFO  L479       ProductGenerator]: L585_T1_init --> L585_T1_init
[2023-01-16 06:39:56,290 INFO  L479       ProductGenerator]: L585_accept_S5 --> L585_accept_S5
[2023-01-16 06:39:56,290 INFO  L479       ProductGenerator]: L527_T0_S2 --> L527_T0_S2
[2023-01-16 06:39:56,290 INFO  L479       ProductGenerator]: L527_T1_init --> L527_T1_init
[2023-01-16 06:39:56,290 INFO  L479       ProductGenerator]: L527_accept_S5 --> L527_accept_S5
[2023-01-16 06:39:56,290 INFO  L479       ProductGenerator]: L548_T0_S2 --> L548_T0_S2
[2023-01-16 06:39:56,290 INFO  L479       ProductGenerator]: L548_T1_init --> L548_T1_init
[2023-01-16 06:39:56,290 INFO  L479       ProductGenerator]: L548_accept_S5 --> L548_accept_S5
[2023-01-16 06:39:56,291 INFO  L479       ProductGenerator]: L556_T0_S2 --> L556_T0_S2
[2023-01-16 06:39:56,291 INFO  L479       ProductGenerator]: L556_T1_init --> L556_T1_init
[2023-01-16 06:39:56,291 INFO  L479       ProductGenerator]: L556_accept_S5 --> L556_accept_S5
[2023-01-16 06:39:56,291 INFO  L479       ProductGenerator]: L823_T0_S2 --> L823_T0_S2
[2023-01-16 06:39:56,291 INFO  L479       ProductGenerator]: L823_T1_init --> L823_T1_init
[2023-01-16 06:39:56,291 INFO  L479       ProductGenerator]: L823_accept_S5 --> L823_accept_S5
[2023-01-16 06:39:56,291 INFO  L479       ProductGenerator]: L823_T0_S2 --> L823_T0_S2
[2023-01-16 06:39:56,291 INFO  L479       ProductGenerator]: L823_T1_init --> L823_T1_init
[2023-01-16 06:39:56,291 INFO  L479       ProductGenerator]: L823_accept_S5 --> L823_accept_S5
[2023-01-16 06:39:56,291 INFO  L479       ProductGenerator]: L546_T0_S2 --> L546_T0_S2
[2023-01-16 06:39:56,291 INFO  L479       ProductGenerator]: L546_T1_init --> L546_T1_init
[2023-01-16 06:39:56,291 INFO  L479       ProductGenerator]: L546_accept_S5 --> L546_accept_S5
[2023-01-16 06:39:56,291 INFO  L483       ProductGenerator]: Handling product edge call: call parse_arp();
[2023-01-16 06:39:56,291 INFO  L483       ProductGenerator]: Handling product edge call: call parse_arp();
[2023-01-16 06:39:56,292 INFO  L483       ProductGenerator]: Handling product edge call: call parse_arp();
[2023-01-16 06:39:56,292 INFO  L479       ProductGenerator]: L766_T0_S2 --> L766_T0_S2
[2023-01-16 06:39:56,292 INFO  L479       ProductGenerator]: L766_T1_init --> L766_T1_init
[2023-01-16 06:39:56,292 INFO  L479       ProductGenerator]: L766_accept_S5 --> L766_accept_S5
[2023-01-16 06:39:56,292 INFO  L479       ProductGenerator]: L637_T0_S2 --> L637_T0_S2
[2023-01-16 06:39:56,292 INFO  L479       ProductGenerator]: L637_T1_init --> L637_T1_init
[2023-01-16 06:39:56,292 INFO  L479       ProductGenerator]: L637_accept_S5 --> L637_accept_S5
[2023-01-16 06:39:56,292 INFO  L483       ProductGenerator]: Handling product edge call: call registerHistory2B_0.write(hdr.paxos.inst, acptid_1);
[2023-01-16 06:39:56,292 INFO  L483       ProductGenerator]: Handling product edge call: call registerHistory2B_0.write(hdr.paxos.inst, acptid_1);
[2023-01-16 06:39:56,292 INFO  L483       ProductGenerator]: Handling product edge call: call registerHistory2B_0.write(hdr.paxos.inst, acptid_1);
[2023-01-16 06:39:56,292 INFO  L479       ProductGenerator]: L727_T0_S2 --> L727_T0_S2
[2023-01-16 06:39:56,292 INFO  L479       ProductGenerator]: L727_T1_init --> L727_T1_init
[2023-01-16 06:39:56,292 INFO  L479       ProductGenerator]: L727_accept_S5 --> L727_accept_S5
[2023-01-16 06:39:56,292 INFO  L479       ProductGenerator]: L727_T0_S2 --> L727_T0_S2
[2023-01-16 06:39:56,292 INFO  L479       ProductGenerator]: L727_T1_init --> L727_T1_init
[2023-01-16 06:39:56,292 INFO  L479       ProductGenerator]: L727_accept_S5 --> L727_accept_S5
[2023-01-16 06:39:56,292 INFO  L479       ProductGenerator]: L628_T0_S2 --> L628_T0_S2
[2023-01-16 06:39:56,293 INFO  L479       ProductGenerator]: L628_T1_init --> L628_T1_init
[2023-01-16 06:39:56,293 INFO  L479       ProductGenerator]: L628_accept_S5 --> L628_accept_S5
[2023-01-16 06:39:56,293 INFO  L479       ProductGenerator]: L555_T0_S2 --> L555_T0_S2
[2023-01-16 06:39:56,293 INFO  L479       ProductGenerator]: L555_T1_init --> L555_T1_init
[2023-01-16 06:39:56,293 INFO  L479       ProductGenerator]: L555_accept_S5 --> L555_accept_S5
[2023-01-16 06:39:56,293 INFO  L479       ProductGenerator]: verifyChecksumFINAL_T0_S2 --> verifyChecksumFINAL_T0_S2
[2023-01-16 06:39:56,293 INFO  L479       ProductGenerator]: verifyChecksumFINAL_T1_init --> verifyChecksumFINAL_T1_init
[2023-01-16 06:39:56,293 INFO  L479       ProductGenerator]: verifyChecksumFINAL_accept_S5 --> verifyChecksumFINAL_accept_S5
[2023-01-16 06:39:56,293 INFO  L479       ProductGenerator]: L582_T0_S2 --> L582_T0_S2
[2023-01-16 06:39:56,293 INFO  L479       ProductGenerator]: L582_T1_init --> L582_T1_init
[2023-01-16 06:39:56,293 INFO  L479       ProductGenerator]: L582_accept_S5 --> L582_accept_S5
[2023-01-16 06:39:56,293 INFO  L479       ProductGenerator]: L576_T0_S2 --> L576_T0_S2
[2023-01-16 06:39:56,293 INFO  L479       ProductGenerator]: L576_T1_init --> L576_T1_init
[2023-01-16 06:39:56,293 INFO  L479       ProductGenerator]: L576_accept_S5 --> L576_accept_S5
[2023-01-16 06:39:56,293 INFO  L479       ProductGenerator]: L578_T0_S2 --> L578_T0_S2
[2023-01-16 06:39:56,294 INFO  L479       ProductGenerator]: L578_T1_init --> L578_T1_init
[2023-01-16 06:39:56,294 INFO  L479       ProductGenerator]: L578_accept_S5 --> L578_accept_S5
[2023-01-16 06:39:56,294 INFO  L479       ProductGenerator]: L529_T0_S2 --> L529_T0_S2
[2023-01-16 06:39:56,294 INFO  L479       ProductGenerator]: L529_T1_init --> L529_T1_init
[2023-01-16 06:39:56,294 INFO  L479       ProductGenerator]: L529_accept_S5 --> L529_accept_S5
[2023-01-16 06:39:56,294 INFO  L479       ProductGenerator]: L764_T0_S2 --> L764_T0_S2
[2023-01-16 06:39:56,294 INFO  L479       ProductGenerator]: L764_T1_init --> L764_T1_init
[2023-01-16 06:39:56,294 INFO  L479       ProductGenerator]: L764_accept_S5 --> L764_accept_S5
[2023-01-16 06:39:56,294 INFO  L479       ProductGenerator]: L640_T0_S2 --> L640_T0_S2
[2023-01-16 06:39:56,294 INFO  L479       ProductGenerator]: L640_T1_init --> L640_T1_init
[2023-01-16 06:39:56,294 INFO  L479       ProductGenerator]: L640_accept_S5 --> L640_accept_S5
[2023-01-16 06:39:56,294 INFO  L479       ProductGenerator]: parse_icmpENTRY_T0_S2 --> parse_icmpENTRY_T0_S2
[2023-01-16 06:39:56,294 INFO  L479       ProductGenerator]: parse_icmpENTRY_T1_init --> parse_icmpENTRY_T1_init
[2023-01-16 06:39:56,295 INFO  L479       ProductGenerator]: parse_icmpENTRY_accept_S5 --> parse_icmpENTRY_accept_S5
[2023-01-16 06:39:56,295 INFO  L479       ProductGenerator]: L620_T0_S2 --> L620_T0_S2
[2023-01-16 06:39:56,295 INFO  L479       ProductGenerator]: L620_T1_init --> L620_T1_init
[2023-01-16 06:39:56,295 INFO  L479       ProductGenerator]: L620_accept_S5 --> L620_accept_S5
[2023-01-16 06:39:56,295 INFO  L479       ProductGenerator]: L625_T0_S2 --> L625_T0_S2
[2023-01-16 06:39:56,295 INFO  L479       ProductGenerator]: L625_T1_init --> L625_T1_init
[2023-01-16 06:39:56,295 INFO  L479       ProductGenerator]: L625_accept_S5 --> L625_accept_S5
[2023-01-16 06:39:56,295 INFO  L479       ProductGenerator]: parse_arpENTRY_T0_S2 --> parse_arpENTRY_T0_S2
[2023-01-16 06:39:56,295 INFO  L479       ProductGenerator]: parse_arpENTRY_T1_init --> parse_arpENTRY_T1_init
[2023-01-16 06:39:56,295 INFO  L479       ProductGenerator]: parse_arpENTRY_accept_S5 --> parse_arpENTRY_accept_S5
[2023-01-16 06:39:56,296 INFO  L479       ProductGenerator]: ingressENTRY_T0_S2 --> ingressENTRY_T0_S2
[2023-01-16 06:39:56,296 INFO  L479       ProductGenerator]: ingressENTRY_T1_init --> ingressENTRY_T1_init
[2023-01-16 06:39:56,296 INFO  L479       ProductGenerator]: ingressENTRY_accept_S5 --> ingressENTRY_accept_S5
[2023-01-16 06:39:56,296 INFO  L479       ProductGenerator]: ingressENTRY_T0_S2 --> ingressENTRY_T0_S2
[2023-01-16 06:39:56,296 INFO  L479       ProductGenerator]: ingressENTRY_T1_init --> ingressENTRY_T1_init
[2023-01-16 06:39:56,296 INFO  L479       ProductGenerator]: ingressENTRY_accept_S5 --> ingressENTRY_accept_S5
[2023-01-16 06:39:56,296 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-01-16 06:39:56,296 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-01-16 06:39:56,297 INFO  L483       ProductGenerator]: Handling product edge call: call NoAction_0();
[2023-01-16 06:39:56,297 INFO  L479       ProductGenerator]: L606_T0_S2 --> L606_T0_S2
[2023-01-16 06:39:56,297 INFO  L479       ProductGenerator]: L606_T1_init --> L606_T1_init
[2023-01-16 06:39:56,297 INFO  L479       ProductGenerator]: L606_accept_S5 --> L606_accept_S5
[2023-01-16 06:39:56,297 INFO  L479       ProductGenerator]: L624_T0_S2 --> L624_T0_S2
[2023-01-16 06:39:56,297 INFO  L479       ProductGenerator]: L624_T1_init --> L624_T1_init
[2023-01-16 06:39:56,297 INFO  L479       ProductGenerator]: L624_accept_S5 --> L624_accept_S5
[2023-01-16 06:39:56,297 INFO  L479       ProductGenerator]: reset_consensus_instance_0.applyENTRY_T0_S2 --> reset_consensus_instance_0.applyENTRY_T0_S2
[2023-01-16 06:39:56,297 INFO  L479       ProductGenerator]: reset_consensus_instance_0.applyENTRY_T1_init --> reset_consensus_instance_0.applyENTRY_T1_init
[2023-01-16 06:39:56,298 INFO  L479       ProductGenerator]: reset_consensus_instance_0.applyENTRY_accept_S5 --> reset_consensus_instance_0.applyENTRY_accept_S5
[2023-01-16 06:39:56,298 INFO  L479       ProductGenerator]: reset_consensus_instance_0.applyENTRY_T0_S2 --> reset_consensus_instance_0.applyENTRY_T0_S2
[2023-01-16 06:39:56,298 INFO  L479       ProductGenerator]: reset_consensus_instance_0.applyENTRY_T1_init --> reset_consensus_instance_0.applyENTRY_T1_init
[2023-01-16 06:39:56,298 INFO  L479       ProductGenerator]: reset_consensus_instance_0.applyENTRY_accept_S5 --> reset_consensus_instance_0.applyENTRY_accept_S5
[2023-01-16 06:39:56,298 INFO  L483       ProductGenerator]: Handling product edge call: call registerValue_0.write(hdr.paxos.inst, hdr.paxos.paxosval);
[2023-01-16 06:39:56,298 INFO  L483       ProductGenerator]: Handling product edge call: call registerValue_0.write(hdr.paxos.inst, hdr.paxos.paxosval);
[2023-01-16 06:39:56,298 INFO  L483       ProductGenerator]: Handling product edge call: call registerValue_0.write(hdr.paxos.inst, hdr.paxos.paxosval);
[2023-01-16 06:39:56,298 INFO  L479       ProductGenerator]: computeChecksumFINAL_T0_S2 --> computeChecksumFINAL_T0_S2
[2023-01-16 06:39:56,298 INFO  L479       ProductGenerator]: computeChecksumFINAL_T1_init --> computeChecksumFINAL_T1_init
[2023-01-16 06:39:56,298 INFO  L479       ProductGenerator]: computeChecksumFINAL_accept_S5 --> computeChecksumFINAL_accept_S5
[2023-01-16 06:39:56,298 INFO  L479       ProductGenerator]: L506_T0_S2 --> L506_T0_S2
[2023-01-16 06:39:56,298 INFO  L479       ProductGenerator]: L506_T1_init --> L506_T1_init
[2023-01-16 06:39:56,298 INFO  L479       ProductGenerator]: L506_accept_S5 --> L506_accept_S5
[2023-01-16 06:39:56,298 INFO  L479       ProductGenerator]: L571_T0_S2 --> L571_T0_S2
[2023-01-16 06:39:56,298 INFO  L479       ProductGenerator]: L571_T1_init --> L571_T1_init
[2023-01-16 06:39:56,298 INFO  L479       ProductGenerator]: L571_accept_S5 --> L571_accept_S5
[2023-01-16 06:39:56,298 INFO  L479       ProductGenerator]: L559_T0_S2 --> L559_T0_S2
[2023-01-16 06:39:56,299 INFO  L479       ProductGenerator]: L559_T1_init --> L559_T1_init
[2023-01-16 06:39:56,299 INFO  L479       ProductGenerator]: L559_accept_S5 --> L559_accept_S5
[2023-01-16 06:39:56,299 INFO  L479       ProductGenerator]: registerValue_0.writeENTRY_T0_S2 --> registerValue_0.writeENTRY_T0_S2
[2023-01-16 06:39:56,299 INFO  L479       ProductGenerator]: registerValue_0.writeENTRY_T1_init --> registerValue_0.writeENTRY_T1_init
[2023-01-16 06:39:56,299 INFO  L479       ProductGenerator]: registerValue_0.writeENTRY_accept_S5 --> registerValue_0.writeENTRY_accept_S5
[2023-01-16 06:39:56,299 INFO  L479       ProductGenerator]: L568_T0_S2 --> L568_T0_S2
[2023-01-16 06:39:56,299 INFO  L479       ProductGenerator]: L568_T1_init --> L568_T1_init
[2023-01-16 06:39:56,299 INFO  L479       ProductGenerator]: L568_accept_S5 --> L568_accept_S5
[2023-01-16 06:39:56,299 INFO  L479       ProductGenerator]: L558_T0_S2 --> L558_T0_S2
[2023-01-16 06:39:56,299 INFO  L479       ProductGenerator]: L558_T1_init --> L558_T1_init
[2023-01-16 06:39:56,299 INFO  L479       ProductGenerator]: L558_accept_S5 --> L558_accept_S5
[2023-01-16 06:39:56,299 INFO  L479       ProductGenerator]: L623_T0_S2 --> L623_T0_S2
[2023-01-16 06:39:56,299 INFO  L479       ProductGenerator]: L623_T1_init --> L623_T1_init
[2023-01-16 06:39:56,299 INFO  L479       ProductGenerator]: L623_accept_S5 --> L623_accept_S5
[2023-01-16 06:39:56,299 INFO  L486       ProductGenerator]: Handling product edge summary: SUMMARY for call mark_to_drop(); srcloc: _dropENTRY
[2023-01-16 06:39:56,326 INFO  L486       ProductGenerator]: Handling product edge summary: SUMMARY for call mark_to_drop(); srcloc: _dropENTRY
[2023-01-16 06:39:56,330 INFO  L486       ProductGenerator]: Handling product edge summary: SUMMARY for call mark_to_drop(); srcloc: _dropENTRY
[2023-01-16 06:39:56,332 INFO  L479       ProductGenerator]: L552_T0_S2 --> L552_T0_S2
[2023-01-16 06:39:56,333 INFO  L479       ProductGenerator]: L552_T1_init --> L552_T1_init
[2023-01-16 06:39:56,333 INFO  L479       ProductGenerator]: L552_accept_S5 --> L552_accept_S5
[2023-01-16 06:39:56,333 INFO  L479       ProductGenerator]: L633_T0_S2 --> L633_T0_S2
[2023-01-16 06:39:56,333 INFO  L479       ProductGenerator]: L633_T1_init --> L633_T1_init
[2023-01-16 06:39:56,333 INFO  L479       ProductGenerator]: L633_accept_S5 --> L633_accept_S5
[2023-01-16 06:39:56,333 INFO  L479       ProductGenerator]: L617_T0_S2 --> L617_T0_S2
[2023-01-16 06:39:56,333 INFO  L479       ProductGenerator]: L617_T1_init --> L617_T1_init
[2023-01-16 06:39:56,333 INFO  L479       ProductGenerator]: L617_accept_S5 --> L617_accept_S5
[2023-01-16 06:39:56,333 INFO  L479       ProductGenerator]: L635_T0_S2 --> L635_T0_S2
[2023-01-16 06:39:56,333 INFO  L479       ProductGenerator]: L635_T1_init --> L635_T1_init
[2023-01-16 06:39:56,333 INFO  L479       ProductGenerator]: L635_accept_S5 --> L635_accept_S5
[2023-01-16 06:39:56,333 INFO  L479       ProductGenerator]: L594_T0_S2 --> L594_T0_S2
[2023-01-16 06:39:56,333 INFO  L479       ProductGenerator]: L594_T1_init --> L594_T1_init
[2023-01-16 06:39:56,333 INFO  L479       ProductGenerator]: L594_accept_S5 --> L594_accept_S5
[2023-01-16 06:39:56,333 INFO  L479       ProductGenerator]: L549_T0_S2 --> L549_T0_S2
[2023-01-16 06:39:56,333 INFO  L479       ProductGenerator]: L549_T1_init --> L549_T1_init
[2023-01-16 06:39:56,334 INFO  L479       ProductGenerator]: L549_accept_S5 --> L549_accept_S5
[2023-01-16 06:39:56,334 INFO  L483       ProductGenerator]: Handling product edge call: call place_holder_table_0.apply();
[2023-01-16 06:39:56,334 INFO  L483       ProductGenerator]: Handling product edge call: call place_holder_table_0.apply();
[2023-01-16 06:39:56,334 INFO  L483       ProductGenerator]: Handling product edge call: call place_holder_table_0.apply();
[2023-01-16 06:39:56,334 INFO  L479       ProductGenerator]: L727-1_T0_S2 --> L727-1_T0_S2
[2023-01-16 06:39:56,334 INFO  L479       ProductGenerator]: L727-1_T1_init --> L727-1_T1_init
[2023-01-16 06:39:56,334 INFO  L479       ProductGenerator]: L727-1_accept_S5 --> L727-1_accept_S5
[2023-01-16 06:39:56,334 INFO  L479       ProductGenerator]: read_roundENTRY_T0_S2 --> read_roundENTRY_T0_S2
[2023-01-16 06:39:56,334 INFO  L479       ProductGenerator]: read_roundENTRY_T1_init --> read_roundENTRY_T1_init
[2023-01-16 06:39:56,334 INFO  L479       ProductGenerator]: read_roundENTRY_accept_S5 --> read_roundENTRY_accept_S5
[2023-01-16 06:39:56,334 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-01-16 06:39:56,334 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-01-16 06:39:56,334 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-01-16 06:39:56,334 INFO  L479       ProductGenerator]: L544_T0_S2 --> L544_T0_S2
[2023-01-16 06:39:56,334 INFO  L479       ProductGenerator]: L544_T1_init --> L544_T1_init
[2023-01-16 06:39:56,334 INFO  L479       ProductGenerator]: L544_accept_S5 --> L544_accept_S5
[2023-01-16 06:39:56,334 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-01-16 06:39:56,334 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-01-16 06:39:56,335 INFO  L483       ProductGenerator]: Handling product edge call: call start();
[2023-01-16 06:39:56,335 INFO  L479       ProductGenerator]: L551_T0_S2 --> L551_T0_S2
[2023-01-16 06:39:56,335 INFO  L479       ProductGenerator]: L551_T1_init --> L551_T1_init
[2023-01-16 06:39:56,335 INFO  L479       ProductGenerator]: L551_accept_S5 --> L551_accept_S5
[2023-01-16 06:39:56,335 INFO  L479       ProductGenerator]: learner_tbl_0.applyENTRY_T0_S2 --> learner_tbl_0.applyENTRY_T0_S2
[2023-01-16 06:39:56,335 INFO  L479       ProductGenerator]: learner_tbl_0.applyENTRY_T1_init --> learner_tbl_0.applyENTRY_T1_init
[2023-01-16 06:39:56,335 INFO  L479       ProductGenerator]: learner_tbl_0.applyENTRY_accept_S5 --> learner_tbl_0.applyENTRY_accept_S5
[2023-01-16 06:39:56,335 INFO  L479       ProductGenerator]: learner_tbl_0.applyENTRY_T0_S2 --> learner_tbl_0.applyENTRY_T0_S2
[2023-01-16 06:39:56,335 INFO  L479       ProductGenerator]: learner_tbl_0.applyENTRY_T1_init --> learner_tbl_0.applyENTRY_T1_init
[2023-01-16 06:39:56,335 INFO  L479       ProductGenerator]: learner_tbl_0.applyENTRY_accept_S5 --> learner_tbl_0.applyENTRY_accept_S5
[2023-01-16 06:39:56,335 INFO  L479       ProductGenerator]: L612_T0_S2 --> L612_T0_S2
[2023-01-16 06:39:56,335 INFO  L479       ProductGenerator]: L612_T1_init --> L612_T1_init
[2023-01-16 06:39:56,335 INFO  L479       ProductGenerator]: L612_accept_S5 --> L612_accept_S5
[2023-01-16 06:39:56,335 INFO  L479       ProductGenerator]: L683_T0_S2 --> L683_T0_S2
[2023-01-16 06:39:56,335 INFO  L479       ProductGenerator]: L683_T1_init --> L683_T1_init
[2023-01-16 06:39:56,335 INFO  L479       ProductGenerator]: L683_accept_S5 --> L683_accept_S5
[2023-01-16 06:39:56,336 INFO  L479       ProductGenerator]: L683_T0_S2 --> L683_T0_S2
[2023-01-16 06:39:56,336 INFO  L479       ProductGenerator]: L683_T1_init --> L683_T1_init
[2023-01-16 06:39:56,336 INFO  L479       ProductGenerator]: L683_accept_S5 --> L683_accept_S5
[2023-01-16 06:39:56,336 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-01-16 06:39:56,336 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-01-16 06:39:56,336 INFO  L483       ProductGenerator]: Handling product edge call: call accept();
[2023-01-16 06:39:56,336 INFO  L483       ProductGenerator]: Handling product edge call: call parse_ipv4();
[2023-01-16 06:39:56,336 INFO  L483       ProductGenerator]: Handling product edge call: call parse_ipv4();
[2023-01-16 06:39:56,336 INFO  L483       ProductGenerator]: Handling product edge call: call parse_ipv4();
[2023-01-16 06:39:56,336 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-01-16 06:39:56,336 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-01-16 06:39:56,336 INFO  L483       ProductGenerator]: Handling product edge call: call verifyChecksum();
[2023-01-16 06:39:56,336 INFO  L479       ProductGenerator]: L599_T0_S2 --> L599_T0_S2
[2023-01-16 06:39:56,336 INFO  L479       ProductGenerator]: L599_T1_init --> L599_T1_init
[2023-01-16 06:39:56,336 INFO  L479       ProductGenerator]: L599_accept_S5 --> L599_accept_S5
[2023-01-16 06:39:56,336 INFO  L479       ProductGenerator]: L808_T0_S2 --> L808_T0_S2
[2023-01-16 06:39:56,336 INFO  L479       ProductGenerator]: L808_T1_init --> L808_T1_init
[2023-01-16 06:39:56,336 INFO  L479       ProductGenerator]: L808_accept_S5 --> L808_accept_S5
[2023-01-16 06:39:56,336 INFO  L479       ProductGenerator]: L808_T0_S2 --> L808_T0_S2
[2023-01-16 06:39:56,336 INFO  L479       ProductGenerator]: L808_T1_init --> L808_T1_init
[2023-01-16 06:39:56,337 INFO  L479       ProductGenerator]: L808_accept_S5 --> L808_accept_S5
[2023-01-16 06:39:56,340 INFO  L479       ProductGenerator]: L603_T0_S2 --> L603_T0_S2
[2023-01-16 06:39:56,340 INFO  L479       ProductGenerator]: L603_T1_init --> L603_T1_init
[2023-01-16 06:39:56,340 INFO  L479       ProductGenerator]: L603_accept_S5 --> L603_accept_S5
[2023-01-16 06:39:56,340 INFO  L479       ProductGenerator]: L689_T0_S2 --> L689_T0_S2
[2023-01-16 06:39:56,340 INFO  L479       ProductGenerator]: L689_T1_init --> L689_T1_init
[2023-01-16 06:39:56,340 INFO  L479       ProductGenerator]: L689_accept_S5 --> L689_accept_S5
[2023-01-16 06:39:56,340 INFO  L479       ProductGenerator]: L493_T0_S2 --> L493_T0_S2
[2023-01-16 06:39:56,340 INFO  L479       ProductGenerator]: L493_T1_init --> L493_T1_init
[2023-01-16 06:39:56,340 INFO  L479       ProductGenerator]: L493_accept_S5 --> L493_accept_S5
[2023-01-16 06:39:56,340 INFO  L479       ProductGenerator]: L587_T0_S2 --> L587_T0_S2
[2023-01-16 06:39:56,341 INFO  L479       ProductGenerator]: L587_T1_init --> L587_T1_init
[2023-01-16 06:39:56,341 INFO  L479       ProductGenerator]: L587_accept_S5 --> L587_accept_S5
[2023-01-16 06:39:56,341 INFO  L479       ProductGenerator]: L615_T0_S2 --> L615_T0_S2
[2023-01-16 06:39:56,341 INFO  L479       ProductGenerator]: L615_T1_init --> L615_T1_init
[2023-01-16 06:39:56,341 INFO  L479       ProductGenerator]: L615_accept_S5 --> L615_accept_S5
[2023-01-16 06:39:56,341 INFO  L479       ProductGenerator]: L554_T0_S2 --> L554_T0_S2
[2023-01-16 06:39:56,341 INFO  L479       ProductGenerator]: L554_T1_init --> L554_T1_init
[2023-01-16 06:39:56,341 INFO  L479       ProductGenerator]: L554_accept_S5 --> L554_accept_S5
[2023-01-16 06:39:56,341 INFO  L479       ProductGenerator]: L601_T0_S2 --> L601_T0_S2
[2023-01-16 06:39:56,341 INFO  L479       ProductGenerator]: L601_T1_init --> L601_T1_init
[2023-01-16 06:39:56,341 INFO  L479       ProductGenerator]: L601_accept_S5 --> L601_accept_S5
[2023-01-16 06:39:56,341 INFO  L479       ProductGenerator]: parse_paxosENTRY_T0_S2 --> parse_paxosENTRY_T0_S2
[2023-01-16 06:39:56,341 INFO  L479       ProductGenerator]: parse_paxosENTRY_T1_init --> parse_paxosENTRY_T1_init
[2023-01-16 06:39:56,341 INFO  L479       ProductGenerator]: parse_paxosENTRY_accept_S5 --> parse_paxosENTRY_accept_S5
[2023-01-16 06:39:56,341 INFO  L479       ProductGenerator]: _parser_TopParserFINAL_T0_S2 --> _parser_TopParserFINAL_T0_S2
[2023-01-16 06:39:56,341 INFO  L479       ProductGenerator]: _parser_TopParserFINAL_T1_init --> _parser_TopParserFINAL_T1_init
[2023-01-16 06:39:56,341 INFO  L479       ProductGenerator]: _parser_TopParserFINAL_accept_S5 --> _parser_TopParserFINAL_accept_S5
[2023-01-16 06:39:56,341 INFO  L479       ProductGenerator]: forwardFINAL_T0_S2 --> forwardFINAL_T0_S2
[2023-01-16 06:39:56,341 INFO  L479       ProductGenerator]: forwardFINAL_T1_init --> forwardFINAL_T1_init
[2023-01-16 06:39:56,341 INFO  L479       ProductGenerator]: forwardFINAL_accept_S5 --> forwardFINAL_accept_S5
[2023-01-16 06:39:56,341 INFO  L483       ProductGenerator]: Handling product edge call: call read_round();
[2023-01-16 06:39:56,342 INFO  L483       ProductGenerator]: Handling product edge call: call read_round();
[2023-01-16 06:39:56,342 INFO  L483       ProductGenerator]: Handling product edge call: call read_round();
[2023-01-16 06:39:56,342 INFO  L479       ProductGenerator]: L531_T0_S2 --> L531_T0_S2
[2023-01-16 06:39:56,342 INFO  L479       ProductGenerator]: L531_T1_init --> L531_T1_init
[2023-01-16 06:39:56,342 INFO  L479       ProductGenerator]: L531_accept_S5 --> L531_accept_S5
[2023-01-16 06:39:56,342 INFO  L479       ProductGenerator]: L560_T0_S2 --> L560_T0_S2
[2023-01-16 06:39:56,342 INFO  L479       ProductGenerator]: L560_T1_init --> L560_T1_init
[2023-01-16 06:39:56,342 INFO  L479       ProductGenerator]: L560_accept_S5 --> L560_accept_S5
[2023-01-16 06:39:56,342 INFO  L479       ProductGenerator]: L539_T0_S2 --> L539_T0_S2
[2023-01-16 06:39:56,342 INFO  L479       ProductGenerator]: L539_T1_init --> L539_T1_init
[2023-01-16 06:39:56,342 INFO  L479       ProductGenerator]: L539_accept_S5 --> L539_accept_S5
[2023-01-16 06:39:56,342 INFO  L479       ProductGenerator]: L547_T0_S2 --> L547_T0_S2
[2023-01-16 06:39:56,342 INFO  L479       ProductGenerator]: L547_T1_init --> L547_T1_init
[2023-01-16 06:39:56,342 INFO  L479       ProductGenerator]: L547_accept_S5 --> L547_accept_S5
[2023-01-16 06:39:56,342 INFO  L479       ProductGenerator]: L609_T0_S2 --> L609_T0_S2
[2023-01-16 06:39:56,342 INFO  L479       ProductGenerator]: L609_T1_init --> L609_T1_init
[2023-01-16 06:39:56,342 INFO  L479       ProductGenerator]: L609_accept_S5 --> L609_accept_S5
[2023-01-16 06:39:56,342 INFO  L479       ProductGenerator]: L561_T0_S2 --> L561_T0_S2
[2023-01-16 06:39:56,342 INFO  L479       ProductGenerator]: L561_T1_init --> L561_T1_init
[2023-01-16 06:39:56,342 INFO  L479       ProductGenerator]: L561_accept_S5 --> L561_accept_S5
[2023-01-16 06:39:56,343 INFO  L483       ProductGenerator]: Handling product edge call: call handle_2b();
[2023-01-16 06:39:56,343 INFO  L483       ProductGenerator]: Handling product edge call: call handle_2b();
[2023-01-16 06:39:56,343 INFO  L483       ProductGenerator]: Handling product edge call: call handle_2b();
[2023-01-16 06:39:56,343 INFO  L479       ProductGenerator]: L565_T0_S2 --> L565_T0_S2
[2023-01-16 06:39:56,343 INFO  L479       ProductGenerator]: L565_T1_init --> L565_T1_init
[2023-01-16 06:39:56,343 INFO  L479       ProductGenerator]: L565_accept_S5 --> L565_accept_S5
[2023-01-16 06:39:56,343 INFO  L479       ProductGenerator]: place_holder_table_0.applyENTRY_T0_S2 --> place_holder_table_0.applyENTRY_T0_S2
[2023-01-16 06:39:56,343 INFO  L479       ProductGenerator]: place_holder_table_0.applyENTRY_T1_init --> place_holder_table_0.applyENTRY_T1_init
[2023-01-16 06:39:56,343 INFO  L479       ProductGenerator]: place_holder_table_0.applyENTRY_accept_S5 --> place_holder_table_0.applyENTRY_accept_S5
[2023-01-16 06:39:56,343 INFO  L479       ProductGenerator]: place_holder_table_0.applyENTRY_T0_S2 --> place_holder_table_0.applyENTRY_T0_S2
[2023-01-16 06:39:56,343 INFO  L479       ProductGenerator]: place_holder_table_0.applyENTRY_T1_init --> place_holder_table_0.applyENTRY_T1_init
[2023-01-16 06:39:56,343 INFO  L479       ProductGenerator]: place_holder_table_0.applyENTRY_accept_S5 --> place_holder_table_0.applyENTRY_accept_S5
[2023-01-16 06:39:56,343 INFO  L479       ProductGenerator]: L584_T0_S2 --> L584_T0_S2
[2023-01-16 06:39:56,343 INFO  L479       ProductGenerator]: L584_T1_init --> L584_T1_init
[2023-01-16 06:39:56,343 INFO  L479       ProductGenerator]: L584_accept_S5 --> L584_accept_S5
[2023-01-16 06:39:56,343 INFO  L479       ProductGenerator]: L590_T0_S2 --> L590_T0_S2
[2023-01-16 06:39:56,343 INFO  L479       ProductGenerator]: L590_T1_init --> L590_T1_init
[2023-01-16 06:39:56,343 INFO  L479       ProductGenerator]: L590_accept_S5 --> L590_accept_S5
[2023-01-16 06:39:56,343 INFO  L479       ProductGenerator]: L794_T0_S2 --> L794_T0_S2
[2023-01-16 06:39:56,343 INFO  L479       ProductGenerator]: L794_T1_init --> L794_T1_init
[2023-01-16 06:39:56,343 INFO  L479       ProductGenerator]: L794_accept_S5 --> L794_accept_S5
[2023-01-16 06:39:56,343 INFO  L479       ProductGenerator]: L595_T0_S2 --> L595_T0_S2
[2023-01-16 06:39:56,344 INFO  L479       ProductGenerator]: L595_T1_init --> L595_T1_init
[2023-01-16 06:39:56,344 INFO  L479       ProductGenerator]: L595_accept_S5 --> L595_accept_S5
[2023-01-16 06:39:56,344 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from havocProcedureEXIT to L678
[2023-01-16 06:39:56,344 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from registerRound_0.writeEXIT to L516
[2023-01-16 06:39:56,344 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from registerRound_0.writeEXIT to L502
[2023-01-16 06:39:56,344 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from learner_tbl_0.applyEXIT to L656-1
[2023-01-16 06:39:56,344 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from place_holder_table_0.applyEXIT to egressFINAL
[2023-01-16 06:39:56,344 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from reset_consensus_instance_0.applyEXIT to L656-1
[2023-01-16 06:39:56,344 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from mainProcedureEXIT to ULTIMATE.startFINAL
[2023-01-16 06:39:56,344 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from computeChecksumEXIT to L683
[2023-01-16 06:39:56,344 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from startEXIT to _parser_TopParserFINAL
[2023-01-16 06:39:56,344 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from forwardEXIT to L823-1
[2023-01-16 06:39:56,344 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from NoAction_0EXIT to L753
[2023-01-16 06:39:56,345 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from mainEXIT to L696-1
[2023-01-16 06:39:56,345 INFO  L749       ProductGenerator]: ==== Handling return program step: #302#return;
[2023-01-16 06:39:56,345 INFO  L749       ProductGenerator]: ==== Handling return program step: #302#return;
[2023-01-16 06:39:56,345 INFO  L749       ProductGenerator]: ==== Handling return program step: #302#return;
[2023-01-16 06:39:56,345 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from parse_icmpEXIT to L727-1
[2023-01-16 06:39:56,345 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from read_roundEXIT to L651-1
[2023-01-16 06:39:56,345 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from handle_new_valueEXIT to L794
[2023-01-16 06:39:56,345 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from parse_ipv4EXIT to L811-1
[2023-01-16 06:39:56,345 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from ingressEXIT to L681
[2023-01-16 06:39:56,346 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _parser_TopParserEXIT to L679
[2023-01-16 06:39:56,346 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from parse_arpEXIT to L811-1
[2023-01-16 06:39:56,346 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from verifyChecksumEXIT to L680
[2023-01-16 06:39:56,346 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from parse_udpEXIT to L727-1
[2023-01-16 06:39:56,346 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from handle_2bEXIT to L671
[2023-01-16 06:39:56,346 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from acceptEXIT to parse_icmpFINAL
[2023-01-16 06:39:56,346 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from acceptEXIT to parse_arpFINAL
[2023-01-16 06:39:56,346 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from acceptEXIT to parse_paxosFINAL
[2023-01-16 06:39:56,346 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from registerValue_0.writeEXIT to L518
[2023-01-16 06:39:56,346 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from registerValue_0.writeEXIT to L504
[2023-01-16 06:39:56,346 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from registerHistory2B_0.writeEXIT to handle_new_valueFINAL
[2023-01-16 06:39:56,346 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from registerHistory2B_0.writeEXIT to handle_2bFINAL
[2023-01-16 06:39:56,346 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from parse_paxosEXIT to L745-1
[2023-01-16 06:39:56,347 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from egressEXIT to L682
[2023-01-16 06:39:56,347 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from transport_tbl_0.applyEXIT to L649
[2023-01-16 06:39:56,347 INFO  L375       ProductGenerator]: ---------- Handling double product return edge from _dropEXIT to L823-1
[2023-01-16 06:39:56,639 INFO  L97    BuchiProductObserver]: Finished generation of product automaton successfully
[2023-01-16 06:39:56,639 INFO  L110   BuchiProductObserver]: BuchiProgram size 939 locations, 1201 edges
[2023-01-16 06:39:56,640 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 16.01 06:39:56 BoogieIcfgContainer
[2023-01-16 06:39:56,640 INFO  L132        PluginConnector]: ------------------------ END Büchi Program Product----------------------------
[2023-01-16 06:39:56,640 INFO  L113        PluginConnector]: ------------------------BlockEncodingV2----------------------------
[2023-01-16 06:39:56,640 INFO  L271        PluginConnector]: Initializing BlockEncodingV2...
[2023-01-16 06:39:56,643 INFO  L275        PluginConnector]: BlockEncodingV2 initialized
[2023-01-16 06:39:56,644 INFO  L185        PluginConnector]: Executing the observer BlockEncodingObserver from plugin BlockEncodingV2 for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 16.01 06:39:56" (1/1) ...
[2023-01-16 06:39:56,694 INFO  L313           BlockEncoder]: Initial Icfg 939 locations, 1201 edges
[2023-01-16 06:39:56,694 INFO  L258           BlockEncoder]: Using Remove infeasible edges
[2023-01-16 06:39:56,695 INFO  L263           BlockEncoder]: Using Maximize final states
[2023-01-16 06:39:56,696 INFO  L270           BlockEncoder]: Using Minimize states even if more edges are added than removed.=false
[2023-01-16 06:39:56,696 INFO  L296           BlockEncoder]: Using Remove sink states
[2023-01-16 06:39:56,696 INFO  L171           BlockEncoder]: Using Apply optimizations until nothing changes=true
[2023-01-16 06:39:56,703 INFO  L70    emoveInfeasibleEdges]: Removed 6 edges and 3 locations because of local infeasibility
[2023-01-16 06:39:56,793 INFO  L71     MaximizeFinalStates]: 307 new accepting states
[2023-01-16 06:39:56,809 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2023-01-16 06:39:56,814 INFO  L70    emoveInfeasibleEdges]: Removed 0 edges and 0 locations because of local infeasibility
[2023-01-16 06:39:56,815 INFO  L71     MaximizeFinalStates]: 0 new accepting states
[2023-01-16 06:39:56,816 INFO  L70        RemoveSinkStates]: Removed 0 edges and 0 locations by removing sink states
[2023-01-16 06:39:56,817 INFO  L237           BlockEncoder]: Using Create parallel compositions if possible
[2023-01-16 06:39:56,818 INFO  L68        ParallelComposer]: Creating parallel compositions
[2023-01-16 06:39:56,819 INFO  L313           BlockEncoder]: Encoded RCFG 928 locations, 1185 edges
[2023-01-16 06:39:56,820 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 16.01 06:39:56 BasicIcfg
[2023-01-16 06:39:56,820 INFO  L132        PluginConnector]: ------------------------ END BlockEncodingV2----------------------------
[2023-01-16 06:39:56,820 INFO  L113        PluginConnector]: ------------------------BuchiAutomizer----------------------------
[2023-01-16 06:39:56,820 INFO  L271        PluginConnector]: Initializing BuchiAutomizer...
[2023-01-16 06:39:56,823 INFO  L275        PluginConnector]: BuchiAutomizer initialized
[2023-01-16 06:39:56,823 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 06:39:56,823 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.boogie.parser AST 16.01 06:39:55" (1/6) ...
[2023-01-16 06:39:56,829 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@3df931d and model type p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 16.01 06:39:56, skipping insertion in model container
[2023-01-16 06:39:56,829 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 06:39:56,834 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "Hardcoded edu.tsinghua.ss.thufv.specLang AST 16.01 06:39:55" (2/6) ...
[2023-01-16 06:39:56,835 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@3df931d and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 16.01 06:39:56, skipping insertion in model container
[2023-01-16 06:39:56,835 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 06:39:56,835 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.rcfgbuilder CFG 16.01 06:39:56" (3/6) ...
[2023-01-16 06:39:56,836 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@3df931d and model type p4ltl_boogie.bpl de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 16.01 06:39:56, skipping insertion in model container
[2023-01-16 06:39:56,836 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 06:39:56,836 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "Hardcoded edu.tsinghua.ss.thufv.ltl2aut AST 16.01 06:39:56" (4/6) ...
[2023-01-16 06:39:56,836 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@3df931d and model type Hardcoded de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer AST 16.01 06:39:56, skipping insertion in model container
[2023-01-16 06:39:56,836 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 06:39:56,836 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.buchiprogramproduct OTHER 16.01 06:39:56" (5/6) ...
[2023-01-16 06:39:56,836 INFO  L205        PluginConnector]: Invalid model from BuchiAutomizer for observer de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer.BuchiAutomizerObserver@3df931d and model type LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer OTHER 16.01 06:39:56, skipping insertion in model container
[2023-01-16 06:39:56,837 INFO  L99          BuchiAutomizer]: Safety of program was proven or not checked, starting termination analysis
[2023-01-16 06:39:56,837 INFO  L185        PluginConnector]: Executing the observer BuchiAutomizerObserver from plugin BuchiAutomizer for "LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.blockencoding CFG 16.01 06:39:56" (6/6) ...
[2023-01-16 06:39:56,838 INFO  L354   chiAutomizerObserver]: Analyzing ICFG p4ltl_boogie.bpl_BEv2
[2023-01-16 06:39:56,893 INFO  L255   stractBuchiCegarLoop]: Interprodecural is true
[2023-01-16 06:39:56,893 INFO  L256   stractBuchiCegarLoop]: Hoare is false
[2023-01-16 06:39:56,893 INFO  L257   stractBuchiCegarLoop]: Compute interpolants for Craig_TreeInterpolation
[2023-01-16 06:39:56,893 INFO  L258   stractBuchiCegarLoop]: Backedges is STRAIGHT_LINE
[2023-01-16 06:39:56,893 INFO  L259   stractBuchiCegarLoop]: Determinization is PREDICATE_ABSTRACTION
[2023-01-16 06:39:56,893 INFO  L260   stractBuchiCegarLoop]: Difference is false
[2023-01-16 06:39:56,893 INFO  L261   stractBuchiCegarLoop]: Minimize is MINIMIZE_SEVPA
[2023-01-16 06:39:56,893 INFO  L265   stractBuchiCegarLoop]: ======== Iteration 0 == of CEGAR loop == BuchiAutomatonCegarLoop ========
[2023-01-16 06:39:56,900 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 928 states, 750 states have (on average 1.0666666666666667) internal successors, (800), 735 states have internal predecessors, (800), 97 states have call successors, (97), 97 states have call predecessors, (97), 81 states have return successors, (288), 96 states have call predecessors, (288), 96 states have call successors, (288)
[2023-01-16 06:39:56,945 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 06:39:56,945 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 06:39:56,945 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 06:39:56,959 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 06:39:56,960 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 06:39:56,960 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 1 ============
[2023-01-16 06:39:56,962 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand  has 928 states, 750 states have (on average 1.0666666666666667) internal successors, (800), 735 states have internal predecessors, (800), 97 states have call successors, (97), 97 states have call predecessors, (97), 81 states have return successors, (288), 96 states have call predecessors, (288), 96 states have call successors, (288)
[2023-01-16 06:39:56,970 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 06:39:56,970 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 06:39:56,970 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 06:39:56,974 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 06:39:56,975 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 06:39:56,989 INFO  L752   eck$LassoCheckResult]: Stem: 81#ULTIMATE.startENTRY_NONWAtrue [1659] ULTIMATE.startENTRY_NONWA-->L696-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 585#L696-1_T1_inittrue [2156] L696-1_T1_init-->L696_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 37#L696_T1_inittrue [1619] L696_T1_init-->L696_T1_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 710#L696_T1_init-D41true [2275] L696_T1_init-D41-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 826#mainENTRY_T1_inittrue [2389] mainENTRY_T1_init-->mainENTRY_T1_init-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 478#mainENTRY_T1_init-D53true [2051] mainENTRY_T1_init-D53-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 274#havocProcedureENTRY_T1_inittrue [1851] havocProcedureENTRY_T1_init-->L527_T1_init: Formula: (not v_drop_26)  InVars {}  OutVars{drop=v_drop_26}  AuxVars[]  AssignedVars[drop] 327#L527_T1_inittrue [1905] L527_T1_init-->L528_T1_init: Formula: (not v_forward_18)  InVars {}  OutVars{forward=v_forward_18}  AuxVars[]  AssignedVars[forward] 735#L528_T1_inittrue [2302] L528_T1_init-->L529_T1_init: Formula: (= v_standard_metadata.ingress_port_10 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 341#L529_T1_inittrue [1919] L529_T1_init-->L530_T1_init: Formula: (= v_standard_metadata.egress_spec_17 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_17}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 253#L530_T1_inittrue [1829] L530_T1_init-->L531_T1_init: Formula: (= 0 v_standard_metadata.egress_port_16)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_16}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 731#L531_T1_inittrue [2296] L531_T1_init-->L532_T1_init: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 757#L532_T1_inittrue [2321] L532_T1_init-->L533_T1_init: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 522#L533_T1_inittrue [2093] L533_T1_init-->L534_T1_init: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 254#L534_T1_inittrue [1830] L534_T1_init-->L535_T1_init: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 892#L535_T1_inittrue [2458] L535_T1_init-->L536_T1_init: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 708#L536_T1_inittrue [2274] L536_T1_init-->L537_T1_init: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 880#L537_T1_inittrue [2444] L537_T1_init-->L538_T1_init: Formula: (= v_standard_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 536#L538_T1_inittrue [2106] L538_T1_init-->L539_T1_init: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 284#L539_T1_inittrue [1861] L539_T1_init-->L540_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 197#L540_T1_inittrue [1773] L540_T1_init-->L541_T1_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 748#L541_T1_inittrue [2312] L541_T1_init-->L542_T1_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 136#L542_T1_inittrue [1710] L542_T1_init-->L543_T1_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 68#L543_T1_inittrue [1647] L543_T1_init-->L544_T1_init: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 601#L544_T1_inittrue [2172] L544_T1_init-->L545_T1_init: Formula: (= v_emit_33 (store v_emit_34 v_hdr.ethernet_3 false))  InVars {emit=v_emit_34, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_33, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 109#L545_T1_inittrue [1686] L545_T1_init-->L546_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 528#L546_T1_inittrue [2100] L546_T1_init-->L547_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 623#L547_T1_inittrue [2194] L547_T1_init-->L548_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_13}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 96#L548_T1_inittrue [1675] L548_T1_init-->L549_T1_init: Formula: (and (<= 0 v_hdr.ethernet.etherType_16) (<= v_hdr.ethernet.etherType_16 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  AuxVars[]  AssignedVars[] 98#L549_T1_inittrue [1677] L549_T1_init-->L550_T1_init: Formula: (not v_hdr.arp.valid_16)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_16}  AuxVars[]  AssignedVars[hdr.arp.valid] 44#L550_T1_inittrue [1627] L550_T1_init-->L551_T1_init: Formula: (= v_emit_31 (store v_emit_32 v_hdr.arp_3 false))  InVars {emit=v_emit_32, hdr.arp=v_hdr.arp_3}  OutVars{emit=v_emit_31, hdr.arp=v_hdr.arp_3}  AuxVars[]  AssignedVars[emit] 35#L551_T1_inittrue [1618] L551_T1_init-->L552_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_9}  AuxVars[]  AssignedVars[hdr.arp.hrd] 373#L552_T1_inittrue [1951] L552_T1_init-->L553_T1_init: Formula: (and (<= 0 v_hdr.arp.hrd_13) (<= v_hdr.arp.hrd_13 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_13}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_13}  AuxVars[]  AssignedVars[] 676#L553_T1_inittrue [2243] L553_T1_init-->L554_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_12}  AuxVars[]  AssignedVars[hdr.arp.pro] 250#L554_T1_inittrue [1826] L554_T1_init-->L555_T1_init: Formula: (and (<= 0 v_hdr.arp.pro_9) (<= v_hdr.arp.pro_9 65536))  InVars {hdr.arp.pro=v_hdr.arp.pro_9}  OutVars{hdr.arp.pro=v_hdr.arp.pro_9}  AuxVars[]  AssignedVars[] 841#L555_T1_inittrue [2404] L555_T1_init-->L556_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_14}  AuxVars[]  AssignedVars[hdr.arp.hln] 165#L556_T1_inittrue [1742] L556_T1_init-->L557_T1_init: Formula: (and (<= v_hdr.arp.hln_13 256) (<= 0 v_hdr.arp.hln_13))  InVars {hdr.arp.hln=v_hdr.arp.hln_13}  OutVars{hdr.arp.hln=v_hdr.arp.hln_13}  AuxVars[]  AssignedVars[] 489#L557_T1_inittrue [2061] L557_T1_init-->L558_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_14}  AuxVars[]  AssignedVars[hdr.arp.pln] 627#L558_T1_inittrue [2197] L558_T1_init-->L559_T1_init: Formula: (and (<= v_hdr.arp.pln_11 256) (<= 0 v_hdr.arp.pln_11))  InVars {hdr.arp.pln=v_hdr.arp.pln_11}  OutVars{hdr.arp.pln=v_hdr.arp.pln_11}  AuxVars[]  AssignedVars[] 201#L559_T1_inittrue [1778] L559_T1_init-->L560_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_14}  AuxVars[]  AssignedVars[hdr.arp.op] 848#L560_T1_inittrue [2411] L560_T1_init-->L561_T1_init: Formula: (and (<= v_hdr.arp.op_12 65536) (<= 0 v_hdr.arp.op_12))  InVars {hdr.arp.op=v_hdr.arp.op_12}  OutVars{hdr.arp.op=v_hdr.arp.op_12}  AuxVars[]  AssignedVars[] 272#L561_T1_inittrue [1849] L561_T1_init-->L562_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_12}  AuxVars[]  AssignedVars[hdr.arp.sha] 178#L562_T1_inittrue [1755] L562_T1_init-->L563_T1_init: Formula: (and (<= v_hdr.arp.sha_14 281474976710656) (<= 0 v_hdr.arp.sha_14))  InVars {hdr.arp.sha=v_hdr.arp.sha_14}  OutVars{hdr.arp.sha=v_hdr.arp.sha_14}  AuxVars[]  AssignedVars[] 292#L563_T1_inittrue [1868] L563_T1_init-->L564_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_14}  AuxVars[]  AssignedVars[hdr.arp.spa] 690#L564_T1_inittrue [2257] L564_T1_init-->L565_T1_init: Formula: (and (<= 0 v_hdr.arp.spa_13) (<= v_hdr.arp.spa_13 4294967296))  InVars {hdr.arp.spa=v_hdr.arp.spa_13}  OutVars{hdr.arp.spa=v_hdr.arp.spa_13}  AuxVars[]  AssignedVars[] 784#L565_T1_inittrue [2347] L565_T1_init-->L566_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_12}  AuxVars[]  AssignedVars[hdr.arp.tha] 337#L566_T1_inittrue [1915] L566_T1_init-->L567_T1_init: Formula: (and (<= v_hdr.arp.tha_9 281474976710656) (<= 0 v_hdr.arp.tha_9))  InVars {hdr.arp.tha=v_hdr.arp.tha_9}  OutVars{hdr.arp.tha=v_hdr.arp.tha_9}  AuxVars[]  AssignedVars[] 869#L567_T1_inittrue [2433] L567_T1_init-->L568_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_12}  AuxVars[]  AssignedVars[hdr.arp.tpa] 459#L568_T1_inittrue [2032] L568_T1_init-->L569_T1_init: Formula: (and (<= v_hdr.arp.tpa_11 4294967296) (<= 0 v_hdr.arp.tpa_11))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_11}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_11}  AuxVars[]  AssignedVars[] 110#L569_T1_inittrue [1687] L569_T1_init-->L570_T1_init: Formula: (not v_hdr.ipv4.valid_17)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_17}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 352#L570_T1_inittrue [1930] L570_T1_init-->L571_T1_init: Formula: (= (store v_emit_42 v_hdr.ipv4_3 false) v_emit_41)  InVars {hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_42}  OutVars{hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_41}  AuxVars[]  AssignedVars[emit] 196#L571_T1_inittrue [1772] L571_T1_init-->L572_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_13}  AuxVars[]  AssignedVars[hdr.ipv4.version] 502#L572_T1_inittrue [2071] L572_T1_init-->L573_T1_init: Formula: (and (<= 0 v_hdr.ipv4.version_11) (<= v_hdr.ipv4.version_11 16))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_11}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_11}  AuxVars[]  AssignedVars[] 380#L573_T1_inittrue [1957] L573_T1_init-->L574_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 409#L574_T1_inittrue [1983] L574_T1_init-->L575_T1_init: Formula: (and (<= v_hdr.ipv4.ihl_11 16) (<= 0 v_hdr.ipv4.ihl_11))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  AuxVars[]  AssignedVars[] 799#L575_T1_inittrue [2361] L575_T1_init-->L576_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 328#L576_T1_inittrue [1906] L576_T1_init-->L577_T1_init: Formula: (and (<= v_hdr.ipv4.diffserv_11 256) (<= 0 v_hdr.ipv4.diffserv_11))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  AuxVars[]  AssignedVars[] 184#L577_T1_inittrue [1760] L577_T1_init-->L578_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_10}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 230#L578_T1_inittrue [1806] L578_T1_init-->L579_T1_init: Formula: (and (<= v_hdr.ipv4.totalLen_12 65536) (<= 0 v_hdr.ipv4.totalLen_12))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  AuxVars[]  AssignedVars[] 638#L579_T1_inittrue [2207] L579_T1_init-->L580_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_9}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 516#L580_T1_inittrue [2087] L580_T1_init-->L581_T1_init: Formula: (and (<= v_hdr.ipv4.identification_12 65536) (<= 0 v_hdr.ipv4.identification_12))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_12}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_12}  AuxVars[]  AssignedVars[] 818#L581_T1_inittrue [2380] L581_T1_init-->L582_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_14}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 509#L582_T1_inittrue [2079] L582_T1_init-->L583_T1_init: Formula: (and (<= v_hdr.ipv4.flags_11 8) (<= 0 v_hdr.ipv4.flags_11))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_11}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_11}  AuxVars[]  AssignedVars[] 609#L583_T1_inittrue [2181] L583_T1_init-->L584_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 355#L584_T1_inittrue [1933] L584_T1_init-->L585_T1_init: Formula: (and (<= 0 v_hdr.ipv4.fragOffset_12) (<= v_hdr.ipv4.fragOffset_12 8192))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[] 269#L585_T1_inittrue [1847] L585_T1_init-->L586_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 842#L586_T1_inittrue [2405] L586_T1_init-->L587_T1_init: Formula: (and (<= v_hdr.ipv4.ttl_14 256) (<= 0 v_hdr.ipv4.ttl_14))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  AuxVars[]  AssignedVars[] 641#L587_T1_inittrue [2211] L587_T1_init-->L588_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_16}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 383#L588_T1_inittrue [1960] L588_T1_init-->L589_T1_init: Formula: (and (<= 0 v_hdr.ipv4.protocol_18) (<= v_hdr.ipv4.protocol_18 256))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  AuxVars[]  AssignedVars[] 234#L589_T1_inittrue [1810] L589_T1_init-->L590_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_9}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 86#L590_T1_inittrue [1664] L590_T1_init-->L591_T1_init: Formula: (and (<= v_hdr.ipv4.hdrChecksum_12 65536) (<= 0 v_hdr.ipv4.hdrChecksum_12))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  AuxVars[]  AssignedVars[] 404#L591_T1_inittrue [1977] L591_T1_init-->L592_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 589#L592_T1_inittrue [2160] L592_T1_init-->L593_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 563#L593_T1_inittrue [2133] L593_T1_init-->L594_T1_init: Formula: (not v_hdr.icmp.valid_17)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_17}  AuxVars[]  AssignedVars[hdr.icmp.valid] 877#L594_T1_inittrue [2442] L594_T1_init-->L595_T1_init: Formula: (= (store v_emit_52 v_hdr.icmp_3 false) v_emit_51)  InVars {emit=v_emit_52, hdr.icmp=v_hdr.icmp_3}  OutVars{emit=v_emit_51, hdr.icmp=v_hdr.icmp_3}  AuxVars[]  AssignedVars[emit] 695#L595_T1_inittrue [2262] L595_T1_init-->L596_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_9}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 40#L596_T1_inittrue [1622] L596_T1_init-->L597_T1_init: Formula: (and (<= v_hdr.icmp.icmpType_14 256) (<= 0 v_hdr.icmp.icmpType_14))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_14}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_14}  AuxVars[]  AssignedVars[] 542#L597_T1_inittrue [2113] L597_T1_init-->L598_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_12}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 443#L598_T1_inittrue [2016] L598_T1_init-->L599_T1_init: Formula: (and (<= v_hdr.icmp.icmpCode_13 256) (<= 0 v_hdr.icmp.icmpCode_13))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_13}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_13}  AuxVars[]  AssignedVars[] 339#L599_T1_inittrue [1917] L599_T1_init-->L600_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_13}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 696#L600_T1_inittrue [2263] L600_T1_init-->L601_T1_init: Formula: (and (<= 0 v_hdr.icmp.hdrChecksum_10) (<= v_hdr.icmp.hdrChecksum_10 65536))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_10}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_10}  AuxVars[]  AssignedVars[] 918#L601_T1_inittrue [2483] L601_T1_init-->L602_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_10}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 389#L602_T1_inittrue [1966] L602_T1_init-->L603_T1_init: Formula: (and (<= 0 v_hdr.icmp.identifier_14) (<= v_hdr.icmp.identifier_14 65536))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_14}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_14}  AuxVars[]  AssignedVars[] 622#L603_T1_inittrue [2193] L603_T1_init-->L604_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_12}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 6#L604_T1_inittrue [1588] L604_T1_init-->L605_T1_init: Formula: (and (<= 0 v_hdr.icmp.seqNumber_11) (<= v_hdr.icmp.seqNumber_11 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  AuxVars[]  AssignedVars[] 834#L605_T1_inittrue [2397] L605_T1_init-->L606_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_9}  AuxVars[]  AssignedVars[hdr.icmp.payload] 900#L606_T1_inittrue [2468] L606_T1_init-->L607_T1_init: Formula: (and (<= v_hdr.icmp.payload_10 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.icmp.payload_10))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_10}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_10}  AuxVars[]  AssignedVars[] 7#L607_T1_inittrue [1589] L607_T1_init-->L608_T1_init: Formula: (not v_hdr.udp.valid_18)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_18}  AuxVars[]  AssignedVars[hdr.udp.valid] 671#L608_T1_inittrue [2238] L608_T1_init-->L609_T1_init: Formula: (= (store v_emit_44 v_hdr.udp_4 false) v_emit_43)  InVars {hdr.udp=v_hdr.udp_4, emit=v_emit_44}  OutVars{hdr.udp=v_hdr.udp_4, emit=v_emit_43}  AuxVars[]  AssignedVars[emit] 41#L609_T1_inittrue [1623] L609_T1_init-->L610_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_13}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 304#L610_T1_inittrue [1882] L610_T1_init-->L611_T1_init: Formula: (and (<= 0 v_hdr.udp.srcPort_11) (<= v_hdr.udp.srcPort_11 65536))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_11}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_11}  AuxVars[]  AssignedVars[] 844#L611_T1_inittrue [2407] L611_T1_init-->L612_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_22}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 124#L612_T1_inittrue [1700] L612_T1_init-->L613_T1_init: Formula: (and (<= 0 v_hdr.udp.dstPort_18) (<= v_hdr.udp.dstPort_18 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_18}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_18}  AuxVars[]  AssignedVars[] 919#L613_T1_inittrue [2484] L613_T1_init-->L614_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__11}  AuxVars[]  AssignedVars[hdr.udp.length_] 151#L614_T1_inittrue [1727] L614_T1_init-->L615_T1_init: Formula: (and (<= v_hdr.udp.length__14 65536) (<= 0 v_hdr.udp.length__14))  InVars {hdr.udp.length_=v_hdr.udp.length__14}  OutVars{hdr.udp.length_=v_hdr.udp.length__14}  AuxVars[]  AssignedVars[] 141#L615_T1_inittrue [1716] L615_T1_init-->L616_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_9}  AuxVars[]  AssignedVars[hdr.udp.checksum] 451#L616_T1_inittrue [2024] L616_T1_init-->L617_T1_init: Formula: (and (<= v_hdr.udp.checksum_12 65536) (<= 0 v_hdr.udp.checksum_12))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_12}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[] 749#L617_T1_inittrue [2313] L617_T1_init-->L618_T1_init: Formula: (not v_hdr.paxos.valid_23)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_23}  AuxVars[]  AssignedVars[hdr.paxos.valid] 257#L618_T1_inittrue [1833] L618_T1_init-->L619_T1_init: Formula: (= v_emit_37 (store v_emit_38 v_hdr.paxos_3 false))  InVars {emit=v_emit_38, hdr.paxos=v_hdr.paxos_3}  OutVars{emit=v_emit_37, hdr.paxos=v_hdr.paxos_3}  AuxVars[]  AssignedVars[emit] 660#L619_T1_inittrue [2228] L619_T1_init-->L620_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_11}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 580#L620_T1_inittrue [2151] L620_T1_init-->L621_T1_init: Formula: (and (<= v_hdr.paxos.msgtype_10 65536) (<= 0 v_hdr.paxos.msgtype_10))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_10}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_10}  AuxVars[]  AssignedVars[] 653#L621_T1_inittrue [2222] L621_T1_init-->L622_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_26}  AuxVars[]  AssignedVars[hdr.paxos.inst] 384#L622_T1_inittrue [1961] L622_T1_init-->L623_T1_init: Formula: (and (<= v_hdr.paxos.inst_28 4294967296) (<= 0 v_hdr.paxos.inst_28))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_28}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_28}  AuxVars[]  AssignedVars[] 222#L623_T1_inittrue [1800] L623_T1_init-->L624_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_19}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 426#L624_T1_inittrue [1999] L624_T1_init-->L625_T1_init: Formula: (and (<= 0 v_hdr.paxos.rnd_21) (<= v_hdr.paxos.rnd_21 65536))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_21}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_21}  AuxVars[]  AssignedVars[] 846#L625_T1_inittrue [2409] L625_T1_init-->L626_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_12}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 558#L626_T1_inittrue [2129] L626_T1_init-->L627_T1_init: Formula: (and (<= v_hdr.paxos.vrnd_10 65536) (<= 0 v_hdr.paxos.vrnd_10))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_10}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_10}  AuxVars[]  AssignedVars[] 366#L627_T1_inittrue [1944] L627_T1_init-->L628_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_12}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 745#L628_T1_inittrue [2310] L628_T1_init-->L629_T1_init: Formula: (and (<= 0 v_hdr.paxos.acptid_16) (<= v_hdr.paxos.acptid_16 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_16}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_16}  AuxVars[]  AssignedVars[] 128#L629_T1_inittrue [1703] L629_T1_init-->L630_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_12}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 501#L630_T1_inittrue [2070] L630_T1_init-->L631_T1_init: Formula: (and (<= v_hdr.paxos.paxoslen_14 4294967296) (<= 0 v_hdr.paxos.paxoslen_14))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_14}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_14}  AuxVars[]  AssignedVars[] 566#L631_T1_inittrue [2136] L631_T1_init-->L632_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_16}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 806#L632_T1_inittrue [2367] L632_T1_init-->L633_T1_init: Formula: (and (<= 0 v_hdr.paxos.paxosval_13) (<= v_hdr.paxos.paxosval_13 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_13}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_13}  AuxVars[]  AssignedVars[] 634#L633_T1_inittrue [2203] L633_T1_init-->L634_T1_init: Formula: (= 0 v_meta.paxos_metadata.round_19)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_19}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 597#L634_T1_inittrue [2167] L634_T1_init-->L635_T1_init: Formula: (= v_meta.paxos_metadata.set_drop_13 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_13}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 464#L635_T1_inittrue [2040] L635_T1_init-->L636_T1_init: Formula: (= v_meta.paxos_metadata.ack_count_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 467#L636_T1_inittrue [2042] L636_T1_init-->L637_T1_init: Formula: (= v_meta.paxos_metadata.ack_acceptors_27 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_27}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 129#L637_T1_inittrue [1704] L637_T1_init-->L638_T1_init: Formula: true  InVars {}  OutVars{learner_tbl_0.action_run=v_learner_tbl_0.action_run_10}  AuxVars[]  AssignedVars[learner_tbl_0.action_run] 761#L638_T1_inittrue [2324] L638_T1_init-->L639_T1_init: Formula: true  InVars {}  OutVars{reset_consensus_instance_0.action_run=v_reset_consensus_instance_0.action_run_12}  AuxVars[]  AssignedVars[reset_consensus_instance_0.action_run] 621#L639_T1_inittrue [2192] L639_T1_init-->L640_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 543#L640_T1_inittrue [2114] L640_T1_init-->L641_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.learnerPort=v_transport_tbl_0.forward.learnerPort_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.learnerPort] 868#L641_T1_inittrue [2432] L641_T1_init-->L642_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_12}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 692#L642_T1_inittrue [2259] L642_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_11}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 915#havocProcedureFINAL_T1_inittrue [2480] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 47#havocProcedureEXIT_T1_inittrue >[2596] havocProcedureEXIT_T1_init-->L678-D98: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 679#L678-D98true [2246] L678-D98-->L678_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 741#L678_T1_inittrue [2306] L678_T1_init-->L678_T1_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 258#L678_T1_init-D5true [1834] L678_T1_init-D5-->_parser_TopParserENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 636#_parser_TopParserENTRY_T1_inittrue [2205] _parser_TopParserENTRY_T1_init-->_parser_TopParserENTRY_T1_init-D80: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 322#_parser_TopParserENTRY_T1_init-D80true [1899] _parser_TopParserENTRY_T1_init-D80-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 517#startENTRY_T1_inittrue [2088] startENTRY_T1_init-->L808_T1_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 42#L808_T1_inittrue [1626] L808_T1_init-->L811_T1_init: Formula: (not (= v_hdr.ethernet.etherType_20 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 251#L811_T1_inittrue [1828] L811_T1_init-->L811-1_T1_init: Formula: (not (= v_hdr.ethernet.etherType_22 2048))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_22}  AuxVars[]  AssignedVars[] 390#L811-1_T1_inittrue [1967] L811-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 314#startEXIT_T1_inittrue >[2750] startEXIT_T1_init-->_parser_TopParserFINAL-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 247#_parser_TopParserFINAL-D122true [1823] _parser_TopParserFINAL-D122-->_parser_TopParserFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 546#_parser_TopParserFINAL_T1_inittrue [2117] _parser_TopParserFINAL_T1_init-->_parser_TopParserEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 481#_parser_TopParserEXIT_T1_inittrue >[2615] _parser_TopParserEXIT_T1_init-->L679-D149: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 764#L679-D149true [2328] L679-D149-->L679_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 397#L679_T1_inittrue [1972] L679_T1_init-->L679_T1_init-D89: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 157#L679_T1_init-D89true [1735] L679_T1_init-D89-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 239#verifyChecksumFINAL_T1_inittrue [1815] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 803#verifyChecksumEXIT_T1_inittrue >[2670] verifyChecksumEXIT_T1_init-->L680-D155: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 871#L680-D155true [2437] L680-D155-->L680_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 82#L680_T1_inittrue [1660] L680_T1_init-->L680_T1_init-D56: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 473#L680_T1_init-D56true [2048] L680_T1_init-D56-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 576#ingressENTRY_T1_inittrue [2147] ingressENTRY_T1_init-->L649_T1_init: Formula: (not v_hdr.ipv4.valid_21)  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_21}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_21}  AuxVars[]  AssignedVars[] 435#L649_T1_inittrue [2008] L649_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 476#ingressEXIT_T1_inittrue >[2675] ingressEXIT_T1_init-->L681-D146: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 333#L681-D146true [1911] L681-D146-->L681_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 767#L681_T1_inittrue [2331] L681_T1_init-->L681_T1_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 596#L681_T1_init-D2true [2166] L681_T1_init-D2-->egressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 650#egressENTRY_T1_inittrue [2219] egressENTRY_T1_init-->egressENTRY_T1_init-D74: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 564#egressENTRY_T1_init-D74true [2134] egressENTRY_T1_init-D74-->place_holder_table_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 541#place_holder_table_0.applyENTRY_T1_inittrue [2112] place_holder_table_0.applyENTRY_T1_init-->L753_T1_init: Formula: (not (= v_place_holder_table_0.action_run_14 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_14}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_14}  AuxVars[]  AssignedVars[] 148#L753_T1_inittrue [1724] L753_T1_init-->place_holder_table_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 248#place_holder_table_0.applyEXIT_T1_inittrue >[2544] place_holder_table_0.applyEXIT_T1_init-->egressFINAL-D110: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 340#egressFINAL-D110true [1918] egressFINAL-D110-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 393#egressFINAL_T1_inittrue [1969] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 793#egressEXIT_T1_inittrue >[2498] egressEXIT_T1_init-->L682-D188: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 886#L682-D188true [2452] L682-D188-->L682_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 896#L682_T1_inittrue [2461] L682_T1_init-->L682_T1_init-D29: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 190#L682_T1_init-D29true [1766] L682_T1_init-D29-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 780#computeChecksumFINAL_T1_inittrue [2343] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 878#computeChecksumEXIT_T1_inittrue >[2496] computeChecksumEXIT_T1_init-->L683-D119: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 750#L683-D119true [2314] L683-D119-->L683_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 145#L683_T1_inittrue [1721] L683_T1_init-->L684-1_T1_init: Formula: v_forward_25  InVars {forward=v_forward_25}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[] 377#L684-1_T1_inittrue [1955] L684-1_T1_init-->L688_T1_init: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_29 3))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_29}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_29, _p4ltl_0=v__p4ltl_0_6}  AuxVars[]  AssignedVars[_p4ltl_0] 424#L688_T1_inittrue [1997] L688_T1_init-->L689_T1_init: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_36 5))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and v__p4ltl_1_8 .cse0)))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_36}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_36, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 488#L689_T1_inittrue [2060] L689_T1_init-->L690_T1_init: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_34 6))) (or (and v__p4ltl_2_8 .cse0) (and (not v__p4ltl_2_8) (not .cse0))))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_34}  OutVars{_p4ltl_2=v__p4ltl_2_8, meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_34}  AuxVars[]  AssignedVars[_p4ltl_2] 706#L690_T1_inittrue [2273] L690_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_a_3 v_hdr.paxos.inst_31))) (or (and (not .cse0) (not v__p4ltl_3_7)) (and .cse0 v__p4ltl_3_7)))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_31, _p4ltl_free_a=v__p4ltl_free_a_3}  OutVars{_p4ltl_3=v__p4ltl_3_7, hdr.paxos.inst=v_hdr.paxos.inst_31, _p4ltl_free_a=v__p4ltl_free_a_3}  AuxVars[]  AssignedVars[_p4ltl_3] 736#mainFINAL_T1_inittrue [2303] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 743#mainEXIT_T1_inittrue >[2579] mainEXIT_T1_init-->L696-1-D131: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 460#L696-1-D131true [2034] L696-1-D131-->L696-1_T0_S2: Formula: (and v__p4ltl_3_9 v_hdr.ipv4.valid_27 v_drop_31 v_hdr.paxos.valid_31)  InVars {_p4ltl_3=v__p4ltl_3_9, hdr.ipv4.valid=v_hdr.ipv4.valid_27, hdr.paxos.valid=v_hdr.paxos.valid_31, drop=v_drop_31}  OutVars{_p4ltl_3=v__p4ltl_3_9, hdr.ipv4.valid=v_hdr.ipv4.valid_27, hdr.paxos.valid=v_hdr.paxos.valid_31, drop=v_drop_31}  AuxVars[]  AssignedVars[] 737#L696-1_T0_S2true [2300] L696-1_T0_S2-->L696_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 186#L696_T0_S2true [1762] L696_T0_S2-->L696_T0_S2-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 535#L696_T0_S2-D40true [2105] L696_T0_S2-D40-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 88#mainENTRY_T0_S2true [1667] mainENTRY_T0_S2-->mainENTRY_T0_S2-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 193#mainENTRY_T0_S2-D52true [1769] mainENTRY_T0_S2-D52-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 415#havocProcedureENTRY_T0_S2true [1988] havocProcedureENTRY_T0_S2-->L527_T0_S2: Formula: (not v_drop_27)  InVars {}  OutVars{drop=v_drop_27}  AuxVars[]  AssignedVars[drop] 214#L527_T0_S2true [1790] L527_T0_S2-->L528_T0_S2: Formula: (not v_forward_19)  InVars {}  OutVars{forward=v_forward_19}  AuxVars[]  AssignedVars[forward] 92#L528_T0_S2true [1672] L528_T0_S2-->L529_T0_S2: Formula: (= v_standard_metadata.ingress_port_9 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 783#L529_T0_S2true [2346] L529_T0_S2-->L530_T0_S2: Formula: (= v_standard_metadata.egress_spec_15 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_15}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 674#L530_T0_S2true [2241] L530_T0_S2-->L531_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_15)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_15}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 286#L531_T0_S2true [1864] L531_T0_S2-->L532_T0_S2: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 688#L532_T0_S2true [2255] L532_T0_S2-->L533_T0_S2: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 58#L533_T0_S2true [1641] L533_T0_S2-->L534_T0_S2: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 717#L534_T0_S2true [2283] L534_T0_S2-->L535_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 432#L535_T0_S2true [2005] L535_T0_S2-->L536_T0_S2: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 252#L536_T0_S2true [1825] L536_T0_S2-->L537_T0_S2: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 836#L537_T0_S2true [2399] L537_T0_S2-->L538_T0_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 729#L538_T0_S2true [2295] L538_T0_S2-->L539_T0_S2: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 107#L539_T0_S2true [1684] L539_T0_S2-->L540_T0_S2: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 245#L540_T0_S2true [1820] L540_T0_S2-->L541_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 270#L541_T0_S2true [1846] L541_T0_S2-->L542_T0_S2: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 310#L542_T0_S2true [1887] L542_T0_S2-->L543_T0_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 311#L543_T0_S2true [1888] L543_T0_S2-->L544_T0_S2: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 503#L544_T0_S2true [2072] L544_T0_S2-->L545_T0_S2: Formula: (= v_emit_49 (store v_emit_50 v_hdr.ethernet_4 false))  InVars {emit=v_emit_50, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_49, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 698#L545_T0_S2true [2267] L545_T0_S2-->L546_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 297#L546_T0_S2true [1873] L546_T0_S2-->L547_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 742#L547_T0_S2true [2307] L547_T0_S2-->L548_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 411#L548_T0_S2true [1985] L548_T0_S2-->L549_T0_S2: Formula: (and (<= 0 v_hdr.ethernet.etherType_15) (<= v_hdr.ethernet.etherType_15 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_15}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_15}  AuxVars[]  AssignedVars[] 149#L549_T0_S2true [1725] L549_T0_S2-->L550_T0_S2: Formula: (not v_hdr.arp.valid_15)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_15}  AuxVars[]  AssignedVars[hdr.arp.valid] 724#L550_T0_S2true [2289] L550_T0_S2-->L551_T0_S2: Formula: (= (store v_emit_20 v_hdr.arp_2 false) v_emit_19)  InVars {emit=v_emit_20, hdr.arp=v_hdr.arp_2}  OutVars{emit=v_emit_19, hdr.arp=v_hdr.arp_2}  AuxVars[]  AssignedVars[emit] 49#L551_T0_S2true [1631] L551_T0_S2-->L552_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_12}  AuxVars[]  AssignedVars[hdr.arp.hrd] 905#L552_T0_S2true [2470] L552_T0_S2-->L553_T0_S2: Formula: (and (<= 0 v_hdr.arp.hrd_14) (<= v_hdr.arp.hrd_14 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_14}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_14}  AuxVars[]  AssignedVars[] 365#L553_T0_S2true [1943] L553_T0_S2-->L554_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_10}  AuxVars[]  AssignedVars[hdr.arp.pro] 316#L554_T0_S2true [1893] L554_T0_S2-->L555_T0_S2: Formula: (and (<= v_hdr.arp.pro_11 65536) (<= 0 v_hdr.arp.pro_11))  InVars {hdr.arp.pro=v_hdr.arp.pro_11}  OutVars{hdr.arp.pro=v_hdr.arp.pro_11}  AuxVars[]  AssignedVars[] 338#L555_T0_S2true [1916] L555_T0_S2-->L556_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_9}  AuxVars[]  AssignedVars[hdr.arp.hln] 445#L556_T0_S2true [2018] L556_T0_S2-->L557_T0_S2: Formula: (and (<= v_hdr.arp.hln_10 256) (<= 0 v_hdr.arp.hln_10))  InVars {hdr.arp.hln=v_hdr.arp.hln_10}  OutVars{hdr.arp.hln=v_hdr.arp.hln_10}  AuxVars[]  AssignedVars[] 673#L557_T0_S2true [2240] L557_T0_S2-->L558_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_10}  AuxVars[]  AssignedVars[hdr.arp.pln] 319#L558_T0_S2true [1895] L558_T0_S2-->L559_T0_S2: Formula: (and (<= 0 v_hdr.arp.pln_13) (<= v_hdr.arp.pln_13 256))  InVars {hdr.arp.pln=v_hdr.arp.pln_13}  OutVars{hdr.arp.pln=v_hdr.arp.pln_13}  AuxVars[]  AssignedVars[] 875#L559_T0_S2true [2440] L559_T0_S2-->L560_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_9}  AuxVars[]  AssignedVars[hdr.arp.op] 416#L560_T0_S2true [1989] L560_T0_S2-->L561_T0_S2: Formula: (and (<= 0 v_hdr.arp.op_10) (<= v_hdr.arp.op_10 65536))  InVars {hdr.arp.op=v_hdr.arp.op_10}  OutVars{hdr.arp.op=v_hdr.arp.op_10}  AuxVars[]  AssignedVars[] 643#L561_T0_S2true [2213] L561_T0_S2-->L562_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_10}  AuxVars[]  AssignedVars[hdr.arp.sha] 439#L562_T0_S2true [2011] L562_T0_S2-->L563_T0_S2: Formula: (and (<= 0 v_hdr.arp.sha_9) (<= v_hdr.arp.sha_9 281474976710656))  InVars {hdr.arp.sha=v_hdr.arp.sha_9}  OutVars{hdr.arp.sha=v_hdr.arp.sha_9}  AuxVars[]  AssignedVars[] 12#L563_T0_S2true [1595] L563_T0_S2-->L564_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_12}  AuxVars[]  AssignedVars[hdr.arp.spa] 929#L564_T0_S2true [2494] L564_T0_S2-->L565_T0_S2: Formula: (and (<= v_hdr.arp.spa_11 4294967296) (<= 0 v_hdr.arp.spa_11))  InVars {hdr.arp.spa=v_hdr.arp.spa_11}  OutVars{hdr.arp.spa=v_hdr.arp.spa_11}  AuxVars[]  AssignedVars[] 720#L565_T0_S2true [2285] L565_T0_S2-->L566_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_14}  AuxVars[]  AssignedVars[hdr.arp.tha] 607#L566_T0_S2true [2178] L566_T0_S2-->L567_T0_S2: Formula: (and (<= 0 v_hdr.arp.tha_13) (<= v_hdr.arp.tha_13 281474976710656))  InVars {hdr.arp.tha=v_hdr.arp.tha_13}  OutVars{hdr.arp.tha=v_hdr.arp.tha_13}  AuxVars[]  AssignedVars[] 555#L567_T0_S2true [2126] L567_T0_S2-->L568_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_9}  AuxVars[]  AssignedVars[hdr.arp.tpa] 407#L568_T0_S2true [1981] L568_T0_S2-->L569_T0_S2: Formula: (and (<= 0 v_hdr.arp.tpa_10) (<= v_hdr.arp.tpa_10 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_10}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_10}  AuxVars[]  AssignedVars[] 243#L569_T0_S2true [1819] L569_T0_S2-->L570_T0_S2: Formula: (not v_hdr.ipv4.valid_19)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_19}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 813#L570_T0_S2true [2375] L570_T0_S2-->L571_T0_S2: Formula: (= (store v_emit_26 v_hdr.ipv4_2 false) v_emit_25)  InVars {hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_26}  OutVars{hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_25}  AuxVars[]  AssignedVars[emit] 486#L571_T0_S2true [2059] L571_T0_S2-->L572_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[hdr.ipv4.version] 772#L572_T0_S2true [2336] L572_T0_S2-->L573_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.version_9) (<= v_hdr.ipv4.version_9 16))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_9}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_9}  AuxVars[]  AssignedVars[] 28#L573_T0_S2true [1610] L573_T0_S2-->L574_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_14}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 854#L574_T0_S2true [2418] L574_T0_S2-->L575_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.ihl_13) (<= v_hdr.ipv4.ihl_13 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_13}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_13}  AuxVars[]  AssignedVars[] 491#L575_T0_S2true [2063] L575_T0_S2-->L576_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_13}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 139#L576_T0_S2true [1715] L576_T0_S2-->L577_T0_S2: Formula: (and (<= v_hdr.ipv4.diffserv_14 256) (<= 0 v_hdr.ipv4.diffserv_14))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  AuxVars[]  AssignedVars[] 855#L577_T0_S2true [2419] L577_T0_S2-->L578_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_14}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 423#L578_T0_S2true [1996] L578_T0_S2-->L579_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.totalLen_9) (<= v_hdr.ipv4.totalLen_9 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  AuxVars[]  AssignedVars[] 326#L579_T0_S2true [1904] L579_T0_S2-->L580_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_13}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 153#L580_T0_S2true [1729] L580_T0_S2-->L581_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.identification_10) (<= v_hdr.ipv4.identification_10 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_10}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_10}  AuxVars[]  AssignedVars[] 382#L581_T0_S2true [1959] L581_T0_S2-->L582_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_9}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 693#L582_T0_S2true [2260] L582_T0_S2-->L583_T0_S2: Formula: (and (<= v_hdr.ipv4.flags_13 8) (<= 0 v_hdr.ipv4.flags_13))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_13}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_13}  AuxVars[]  AssignedVars[] 431#L583_T0_S2true [2004] L583_T0_S2-->L584_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_14}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 457#L584_T0_S2true [2029] L584_T0_S2-->L585_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.fragOffset_9) (<= v_hdr.ipv4.fragOffset_9 8192))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_9}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_9}  AuxVars[]  AssignedVars[] 425#L585_T0_S2true [1998] L585_T0_S2-->L586_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 74#L586_T0_S2true [1653] L586_T0_S2-->L587_T0_S2: Formula: (and (<= v_hdr.ipv4.ttl_13 256) (<= 0 v_hdr.ipv4.ttl_13))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_13}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_13}  AuxVars[]  AssignedVars[] 801#L587_T0_S2true [2363] L587_T0_S2-->L588_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 302#L588_T0_S2true [1880] L588_T0_S2-->L589_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.protocol_14) (<= v_hdr.ipv4.protocol_14 256))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  AuxVars[]  AssignedVars[] 911#L589_T0_S2true [2476] L589_T0_S2-->L590_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_14}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 820#L590_T0_S2true [2382] L590_T0_S2-->L591_T0_S2: Formula: (and (<= v_hdr.ipv4.hdrChecksum_13 65536) (<= 0 v_hdr.ipv4.hdrChecksum_13))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_13}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_13}  AuxVars[]  AssignedVars[] 658#L591_T0_S2true [2226] L591_T0_S2-->L592_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 714#L592_T0_S2true [2279] L592_T0_S2-->L593_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 4#L593_T0_S2true [1586] L593_T0_S2-->L594_T0_S2: Formula: (not v_hdr.icmp.valid_19)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_19}  AuxVars[]  AssignedVars[hdr.icmp.valid] 759#L594_T0_S2true [2322] L594_T0_S2-->L595_T0_S2: Formula: (= v_emit_27 (store v_emit_28 v_hdr.icmp_2 false))  InVars {emit=v_emit_28, hdr.icmp=v_hdr.icmp_2}  OutVars{emit=v_emit_27, hdr.icmp=v_hdr.icmp_2}  AuxVars[]  AssignedVars[emit] 701#L595_T0_S2true [2268] L595_T0_S2-->L596_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_13}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 837#L596_T0_S2true [2400] L596_T0_S2-->L597_T0_S2: Formula: (and (<= v_hdr.icmp.icmpType_12 256) (<= 0 v_hdr.icmp.icmpType_12))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_12}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_12}  AuxVars[]  AssignedVars[] 686#L597_T0_S2true [2254] L597_T0_S2-->L598_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_11}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 114#L598_T0_S2true [1690] L598_T0_S2-->L599_T0_S2: Formula: (and (<= v_hdr.icmp.icmpCode_9 256) (<= 0 v_hdr.icmp.icmpCode_9))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  AuxVars[]  AssignedVars[] 318#L599_T0_S2true [1894] L599_T0_S2-->L600_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_9}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 908#L600_T0_S2true [2474] L600_T0_S2-->L601_T0_S2: Formula: (and (<= v_hdr.icmp.hdrChecksum_14 65536) (<= 0 v_hdr.icmp.hdrChecksum_14))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_14}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_14}  AuxVars[]  AssignedVars[] 586#L601_T0_S2true [2158] L601_T0_S2-->L602_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_12}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 752#L602_T0_S2true [2316] L602_T0_S2-->L603_T0_S2: Formula: (and (<= v_hdr.icmp.identifier_11 65536) (<= 0 v_hdr.icmp.identifier_11))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_11}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_11}  AuxVars[]  AssignedVars[] 378#L603_T0_S2true [1956] L603_T0_S2-->L604_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_9}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 529#L604_T0_S2true [2101] L604_T0_S2-->L605_T0_S2: Formula: (and (<= 0 v_hdr.icmp.seqNumber_13) (<= v_hdr.icmp.seqNumber_13 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_13}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_13}  AuxVars[]  AssignedVars[] 691#L605_T0_S2true [2258] L605_T0_S2-->L606_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_12}  AuxVars[]  AssignedVars[hdr.icmp.payload] 207#L606_T0_S2true [1782] L606_T0_S2-->L607_T0_S2: Formula: (and (<= v_hdr.icmp.payload_13 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.icmp.payload_13))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_13}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_13}  AuxVars[]  AssignedVars[] 293#L607_T0_S2true [1869] L607_T0_S2-->L608_T0_S2: Formula: (not v_hdr.udp.valid_17)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_17}  AuxVars[]  AssignedVars[hdr.udp.valid] 294#L608_T0_S2true [1871] L608_T0_S2-->L609_T0_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.udp_2 false))  InVars {hdr.udp=v_hdr.udp_2, emit=v_emit_22}  OutVars{hdr.udp=v_hdr.udp_2, emit=v_emit_21}  AuxVars[]  AssignedVars[emit] 732#L609_T0_S2true [2297] L609_T0_S2-->L610_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_9}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 712#L610_T0_S2true [2277] L610_T0_S2-->L611_T0_S2: Formula: (and (<= v_hdr.udp.srcPort_10 65536) (<= 0 v_hdr.udp.srcPort_10))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_10}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_10}  AuxVars[]  AssignedVars[] 329#L611_T0_S2true [1907] L611_T0_S2-->L612_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_23}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 839#L612_T0_S2true [2402] L612_T0_S2-->L613_T0_S2: Formula: (and (<= v_hdr.udp.dstPort_21 65536) (<= 0 v_hdr.udp.dstPort_21))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_21}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_21}  AuxVars[]  AssignedVars[] 80#L613_T0_S2true [1658] L613_T0_S2-->L614_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__9}  AuxVars[]  AssignedVars[hdr.udp.length_] 240#L614_T0_S2true [1817] L614_T0_S2-->L615_T0_S2: Formula: (and (<= 0 v_hdr.udp.length__12) (<= v_hdr.udp.length__12 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__12}  OutVars{hdr.udp.length_=v_hdr.udp.length__12}  AuxVars[]  AssignedVars[] 551#L615_T0_S2true [2122] L615_T0_S2-->L616_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_13}  AuxVars[]  AssignedVars[hdr.udp.checksum] 159#L616_T0_S2true [1736] L616_T0_S2-->L617_T0_S2: Formula: (and (<= v_hdr.udp.checksum_14 65536) (<= 0 v_hdr.udp.checksum_14))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_14}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_14}  AuxVars[]  AssignedVars[] 268#L617_T0_S2true [1845] L617_T0_S2-->L618_T0_S2: Formula: (not v_hdr.paxos.valid_21)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_21}  AuxVars[]  AssignedVars[hdr.paxos.valid] 754#L618_T0_S2true [2318] L618_T0_S2-->L619_T0_S2: Formula: (= v_emit_35 (store v_emit_36 v_hdr.paxos_2 false))  InVars {emit=v_emit_36, hdr.paxos=v_hdr.paxos_2}  OutVars{emit=v_emit_35, hdr.paxos=v_hdr.paxos_2}  AuxVars[]  AssignedVars[emit] 119#L619_T0_S2true [1694] L619_T0_S2-->L620_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_13}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 430#L620_T0_S2true [2003] L620_T0_S2-->L621_T0_S2: Formula: (and (<= 0 v_hdr.paxos.msgtype_14) (<= v_hdr.paxos.msgtype_14 65536))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_14}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_14}  AuxVars[]  AssignedVars[] 356#L621_T0_S2true [1934] L621_T0_S2-->L622_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_25}  AuxVars[]  AssignedVars[hdr.paxos.inst] 336#L622_T0_S2true [1914] L622_T0_S2-->L623_T0_S2: Formula: (and (<= 0 v_hdr.paxos.inst_27) (<= v_hdr.paxos.inst_27 4294967296))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_27}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_27}  AuxVars[]  AssignedVars[] 262#L623_T0_S2true [1839] L623_T0_S2-->L624_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_22}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 815#L624_T0_S2true [2377] L624_T0_S2-->L625_T0_S2: Formula: (and (<= 0 v_hdr.paxos.rnd_20) (<= v_hdr.paxos.rnd_20 65536))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_20}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_20}  AuxVars[]  AssignedVars[] 363#L625_T0_S2true [1941] L625_T0_S2-->L626_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_9}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 682#L626_T0_S2true [2249] L626_T0_S2-->L627_T0_S2: Formula: (and (<= 0 v_hdr.paxos.vrnd_11) (<= v_hdr.paxos.vrnd_11 65536))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_11}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_11}  AuxVars[]  AssignedVars[] 599#L627_T0_S2true [2169] L627_T0_S2-->L628_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_13}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 663#L628_T0_S2true [2231] L628_T0_S2-->L629_T0_S2: Formula: (and (<= 0 v_hdr.paxos.acptid_11) (<= v_hdr.paxos.acptid_11 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_11}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_11}  AuxVars[]  AssignedVars[] 579#L629_T0_S2true [2150] L629_T0_S2-->L630_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 189#L630_T0_S2true [1765] L630_T0_S2-->L631_T0_S2: Formula: (and (<= v_hdr.paxos.paxoslen_10 4294967296) (<= 0 v_hdr.paxos.paxoslen_10))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  AuxVars[]  AssignedVars[] 185#L631_T0_S2true [1761] L631_T0_S2-->L632_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_15}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 512#L632_T0_S2true [2082] L632_T0_S2-->L633_T0_S2: Formula: (and (<= v_hdr.paxos.paxosval_14 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.paxos.paxosval_14))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_14}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_14}  AuxVars[]  AssignedVars[] 573#L633_T0_S2true [2144] L633_T0_S2-->L634_T0_S2: Formula: (= 0 v_meta.paxos_metadata.round_17)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_17}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 177#L634_T0_S2true [1754] L634_T0_S2-->L635_T0_S2: Formula: (= v_meta.paxos_metadata.set_drop_15 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_15}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 11#L635_T0_S2true [1594] L635_T0_S2-->L636_T0_S2: Formula: (= v_meta.paxos_metadata.ack_count_10 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_10}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 569#L636_T0_S2true [2140] L636_T0_S2-->L637_T0_S2: Formula: (= v_meta.paxos_metadata.ack_acceptors_26 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_26}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 285#L637_T0_S2true [1862] L637_T0_S2-->L638_T0_S2: Formula: true  InVars {}  OutVars{learner_tbl_0.action_run=v_learner_tbl_0.action_run_12}  AuxVars[]  AssignedVars[learner_tbl_0.action_run] 152#L638_T0_S2true [1728] L638_T0_S2-->L639_T0_S2: Formula: true  InVars {}  OutVars{reset_consensus_instance_0.action_run=v_reset_consensus_instance_0.action_run_10}  AuxVars[]  AssignedVars[reset_consensus_instance_0.action_run] 3#L639_T0_S2true [1585] L639_T0_S2-->L640_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 360#L640_T0_S2true [1938] L640_T0_S2-->L641_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.learnerPort=v_transport_tbl_0.forward.learnerPort_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.learnerPort] 554#L641_T0_S2true [2125] L641_T0_S2-->L642_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_14}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 823#L642_T0_S2true [2386] L642_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_12}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 897#havocProcedureFINAL_T0_S2true [2462] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 740#havocProcedureEXIT_T0_S2true >[2575] havocProcedureEXIT_T0_S2-->L678-D97: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 755#L678-D97true [2319] L678-D97-->L678_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 927#L678_T0_S2true [2491] L678_T0_S2-->L678_T0_S2-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 24#L678_T0_S2-D4true [1606] L678_T0_S2-D4-->_parser_TopParserENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 335#_parser_TopParserENTRY_T0_S2true [1913] _parser_TopParserENTRY_T0_S2-->_parser_TopParserENTRY_T0_S2-D79: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 317#_parser_TopParserENTRY_T0_S2-D79true [1892] _parser_TopParserENTRY_T0_S2-D79-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 499#startENTRY_T0_S2true [2069] startENTRY_T0_S2-->L808_T0_S2: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 928#L808_T0_S2true [2493] L808_T0_S2-->L811_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_26 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 465#L811_T0_S2true [2039] L811_T0_S2-->L811-1_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_28 2048))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_28}  AuxVars[]  AssignedVars[] 429#L811-1_T0_S2true [2001] L811-1_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 399#startEXIT_T0_S2true >[2643] startEXIT_T0_S2-->_parser_TopParserFINAL-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 766#_parser_TopParserFINAL-D121true [2330] _parser_TopParserFINAL-D121-->_parser_TopParserFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 559#_parser_TopParserFINAL_T0_S2true [2130] _parser_TopParserFINAL_T0_S2-->_parser_TopParserEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 419#_parser_TopParserEXIT_T0_S2true >[2686] _parser_TopParserEXIT_T0_S2-->L679-D148: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 816#L679-D148true [2378] L679-D148-->L679_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 635#L679_T0_S2true [2204] L679_T0_S2-->L679_T0_S2-D88: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 594#L679_T0_S2-D88true [2164] L679_T0_S2-D88-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 656#verifyChecksumFINAL_T0_S2true [2225] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 833#verifyChecksumEXIT_T0_S2true >[2601] verifyChecksumEXIT_T0_S2-->L680-D154: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 807#L680-D154true [2369] L680-D154-->L680_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 872#L680_T0_S2true [2436] L680_T0_S2-->L680_T0_S2-D55: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 613#L680_T0_S2-D55true [2184] L680_T0_S2-D55-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 218#ingressENTRY_T0_S2true [1795] ingressENTRY_T0_S2-->L649_T0_S2: Formula: (not v_hdr.ipv4.valid_25)  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_25}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_25}  AuxVars[]  AssignedVars[] 26#L649_T0_S2true [1608] L649_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 436#ingressEXIT_T0_S2true >[2637] ingressEXIT_T0_S2-->L681-D145: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 687#L681-D145true [2253] L681-D145-->L681_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 14#L681_T0_S2true [1596] L681_T0_S2-->L681_T0_S2-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 434#L681_T0_S2-D1true [2007] L681_T0_S2-D1-->egressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 672#egressENTRY_T0_S2true [2239] egressENTRY_T0_S2-->egressENTRY_T0_S2-D73: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 306#egressENTRY_T0_S2-D73true [1883] egressENTRY_T0_S2-D73-->place_holder_table_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 283#place_holder_table_0.applyENTRY_T0_S2true [1858] place_holder_table_0.applyENTRY_T0_S2-->L753_T0_S2: Formula: (not (= v_place_holder_table_0.action_run_16 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_16}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_16}  AuxVars[]  AssignedVars[] 167#L753_T0_S2true [1744] L753_T0_S2-->place_holder_table_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 67#place_holder_table_0.applyEXIT_T0_S2true >[2501] place_holder_table_0.applyEXIT_T0_S2-->egressFINAL-D109: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 456#egressFINAL-D109true [2027] egressFINAL-D109-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 21#egressFINAL_T0_S2true [1603] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 662#egressEXIT_T0_S2true >[2678] egressEXIT_T0_S2-->L682-D187: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 188#L682-D187true [1764] L682-D187-->L682_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 484#L682_T0_S2true [2056] L682_T0_S2-->L682_T0_S2-D28: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 219#L682_T0_S2-D28true [1796] L682_T0_S2-D28-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 437#computeChecksumFINAL_T0_S2true [2009] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 493#computeChecksumEXIT_T0_S2true >[2737] computeChecksumEXIT_T0_S2-->L683-D118: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 261#L683-D118true [1837] L683-D118-->L683_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 821#L683_T0_S2true [2384] L683_T0_S2-->L684-1_T0_S2: Formula: v_forward_21  InVars {forward=v_forward_21}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[] 361#L684-1_T0_S2true [1939] L684-1_T0_S2-->L688_T0_S2: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_32 3))) (or (and (not v__p4ltl_0_7) (not .cse0)) (and v__p4ltl_0_7 .cse0)))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_32}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_32, _p4ltl_0=v__p4ltl_0_7}  AuxVars[]  AssignedVars[_p4ltl_0] 619#L688_T0_S2true [2189] L688_T0_S2-->L689_T0_S2: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_35 5))) (or (and v__p4ltl_1_7 .cse0) (and (not .cse0) (not v__p4ltl_1_7))))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_35}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_35, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[_p4ltl_1] 453#L689_T0_S2true [2025] L689_T0_S2-->L690_T0_S2: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_30 6))) (or (and v__p4ltl_2_6 .cse0) (and (not .cse0) (not v__p4ltl_2_6))))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_30}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_30}  AuxVars[]  AssignedVars[_p4ltl_2] 34#L690_T0_S2true [1615] L690_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v__p4ltl_free_a_2 v_hdr.paxos.inst_30))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_30, _p4ltl_free_a=v__p4ltl_free_a_2}  OutVars{_p4ltl_3=v__p4ltl_3_6, hdr.paxos.inst=v_hdr.paxos.inst_30, _p4ltl_free_a=v__p4ltl_free_a_2}  AuxVars[]  AssignedVars[_p4ltl_3] 206#mainFINAL_T0_S2true [1781] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 909#mainEXIT_T0_S2true >[2785] mainEXIT_T0_S2-->L696-1-D130: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 298#L696-1-D130true [1875] L696-1-D130-->L696-1_accept_S5: Formula: (and (not v__p4ltl_2_10) v__p4ltl_3_10 (not v_drop_32) (not v__p4ltl_0_10) v_hdr.ipv4.valid_30 (not v__p4ltl_1_10) v_hdr.paxos.valid_34)  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_10, _p4ltl_1=v__p4ltl_1_10, hdr.ipv4.valid=v_hdr.ipv4.valid_30, drop=v_drop_32, hdr.paxos.valid=v_hdr.paxos.valid_34}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_10, _p4ltl_1=v__p4ltl_1_10, hdr.ipv4.valid=v_hdr.ipv4.valid_30, drop=v_drop_32, hdr.paxos.valid=v_hdr.paxos.valid_34}  AuxVars[]  AssignedVars[] 863#L696-1_accept_S5true 
[2023-01-16 06:39:56,996 INFO  L754   eck$LassoCheckResult]: Loop: 863#L696-1_accept_S5true [2426] L696-1_accept_S5-->L696_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 832#L696_accept_S5true [2396] L696_accept_S5-->L696_accept_S5-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 822#L696_accept_S5-D42true [2385] L696_accept_S5-D42-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 655#mainENTRY_accept_S5true [2224] mainENTRY_accept_S5-->mainENTRY_accept_S5-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 231#mainENTRY_accept_S5-D54true [1805] mainENTRY_accept_S5-D54-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 266#havocProcedureENTRY_accept_S5true [1843] havocProcedureENTRY_accept_S5-->L527_accept_S5: Formula: (not v_drop_25)  InVars {}  OutVars{drop=v_drop_25}  AuxVars[]  AssignedVars[drop] 860#L527_accept_S5true [2424] L527_accept_S5-->L528_accept_S5: Formula: (not v_forward_17)  InVars {}  OutVars{forward=v_forward_17}  AuxVars[]  AssignedVars[forward] 763#L528_accept_S5true [2327] L528_accept_S5-->L529_accept_S5: Formula: (= v_standard_metadata.ingress_port_8 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_8}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 147#L529_accept_S5true [1723] L529_accept_S5-->L530_accept_S5: Formula: (= v_standard_metadata.egress_spec_16 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_16}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 325#L530_accept_S5true [1903] L530_accept_S5-->L531_accept_S5: Formula: (= 0 v_standard_metadata.egress_port_17)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_17}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 104#L531_accept_S5true [1681] L531_accept_S5-->L532_accept_S5: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 704#L532_accept_S5true [2271] L532_accept_S5-->L533_accept_S5: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 241#L533_accept_S5true [1816] L533_accept_S5-->L534_accept_S5: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 227#L534_accept_S5true [1802] L534_accept_S5-->L535_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 733#L535_accept_S5true [2298] L535_accept_S5-->L536_accept_S5: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 204#L536_accept_S5true [1780] L536_accept_S5-->L537_accept_S5: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 295#L537_accept_S5true [1870] L537_accept_S5-->L538_accept_S5: Formula: (= v_standard_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 83#L538_accept_S5true [1661] L538_accept_S5-->L539_accept_S5: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 180#L539_accept_S5true [1757] L539_accept_S5-->L540_accept_S5: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 902#L540_accept_S5true [2466] L540_accept_S5-->L541_accept_S5: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 540#L541_accept_S5true [2110] L541_accept_S5-->L542_accept_S5: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 684#L542_accept_S5true [2251] L542_accept_S5-->L543_accept_S5: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 199#L543_accept_S5true [1775] L543_accept_S5-->L544_accept_S5: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 584#L544_accept_S5true [2155] L544_accept_S5-->L545_accept_S5: Formula: (= v_emit_23 (store v_emit_24 v_hdr.ethernet_2 false))  InVars {emit=v_emit_24, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_23, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 449#L545_accept_S5true [2020] L545_accept_S5-->L546_accept_S5: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 65#L546_accept_S5true [1645] L546_accept_S5-->L547_accept_S5: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 351#L547_accept_S5true [1929] L547_accept_S5-->L548_accept_S5: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 50#L548_accept_S5true [1632] L548_accept_S5-->L549_accept_S5: Formula: (and (<= v_hdr.ethernet.etherType_18 65536) (<= 0 v_hdr.ethernet.etherType_18))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  AuxVars[]  AssignedVars[] 782#L549_accept_S5true [2345] L549_accept_S5-->L550_accept_S5: Formula: (not v_hdr.arp.valid_17)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_17}  AuxVars[]  AssignedVars[hdr.arp.valid] 16#L550_accept_S5true [1599] L550_accept_S5-->L551_accept_S5: Formula: (= v_emit_45 (store v_emit_46 v_hdr.arp_4 false))  InVars {emit=v_emit_46, hdr.arp=v_hdr.arp_4}  OutVars{emit=v_emit_45, hdr.arp=v_hdr.arp_4}  AuxVars[]  AssignedVars[emit] 466#L551_accept_S5true [2041] L551_accept_S5-->L552_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_10}  AuxVars[]  AssignedVars[hdr.arp.hrd] 645#L552_accept_S5true [2215] L552_accept_S5-->L553_accept_S5: Formula: (and (<= 0 v_hdr.arp.hrd_11) (<= v_hdr.arp.hrd_11 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_11}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_11}  AuxVars[]  AssignedVars[] 195#L553_accept_S5true [1771] L553_accept_S5-->L554_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_14}  AuxVars[]  AssignedVars[hdr.arp.pro] 681#L554_accept_S5true [2248] L554_accept_S5-->L555_accept_S5: Formula: (and (<= v_hdr.arp.pro_13 65536) (<= 0 v_hdr.arp.pro_13))  InVars {hdr.arp.pro=v_hdr.arp.pro_13}  OutVars{hdr.arp.pro=v_hdr.arp.pro_13}  AuxVars[]  AssignedVars[] 95#L555_accept_S5true [1674] L555_accept_S5-->L556_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_12}  AuxVars[]  AssignedVars[hdr.arp.hln] 115#L556_accept_S5true [1691] L556_accept_S5-->L557_accept_S5: Formula: (and (<= 0 v_hdr.arp.hln_11) (<= v_hdr.arp.hln_11 256))  InVars {hdr.arp.hln=v_hdr.arp.hln_11}  OutVars{hdr.arp.hln=v_hdr.arp.hln_11}  AuxVars[]  AssignedVars[] 876#L557_accept_S5true [2441] L557_accept_S5-->L558_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_12}  AuxVars[]  AssignedVars[hdr.arp.pln] 131#L558_accept_S5true [1705] L558_accept_S5-->L559_accept_S5: Formula: (and (<= v_hdr.arp.pln_9 256) (<= 0 v_hdr.arp.pln_9))  InVars {hdr.arp.pln=v_hdr.arp.pln_9}  OutVars{hdr.arp.pln=v_hdr.arp.pln_9}  AuxVars[]  AssignedVars[] 800#L559_accept_S5true [2362] L559_accept_S5-->L560_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_11}  AuxVars[]  AssignedVars[hdr.arp.op] 723#L560_accept_S5true [2288] L560_accept_S5-->L561_accept_S5: Formula: (and (<= v_hdr.arp.op_13 65536) (<= 0 v_hdr.arp.op_13))  InVars {hdr.arp.op=v_hdr.arp.op_13}  OutVars{hdr.arp.op=v_hdr.arp.op_13}  AuxVars[]  AssignedVars[] 116#L561_accept_S5true [1692] L561_accept_S5-->L562_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_11}  AuxVars[]  AssignedVars[hdr.arp.sha] 556#L562_accept_S5true [2127] L562_accept_S5-->L563_accept_S5: Formula: (and (<= v_hdr.arp.sha_13 281474976710656) (<= 0 v_hdr.arp.sha_13))  InVars {hdr.arp.sha=v_hdr.arp.sha_13}  OutVars{hdr.arp.sha=v_hdr.arp.sha_13}  AuxVars[]  AssignedVars[] 441#L563_accept_S5true [2013] L563_accept_S5-->L564_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_10}  AuxVars[]  AssignedVars[hdr.arp.spa] 794#L564_accept_S5true [2357] L564_accept_S5-->L565_accept_S5: Formula: (and (<= 0 v_hdr.arp.spa_9) (<= v_hdr.arp.spa_9 4294967296))  InVars {hdr.arp.spa=v_hdr.arp.spa_9}  OutVars{hdr.arp.spa=v_hdr.arp.spa_9}  AuxVars[]  AssignedVars[] 925#L565_accept_S5true [2490] L565_accept_S5-->L566_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_11}  AuxVars[]  AssignedVars[hdr.arp.tha] 277#L566_accept_S5true [1853] L566_accept_S5-->L567_accept_S5: Formula: (and (<= v_hdr.arp.tha_10 281474976710656) (<= 0 v_hdr.arp.tha_10))  InVars {hdr.arp.tha=v_hdr.arp.tha_10}  OutVars{hdr.arp.tha=v_hdr.arp.tha_10}  AuxVars[]  AssignedVars[] 264#L567_accept_S5true [1841] L567_accept_S5-->L568_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_14}  AuxVars[]  AssignedVars[hdr.arp.tpa] 450#L568_accept_S5true [2022] L568_accept_S5-->L569_accept_S5: Formula: (and (<= v_hdr.arp.tpa_13 4294967296) (<= 0 v_hdr.arp.tpa_13))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_13}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_13}  AuxVars[]  AssignedVars[] 883#L569_accept_S5true [2448] L569_accept_S5-->L570_accept_S5: Formula: (not v_hdr.ipv4.valid_18)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_18}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 52#L570_accept_S5true [1634] L570_accept_S5-->L571_accept_S5: Formula: (= v_emit_47 (store v_emit_48 v_hdr.ipv4_4 false))  InVars {hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_48}  OutVars{hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_47}  AuxVars[]  AssignedVars[emit] 421#L571_accept_S5true [1994] L571_accept_S5-->L572_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_14}  AuxVars[]  AssignedVars[hdr.ipv4.version] 519#L572_accept_S5true [2090] L572_accept_S5-->L573_accept_S5: Formula: (and (<= v_hdr.ipv4.version_12 16) (<= 0 v_hdr.ipv4.version_12))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_12}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_12}  AuxVars[]  AssignedVars[] 664#L573_accept_S5true [2230] L573_accept_S5-->L574_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 582#L574_accept_S5true [2153] L574_accept_S5-->L575_accept_S5: Formula: (and (<= v_hdr.ipv4.ihl_10 16) (<= 0 v_hdr.ipv4.ihl_10))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[] 126#L575_accept_S5true [1702] L575_accept_S5-->L576_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 73#L576_accept_S5true [1652] L576_accept_S5-->L577_accept_S5: Formula: (and (<= 0 v_hdr.ipv4.diffserv_12) (<= v_hdr.ipv4.diffserv_12 256))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  AuxVars[]  AssignedVars[] 680#L577_accept_S5true [2247] L577_accept_S5-->L578_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_11}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 452#L578_accept_S5true [2023] L578_accept_S5-->L579_accept_S5: Formula: (and (<= 0 v_hdr.ipv4.totalLen_13) (<= v_hdr.ipv4.totalLen_13 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  AuxVars[]  AssignedVars[] 903#L579_accept_S5true [2467] L579_accept_S5-->L580_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 711#L580_accept_S5true [2276] L580_accept_S5-->L581_accept_S5: Formula: (and (<= v_hdr.ipv4.identification_14 65536) (<= 0 v_hdr.ipv4.identification_14))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_14}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_14}  AuxVars[]  AssignedVars[] 845#L581_accept_S5true [2408] L581_accept_S5-->L582_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_12}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 138#L582_accept_S5true [1713] L582_accept_S5-->L583_accept_S5: Formula: (and (<= 0 v_hdr.ipv4.flags_10) (<= v_hdr.ipv4.flags_10 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_10}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_10}  AuxVars[]  AssignedVars[] 677#L583_accept_S5true [2244] L583_accept_S5-->L584_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 578#L584_accept_S5true [2149] L584_accept_S5-->L585_accept_S5: Formula: (and (<= 0 v_hdr.ipv4.fragOffset_13) (<= v_hdr.ipv4.fragOffset_13 8192))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_13}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_13}  AuxVars[]  AssignedVars[] 289#L585_accept_S5true [1865] L585_accept_S5-->L586_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 374#L586_accept_S5true [1952] L586_accept_S5-->L587_accept_S5: Formula: (and (<= 0 v_hdr.ipv4.ttl_12) (<= v_hdr.ipv4.ttl_12 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[] 838#L587_accept_S5true [2401] L587_accept_S5-->L588_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 417#L588_accept_S5true [1990] L588_accept_S5-->L589_accept_S5: Formula: (and (<= v_hdr.ipv4.protocol_17 256) (<= 0 v_hdr.ipv4.protocol_17))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  AuxVars[]  AssignedVars[] 914#L589_accept_S5true [2479] L589_accept_S5-->L590_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 600#L590_accept_S5true [2170] L590_accept_S5-->L591_accept_S5: Formula: (and (<= 0 v_hdr.ipv4.hdrChecksum_10) (<= v_hdr.ipv4.hdrChecksum_10 65536))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  AuxVars[]  AssignedVars[] 669#L591_accept_S5true [2236] L591_accept_S5-->L592_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 873#L592_accept_S5true [2438] L592_accept_S5-->L593_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 796#L593_accept_S5true [2359] L593_accept_S5-->L594_accept_S5: Formula: (not v_hdr.icmp.valid_18)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_18}  AuxVars[]  AssignedVars[hdr.icmp.valid] 162#L594_accept_S5true [1739] L594_accept_S5-->L595_accept_S5: Formula: (= v_emit_53 (store v_emit_54 v_hdr.icmp_4 false))  InVars {emit=v_emit_54, hdr.icmp=v_hdr.icmp_4}  OutVars{emit=v_emit_53, hdr.icmp=v_hdr.icmp_4}  AuxVars[]  AssignedVars[emit] 552#L595_accept_S5true [2123] L595_accept_S5-->L596_accept_S5: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_10}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 557#L596_accept_S5true [2128] L596_accept_S5-->L597_accept_S5: Formula: (and (<= 0 v_hdr.icmp.icmpType_11) (<= v_hdr.icmp.icmpType_11 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_11}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_11}  AuxVars[]  AssignedVars[] 746#L597_accept_S5true [2309] L597_accept_S5-->L598_accept_S5: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_14}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 642#L598_accept_S5true [2212] L598_accept_S5-->L599_accept_S5: Formula: (and (<= v_hdr.icmp.icmpCode_10 256) (<= 0 v_hdr.icmp.icmpCode_10))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  AuxVars[]  AssignedVars[] 675#L599_accept_S5true [2242] L599_accept_S5-->L600_accept_S5: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_12}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 10#L600_accept_S5true [1593] L600_accept_S5-->L601_accept_S5: Formula: (and (<= 0 v_hdr.icmp.hdrChecksum_11) (<= v_hdr.icmp.hdrChecksum_11 65536))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_11}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_11}  AuxVars[]  AssignedVars[] 22#L601_accept_S5true [1604] L601_accept_S5-->L602_accept_S5: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_9}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 852#L602_accept_S5true [2416] L602_accept_S5-->L603_accept_S5: Formula: (and (<= v_hdr.icmp.identifier_13 65536) (<= 0 v_hdr.icmp.identifier_13))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_13}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_13}  AuxVars[]  AssignedVars[] 221#L603_accept_S5true [1797] L603_accept_S5-->L604_accept_S5: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 403#L604_accept_S5true [1976] L604_accept_S5-->L605_accept_S5: Formula: (and (<= v_hdr.icmp.seqNumber_14 65536) (<= 0 v_hdr.icmp.seqNumber_14))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_14}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_14}  AuxVars[]  AssignedVars[] 592#L605_accept_S5true [2163] L605_accept_S5-->L606_accept_S5: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_14}  AuxVars[]  AssignedVars[hdr.icmp.payload] 756#L606_accept_S5true [2320] L606_accept_S5-->L607_accept_S5: Formula: (and (<= v_hdr.icmp.payload_11 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.icmp.payload_11))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_11}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_11}  AuxVars[]  AssignedVars[] 117#L607_accept_S5true [1693] L607_accept_S5-->L608_accept_S5: Formula: (not v_hdr.udp.valid_19)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_19}  AuxVars[]  AssignedVars[hdr.udp.valid] 89#L608_accept_S5true [1668] L608_accept_S5-->L609_accept_S5: Formula: (= v_emit_29 (store v_emit_30 v_hdr.udp_3 false))  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_30}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_29}  AuxVars[]  AssignedVars[emit] 727#L609_accept_S5true [2292] L609_accept_S5-->L610_accept_S5: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_14}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 406#L610_accept_S5true [1978] L610_accept_S5-->L611_accept_S5: Formula: (and (<= v_hdr.udp.srcPort_12 65536) (<= 0 v_hdr.udp.srcPort_12))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_12}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_12}  AuxVars[]  AssignedVars[] 527#L611_accept_S5true [2099] L611_accept_S5-->L612_accept_S5: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_20}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 715#L612_accept_S5true [2280] L612_accept_S5-->L613_accept_S5: Formula: (and (<= 0 v_hdr.udp.dstPort_19) (<= v_hdr.udp.dstPort_19 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_19}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_19}  AuxVars[]  AssignedVars[] 702#L613_accept_S5true [2269] L613_accept_S5-->L614_accept_S5: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__13}  AuxVars[]  AssignedVars[hdr.udp.length_] 647#L614_accept_S5true [2217] L614_accept_S5-->L615_accept_S5: Formula: (and (<= v_hdr.udp.length__10 65536) (<= 0 v_hdr.udp.length__10))  InVars {hdr.udp.length_=v_hdr.udp.length__10}  OutVars{hdr.udp.length_=v_hdr.udp.length__10}  AuxVars[]  AssignedVars[] 462#L615_accept_S5true [2035] L615_accept_S5-->L616_accept_S5: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_10}  AuxVars[]  AssignedVars[hdr.udp.checksum] 169#L616_accept_S5true [1747] L616_accept_S5-->L617_accept_S5: Formula: (and (<= 0 v_hdr.udp.checksum_11) (<= v_hdr.udp.checksum_11 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_11}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[] 146#L617_accept_S5true [1722] L617_accept_S5-->L618_accept_S5: Formula: (not v_hdr.paxos.valid_22)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_22}  AuxVars[]  AssignedVars[hdr.paxos.valid] 495#L618_accept_S5true [2065] L618_accept_S5-->L619_accept_S5: Formula: (= v_emit_39 (store v_emit_40 v_hdr.paxos_4 false))  InVars {emit=v_emit_40, hdr.paxos=v_hdr.paxos_4}  OutVars{emit=v_emit_39, hdr.paxos=v_hdr.paxos_4}  AuxVars[]  AssignedVars[emit] 603#L619_accept_S5true [2173] L619_accept_S5-->L620_accept_S5: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_12}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 884#L620_accept_S5true [2449] L620_accept_S5-->L621_accept_S5: Formula: (and (<= v_hdr.paxos.msgtype_9 65536) (<= 0 v_hdr.paxos.msgtype_9))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_9}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_9}  AuxVars[]  AssignedVars[] 639#L621_accept_S5true [2208] L621_accept_S5-->L622_accept_S5: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_29}  AuxVars[]  AssignedVars[hdr.paxos.inst] 538#L622_accept_S5true [2107] L622_accept_S5-->L623_accept_S5: Formula: (and (<= v_hdr.paxos.inst_24 4294967296) (<= 0 v_hdr.paxos.inst_24))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_24}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_24}  AuxVars[]  AssignedVars[] 387#L623_accept_S5true [1964] L623_accept_S5-->L624_accept_S5: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_18}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 242#L624_accept_S5true [1818] L624_accept_S5-->L625_accept_S5: Formula: (and (<= v_hdr.paxos.rnd_17 65536) (<= 0 v_hdr.paxos.rnd_17))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_17}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_17}  AuxVars[]  AssignedVars[] 198#L625_accept_S5true [1774] L625_accept_S5-->L626_accept_S5: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_13}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 347#L626_accept_S5true [1925] L626_accept_S5-->L627_accept_S5: Formula: (and (<= 0 v_hdr.paxos.vrnd_14) (<= v_hdr.paxos.vrnd_14 65536))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_14}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_14}  AuxVars[]  AssignedVars[] 90#L627_accept_S5true [1669] L627_accept_S5-->L628_accept_S5: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_15}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 62#L628_accept_S5true [1644] L628_accept_S5-->L629_accept_S5: Formula: (and (<= v_hdr.paxos.acptid_14 65536) (<= 0 v_hdr.paxos.acptid_14))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_14}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_14}  AuxVars[]  AssignedVars[] 777#L629_accept_S5true [2341] L629_accept_S5-->L630_accept_S5: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_11}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 547#L630_accept_S5true [2118] L630_accept_S5-->L631_accept_S5: Formula: (and (<= 0 v_hdr.paxos.paxoslen_13) (<= v_hdr.paxos.paxoslen_13 4294967296))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_13}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_13}  AuxVars[]  AssignedVars[] 726#L631_accept_S5true [2291] L631_accept_S5-->L632_accept_S5: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_18}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 631#L632_accept_S5true [2200] L632_accept_S5-->L633_accept_S5: Formula: (and (<= v_hdr.paxos.paxosval_17 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.paxos.paxosval_17))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_17}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_17}  AuxVars[]  AssignedVars[] 567#L633_accept_S5true [2137] L633_accept_S5-->L634_accept_S5: Formula: (= 0 v_meta.paxos_metadata.round_18)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_18}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 267#L634_accept_S5true [1844] L634_accept_S5-->L635_accept_S5: Formula: (= v_meta.paxos_metadata.set_drop_14 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_14}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 31#L635_accept_S5true [1614] L635_accept_S5-->L636_accept_S5: Formula: (= v_meta.paxos_metadata.ack_count_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 367#L636_accept_S5true [1945] L636_accept_S5-->L637_accept_S5: Formula: (= v_meta.paxos_metadata.ack_acceptors_28 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_28}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 182#L637_accept_S5true [1759] L637_accept_S5-->L638_accept_S5: Formula: true  InVars {}  OutVars{learner_tbl_0.action_run=v_learner_tbl_0.action_run_11}  AuxVars[]  AssignedVars[learner_tbl_0.action_run] 651#L638_accept_S5true [2220] L638_accept_S5-->L639_accept_S5: Formula: true  InVars {}  OutVars{reset_consensus_instance_0.action_run=v_reset_consensus_instance_0.action_run_11}  AuxVars[]  AssignedVars[reset_consensus_instance_0.action_run] 5#L639_accept_S5true [1587] L639_accept_S5-->L640_accept_S5: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 811#L640_accept_S5true [2373] L640_accept_S5-->L641_accept_S5: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.learnerPort=v_transport_tbl_0.forward.learnerPort_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.learnerPort] 55#L641_accept_S5true [1637] L641_accept_S5-->L642_accept_S5: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_13}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 572#L642_accept_S5true [2142] L642_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_10}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 496#havocProcedureFINAL_accept_S5true [2066] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 530#havocProcedureEXIT_accept_S5true >[2563] havocProcedureEXIT_accept_S5-->L678-D99: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 819#L678-D99true [2381] L678-D99-->L678_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 560#L678_accept_S5true [2131] L678_accept_S5-->L678_accept_S5-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 232#L678_accept_S5-D6true [1807] L678_accept_S5-D6-->_parser_TopParserENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 161#_parser_TopParserENTRY_accept_S5true [1738] _parser_TopParserENTRY_accept_S5-->_parser_TopParserENTRY_accept_S5-D81: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 548#_parser_TopParserENTRY_accept_S5-D81true [2119] _parser_TopParserENTRY_accept_S5-D81-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 685#startENTRY_accept_S5true [2252] startENTRY_accept_S5-->L808_accept_S5: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 923#L808_accept_S5true [2487] L808_accept_S5-->L811_accept_S5: Formula: (not (= v_hdr.ethernet.etherType_30 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 8#L811_accept_S5true [1591] L811_accept_S5-->L811-1_accept_S5: Formula: (not (= v_hdr.ethernet.etherType_24 2048))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_24}  AuxVars[]  AssignedVars[] 408#L811-1_accept_S5true [1982] L811-1_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 205#startEXIT_accept_S5true >[2782] startEXIT_accept_S5-->_parser_TopParserFINAL-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 308#_parser_TopParserFINAL-D123true [1885] _parser_TopParserFINAL-D123-->_parser_TopParserFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 840#_parser_TopParserFINAL_accept_S5true [2403] _parser_TopParserFINAL_accept_S5-->_parser_TopParserEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 707#_parser_TopParserEXIT_accept_S5true >[2661] _parser_TopParserEXIT_accept_S5-->L679-D150: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 303#L679-D150true [1881] L679-D150-->L679_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 786#L679_accept_S5true [2348] L679_accept_S5-->L679_accept_S5-D90: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 228#L679_accept_S5-D90true [1803] L679_accept_S5-D90-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 824#verifyChecksumFINAL_accept_S5true [2387] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 859#verifyChecksumEXIT_accept_S5true >[2724] verifyChecksumEXIT_accept_S5-->L680-D156: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 85#L680-D156true [1663] L680-D156-->L680_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 798#L680_accept_S5true [2360] L680_accept_S5-->L680_accept_S5-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 744#L680_accept_S5-D57true [2308] L680_accept_S5-D57-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 885#ingressENTRY_accept_S5true [2451] ingressENTRY_accept_S5-->L649_accept_S5: Formula: (not v_hdr.ipv4.valid_23)  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_23}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_23}  AuxVars[]  AssignedVars[] 828#L649_accept_S5true [2391] L649_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 797#ingressEXIT_accept_S5true >[2618] ingressEXIT_accept_S5-->L681-D147: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 265#L681-D147true [1842] L681-D147-->L681_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 899#L681_accept_S5true [2464] L681_accept_S5-->L681_accept_S5-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 388#L681_accept_S5-D3true [1965] L681_accept_S5-D3-->egressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 173#egressENTRY_accept_S5true [1750] egressENTRY_accept_S5-->egressENTRY_accept_S5-D75: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 515#egressENTRY_accept_S5-D75true [2086] egressENTRY_accept_S5-D75-->place_holder_table_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 608#place_holder_table_0.applyENTRY_accept_S5true [2180] place_holder_table_0.applyENTRY_accept_S5-->L753_accept_S5: Formula: (not (= v_place_holder_table_0.action_run_18 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_18}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_18}  AuxVars[]  AssignedVars[] 611#L753_accept_S5true [2183] L753_accept_S5-->place_holder_table_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 475#place_holder_table_0.applyEXIT_accept_S5true >[2668] place_holder_table_0.applyEXIT_accept_S5-->egressFINAL-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 263#egressFINAL-D111true [1840] egressFINAL-D111-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 825#egressFINAL_accept_S5true [2388] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 588#egressEXIT_accept_S5true >[2577] egressEXIT_accept_S5-->L682-D189: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 520#L682-D189true [2091] L682-D189-->L682_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 769#L682_accept_S5true [2333] L682_accept_S5-->L682_accept_S5-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 135#L682_accept_S5-D30true [1709] L682_accept_S5-D30-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 217#computeChecksumFINAL_accept_S5true [1793] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 618#computeChecksumEXIT_accept_S5true >[2742] computeChecksumEXIT_accept_S5-->L683-D120: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 817#L683-D120true [2379] L683-D120-->L683_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 299#L683_accept_S5true [1877] L683_accept_S5-->L684-1_accept_S5: Formula: v_forward_23  InVars {forward=v_forward_23}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[] 906#L684-1_accept_S5true [2471] L684-1_accept_S5-->L688_accept_S5: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_37 3))) (or (and v__p4ltl_0_8 .cse0) (and (not v__p4ltl_0_8) (not .cse0))))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_37}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_37, _p4ltl_0=v__p4ltl_0_8}  AuxVars[]  AssignedVars[_p4ltl_0] 342#L688_accept_S5true [1920] L688_accept_S5-->L689_accept_S5: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_33 5))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and .cse0 v__p4ltl_1_6)))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_33}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_33, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[_p4ltl_1] 827#L689_accept_S5true [2390] L689_accept_S5-->L690_accept_S5: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_31 6))) (or (and v__p4ltl_2_7 .cse0) (and (not v__p4ltl_2_7) (not .cse0))))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_31}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_31}  AuxVars[]  AssignedVars[_p4ltl_2] 591#L690_accept_S5true [2162] L690_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v__p4ltl_free_a_4 v_hdr.paxos.inst_32))) (or (and (not .cse0) (not v__p4ltl_3_8)) (and .cse0 v__p4ltl_3_8)))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_32, _p4ltl_free_a=v__p4ltl_free_a_4}  OutVars{_p4ltl_3=v__p4ltl_3_8, hdr.paxos.inst=v_hdr.paxos.inst_32, _p4ltl_free_a=v__p4ltl_free_a_4}  AuxVars[]  AssignedVars[_p4ltl_3] 100#mainFINAL_accept_S5true [1679] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 713#mainEXIT_accept_S5true >[2508] mainEXIT_accept_S5-->L696-1-D132: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 427#L696-1-D132true [2000] L696-1-D132-->L696-1_accept_S5: Formula: (and v_hdr.ipv4.valid_28 v_hdr.paxos.valid_32)  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_28, hdr.paxos.valid=v_hdr.paxos.valid_32}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_28, hdr.paxos.valid=v_hdr.paxos.valid_32}  AuxVars[]  AssignedVars[] 863#L696-1_accept_S5true 
[2023-01-16 06:39:57,004 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 06:39:57,004 INFO  L85        PathProgramCache]: Analyzing trace with hash 626367543, now seen corresponding path program 1 times
[2023-01-16 06:39:57,011 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 06:39:57,012 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1549426268]
[2023-01-16 06:39:57,012 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 06:39:57,013 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 06:39:57,167 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:39:57,407 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 06:39:57,429 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:39:57,605 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 06:39:57,618 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:39:57,659 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 123
[2023-01-16 06:39:57,662 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:39:57,674 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 06:39:57,676 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:39:57,678 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 136
[2023-01-16 06:39:57,680 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:39:57,692 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 141
[2023-01-16 06:39:57,695 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:39:57,697 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 147
[2023-01-16 06:39:57,700 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:39:57,701 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 06:39:57,702 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:39:57,703 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 158
[2023-01-16 06:39:57,704 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:39:57,707 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 175
[2023-01-16 06:39:57,728 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:39:57,749 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 06:39:57,757 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:39:57,775 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 123
[2023-01-16 06:39:57,777 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:39:57,779 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 06:39:57,780 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:39:57,782 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 136
[2023-01-16 06:39:57,783 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:39:57,785 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 141
[2023-01-16 06:39:57,787 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:39:57,790 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 147
[2023-01-16 06:39:57,792 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:39:57,793 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 06:39:57,794 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:39:57,795 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 158
[2023-01-16 06:39:57,796 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:39:57,799 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 06:39:57,800 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 06:39:57,800 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1549426268]
[2023-01-16 06:39:57,801 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1549426268] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 06:39:57,801 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 06:39:57,801 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [8] imperfect sequences [] total 8
[2023-01-16 06:39:57,802 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [345868501]
[2023-01-16 06:39:57,803 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 06:39:57,808 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 06:39:57,809 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 06:39:57,855 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 8 interpolants.
[2023-01-16 06:39:57,856 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=20, Invalid=36, Unknown=0, NotChecked=0, Total=56
[2023-01-16 06:39:57,858 INFO  L87              Difference]: Start difference. First operand  has 928 states, 750 states have (on average 1.0666666666666667) internal successors, (800), 735 states have internal predecessors, (800), 97 states have call successors, (97), 97 states have call predecessors, (97), 81 states have return successors, (288), 96 states have call predecessors, (288), 96 states have call successors, (288) Second operand  has 8 states, 8 states have (on average 38.75) internal successors, (310), 3 states have internal predecessors, (310), 3 states have call successors, (19), 6 states have call predecessors, (19), 2 states have return successors, (18), 3 states have call predecessors, (18), 3 states have call successors, (18)
[2023-01-16 06:40:01,814 WARN  L536   Checker$ProtectedHtc]: IncrementalHoareTripleChecker took 1.69s for a HTC check with result INVALID. Formula has sorts [reset_consensus_instance_0.action, Array, Bool, transport_tbl_0.action, place_holder_table_0.action, learner_tbl_0.action, Int], hasArrays=true, hasNonlinArith=false, quantifiers []
[2023-01-16 06:40:02,867 WARN  L536   Checker$ProtectedHtc]: IncrementalHoareTripleChecker took 1.03s for a HTC check with result INVALID. Formula has sorts [reset_consensus_instance_0.action, Array, Bool, transport_tbl_0.action, place_holder_table_0.action, learner_tbl_0.action, Int], hasArrays=true, hasNonlinArith=false, quantifiers []
[2023-01-16 06:40:03,801 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 06:40:03,801 INFO  L93              Difference]: Finished difference Result 1116 states and 1186 transitions.
[2023-01-16 06:40:03,804 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 10 states. 
[2023-01-16 06:40:03,811 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 1116 states and 1186 transitions.
[2023-01-16 06:40:03,818 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 06:40:03,828 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 1116 states to 942 states and 996 transitions.
[2023-01-16 06:40:03,829 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 313
[2023-01-16 06:40:03,829 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 313
[2023-01-16 06:40:03,830 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 942 states and 996 transitions.
[2023-01-16 06:40:03,834 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 06:40:03,835 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 942 states and 996 transitions.
[2023-01-16 06:40:03,915 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 942 states and 996 transitions.
[2023-01-16 06:40:03,950 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 942 to 901.
[2023-01-16 06:40:03,953 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 901 states, 732 states have (on average 1.0560109289617485) internal successors, (773), 720 states have internal predecessors, (773), 91 states have call successors, (91), 91 states have call predecessors, (91), 78 states have return successors, (90), 90 states have call predecessors, (90), 90 states have call successors, (90)
[2023-01-16 06:40:03,956 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 901 states to 901 states and 954 transitions.
[2023-01-16 06:40:03,957 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 901 states and 954 transitions.
[2023-01-16 06:40:03,957 INFO  L399   stractBuchiCegarLoop]: Abstraction has 901 states and 954 transitions.
[2023-01-16 06:40:03,957 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 2 ============
[2023-01-16 06:40:03,957 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 901 states and 954 transitions.
[2023-01-16 06:40:03,963 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 06:40:03,963 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 06:40:03,963 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 06:40:03,969 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 06:40:03,969 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 06:40:03,971 INFO  L752   eck$LassoCheckResult]: Stem: 2807#ULTIMATE.startENTRY_NONWA [1659] ULTIMATE.startENTRY_NONWA-->L696-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2902#L696-1_T1_init [2156] L696-1_T1_init-->L696_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2806#L696_T1_init [1619] L696_T1_init-->L696_T1_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2808#L696_T1_init-D41 [2275] L696_T1_init-D41-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2734#mainENTRY_T1_init [2389] mainENTRY_T1_init-->mainENTRY_T1_init-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3432#mainENTRY_T1_init-D53 [2051] mainENTRY_T1_init-D53-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3214#havocProcedureENTRY_T1_init [1851] havocProcedureENTRY_T1_init-->L527_T1_init: Formula: (not v_drop_26)  InVars {}  OutVars{drop=v_drop_26}  AuxVars[]  AssignedVars[drop] 3215#L527_T1_init [1905] L527_T1_init-->L528_T1_init: Formula: (not v_forward_18)  InVars {}  OutVars{forward=v_forward_18}  AuxVars[]  AssignedVars[forward] 3283#L528_T1_init [2302] L528_T1_init-->L529_T1_init: Formula: (= v_standard_metadata.ingress_port_10 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 3300#L529_T1_init [1919] L529_T1_init-->L530_T1_init: Formula: (= v_standard_metadata.egress_spec_17 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_17}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 3186#L530_T1_init [1829] L530_T1_init-->L531_T1_init: Formula: (= 0 v_standard_metadata.egress_port_16)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_16}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 3187#L531_T1_init [2296] L531_T1_init-->L532_T1_init: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 3588#L532_T1_init [2321] L532_T1_init-->L533_T1_init: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 3469#L533_T1_init [2093] L533_T1_init-->L534_T1_init: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 3188#L534_T1_init [1830] L534_T1_init-->L535_T1_init: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 3189#L535_T1_init [2458] L535_T1_init-->L536_T1_init: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 3575#L536_T1_init [2274] L536_T1_init-->L537_T1_init: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 3576#L537_T1_init [2444] L537_T1_init-->L538_T1_init: Formula: (= v_standard_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 3479#L538_T1_init [2106] L538_T1_init-->L539_T1_init: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 3229#L539_T1_init [1861] L539_T1_init-->L540_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 3111#L540_T1_init [1773] L540_T1_init-->L541_T1_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 3112#L541_T1_init [2312] L541_T1_init-->L542_T1_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 3000#L542_T1_init [1710] L542_T1_init-->L543_T1_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 2873#L543_T1_init [1647] L543_T1_init-->L544_T1_init: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2874#L544_T1_init [2172] L544_T1_init-->L545_T1_init: Formula: (= v_emit_33 (store v_emit_34 v_hdr.ethernet_3 false))  InVars {emit=v_emit_34, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_33, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 2952#L545_T1_init [1686] L545_T1_init-->L546_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 2953#L546_T1_init [2100] L546_T1_init-->L547_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 3472#L547_T1_init [2194] L547_T1_init-->L548_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_13}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 2930#L548_T1_init [1675] L548_T1_init-->L549_T1_init: Formula: (and (<= 0 v_hdr.ethernet.etherType_16) (<= v_hdr.ethernet.etherType_16 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  AuxVars[]  AssignedVars[] 2931#L549_T1_init [1677] L549_T1_init-->L550_T1_init: Formula: (not v_hdr.arp.valid_16)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_16}  AuxVars[]  AssignedVars[hdr.arp.valid] 2820#L550_T1_init [1627] L550_T1_init-->L551_T1_init: Formula: (= v_emit_31 (store v_emit_32 v_hdr.arp_3 false))  InVars {emit=v_emit_32, hdr.arp=v_hdr.arp_3}  OutVars{emit=v_emit_31, hdr.arp=v_hdr.arp_3}  AuxVars[]  AssignedVars[emit] 2801#L551_T1_init [1618] L551_T1_init-->L552_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_9}  AuxVars[]  AssignedVars[hdr.arp.hrd] 2802#L552_T1_init [1951] L552_T1_init-->L553_T1_init: Formula: (and (<= 0 v_hdr.arp.hrd_13) (<= v_hdr.arp.hrd_13 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_13}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_13}  AuxVars[]  AssignedVars[] 3335#L553_T1_init [2243] L553_T1_init-->L554_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_12}  AuxVars[]  AssignedVars[hdr.arp.pro] 3182#L554_T1_init [1826] L554_T1_init-->L555_T1_init: Formula: (and (<= 0 v_hdr.arp.pro_9) (<= v_hdr.arp.pro_9 65536))  InVars {hdr.arp.pro=v_hdr.arp.pro_9}  OutVars{hdr.arp.pro=v_hdr.arp.pro_9}  AuxVars[]  AssignedVars[] 3183#L555_T1_init [2404] L555_T1_init-->L556_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_14}  AuxVars[]  AssignedVars[hdr.arp.hln] 3055#L556_T1_init [1742] L556_T1_init-->L557_T1_init: Formula: (and (<= v_hdr.arp.hln_13 256) (<= 0 v_hdr.arp.hln_13))  InVars {hdr.arp.hln=v_hdr.arp.hln_13}  OutVars{hdr.arp.hln=v_hdr.arp.hln_13}  AuxVars[]  AssignedVars[] 3056#L557_T1_init [2061] L557_T1_init-->L558_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_14}  AuxVars[]  AssignedVars[hdr.arp.pln] 3440#L558_T1_init [2197] L558_T1_init-->L559_T1_init: Formula: (and (<= v_hdr.arp.pln_11 256) (<= 0 v_hdr.arp.pln_11))  InVars {hdr.arp.pln=v_hdr.arp.pln_11}  OutVars{hdr.arp.pln=v_hdr.arp.pln_11}  AuxVars[]  AssignedVars[] 3118#L559_T1_init [1778] L559_T1_init-->L560_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_14}  AuxVars[]  AssignedVars[hdr.arp.op] 3119#L560_T1_init [2411] L560_T1_init-->L561_T1_init: Formula: (and (<= v_hdr.arp.op_12 65536) (<= 0 v_hdr.arp.op_12))  InVars {hdr.arp.op=v_hdr.arp.op_12}  OutVars{hdr.arp.op=v_hdr.arp.op_12}  AuxVars[]  AssignedVars[] 3213#L561_T1_init [1849] L561_T1_init-->L562_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_12}  AuxVars[]  AssignedVars[hdr.arp.sha] 3075#L562_T1_init [1755] L562_T1_init-->L563_T1_init: Formula: (and (<= v_hdr.arp.sha_14 281474976710656) (<= 0 v_hdr.arp.sha_14))  InVars {hdr.arp.sha=v_hdr.arp.sha_14}  OutVars{hdr.arp.sha=v_hdr.arp.sha_14}  AuxVars[]  AssignedVars[] 3076#L563_T1_init [1868] L563_T1_init-->L564_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_14}  AuxVars[]  AssignedVars[hdr.arp.spa] 3240#L564_T1_init [2257] L564_T1_init-->L565_T1_init: Formula: (and (<= 0 v_hdr.arp.spa_13) (<= v_hdr.arp.spa_13 4294967296))  InVars {hdr.arp.spa=v_hdr.arp.spa_13}  OutVars{hdr.arp.spa=v_hdr.arp.spa_13}  AuxVars[]  AssignedVars[] 3562#L565_T1_init [2347] L565_T1_init-->L566_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_12}  AuxVars[]  AssignedVars[hdr.arp.tha] 3294#L566_T1_init [1915] L566_T1_init-->L567_T1_init: Formula: (and (<= v_hdr.arp.tha_9 281474976710656) (<= 0 v_hdr.arp.tha_9))  InVars {hdr.arp.tha=v_hdr.arp.tha_9}  OutVars{hdr.arp.tha=v_hdr.arp.tha_9}  AuxVars[]  AssignedVars[] 3295#L567_T1_init [2433] L567_T1_init-->L568_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_12}  AuxVars[]  AssignedVars[hdr.arp.tpa] 3416#L568_T1_init [2032] L568_T1_init-->L569_T1_init: Formula: (and (<= v_hdr.arp.tpa_11 4294967296) (<= 0 v_hdr.arp.tpa_11))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_11}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_11}  AuxVars[]  AssignedVars[] 2954#L569_T1_init [1687] L569_T1_init-->L570_T1_init: Formula: (not v_hdr.ipv4.valid_17)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_17}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 2955#L570_T1_init [1930] L570_T1_init-->L571_T1_init: Formula: (= (store v_emit_42 v_hdr.ipv4_3 false) v_emit_41)  InVars {hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_42}  OutVars{hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_41}  AuxVars[]  AssignedVars[emit] 3107#L571_T1_init [1772] L571_T1_init-->L572_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_13}  AuxVars[]  AssignedVars[hdr.ipv4.version] 3108#L572_T1_init [2071] L572_T1_init-->L573_T1_init: Formula: (and (<= 0 v_hdr.ipv4.version_11) (<= v_hdr.ipv4.version_11 16))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_11}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_11}  AuxVars[]  AssignedVars[] 3343#L573_T1_init [1957] L573_T1_init-->L574_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 3344#L574_T1_init [1983] L574_T1_init-->L575_T1_init: Formula: (and (<= v_hdr.ipv4.ihl_11 16) (<= 0 v_hdr.ipv4.ihl_11))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  AuxVars[]  AssignedVars[] 3373#L575_T1_init [2361] L575_T1_init-->L576_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 3284#L576_T1_init [1906] L576_T1_init-->L577_T1_init: Formula: (and (<= v_hdr.ipv4.diffserv_11 256) (<= 0 v_hdr.ipv4.diffserv_11))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  AuxVars[]  AssignedVars[] 3086#L577_T1_init [1760] L577_T1_init-->L578_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_10}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 3087#L578_T1_init [1806] L578_T1_init-->L579_T1_init: Formula: (and (<= v_hdr.ipv4.totalLen_12 65536) (<= 0 v_hdr.ipv4.totalLen_12))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  AuxVars[]  AssignedVars[] 3159#L579_T1_init [2207] L579_T1_init-->L580_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_9}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 3465#L580_T1_init [2087] L580_T1_init-->L581_T1_init: Formula: (and (<= v_hdr.ipv4.identification_12 65536) (<= 0 v_hdr.ipv4.identification_12))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_12}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_12}  AuxVars[]  AssignedVars[] 3466#L581_T1_init [2380] L581_T1_init-->L582_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_14}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 3458#L582_T1_init [2079] L582_T1_init-->L583_T1_init: Formula: (and (<= v_hdr.ipv4.flags_11 8) (<= 0 v_hdr.ipv4.flags_11))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_11}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_11}  AuxVars[]  AssignedVars[] 3459#L583_T1_init [2181] L583_T1_init-->L584_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 3315#L584_T1_init [1933] L584_T1_init-->L585_T1_init: Formula: (and (<= 0 v_hdr.ipv4.fragOffset_12) (<= v_hdr.ipv4.fragOffset_12 8192))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[] 3210#L585_T1_init [1847] L585_T1_init-->L586_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 3211#L586_T1_init [2405] L586_T1_init-->L587_T1_init: Formula: (and (<= v_hdr.ipv4.ttl_14 256) (<= 0 v_hdr.ipv4.ttl_14))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  AuxVars[]  AssignedVars[] 3548#L587_T1_init [2211] L587_T1_init-->L588_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_16}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 3348#L588_T1_init [1960] L588_T1_init-->L589_T1_init: Formula: (and (<= 0 v_hdr.ipv4.protocol_18) (<= v_hdr.ipv4.protocol_18 256))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  AuxVars[]  AssignedVars[] 3161#L589_T1_init [1810] L589_T1_init-->L590_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_9}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 2912#L590_T1_init [1664] L590_T1_init-->L591_T1_init: Formula: (and (<= v_hdr.ipv4.hdrChecksum_12 65536) (<= 0 v_hdr.ipv4.hdrChecksum_12))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  AuxVars[]  AssignedVars[] 2913#L591_T1_init [1977] L591_T1_init-->L592_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 3370#L592_T1_init [2160] L592_T1_init-->L593_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 3498#L593_T1_init [2133] L593_T1_init-->L594_T1_init: Formula: (not v_hdr.icmp.valid_17)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_17}  AuxVars[]  AssignedVars[hdr.icmp.valid] 3499#L594_T1_init [2442] L594_T1_init-->L595_T1_init: Formula: (= (store v_emit_52 v_hdr.icmp_3 false) v_emit_51)  InVars {emit=v_emit_52, hdr.icmp=v_hdr.icmp_3}  OutVars{emit=v_emit_51, hdr.icmp=v_hdr.icmp_3}  AuxVars[]  AssignedVars[emit] 3565#L595_T1_init [2262] L595_T1_init-->L596_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_9}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 2812#L596_T1_init [1622] L596_T1_init-->L597_T1_init: Formula: (and (<= v_hdr.icmp.icmpType_14 256) (<= 0 v_hdr.icmp.icmpType_14))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_14}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_14}  AuxVars[]  AssignedVars[] 2813#L597_T1_init [2113] L597_T1_init-->L598_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_12}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 3404#L598_T1_init [2016] L598_T1_init-->L599_T1_init: Formula: (and (<= v_hdr.icmp.icmpCode_13 256) (<= 0 v_hdr.icmp.icmpCode_13))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_13}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_13}  AuxVars[]  AssignedVars[] 3297#L599_T1_init [1917] L599_T1_init-->L600_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_13}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 3298#L600_T1_init [2263] L600_T1_init-->L601_T1_init: Formula: (and (<= 0 v_hdr.icmp.hdrChecksum_10) (<= v_hdr.icmp.hdrChecksum_10 65536))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_10}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_10}  AuxVars[]  AssignedVars[] 3567#L601_T1_init [2483] L601_T1_init-->L602_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_10}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 3353#L602_T1_init [1966] L602_T1_init-->L603_T1_init: Formula: (and (<= 0 v_hdr.icmp.identifier_14) (<= v_hdr.icmp.identifier_14 65536))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_14}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_14}  AuxVars[]  AssignedVars[] 3354#L603_T1_init [2193] L603_T1_init-->L604_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_12}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 2733#L604_T1_init [1588] L604_T1_init-->L605_T1_init: Formula: (and (<= 0 v_hdr.icmp.seqNumber_11) (<= v_hdr.icmp.seqNumber_11 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  AuxVars[]  AssignedVars[] 2735#L605_T1_init [2397] L605_T1_init-->L606_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_9}  AuxVars[]  AssignedVars[hdr.icmp.payload] 3618#L606_T1_init [2468] L606_T1_init-->L607_T1_init: Formula: (and (<= v_hdr.icmp.payload_10 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.icmp.payload_10))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_10}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_10}  AuxVars[]  AssignedVars[] 2739#L607_T1_init [1589] L607_T1_init-->L608_T1_init: Formula: (not v_hdr.udp.valid_18)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_18}  AuxVars[]  AssignedVars[hdr.udp.valid] 2740#L608_T1_init [2238] L608_T1_init-->L609_T1_init: Formula: (= (store v_emit_44 v_hdr.udp_4 false) v_emit_43)  InVars {hdr.udp=v_hdr.udp_4, emit=v_emit_44}  OutVars{hdr.udp=v_hdr.udp_4, emit=v_emit_43}  AuxVars[]  AssignedVars[emit] 2814#L609_T1_init [1623] L609_T1_init-->L610_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_13}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 2815#L610_T1_init [1882] L610_T1_init-->L611_T1_init: Formula: (and (<= 0 v_hdr.udp.srcPort_11) (<= v_hdr.udp.srcPort_11 65536))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_11}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_11}  AuxVars[]  AssignedVars[] 3256#L611_T1_init [2407] L611_T1_init-->L612_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_22}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 2980#L612_T1_init [1700] L612_T1_init-->L613_T1_init: Formula: (and (<= 0 v_hdr.udp.dstPort_18) (<= v_hdr.udp.dstPort_18 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_18}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_18}  AuxVars[]  AssignedVars[] 2981#L613_T1_init [2484] L613_T1_init-->L614_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__11}  AuxVars[]  AssignedVars[hdr.udp.length_] 3031#L614_T1_init [1727] L614_T1_init-->L615_T1_init: Formula: (and (<= v_hdr.udp.length__14 65536) (<= 0 v_hdr.udp.length__14))  InVars {hdr.udp.length_=v_hdr.udp.length__14}  OutVars{hdr.udp.length_=v_hdr.udp.length__14}  AuxVars[]  AssignedVars[] 3008#L615_T1_init [1716] L615_T1_init-->L616_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_9}  AuxVars[]  AssignedVars[hdr.udp.checksum] 3009#L616_T1_init [2024] L616_T1_init-->L617_T1_init: Formula: (and (<= v_hdr.udp.checksum_12 65536) (<= 0 v_hdr.udp.checksum_12))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_12}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[] 3413#L617_T1_init [2313] L617_T1_init-->L618_T1_init: Formula: (not v_hdr.paxos.valid_23)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_23}  AuxVars[]  AssignedVars[hdr.paxos.valid] 3191#L618_T1_init [1833] L618_T1_init-->L619_T1_init: Formula: (= v_emit_37 (store v_emit_38 v_hdr.paxos_3 false))  InVars {emit=v_emit_38, hdr.paxos=v_hdr.paxos_3}  OutVars{emit=v_emit_37, hdr.paxos=v_hdr.paxos_3}  AuxVars[]  AssignedVars[emit] 3192#L619_T1_init [2228] L619_T1_init-->L620_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_11}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 3511#L620_T1_init [2151] L620_T1_init-->L621_T1_init: Formula: (and (<= v_hdr.paxos.msgtype_10 65536) (<= 0 v_hdr.paxos.msgtype_10))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_10}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_10}  AuxVars[]  AssignedVars[] 3512#L621_T1_init [2222] L621_T1_init-->L622_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_26}  AuxVars[]  AssignedVars[hdr.paxos.inst] 3349#L622_T1_init [1961] L622_T1_init-->L623_T1_init: Formula: (and (<= v_hdr.paxos.inst_28 4294967296) (<= 0 v_hdr.paxos.inst_28))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_28}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_28}  AuxVars[]  AssignedVars[] 3146#L623_T1_init [1800] L623_T1_init-->L624_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_19}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 3147#L624_T1_init [1999] L624_T1_init-->L625_T1_init: Formula: (and (<= 0 v_hdr.paxos.rnd_21) (<= v_hdr.paxos.rnd_21 65536))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_21}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_21}  AuxVars[]  AssignedVars[] 3390#L625_T1_init [2409] L625_T1_init-->L626_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_12}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 3496#L626_T1_init [2129] L626_T1_init-->L627_T1_init: Formula: (and (<= v_hdr.paxos.vrnd_10 65536) (<= 0 v_hdr.paxos.vrnd_10))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_10}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_10}  AuxVars[]  AssignedVars[] 3328#L627_T1_init [1944] L627_T1_init-->L628_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_12}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 3329#L628_T1_init [2310] L628_T1_init-->L629_T1_init: Formula: (and (<= 0 v_hdr.paxos.acptid_16) (<= v_hdr.paxos.acptid_16 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_16}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_16}  AuxVars[]  AssignedVars[] 2984#L629_T1_init [1703] L629_T1_init-->L630_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_12}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 2985#L630_T1_init [2070] L630_T1_init-->L631_T1_init: Formula: (and (<= v_hdr.paxos.paxoslen_14 4294967296) (<= 0 v_hdr.paxos.paxoslen_14))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_14}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_14}  AuxVars[]  AssignedVars[] 3452#L631_T1_init [2136] L631_T1_init-->L632_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_16}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 3501#L632_T1_init [2367] L632_T1_init-->L633_T1_init: Formula: (and (<= 0 v_hdr.paxos.paxosval_13) (<= v_hdr.paxos.paxosval_13 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_13}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_13}  AuxVars[]  AssignedVars[] 3544#L633_T1_init [2203] L633_T1_init-->L634_T1_init: Formula: (= 0 v_meta.paxos_metadata.round_19)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_19}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 3525#L634_T1_init [2167] L634_T1_init-->L635_T1_init: Formula: (= v_meta.paxos_metadata.set_drop_13 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_13}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 3420#L635_T1_init [2040] L635_T1_init-->L636_T1_init: Formula: (= v_meta.paxos_metadata.ack_count_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 3421#L636_T1_init [2042] L636_T1_init-->L637_T1_init: Formula: (= v_meta.paxos_metadata.ack_acceptors_27 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_27}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 2986#L637_T1_init [1704] L637_T1_init-->L638_T1_init: Formula: true  InVars {}  OutVars{learner_tbl_0.action_run=v_learner_tbl_0.action_run_10}  AuxVars[]  AssignedVars[learner_tbl_0.action_run] 2987#L638_T1_init [2324] L638_T1_init-->L639_T1_init: Formula: true  InVars {}  OutVars{reset_consensus_instance_0.action_run=v_reset_consensus_instance_0.action_run_12}  AuxVars[]  AssignedVars[reset_consensus_instance_0.action_run] 3539#L639_T1_init [2192] L639_T1_init-->L640_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 3483#L640_T1_init [2114] L640_T1_init-->L641_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.learnerPort=v_transport_tbl_0.forward.learnerPort_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.learnerPort] 3484#L641_T1_init [2432] L641_T1_init-->L642_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_12}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 3563#L642_T1_init [2259] L642_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_11}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 3564#havocProcedureFINAL_T1_init [2480] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2827#havocProcedureEXIT_T1_init >[2596] havocProcedureEXIT_T1_init-->L678-D98: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2828#L678-D98 [2246] L678-D98-->L678_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3179#L678_T1_init [2306] L678_T1_init-->L678_T1_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3193#L678_T1_init-D5 [1834] L678_T1_init-D5-->_parser_TopParserENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2818#_parser_TopParserENTRY_T1_init [2205] _parser_TopParserENTRY_T1_init-->_parser_TopParserENTRY_T1_init-D80: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3277#_parser_TopParserENTRY_T1_init-D80 [1899] _parser_TopParserENTRY_T1_init-D80-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3278#startENTRY_T1_init [2088] startENTRY_T1_init-->L808_T1_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 2817#L808_T1_init [1626] L808_T1_init-->L811_T1_init: Formula: (not (= v_hdr.ethernet.etherType_20 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 2819#L811_T1_init [1827] L811_T1_init-->L812_T1_init: Formula: (= v_hdr.ethernet.etherType_21 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 2865#L812_T1_init [1701] L812_T1_init-->L812_T1_init-D86: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2982#L812_T1_init-D86 [2202] L812_T1_init-D86-->parse_ipv4ENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3198#parse_ipv4ENTRY_T1_init [1838] parse_ipv4ENTRY_T1_init-->L724_T1_init: Formula: v_hdr.ipv4.valid_32  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_32}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 3199#L724_T1_init [1980] L724_T1_init-->L727_T1_init: Formula: (not (= v_hdr.ipv4.protocol_24 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_24}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_24}  AuxVars[]  AssignedVars[] 3276#L727_T1_init [1898] L727_T1_init-->L727-1_T1_init: Formula: (not (= v_hdr.ipv4.protocol_26 17))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_26}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_26}  AuxVars[]  AssignedVars[] 2872#L727-1_T1_init [1646] L727-1_T1_init-->parse_ipv4EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2864#parse_ipv4EXIT_T1_init >[2558] parse_ipv4EXIT_T1_init-->L811-1-D143: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2866#L811-1-D143 [2365] L811-1-D143-->L811-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3355#L811-1_T1_init [1967] L811-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3268#startEXIT_T1_init >[2750] startEXIT_T1_init-->_parser_TopParserFINAL-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3178#_parser_TopParserFINAL-D122 [1823] _parser_TopParserFINAL-D122-->_parser_TopParserFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3180#_parser_TopParserFINAL_T1_init [2117] _parser_TopParserFINAL_T1_init-->_parser_TopParserEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3433#_parser_TopParserEXIT_T1_init >[2615] _parser_TopParserEXIT_T1_init-->L679-D149: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3434#L679-D149 [2328] L679-D149-->L679_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3040#L679_T1_init [1972] L679_T1_init-->L679_T1_init-D89: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3039#L679_T1_init-D89 [1735] L679_T1_init-D89-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3041#verifyChecksumFINAL_T1_init [1815] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3168#verifyChecksumEXIT_T1_init >[2670] verifyChecksumEXIT_T1_init-->L680-D155: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3609#L680-D155 [2437] L680-D155-->L680_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2903#L680_T1_init [1660] L680_T1_init-->L680_T1_init-D56: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2904#L680_T1_init-D56 [2048] L680_T1_init-D56-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3429#ingressENTRY_T1_init [2146] ingressENTRY_T1_init-->L650_T1_init: Formula: v_hdr.ipv4.valid_20  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_20}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_20}  AuxVars[]  AssignedVars[] 3415#L650_T1_init [2031] L650_T1_init-->L649_T1_init: Formula: (not v_hdr.paxos.valid_29)  InVars {hdr.paxos.valid=v_hdr.paxos.valid_29}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_29}  AuxVars[]  AssignedVars[] 3397#L649_T1_init [2008] L649_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3398#ingressEXIT_T1_init >[2675] ingressEXIT_T1_init-->L681-D146: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3290#L681-D146 [1911] L681-D146-->L681_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3291#L681_T1_init [2331] L681_T1_init-->L681_T1_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3524#L681_T1_init-D2 [2166] L681_T1_init-D2-->egressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3027#egressENTRY_T1_init [2219] egressENTRY_T1_init-->egressENTRY_T1_init-D74: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3500#egressENTRY_T1_init-D74 [2134] egressENTRY_T1_init-D74-->place_holder_table_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3482#place_holder_table_0.applyENTRY_T1_init [2112] place_holder_table_0.applyENTRY_T1_init-->L753_T1_init: Formula: (not (= v_place_holder_table_0.action_run_14 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_14}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_14}  AuxVars[]  AssignedVars[] 3026#L753_T1_init [1724] L753_T1_init-->place_holder_table_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3028#place_holder_table_0.applyEXIT_T1_init >[2544] place_holder_table_0.applyEXIT_T1_init-->egressFINAL-D110: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3181#egressFINAL-D110 [1918] egressFINAL-D110-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3299#egressFINAL_T1_init [1969] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3359#egressEXIT_T1_init >[2498] egressEXIT_T1_init-->L682-D188: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3605#L682-D188 [2452] L682-D188-->L682_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3096#L682_T1_init [2461] L682_T1_init-->L682_T1_init-D29: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3095#L682_T1_init-D29 [1766] L682_T1_init-D29-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3097#computeChecksumFINAL_T1_init [2343] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3600#computeChecksumEXIT_T1_init >[2496] computeChecksumEXIT_T1_init-->L683-D119: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3594#L683-D119 [2314] L683-D119-->L683_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3019#L683_T1_init [1721] L683_T1_init-->L684-1_T1_init: Formula: v_forward_25  InVars {forward=v_forward_25}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[] 3021#L684-1_T1_init [1955] L684-1_T1_init-->L688_T1_init: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_29 3))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_29}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_29, _p4ltl_0=v__p4ltl_0_6}  AuxVars[]  AssignedVars[_p4ltl_0] 3340#L688_T1_init [1997] L688_T1_init-->L689_T1_init: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_36 5))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and v__p4ltl_1_8 .cse0)))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_36}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_36, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 3387#L689_T1_init [2060] L689_T1_init-->L690_T1_init: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_34 6))) (or (and v__p4ltl_2_8 .cse0) (and (not v__p4ltl_2_8) (not .cse0))))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_34}  OutVars{_p4ltl_2=v__p4ltl_2_8, meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_34}  AuxVars[]  AssignedVars[_p4ltl_2] 3439#L690_T1_init [2273] L690_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_a_3 v_hdr.paxos.inst_31))) (or (and (not .cse0) (not v__p4ltl_3_7)) (and .cse0 v__p4ltl_3_7)))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_31, _p4ltl_free_a=v__p4ltl_free_a_3}  OutVars{_p4ltl_3=v__p4ltl_3_7, hdr.paxos.inst=v_hdr.paxos.inst_31, _p4ltl_free_a=v__p4ltl_free_a_3}  AuxVars[]  AssignedVars[_p4ltl_3] 3573#mainFINAL_T1_init [2303] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3589#mainEXIT_T1_init >[2579] mainEXIT_T1_init-->L696-1-D131: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3417#L696-1-D131 [2034] L696-1-D131-->L696-1_T0_S2: Formula: (and v__p4ltl_3_9 v_hdr.ipv4.valid_27 v_drop_31 v_hdr.paxos.valid_31)  InVars {_p4ltl_3=v__p4ltl_3_9, hdr.ipv4.valid=v_hdr.ipv4.valid_27, hdr.paxos.valid=v_hdr.paxos.valid_31, drop=v_drop_31}  OutVars{_p4ltl_3=v__p4ltl_3_9, hdr.ipv4.valid=v_hdr.ipv4.valid_27, hdr.paxos.valid=v_hdr.paxos.valid_31, drop=v_drop_31}  AuxVars[]  AssignedVars[] 3246#L696-1_T0_S2 [2300] L696-1_T0_S2-->L696_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2751#L696_T0_S2 [1762] L696_T0_S2-->L696_T0_S2-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3090#L696_T0_S2-D40 [2105] L696_T0_S2-D40-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2726#mainENTRY_T0_S2 [1667] mainENTRY_T0_S2-->mainENTRY_T0_S2-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2919#mainENTRY_T0_S2-D52 [1769] mainENTRY_T0_S2-D52-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3106#havocProcedureENTRY_T0_S2 [1988] havocProcedureENTRY_T0_S2-->L527_T0_S2: Formula: (not v_drop_27)  InVars {}  OutVars{drop=v_drop_27}  AuxVars[]  AssignedVars[drop] 3137#L527_T0_S2 [1790] L527_T0_S2-->L528_T0_S2: Formula: (not v_forward_19)  InVars {}  OutVars{forward=v_forward_19}  AuxVars[]  AssignedVars[forward] 2926#L528_T0_S2 [1672] L528_T0_S2-->L529_T0_S2: Formula: (= v_standard_metadata.ingress_port_9 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 2927#L529_T0_S2 [2346] L529_T0_S2-->L530_T0_S2: Formula: (= v_standard_metadata.egress_spec_15 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_15}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 3559#L530_T0_S2 [2241] L530_T0_S2-->L531_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_15)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_15}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 3232#L531_T0_S2 [1864] L531_T0_S2-->L532_T0_S2: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 3233#L532_T0_S2 [2255] L532_T0_S2-->L533_T0_S2: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 2852#L533_T0_S2 [1641] L533_T0_S2-->L534_T0_S2: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 2853#L534_T0_S2 [2283] L534_T0_S2-->L535_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 3394#L535_T0_S2 [2005] L535_T0_S2-->L536_T0_S2: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 3184#L536_T0_S2 [1825] L536_T0_S2-->L537_T0_S2: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 3185#L537_T0_S2 [2399] L537_T0_S2-->L538_T0_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 3586#L538_T0_S2 [2295] L538_T0_S2-->L539_T0_S2: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 2949#L539_T0_S2 [1684] L539_T0_S2-->L540_T0_S2: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 2950#L540_T0_S2 [1820] L540_T0_S2-->L541_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 3177#L541_T0_S2 [1846] L541_T0_S2-->L542_T0_S2: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 3212#L542_T0_S2 [1887] L542_T0_S2-->L543_T0_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 3263#L543_T0_S2 [1888] L543_T0_S2-->L544_T0_S2: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 3264#L544_T0_S2 [2072] L544_T0_S2-->L545_T0_S2: Formula: (= v_emit_49 (store v_emit_50 v_hdr.ethernet_4 false))  InVars {emit=v_emit_50, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_49, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 3453#L545_T0_S2 [2267] L545_T0_S2-->L546_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 3243#L546_T0_S2 [1873] L546_T0_S2-->L547_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 3244#L547_T0_S2 [2307] L547_T0_S2-->L548_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 3374#L548_T0_S2 [1985] L548_T0_S2-->L549_T0_S2: Formula: (and (<= 0 v_hdr.ethernet.etherType_15) (<= v_hdr.ethernet.etherType_15 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_15}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_15}  AuxVars[]  AssignedVars[] 3029#L549_T0_S2 [1725] L549_T0_S2-->L550_T0_S2: Formula: (not v_hdr.arp.valid_15)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_15}  AuxVars[]  AssignedVars[hdr.arp.valid] 3030#L550_T0_S2 [2289] L550_T0_S2-->L551_T0_S2: Formula: (= (store v_emit_20 v_hdr.arp_2 false) v_emit_19)  InVars {emit=v_emit_20, hdr.arp=v_hdr.arp_2}  OutVars{emit=v_emit_19, hdr.arp=v_hdr.arp_2}  AuxVars[]  AssignedVars[emit] 2831#L551_T0_S2 [1631] L551_T0_S2-->L552_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_12}  AuxVars[]  AssignedVars[hdr.arp.hrd] 2832#L552_T0_S2 [2470] L552_T0_S2-->L553_T0_S2: Formula: (and (<= 0 v_hdr.arp.hrd_14) (<= v_hdr.arp.hrd_14 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_14}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_14}  AuxVars[]  AssignedVars[] 3327#L553_T0_S2 [1943] L553_T0_S2-->L554_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_10}  AuxVars[]  AssignedVars[hdr.arp.pro] 3271#L554_T0_S2 [1893] L554_T0_S2-->L555_T0_S2: Formula: (and (<= v_hdr.arp.pro_11 65536) (<= 0 v_hdr.arp.pro_11))  InVars {hdr.arp.pro=v_hdr.arp.pro_11}  OutVars{hdr.arp.pro=v_hdr.arp.pro_11}  AuxVars[]  AssignedVars[] 3272#L555_T0_S2 [1916] L555_T0_S2-->L556_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_9}  AuxVars[]  AssignedVars[hdr.arp.hln] 3296#L556_T0_S2 [2018] L556_T0_S2-->L557_T0_S2: Formula: (and (<= v_hdr.arp.hln_10 256) (<= 0 v_hdr.arp.hln_10))  InVars {hdr.arp.hln=v_hdr.arp.hln_10}  OutVars{hdr.arp.hln=v_hdr.arp.hln_10}  AuxVars[]  AssignedVars[] 3406#L557_T0_S2 [2240] L557_T0_S2-->L558_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_10}  AuxVars[]  AssignedVars[hdr.arp.pln] 3274#L558_T0_S2 [1895] L558_T0_S2-->L559_T0_S2: Formula: (and (<= 0 v_hdr.arp.pln_13) (<= v_hdr.arp.pln_13 256))  InVars {hdr.arp.pln=v_hdr.arp.pln_13}  OutVars{hdr.arp.pln=v_hdr.arp.pln_13}  AuxVars[]  AssignedVars[] 3275#L559_T0_S2 [2440] L559_T0_S2-->L560_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_9}  AuxVars[]  AssignedVars[hdr.arp.op] 3377#L560_T0_S2 [1989] L560_T0_S2-->L561_T0_S2: Formula: (and (<= 0 v_hdr.arp.op_10) (<= v_hdr.arp.op_10 65536))  InVars {hdr.arp.op=v_hdr.arp.op_10}  OutVars{hdr.arp.op=v_hdr.arp.op_10}  AuxVars[]  AssignedVars[] 3378#L561_T0_S2 [2213] L561_T0_S2-->L562_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_10}  AuxVars[]  AssignedVars[hdr.arp.sha] 3401#L562_T0_S2 [2011] L562_T0_S2-->L563_T0_S2: Formula: (and (<= 0 v_hdr.arp.sha_9) (<= v_hdr.arp.sha_9 281474976710656))  InVars {hdr.arp.sha=v_hdr.arp.sha_9}  OutVars{hdr.arp.sha=v_hdr.arp.sha_9}  AuxVars[]  AssignedVars[] 2748#L563_T0_S2 [1595] L563_T0_S2-->L564_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_12}  AuxVars[]  AssignedVars[hdr.arp.spa] 2749#L564_T0_S2 [2494] L564_T0_S2-->L565_T0_S2: Formula: (and (<= v_hdr.arp.spa_11 4294967296) (<= 0 v_hdr.arp.spa_11))  InVars {hdr.arp.spa=v_hdr.arp.spa_11}  OutVars{hdr.arp.spa=v_hdr.arp.spa_11}  AuxVars[]  AssignedVars[] 3583#L565_T0_S2 [2285] L565_T0_S2-->L566_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_14}  AuxVars[]  AssignedVars[hdr.arp.tha] 3532#L566_T0_S2 [2178] L566_T0_S2-->L567_T0_S2: Formula: (and (<= 0 v_hdr.arp.tha_13) (<= v_hdr.arp.tha_13 281474976710656))  InVars {hdr.arp.tha=v_hdr.arp.tha_13}  OutVars{hdr.arp.tha=v_hdr.arp.tha_13}  AuxVars[]  AssignedVars[] 3494#L567_T0_S2 [2126] L567_T0_S2-->L568_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_9}  AuxVars[]  AssignedVars[hdr.arp.tpa] 3371#L568_T0_S2 [1981] L568_T0_S2-->L569_T0_S2: Formula: (and (<= 0 v_hdr.arp.tpa_10) (<= v_hdr.arp.tpa_10 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_10}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_10}  AuxVars[]  AssignedVars[] 3172#L569_T0_S2 [1819] L569_T0_S2-->L570_T0_S2: Formula: (not v_hdr.ipv4.valid_19)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_19}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 3173#L570_T0_S2 [2375] L570_T0_S2-->L571_T0_S2: Formula: (= (store v_emit_26 v_hdr.ipv4_2 false) v_emit_25)  InVars {hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_26}  OutVars{hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_25}  AuxVars[]  AssignedVars[emit] 3437#L571_T0_S2 [2059] L571_T0_S2-->L572_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[hdr.ipv4.version] 3438#L572_T0_S2 [2336] L572_T0_S2-->L573_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.version_9) (<= v_hdr.ipv4.version_9 16))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_9}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_9}  AuxVars[]  AssignedVars[] 2786#L573_T0_S2 [1610] L573_T0_S2-->L574_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_14}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 2787#L574_T0_S2 [2418] L574_T0_S2-->L575_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.ihl_13) (<= v_hdr.ipv4.ihl_13 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_13}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_13}  AuxVars[]  AssignedVars[] 3443#L575_T0_S2 [2063] L575_T0_S2-->L576_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_13}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 3006#L576_T0_S2 [1715] L576_T0_S2-->L577_T0_S2: Formula: (and (<= v_hdr.ipv4.diffserv_14 256) (<= 0 v_hdr.ipv4.diffserv_14))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  AuxVars[]  AssignedVars[] 3007#L577_T0_S2 [2419] L577_T0_S2-->L578_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_14}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 3386#L578_T0_S2 [1996] L578_T0_S2-->L579_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.totalLen_9) (<= v_hdr.ipv4.totalLen_9 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  AuxVars[]  AssignedVars[] 3282#L579_T0_S2 [1904] L579_T0_S2-->L580_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_13}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 3033#L580_T0_S2 [1729] L580_T0_S2-->L581_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.identification_10) (<= v_hdr.ipv4.identification_10 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_10}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_10}  AuxVars[]  AssignedVars[] 3034#L581_T0_S2 [1959] L581_T0_S2-->L582_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_9}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 3347#L582_T0_S2 [2260] L582_T0_S2-->L583_T0_S2: Formula: (and (<= v_hdr.ipv4.flags_13 8) (<= 0 v_hdr.ipv4.flags_13))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_13}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_13}  AuxVars[]  AssignedVars[] 3392#L583_T0_S2 [2004] L583_T0_S2-->L584_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_14}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 3393#L584_T0_S2 [2029] L584_T0_S2-->L585_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.fragOffset_9) (<= v_hdr.ipv4.fragOffset_9 8192))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_9}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_9}  AuxVars[]  AssignedVars[] 3388#L585_T0_S2 [1998] L585_T0_S2-->L586_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 2885#L586_T0_S2 [1653] L586_T0_S2-->L587_T0_S2: Formula: (and (<= v_hdr.ipv4.ttl_13 256) (<= 0 v_hdr.ipv4.ttl_13))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_13}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_13}  AuxVars[]  AssignedVars[] 2886#L587_T0_S2 [2363] L587_T0_S2-->L588_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 3254#L588_T0_S2 [1880] L588_T0_S2-->L589_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.protocol_14) (<= v_hdr.ipv4.protocol_14 256))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  AuxVars[]  AssignedVars[] 3255#L589_T0_S2 [2476] L589_T0_S2-->L590_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_14}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 3612#L590_T0_S2 [2382] L590_T0_S2-->L591_T0_S2: Formula: (and (<= v_hdr.ipv4.hdrChecksum_13 65536) (<= 0 v_hdr.ipv4.hdrChecksum_13))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_13}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_13}  AuxVars[]  AssignedVars[] 3554#L591_T0_S2 [2226] L591_T0_S2-->L592_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 3555#L592_T0_S2 [2279] L592_T0_S2-->L593_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 2728#L593_T0_S2 [1586] L593_T0_S2-->L594_T0_S2: Formula: (not v_hdr.icmp.valid_19)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_19}  AuxVars[]  AssignedVars[hdr.icmp.valid] 2729#L594_T0_S2 [2322] L594_T0_S2-->L595_T0_S2: Formula: (= v_emit_27 (store v_emit_28 v_hdr.icmp_2 false))  InVars {emit=v_emit_28, hdr.icmp=v_hdr.icmp_2}  OutVars{emit=v_emit_27, hdr.icmp=v_hdr.icmp_2}  AuxVars[]  AssignedVars[emit] 3570#L595_T0_S2 [2268] L595_T0_S2-->L596_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_13}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 3571#L596_T0_S2 [2400] L596_T0_S2-->L597_T0_S2: Formula: (and (<= v_hdr.icmp.icmpType_12 256) (<= 0 v_hdr.icmp.icmpType_12))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_12}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_12}  AuxVars[]  AssignedVars[] 3561#L597_T0_S2 [2254] L597_T0_S2-->L598_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_11}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 2960#L598_T0_S2 [1690] L598_T0_S2-->L599_T0_S2: Formula: (and (<= v_hdr.icmp.icmpCode_9 256) (<= 0 v_hdr.icmp.icmpCode_9))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  AuxVars[]  AssignedVars[] 2961#L599_T0_S2 [1894] L599_T0_S2-->L600_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_9}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 3273#L600_T0_S2 [2474] L600_T0_S2-->L601_T0_S2: Formula: (and (<= v_hdr.icmp.hdrChecksum_14 65536) (<= 0 v_hdr.icmp.hdrChecksum_14))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_14}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_14}  AuxVars[]  AssignedVars[] 3516#L601_T0_S2 [2158] L601_T0_S2-->L602_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_12}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 3517#L602_T0_S2 [2316] L602_T0_S2-->L603_T0_S2: Formula: (and (<= v_hdr.icmp.identifier_11 65536) (<= 0 v_hdr.icmp.identifier_11))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_11}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_11}  AuxVars[]  AssignedVars[] 3341#L603_T0_S2 [1956] L603_T0_S2-->L604_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_9}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 3342#L604_T0_S2 [2101] L604_T0_S2-->L605_T0_S2: Formula: (and (<= 0 v_hdr.icmp.seqNumber_13) (<= v_hdr.icmp.seqNumber_13 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_13}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_13}  AuxVars[]  AssignedVars[] 3473#L605_T0_S2 [2258] L605_T0_S2-->L606_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_12}  AuxVars[]  AssignedVars[hdr.icmp.payload] 3125#L606_T0_S2 [1782] L606_T0_S2-->L607_T0_S2: Formula: (and (<= v_hdr.icmp.payload_13 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.icmp.payload_13))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_13}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_13}  AuxVars[]  AssignedVars[] 3126#L607_T0_S2 [1869] L607_T0_S2-->L608_T0_S2: Formula: (not v_hdr.udp.valid_17)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_17}  AuxVars[]  AssignedVars[hdr.udp.valid] 3239#L608_T0_S2 [1871] L608_T0_S2-->L609_T0_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.udp_2 false))  InVars {hdr.udp=v_hdr.udp_2, emit=v_emit_22}  OutVars{hdr.udp=v_hdr.udp_2, emit=v_emit_21}  AuxVars[]  AssignedVars[emit] 3241#L609_T0_S2 [2297] L609_T0_S2-->L610_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_9}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 3580#L610_T0_S2 [2277] L610_T0_S2-->L611_T0_S2: Formula: (and (<= v_hdr.udp.srcPort_10 65536) (<= 0 v_hdr.udp.srcPort_10))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_10}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_10}  AuxVars[]  AssignedVars[] 3285#L611_T0_S2 [1907] L611_T0_S2-->L612_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_23}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 3286#L612_T0_S2 [2402] L612_T0_S2-->L613_T0_S2: Formula: (and (<= v_hdr.udp.dstPort_21 65536) (<= 0 v_hdr.udp.dstPort_21))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_21}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_21}  AuxVars[]  AssignedVars[] 2900#L613_T0_S2 [1658] L613_T0_S2-->L614_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__9}  AuxVars[]  AssignedVars[hdr.udp.length_] 2901#L614_T0_S2 [1817] L614_T0_S2-->L615_T0_S2: Formula: (and (<= 0 v_hdr.udp.length__12) (<= v_hdr.udp.length__12 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__12}  OutVars{hdr.udp.length_=v_hdr.udp.length__12}  AuxVars[]  AssignedVars[] 3169#L615_T0_S2 [2122] L615_T0_S2-->L616_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_13}  AuxVars[]  AssignedVars[hdr.udp.checksum] 3042#L616_T0_S2 [1736] L616_T0_S2-->L617_T0_S2: Formula: (and (<= v_hdr.udp.checksum_14 65536) (<= 0 v_hdr.udp.checksum_14))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_14}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_14}  AuxVars[]  AssignedVars[] 3043#L617_T0_S2 [1845] L617_T0_S2-->L618_T0_S2: Formula: (not v_hdr.paxos.valid_21)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_21}  AuxVars[]  AssignedVars[hdr.paxos.valid] 3209#L618_T0_S2 [2318] L618_T0_S2-->L619_T0_S2: Formula: (= v_emit_35 (store v_emit_36 v_hdr.paxos_2 false))  InVars {emit=v_emit_36, hdr.paxos=v_hdr.paxos_2}  OutVars{emit=v_emit_35, hdr.paxos=v_hdr.paxos_2}  AuxVars[]  AssignedVars[emit] 2971#L619_T0_S2 [1694] L619_T0_S2-->L620_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_13}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 2972#L620_T0_S2 [2003] L620_T0_S2-->L621_T0_S2: Formula: (and (<= 0 v_hdr.paxos.msgtype_14) (<= v_hdr.paxos.msgtype_14 65536))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_14}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_14}  AuxVars[]  AssignedVars[] 3316#L621_T0_S2 [1934] L621_T0_S2-->L622_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_25}  AuxVars[]  AssignedVars[hdr.paxos.inst] 3293#L622_T0_S2 [1914] L622_T0_S2-->L623_T0_S2: Formula: (and (<= 0 v_hdr.paxos.inst_27) (<= v_hdr.paxos.inst_27 4294967296))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_27}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_27}  AuxVars[]  AssignedVars[] 3200#L623_T0_S2 [1839] L623_T0_S2-->L624_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_22}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 3201#L624_T0_S2 [2377] L624_T0_S2-->L625_T0_S2: Formula: (and (<= 0 v_hdr.paxos.rnd_20) (<= v_hdr.paxos.rnd_20 65536))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_20}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_20}  AuxVars[]  AssignedVars[] 3323#L625_T0_S2 [1941] L625_T0_S2-->L626_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_9}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 3324#L626_T0_S2 [2249] L626_T0_S2-->L627_T0_S2: Formula: (and (<= 0 v_hdr.paxos.vrnd_11) (<= v_hdr.paxos.vrnd_11 65536))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_11}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_11}  AuxVars[]  AssignedVars[] 3526#L627_T0_S2 [2169] L627_T0_S2-->L628_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_13}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 3527#L628_T0_S2 [2231] L628_T0_S2-->L629_T0_S2: Formula: (and (<= 0 v_hdr.paxos.acptid_11) (<= v_hdr.paxos.acptid_11 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_11}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_11}  AuxVars[]  AssignedVars[] 3510#L629_T0_S2 [2150] L629_T0_S2-->L630_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 3094#L630_T0_S2 [1765] L630_T0_S2-->L631_T0_S2: Formula: (and (<= v_hdr.paxos.paxoslen_10 4294967296) (<= 0 v_hdr.paxos.paxoslen_10))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  AuxVars[]  AssignedVars[] 3088#L631_T0_S2 [1761] L631_T0_S2-->L632_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_15}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 3089#L632_T0_S2 [2082] L632_T0_S2-->L633_T0_S2: Formula: (and (<= v_hdr.paxos.paxosval_14 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.paxos.paxosval_14))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_14}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_14}  AuxVars[]  AssignedVars[] 3461#L633_T0_S2 [2144] L633_T0_S2-->L634_T0_S2: Formula: (= 0 v_meta.paxos_metadata.round_17)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_17}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 3074#L634_T0_S2 [1754] L634_T0_S2-->L635_T0_S2: Formula: (= v_meta.paxos_metadata.set_drop_15 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_15}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 2743#L635_T0_S2 [1594] L635_T0_S2-->L636_T0_S2: Formula: (= v_meta.paxos_metadata.ack_count_10 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_10}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 2744#L636_T0_S2 [2140] L636_T0_S2-->L637_T0_S2: Formula: (= v_meta.paxos_metadata.ack_acceptors_26 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_26}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 3228#L637_T0_S2 [1862] L637_T0_S2-->L638_T0_S2: Formula: true  InVars {}  OutVars{learner_tbl_0.action_run=v_learner_tbl_0.action_run_12}  AuxVars[]  AssignedVars[learner_tbl_0.action_run] 3032#L638_T0_S2 [1728] L638_T0_S2-->L639_T0_S2: Formula: true  InVars {}  OutVars{reset_consensus_instance_0.action_run=v_reset_consensus_instance_0.action_run_10}  AuxVars[]  AssignedVars[reset_consensus_instance_0.action_run] 2725#L639_T0_S2 [1585] L639_T0_S2-->L640_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 2727#L640_T0_S2 [1938] L640_T0_S2-->L641_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.learnerPort=v_transport_tbl_0.forward.learnerPort_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.learnerPort] 3320#L641_T0_S2 [2125] L641_T0_S2-->L642_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_14}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 3493#L642_T0_S2 [2386] L642_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_12}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 3614#havocProcedureFINAL_T0_S2 [2462] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3590#havocProcedureEXIT_T0_S2 >[2575] havocProcedureEXIT_T0_S2-->L678-D97: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3591#L678-D97 [2319] L678-D97-->L678_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2775#L678_T0_S2 [2491] L678_T0_S2-->L678_T0_S2-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2774#L678_T0_S2-D4 [1606] L678_T0_S2-D4-->_parser_TopParserENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2776#_parser_TopParserENTRY_T0_S2 [1913] _parser_TopParserENTRY_T0_S2-->_parser_TopParserENTRY_T0_S2-D79: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3269#_parser_TopParserENTRY_T0_S2-D79 [1892] _parser_TopParserENTRY_T0_S2-D79-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3270#startENTRY_T0_S2 [2069] startENTRY_T0_S2-->L808_T0_S2: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 3450#L808_T0_S2 [2493] L808_T0_S2-->L811_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_26 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 3419#L811_T0_S2 [2038] L811_T0_S2-->L812_T0_S2: Formula: (= v_hdr.ethernet.etherType_27 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 2935#L812_T0_S2 [2196] L812_T0_S2-->L812_T0_S2-D85: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3304#L812_T0_S2-D85 [1922] L812_T0_S2-D85-->parse_ipv4ENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3305#parse_ipv4ENTRY_T0_S2 [2143] parse_ipv4ENTRY_T0_S2-->L724_T0_S2: Formula: v_hdr.ipv4.valid_31  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_31}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 3506#L724_T0_S2 [2447] L724_T0_S2-->L727_T0_S2: Formula: (not (= v_hdr.ipv4.protocol_20 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  AuxVars[]  AssignedVars[] 3334#L727_T0_S2 [1950] L727_T0_S2-->L727-1_T0_S2: Formula: (not (= v_hdr.ipv4.protocol_22 17))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_22}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_22}  AuxVars[]  AssignedVars[] 2934#L727-1_T0_S2 [1678] L727-1_T0_S2-->parse_ipv4EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2936#parse_ipv4EXIT_T0_S2 >[2726] parse_ipv4EXIT_T0_S2-->L811-1-D142: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3310#L811-1-D142 [1927] L811-1-D142-->L811-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3311#L811-1_T0_S2 [2001] L811-1_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3363#startEXIT_T0_S2 >[2643] startEXIT_T0_S2-->_parser_TopParserFINAL-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3364#_parser_TopParserFINAL-D121 [2330] _parser_TopParserFINAL-D121-->_parser_TopParserFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3497#_parser_TopParserFINAL_T0_S2 [2130] _parser_TopParserFINAL_T0_S2-->_parser_TopParserEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3382#_parser_TopParserEXIT_T0_S2 >[2686] _parser_TopParserEXIT_T0_S2-->L679-D148: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3383#L679-D148 [2378] L679-D148-->L679_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3522#L679_T0_S2 [2204] L679_T0_S2-->L679_T0_S2-D88: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3521#L679_T0_S2-D88 [2164] L679_T0_S2-D88-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3523#verifyChecksumFINAL_T0_S2 [2225] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3552#verifyChecksumEXIT_T0_S2 >[2601] verifyChecksumEXIT_T0_S2-->L680-D154: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3611#L680-D154 [2369] L680-D154-->L680_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2781#L680_T0_S2 [2436] L680_T0_S2-->L680_T0_S2-D55: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3534#L680_T0_S2-D55 [2184] L680_T0_S2-D55-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3139#ingressENTRY_T0_S2 [1794] ingressENTRY_T0_S2-->L650_T0_S2: Formula: v_hdr.ipv4.valid_24  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_24}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_24}  AuxVars[]  AssignedVars[] 3140#L650_T0_S2 [1809] L650_T0_S2-->L649_T0_S2: Formula: (not v_hdr.paxos.valid_25)  InVars {hdr.paxos.valid=v_hdr.paxos.valid_25}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_25}  AuxVars[]  AssignedVars[] 2780#L649_T0_S2 [1608] L649_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2782#ingressEXIT_T0_S2 >[2637] ingressEXIT_T0_S2-->L681-D145: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3396#L681-D145 [2253] L681-D145-->L681_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2750#L681_T0_S2 [1596] L681_T0_S2-->L681_T0_S2-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2752#L681_T0_S2-D1 [2007] L681_T0_S2-D1-->egressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2870#egressENTRY_T0_S2 [2239] egressENTRY_T0_S2-->egressENTRY_T0_S2-D73: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3259#egressENTRY_T0_S2-D73 [1883] egressENTRY_T0_S2-D73-->place_holder_table_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3227#place_holder_table_0.applyENTRY_T0_S2 [1858] place_holder_table_0.applyENTRY_T0_S2-->L753_T0_S2: Formula: (not (= v_place_holder_table_0.action_run_16 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_16}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_16}  AuxVars[]  AssignedVars[] 3057#L753_T0_S2 [1744] L753_T0_S2-->place_holder_table_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2869#place_holder_table_0.applyEXIT_T0_S2 >[2501] place_holder_table_0.applyEXIT_T0_S2-->egressFINAL-D109: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2871#egressFINAL-D109 [2027] egressFINAL-D109-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2768#egressFINAL_T0_S2 [1603] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2769#egressEXIT_T0_S2 >[2678] egressEXIT_T0_S2-->L682-D187: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3092#L682-D187 [1764] L682-D187-->L682_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3093#L682_T0_S2 [2056] L682_T0_S2-->L682_T0_S2-D28: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3141#L682_T0_S2-D28 [1796] L682_T0_S2-D28-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3142#computeChecksumFINAL_T0_S2 [2009] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3399#computeChecksumEXIT_T0_S2 >[2737] computeChecksumEXIT_T0_S2-->L683-D118: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3196#L683-D118 [1837] L683-D118-->L683_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3197#L683_T0_S2 [2384] L683_T0_S2-->L684-1_T0_S2: Formula: v_forward_21  InVars {forward=v_forward_21}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[] 2957#L684-1_T0_S2 [1939] L684-1_T0_S2-->L688_T0_S2: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_32 3))) (or (and (not v__p4ltl_0_7) (not .cse0)) (and v__p4ltl_0_7 .cse0)))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_32}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_32, _p4ltl_0=v__p4ltl_0_7}  AuxVars[]  AssignedVars[_p4ltl_0] 3321#L688_T0_S2 [2189] L688_T0_S2-->L689_T0_S2: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_35 5))) (or (and v__p4ltl_1_7 .cse0) (and (not .cse0) (not v__p4ltl_1_7))))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_35}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_35, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[_p4ltl_1] 3414#L689_T0_S2 [2025] L689_T0_S2-->L690_T0_S2: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_30 6))) (or (and v__p4ltl_2_6 .cse0) (and (not .cse0) (not v__p4ltl_2_6))))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_30}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_30}  AuxVars[]  AssignedVars[_p4ltl_2] 2795#L690_T0_S2 [1615] L690_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v__p4ltl_free_a_2 v_hdr.paxos.inst_30))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_30, _p4ltl_free_a=v__p4ltl_free_a_2}  OutVars{_p4ltl_3=v__p4ltl_3_6, hdr.paxos.inst=v_hdr.paxos.inst_30, _p4ltl_free_a=v__p4ltl_free_a_2}  AuxVars[]  AssignedVars[_p4ltl_3] 2796#mainFINAL_T0_S2 [1781] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3124#mainEXIT_T0_S2 >[2785] mainEXIT_T0_S2-->L696-1-D130: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3245#L696-1-D130 [1875] L696-1-D130-->L696-1_accept_S5: Formula: (and (not v__p4ltl_2_10) v__p4ltl_3_10 (not v_drop_32) (not v__p4ltl_0_10) v_hdr.ipv4.valid_30 (not v__p4ltl_1_10) v_hdr.paxos.valid_34)  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_10, _p4ltl_1=v__p4ltl_1_10, hdr.ipv4.valid=v_hdr.ipv4.valid_30, drop=v_drop_32, hdr.paxos.valid=v_hdr.paxos.valid_34}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_10, _p4ltl_1=v__p4ltl_1_10, hdr.ipv4.valid=v_hdr.ipv4.valid_30, drop=v_drop_32, hdr.paxos.valid=v_hdr.paxos.valid_34}  AuxVars[]  AssignedVars[] 3247#L696-1_accept_S5 
[2023-01-16 06:40:03,973 INFO  L754   eck$LassoCheckResult]: Loop: 3247#L696-1_accept_S5 [2426] L696-1_accept_S5-->L696_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2911#L696_accept_S5 [2396] L696_accept_S5-->L696_accept_S5-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3613#L696_accept_S5-D42 [2385] L696_accept_S5-D42-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2731#mainENTRY_accept_S5 [2224] mainENTRY_accept_S5-->mainENTRY_accept_S5-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3157#mainENTRY_accept_S5-D54 [1805] mainENTRY_accept_S5-D54-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3158#havocProcedureENTRY_accept_S5 [1843] havocProcedureENTRY_accept_S5-->L527_accept_S5: Formula: (not v_drop_25)  InVars {}  OutVars{drop=v_drop_25}  AuxVars[]  AssignedVars[drop] 3207#L527_accept_S5 [2424] L527_accept_S5-->L528_accept_S5: Formula: (not v_forward_17)  InVars {}  OutVars{forward=v_forward_17}  AuxVars[]  AssignedVars[forward] 3596#L528_accept_S5 [2327] L528_accept_S5-->L529_accept_S5: Formula: (= v_standard_metadata.ingress_port_8 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_8}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 3024#L529_accept_S5 [1723] L529_accept_S5-->L530_accept_S5: Formula: (= v_standard_metadata.egress_spec_16 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_16}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 3025#L530_accept_S5 [1903] L530_accept_S5-->L531_accept_S5: Formula: (= 0 v_standard_metadata.egress_port_17)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_17}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 2946#L531_accept_S5 [1681] L531_accept_S5-->L532_accept_S5: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 2947#L532_accept_S5 [2271] L532_accept_S5-->L533_accept_S5: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 3170#L533_accept_S5 [1816] L533_accept_S5-->L534_accept_S5: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 3151#L534_accept_S5 [1802] L534_accept_S5-->L535_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 3152#L535_accept_S5 [2298] L535_accept_S5-->L536_accept_S5: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 3120#L536_accept_S5 [1780] L536_accept_S5-->L537_accept_S5: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 3121#L537_accept_S5 [1870] L537_accept_S5-->L538_accept_S5: Formula: (= v_standard_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 2905#L538_accept_S5 [1661] L538_accept_S5-->L539_accept_S5: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 2906#L539_accept_S5 [1757] L539_accept_S5-->L540_accept_S5: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 3079#L540_accept_S5 [2466] L540_accept_S5-->L541_accept_S5: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 3480#L541_accept_S5 [2110] L541_accept_S5-->L542_accept_S5: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 3481#L542_accept_S5 [2251] L542_accept_S5-->L543_accept_S5: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 3113#L543_accept_S5 [1775] L543_accept_S5-->L544_accept_S5: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 3114#L544_accept_S5 [2155] L544_accept_S5-->L545_accept_S5: Formula: (= v_emit_23 (store v_emit_24 v_hdr.ethernet_2 false))  InVars {emit=v_emit_24, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_23, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 3408#L545_accept_S5 [2020] L545_accept_S5-->L546_accept_S5: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 2867#L546_accept_S5 [1645] L546_accept_S5-->L547_accept_S5: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 2868#L547_accept_S5 [1929] L547_accept_S5-->L548_accept_S5: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 2829#L548_accept_S5 [1632] L548_accept_S5-->L549_accept_S5: Formula: (and (<= v_hdr.ethernet.etherType_18 65536) (<= 0 v_hdr.ethernet.etherType_18))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  AuxVars[]  AssignedVars[] 2830#L549_accept_S5 [2345] L549_accept_S5-->L550_accept_S5: Formula: (not v_hdr.arp.valid_17)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_17}  AuxVars[]  AssignedVars[hdr.arp.valid] 2757#L550_accept_S5 [1599] L550_accept_S5-->L551_accept_S5: Formula: (= v_emit_45 (store v_emit_46 v_hdr.arp_4 false))  InVars {emit=v_emit_46, hdr.arp=v_hdr.arp_4}  OutVars{emit=v_emit_45, hdr.arp=v_hdr.arp_4}  AuxVars[]  AssignedVars[emit] 2758#L551_accept_S5 [2041] L551_accept_S5-->L552_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_10}  AuxVars[]  AssignedVars[hdr.arp.hrd] 3422#L552_accept_S5 [2215] L552_accept_S5-->L553_accept_S5: Formula: (and (<= 0 v_hdr.arp.hrd_11) (<= v_hdr.arp.hrd_11 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_11}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_11}  AuxVars[]  AssignedVars[] 3104#L553_accept_S5 [1771] L553_accept_S5-->L554_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_14}  AuxVars[]  AssignedVars[hdr.arp.pro] 3105#L554_accept_S5 [2248] L554_accept_S5-->L555_accept_S5: Formula: (and (<= v_hdr.arp.pro_13 65536) (<= 0 v_hdr.arp.pro_13))  InVars {hdr.arp.pro=v_hdr.arp.pro_13}  OutVars{hdr.arp.pro=v_hdr.arp.pro_13}  AuxVars[]  AssignedVars[] 2928#L555_accept_S5 [1674] L555_accept_S5-->L556_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_12}  AuxVars[]  AssignedVars[hdr.arp.hln] 2929#L556_accept_S5 [1691] L556_accept_S5-->L557_accept_S5: Formula: (and (<= 0 v_hdr.arp.hln_11) (<= v_hdr.arp.hln_11 256))  InVars {hdr.arp.hln=v_hdr.arp.hln_11}  OutVars{hdr.arp.hln=v_hdr.arp.hln_11}  AuxVars[]  AssignedVars[] 2962#L557_accept_S5 [2441] L557_accept_S5-->L558_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_12}  AuxVars[]  AssignedVars[hdr.arp.pln] 2992#L558_accept_S5 [1705] L558_accept_S5-->L559_accept_S5: Formula: (and (<= v_hdr.arp.pln_9 256) (<= 0 v_hdr.arp.pln_9))  InVars {hdr.arp.pln=v_hdr.arp.pln_9}  OutVars{hdr.arp.pln=v_hdr.arp.pln_9}  AuxVars[]  AssignedVars[] 2993#L559_accept_S5 [2362] L559_accept_S5-->L560_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_11}  AuxVars[]  AssignedVars[hdr.arp.op] 3584#L560_accept_S5 [2288] L560_accept_S5-->L561_accept_S5: Formula: (and (<= v_hdr.arp.op_13 65536) (<= 0 v_hdr.arp.op_13))  InVars {hdr.arp.op=v_hdr.arp.op_13}  OutVars{hdr.arp.op=v_hdr.arp.op_13}  AuxVars[]  AssignedVars[] 2963#L561_accept_S5 [1692] L561_accept_S5-->L562_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_11}  AuxVars[]  AssignedVars[hdr.arp.sha] 2964#L562_accept_S5 [2127] L562_accept_S5-->L563_accept_S5: Formula: (and (<= v_hdr.arp.sha_13 281474976710656) (<= 0 v_hdr.arp.sha_13))  InVars {hdr.arp.sha=v_hdr.arp.sha_13}  OutVars{hdr.arp.sha=v_hdr.arp.sha_13}  AuxVars[]  AssignedVars[] 3402#L563_accept_S5 [2013] L563_accept_S5-->L564_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_10}  AuxVars[]  AssignedVars[hdr.arp.spa] 3403#L564_accept_S5 [2357] L564_accept_S5-->L565_accept_S5: Formula: (and (<= 0 v_hdr.arp.spa_9) (<= v_hdr.arp.spa_9 4294967296))  InVars {hdr.arp.spa=v_hdr.arp.spa_9}  OutVars{hdr.arp.spa=v_hdr.arp.spa_9}  AuxVars[]  AssignedVars[] 3606#L565_accept_S5 [2490] L565_accept_S5-->L566_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_11}  AuxVars[]  AssignedVars[hdr.arp.tha] 3219#L566_accept_S5 [1853] L566_accept_S5-->L567_accept_S5: Formula: (and (<= v_hdr.arp.tha_10 281474976710656) (<= 0 v_hdr.arp.tha_10))  InVars {hdr.arp.tha=v_hdr.arp.tha_10}  OutVars{hdr.arp.tha=v_hdr.arp.tha_10}  AuxVars[]  AssignedVars[] 3204#L567_accept_S5 [1841] L567_accept_S5-->L568_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_14}  AuxVars[]  AssignedVars[hdr.arp.tpa] 3205#L568_accept_S5 [2022] L568_accept_S5-->L569_accept_S5: Formula: (and (<= v_hdr.arp.tpa_13 4294967296) (<= 0 v_hdr.arp.tpa_13))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_13}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_13}  AuxVars[]  AssignedVars[] 3410#L569_accept_S5 [2448] L569_accept_S5-->L570_accept_S5: Formula: (not v_hdr.ipv4.valid_18)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_18}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 2835#L570_accept_S5 [1634] L570_accept_S5-->L571_accept_S5: Formula: (= v_emit_47 (store v_emit_48 v_hdr.ipv4_4 false))  InVars {hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_48}  OutVars{hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_47}  AuxVars[]  AssignedVars[emit] 2836#L571_accept_S5 [1994] L571_accept_S5-->L572_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_14}  AuxVars[]  AssignedVars[hdr.ipv4.version] 3384#L572_accept_S5 [2090] L572_accept_S5-->L573_accept_S5: Formula: (and (<= v_hdr.ipv4.version_12 16) (<= 0 v_hdr.ipv4.version_12))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_12}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_12}  AuxVars[]  AssignedVars[] 3467#L573_accept_S5 [2230] L573_accept_S5-->L574_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 3514#L574_accept_S5 [2153] L574_accept_S5-->L575_accept_S5: Formula: (and (<= v_hdr.ipv4.ihl_10 16) (<= 0 v_hdr.ipv4.ihl_10))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[] 2983#L575_accept_S5 [1702] L575_accept_S5-->L576_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 2883#L576_accept_S5 [1652] L576_accept_S5-->L577_accept_S5: Formula: (and (<= 0 v_hdr.ipv4.diffserv_12) (<= v_hdr.ipv4.diffserv_12 256))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  AuxVars[]  AssignedVars[] 2884#L577_accept_S5 [2247] L577_accept_S5-->L578_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_11}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 3411#L578_accept_S5 [2023] L578_accept_S5-->L579_accept_S5: Formula: (and (<= 0 v_hdr.ipv4.totalLen_13) (<= v_hdr.ipv4.totalLen_13 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  AuxVars[]  AssignedVars[] 3412#L579_accept_S5 [2467] L579_accept_S5-->L580_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 3578#L580_accept_S5 [2276] L580_accept_S5-->L581_accept_S5: Formula: (and (<= v_hdr.ipv4.identification_14 65536) (<= 0 v_hdr.ipv4.identification_14))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_14}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_14}  AuxVars[]  AssignedVars[] 3579#L581_accept_S5 [2408] L581_accept_S5-->L582_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_12}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 3003#L582_accept_S5 [1713] L582_accept_S5-->L583_accept_S5: Formula: (and (<= 0 v_hdr.ipv4.flags_10) (<= v_hdr.ipv4.flags_10 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_10}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_10}  AuxVars[]  AssignedVars[] 3004#L583_accept_S5 [2244] L583_accept_S5-->L584_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 3509#L584_accept_S5 [2149] L584_accept_S5-->L585_accept_S5: Formula: (and (<= 0 v_hdr.ipv4.fragOffset_13) (<= v_hdr.ipv4.fragOffset_13 8192))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_13}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_13}  AuxVars[]  AssignedVars[] 3236#L585_accept_S5 [1865] L585_accept_S5-->L586_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 3237#L586_accept_S5 [1952] L586_accept_S5-->L587_accept_S5: Formula: (and (<= 0 v_hdr.ipv4.ttl_12) (<= v_hdr.ipv4.ttl_12 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[] 3336#L587_accept_S5 [2401] L587_accept_S5-->L588_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 3379#L588_accept_S5 [1990] L588_accept_S5-->L589_accept_S5: Formula: (and (<= v_hdr.ipv4.protocol_17 256) (<= 0 v_hdr.ipv4.protocol_17))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  AuxVars[]  AssignedVars[] 3380#L589_accept_S5 [2479] L589_accept_S5-->L590_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 3528#L590_accept_S5 [2170] L590_accept_S5-->L591_accept_S5: Formula: (and (<= 0 v_hdr.ipv4.hdrChecksum_10) (<= v_hdr.ipv4.hdrChecksum_10 65536))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  AuxVars[]  AssignedVars[] 3529#L591_accept_S5 [2236] L591_accept_S5-->L592_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 3557#L592_accept_S5 [2438] L592_accept_S5-->L593_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 3607#L593_accept_S5 [2359] L593_accept_S5-->L594_accept_S5: Formula: (not v_hdr.icmp.valid_18)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_18}  AuxVars[]  AssignedVars[hdr.icmp.valid] 3048#L594_accept_S5 [1739] L594_accept_S5-->L595_accept_S5: Formula: (= v_emit_53 (store v_emit_54 v_hdr.icmp_4 false))  InVars {emit=v_emit_54, hdr.icmp=v_hdr.icmp_4}  OutVars{emit=v_emit_53, hdr.icmp=v_hdr.icmp_4}  AuxVars[]  AssignedVars[emit] 3049#L595_accept_S5 [2123] L595_accept_S5-->L596_accept_S5: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_10}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 3492#L596_accept_S5 [2128] L596_accept_S5-->L597_accept_S5: Formula: (and (<= 0 v_hdr.icmp.icmpType_11) (<= v_hdr.icmp.icmpType_11 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_11}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_11}  AuxVars[]  AssignedVars[] 3495#L597_accept_S5 [2309] L597_accept_S5-->L598_accept_S5: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_14}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 3546#L598_accept_S5 [2212] L598_accept_S5-->L599_accept_S5: Formula: (and (<= v_hdr.icmp.icmpCode_10 256) (<= 0 v_hdr.icmp.icmpCode_10))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  AuxVars[]  AssignedVars[] 3547#L599_accept_S5 [2242] L599_accept_S5-->L600_accept_S5: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_12}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 2741#L600_accept_S5 [1593] L600_accept_S5-->L601_accept_S5: Formula: (and (<= 0 v_hdr.icmp.hdrChecksum_11) (<= v_hdr.icmp.hdrChecksum_11 65536))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_11}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_11}  AuxVars[]  AssignedVars[] 2742#L601_accept_S5 [1604] L601_accept_S5-->L602_accept_S5: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_9}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 2770#L602_accept_S5 [2416] L602_accept_S5-->L603_accept_S5: Formula: (and (<= v_hdr.icmp.identifier_13 65536) (<= 0 v_hdr.icmp.identifier_13))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_13}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_13}  AuxVars[]  AssignedVars[] 3143#L603_accept_S5 [1797] L603_accept_S5-->L604_accept_S5: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 3144#L604_accept_S5 [1976] L604_accept_S5-->L605_accept_S5: Formula: (and (<= v_hdr.icmp.seqNumber_14 65536) (<= 0 v_hdr.icmp.seqNumber_14))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_14}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_14}  AuxVars[]  AssignedVars[] 3367#L605_accept_S5 [2163] L605_accept_S5-->L606_accept_S5: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_14}  AuxVars[]  AssignedVars[hdr.icmp.payload] 3520#L606_accept_S5 [2320] L606_accept_S5-->L607_accept_S5: Formula: (and (<= v_hdr.icmp.payload_11 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.icmp.payload_11))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_11}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_11}  AuxVars[]  AssignedVars[] 2965#L607_accept_S5 [1693] L607_accept_S5-->L608_accept_S5: Formula: (not v_hdr.udp.valid_19)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_19}  AuxVars[]  AssignedVars[hdr.udp.valid] 2916#L608_accept_S5 [1668] L608_accept_S5-->L609_accept_S5: Formula: (= v_emit_29 (store v_emit_30 v_hdr.udp_3 false))  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_30}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_29}  AuxVars[]  AssignedVars[emit] 2917#L609_accept_S5 [2292] L609_accept_S5-->L610_accept_S5: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_14}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 3368#L610_accept_S5 [1978] L610_accept_S5-->L611_accept_S5: Formula: (and (<= v_hdr.udp.srcPort_12 65536) (<= 0 v_hdr.udp.srcPort_12))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_12}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_12}  AuxVars[]  AssignedVars[] 3369#L611_accept_S5 [2099] L611_accept_S5-->L612_accept_S5: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_20}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 3471#L612_accept_S5 [2280] L612_accept_S5-->L613_accept_S5: Formula: (and (<= 0 v_hdr.udp.dstPort_19) (<= v_hdr.udp.dstPort_19 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_19}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_19}  AuxVars[]  AssignedVars[] 3572#L613_accept_S5 [2269] L613_accept_S5-->L614_accept_S5: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__13}  AuxVars[]  AssignedVars[hdr.udp.length_] 3550#L614_accept_S5 [2217] L614_accept_S5-->L615_accept_S5: Formula: (and (<= v_hdr.udp.length__10 65536) (<= 0 v_hdr.udp.length__10))  InVars {hdr.udp.length_=v_hdr.udp.length__10}  OutVars{hdr.udp.length_=v_hdr.udp.length__10}  AuxVars[]  AssignedVars[] 3418#L615_accept_S5 [2035] L615_accept_S5-->L616_accept_S5: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_10}  AuxVars[]  AssignedVars[hdr.udp.checksum] 3061#L616_accept_S5 [1747] L616_accept_S5-->L617_accept_S5: Formula: (and (<= 0 v_hdr.udp.checksum_11) (<= v_hdr.udp.checksum_11 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_11}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[] 3022#L617_accept_S5 [1722] L617_accept_S5-->L618_accept_S5: Formula: (not v_hdr.paxos.valid_22)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_22}  AuxVars[]  AssignedVars[hdr.paxos.valid] 3023#L618_accept_S5 [2065] L618_accept_S5-->L619_accept_S5: Formula: (= v_emit_39 (store v_emit_40 v_hdr.paxos_4 false))  InVars {emit=v_emit_40, hdr.paxos=v_hdr.paxos_4}  OutVars{emit=v_emit_39, hdr.paxos=v_hdr.paxos_4}  AuxVars[]  AssignedVars[emit] 3446#L619_accept_S5 [2173] L619_accept_S5-->L620_accept_S5: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_12}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 3530#L620_accept_S5 [2449] L620_accept_S5-->L621_accept_S5: Formula: (and (<= v_hdr.paxos.msgtype_9 65536) (<= 0 v_hdr.paxos.msgtype_9))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_9}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_9}  AuxVars[]  AssignedVars[] 3545#L621_accept_S5 [2208] L621_accept_S5-->L622_accept_S5: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_29}  AuxVars[]  AssignedVars[hdr.paxos.inst] 3478#L622_accept_S5 [2107] L622_accept_S5-->L623_accept_S5: Formula: (and (<= v_hdr.paxos.inst_24 4294967296) (<= 0 v_hdr.paxos.inst_24))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_24}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_24}  AuxVars[]  AssignedVars[] 3351#L623_accept_S5 [1964] L623_accept_S5-->L624_accept_S5: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_18}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 3171#L624_accept_S5 [1818] L624_accept_S5-->L625_accept_S5: Formula: (and (<= v_hdr.paxos.rnd_17 65536) (<= 0 v_hdr.paxos.rnd_17))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_17}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_17}  AuxVars[]  AssignedVars[] 3109#L625_accept_S5 [1774] L625_accept_S5-->L626_accept_S5: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_13}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 3110#L626_accept_S5 [1925] L626_accept_S5-->L627_accept_S5: Formula: (and (<= 0 v_hdr.paxos.vrnd_14) (<= v_hdr.paxos.vrnd_14 65536))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_14}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_14}  AuxVars[]  AssignedVars[] 2918#L627_accept_S5 [1669] L627_accept_S5-->L628_accept_S5: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_15}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 2859#L628_accept_S5 [1644] L628_accept_S5-->L629_accept_S5: Formula: (and (<= v_hdr.paxos.acptid_14 65536) (<= 0 v_hdr.paxos.acptid_14))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_14}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_14}  AuxVars[]  AssignedVars[] 2860#L629_accept_S5 [2341] L629_accept_S5-->L630_accept_S5: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_11}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 3488#L630_accept_S5 [2118] L630_accept_S5-->L631_accept_S5: Formula: (and (<= 0 v_hdr.paxos.paxoslen_13) (<= v_hdr.paxos.paxoslen_13 4294967296))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_13}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_13}  AuxVars[]  AssignedVars[] 3489#L631_accept_S5 [2291] L631_accept_S5-->L632_accept_S5: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_18}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 3543#L632_accept_S5 [2200] L632_accept_S5-->L633_accept_S5: Formula: (and (<= v_hdr.paxos.paxosval_17 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.paxos.paxosval_17))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_17}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_17}  AuxVars[]  AssignedVars[] 3502#L633_accept_S5 [2137] L633_accept_S5-->L634_accept_S5: Formula: (= 0 v_meta.paxos_metadata.round_18)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_18}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 3208#L634_accept_S5 [1844] L634_accept_S5-->L635_accept_S5: Formula: (= v_meta.paxos_metadata.set_drop_14 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_14}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 2793#L635_accept_S5 [1614] L635_accept_S5-->L636_accept_S5: Formula: (= v_meta.paxos_metadata.ack_count_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 2794#L636_accept_S5 [1945] L636_accept_S5-->L637_accept_S5: Formula: (= v_meta.paxos_metadata.ack_acceptors_28 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_28}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 3082#L637_accept_S5 [1759] L637_accept_S5-->L638_accept_S5: Formula: true  InVars {}  OutVars{learner_tbl_0.action_run=v_learner_tbl_0.action_run_11}  AuxVars[]  AssignedVars[learner_tbl_0.action_run] 3083#L638_accept_S5 [2220] L638_accept_S5-->L639_accept_S5: Formula: true  InVars {}  OutVars{reset_consensus_instance_0.action_run=v_reset_consensus_instance_0.action_run_11}  AuxVars[]  AssignedVars[reset_consensus_instance_0.action_run] 2730#L639_accept_S5 [1587] L639_accept_S5-->L640_accept_S5: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 2732#L640_accept_S5 [2373] L640_accept_S5-->L641_accept_S5: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.learnerPort=v_transport_tbl_0.forward.learnerPort_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.learnerPort] 2842#L641_accept_S5 [1637] L641_accept_S5-->L642_accept_S5: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_13}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 2843#L642_accept_S5 [2142] L642_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_10}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 3447#havocProcedureFINAL_accept_S5 [2066] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3448#havocProcedureEXIT_accept_S5 >[2563] havocProcedureEXIT_accept_S5-->L678-D99: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3474#L678-D99 [2381] L678-D99-->L678_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3046#L678_accept_S5 [2131] L678_accept_S5-->L678_accept_S5-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3160#L678_accept_S5-D6 [1807] L678_accept_S5-D6-->_parser_TopParserENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2737#_parser_TopParserENTRY_accept_S5 [1738] _parser_TopParserENTRY_accept_S5-->_parser_TopParserENTRY_accept_S5-D81: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3047#_parser_TopParserENTRY_accept_S5-D81 [2119] _parser_TopParserENTRY_accept_S5-D81-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3490#startENTRY_accept_S5 [2252] startENTRY_accept_S5-->L808_accept_S5: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 3560#L808_accept_S5 [2487] L808_accept_S5-->L811_accept_S5: Formula: (not (= v_hdr.ethernet.etherType_30 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 2736#L811_accept_S5 [1590] L811_accept_S5-->L812_accept_S5: Formula: (= v_hdr.ethernet.etherType_23 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  AuxVars[]  AssignedVars[] 2738#L812_accept_S5 [1896] L812_accept_S5-->L812_accept_S5-D87: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2899#L812_accept_S5-D87 [1657] L812_accept_S5-D87-->parse_ipv4ENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2825#parse_ipv4ENTRY_accept_S5 [1630] parse_ipv4ENTRY_accept_S5-->L724_accept_S5: Formula: v_hdr.ipv4.valid_33  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_33}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 2826#L724_accept_S5 [2282] L724_accept_S5-->L727_accept_S5: Formula: (not (= v_hdr.ipv4.protocol_30 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_30}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_30}  AuxVars[]  AssignedVars[] 2844#L727_accept_S5 [1639] L727_accept_S5-->L727-1_accept_S5: Formula: (not (= v_hdr.ipv4.protocol_28 17))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_28}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_28}  AuxVars[]  AssignedVars[] 2845#L727-1_accept_S5 [2109] L727-1_accept_S5-->parse_ipv4EXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3332#parse_ipv4EXIT_accept_S5 >[2623] parse_ipv4EXIT_accept_S5-->L811-1-D144: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3333#L811-1-D144 [2489] L811-1-D144-->L811-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3372#L811-1_accept_S5 [1982] L811-1_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3122#startEXIT_accept_S5 >[2782] startEXIT_accept_S5-->_parser_TopParserFINAL-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3123#_parser_TopParserFINAL-D123 [1885] _parser_TopParserFINAL-D123-->_parser_TopParserFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3260#_parser_TopParserFINAL_accept_S5 [2403] _parser_TopParserFINAL_accept_S5-->_parser_TopParserEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3574#_parser_TopParserEXIT_accept_S5 >[2661] _parser_TopParserEXIT_accept_S5-->L679-D150: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3253#L679-D150 [1881] L679-D150-->L679_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3154#L679_accept_S5 [2348] L679_accept_S5-->L679_accept_S5-D90: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3153#L679_accept_S5-D90 [1803] L679_accept_S5-D90-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3155#verifyChecksumFINAL_accept_S5 [2387] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3615#verifyChecksumEXIT_accept_S5 >[2724] verifyChecksumEXIT_accept_S5-->L680-D156: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2910#L680-D156 [1663] L680-D156-->L680_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2789#L680_accept_S5 [2360] L680_accept_S5-->L680_accept_S5-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3592#L680_accept_S5-D57 [2308] L680_accept_S5-D57-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3593#ingressENTRY_accept_S5 [2450] ingressENTRY_accept_S5-->L650_accept_S5: Formula: v_hdr.ipv4.valid_22  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_22}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_22}  AuxVars[]  AssignedVars[] 3619#L650_accept_S5 [2422] L650_accept_S5-->L649_accept_S5: Formula: (not v_hdr.paxos.valid_27)  InVars {hdr.paxos.valid=v_hdr.paxos.valid_27}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_27}  AuxVars[]  AssignedVars[] 3350#L649_accept_S5 [2391] L649_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3608#ingressEXIT_accept_S5 >[2618] ingressEXIT_accept_S5-->L681-D147: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3206#L681-D147 [1842] L681-D147-->L681_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3068#L681_accept_S5 [2464] L681_accept_S5-->L681_accept_S5-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3352#L681_accept_S5-D3 [1965] L681_accept_S5-D3-->egressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3067#egressENTRY_accept_S5 [1750] egressENTRY_accept_S5-->egressENTRY_accept_S5-D75: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 3069#egressENTRY_accept_S5-D75 [2086] egressENTRY_accept_S5-D75-->place_holder_table_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3464#place_holder_table_0.applyENTRY_accept_S5 [2180] place_holder_table_0.applyENTRY_accept_S5-->L753_accept_S5: Formula: (not (= v_place_holder_table_0.action_run_18 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_18}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_18}  AuxVars[]  AssignedVars[] 3262#L753_accept_S5 [2183] L753_accept_S5-->place_holder_table_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3431#place_holder_table_0.applyEXIT_accept_S5 >[2668] place_holder_table_0.applyEXIT_accept_S5-->egressFINAL-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3202#egressFINAL-D111 [1840] egressFINAL-D111-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3203#egressFINAL_accept_S5 [2388] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3518#egressEXIT_accept_S5 >[2577] egressEXIT_accept_S5-->L682-D189: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3468#L682-D189 [2091] L682-D189-->L682_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2997#L682_accept_S5 [2333] L682_accept_S5-->L682_accept_S5-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 2996#L682_accept_S5-D30 [1709] L682_accept_S5-D30-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2998#computeChecksumFINAL_accept_S5 [1793] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3138#computeChecksumEXIT_accept_S5 >[2742] computeChecksumEXIT_accept_S5-->L683-D120: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3538#L683-D120 [2379] L683-D120-->L683_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3248#L683_accept_S5 [1877] L683_accept_S5-->L684-1_accept_S5: Formula: v_forward_23  InVars {forward=v_forward_23}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[] 3221#L684-1_accept_S5 [2471] L684-1_accept_S5-->L688_accept_S5: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_37 3))) (or (and v__p4ltl_0_8 .cse0) (and (not v__p4ltl_0_8) (not .cse0))))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_37}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_37, _p4ltl_0=v__p4ltl_0_8}  AuxVars[]  AssignedVars[_p4ltl_0] 3301#L688_accept_S5 [1920] L688_accept_S5-->L689_accept_S5: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_33 5))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and .cse0 v__p4ltl_1_6)))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_33}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_33, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[_p4ltl_1] 3302#L689_accept_S5 [2390] L689_accept_S5-->L690_accept_S5: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_31 6))) (or (and v__p4ltl_2_7 .cse0) (and (not v__p4ltl_2_7) (not .cse0))))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_31}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_31}  AuxVars[]  AssignedVars[_p4ltl_2] 3519#L690_accept_S5 [2162] L690_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v__p4ltl_free_a_4 v_hdr.paxos.inst_32))) (or (and (not .cse0) (not v__p4ltl_3_8)) (and .cse0 v__p4ltl_3_8)))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_32, _p4ltl_free_a=v__p4ltl_free_a_4}  OutVars{_p4ltl_3=v__p4ltl_3_8, hdr.paxos.inst=v_hdr.paxos.inst_32, _p4ltl_free_a=v__p4ltl_free_a_4}  AuxVars[]  AssignedVars[_p4ltl_3] 2937#mainFINAL_accept_S5 [1679] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 2938#mainEXIT_accept_S5 >[2508] mainEXIT_accept_S5-->L696-1-D132: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 3389#L696-1-D132 [2000] L696-1-D132-->L696-1_accept_S5: Formula: (and v_hdr.ipv4.valid_28 v_hdr.paxos.valid_32)  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_28, hdr.paxos.valid=v_hdr.paxos.valid_32}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_28, hdr.paxos.valid=v_hdr.paxos.valid_32}  AuxVars[]  AssignedVars[] 3247#L696-1_accept_S5 
[2023-01-16 06:40:03,974 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 06:40:03,974 INFO  L85        PathProgramCache]: Analyzing trace with hash 1827466646, now seen corresponding path program 1 times
[2023-01-16 06:40:03,974 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 06:40:03,974 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [373759071]
[2023-01-16 06:40:03,974 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 06:40:03,974 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 06:40:03,996 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:04,071 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 06:40:04,084 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:04,148 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 06:40:04,154 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:04,173 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 123
[2023-01-16 06:40:04,175 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:04,182 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 06:40:04,184 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:04,190 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 06:40:04,191 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:04,192 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 144
[2023-01-16 06:40:04,193 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:04,201 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 149
[2023-01-16 06:40:04,203 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:04,204 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 156
[2023-01-16 06:40:04,206 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:04,207 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 06:40:04,207 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:04,208 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 167
[2023-01-16 06:40:04,209 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:04,212 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 184
[2023-01-16 06:40:04,230 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:04,248 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 06:40:04,253 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:04,264 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 123
[2023-01-16 06:40:04,266 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:04,267 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 06:40:04,268 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:04,269 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 06:40:04,270 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:04,270 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 144
[2023-01-16 06:40:04,271 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:04,272 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 149
[2023-01-16 06:40:04,273 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:04,274 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 156
[2023-01-16 06:40:04,275 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:04,276 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 06:40:04,276 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:04,277 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 167
[2023-01-16 06:40:04,277 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:04,279 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 06:40:04,279 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 06:40:04,279 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [373759071]
[2023-01-16 06:40:04,279 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [373759071] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 06:40:04,280 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 06:40:04,280 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [9] imperfect sequences [] total 9
[2023-01-16 06:40:04,280 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1629161991]
[2023-01-16 06:40:04,280 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 06:40:04,281 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 06:40:04,281 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 06:40:04,282 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 9 interpolants.
[2023-01-16 06:40:04,282 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=26, Invalid=46, Unknown=0, NotChecked=0, Total=72
[2023-01-16 06:40:04,282 INFO  L87              Difference]: Start difference. First operand 901 states and 954 transitions. cyclomatic complexity: 56 Second operand  has 9 states, 9 states have (on average 36.0) internal successors, (324), 3 states have internal predecessors, (324), 3 states have call successors, (21), 7 states have call predecessors, (21), 2 states have return successors, (20), 3 states have call predecessors, (20), 3 states have call successors, (20)
[2023-01-16 06:40:08,557 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 06:40:08,557 INFO  L93              Difference]: Finished difference Result 1104 states and 1162 transitions.
[2023-01-16 06:40:08,558 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 12 states. 
[2023-01-16 06:40:08,558 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 1104 states and 1162 transitions.
[2023-01-16 06:40:08,563 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 06:40:08,566 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 1104 states to 909 states and 948 transitions.
[2023-01-16 06:40:08,567 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 302
[2023-01-16 06:40:08,567 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 302
[2023-01-16 06:40:08,567 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 909 states and 948 transitions.
[2023-01-16 06:40:08,568 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 06:40:08,568 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 909 states and 948 transitions.
[2023-01-16 06:40:08,569 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 909 states and 948 transitions.
[2023-01-16 06:40:08,580 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 909 to 874.
[2023-01-16 06:40:08,581 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 874 states, 714 states have (on average 1.0406162464985995) internal successors, (743), 705 states have internal predecessors, (743), 85 states have call successors, (85), 85 states have call predecessors, (85), 75 states have return successors, (84), 84 states have call predecessors, (84), 84 states have call successors, (84)
[2023-01-16 06:40:08,583 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 874 states to 874 states and 912 transitions.
[2023-01-16 06:40:08,583 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 874 states and 912 transitions.
[2023-01-16 06:40:08,583 INFO  L399   stractBuchiCegarLoop]: Abstraction has 874 states and 912 transitions.
[2023-01-16 06:40:08,583 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 3 ============
[2023-01-16 06:40:08,583 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 874 states and 912 transitions.
[2023-01-16 06:40:08,586 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 06:40:08,586 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 06:40:08,586 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 06:40:08,588 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 06:40:08,588 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 06:40:08,591 INFO  L752   eck$LassoCheckResult]: Stem: 5555#ULTIMATE.startENTRY_NONWA [1659] ULTIMATE.startENTRY_NONWA-->L696-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5644#L696-1_T1_init [2156] L696-1_T1_init-->L696_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5554#L696_T1_init [1619] L696_T1_init-->L696_T1_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5556#L696_T1_init-D41 [2275] L696_T1_init-D41-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5482#mainENTRY_T1_init [2389] mainENTRY_T1_init-->mainENTRY_T1_init-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6157#mainENTRY_T1_init-D53 [2051] mainENTRY_T1_init-D53-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5943#havocProcedureENTRY_T1_init [1851] havocProcedureENTRY_T1_init-->L527_T1_init: Formula: (not v_drop_26)  InVars {}  OutVars{drop=v_drop_26}  AuxVars[]  AssignedVars[drop] 5944#L527_T1_init [1905] L527_T1_init-->L528_T1_init: Formula: (not v_forward_18)  InVars {}  OutVars{forward=v_forward_18}  AuxVars[]  AssignedVars[forward] 6012#L528_T1_init [2302] L528_T1_init-->L529_T1_init: Formula: (= v_standard_metadata.ingress_port_10 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 6027#L529_T1_init [1919] L529_T1_init-->L530_T1_init: Formula: (= v_standard_metadata.egress_spec_17 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_17}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 5916#L530_T1_init [1829] L530_T1_init-->L531_T1_init: Formula: (= 0 v_standard_metadata.egress_port_16)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_16}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 5917#L531_T1_init [2296] L531_T1_init-->L532_T1_init: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 6310#L532_T1_init [2321] L532_T1_init-->L533_T1_init: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 6193#L533_T1_init [2093] L533_T1_init-->L534_T1_init: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 5918#L534_T1_init [1830] L534_T1_init-->L535_T1_init: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 5919#L535_T1_init [2458] L535_T1_init-->L536_T1_init: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 6298#L536_T1_init [2274] L536_T1_init-->L537_T1_init: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 6299#L537_T1_init [2444] L537_T1_init-->L538_T1_init: Formula: (= v_standard_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 6202#L538_T1_init [2106] L538_T1_init-->L539_T1_init: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 5957#L539_T1_init [1861] L539_T1_init-->L540_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 5841#L540_T1_init [1773] L540_T1_init-->L541_T1_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 5842#L541_T1_init [2312] L541_T1_init-->L542_T1_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 5738#L542_T1_init [1710] L542_T1_init-->L543_T1_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 5618#L543_T1_init [1647] L543_T1_init-->L544_T1_init: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 5619#L544_T1_init [2172] L544_T1_init-->L545_T1_init: Formula: (= v_emit_33 (store v_emit_34 v_hdr.ethernet_3 false))  InVars {emit=v_emit_34, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_33, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 5694#L545_T1_init [1686] L545_T1_init-->L546_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 5695#L546_T1_init [2100] L546_T1_init-->L547_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 6196#L547_T1_init [2194] L547_T1_init-->L548_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_13}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 5672#L548_T1_init [1675] L548_T1_init-->L549_T1_init: Formula: (and (<= 0 v_hdr.ethernet.etherType_16) (<= v_hdr.ethernet.etherType_16 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  AuxVars[]  AssignedVars[] 5673#L549_T1_init [1677] L549_T1_init-->L550_T1_init: Formula: (not v_hdr.arp.valid_16)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_16}  AuxVars[]  AssignedVars[hdr.arp.valid] 5568#L550_T1_init [1627] L550_T1_init-->L551_T1_init: Formula: (= v_emit_31 (store v_emit_32 v_hdr.arp_3 false))  InVars {emit=v_emit_32, hdr.arp=v_hdr.arp_3}  OutVars{emit=v_emit_31, hdr.arp=v_hdr.arp_3}  AuxVars[]  AssignedVars[emit] 5549#L551_T1_init [1618] L551_T1_init-->L552_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_9}  AuxVars[]  AssignedVars[hdr.arp.hrd] 5550#L552_T1_init [1951] L552_T1_init-->L553_T1_init: Formula: (and (<= 0 v_hdr.arp.hrd_13) (<= v_hdr.arp.hrd_13 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_13}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_13}  AuxVars[]  AssignedVars[] 6061#L553_T1_init [2243] L553_T1_init-->L554_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_12}  AuxVars[]  AssignedVars[hdr.arp.pro] 5912#L554_T1_init [1826] L554_T1_init-->L555_T1_init: Formula: (and (<= 0 v_hdr.arp.pro_9) (<= v_hdr.arp.pro_9 65536))  InVars {hdr.arp.pro=v_hdr.arp.pro_9}  OutVars{hdr.arp.pro=v_hdr.arp.pro_9}  AuxVars[]  AssignedVars[] 5913#L555_T1_init [2404] L555_T1_init-->L556_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_14}  AuxVars[]  AssignedVars[hdr.arp.hln] 5789#L556_T1_init [1742] L556_T1_init-->L557_T1_init: Formula: (and (<= v_hdr.arp.hln_13 256) (<= 0 v_hdr.arp.hln_13))  InVars {hdr.arp.hln=v_hdr.arp.hln_13}  OutVars{hdr.arp.hln=v_hdr.arp.hln_13}  AuxVars[]  AssignedVars[] 5790#L557_T1_init [2061] L557_T1_init-->L558_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_14}  AuxVars[]  AssignedVars[hdr.arp.pln] 6165#L558_T1_init [2197] L558_T1_init-->L559_T1_init: Formula: (and (<= v_hdr.arp.pln_11 256) (<= 0 v_hdr.arp.pln_11))  InVars {hdr.arp.pln=v_hdr.arp.pln_11}  OutVars{hdr.arp.pln=v_hdr.arp.pln_11}  AuxVars[]  AssignedVars[] 5847#L559_T1_init [1778] L559_T1_init-->L560_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_14}  AuxVars[]  AssignedVars[hdr.arp.op] 5848#L560_T1_init [2411] L560_T1_init-->L561_T1_init: Formula: (and (<= v_hdr.arp.op_12 65536) (<= 0 v_hdr.arp.op_12))  InVars {hdr.arp.op=v_hdr.arp.op_12}  OutVars{hdr.arp.op=v_hdr.arp.op_12}  AuxVars[]  AssignedVars[] 5942#L561_T1_init [1849] L561_T1_init-->L562_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_12}  AuxVars[]  AssignedVars[hdr.arp.sha] 5807#L562_T1_init [1755] L562_T1_init-->L563_T1_init: Formula: (and (<= v_hdr.arp.sha_14 281474976710656) (<= 0 v_hdr.arp.sha_14))  InVars {hdr.arp.sha=v_hdr.arp.sha_14}  OutVars{hdr.arp.sha=v_hdr.arp.sha_14}  AuxVars[]  AssignedVars[] 5808#L563_T1_init [1868] L563_T1_init-->L564_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_14}  AuxVars[]  AssignedVars[hdr.arp.spa] 5968#L564_T1_init [2257] L564_T1_init-->L565_T1_init: Formula: (and (<= 0 v_hdr.arp.spa_13) (<= v_hdr.arp.spa_13 4294967296))  InVars {hdr.arp.spa=v_hdr.arp.spa_13}  OutVars{hdr.arp.spa=v_hdr.arp.spa_13}  AuxVars[]  AssignedVars[] 6285#L565_T1_init [2347] L565_T1_init-->L566_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_12}  AuxVars[]  AssignedVars[hdr.arp.tha] 6021#L566_T1_init [1915] L566_T1_init-->L567_T1_init: Formula: (and (<= v_hdr.arp.tha_9 281474976710656) (<= 0 v_hdr.arp.tha_9))  InVars {hdr.arp.tha=v_hdr.arp.tha_9}  OutVars{hdr.arp.tha=v_hdr.arp.tha_9}  AuxVars[]  AssignedVars[] 6022#L567_T1_init [2433] L567_T1_init-->L568_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_12}  AuxVars[]  AssignedVars[hdr.arp.tpa] 6142#L568_T1_init [2032] L568_T1_init-->L569_T1_init: Formula: (and (<= v_hdr.arp.tpa_11 4294967296) (<= 0 v_hdr.arp.tpa_11))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_11}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_11}  AuxVars[]  AssignedVars[] 5696#L569_T1_init [1687] L569_T1_init-->L570_T1_init: Formula: (not v_hdr.ipv4.valid_17)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_17}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 5697#L570_T1_init [1930] L570_T1_init-->L571_T1_init: Formula: (= (store v_emit_42 v_hdr.ipv4_3 false) v_emit_41)  InVars {hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_42}  OutVars{hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_41}  AuxVars[]  AssignedVars[emit] 5839#L571_T1_init [1772] L571_T1_init-->L572_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_13}  AuxVars[]  AssignedVars[hdr.ipv4.version] 5840#L572_T1_init [2071] L572_T1_init-->L573_T1_init: Formula: (and (<= 0 v_hdr.ipv4.version_11) (<= v_hdr.ipv4.version_11 16))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_11}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_11}  AuxVars[]  AssignedVars[] 6069#L573_T1_init [1957] L573_T1_init-->L574_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 6070#L574_T1_init [1983] L574_T1_init-->L575_T1_init: Formula: (and (<= v_hdr.ipv4.ihl_11 16) (<= 0 v_hdr.ipv4.ihl_11))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  AuxVars[]  AssignedVars[] 6099#L575_T1_init [2361] L575_T1_init-->L576_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 6013#L576_T1_init [1906] L576_T1_init-->L577_T1_init: Formula: (and (<= v_hdr.ipv4.diffserv_11 256) (<= 0 v_hdr.ipv4.diffserv_11))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  AuxVars[]  AssignedVars[] 5818#L577_T1_init [1760] L577_T1_init-->L578_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_10}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 5819#L578_T1_init [1806] L578_T1_init-->L579_T1_init: Formula: (and (<= v_hdr.ipv4.totalLen_12 65536) (<= 0 v_hdr.ipv4.totalLen_12))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  AuxVars[]  AssignedVars[] 5887#L579_T1_init [2207] L579_T1_init-->L580_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_9}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 6189#L580_T1_init [2087] L580_T1_init-->L581_T1_init: Formula: (and (<= v_hdr.ipv4.identification_12 65536) (<= 0 v_hdr.ipv4.identification_12))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_12}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_12}  AuxVars[]  AssignedVars[] 6190#L581_T1_init [2380] L581_T1_init-->L582_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_14}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 6182#L582_T1_init [2079] L582_T1_init-->L583_T1_init: Formula: (and (<= v_hdr.ipv4.flags_11 8) (<= 0 v_hdr.ipv4.flags_11))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_11}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_11}  AuxVars[]  AssignedVars[] 6183#L583_T1_init [2181] L583_T1_init-->L584_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 6041#L584_T1_init [1933] L584_T1_init-->L585_T1_init: Formula: (and (<= 0 v_hdr.ipv4.fragOffset_12) (<= v_hdr.ipv4.fragOffset_12 8192))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[] 5939#L585_T1_init [1847] L585_T1_init-->L586_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 5940#L586_T1_init [2405] L586_T1_init-->L587_T1_init: Formula: (and (<= v_hdr.ipv4.ttl_14 256) (<= 0 v_hdr.ipv4.ttl_14))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  AuxVars[]  AssignedVars[] 6269#L587_T1_init [2211] L587_T1_init-->L588_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_16}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 6074#L588_T1_init [1960] L588_T1_init-->L589_T1_init: Formula: (and (<= 0 v_hdr.ipv4.protocol_18) (<= v_hdr.ipv4.protocol_18 256))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  AuxVars[]  AssignedVars[] 5891#L589_T1_init [1810] L589_T1_init-->L590_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_9}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 5654#L590_T1_init [1664] L590_T1_init-->L591_T1_init: Formula: (and (<= v_hdr.ipv4.hdrChecksum_12 65536) (<= 0 v_hdr.ipv4.hdrChecksum_12))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  AuxVars[]  AssignedVars[] 5655#L591_T1_init [1977] L591_T1_init-->L592_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 6094#L592_T1_init [2160] L592_T1_init-->L593_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 6223#L593_T1_init [2133] L593_T1_init-->L594_T1_init: Formula: (not v_hdr.icmp.valid_17)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_17}  AuxVars[]  AssignedVars[hdr.icmp.valid] 6224#L594_T1_init [2442] L594_T1_init-->L595_T1_init: Formula: (= (store v_emit_52 v_hdr.icmp_3 false) v_emit_51)  InVars {emit=v_emit_52, hdr.icmp=v_hdr.icmp_3}  OutVars{emit=v_emit_51, hdr.icmp=v_hdr.icmp_3}  AuxVars[]  AssignedVars[emit] 6288#L595_T1_init [2262] L595_T1_init-->L596_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_9}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 5560#L596_T1_init [1622] L596_T1_init-->L597_T1_init: Formula: (and (<= v_hdr.icmp.icmpType_14 256) (<= 0 v_hdr.icmp.icmpType_14))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_14}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_14}  AuxVars[]  AssignedVars[] 5561#L597_T1_init [2113] L597_T1_init-->L598_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_12}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 6130#L598_T1_init [2016] L598_T1_init-->L599_T1_init: Formula: (and (<= v_hdr.icmp.icmpCode_13 256) (<= 0 v_hdr.icmp.icmpCode_13))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_13}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_13}  AuxVars[]  AssignedVars[] 6024#L599_T1_init [1917] L599_T1_init-->L600_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_13}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 6025#L600_T1_init [2263] L600_T1_init-->L601_T1_init: Formula: (and (<= 0 v_hdr.icmp.hdrChecksum_10) (<= v_hdr.icmp.hdrChecksum_10 65536))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_10}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_10}  AuxVars[]  AssignedVars[] 6289#L601_T1_init [2483] L601_T1_init-->L602_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_10}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 6079#L602_T1_init [1966] L602_T1_init-->L603_T1_init: Formula: (and (<= 0 v_hdr.icmp.identifier_14) (<= v_hdr.icmp.identifier_14 65536))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_14}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_14}  AuxVars[]  AssignedVars[] 6080#L603_T1_init [2193] L603_T1_init-->L604_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_12}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 5481#L604_T1_init [1588] L604_T1_init-->L605_T1_init: Formula: (and (<= 0 v_hdr.icmp.seqNumber_11) (<= v_hdr.icmp.seqNumber_11 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  AuxVars[]  AssignedVars[] 5483#L605_T1_init [2397] L605_T1_init-->L606_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_9}  AuxVars[]  AssignedVars[hdr.icmp.payload] 6340#L606_T1_init [2468] L606_T1_init-->L607_T1_init: Formula: (and (<= v_hdr.icmp.payload_10 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.icmp.payload_10))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_10}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_10}  AuxVars[]  AssignedVars[] 5484#L607_T1_init [1589] L607_T1_init-->L608_T1_init: Formula: (not v_hdr.udp.valid_18)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_18}  AuxVars[]  AssignedVars[hdr.udp.valid] 5485#L608_T1_init [2238] L608_T1_init-->L609_T1_init: Formula: (= (store v_emit_44 v_hdr.udp_4 false) v_emit_43)  InVars {hdr.udp=v_hdr.udp_4, emit=v_emit_44}  OutVars{hdr.udp=v_hdr.udp_4, emit=v_emit_43}  AuxVars[]  AssignedVars[emit] 5562#L609_T1_init [1623] L609_T1_init-->L610_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_13}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 5563#L610_T1_init [1882] L610_T1_init-->L611_T1_init: Formula: (and (<= 0 v_hdr.udp.srcPort_11) (<= v_hdr.udp.srcPort_11 65536))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_11}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_11}  AuxVars[]  AssignedVars[] 5985#L611_T1_init [2407] L611_T1_init-->L612_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_22}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 5718#L612_T1_init [1700] L612_T1_init-->L613_T1_init: Formula: (and (<= 0 v_hdr.udp.dstPort_18) (<= v_hdr.udp.dstPort_18 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_18}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_18}  AuxVars[]  AssignedVars[] 5719#L613_T1_init [2484] L613_T1_init-->L614_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__11}  AuxVars[]  AssignedVars[hdr.udp.length_] 5765#L614_T1_init [1727] L614_T1_init-->L615_T1_init: Formula: (and (<= v_hdr.udp.length__14 65536) (<= 0 v_hdr.udp.length__14))  InVars {hdr.udp.length_=v_hdr.udp.length__14}  OutVars{hdr.udp.length_=v_hdr.udp.length__14}  AuxVars[]  AssignedVars[] 5746#L615_T1_init [1716] L615_T1_init-->L616_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_9}  AuxVars[]  AssignedVars[hdr.udp.checksum] 5747#L616_T1_init [2024] L616_T1_init-->L617_T1_init: Formula: (and (<= v_hdr.udp.checksum_12 65536) (<= 0 v_hdr.udp.checksum_12))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_12}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[] 6137#L617_T1_init [2313] L617_T1_init-->L618_T1_init: Formula: (not v_hdr.paxos.valid_23)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_23}  AuxVars[]  AssignedVars[hdr.paxos.valid] 5920#L618_T1_init [1833] L618_T1_init-->L619_T1_init: Formula: (= v_emit_37 (store v_emit_38 v_hdr.paxos_3 false))  InVars {emit=v_emit_38, hdr.paxos=v_hdr.paxos_3}  OutVars{emit=v_emit_37, hdr.paxos=v_hdr.paxos_3}  AuxVars[]  AssignedVars[emit] 5921#L619_T1_init [2228] L619_T1_init-->L620_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_11}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 6236#L620_T1_init [2151] L620_T1_init-->L621_T1_init: Formula: (and (<= v_hdr.paxos.msgtype_10 65536) (<= 0 v_hdr.paxos.msgtype_10))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_10}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_10}  AuxVars[]  AssignedVars[] 6237#L621_T1_init [2222] L621_T1_init-->L622_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_26}  AuxVars[]  AssignedVars[hdr.paxos.inst] 6075#L622_T1_init [1961] L622_T1_init-->L623_T1_init: Formula: (and (<= v_hdr.paxos.inst_28 4294967296) (<= 0 v_hdr.paxos.inst_28))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_28}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_28}  AuxVars[]  AssignedVars[] 5876#L623_T1_init [1800] L623_T1_init-->L624_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_19}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 5877#L624_T1_init [1999] L624_T1_init-->L625_T1_init: Formula: (and (<= 0 v_hdr.paxos.rnd_21) (<= v_hdr.paxos.rnd_21 65536))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_21}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_21}  AuxVars[]  AssignedVars[] 6115#L625_T1_init [2409] L625_T1_init-->L626_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_12}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 6221#L626_T1_init [2129] L626_T1_init-->L627_T1_init: Formula: (and (<= v_hdr.paxos.vrnd_10 65536) (<= 0 v_hdr.paxos.vrnd_10))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_10}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_10}  AuxVars[]  AssignedVars[] 6054#L627_T1_init [1944] L627_T1_init-->L628_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_12}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 6055#L628_T1_init [2310] L628_T1_init-->L629_T1_init: Formula: (and (<= 0 v_hdr.paxos.acptid_16) (<= v_hdr.paxos.acptid_16 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_16}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_16}  AuxVars[]  AssignedVars[] 5722#L629_T1_init [1703] L629_T1_init-->L630_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_12}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 5723#L630_T1_init [2070] L630_T1_init-->L631_T1_init: Formula: (and (<= v_hdr.paxos.paxoslen_14 4294967296) (<= 0 v_hdr.paxos.paxoslen_14))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_14}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_14}  AuxVars[]  AssignedVars[] 6177#L631_T1_init [2136] L631_T1_init-->L632_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_16}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 6226#L632_T1_init [2367] L632_T1_init-->L633_T1_init: Formula: (and (<= 0 v_hdr.paxos.paxosval_13) (<= v_hdr.paxos.paxosval_13 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_13}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_13}  AuxVars[]  AssignedVars[] 6267#L633_T1_init [2203] L633_T1_init-->L634_T1_init: Formula: (= 0 v_meta.paxos_metadata.round_19)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_19}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 6250#L634_T1_init [2167] L634_T1_init-->L635_T1_init: Formula: (= v_meta.paxos_metadata.set_drop_13 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_13}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 6145#L635_T1_init [2040] L635_T1_init-->L636_T1_init: Formula: (= v_meta.paxos_metadata.ack_count_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 6146#L636_T1_init [2042] L636_T1_init-->L637_T1_init: Formula: (= v_meta.paxos_metadata.ack_acceptors_27 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_27}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 5724#L637_T1_init [1704] L637_T1_init-->L638_T1_init: Formula: true  InVars {}  OutVars{learner_tbl_0.action_run=v_learner_tbl_0.action_run_10}  AuxVars[]  AssignedVars[learner_tbl_0.action_run] 5725#L638_T1_init [2324] L638_T1_init-->L639_T1_init: Formula: true  InVars {}  OutVars{reset_consensus_instance_0.action_run=v_reset_consensus_instance_0.action_run_12}  AuxVars[]  AssignedVars[reset_consensus_instance_0.action_run] 6264#L639_T1_init [2192] L639_T1_init-->L640_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 6208#L640_T1_init [2114] L640_T1_init-->L641_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.learnerPort=v_transport_tbl_0.forward.learnerPort_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.learnerPort] 6209#L641_T1_init [2432] L641_T1_init-->L642_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_12}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 6286#L642_T1_init [2259] L642_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_11}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 6287#havocProcedureFINAL_T1_init [2480] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5573#havocProcedureEXIT_T1_init >[2596] havocProcedureEXIT_T1_init-->L678-D98: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5574#L678-D98 [2246] L678-D98-->L678_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5909#L678_T1_init [2306] L678_T1_init-->L678_T1_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5922#L678_T1_init-D5 [1834] L678_T1_init-D5-->_parser_TopParserENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5565#_parser_TopParserENTRY_T1_init [2205] _parser_TopParserENTRY_T1_init-->_parser_TopParserENTRY_T1_init-D80: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6006#_parser_TopParserENTRY_T1_init-D80 [1899] _parser_TopParserENTRY_T1_init-D80-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6007#startENTRY_T1_init [2088] startENTRY_T1_init-->L808_T1_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 5564#L808_T1_init [1626] L808_T1_init-->L811_T1_init: Formula: (not (= v_hdr.ethernet.etherType_20 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 5566#L811_T1_init [1827] L811_T1_init-->L812_T1_init: Formula: (= v_hdr.ethernet.etherType_21 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 5610#L812_T1_init [1701] L812_T1_init-->L812_T1_init-D86: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5720#L812_T1_init-D86 [2202] L812_T1_init-D86-->parse_ipv4ENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5925#parse_ipv4ENTRY_T1_init [1838] parse_ipv4ENTRY_T1_init-->L724_T1_init: Formula: v_hdr.ipv4.valid_32  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_32}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 5926#L724_T1_init [1980] L724_T1_init-->L727_T1_init: Formula: (not (= v_hdr.ipv4.protocol_24 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_24}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_24}  AuxVars[]  AssignedVars[] 6005#L727_T1_init [1897] L727_T1_init-->L728_T1_init: Formula: (= v_hdr.ipv4.protocol_25 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_25}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_25}  AuxVars[]  AssignedVars[] 5682#L728_T1_init [2428] L728_T1_init-->L728_T1_init-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6342#L728_T1_init-D14 [2443] L728_T1_init-D14-->parse_udpENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6343#parse_udpENTRY_T1_init [2463] parse_udpENTRY_T1_init-->L745_T1_init: Formula: v_hdr.udp.valid_22  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_22}  AuxVars[]  AssignedVars[hdr.udp.valid] 6256#L745_T1_init [2174] L745_T1_init-->L746_T1_init: Formula: (= v_hdr.udp.dstPort_27 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_27}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_27}  AuxVars[]  AssignedVars[] 5894#L746_T1_init [1954] L746_T1_init-->L746_T1_init-D32: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6065#L746_T1_init-D32 [2366] L746_T1_init-D32-->parse_paxosENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6332#parse_paxosENTRY_T1_init [2485] parse_paxosENTRY_T1_init-->L737_T1_init: Formula: v_hdr.paxos.valid_35  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_35}  AuxVars[]  AssignedVars[hdr.paxos.valid] 5749#L737_T1_init [1848] L737_T1_init-->L737_T1_init-D83: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5771#L737_T1_init-D83 [1732] L737_T1_init-D83-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5748#acceptFINAL_T1_init [1717] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5750#acceptEXIT_T1_init >[2718] acceptEXIT_T1_init-->parse_paxosFINAL-D170: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5893#parse_paxosFINAL-D170 [1814] parse_paxosFINAL-D170-->parse_paxosFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5895#parse_paxosFINAL_T1_init [2108] parse_paxosFINAL_T1_init-->parse_paxosEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6160#parse_paxosEXIT_T1_init >[2660] parse_paxosEXIT_T1_init-->L745-1-D185: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6150#L745-1-D185 [2045] L745-1-D185-->L745-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6151#L745-1_T1_init [2176] L745-1_T1_init-->parse_udpEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5681#parse_udpEXIT_T1_init >[2648] parse_udpEXIT_T1_init-->L727-1-D158: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5683#L727-1-D158 [1884] L727-1-D158-->L727-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5614#L727-1_T1_init [1646] L727-1_T1_init-->parse_ipv4EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5609#parse_ipv4EXIT_T1_init >[2558] parse_ipv4EXIT_T1_init-->L811-1-D143: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5611#L811-1-D143 [2365] L811-1-D143-->L811-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6081#L811-1_T1_init [1967] L811-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5997#startEXIT_T1_init >[2750] startEXIT_T1_init-->_parser_TopParserFINAL-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5908#_parser_TopParserFINAL-D122 [1823] _parser_TopParserFINAL-D122-->_parser_TopParserFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5910#_parser_TopParserFINAL_T1_init [2117] _parser_TopParserFINAL_T1_init-->_parser_TopParserEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6158#_parser_TopParserEXIT_T1_init >[2615] _parser_TopParserEXIT_T1_init-->L679-D149: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6159#L679-D149 [2328] L679-D149-->L679_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5774#L679_T1_init [1972] L679_T1_init-->L679_T1_init-D89: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5773#L679_T1_init-D89 [1735] L679_T1_init-D89-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5775#verifyChecksumFINAL_T1_init [1815] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5898#verifyChecksumEXIT_T1_init >[2670] verifyChecksumEXIT_T1_init-->L680-D155: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6331#L680-D155 [2437] L680-D155-->L680_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5645#L680_T1_init [1660] L680_T1_init-->L680_T1_init-D56: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5646#L680_T1_init-D56 [2048] L680_T1_init-D56-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6155#ingressENTRY_T1_init [2146] ingressENTRY_T1_init-->L650_T1_init: Formula: v_hdr.ipv4.valid_20  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_20}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_20}  AuxVars[]  AssignedVars[] 6141#L650_T1_init [2030] L650_T1_init-->L651_T1_init: Formula: v_hdr.paxos.valid_28  InVars {hdr.paxos.valid=v_hdr.paxos.valid_28}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_28}  AuxVars[]  AssignedVars[] 5544#L651_T1_init [1745] L651_T1_init-->L651_T1_init-D92: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5791#L651_T1_init-D92 [2304] L651_T1_init-D92-->read_roundENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5543#read_roundENTRY_T1_init [1616] read_roundENTRY_T1_init-->L764_T1_init: Formula: (= (select v_registerRound_0_30 v_hdr.paxos.inst_37) v_meta.paxos_metadata.round_34)  InVars {registerRound_0=v_registerRound_0_30, hdr.paxos.inst=v_hdr.paxos.inst_37}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_37, meta.paxos_metadata.round=v_meta.paxos_metadata.round_34, registerRound_0=v_registerRound_0_30}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 5545#L764_T1_init [1617] L764_T1_init-->L766_T1_init: Formula: (= v_meta.paxos_metadata.set_drop_16 1)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_16}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 5546#L766_T1_init [2358] L766_T1_init-->read_roundFINAL_T1_init: Formula: (= v_meta.paxos_metadata.ack_acceptors_52 (select v_registerHistory2B_0_30 v_hdr.paxos.inst_38))  InVars {registerHistory2B_0=v_registerHistory2B_0_30, hdr.paxos.inst=v_hdr.paxos.inst_38}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_38, registerHistory2B_0=v_registerHistory2B_0_30, meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_52}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 5803#read_roundFINAL_T1_init [1752] read_roundFINAL_T1_init-->read_roundEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5797#read_roundEXIT_T1_init >[2707] read_roundEXIT_T1_init-->L651-1-D137: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5798#L651-1-D137 [1879] L651-1-D137-->L651-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5981#L651-1_T1_init [2350] L651-1_T1_init-->L656_T1_init: Formula: (not (< v_meta.paxos_metadata.round_25 v_hdr.paxos.rnd_28))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_28, meta.paxos_metadata.round=v_meta.paxos_metadata.round_25}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_28, meta.paxos_metadata.round=v_meta.paxos_metadata.round_25}  AuxVars[]  AssignedVars[] 6323#L656_T1_init [2435] L656_T1_init-->L656-1_T1_init: Formula: (not (= v_hdr.paxos.rnd_32 v_meta.paxos_metadata.round_29))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_32, meta.paxos_metadata.round=v_meta.paxos_metadata.round_29}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_32, meta.paxos_metadata.round=v_meta.paxos_metadata.round_29}  AuxVars[]  AssignedVars[] 6201#L656-1_T1_init [2294] L656-1_T1_init-->L649_T1_init: Formula: (and (not (= v_meta.paxos_metadata.ack_acceptors_41 3)) (not (= v_meta.paxos_metadata.ack_acceptors_41 6)) (not (= v_meta.paxos_metadata.ack_acceptors_41 5)))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_41}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_41}  AuxVars[]  AssignedVars[] 6122#L649_T1_init [2008] L649_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6123#ingressEXIT_T1_init >[2675] ingressEXIT_T1_init-->L681-D146: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6017#L681-D146 [1911] L681-D146-->L681_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6018#L681_T1_init [2331] L681_T1_init-->L681_T1_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6249#L681_T1_init-D2 [2166] L681_T1_init-D2-->egressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5761#egressENTRY_T1_init [2219] egressENTRY_T1_init-->egressENTRY_T1_init-D74: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6225#egressENTRY_T1_init-D74 [2134] egressENTRY_T1_init-D74-->place_holder_table_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6207#place_holder_table_0.applyENTRY_T1_init [2112] place_holder_table_0.applyENTRY_T1_init-->L753_T1_init: Formula: (not (= v_place_holder_table_0.action_run_14 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_14}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_14}  AuxVars[]  AssignedVars[] 5760#L753_T1_init [1724] L753_T1_init-->place_holder_table_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5762#place_holder_table_0.applyEXIT_T1_init >[2544] place_holder_table_0.applyEXIT_T1_init-->egressFINAL-D110: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5911#egressFINAL-D110 [1918] egressFINAL-D110-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6026#egressFINAL_T1_init [1969] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6085#egressEXIT_T1_init >[2498] egressEXIT_T1_init-->L682-D188: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6327#L682-D188 [2452] L682-D188-->L682_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5828#L682_T1_init [2461] L682_T1_init-->L682_T1_init-D29: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5827#L682_T1_init-D29 [1766] L682_T1_init-D29-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5829#computeChecksumFINAL_T1_init [2343] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6322#computeChecksumEXIT_T1_init >[2496] computeChecksumEXIT_T1_init-->L683-D119: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6316#L683-D119 [2314] L683-D119-->L683_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5753#L683_T1_init [1721] L683_T1_init-->L684-1_T1_init: Formula: v_forward_25  InVars {forward=v_forward_25}  OutVars{forward=v_forward_25}  AuxVars[]  AssignedVars[] 5755#L684-1_T1_init [1955] L684-1_T1_init-->L688_T1_init: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_29 3))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_29}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_29, _p4ltl_0=v__p4ltl_0_6}  AuxVars[]  AssignedVars[_p4ltl_0] 6066#L688_T1_init [1997] L688_T1_init-->L689_T1_init: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_36 5))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and v__p4ltl_1_8 .cse0)))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_36}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_36, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 6113#L689_T1_init [2060] L689_T1_init-->L690_T1_init: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_34 6))) (or (and v__p4ltl_2_8 .cse0) (and (not v__p4ltl_2_8) (not .cse0))))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_34}  OutVars{_p4ltl_2=v__p4ltl_2_8, meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_34}  AuxVars[]  AssignedVars[_p4ltl_2] 6164#L690_T1_init [2273] L690_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_a_3 v_hdr.paxos.inst_31))) (or (and (not .cse0) (not v__p4ltl_3_7)) (and .cse0 v__p4ltl_3_7)))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_31, _p4ltl_free_a=v__p4ltl_free_a_3}  OutVars{_p4ltl_3=v__p4ltl_3_7, hdr.paxos.inst=v_hdr.paxos.inst_31, _p4ltl_free_a=v__p4ltl_free_a_3}  AuxVars[]  AssignedVars[_p4ltl_3] 6296#mainFINAL_T1_init [2303] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6311#mainEXIT_T1_init >[2579] mainEXIT_T1_init-->L696-1-D131: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6143#L696-1-D131 [2034] L696-1-D131-->L696-1_T0_S2: Formula: (and v__p4ltl_3_9 v_hdr.ipv4.valid_27 v_drop_31 v_hdr.paxos.valid_31)  InVars {_p4ltl_3=v__p4ltl_3_9, hdr.ipv4.valid=v_hdr.ipv4.valid_27, hdr.paxos.valid=v_hdr.paxos.valid_31, drop=v_drop_31}  OutVars{_p4ltl_3=v__p4ltl_3_9, hdr.ipv4.valid=v_hdr.ipv4.valid_27, hdr.paxos.valid=v_hdr.paxos.valid_31, drop=v_drop_31}  AuxVars[]  AssignedVars[] 5975#L696-1_T0_S2 [2300] L696-1_T0_S2-->L696_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5499#L696_T0_S2 [1762] L696_T0_S2-->L696_T0_S2-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5822#L696_T0_S2-D40 [2105] L696_T0_S2-D40-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5474#mainENTRY_T0_S2 [1667] mainENTRY_T0_S2-->mainENTRY_T0_S2-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5658#mainENTRY_T0_S2-D52 [1769] mainENTRY_T0_S2-D52-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5835#havocProcedureENTRY_T0_S2 [1988] havocProcedureENTRY_T0_S2-->L527_T0_S2: Formula: (not v_drop_27)  InVars {}  OutVars{drop=v_drop_27}  AuxVars[]  AssignedVars[drop] 5868#L527_T0_S2 [1790] L527_T0_S2-->L528_T0_S2: Formula: (not v_forward_19)  InVars {}  OutVars{forward=v_forward_19}  AuxVars[]  AssignedVars[forward] 5664#L528_T0_S2 [1672] L528_T0_S2-->L529_T0_S2: Formula: (= v_standard_metadata.ingress_port_9 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 5665#L529_T0_S2 [2346] L529_T0_S2-->L530_T0_S2: Formula: (= v_standard_metadata.egress_spec_15 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_15}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 6282#L530_T0_S2 [2241] L530_T0_S2-->L531_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_15)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_15}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 5959#L531_T0_S2 [1864] L531_T0_S2-->L532_T0_S2: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 5960#L532_T0_S2 [2255] L532_T0_S2-->L533_T0_S2: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 5593#L533_T0_S2 [1641] L533_T0_S2-->L534_T0_S2: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 5594#L534_T0_S2 [2283] L534_T0_S2-->L535_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 6120#L535_T0_S2 [2005] L535_T0_S2-->L536_T0_S2: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 5914#L536_T0_S2 [1825] L536_T0_S2-->L537_T0_S2: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 5915#L537_T0_S2 [2399] L537_T0_S2-->L538_T0_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 6309#L538_T0_S2 [2295] L538_T0_S2-->L539_T0_S2: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 5691#L539_T0_S2 [1684] L539_T0_S2-->L540_T0_S2: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 5692#L540_T0_S2 [1820] L540_T0_S2-->L541_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 5907#L541_T0_S2 [1846] L541_T0_S2-->L542_T0_S2: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 5941#L542_T0_S2 [1887] L542_T0_S2-->L543_T0_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 5992#L543_T0_S2 [1888] L543_T0_S2-->L544_T0_S2: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 5993#L544_T0_S2 [2072] L544_T0_S2-->L545_T0_S2: Formula: (= v_emit_49 (store v_emit_50 v_hdr.ethernet_4 false))  InVars {emit=v_emit_50, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_49, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 6178#L545_T0_S2 [2267] L545_T0_S2-->L546_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 5972#L546_T0_S2 [1873] L546_T0_S2-->L547_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 5973#L547_T0_S2 [2307] L547_T0_S2-->L548_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 6100#L548_T0_S2 [1985] L548_T0_S2-->L549_T0_S2: Formula: (and (<= 0 v_hdr.ethernet.etherType_15) (<= v_hdr.ethernet.etherType_15 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_15}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_15}  AuxVars[]  AssignedVars[] 5763#L549_T0_S2 [1725] L549_T0_S2-->L550_T0_S2: Formula: (not v_hdr.arp.valid_15)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_15}  AuxVars[]  AssignedVars[hdr.arp.valid] 5764#L550_T0_S2 [2289] L550_T0_S2-->L551_T0_S2: Formula: (= (store v_emit_20 v_hdr.arp_2 false) v_emit_19)  InVars {emit=v_emit_20, hdr.arp=v_hdr.arp_2}  OutVars{emit=v_emit_19, hdr.arp=v_hdr.arp_2}  AuxVars[]  AssignedVars[emit] 5577#L551_T0_S2 [1631] L551_T0_S2-->L552_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_12}  AuxVars[]  AssignedVars[hdr.arp.hrd] 5578#L552_T0_S2 [2470] L552_T0_S2-->L553_T0_S2: Formula: (and (<= 0 v_hdr.arp.hrd_14) (<= v_hdr.arp.hrd_14 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_14}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_14}  AuxVars[]  AssignedVars[] 6053#L553_T0_S2 [1943] L553_T0_S2-->L554_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_10}  AuxVars[]  AssignedVars[hdr.arp.pro] 5998#L554_T0_S2 [1893] L554_T0_S2-->L555_T0_S2: Formula: (and (<= v_hdr.arp.pro_11 65536) (<= 0 v_hdr.arp.pro_11))  InVars {hdr.arp.pro=v_hdr.arp.pro_11}  OutVars{hdr.arp.pro=v_hdr.arp.pro_11}  AuxVars[]  AssignedVars[] 5999#L555_T0_S2 [1916] L555_T0_S2-->L556_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_9}  AuxVars[]  AssignedVars[hdr.arp.hln] 6023#L556_T0_S2 [2018] L556_T0_S2-->L557_T0_S2: Formula: (and (<= v_hdr.arp.hln_10 256) (<= 0 v_hdr.arp.hln_10))  InVars {hdr.arp.hln=v_hdr.arp.hln_10}  OutVars{hdr.arp.hln=v_hdr.arp.hln_10}  AuxVars[]  AssignedVars[] 6132#L557_T0_S2 [2240] L557_T0_S2-->L558_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_10}  AuxVars[]  AssignedVars[hdr.arp.pln] 6003#L558_T0_S2 [1895] L558_T0_S2-->L559_T0_S2: Formula: (and (<= 0 v_hdr.arp.pln_13) (<= v_hdr.arp.pln_13 256))  InVars {hdr.arp.pln=v_hdr.arp.pln_13}  OutVars{hdr.arp.pln=v_hdr.arp.pln_13}  AuxVars[]  AssignedVars[] 6004#L559_T0_S2 [2440] L559_T0_S2-->L560_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_9}  AuxVars[]  AssignedVars[hdr.arp.op] 6103#L560_T0_S2 [1989] L560_T0_S2-->L561_T0_S2: Formula: (and (<= 0 v_hdr.arp.op_10) (<= v_hdr.arp.op_10 65536))  InVars {hdr.arp.op=v_hdr.arp.op_10}  OutVars{hdr.arp.op=v_hdr.arp.op_10}  AuxVars[]  AssignedVars[] 6104#L561_T0_S2 [2213] L561_T0_S2-->L562_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_10}  AuxVars[]  AssignedVars[hdr.arp.sha] 6127#L562_T0_S2 [2011] L562_T0_S2-->L563_T0_S2: Formula: (and (<= 0 v_hdr.arp.sha_9) (<= v_hdr.arp.sha_9 281474976710656))  InVars {hdr.arp.sha=v_hdr.arp.sha_9}  OutVars{hdr.arp.sha=v_hdr.arp.sha_9}  AuxVars[]  AssignedVars[] 5493#L563_T0_S2 [1595] L563_T0_S2-->L564_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_12}  AuxVars[]  AssignedVars[hdr.arp.spa] 5494#L564_T0_S2 [2494] L564_T0_S2-->L565_T0_S2: Formula: (and (<= v_hdr.arp.spa_11 4294967296) (<= 0 v_hdr.arp.spa_11))  InVars {hdr.arp.spa=v_hdr.arp.spa_11}  OutVars{hdr.arp.spa=v_hdr.arp.spa_11}  AuxVars[]  AssignedVars[] 6306#L565_T0_S2 [2285] L565_T0_S2-->L566_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_14}  AuxVars[]  AssignedVars[hdr.arp.tha] 6257#L566_T0_S2 [2178] L566_T0_S2-->L567_T0_S2: Formula: (and (<= 0 v_hdr.arp.tha_13) (<= v_hdr.arp.tha_13 281474976710656))  InVars {hdr.arp.tha=v_hdr.arp.tha_13}  OutVars{hdr.arp.tha=v_hdr.arp.tha_13}  AuxVars[]  AssignedVars[] 6219#L567_T0_S2 [2126] L567_T0_S2-->L568_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_9}  AuxVars[]  AssignedVars[hdr.arp.tpa] 6097#L568_T0_S2 [1981] L568_T0_S2-->L569_T0_S2: Formula: (and (<= 0 v_hdr.arp.tpa_10) (<= v_hdr.arp.tpa_10 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_10}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_10}  AuxVars[]  AssignedVars[] 5902#L569_T0_S2 [1819] L569_T0_S2-->L570_T0_S2: Formula: (not v_hdr.ipv4.valid_19)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_19}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 5903#L570_T0_S2 [2375] L570_T0_S2-->L571_T0_S2: Formula: (= (store v_emit_26 v_hdr.ipv4_2 false) v_emit_25)  InVars {hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_26}  OutVars{hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_25}  AuxVars[]  AssignedVars[emit] 6162#L571_T0_S2 [2059] L571_T0_S2-->L572_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[hdr.ipv4.version] 6163#L572_T0_S2 [2336] L572_T0_S2-->L573_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.version_9) (<= v_hdr.ipv4.version_9 16))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_9}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_9}  AuxVars[]  AssignedVars[] 5534#L573_T0_S2 [1610] L573_T0_S2-->L574_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_14}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 5535#L574_T0_S2 [2418] L574_T0_S2-->L575_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.ihl_13) (<= v_hdr.ipv4.ihl_13 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_13}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_13}  AuxVars[]  AssignedVars[] 6168#L575_T0_S2 [2063] L575_T0_S2-->L576_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_13}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 5743#L576_T0_S2 [1715] L576_T0_S2-->L577_T0_S2: Formula: (and (<= v_hdr.ipv4.diffserv_14 256) (<= 0 v_hdr.ipv4.diffserv_14))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  AuxVars[]  AssignedVars[] 5744#L577_T0_S2 [2419] L577_T0_S2-->L578_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_14}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 6112#L578_T0_S2 [1996] L578_T0_S2-->L579_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.totalLen_9) (<= v_hdr.ipv4.totalLen_9 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  AuxVars[]  AssignedVars[] 6011#L579_T0_S2 [1904] L579_T0_S2-->L580_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_13}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 5767#L580_T0_S2 [1729] L580_T0_S2-->L581_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.identification_10) (<= v_hdr.ipv4.identification_10 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_10}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_10}  AuxVars[]  AssignedVars[] 5768#L581_T0_S2 [1959] L581_T0_S2-->L582_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_9}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 6073#L582_T0_S2 [2260] L582_T0_S2-->L583_T0_S2: Formula: (and (<= v_hdr.ipv4.flags_13 8) (<= 0 v_hdr.ipv4.flags_13))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_13}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_13}  AuxVars[]  AssignedVars[] 6118#L583_T0_S2 [2004] L583_T0_S2-->L584_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_14}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 6119#L584_T0_S2 [2029] L584_T0_S2-->L585_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.fragOffset_9) (<= v_hdr.ipv4.fragOffset_9 8192))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_9}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_9}  AuxVars[]  AssignedVars[] 6114#L585_T0_S2 [1998] L585_T0_S2-->L586_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 5630#L586_T0_S2 [1653] L586_T0_S2-->L587_T0_S2: Formula: (and (<= v_hdr.ipv4.ttl_13 256) (<= 0 v_hdr.ipv4.ttl_13))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_13}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_13}  AuxVars[]  AssignedVars[] 5631#L587_T0_S2 [2363] L587_T0_S2-->L588_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 5982#L588_T0_S2 [1880] L588_T0_S2-->L589_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.protocol_14) (<= v_hdr.ipv4.protocol_14 256))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  AuxVars[]  AssignedVars[] 5983#L589_T0_S2 [2476] L589_T0_S2-->L590_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_14}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 6334#L590_T0_S2 [2382] L590_T0_S2-->L591_T0_S2: Formula: (and (<= v_hdr.ipv4.hdrChecksum_13 65536) (<= 0 v_hdr.ipv4.hdrChecksum_13))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_13}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_13}  AuxVars[]  AssignedVars[] 6277#L591_T0_S2 [2226] L591_T0_S2-->L592_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 6278#L592_T0_S2 [2279] L592_T0_S2-->L593_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 5476#L593_T0_S2 [1586] L593_T0_S2-->L594_T0_S2: Formula: (not v_hdr.icmp.valid_19)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_19}  AuxVars[]  AssignedVars[hdr.icmp.valid] 5477#L594_T0_S2 [2322] L594_T0_S2-->L595_T0_S2: Formula: (= v_emit_27 (store v_emit_28 v_hdr.icmp_2 false))  InVars {emit=v_emit_28, hdr.icmp=v_hdr.icmp_2}  OutVars{emit=v_emit_27, hdr.icmp=v_hdr.icmp_2}  AuxVars[]  AssignedVars[emit] 6293#L595_T0_S2 [2268] L595_T0_S2-->L596_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_13}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 6294#L596_T0_S2 [2400] L596_T0_S2-->L597_T0_S2: Formula: (and (<= v_hdr.icmp.icmpType_12 256) (<= 0 v_hdr.icmp.icmpType_12))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_12}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_12}  AuxVars[]  AssignedVars[] 6284#L597_T0_S2 [2254] L597_T0_S2-->L598_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_11}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 5702#L598_T0_S2 [1690] L598_T0_S2-->L599_T0_S2: Formula: (and (<= v_hdr.icmp.icmpCode_9 256) (<= 0 v_hdr.icmp.icmpCode_9))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  AuxVars[]  AssignedVars[] 5703#L599_T0_S2 [1894] L599_T0_S2-->L600_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_9}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 6002#L600_T0_S2 [2474] L600_T0_S2-->L601_T0_S2: Formula: (and (<= v_hdr.icmp.hdrChecksum_14 65536) (<= 0 v_hdr.icmp.hdrChecksum_14))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_14}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_14}  AuxVars[]  AssignedVars[] 6241#L601_T0_S2 [2158] L601_T0_S2-->L602_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_12}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 6242#L602_T0_S2 [2316] L602_T0_S2-->L603_T0_S2: Formula: (and (<= v_hdr.icmp.identifier_11 65536) (<= 0 v_hdr.icmp.identifier_11))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_11}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_11}  AuxVars[]  AssignedVars[] 6067#L603_T0_S2 [1956] L603_T0_S2-->L604_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_9}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 6068#L604_T0_S2 [2101] L604_T0_S2-->L605_T0_S2: Formula: (and (<= 0 v_hdr.icmp.seqNumber_13) (<= v_hdr.icmp.seqNumber_13 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_13}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_13}  AuxVars[]  AssignedVars[] 6197#L605_T0_S2 [2258] L605_T0_S2-->L606_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_12}  AuxVars[]  AssignedVars[hdr.icmp.payload] 5858#L606_T0_S2 [1782] L606_T0_S2-->L607_T0_S2: Formula: (and (<= v_hdr.icmp.payload_13 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.icmp.payload_13))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_13}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_13}  AuxVars[]  AssignedVars[] 5859#L607_T0_S2 [1869] L607_T0_S2-->L608_T0_S2: Formula: (not v_hdr.udp.valid_17)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_17}  AuxVars[]  AssignedVars[hdr.udp.valid] 5969#L608_T0_S2 [1871] L608_T0_S2-->L609_T0_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.udp_2 false))  InVars {hdr.udp=v_hdr.udp_2, emit=v_emit_22}  OutVars{hdr.udp=v_hdr.udp_2, emit=v_emit_21}  AuxVars[]  AssignedVars[emit] 5970#L609_T0_S2 [2297] L609_T0_S2-->L610_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_9}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 6303#L610_T0_S2 [2277] L610_T0_S2-->L611_T0_S2: Formula: (and (<= v_hdr.udp.srcPort_10 65536) (<= 0 v_hdr.udp.srcPort_10))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_10}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_10}  AuxVars[]  AssignedVars[] 6014#L611_T0_S2 [1907] L611_T0_S2-->L612_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_23}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 6015#L612_T0_S2 [2402] L612_T0_S2-->L613_T0_S2: Formula: (and (<= v_hdr.udp.dstPort_21 65536) (<= 0 v_hdr.udp.dstPort_21))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_21}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_21}  AuxVars[]  AssignedVars[] 5642#L613_T0_S2 [1658] L613_T0_S2-->L614_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__9}  AuxVars[]  AssignedVars[hdr.udp.length_] 5643#L614_T0_S2 [1817] L614_T0_S2-->L615_T0_S2: Formula: (and (<= 0 v_hdr.udp.length__12) (<= v_hdr.udp.length__12 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__12}  OutVars{hdr.udp.length_=v_hdr.udp.length__12}  AuxVars[]  AssignedVars[] 5899#L615_T0_S2 [2122] L615_T0_S2-->L616_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_13}  AuxVars[]  AssignedVars[hdr.udp.checksum] 5776#L616_T0_S2 [1736] L616_T0_S2-->L617_T0_S2: Formula: (and (<= v_hdr.udp.checksum_14 65536) (<= 0 v_hdr.udp.checksum_14))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_14}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_14}  AuxVars[]  AssignedVars[] 5777#L617_T0_S2 [1845] L617_T0_S2-->L618_T0_S2: Formula: (not v_hdr.paxos.valid_21)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_21}  AuxVars[]  AssignedVars[hdr.paxos.valid] 5938#L618_T0_S2 [2318] L618_T0_S2-->L619_T0_S2: Formula: (= v_emit_35 (store v_emit_36 v_hdr.paxos_2 false))  InVars {emit=v_emit_36, hdr.paxos=v_hdr.paxos_2}  OutVars{emit=v_emit_35, hdr.paxos=v_hdr.paxos_2}  AuxVars[]  AssignedVars[emit] 5711#L619_T0_S2 [1694] L619_T0_S2-->L620_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_13}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 5712#L620_T0_S2 [2003] L620_T0_S2-->L621_T0_S2: Formula: (and (<= 0 v_hdr.paxos.msgtype_14) (<= v_hdr.paxos.msgtype_14 65536))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_14}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_14}  AuxVars[]  AssignedVars[] 6042#L621_T0_S2 [1934] L621_T0_S2-->L622_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_25}  AuxVars[]  AssignedVars[hdr.paxos.inst] 6020#L622_T0_S2 [1914] L622_T0_S2-->L623_T0_S2: Formula: (and (<= 0 v_hdr.paxos.inst_27) (<= v_hdr.paxos.inst_27 4294967296))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_27}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_27}  AuxVars[]  AssignedVars[] 5929#L623_T0_S2 [1839] L623_T0_S2-->L624_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_22}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 5930#L624_T0_S2 [2377] L624_T0_S2-->L625_T0_S2: Formula: (and (<= 0 v_hdr.paxos.rnd_20) (<= v_hdr.paxos.rnd_20 65536))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_20}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_20}  AuxVars[]  AssignedVars[] 6049#L625_T0_S2 [1941] L625_T0_S2-->L626_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_9}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 6050#L626_T0_S2 [2249] L626_T0_S2-->L627_T0_S2: Formula: (and (<= 0 v_hdr.paxos.vrnd_11) (<= v_hdr.paxos.vrnd_11 65536))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_11}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_11}  AuxVars[]  AssignedVars[] 6251#L627_T0_S2 [2169] L627_T0_S2-->L628_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_13}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 6252#L628_T0_S2 [2231] L628_T0_S2-->L629_T0_S2: Formula: (and (<= 0 v_hdr.paxos.acptid_11) (<= v_hdr.paxos.acptid_11 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_11}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_11}  AuxVars[]  AssignedVars[] 6235#L629_T0_S2 [2150] L629_T0_S2-->L630_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 5826#L630_T0_S2 [1765] L630_T0_S2-->L631_T0_S2: Formula: (and (<= v_hdr.paxos.paxoslen_10 4294967296) (<= 0 v_hdr.paxos.paxoslen_10))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  AuxVars[]  AssignedVars[] 5820#L631_T0_S2 [1761] L631_T0_S2-->L632_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_15}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 5821#L632_T0_S2 [2082] L632_T0_S2-->L633_T0_S2: Formula: (and (<= v_hdr.paxos.paxosval_14 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.paxos.paxosval_14))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_14}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_14}  AuxVars[]  AssignedVars[] 6185#L633_T0_S2 [2144] L633_T0_S2-->L634_T0_S2: Formula: (= 0 v_meta.paxos_metadata.round_17)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_17}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 5806#L634_T0_S2 [1754] L634_T0_S2-->L635_T0_S2: Formula: (= v_meta.paxos_metadata.set_drop_15 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_15}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 5491#L635_T0_S2 [1594] L635_T0_S2-->L636_T0_S2: Formula: (= v_meta.paxos_metadata.ack_count_10 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_10}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 5492#L636_T0_S2 [2140] L636_T0_S2-->L637_T0_S2: Formula: (= v_meta.paxos_metadata.ack_acceptors_26 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_26}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 5958#L637_T0_S2 [1862] L637_T0_S2-->L638_T0_S2: Formula: true  InVars {}  OutVars{learner_tbl_0.action_run=v_learner_tbl_0.action_run_12}  AuxVars[]  AssignedVars[learner_tbl_0.action_run] 5766#L638_T0_S2 [1728] L638_T0_S2-->L639_T0_S2: Formula: true  InVars {}  OutVars{reset_consensus_instance_0.action_run=v_reset_consensus_instance_0.action_run_10}  AuxVars[]  AssignedVars[reset_consensus_instance_0.action_run] 5473#L639_T0_S2 [1585] L639_T0_S2-->L640_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 5475#L640_T0_S2 [1938] L640_T0_S2-->L641_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.learnerPort=v_transport_tbl_0.forward.learnerPort_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.learnerPort] 6046#L641_T0_S2 [2125] L641_T0_S2-->L642_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_14}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 6218#L642_T0_S2 [2386] L642_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_12}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 6336#havocProcedureFINAL_T0_S2 [2462] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6312#havocProcedureEXIT_T0_S2 >[2575] havocProcedureEXIT_T0_S2-->L678-D97: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6313#L678-D97 [2319] L678-D97-->L678_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5523#L678_T0_S2 [2491] L678_T0_S2-->L678_T0_S2-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5522#L678_T0_S2-D4 [1606] L678_T0_S2-D4-->_parser_TopParserENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5524#_parser_TopParserENTRY_T0_S2 [1913] _parser_TopParserENTRY_T0_S2-->_parser_TopParserENTRY_T0_S2-D79: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6000#_parser_TopParserENTRY_T0_S2-D79 [1892] _parser_TopParserENTRY_T0_S2-D79-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6001#startENTRY_T0_S2 [2069] startENTRY_T0_S2-->L808_T0_S2: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 6175#L808_T0_S2 [2493] L808_T0_S2-->L811_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_26 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 6147#L811_T0_S2 [2038] L811_T0_S2-->L812_T0_S2: Formula: (= v_hdr.ethernet.etherType_27 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 5677#L812_T0_S2 [2196] L812_T0_S2-->L812_T0_S2-D85: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6034#L812_T0_S2-D85 [1922] L812_T0_S2-D85-->parse_ipv4ENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6035#parse_ipv4ENTRY_T0_S2 [2143] parse_ipv4ENTRY_T0_S2-->L724_T0_S2: Formula: v_hdr.ipv4.valid_31  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_31}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 6231#L724_T0_S2 [2447] L724_T0_S2-->L727_T0_S2: Formula: (not (= v_hdr.ipv4.protocol_20 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  AuxVars[]  AssignedVars[] 6060#L727_T0_S2 [1949] L727_T0_S2-->L728_T0_S2: Formula: (= v_hdr.ipv4.protocol_21 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_21}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_21}  AuxVars[]  AssignedVars[] 5508#L728_T0_S2 [2417] L728_T0_S2-->L728_T0_S2-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6087#L728_T0_S2-D13 [1971] L728_T0_S2-D13-->parse_udpENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6088#parse_udpENTRY_T0_S2 [2406] parse_udpENTRY_T0_S2-->L745_T0_S2: Formula: v_hdr.udp.valid_21  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_21}  AuxVars[]  AssignedVars[hdr.udp.valid] 6338#L745_T0_S2 [2392] L745_T0_S2-->L746_T0_S2: Formula: (= v_hdr.udp.dstPort_29 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_29}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_29}  AuxVars[]  AssignedVars[] 5507#L746_T0_S2 [1600] L746_T0_S2-->L746_T0_S2-D31: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5509#L746_T0_S2-D31 [1714] L746_T0_S2-D31-->parse_paxosENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5745#parse_paxosENTRY_T0_S2 [2355] parse_paxosENTRY_T0_S2-->L737_T0_S2: Formula: v_hdr.paxos.valid_37  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_37}  AuxVars[]  AssignedVars[hdr.paxos.valid] 5602#L737_T0_S2 [1921] L737_T0_S2-->L737_T0_S2-D82: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6030#L737_T0_S2-D82 [2098] L737_T0_S2-D82-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5852#acceptFINAL_T0_S2 [1779] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5601#acceptEXIT_T0_S2 >[2543] acceptEXIT_T0_S2-->parse_paxosFINAL-D169: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5603#parse_paxosFINAL-D169 [2482] parse_paxosFINAL-D169-->parse_paxosFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5961#parse_paxosFINAL_T0_S2 [1863] parse_paxosFINAL_T0_S2-->parse_paxosEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5962#parse_paxosEXIT_T0_S2 >[2517] parse_paxosEXIT_T0_S2-->L745-1-D184: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5809#L745-1-D184 [1756] L745-1-D184-->L745-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5810#L745-1_T0_S2 [2223] L745-1_T0_S2-->parse_udpEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6274#parse_udpEXIT_T0_S2 >[2525] parse_udpEXIT_T0_S2-->L727-1-D157: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6111#L727-1-D157 [1995] L727-1-D157-->L727-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5676#L727-1_T0_S2 [1678] L727-1_T0_S2-->parse_ipv4EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5678#parse_ipv4EXIT_T0_S2 >[2726] parse_ipv4EXIT_T0_S2-->L811-1-D142: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6037#L811-1-D142 [1927] L811-1-D142-->L811-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6038#L811-1_T0_S2 [2001] L811-1_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6089#startEXIT_T0_S2 >[2643] startEXIT_T0_S2-->_parser_TopParserFINAL-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6090#_parser_TopParserFINAL-D121 [2330] _parser_TopParserFINAL-D121-->_parser_TopParserFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6222#_parser_TopParserFINAL_T0_S2 [2130] _parser_TopParserFINAL_T0_S2-->_parser_TopParserEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6108#_parser_TopParserEXIT_T0_S2 >[2686] _parser_TopParserEXIT_T0_S2-->L679-D148: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6109#L679-D148 [2378] L679-D148-->L679_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6247#L679_T0_S2 [2204] L679_T0_S2-->L679_T0_S2-D88: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6246#L679_T0_S2-D88 [2164] L679_T0_S2-D88-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6248#verifyChecksumFINAL_T0_S2 [2225] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6275#verifyChecksumEXIT_T0_S2 >[2601] verifyChecksumEXIT_T0_S2-->L680-D154: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6333#L680-D154 [2369] L680-D154-->L680_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5529#L680_T0_S2 [2436] L680_T0_S2-->L680_T0_S2-D55: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6259#L680_T0_S2-D55 [2184] L680_T0_S2-D55-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5870#ingressENTRY_T0_S2 [1794] ingressENTRY_T0_S2-->L650_T0_S2: Formula: v_hdr.ipv4.valid_24  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_24}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_24}  AuxVars[]  AssignedVars[] 5871#L650_T0_S2 [1808] L650_T0_S2-->L651_T0_S2: Formula: v_hdr.paxos.valid_24  InVars {hdr.paxos.valid=v_hdr.paxos.valid_24}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_24}  AuxVars[]  AssignedVars[] 5552#L651_T0_S2 [2141] L651_T0_S2-->L651_T0_S2-D91: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5955#L651_T0_S2-D91 [1859] L651_T0_S2-D91-->read_roundENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5867#read_roundENTRY_T0_S2 [1787] read_roundENTRY_T0_S2-->L764_T0_S2: Formula: (= (select v_registerRound_0_29 v_hdr.paxos.inst_34) v_meta.paxos_metadata.round_33)  InVars {registerRound_0=v_registerRound_0_29, hdr.paxos.inst=v_hdr.paxos.inst_34}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_34, meta.paxos_metadata.round=v_meta.paxos_metadata.round_33, registerRound_0=v_registerRound_0_29}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 5860#L764_T0_S2 [1783] L764_T0_S2-->L766_T0_S2: Formula: (= v_meta.paxos_metadata.set_drop_17 1)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_17}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 5739#L766_T0_S2 [1711] L766_T0_S2-->read_roundFINAL_T0_S2: Formula: (= v_meta.paxos_metadata.ack_acceptors_50 (select v_registerHistory2B_0_28 v_hdr.paxos.inst_35))  InVars {registerHistory2B_0=v_registerHistory2B_0_28, hdr.paxos.inst=v_hdr.paxos.inst_35}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_35, registerHistory2B_0=v_registerHistory2B_0_28, meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_50}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 5740#read_roundFINAL_T0_S2 [1734] read_roundFINAL_T0_S2-->read_roundEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5551#read_roundEXIT_T0_S2 >[2753] read_roundEXIT_T0_S2-->L651-1-D136: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5553#L651-1-D136 [2075] L651-1-D136-->L651-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6180#L651-1_T0_S2 [2210] L651-1_T0_S2-->L656_T0_S2: Formula: (not (< v_meta.paxos_metadata.round_31 v_hdr.paxos.rnd_34))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_34, meta.paxos_metadata.round=v_meta.paxos_metadata.round_31}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_34, meta.paxos_metadata.round=v_meta.paxos_metadata.round_31}  AuxVars[]  AssignedVars[] 5656#L656_T0_S2 [1666] L656_T0_S2-->L656-1_T0_S2: Formula: (not (= v_hdr.paxos.rnd_30 v_meta.paxos_metadata.round_27))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_30, meta.paxos_metadata.round=v_meta.paxos_metadata.round_27}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_30, meta.paxos_metadata.round=v_meta.paxos_metadata.round_27}  AuxVars[]  AssignedVars[] 5657#L656-1_T0_S2 [1789] L656-1_T0_S2-->L649_T0_S2: Formula: (and (not (= v_meta.paxos_metadata.ack_acceptors_39 5)) (not (= v_meta.paxos_metadata.ack_acceptors_39 3)) (not (= v_meta.paxos_metadata.ack_acceptors_39 6)))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_39}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_39}  AuxVars[]  AssignedVars[] 5528#L649_T0_S2 [1608] L649_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5530#ingressEXIT_T0_S2 >[2637] ingressEXIT_T0_S2-->L681-D145: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6124#L681-D145 [2253] L681-D145-->L681_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5498#L681_T0_S2 [1596] L681_T0_S2-->L681_T0_S2-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5500#L681_T0_S2-D1 [2007] L681_T0_S2-D1-->egressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5616#egressENTRY_T0_S2 [2239] egressENTRY_T0_S2-->egressENTRY_T0_S2-D73: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5988#egressENTRY_T0_S2-D73 [1883] egressENTRY_T0_S2-D73-->place_holder_table_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5956#place_holder_table_0.applyENTRY_T0_S2 [1858] place_holder_table_0.applyENTRY_T0_S2-->L753_T0_S2: Formula: (not (= v_place_holder_table_0.action_run_16 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_16}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_16}  AuxVars[]  AssignedVars[] 5792#L753_T0_S2 [1744] L753_T0_S2-->place_holder_table_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5615#place_holder_table_0.applyEXIT_T0_S2 >[2501] place_holder_table_0.applyEXIT_T0_S2-->egressFINAL-D109: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5617#egressFINAL-D109 [2027] egressFINAL-D109-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5516#egressFINAL_T0_S2 [1603] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5517#egressEXIT_T0_S2 >[2678] egressEXIT_T0_S2-->L682-D187: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5824#L682-D187 [1764] L682-D187-->L682_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5825#L682_T0_S2 [2056] L682_T0_S2-->L682_T0_S2-D28: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5872#L682_T0_S2-D28 [1796] L682_T0_S2-D28-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5873#computeChecksumFINAL_T0_S2 [2009] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6125#computeChecksumEXIT_T0_S2 >[2737] computeChecksumEXIT_T0_S2-->L683-D118: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5927#L683-D118 [1837] L683-D118-->L683_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5928#L683_T0_S2 [2384] L683_T0_S2-->L684-1_T0_S2: Formula: v_forward_21  InVars {forward=v_forward_21}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[] 5699#L684-1_T0_S2 [1939] L684-1_T0_S2-->L688_T0_S2: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_32 3))) (or (and (not v__p4ltl_0_7) (not .cse0)) (and v__p4ltl_0_7 .cse0)))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_32}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_32, _p4ltl_0=v__p4ltl_0_7}  AuxVars[]  AssignedVars[_p4ltl_0] 6047#L688_T0_S2 [2189] L688_T0_S2-->L689_T0_S2: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_35 5))) (or (and v__p4ltl_1_7 .cse0) (and (not .cse0) (not v__p4ltl_1_7))))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_35}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_35, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[_p4ltl_1] 6140#L689_T0_S2 [2025] L689_T0_S2-->L690_T0_S2: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_30 6))) (or (and v__p4ltl_2_6 .cse0) (and (not .cse0) (not v__p4ltl_2_6))))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_30}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_30}  AuxVars[]  AssignedVars[_p4ltl_2] 5547#L690_T0_S2 [1615] L690_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v__p4ltl_free_a_2 v_hdr.paxos.inst_30))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_30, _p4ltl_free_a=v__p4ltl_free_a_2}  OutVars{_p4ltl_3=v__p4ltl_3_6, hdr.paxos.inst=v_hdr.paxos.inst_30, _p4ltl_free_a=v__p4ltl_free_a_2}  AuxVars[]  AssignedVars[_p4ltl_3] 5548#mainFINAL_T0_S2 [1781] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5857#mainEXIT_T0_S2 >[2785] mainEXIT_T0_S2-->L696-1-D130: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5974#L696-1-D130 [1875] L696-1-D130-->L696-1_accept_S5: Formula: (and (not v__p4ltl_2_10) v__p4ltl_3_10 (not v_drop_32) (not v__p4ltl_0_10) v_hdr.ipv4.valid_30 (not v__p4ltl_1_10) v_hdr.paxos.valid_34)  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_10, _p4ltl_1=v__p4ltl_1_10, hdr.ipv4.valid=v_hdr.ipv4.valid_30, drop=v_drop_32, hdr.paxos.valid=v_hdr.paxos.valid_34}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_10, _p4ltl_1=v__p4ltl_1_10, hdr.ipv4.valid=v_hdr.ipv4.valid_30, drop=v_drop_32, hdr.paxos.valid=v_hdr.paxos.valid_34}  AuxVars[]  AssignedVars[] 5976#L696-1_accept_S5 
[2023-01-16 06:40:08,593 INFO  L754   eck$LassoCheckResult]: Loop: 5976#L696-1_accept_S5 [2426] L696-1_accept_S5-->L696_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5653#L696_accept_S5 [2396] L696_accept_S5-->L696_accept_S5-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6335#L696_accept_S5-D42 [2385] L696_accept_S5-D42-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5479#mainENTRY_accept_S5 [2224] mainENTRY_accept_S5-->mainENTRY_accept_S5-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5888#mainENTRY_accept_S5-D54 [1805] mainENTRY_accept_S5-D54-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5889#havocProcedureENTRY_accept_S5 [1843] havocProcedureENTRY_accept_S5-->L527_accept_S5: Formula: (not v_drop_25)  InVars {}  OutVars{drop=v_drop_25}  AuxVars[]  AssignedVars[drop] 5936#L527_accept_S5 [2424] L527_accept_S5-->L528_accept_S5: Formula: (not v_forward_17)  InVars {}  OutVars{forward=v_forward_17}  AuxVars[]  AssignedVars[forward] 6318#L528_accept_S5 [2327] L528_accept_S5-->L529_accept_S5: Formula: (= v_standard_metadata.ingress_port_8 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_8}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 5758#L529_accept_S5 [1723] L529_accept_S5-->L530_accept_S5: Formula: (= v_standard_metadata.egress_spec_16 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_16}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 5759#L530_accept_S5 [1903] L530_accept_S5-->L531_accept_S5: Formula: (= 0 v_standard_metadata.egress_port_17)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_17}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 5688#L531_accept_S5 [1681] L531_accept_S5-->L532_accept_S5: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 5689#L532_accept_S5 [2271] L532_accept_S5-->L533_accept_S5: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 5900#L533_accept_S5 [1816] L533_accept_S5-->L534_accept_S5: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 5881#L534_accept_S5 [1802] L534_accept_S5-->L535_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 5882#L535_accept_S5 [2298] L535_accept_S5-->L536_accept_S5: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 5853#L536_accept_S5 [1780] L536_accept_S5-->L537_accept_S5: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 5854#L537_accept_S5 [1870] L537_accept_S5-->L538_accept_S5: Formula: (= v_standard_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 5647#L538_accept_S5 [1661] L538_accept_S5-->L539_accept_S5: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 5648#L539_accept_S5 [1757] L539_accept_S5-->L540_accept_S5: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 5811#L540_accept_S5 [2466] L540_accept_S5-->L541_accept_S5: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 6205#L541_accept_S5 [2110] L541_accept_S5-->L542_accept_S5: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 6206#L542_accept_S5 [2251] L542_accept_S5-->L543_accept_S5: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 5845#L543_accept_S5 [1775] L543_accept_S5-->L544_accept_S5: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 5846#L544_accept_S5 [2155] L544_accept_S5-->L545_accept_S5: Formula: (= v_emit_23 (store v_emit_24 v_hdr.ethernet_2 false))  InVars {emit=v_emit_24, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_23, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 6134#L545_accept_S5 [2020] L545_accept_S5-->L546_accept_S5: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 5612#L546_accept_S5 [1645] L546_accept_S5-->L547_accept_S5: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 5613#L547_accept_S5 [1929] L547_accept_S5-->L548_accept_S5: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 5579#L548_accept_S5 [1632] L548_accept_S5-->L549_accept_S5: Formula: (and (<= v_hdr.ethernet.etherType_18 65536) (<= 0 v_hdr.ethernet.etherType_18))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  AuxVars[]  AssignedVars[] 5580#L549_accept_S5 [2345] L549_accept_S5-->L550_accept_S5: Formula: (not v_hdr.arp.valid_17)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_17}  AuxVars[]  AssignedVars[hdr.arp.valid] 5505#L550_accept_S5 [1599] L550_accept_S5-->L551_accept_S5: Formula: (= v_emit_45 (store v_emit_46 v_hdr.arp_4 false))  InVars {emit=v_emit_46, hdr.arp=v_hdr.arp_4}  OutVars{emit=v_emit_45, hdr.arp=v_hdr.arp_4}  AuxVars[]  AssignedVars[emit] 5506#L551_accept_S5 [2041] L551_accept_S5-->L552_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_10}  AuxVars[]  AssignedVars[hdr.arp.hrd] 6148#L552_accept_S5 [2215] L552_accept_S5-->L553_accept_S5: Formula: (and (<= 0 v_hdr.arp.hrd_11) (<= v_hdr.arp.hrd_11 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_11}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_11}  AuxVars[]  AssignedVars[] 5837#L553_accept_S5 [1771] L553_accept_S5-->L554_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_14}  AuxVars[]  AssignedVars[hdr.arp.pro] 5838#L554_accept_S5 [2248] L554_accept_S5-->L555_accept_S5: Formula: (and (<= v_hdr.arp.pro_13 65536) (<= 0 v_hdr.arp.pro_13))  InVars {hdr.arp.pro=v_hdr.arp.pro_13}  OutVars{hdr.arp.pro=v_hdr.arp.pro_13}  AuxVars[]  AssignedVars[] 5670#L555_accept_S5 [1674] L555_accept_S5-->L556_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_12}  AuxVars[]  AssignedVars[hdr.arp.hln] 5671#L556_accept_S5 [1691] L556_accept_S5-->L557_accept_S5: Formula: (and (<= 0 v_hdr.arp.hln_11) (<= v_hdr.arp.hln_11 256))  InVars {hdr.arp.hln=v_hdr.arp.hln_11}  OutVars{hdr.arp.hln=v_hdr.arp.hln_11}  AuxVars[]  AssignedVars[] 5704#L557_accept_S5 [2441] L557_accept_S5-->L558_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_12}  AuxVars[]  AssignedVars[hdr.arp.pln] 5730#L558_accept_S5 [1705] L558_accept_S5-->L559_accept_S5: Formula: (and (<= v_hdr.arp.pln_9 256) (<= 0 v_hdr.arp.pln_9))  InVars {hdr.arp.pln=v_hdr.arp.pln_9}  OutVars{hdr.arp.pln=v_hdr.arp.pln_9}  AuxVars[]  AssignedVars[] 5731#L559_accept_S5 [2362] L559_accept_S5-->L560_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_11}  AuxVars[]  AssignedVars[hdr.arp.op] 6307#L560_accept_S5 [2288] L560_accept_S5-->L561_accept_S5: Formula: (and (<= v_hdr.arp.op_13 65536) (<= 0 v_hdr.arp.op_13))  InVars {hdr.arp.op=v_hdr.arp.op_13}  OutVars{hdr.arp.op=v_hdr.arp.op_13}  AuxVars[]  AssignedVars[] 5705#L561_accept_S5 [1692] L561_accept_S5-->L562_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_11}  AuxVars[]  AssignedVars[hdr.arp.sha] 5706#L562_accept_S5 [2127] L562_accept_S5-->L563_accept_S5: Formula: (and (<= v_hdr.arp.sha_13 281474976710656) (<= 0 v_hdr.arp.sha_13))  InVars {hdr.arp.sha=v_hdr.arp.sha_13}  OutVars{hdr.arp.sha=v_hdr.arp.sha_13}  AuxVars[]  AssignedVars[] 6128#L563_accept_S5 [2013] L563_accept_S5-->L564_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_10}  AuxVars[]  AssignedVars[hdr.arp.spa] 6129#L564_accept_S5 [2357] L564_accept_S5-->L565_accept_S5: Formula: (and (<= 0 v_hdr.arp.spa_9) (<= v_hdr.arp.spa_9 4294967296))  InVars {hdr.arp.spa=v_hdr.arp.spa_9}  OutVars{hdr.arp.spa=v_hdr.arp.spa_9}  AuxVars[]  AssignedVars[] 6328#L565_accept_S5 [2490] L565_accept_S5-->L566_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_11}  AuxVars[]  AssignedVars[hdr.arp.tha] 5948#L566_accept_S5 [1853] L566_accept_S5-->L567_accept_S5: Formula: (and (<= v_hdr.arp.tha_10 281474976710656) (<= 0 v_hdr.arp.tha_10))  InVars {hdr.arp.tha=v_hdr.arp.tha_10}  OutVars{hdr.arp.tha=v_hdr.arp.tha_10}  AuxVars[]  AssignedVars[] 5933#L567_accept_S5 [1841] L567_accept_S5-->L568_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_14}  AuxVars[]  AssignedVars[hdr.arp.tpa] 5934#L568_accept_S5 [2022] L568_accept_S5-->L569_accept_S5: Formula: (and (<= v_hdr.arp.tpa_13 4294967296) (<= 0 v_hdr.arp.tpa_13))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_13}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_13}  AuxVars[]  AssignedVars[] 6136#L569_accept_S5 [2448] L569_accept_S5-->L570_accept_S5: Formula: (not v_hdr.ipv4.valid_18)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_18}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 5583#L570_accept_S5 [1634] L570_accept_S5-->L571_accept_S5: Formula: (= v_emit_47 (store v_emit_48 v_hdr.ipv4_4 false))  InVars {hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_48}  OutVars{hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_47}  AuxVars[]  AssignedVars[emit] 5584#L571_accept_S5 [1994] L571_accept_S5-->L572_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_14}  AuxVars[]  AssignedVars[hdr.ipv4.version] 6110#L572_accept_S5 [2090] L572_accept_S5-->L573_accept_S5: Formula: (and (<= v_hdr.ipv4.version_12 16) (<= 0 v_hdr.ipv4.version_12))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_12}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_12}  AuxVars[]  AssignedVars[] 6191#L573_accept_S5 [2230] L573_accept_S5-->L574_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 6239#L574_accept_S5 [2153] L574_accept_S5-->L575_accept_S5: Formula: (and (<= v_hdr.ipv4.ihl_10 16) (<= 0 v_hdr.ipv4.ihl_10))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[] 5721#L575_accept_S5 [1702] L575_accept_S5-->L576_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 5628#L576_accept_S5 [1652] L576_accept_S5-->L577_accept_S5: Formula: (and (<= 0 v_hdr.ipv4.diffserv_12) (<= v_hdr.ipv4.diffserv_12 256))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  AuxVars[]  AssignedVars[] 5629#L577_accept_S5 [2247] L577_accept_S5-->L578_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_11}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 6138#L578_accept_S5 [2023] L578_accept_S5-->L579_accept_S5: Formula: (and (<= 0 v_hdr.ipv4.totalLen_13) (<= v_hdr.ipv4.totalLen_13 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  AuxVars[]  AssignedVars[] 6139#L579_accept_S5 [2467] L579_accept_S5-->L580_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 6301#L580_accept_S5 [2276] L580_accept_S5-->L581_accept_S5: Formula: (and (<= v_hdr.ipv4.identification_14 65536) (<= 0 v_hdr.ipv4.identification_14))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_14}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_14}  AuxVars[]  AssignedVars[] 6302#L581_accept_S5 [2408] L581_accept_S5-->L582_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_12}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 5741#L582_accept_S5 [1713] L582_accept_S5-->L583_accept_S5: Formula: (and (<= 0 v_hdr.ipv4.flags_10) (<= v_hdr.ipv4.flags_10 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_10}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_10}  AuxVars[]  AssignedVars[] 5742#L583_accept_S5 [2244] L583_accept_S5-->L584_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 6234#L584_accept_S5 [2149] L584_accept_S5-->L585_accept_S5: Formula: (and (<= 0 v_hdr.ipv4.fragOffset_13) (<= v_hdr.ipv4.fragOffset_13 8192))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_13}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_13}  AuxVars[]  AssignedVars[] 5965#L585_accept_S5 [1865] L585_accept_S5-->L586_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 5966#L586_accept_S5 [1952] L586_accept_S5-->L587_accept_S5: Formula: (and (<= 0 v_hdr.ipv4.ttl_12) (<= v_hdr.ipv4.ttl_12 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[] 6062#L587_accept_S5 [2401] L587_accept_S5-->L588_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 6105#L588_accept_S5 [1990] L588_accept_S5-->L589_accept_S5: Formula: (and (<= v_hdr.ipv4.protocol_17 256) (<= 0 v_hdr.ipv4.protocol_17))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  AuxVars[]  AssignedVars[] 6106#L589_accept_S5 [2479] L589_accept_S5-->L590_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 6253#L590_accept_S5 [2170] L590_accept_S5-->L591_accept_S5: Formula: (and (<= 0 v_hdr.ipv4.hdrChecksum_10) (<= v_hdr.ipv4.hdrChecksum_10 65536))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  AuxVars[]  AssignedVars[] 6254#L591_accept_S5 [2236] L591_accept_S5-->L592_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 6280#L592_accept_S5 [2438] L592_accept_S5-->L593_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 6329#L593_accept_S5 [2359] L593_accept_S5-->L594_accept_S5: Formula: (not v_hdr.icmp.valid_18)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_18}  AuxVars[]  AssignedVars[hdr.icmp.valid] 5782#L594_accept_S5 [1739] L594_accept_S5-->L595_accept_S5: Formula: (= v_emit_53 (store v_emit_54 v_hdr.icmp_4 false))  InVars {emit=v_emit_54, hdr.icmp=v_hdr.icmp_4}  OutVars{emit=v_emit_53, hdr.icmp=v_hdr.icmp_4}  AuxVars[]  AssignedVars[emit] 5783#L595_accept_S5 [2123] L595_accept_S5-->L596_accept_S5: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_10}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 6217#L596_accept_S5 [2128] L596_accept_S5-->L597_accept_S5: Formula: (and (<= 0 v_hdr.icmp.icmpType_11) (<= v_hdr.icmp.icmpType_11 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_11}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_11}  AuxVars[]  AssignedVars[] 6220#L597_accept_S5 [2309] L597_accept_S5-->L598_accept_S5: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_14}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 6270#L598_accept_S5 [2212] L598_accept_S5-->L599_accept_S5: Formula: (and (<= v_hdr.icmp.icmpCode_10 256) (<= 0 v_hdr.icmp.icmpCode_10))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  AuxVars[]  AssignedVars[] 6271#L599_accept_S5 [2242] L599_accept_S5-->L600_accept_S5: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_12}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 5489#L600_accept_S5 [1593] L600_accept_S5-->L601_accept_S5: Formula: (and (<= 0 v_hdr.icmp.hdrChecksum_11) (<= v_hdr.icmp.hdrChecksum_11 65536))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_11}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_11}  AuxVars[]  AssignedVars[] 5490#L601_accept_S5 [1604] L601_accept_S5-->L602_accept_S5: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_9}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 5518#L602_accept_S5 [2416] L602_accept_S5-->L603_accept_S5: Formula: (and (<= v_hdr.icmp.identifier_13 65536) (<= 0 v_hdr.icmp.identifier_13))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_13}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_13}  AuxVars[]  AssignedVars[] 5874#L603_accept_S5 [1797] L603_accept_S5-->L604_accept_S5: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 5875#L604_accept_S5 [1976] L604_accept_S5-->L605_accept_S5: Formula: (and (<= v_hdr.icmp.seqNumber_14 65536) (<= 0 v_hdr.icmp.seqNumber_14))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_14}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_14}  AuxVars[]  AssignedVars[] 6093#L605_accept_S5 [2163] L605_accept_S5-->L606_accept_S5: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_14}  AuxVars[]  AssignedVars[hdr.icmp.payload] 6245#L606_accept_S5 [2320] L606_accept_S5-->L607_accept_S5: Formula: (and (<= v_hdr.icmp.payload_11 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.icmp.payload_11))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_11}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_11}  AuxVars[]  AssignedVars[] 5707#L607_accept_S5 [1693] L607_accept_S5-->L608_accept_S5: Formula: (not v_hdr.udp.valid_19)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_19}  AuxVars[]  AssignedVars[hdr.udp.valid] 5659#L608_accept_S5 [1668] L608_accept_S5-->L609_accept_S5: Formula: (= v_emit_29 (store v_emit_30 v_hdr.udp_3 false))  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_30}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_29}  AuxVars[]  AssignedVars[emit] 5660#L609_accept_S5 [2292] L609_accept_S5-->L610_accept_S5: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_14}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 6095#L610_accept_S5 [1978] L610_accept_S5-->L611_accept_S5: Formula: (and (<= v_hdr.udp.srcPort_12 65536) (<= 0 v_hdr.udp.srcPort_12))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_12}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_12}  AuxVars[]  AssignedVars[] 6096#L611_accept_S5 [2099] L611_accept_S5-->L612_accept_S5: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_20}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 6195#L612_accept_S5 [2280] L612_accept_S5-->L613_accept_S5: Formula: (and (<= 0 v_hdr.udp.dstPort_19) (<= v_hdr.udp.dstPort_19 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_19}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_19}  AuxVars[]  AssignedVars[] 6295#L613_accept_S5 [2269] L613_accept_S5-->L614_accept_S5: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__13}  AuxVars[]  AssignedVars[hdr.udp.length_] 6273#L614_accept_S5 [2217] L614_accept_S5-->L615_accept_S5: Formula: (and (<= v_hdr.udp.length__10 65536) (<= 0 v_hdr.udp.length__10))  InVars {hdr.udp.length_=v_hdr.udp.length__10}  OutVars{hdr.udp.length_=v_hdr.udp.length__10}  AuxVars[]  AssignedVars[] 6144#L615_accept_S5 [2035] L615_accept_S5-->L616_accept_S5: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_10}  AuxVars[]  AssignedVars[hdr.udp.checksum] 5795#L616_accept_S5 [1747] L616_accept_S5-->L617_accept_S5: Formula: (and (<= 0 v_hdr.udp.checksum_11) (<= v_hdr.udp.checksum_11 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_11}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[] 5756#L617_accept_S5 [1722] L617_accept_S5-->L618_accept_S5: Formula: (not v_hdr.paxos.valid_22)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_22}  AuxVars[]  AssignedVars[hdr.paxos.valid] 5757#L618_accept_S5 [2065] L618_accept_S5-->L619_accept_S5: Formula: (= v_emit_39 (store v_emit_40 v_hdr.paxos_4 false))  InVars {emit=v_emit_40, hdr.paxos=v_hdr.paxos_4}  OutVars{emit=v_emit_39, hdr.paxos=v_hdr.paxos_4}  AuxVars[]  AssignedVars[emit] 6171#L619_accept_S5 [2173] L619_accept_S5-->L620_accept_S5: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_12}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 6255#L620_accept_S5 [2449] L620_accept_S5-->L621_accept_S5: Formula: (and (<= v_hdr.paxos.msgtype_9 65536) (<= 0 v_hdr.paxos.msgtype_9))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_9}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_9}  AuxVars[]  AssignedVars[] 6268#L621_accept_S5 [2208] L621_accept_S5-->L622_accept_S5: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_29}  AuxVars[]  AssignedVars[hdr.paxos.inst] 6203#L622_accept_S5 [2107] L622_accept_S5-->L623_accept_S5: Formula: (and (<= v_hdr.paxos.inst_24 4294967296) (<= 0 v_hdr.paxos.inst_24))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_24}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_24}  AuxVars[]  AssignedVars[] 6077#L623_accept_S5 [1964] L623_accept_S5-->L624_accept_S5: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_18}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 5901#L624_accept_S5 [1818] L624_accept_S5-->L625_accept_S5: Formula: (and (<= v_hdr.paxos.rnd_17 65536) (<= 0 v_hdr.paxos.rnd_17))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_17}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_17}  AuxVars[]  AssignedVars[] 5843#L625_accept_S5 [1774] L625_accept_S5-->L626_accept_S5: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_13}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 5844#L626_accept_S5 [1925] L626_accept_S5-->L627_accept_S5: Formula: (and (<= 0 v_hdr.paxos.vrnd_14) (<= v_hdr.paxos.vrnd_14 65536))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_14}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_14}  AuxVars[]  AssignedVars[] 5661#L627_accept_S5 [1669] L627_accept_S5-->L628_accept_S5: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_15}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 5604#L628_accept_S5 [1644] L628_accept_S5-->L629_accept_S5: Formula: (and (<= v_hdr.paxos.acptid_14 65536) (<= 0 v_hdr.paxos.acptid_14))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_14}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_14}  AuxVars[]  AssignedVars[] 5605#L629_accept_S5 [2341] L629_accept_S5-->L630_accept_S5: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_11}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 6213#L630_accept_S5 [2118] L630_accept_S5-->L631_accept_S5: Formula: (and (<= 0 v_hdr.paxos.paxoslen_13) (<= v_hdr.paxos.paxoslen_13 4294967296))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_13}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_13}  AuxVars[]  AssignedVars[] 6214#L631_accept_S5 [2291] L631_accept_S5-->L632_accept_S5: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_18}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 6266#L632_accept_S5 [2200] L632_accept_S5-->L633_accept_S5: Formula: (and (<= v_hdr.paxos.paxosval_17 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.paxos.paxosval_17))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_17}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_17}  AuxVars[]  AssignedVars[] 6227#L633_accept_S5 [2137] L633_accept_S5-->L634_accept_S5: Formula: (= 0 v_meta.paxos_metadata.round_18)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_18}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 5937#L634_accept_S5 [1844] L634_accept_S5-->L635_accept_S5: Formula: (= v_meta.paxos_metadata.set_drop_14 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_14}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 5541#L635_accept_S5 [1614] L635_accept_S5-->L636_accept_S5: Formula: (= v_meta.paxos_metadata.ack_count_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 5542#L636_accept_S5 [1945] L636_accept_S5-->L637_accept_S5: Formula: (= v_meta.paxos_metadata.ack_acceptors_28 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_28}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 5814#L637_accept_S5 [1759] L637_accept_S5-->L638_accept_S5: Formula: true  InVars {}  OutVars{learner_tbl_0.action_run=v_learner_tbl_0.action_run_11}  AuxVars[]  AssignedVars[learner_tbl_0.action_run] 5815#L638_accept_S5 [2220] L638_accept_S5-->L639_accept_S5: Formula: true  InVars {}  OutVars{reset_consensus_instance_0.action_run=v_reset_consensus_instance_0.action_run_11}  AuxVars[]  AssignedVars[reset_consensus_instance_0.action_run] 5478#L639_accept_S5 [1587] L639_accept_S5-->L640_accept_S5: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 5480#L640_accept_S5 [2373] L640_accept_S5-->L641_accept_S5: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.learnerPort=v_transport_tbl_0.forward.learnerPort_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.learnerPort] 5590#L641_accept_S5 [1637] L641_accept_S5-->L642_accept_S5: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_13}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 5591#L642_accept_S5 [2142] L642_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_10}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 6172#havocProcedureFINAL_accept_S5 [2066] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6173#havocProcedureEXIT_accept_S5 >[2563] havocProcedureEXIT_accept_S5-->L678-D99: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6198#L678-D99 [2381] L678-D99-->L678_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5780#L678_accept_S5 [2131] L678_accept_S5-->L678_accept_S5-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5890#L678_accept_S5-D6 [1807] L678_accept_S5-D6-->_parser_TopParserENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5487#_parser_TopParserENTRY_accept_S5 [1738] _parser_TopParserENTRY_accept_S5-->_parser_TopParserENTRY_accept_S5-D81: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5781#_parser_TopParserENTRY_accept_S5-D81 [2119] _parser_TopParserENTRY_accept_S5-D81-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6215#startENTRY_accept_S5 [2252] startENTRY_accept_S5-->L808_accept_S5: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 6283#L808_accept_S5 [2487] L808_accept_S5-->L811_accept_S5: Formula: (not (= v_hdr.ethernet.etherType_30 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 5486#L811_accept_S5 [1590] L811_accept_S5-->L812_accept_S5: Formula: (= v_hdr.ethernet.etherType_23 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  AuxVars[]  AssignedVars[] 5488#L812_accept_S5 [1896] L812_accept_S5-->L812_accept_S5-D87: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5641#L812_accept_S5-D87 [1657] L812_accept_S5-D87-->parse_ipv4ENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5575#parse_ipv4ENTRY_accept_S5 [1630] parse_ipv4ENTRY_accept_S5-->L724_accept_S5: Formula: v_hdr.ipv4.valid_33  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_33}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 5576#L724_accept_S5 [2282] L724_accept_S5-->L727_accept_S5: Formula: (not (= v_hdr.ipv4.protocol_30 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_30}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_30}  AuxVars[]  AssignedVars[] 5592#L727_accept_S5 [1638] L727_accept_S5-->L728_accept_S5: Formula: (= v_hdr.ipv4.protocol_27 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_27}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_27}  AuxVars[]  AssignedVars[] 5496#L728_accept_S5 [1912] L728_accept_S5-->L728_accept_S5-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6019#L728_accept_S5-D15 [2182] L728_accept_S5-D15-->parse_udpENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6258#parse_udpENTRY_accept_S5 [2371] parse_udpENTRY_accept_S5-->L745_accept_S5: Formula: v_hdr.udp.valid_20  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_20}  AuxVars[]  AssignedVars[hdr.udp.valid] 6181#L745_accept_S5 [2076] L745_accept_S5-->L746_accept_S5: Formula: (= v_hdr.udp.dstPort_31 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_31}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_31}  AuxVars[]  AssignedVars[] 5951#L746_accept_S5 [1855] L746_accept_S5-->L746_accept_S5-D33: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5952#L746_accept_S5-D33 [2454] L746_accept_S5-D33-->parse_paxosENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6174#parse_paxosENTRY_accept_S5 [2068] parse_paxosENTRY_accept_S5-->L737_accept_S5: Formula: v_hdr.paxos.valid_36  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_36}  AuxVars[]  AssignedVars[hdr.paxos.valid] 5709#L737_accept_S5 [2337] L737_accept_S5-->L737_accept_S5-D84: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6153#L737_accept_S5-D84 [2047] L737_accept_S5-D84-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6154#acceptFINAL_accept_S5 [2338] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5708#acceptEXIT_accept_S5 >[2626] acceptEXIT_accept_S5-->parse_paxosFINAL-D171: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5710#parse_paxosFINAL-D171 [2478] parse_paxosFINAL-D171-->parse_paxosFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6324#parse_paxosFINAL_accept_S5 [2351] parse_paxosFINAL_accept_S5-->parse_paxosEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6325#parse_paxosEXIT_accept_S5 >[2755] parse_paxosEXIT_accept_S5-->L745-1-D186: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6290#L745-1-D186 [2264] L745-1-D186-->L745-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6044#L745-1_accept_S5 [1936] L745-1_accept_S5-->parse_udpEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5495#parse_udpEXIT_accept_S5 >[2714] parse_udpEXIT_accept_S5-->L727-1-D159: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5497#L727-1-D159 [2376] L727-1-D159-->L727-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6204#L727-1_accept_S5 [2109] L727-1_accept_S5-->parse_ipv4EXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6058#parse_ipv4EXIT_accept_S5 >[2623] parse_ipv4EXIT_accept_S5-->L811-1-D144: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6059#L811-1-D144 [2489] L811-1-D144-->L811-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6098#L811-1_accept_S5 [1982] L811-1_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5855#startEXIT_accept_S5 >[2782] startEXIT_accept_S5-->_parser_TopParserFINAL-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5856#_parser_TopParserFINAL-D123 [1885] _parser_TopParserFINAL-D123-->_parser_TopParserFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5989#_parser_TopParserFINAL_accept_S5 [2403] _parser_TopParserFINAL_accept_S5-->_parser_TopParserEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6297#_parser_TopParserEXIT_accept_S5 >[2661] _parser_TopParserEXIT_accept_S5-->L679-D150: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5984#L679-D150 [1881] L679-D150-->L679_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5884#L679_accept_S5 [2348] L679_accept_S5-->L679_accept_S5-D90: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5883#L679_accept_S5-D90 [1803] L679_accept_S5-D90-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5885#verifyChecksumFINAL_accept_S5 [2387] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6337#verifyChecksumEXIT_accept_S5 >[2724] verifyChecksumEXIT_accept_S5-->L680-D156: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5652#L680-D156 [1663] L680-D156-->L680_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5537#L680_accept_S5 [2360] L680_accept_S5-->L680_accept_S5-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6314#L680_accept_S5-D57 [2308] L680_accept_S5-D57-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6315#ingressENTRY_accept_S5 [2450] ingressENTRY_accept_S5-->L650_accept_S5: Formula: v_hdr.ipv4.valid_22  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_22}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_22}  AuxVars[]  AssignedVars[] 6341#L650_accept_S5 [2421] L650_accept_S5-->L651_accept_S5: Formula: v_hdr.paxos.valid_26  InVars {hdr.paxos.valid=v_hdr.paxos.valid_26}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_26}  AuxVars[]  AssignedVars[] 5880#L651_accept_S5 [1940] L651_accept_S5-->L651_accept_S5-D93: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6048#L651_accept_S5-D93 [2329] L651_accept_S5-D93-->read_roundENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6319#read_roundENTRY_accept_S5 [2374] read_roundENTRY_accept_S5-->L764_accept_S5: Formula: (= (select v_registerRound_0_28 v_hdr.paxos.inst_33) v_meta.paxos_metadata.round_32)  InVars {registerRound_0=v_registerRound_0_28, hdr.paxos.inst=v_hdr.paxos.inst_33}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_33, meta.paxos_metadata.round=v_meta.paxos_metadata.round_32, registerRound_0=v_registerRound_0_28}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 6260#L764_accept_S5 [2185] L764_accept_S5-->L766_accept_S5: Formula: (= v_meta.paxos_metadata.set_drop_18 1)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_18}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 6232#L766_accept_S5 [2145] L766_accept_S5-->read_roundFINAL_accept_S5: Formula: (= v_meta.paxos_metadata.ack_acceptors_51 (select v_registerHistory2B_0_29 v_hdr.paxos.inst_36))  InVars {registerHistory2B_0=v_registerHistory2B_0_29, hdr.paxos.inst=v_hdr.paxos.inst_36}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_36, registerHistory2B_0=v_registerHistory2B_0_29, meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_51}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 6233#read_roundFINAL_accept_S5 [2315] read_roundFINAL_accept_S5-->read_roundEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5879#read_roundEXIT_accept_S5 >[2629] read_roundEXIT_accept_S5-->L651-1-D138: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5588#L651-1-D138 [1636] L651-1-D138-->L651-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5589#L651-1_accept_S5 [2081] L651-1_accept_S5-->L656_accept_S5: Formula: (not (< v_meta.paxos_metadata.round_21 v_hdr.paxos.rnd_24))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_24, meta.paxos_metadata.round=v_meta.paxos_metadata.round_21}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_24, meta.paxos_metadata.round=v_meta.paxos_metadata.round_21}  AuxVars[]  AssignedVars[] 6184#L656_accept_S5 [2096] L656_accept_S5-->L656-1_accept_S5: Formula: (not (= v_hdr.paxos.rnd_26 v_meta.paxos_metadata.round_23))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_26, meta.paxos_metadata.round=v_meta.paxos_metadata.round_23}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_26, meta.paxos_metadata.round=v_meta.paxos_metadata.round_23}  AuxVars[]  AssignedVars[] 5733#L656-1_accept_S5 [2053] L656-1_accept_S5-->L649_accept_S5: Formula: (and (not (= v_meta.paxos_metadata.ack_acceptors_43 6)) (not (= v_meta.paxos_metadata.ack_acceptors_43 3)) (not (= v_meta.paxos_metadata.ack_acceptors_43 5)))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_43}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_43}  AuxVars[]  AssignedVars[] 6076#L649_accept_S5 [2391] L649_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6330#ingressEXIT_accept_S5 >[2618] ingressEXIT_accept_S5-->L681-D147: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5935#L681-D147 [1842] L681-D147-->L681_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5800#L681_accept_S5 [2464] L681_accept_S5-->L681_accept_S5-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 6078#L681_accept_S5-D3 [1965] L681_accept_S5-D3-->egressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5799#egressENTRY_accept_S5 [1750] egressENTRY_accept_S5-->egressENTRY_accept_S5-D75: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5801#egressENTRY_accept_S5-D75 [2086] egressENTRY_accept_S5-D75-->place_holder_table_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6188#place_holder_table_0.applyENTRY_accept_S5 [2180] place_holder_table_0.applyENTRY_accept_S5-->L753_accept_S5: Formula: (not (= v_place_holder_table_0.action_run_18 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_18}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_18}  AuxVars[]  AssignedVars[] 5991#L753_accept_S5 [2183] L753_accept_S5-->place_holder_table_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6156#place_holder_table_0.applyEXIT_accept_S5 >[2668] place_holder_table_0.applyEXIT_accept_S5-->egressFINAL-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5931#egressFINAL-D111 [1840] egressFINAL-D111-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5932#egressFINAL_accept_S5 [2388] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6243#egressEXIT_accept_S5 >[2577] egressEXIT_accept_S5-->L682-D189: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6192#L682-D189 [2091] L682-D189-->L682_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5736#L682_accept_S5 [2333] L682_accept_S5-->L682_accept_S5-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 5735#L682_accept_S5-D30 [1709] L682_accept_S5-D30-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5737#computeChecksumFINAL_accept_S5 [1793] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5869#computeChecksumEXIT_accept_S5 >[2742] computeChecksumEXIT_accept_S5-->L683-D120: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6263#L683-D120 [2379] L683-D120-->L683_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5977#L683_accept_S5 [1877] L683_accept_S5-->L684-1_accept_S5: Formula: v_forward_23  InVars {forward=v_forward_23}  OutVars{forward=v_forward_23}  AuxVars[]  AssignedVars[] 5950#L684-1_accept_S5 [2471] L684-1_accept_S5-->L688_accept_S5: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_37 3))) (or (and v__p4ltl_0_8 .cse0) (and (not v__p4ltl_0_8) (not .cse0))))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_37}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_37, _p4ltl_0=v__p4ltl_0_8}  AuxVars[]  AssignedVars[_p4ltl_0] 6028#L688_accept_S5 [1920] L688_accept_S5-->L689_accept_S5: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_33 5))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and .cse0 v__p4ltl_1_6)))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_33}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_33, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[_p4ltl_1] 6029#L689_accept_S5 [2390] L689_accept_S5-->L690_accept_S5: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_31 6))) (or (and v__p4ltl_2_7 .cse0) (and (not v__p4ltl_2_7) (not .cse0))))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_31}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_31}  AuxVars[]  AssignedVars[_p4ltl_2] 6244#L690_accept_S5 [2162] L690_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v__p4ltl_free_a_4 v_hdr.paxos.inst_32))) (or (and (not .cse0) (not v__p4ltl_3_8)) (and .cse0 v__p4ltl_3_8)))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_32, _p4ltl_free_a=v__p4ltl_free_a_4}  OutVars{_p4ltl_3=v__p4ltl_3_8, hdr.paxos.inst=v_hdr.paxos.inst_32, _p4ltl_free_a=v__p4ltl_free_a_4}  AuxVars[]  AssignedVars[_p4ltl_3] 5679#mainFINAL_accept_S5 [1679] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 5680#mainEXIT_accept_S5 >[2508] mainEXIT_accept_S5-->L696-1-D132: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 6116#L696-1-D132 [2000] L696-1-D132-->L696-1_accept_S5: Formula: (and v_hdr.ipv4.valid_28 v_hdr.paxos.valid_32)  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_28, hdr.paxos.valid=v_hdr.paxos.valid_32}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_28, hdr.paxos.valid=v_hdr.paxos.valid_32}  AuxVars[]  AssignedVars[] 5976#L696-1_accept_S5 
[2023-01-16 06:40:08,594 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 06:40:08,594 INFO  L85        PathProgramCache]: Analyzing trace with hash 414201395, now seen corresponding path program 1 times
[2023-01-16 06:40:08,594 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 06:40:08,594 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [209000262]
[2023-01-16 06:40:08,594 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 06:40:08,595 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 06:40:08,619 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:08,680 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 06:40:08,693 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:08,762 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 06:40:08,773 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:08,790 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 123
[2023-01-16 06:40:08,792 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:08,804 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 06:40:08,805 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:08,812 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 06:40:08,813 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:08,819 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 06:40:08,821 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:08,831 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-01-16 06:40:08,832 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:08,833 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 06:40:08,834 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:08,835 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 162
[2023-01-16 06:40:08,836 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:08,845 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 167
[2023-01-16 06:40:08,847 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:08,862 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-01-16 06:40:08,863 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:08,865 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 185
[2023-01-16 06:40:08,866 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:08,867 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 06:40:08,867 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:08,867 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 196
[2023-01-16 06:40:08,868 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:08,870 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 213
[2023-01-16 06:40:08,882 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:08,896 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 06:40:08,902 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:08,916 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 123
[2023-01-16 06:40:08,917 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:08,919 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 06:40:08,920 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:08,921 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 06:40:08,922 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:08,923 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 06:40:08,923 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:08,924 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-01-16 06:40:08,924 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:08,925 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 06:40:08,925 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:08,925 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 162
[2023-01-16 06:40:08,926 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:08,927 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 167
[2023-01-16 06:40:08,928 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:08,929 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-01-16 06:40:08,930 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:08,931 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 185
[2023-01-16 06:40:08,932 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:08,933 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 06:40:08,933 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:08,934 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 196
[2023-01-16 06:40:08,935 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:08,936 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 06:40:08,936 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 06:40:08,936 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [209000262]
[2023-01-16 06:40:08,937 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [209000262] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 06:40:08,937 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 06:40:08,937 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [13] imperfect sequences [] total 13
[2023-01-16 06:40:08,937 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [1410685484]
[2023-01-16 06:40:08,937 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 06:40:08,937 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 06:40:08,937 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 06:40:08,938 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 13 interpolants.
[2023-01-16 06:40:08,938 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=52, Invalid=104, Unknown=0, NotChecked=0, Total=156
[2023-01-16 06:40:08,938 INFO  L87              Difference]: Start difference. First operand 874 states and 912 transitions. cyclomatic complexity: 41 Second operand  has 13 states, 13 states have (on average 28.153846153846153) internal successors, (366), 4 states have internal predecessors, (366), 4 states have call successors, (29), 10 states have call predecessors, (29), 4 states have return successors, (28), 4 states have call predecessors, (28), 4 states have call successors, (28)
[2023-01-16 06:40:17,743 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 06:40:17,743 INFO  L93              Difference]: Finished difference Result 1029 states and 1083 transitions.
[2023-01-16 06:40:17,743 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 21 states. 
[2023-01-16 06:40:17,744 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 1029 states and 1083 transitions.
[2023-01-16 06:40:17,748 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-01-16 06:40:17,752 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 1029 states to 1029 states and 1083 transitions.
[2023-01-16 06:40:17,752 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 342
[2023-01-16 06:40:17,752 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 342
[2023-01-16 06:40:17,752 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 1029 states and 1083 transitions.
[2023-01-16 06:40:17,754 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 06:40:17,754 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 1029 states and 1083 transitions.
[2023-01-16 06:40:17,755 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 1029 states and 1083 transitions.
[2023-01-16 06:40:17,767 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 1029 to 958.
[2023-01-16 06:40:17,768 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 958 states, 768 states have (on average 1.0416666666666667) internal successors, (800), 759 states have internal predecessors, (800), 97 states have call successors, (97), 97 states have call predecessors, (97), 93 states have return successors, (102), 102 states have call predecessors, (102), 96 states have call successors, (102)
[2023-01-16 06:40:17,770 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 958 states to 958 states and 999 transitions.
[2023-01-16 06:40:17,771 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 958 states and 999 transitions.
[2023-01-16 06:40:17,771 INFO  L399   stractBuchiCegarLoop]: Abstraction has 958 states and 999 transitions.
[2023-01-16 06:40:17,771 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 4 ============
[2023-01-16 06:40:17,771 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 958 states and 999 transitions.
[2023-01-16 06:40:17,774 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 06:40:17,775 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 06:40:17,775 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 06:40:17,777 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 06:40:17,777 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 06:40:17,781 INFO  L752   eck$LassoCheckResult]: Stem: 8498#ULTIMATE.startENTRY_NONWA [1659] ULTIMATE.startENTRY_NONWA-->L696-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8587#L696-1_T1_init [2156] L696-1_T1_init-->L696_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8497#L696_T1_init [1619] L696_T1_init-->L696_T1_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8499#L696_T1_init-D41 [2275] L696_T1_init-D41-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8424#mainENTRY_T1_init [2389] mainENTRY_T1_init-->mainENTRY_T1_init-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9121#mainENTRY_T1_init-D53 [2051] mainENTRY_T1_init-D53-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8892#havocProcedureENTRY_T1_init [1851] havocProcedureENTRY_T1_init-->L527_T1_init: Formula: (not v_drop_26)  InVars {}  OutVars{drop=v_drop_26}  AuxVars[]  AssignedVars[drop] 8893#L527_T1_init [1905] L527_T1_init-->L528_T1_init: Formula: (not v_forward_18)  InVars {}  OutVars{forward=v_forward_18}  AuxVars[]  AssignedVars[forward] 8964#L528_T1_init [2302] L528_T1_init-->L529_T1_init: Formula: (= v_standard_metadata.ingress_port_10 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 8981#L529_T1_init [1919] L529_T1_init-->L530_T1_init: Formula: (= v_standard_metadata.egress_spec_17 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_17}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 8864#L530_T1_init [1829] L530_T1_init-->L531_T1_init: Formula: (= 0 v_standard_metadata.egress_port_16)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_16}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 8865#L531_T1_init [2296] L531_T1_init-->L532_T1_init: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 9286#L532_T1_init [2321] L532_T1_init-->L533_T1_init: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 9160#L533_T1_init [2093] L533_T1_init-->L534_T1_init: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 8866#L534_T1_init [1830] L534_T1_init-->L535_T1_init: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 8867#L535_T1_init [2458] L535_T1_init-->L536_T1_init: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 9274#L536_T1_init [2274] L536_T1_init-->L537_T1_init: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 9275#L537_T1_init [2444] L537_T1_init-->L538_T1_init: Formula: (= v_standard_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 9169#L538_T1_init [2106] L538_T1_init-->L539_T1_init: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 8907#L539_T1_init [1861] L539_T1_init-->L540_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 8786#L540_T1_init [1773] L540_T1_init-->L541_T1_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 8787#L541_T1_init [2312] L541_T1_init-->L542_T1_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 8682#L542_T1_init [1710] L542_T1_init-->L543_T1_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 8561#L543_T1_init [1647] L543_T1_init-->L544_T1_init: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 8562#L544_T1_init [2172] L544_T1_init-->L545_T1_init: Formula: (= v_emit_33 (store v_emit_34 v_hdr.ethernet_3 false))  InVars {emit=v_emit_34, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_33, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 8638#L545_T1_init [1686] L545_T1_init-->L546_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 8639#L546_T1_init [2100] L546_T1_init-->L547_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 9163#L547_T1_init [2194] L547_T1_init-->L548_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_13}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 8615#L548_T1_init [1675] L548_T1_init-->L549_T1_init: Formula: (and (<= 0 v_hdr.ethernet.etherType_16) (<= v_hdr.ethernet.etherType_16 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  AuxVars[]  AssignedVars[] 8616#L549_T1_init [1677] L549_T1_init-->L550_T1_init: Formula: (not v_hdr.arp.valid_16)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_16}  AuxVars[]  AssignedVars[hdr.arp.valid] 8511#L550_T1_init [1627] L550_T1_init-->L551_T1_init: Formula: (= v_emit_31 (store v_emit_32 v_hdr.arp_3 false))  InVars {emit=v_emit_32, hdr.arp=v_hdr.arp_3}  OutVars{emit=v_emit_31, hdr.arp=v_hdr.arp_3}  AuxVars[]  AssignedVars[emit] 8492#L551_T1_init [1618] L551_T1_init-->L552_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_9}  AuxVars[]  AssignedVars[hdr.arp.hrd] 8493#L552_T1_init [1951] L552_T1_init-->L553_T1_init: Formula: (and (<= 0 v_hdr.arp.hrd_13) (<= v_hdr.arp.hrd_13 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_13}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_13}  AuxVars[]  AssignedVars[] 9015#L553_T1_init [2243] L553_T1_init-->L554_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_12}  AuxVars[]  AssignedVars[hdr.arp.pro] 8860#L554_T1_init [1826] L554_T1_init-->L555_T1_init: Formula: (and (<= 0 v_hdr.arp.pro_9) (<= v_hdr.arp.pro_9 65536))  InVars {hdr.arp.pro=v_hdr.arp.pro_9}  OutVars{hdr.arp.pro=v_hdr.arp.pro_9}  AuxVars[]  AssignedVars[] 8861#L555_T1_init [2404] L555_T1_init-->L556_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_14}  AuxVars[]  AssignedVars[hdr.arp.hln] 8732#L556_T1_init [1742] L556_T1_init-->L557_T1_init: Formula: (and (<= v_hdr.arp.hln_13 256) (<= 0 v_hdr.arp.hln_13))  InVars {hdr.arp.hln=v_hdr.arp.hln_13}  OutVars{hdr.arp.hln=v_hdr.arp.hln_13}  AuxVars[]  AssignedVars[] 8733#L557_T1_init [2061] L557_T1_init-->L558_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_14}  AuxVars[]  AssignedVars[hdr.arp.pln] 9129#L558_T1_init [2197] L558_T1_init-->L559_T1_init: Formula: (and (<= v_hdr.arp.pln_11 256) (<= 0 v_hdr.arp.pln_11))  InVars {hdr.arp.pln=v_hdr.arp.pln_11}  OutVars{hdr.arp.pln=v_hdr.arp.pln_11}  AuxVars[]  AssignedVars[] 8793#L559_T1_init [1778] L559_T1_init-->L560_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_14}  AuxVars[]  AssignedVars[hdr.arp.op] 8794#L560_T1_init [2411] L560_T1_init-->L561_T1_init: Formula: (and (<= v_hdr.arp.op_12 65536) (<= 0 v_hdr.arp.op_12))  InVars {hdr.arp.op=v_hdr.arp.op_12}  OutVars{hdr.arp.op=v_hdr.arp.op_12}  AuxVars[]  AssignedVars[] 8891#L561_T1_init [1849] L561_T1_init-->L562_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_12}  AuxVars[]  AssignedVars[hdr.arp.sha] 8752#L562_T1_init [1755] L562_T1_init-->L563_T1_init: Formula: (and (<= v_hdr.arp.sha_14 281474976710656) (<= 0 v_hdr.arp.sha_14))  InVars {hdr.arp.sha=v_hdr.arp.sha_14}  OutVars{hdr.arp.sha=v_hdr.arp.sha_14}  AuxVars[]  AssignedVars[] 8753#L563_T1_init [1868] L563_T1_init-->L564_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_14}  AuxVars[]  AssignedVars[hdr.arp.spa] 8918#L564_T1_init [2257] L564_T1_init-->L565_T1_init: Formula: (and (<= 0 v_hdr.arp.spa_13) (<= v_hdr.arp.spa_13 4294967296))  InVars {hdr.arp.spa=v_hdr.arp.spa_13}  OutVars{hdr.arp.spa=v_hdr.arp.spa_13}  AuxVars[]  AssignedVars[] 9261#L565_T1_init [2347] L565_T1_init-->L566_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_12}  AuxVars[]  AssignedVars[hdr.arp.tha] 8973#L566_T1_init [1915] L566_T1_init-->L567_T1_init: Formula: (and (<= v_hdr.arp.tha_9 281474976710656) (<= 0 v_hdr.arp.tha_9))  InVars {hdr.arp.tha=v_hdr.arp.tha_9}  OutVars{hdr.arp.tha=v_hdr.arp.tha_9}  AuxVars[]  AssignedVars[] 8974#L567_T1_init [2433] L567_T1_init-->L568_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_12}  AuxVars[]  AssignedVars[hdr.arp.tpa] 9104#L568_T1_init [2032] L568_T1_init-->L569_T1_init: Formula: (and (<= v_hdr.arp.tpa_11 4294967296) (<= 0 v_hdr.arp.tpa_11))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_11}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_11}  AuxVars[]  AssignedVars[] 8640#L569_T1_init [1687] L569_T1_init-->L570_T1_init: Formula: (not v_hdr.ipv4.valid_17)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_17}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 8641#L570_T1_init [1930] L570_T1_init-->L571_T1_init: Formula: (= (store v_emit_42 v_hdr.ipv4_3 false) v_emit_41)  InVars {hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_42}  OutVars{hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_41}  AuxVars[]  AssignedVars[emit] 8784#L571_T1_init [1772] L571_T1_init-->L572_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_13}  AuxVars[]  AssignedVars[hdr.ipv4.version] 8785#L572_T1_init [2071] L572_T1_init-->L573_T1_init: Formula: (and (<= 0 v_hdr.ipv4.version_11) (<= v_hdr.ipv4.version_11 16))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_11}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_11}  AuxVars[]  AssignedVars[] 9023#L573_T1_init [1957] L573_T1_init-->L574_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 9024#L574_T1_init [1983] L574_T1_init-->L575_T1_init: Formula: (and (<= v_hdr.ipv4.ihl_11 16) (<= 0 v_hdr.ipv4.ihl_11))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  AuxVars[]  AssignedVars[] 9054#L575_T1_init [2361] L575_T1_init-->L576_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 8965#L576_T1_init [1906] L576_T1_init-->L577_T1_init: Formula: (and (<= v_hdr.ipv4.diffserv_11 256) (<= 0 v_hdr.ipv4.diffserv_11))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  AuxVars[]  AssignedVars[] 8763#L577_T1_init [1760] L577_T1_init-->L578_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_10}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 8764#L578_T1_init [1806] L578_T1_init-->L579_T1_init: Formula: (and (<= v_hdr.ipv4.totalLen_12 65536) (<= 0 v_hdr.ipv4.totalLen_12))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  AuxVars[]  AssignedVars[] 8835#L579_T1_init [2207] L579_T1_init-->L580_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_9}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 9156#L580_T1_init [2087] L580_T1_init-->L581_T1_init: Formula: (and (<= v_hdr.ipv4.identification_12 65536) (<= 0 v_hdr.ipv4.identification_12))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_12}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_12}  AuxVars[]  AssignedVars[] 9157#L581_T1_init [2380] L581_T1_init-->L582_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_14}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 9148#L582_T1_init [2079] L582_T1_init-->L583_T1_init: Formula: (and (<= v_hdr.ipv4.flags_11 8) (<= 0 v_hdr.ipv4.flags_11))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_11}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_11}  AuxVars[]  AssignedVars[] 9149#L583_T1_init [2181] L583_T1_init-->L584_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 8995#L584_T1_init [1933] L584_T1_init-->L585_T1_init: Formula: (and (<= 0 v_hdr.ipv4.fragOffset_12) (<= v_hdr.ipv4.fragOffset_12 8192))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[] 8888#L585_T1_init [1847] L585_T1_init-->L586_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 8889#L586_T1_init [2405] L586_T1_init-->L587_T1_init: Formula: (and (<= v_hdr.ipv4.ttl_14 256) (<= 0 v_hdr.ipv4.ttl_14))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  AuxVars[]  AssignedVars[] 9242#L587_T1_init [2211] L587_T1_init-->L588_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_16}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 9028#L588_T1_init [1960] L588_T1_init-->L589_T1_init: Formula: (and (<= 0 v_hdr.ipv4.protocol_18) (<= v_hdr.ipv4.protocol_18 256))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  AuxVars[]  AssignedVars[] 8839#L589_T1_init [1810] L589_T1_init-->L590_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_9}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 8597#L590_T1_init [1664] L590_T1_init-->L591_T1_init: Formula: (and (<= v_hdr.ipv4.hdrChecksum_12 65536) (<= 0 v_hdr.ipv4.hdrChecksum_12))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  AuxVars[]  AssignedVars[] 8598#L591_T1_init [1977] L591_T1_init-->L592_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 9049#L592_T1_init [2160] L592_T1_init-->L593_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 9193#L593_T1_init [2133] L593_T1_init-->L594_T1_init: Formula: (not v_hdr.icmp.valid_17)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_17}  AuxVars[]  AssignedVars[hdr.icmp.valid] 9194#L594_T1_init [2442] L594_T1_init-->L595_T1_init: Formula: (= (store v_emit_52 v_hdr.icmp_3 false) v_emit_51)  InVars {emit=v_emit_52, hdr.icmp=v_hdr.icmp_3}  OutVars{emit=v_emit_51, hdr.icmp=v_hdr.icmp_3}  AuxVars[]  AssignedVars[emit] 9264#L595_T1_init [2262] L595_T1_init-->L596_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_9}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 8503#L596_T1_init [1622] L596_T1_init-->L597_T1_init: Formula: (and (<= v_hdr.icmp.icmpType_14 256) (<= 0 v_hdr.icmp.icmpType_14))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_14}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_14}  AuxVars[]  AssignedVars[] 8504#L597_T1_init [2113] L597_T1_init-->L598_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_12}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 9090#L598_T1_init [2016] L598_T1_init-->L599_T1_init: Formula: (and (<= v_hdr.icmp.icmpCode_13 256) (<= 0 v_hdr.icmp.icmpCode_13))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_13}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_13}  AuxVars[]  AssignedVars[] 8976#L599_T1_init [1917] L599_T1_init-->L600_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_13}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 8977#L600_T1_init [2263] L600_T1_init-->L601_T1_init: Formula: (and (<= 0 v_hdr.icmp.hdrChecksum_10) (<= v_hdr.icmp.hdrChecksum_10 65536))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_10}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_10}  AuxVars[]  AssignedVars[] 9266#L601_T1_init [2483] L601_T1_init-->L602_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_10}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 9033#L602_T1_init [1966] L602_T1_init-->L603_T1_init: Formula: (and (<= 0 v_hdr.icmp.identifier_14) (<= v_hdr.icmp.identifier_14 65536))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_14}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_14}  AuxVars[]  AssignedVars[] 9034#L603_T1_init [2193] L603_T1_init-->L604_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_12}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 8423#L604_T1_init [1588] L604_T1_init-->L605_T1_init: Formula: (and (<= 0 v_hdr.icmp.seqNumber_11) (<= v_hdr.icmp.seqNumber_11 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  AuxVars[]  AssignedVars[] 8425#L605_T1_init [2397] L605_T1_init-->L606_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_9}  AuxVars[]  AssignedVars[hdr.icmp.payload] 9322#L606_T1_init [2468] L606_T1_init-->L607_T1_init: Formula: (and (<= v_hdr.icmp.payload_10 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.icmp.payload_10))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_10}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_10}  AuxVars[]  AssignedVars[] 8426#L607_T1_init [1589] L607_T1_init-->L608_T1_init: Formula: (not v_hdr.udp.valid_18)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_18}  AuxVars[]  AssignedVars[hdr.udp.valid] 8427#L608_T1_init [2238] L608_T1_init-->L609_T1_init: Formula: (= (store v_emit_44 v_hdr.udp_4 false) v_emit_43)  InVars {hdr.udp=v_hdr.udp_4, emit=v_emit_44}  OutVars{hdr.udp=v_hdr.udp_4, emit=v_emit_43}  AuxVars[]  AssignedVars[emit] 8505#L609_T1_init [1623] L609_T1_init-->L610_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_13}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 8506#L610_T1_init [1882] L610_T1_init-->L611_T1_init: Formula: (and (<= 0 v_hdr.udp.srcPort_11) (<= v_hdr.udp.srcPort_11 65536))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_11}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_11}  AuxVars[]  AssignedVars[] 8935#L611_T1_init [2407] L611_T1_init-->L612_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_22}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 8662#L612_T1_init [1700] L612_T1_init-->L613_T1_init: Formula: (and (<= 0 v_hdr.udp.dstPort_18) (<= v_hdr.udp.dstPort_18 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_18}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_18}  AuxVars[]  AssignedVars[] 8663#L613_T1_init [2484] L613_T1_init-->L614_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__11}  AuxVars[]  AssignedVars[hdr.udp.length_] 8708#L614_T1_init [1727] L614_T1_init-->L615_T1_init: Formula: (and (<= v_hdr.udp.length__14 65536) (<= 0 v_hdr.udp.length__14))  InVars {hdr.udp.length_=v_hdr.udp.length__14}  OutVars{hdr.udp.length_=v_hdr.udp.length__14}  AuxVars[]  AssignedVars[] 8690#L615_T1_init [1716] L615_T1_init-->L616_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_9}  AuxVars[]  AssignedVars[hdr.udp.checksum] 8691#L616_T1_init [2024] L616_T1_init-->L617_T1_init: Formula: (and (<= v_hdr.udp.checksum_12 65536) (<= 0 v_hdr.udp.checksum_12))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_12}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[] 9097#L617_T1_init [2313] L617_T1_init-->L618_T1_init: Formula: (not v_hdr.paxos.valid_23)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_23}  AuxVars[]  AssignedVars[hdr.paxos.valid] 8868#L618_T1_init [1833] L618_T1_init-->L619_T1_init: Formula: (= v_emit_37 (store v_emit_38 v_hdr.paxos_3 false))  InVars {emit=v_emit_38, hdr.paxos=v_hdr.paxos_3}  OutVars{emit=v_emit_37, hdr.paxos=v_hdr.paxos_3}  AuxVars[]  AssignedVars[emit] 8869#L619_T1_init [2228] L619_T1_init-->L620_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_11}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 9208#L620_T1_init [2151] L620_T1_init-->L621_T1_init: Formula: (and (<= v_hdr.paxos.msgtype_10 65536) (<= 0 v_hdr.paxos.msgtype_10))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_10}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_10}  AuxVars[]  AssignedVars[] 9209#L621_T1_init [2222] L621_T1_init-->L622_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_26}  AuxVars[]  AssignedVars[hdr.paxos.inst] 9029#L622_T1_init [1961] L622_T1_init-->L623_T1_init: Formula: (and (<= v_hdr.paxos.inst_28 4294967296) (<= 0 v_hdr.paxos.inst_28))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_28}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_28}  AuxVars[]  AssignedVars[] 8824#L623_T1_init [1800] L623_T1_init-->L624_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_19}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 8825#L624_T1_init [1999] L624_T1_init-->L625_T1_init: Formula: (and (<= 0 v_hdr.paxos.rnd_21) (<= v_hdr.paxos.rnd_21 65536))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_21}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_21}  AuxVars[]  AssignedVars[] 9072#L625_T1_init [2409] L625_T1_init-->L626_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_12}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 9189#L626_T1_init [2129] L626_T1_init-->L627_T1_init: Formula: (and (<= v_hdr.paxos.vrnd_10 65536) (<= 0 v_hdr.paxos.vrnd_10))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_10}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_10}  AuxVars[]  AssignedVars[] 9008#L627_T1_init [1944] L627_T1_init-->L628_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_12}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 9009#L628_T1_init [2310] L628_T1_init-->L629_T1_init: Formula: (and (<= 0 v_hdr.paxos.acptid_16) (<= v_hdr.paxos.acptid_16 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_16}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_16}  AuxVars[]  AssignedVars[] 8666#L629_T1_init [1703] L629_T1_init-->L630_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_12}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 8667#L630_T1_init [2070] L630_T1_init-->L631_T1_init: Formula: (and (<= v_hdr.paxos.paxoslen_14 4294967296) (<= 0 v_hdr.paxos.paxoslen_14))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_14}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_14}  AuxVars[]  AssignedVars[] 9143#L631_T1_init [2136] L631_T1_init-->L632_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_16}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 9198#L632_T1_init [2367] L632_T1_init-->L633_T1_init: Formula: (and (<= 0 v_hdr.paxos.paxosval_13) (<= v_hdr.paxos.paxosval_13 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_13}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_13}  AuxVars[]  AssignedVars[] 9240#L633_T1_init [2203] L633_T1_init-->L634_T1_init: Formula: (= 0 v_meta.paxos_metadata.round_19)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_19}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 9222#L634_T1_init [2167] L634_T1_init-->L635_T1_init: Formula: (= v_meta.paxos_metadata.set_drop_13 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_13}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 9107#L635_T1_init [2040] L635_T1_init-->L636_T1_init: Formula: (= v_meta.paxos_metadata.ack_count_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 9108#L636_T1_init [2042] L636_T1_init-->L637_T1_init: Formula: (= v_meta.paxos_metadata.ack_acceptors_27 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_27}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 8668#L637_T1_init [1704] L637_T1_init-->L638_T1_init: Formula: true  InVars {}  OutVars{learner_tbl_0.action_run=v_learner_tbl_0.action_run_10}  AuxVars[]  AssignedVars[learner_tbl_0.action_run] 8669#L638_T1_init [2324] L638_T1_init-->L639_T1_init: Formula: true  InVars {}  OutVars{reset_consensus_instance_0.action_run=v_reset_consensus_instance_0.action_run_12}  AuxVars[]  AssignedVars[reset_consensus_instance_0.action_run] 9237#L639_T1_init [2192] L639_T1_init-->L640_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 9176#L640_T1_init [2114] L640_T1_init-->L641_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.learnerPort=v_transport_tbl_0.forward.learnerPort_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.learnerPort] 9177#L641_T1_init [2432] L641_T1_init-->L642_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_12}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 9262#L642_T1_init [2259] L642_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_11}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 9263#havocProcedureFINAL_T1_init [2480] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8516#havocProcedureEXIT_T1_init >[2596] havocProcedureEXIT_T1_init-->L678-D98: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8517#L678-D98 [2246] L678-D98-->L678_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8857#L678_T1_init [2306] L678_T1_init-->L678_T1_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8870#L678_T1_init-D5 [1834] L678_T1_init-D5-->_parser_TopParserENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8508#_parser_TopParserENTRY_T1_init [2205] _parser_TopParserENTRY_T1_init-->_parser_TopParserENTRY_T1_init-D80: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8958#_parser_TopParserENTRY_T1_init-D80 [1899] _parser_TopParserENTRY_T1_init-D80-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8959#startENTRY_T1_init [2088] startENTRY_T1_init-->L808_T1_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 8507#L808_T1_init [1626] L808_T1_init-->L811_T1_init: Formula: (not (= v_hdr.ethernet.etherType_20 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 8509#L811_T1_init [1827] L811_T1_init-->L812_T1_init: Formula: (= v_hdr.ethernet.etherType_21 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 8553#L812_T1_init [1701] L812_T1_init-->L812_T1_init-D86: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8664#L812_T1_init-D86 [2202] L812_T1_init-D86-->parse_ipv4ENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8873#parse_ipv4ENTRY_T1_init [1838] parse_ipv4ENTRY_T1_init-->L724_T1_init: Formula: v_hdr.ipv4.valid_32  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_32}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 8874#L724_T1_init [1980] L724_T1_init-->L727_T1_init: Formula: (not (= v_hdr.ipv4.protocol_24 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_24}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_24}  AuxVars[]  AssignedVars[] 8957#L727_T1_init [1897] L727_T1_init-->L728_T1_init: Formula: (= v_hdr.ipv4.protocol_25 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_25}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_25}  AuxVars[]  AssignedVars[] 8627#L728_T1_init [2428] L728_T1_init-->L728_T1_init-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9324#L728_T1_init-D14 [2443] L728_T1_init-D14-->parse_udpENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9325#parse_udpENTRY_T1_init [2463] parse_udpENTRY_T1_init-->L745_T1_init: Formula: v_hdr.udp.valid_22  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_22}  AuxVars[]  AssignedVars[hdr.udp.valid] 9228#L745_T1_init [2174] L745_T1_init-->L746_T1_init: Formula: (= v_hdr.udp.dstPort_27 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_27}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_27}  AuxVars[]  AssignedVars[] 8844#L746_T1_init [1954] L746_T1_init-->L746_T1_init-D32: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9019#L746_T1_init-D32 [2366] L746_T1_init-D32-->parse_paxosENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9309#parse_paxosENTRY_T1_init [2485] parse_paxosENTRY_T1_init-->L737_T1_init: Formula: v_hdr.paxos.valid_35  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_35}  AuxVars[]  AssignedVars[hdr.paxos.valid] 8693#L737_T1_init [1848] L737_T1_init-->L737_T1_init-D83: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8714#L737_T1_init-D83 [1732] L737_T1_init-D83-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8692#acceptFINAL_T1_init [1717] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8694#acceptEXIT_T1_init >[2718] acceptEXIT_T1_init-->parse_paxosFINAL-D170: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8843#parse_paxosFINAL-D170 [1814] parse_paxosFINAL-D170-->parse_paxosFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8845#parse_paxosFINAL_T1_init [2108] parse_paxosFINAL_T1_init-->parse_paxosEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9124#parse_paxosEXIT_T1_init >[2660] parse_paxosEXIT_T1_init-->L745-1-D185: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9112#L745-1-D185 [2045] L745-1-D185-->L745-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9113#L745-1_T1_init [2176] L745-1_T1_init-->parse_udpEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8626#parse_udpEXIT_T1_init >[2648] parse_udpEXIT_T1_init-->L727-1-D158: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8628#L727-1-D158 [1884] L727-1-D158-->L727-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8557#L727-1_T1_init [1646] L727-1_T1_init-->parse_ipv4EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8552#parse_ipv4EXIT_T1_init >[2558] parse_ipv4EXIT_T1_init-->L811-1-D143: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8554#L811-1-D143 [2365] L811-1-D143-->L811-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9035#L811-1_T1_init [1967] L811-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8949#startEXIT_T1_init >[2750] startEXIT_T1_init-->_parser_TopParserFINAL-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8856#_parser_TopParserFINAL-D122 [1823] _parser_TopParserFINAL-D122-->_parser_TopParserFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8858#_parser_TopParserFINAL_T1_init [2117] _parser_TopParserFINAL_T1_init-->_parser_TopParserEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9122#_parser_TopParserEXIT_T1_init >[2615] _parser_TopParserEXIT_T1_init-->L679-D149: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9123#L679-D149 [2328] L679-D149-->L679_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8717#L679_T1_init [1972] L679_T1_init-->L679_T1_init-D89: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8716#L679_T1_init-D89 [1735] L679_T1_init-D89-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8718#verifyChecksumFINAL_T1_init [1815] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8846#verifyChecksumEXIT_T1_init >[2670] verifyChecksumEXIT_T1_init-->L680-D155: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9308#L680-D155 [2437] L680-D155-->L680_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8588#L680_T1_init [1660] L680_T1_init-->L680_T1_init-D56: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8589#L680_T1_init-D56 [2048] L680_T1_init-D56-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9117#ingressENTRY_T1_init [2146] ingressENTRY_T1_init-->L650_T1_init: Formula: v_hdr.ipv4.valid_20  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_20}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_20}  AuxVars[]  AssignedVars[] 9103#L650_T1_init [2030] L650_T1_init-->L651_T1_init: Formula: v_hdr.paxos.valid_28  InVars {hdr.paxos.valid=v_hdr.paxos.valid_28}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_28}  AuxVars[]  AssignedVars[] 8487#L651_T1_init [1745] L651_T1_init-->L651_T1_init-D92: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8734#L651_T1_init-D92 [2304] L651_T1_init-D92-->read_roundENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8486#read_roundENTRY_T1_init [1616] read_roundENTRY_T1_init-->L764_T1_init: Formula: (= (select v_registerRound_0_30 v_hdr.paxos.inst_37) v_meta.paxos_metadata.round_34)  InVars {registerRound_0=v_registerRound_0_30, hdr.paxos.inst=v_hdr.paxos.inst_37}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_37, meta.paxos_metadata.round=v_meta.paxos_metadata.round_34, registerRound_0=v_registerRound_0_30}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 8488#L764_T1_init [1617] L764_T1_init-->L766_T1_init: Formula: (= v_meta.paxos_metadata.set_drop_16 1)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_16}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 8489#L766_T1_init [2358] L766_T1_init-->read_roundFINAL_T1_init: Formula: (= v_meta.paxos_metadata.ack_acceptors_52 (select v_registerHistory2B_0_30 v_hdr.paxos.inst_38))  InVars {registerHistory2B_0=v_registerHistory2B_0_30, hdr.paxos.inst=v_hdr.paxos.inst_38}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_38, registerHistory2B_0=v_registerHistory2B_0_30, meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_52}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 8748#read_roundFINAL_T1_init [1752] read_roundFINAL_T1_init-->read_roundEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8742#read_roundEXIT_T1_init >[2707] read_roundEXIT_T1_init-->L651-1-D137: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8743#L651-1-D137 [1879] L651-1-D137-->L651-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8931#L651-1_T1_init [2350] L651-1_T1_init-->L656_T1_init: Formula: (not (< v_meta.paxos_metadata.round_25 v_hdr.paxos.rnd_28))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_28, meta.paxos_metadata.round=v_meta.paxos_metadata.round_25}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_28, meta.paxos_metadata.round=v_meta.paxos_metadata.round_25}  AuxVars[]  AssignedVars[] 9300#L656_T1_init [2435] L656_T1_init-->L656-1_T1_init: Formula: (not (= v_hdr.paxos.rnd_32 v_meta.paxos_metadata.round_29))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_32, meta.paxos_metadata.round=v_meta.paxos_metadata.round_29}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_32, meta.paxos_metadata.round=v_meta.paxos_metadata.round_29}  AuxVars[]  AssignedVars[] 9168#L656-1_T1_init [2294] L656-1_T1_init-->L649_T1_init: Formula: (and (not (= v_meta.paxos_metadata.ack_acceptors_41 3)) (not (= v_meta.paxos_metadata.ack_acceptors_41 6)) (not (= v_meta.paxos_metadata.ack_acceptors_41 5)))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_41}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_41}  AuxVars[]  AssignedVars[] 9079#L649_T1_init [2008] L649_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9080#ingressEXIT_T1_init >[2675] ingressEXIT_T1_init-->L681-D146: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8969#L681-D146 [1911] L681-D146-->L681_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8970#L681_T1_init [2331] L681_T1_init-->L681_T1_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9296#L681_T1_init-D2 [2166] L681_T1_init-D2-->egressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8704#egressENTRY_T1_init [2219] egressENTRY_T1_init-->egressENTRY_T1_init-D74: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9247#egressENTRY_T1_init-D74 [2134] egressENTRY_T1_init-D74-->place_holder_table_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9174#place_holder_table_0.applyENTRY_T1_init [2112] place_holder_table_0.applyENTRY_T1_init-->L753_T1_init: Formula: (not (= v_place_holder_table_0.action_run_14 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_14}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_14}  AuxVars[]  AssignedVars[] 8703#L753_T1_init [1724] L753_T1_init-->place_holder_table_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8705#place_holder_table_0.applyEXIT_T1_init >[2544] place_holder_table_0.applyEXIT_T1_init-->egressFINAL-D110: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8859#egressFINAL-D110 [1918] egressFINAL-D110-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9039#egressFINAL_T1_init [1969] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9040#egressEXIT_T1_init >[2498] egressEXIT_T1_init-->L682-D188: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9304#L682-D188 [2452] L682-D188-->L682_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8773#L682_T1_init [2461] L682_T1_init-->L682_T1_init-D29: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8772#L682_T1_init-D29 [1766] L682_T1_init-D29-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8774#computeChecksumFINAL_T1_init [2343] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9299#computeChecksumEXIT_T1_init >[2496] computeChecksumEXIT_T1_init-->L683-D119: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9292#L683-D119 [2314] L683-D119-->L683_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8697#L683_T1_init [1720] L683_T1_init-->L685_T1_init: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 8698#L685_T1_init [1798] L685_T1_init-->L684-1_T1_init: Formula: v_drop_30  InVars {}  OutVars{drop=v_drop_30}  AuxVars[]  AssignedVars[drop] 8821#L684-1_T1_init [1955] L684-1_T1_init-->L688_T1_init: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_29 3))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_29}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_29, _p4ltl_0=v__p4ltl_0_6}  AuxVars[]  AssignedVars[_p4ltl_0] 9020#L688_T1_init [1997] L688_T1_init-->L689_T1_init: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_36 5))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and v__p4ltl_1_8 .cse0)))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_36}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_36, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 9069#L689_T1_init [2060] L689_T1_init-->L690_T1_init: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_34 6))) (or (and v__p4ltl_2_8 .cse0) (and (not v__p4ltl_2_8) (not .cse0))))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_34}  OutVars{_p4ltl_2=v__p4ltl_2_8, meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_34}  AuxVars[]  AssignedVars[_p4ltl_2] 9128#L690_T1_init [2273] L690_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_a_3 v_hdr.paxos.inst_31))) (or (and (not .cse0) (not v__p4ltl_3_7)) (and .cse0 v__p4ltl_3_7)))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_31, _p4ltl_free_a=v__p4ltl_free_a_3}  OutVars{_p4ltl_3=v__p4ltl_3_7, hdr.paxos.inst=v_hdr.paxos.inst_31, _p4ltl_free_a=v__p4ltl_free_a_3}  AuxVars[]  AssignedVars[_p4ltl_3] 9272#mainFINAL_T1_init [2303] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9287#mainEXIT_T1_init >[2579] mainEXIT_T1_init-->L696-1-D131: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9105#L696-1-D131 [2034] L696-1-D131-->L696-1_T0_S2: Formula: (and v__p4ltl_3_9 v_hdr.ipv4.valid_27 v_drop_31 v_hdr.paxos.valid_31)  InVars {_p4ltl_3=v__p4ltl_3_9, hdr.ipv4.valid=v_hdr.ipv4.valid_27, hdr.paxos.valid=v_hdr.paxos.valid_31, drop=v_drop_31}  OutVars{_p4ltl_3=v__p4ltl_3_9, hdr.ipv4.valid=v_hdr.ipv4.valid_27, hdr.paxos.valid=v_hdr.paxos.valid_31, drop=v_drop_31}  AuxVars[]  AssignedVars[] 8925#L696-1_T0_S2 [2300] L696-1_T0_S2-->L696_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8441#L696_T0_S2 [1762] L696_T0_S2-->L696_T0_S2-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8767#L696_T0_S2-D40 [2105] L696_T0_S2-D40-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8416#mainENTRY_T0_S2 [1667] mainENTRY_T0_S2-->mainENTRY_T0_S2-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8601#mainENTRY_T0_S2-D52 [1769] mainENTRY_T0_S2-D52-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8780#havocProcedureENTRY_T0_S2 [1988] havocProcedureENTRY_T0_S2-->L527_T0_S2: Formula: (not v_drop_27)  InVars {}  OutVars{drop=v_drop_27}  AuxVars[]  AssignedVars[drop] 8814#L527_T0_S2 [1790] L527_T0_S2-->L528_T0_S2: Formula: (not v_forward_19)  InVars {}  OutVars{forward=v_forward_19}  AuxVars[]  AssignedVars[forward] 8607#L528_T0_S2 [1672] L528_T0_S2-->L529_T0_S2: Formula: (= v_standard_metadata.ingress_port_9 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 8608#L529_T0_S2 [2346] L529_T0_S2-->L530_T0_S2: Formula: (= v_standard_metadata.egress_spec_15 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_15}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 9258#L530_T0_S2 [2241] L530_T0_S2-->L531_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_15)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_15}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 8909#L531_T0_S2 [1864] L531_T0_S2-->L532_T0_S2: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 8910#L532_T0_S2 [2255] L532_T0_S2-->L533_T0_S2: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 8542#L533_T0_S2 [1641] L533_T0_S2-->L534_T0_S2: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 8543#L534_T0_S2 [2283] L534_T0_S2-->L535_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 9076#L535_T0_S2 [2005] L535_T0_S2-->L536_T0_S2: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 8862#L536_T0_S2 [1825] L536_T0_S2-->L537_T0_S2: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 8863#L537_T0_S2 [2399] L537_T0_S2-->L538_T0_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 9285#L538_T0_S2 [2295] L538_T0_S2-->L539_T0_S2: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 8635#L539_T0_S2 [1684] L539_T0_S2-->L540_T0_S2: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 8636#L540_T0_S2 [1820] L540_T0_S2-->L541_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 8855#L541_T0_S2 [1846] L541_T0_S2-->L542_T0_S2: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 8890#L542_T0_S2 [1887] L542_T0_S2-->L543_T0_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 8944#L543_T0_S2 [1888] L543_T0_S2-->L544_T0_S2: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 8945#L544_T0_S2 [2072] L544_T0_S2-->L545_T0_S2: Formula: (= v_emit_49 (store v_emit_50 v_hdr.ethernet_4 false))  InVars {emit=v_emit_50, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_49, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 9144#L545_T0_S2 [2267] L545_T0_S2-->L546_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 8922#L546_T0_S2 [1873] L546_T0_S2-->L547_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 8923#L547_T0_S2 [2307] L547_T0_S2-->L548_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 9056#L548_T0_S2 [1985] L548_T0_S2-->L549_T0_S2: Formula: (and (<= 0 v_hdr.ethernet.etherType_15) (<= v_hdr.ethernet.etherType_15 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_15}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_15}  AuxVars[]  AssignedVars[] 8706#L549_T0_S2 [1725] L549_T0_S2-->L550_T0_S2: Formula: (not v_hdr.arp.valid_15)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_15}  AuxVars[]  AssignedVars[hdr.arp.valid] 8707#L550_T0_S2 [2289] L550_T0_S2-->L551_T0_S2: Formula: (= (store v_emit_20 v_hdr.arp_2 false) v_emit_19)  InVars {emit=v_emit_20, hdr.arp=v_hdr.arp_2}  OutVars{emit=v_emit_19, hdr.arp=v_hdr.arp_2}  AuxVars[]  AssignedVars[emit] 8520#L551_T0_S2 [1631] L551_T0_S2-->L552_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_12}  AuxVars[]  AssignedVars[hdr.arp.hrd] 8521#L552_T0_S2 [2470] L552_T0_S2-->L553_T0_S2: Formula: (and (<= 0 v_hdr.arp.hrd_14) (<= v_hdr.arp.hrd_14 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_14}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_14}  AuxVars[]  AssignedVars[] 9007#L553_T0_S2 [1943] L553_T0_S2-->L554_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_10}  AuxVars[]  AssignedVars[hdr.arp.pro] 8950#L554_T0_S2 [1893] L554_T0_S2-->L555_T0_S2: Formula: (and (<= v_hdr.arp.pro_11 65536) (<= 0 v_hdr.arp.pro_11))  InVars {hdr.arp.pro=v_hdr.arp.pro_11}  OutVars{hdr.arp.pro=v_hdr.arp.pro_11}  AuxVars[]  AssignedVars[] 8951#L555_T0_S2 [1916] L555_T0_S2-->L556_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_9}  AuxVars[]  AssignedVars[hdr.arp.hln] 8975#L556_T0_S2 [2018] L556_T0_S2-->L557_T0_S2: Formula: (and (<= v_hdr.arp.hln_10 256) (<= 0 v_hdr.arp.hln_10))  InVars {hdr.arp.hln=v_hdr.arp.hln_10}  OutVars{hdr.arp.hln=v_hdr.arp.hln_10}  AuxVars[]  AssignedVars[] 9092#L557_T0_S2 [2240] L557_T0_S2-->L558_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_10}  AuxVars[]  AssignedVars[hdr.arp.pln] 8955#L558_T0_S2 [1895] L558_T0_S2-->L559_T0_S2: Formula: (and (<= 0 v_hdr.arp.pln_13) (<= v_hdr.arp.pln_13 256))  InVars {hdr.arp.pln=v_hdr.arp.pln_13}  OutVars{hdr.arp.pln=v_hdr.arp.pln_13}  AuxVars[]  AssignedVars[] 8956#L559_T0_S2 [2440] L559_T0_S2-->L560_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_9}  AuxVars[]  AssignedVars[hdr.arp.op] 9059#L560_T0_S2 [1989] L560_T0_S2-->L561_T0_S2: Formula: (and (<= 0 v_hdr.arp.op_10) (<= v_hdr.arp.op_10 65536))  InVars {hdr.arp.op=v_hdr.arp.op_10}  OutVars{hdr.arp.op=v_hdr.arp.op_10}  AuxVars[]  AssignedVars[] 9060#L561_T0_S2 [2213] L561_T0_S2-->L562_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_10}  AuxVars[]  AssignedVars[hdr.arp.sha] 9087#L562_T0_S2 [2011] L562_T0_S2-->L563_T0_S2: Formula: (and (<= 0 v_hdr.arp.sha_9) (<= v_hdr.arp.sha_9 281474976710656))  InVars {hdr.arp.sha=v_hdr.arp.sha_9}  OutVars{hdr.arp.sha=v_hdr.arp.sha_9}  AuxVars[]  AssignedVars[] 8438#L563_T0_S2 [1595] L563_T0_S2-->L564_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_12}  AuxVars[]  AssignedVars[hdr.arp.spa] 8439#L564_T0_S2 [2494] L564_T0_S2-->L565_T0_S2: Formula: (and (<= v_hdr.arp.spa_11 4294967296) (<= 0 v_hdr.arp.spa_11))  InVars {hdr.arp.spa=v_hdr.arp.spa_11}  OutVars{hdr.arp.spa=v_hdr.arp.spa_11}  AuxVars[]  AssignedVars[] 9282#L565_T0_S2 [2285] L565_T0_S2-->L566_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_14}  AuxVars[]  AssignedVars[hdr.arp.tha] 9229#L566_T0_S2 [2178] L566_T0_S2-->L567_T0_S2: Formula: (and (<= 0 v_hdr.arp.tha_13) (<= v_hdr.arp.tha_13 281474976710656))  InVars {hdr.arp.tha=v_hdr.arp.tha_13}  OutVars{hdr.arp.tha=v_hdr.arp.tha_13}  AuxVars[]  AssignedVars[] 9187#L567_T0_S2 [2126] L567_T0_S2-->L568_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_9}  AuxVars[]  AssignedVars[hdr.arp.tpa] 9052#L568_T0_S2 [1981] L568_T0_S2-->L569_T0_S2: Formula: (and (<= 0 v_hdr.arp.tpa_10) (<= v_hdr.arp.tpa_10 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_10}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_10}  AuxVars[]  AssignedVars[] 8850#L569_T0_S2 [1819] L569_T0_S2-->L570_T0_S2: Formula: (not v_hdr.ipv4.valid_19)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_19}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 8851#L570_T0_S2 [2375] L570_T0_S2-->L571_T0_S2: Formula: (= (store v_emit_26 v_hdr.ipv4_2 false) v_emit_25)  InVars {hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_26}  OutVars{hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_25}  AuxVars[]  AssignedVars[emit] 9126#L571_T0_S2 [2059] L571_T0_S2-->L572_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[hdr.ipv4.version] 9127#L572_T0_S2 [2336] L572_T0_S2-->L573_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.version_9) (<= v_hdr.ipv4.version_9 16))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_9}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_9}  AuxVars[]  AssignedVars[] 8477#L573_T0_S2 [1610] L573_T0_S2-->L574_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_14}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 8478#L574_T0_S2 [2418] L574_T0_S2-->L575_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.ihl_13) (<= v_hdr.ipv4.ihl_13 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_13}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_13}  AuxVars[]  AssignedVars[] 9132#L575_T0_S2 [2063] L575_T0_S2-->L576_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_13}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 8687#L576_T0_S2 [1715] L576_T0_S2-->L577_T0_S2: Formula: (and (<= v_hdr.ipv4.diffserv_14 256) (<= 0 v_hdr.ipv4.diffserv_14))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  AuxVars[]  AssignedVars[] 8688#L577_T0_S2 [2419] L577_T0_S2-->L578_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_14}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 9068#L578_T0_S2 [1996] L578_T0_S2-->L579_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.totalLen_9) (<= v_hdr.ipv4.totalLen_9 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  AuxVars[]  AssignedVars[] 8963#L579_T0_S2 [1904] L579_T0_S2-->L580_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_13}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 8710#L580_T0_S2 [1729] L580_T0_S2-->L581_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.identification_10) (<= v_hdr.ipv4.identification_10 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_10}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_10}  AuxVars[]  AssignedVars[] 8711#L581_T0_S2 [1959] L581_T0_S2-->L582_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_9}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 9027#L582_T0_S2 [2260] L582_T0_S2-->L583_T0_S2: Formula: (and (<= v_hdr.ipv4.flags_13 8) (<= 0 v_hdr.ipv4.flags_13))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_13}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_13}  AuxVars[]  AssignedVars[] 9074#L583_T0_S2 [2004] L583_T0_S2-->L584_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_14}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 9075#L584_T0_S2 [2029] L584_T0_S2-->L585_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.fragOffset_9) (<= v_hdr.ipv4.fragOffset_9 8192))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_9}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_9}  AuxVars[]  AssignedVars[] 9070#L585_T0_S2 [1998] L585_T0_S2-->L586_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 8573#L586_T0_S2 [1653] L586_T0_S2-->L587_T0_S2: Formula: (and (<= v_hdr.ipv4.ttl_13 256) (<= 0 v_hdr.ipv4.ttl_13))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_13}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_13}  AuxVars[]  AssignedVars[] 8574#L587_T0_S2 [2363] L587_T0_S2-->L588_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 8933#L588_T0_S2 [1880] L588_T0_S2-->L589_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.protocol_14) (<= v_hdr.ipv4.protocol_14 256))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  AuxVars[]  AssignedVars[] 8934#L589_T0_S2 [2476] L589_T0_S2-->L590_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_14}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 9314#L590_T0_S2 [2382] L590_T0_S2-->L591_T0_S2: Formula: (and (<= v_hdr.ipv4.hdrChecksum_13 65536) (<= 0 v_hdr.ipv4.hdrChecksum_13))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_13}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_13}  AuxVars[]  AssignedVars[] 9251#L591_T0_S2 [2226] L591_T0_S2-->L592_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 9252#L592_T0_S2 [2279] L592_T0_S2-->L593_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 8418#L593_T0_S2 [1586] L593_T0_S2-->L594_T0_S2: Formula: (not v_hdr.icmp.valid_19)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_19}  AuxVars[]  AssignedVars[hdr.icmp.valid] 8419#L594_T0_S2 [2322] L594_T0_S2-->L595_T0_S2: Formula: (= v_emit_27 (store v_emit_28 v_hdr.icmp_2 false))  InVars {emit=v_emit_28, hdr.icmp=v_hdr.icmp_2}  OutVars{emit=v_emit_27, hdr.icmp=v_hdr.icmp_2}  AuxVars[]  AssignedVars[emit] 9269#L595_T0_S2 [2268] L595_T0_S2-->L596_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_13}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 9270#L596_T0_S2 [2400] L596_T0_S2-->L597_T0_S2: Formula: (and (<= v_hdr.icmp.icmpType_12 256) (<= 0 v_hdr.icmp.icmpType_12))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_12}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_12}  AuxVars[]  AssignedVars[] 9260#L597_T0_S2 [2254] L597_T0_S2-->L598_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_11}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 8646#L598_T0_S2 [1690] L598_T0_S2-->L599_T0_S2: Formula: (and (<= v_hdr.icmp.icmpCode_9 256) (<= 0 v_hdr.icmp.icmpCode_9))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  AuxVars[]  AssignedVars[] 8647#L599_T0_S2 [1894] L599_T0_S2-->L600_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_9}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 8954#L600_T0_S2 [2474] L600_T0_S2-->L601_T0_S2: Formula: (and (<= v_hdr.icmp.hdrChecksum_14 65536) (<= 0 v_hdr.icmp.hdrChecksum_14))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_14}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_14}  AuxVars[]  AssignedVars[] 9213#L601_T0_S2 [2158] L601_T0_S2-->L602_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_12}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 9214#L602_T0_S2 [2316] L602_T0_S2-->L603_T0_S2: Formula: (and (<= v_hdr.icmp.identifier_11 65536) (<= 0 v_hdr.icmp.identifier_11))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_11}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_11}  AuxVars[]  AssignedVars[] 9021#L603_T0_S2 [1956] L603_T0_S2-->L604_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_9}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 9022#L604_T0_S2 [2101] L604_T0_S2-->L605_T0_S2: Formula: (and (<= 0 v_hdr.icmp.seqNumber_13) (<= v_hdr.icmp.seqNumber_13 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_13}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_13}  AuxVars[]  AssignedVars[] 9164#L605_T0_S2 [2258] L605_T0_S2-->L606_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_12}  AuxVars[]  AssignedVars[hdr.icmp.payload] 8804#L606_T0_S2 [1782] L606_T0_S2-->L607_T0_S2: Formula: (and (<= v_hdr.icmp.payload_13 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.icmp.payload_13))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_13}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_13}  AuxVars[]  AssignedVars[] 8805#L607_T0_S2 [1869] L607_T0_S2-->L608_T0_S2: Formula: (not v_hdr.udp.valid_17)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_17}  AuxVars[]  AssignedVars[hdr.udp.valid] 8919#L608_T0_S2 [1871] L608_T0_S2-->L609_T0_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.udp_2 false))  InVars {hdr.udp=v_hdr.udp_2, emit=v_emit_22}  OutVars{hdr.udp=v_hdr.udp_2, emit=v_emit_21}  AuxVars[]  AssignedVars[emit] 8920#L609_T0_S2 [2297] L609_T0_S2-->L610_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_9}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 9279#L610_T0_S2 [2277] L610_T0_S2-->L611_T0_S2: Formula: (and (<= v_hdr.udp.srcPort_10 65536) (<= 0 v_hdr.udp.srcPort_10))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_10}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_10}  AuxVars[]  AssignedVars[] 8966#L611_T0_S2 [1907] L611_T0_S2-->L612_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_23}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 8967#L612_T0_S2 [2402] L612_T0_S2-->L613_T0_S2: Formula: (and (<= v_hdr.udp.dstPort_21 65536) (<= 0 v_hdr.udp.dstPort_21))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_21}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_21}  AuxVars[]  AssignedVars[] 8585#L613_T0_S2 [1658] L613_T0_S2-->L614_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__9}  AuxVars[]  AssignedVars[hdr.udp.length_] 8586#L614_T0_S2 [1817] L614_T0_S2-->L615_T0_S2: Formula: (and (<= 0 v_hdr.udp.length__12) (<= v_hdr.udp.length__12 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__12}  OutVars{hdr.udp.length_=v_hdr.udp.length__12}  AuxVars[]  AssignedVars[] 8847#L615_T0_S2 [2122] L615_T0_S2-->L616_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_13}  AuxVars[]  AssignedVars[hdr.udp.checksum] 8721#L616_T0_S2 [1736] L616_T0_S2-->L617_T0_S2: Formula: (and (<= v_hdr.udp.checksum_14 65536) (<= 0 v_hdr.udp.checksum_14))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_14}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_14}  AuxVars[]  AssignedVars[] 8722#L617_T0_S2 [1845] L617_T0_S2-->L618_T0_S2: Formula: (not v_hdr.paxos.valid_21)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_21}  AuxVars[]  AssignedVars[hdr.paxos.valid] 8887#L618_T0_S2 [2318] L618_T0_S2-->L619_T0_S2: Formula: (= v_emit_35 (store v_emit_36 v_hdr.paxos_2 false))  InVars {emit=v_emit_36, hdr.paxos=v_hdr.paxos_2}  OutVars{emit=v_emit_35, hdr.paxos=v_hdr.paxos_2}  AuxVars[]  AssignedVars[emit] 8655#L619_T0_S2 [1694] L619_T0_S2-->L620_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_13}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 8656#L620_T0_S2 [2003] L620_T0_S2-->L621_T0_S2: Formula: (and (<= 0 v_hdr.paxos.msgtype_14) (<= v_hdr.paxos.msgtype_14 65536))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_14}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_14}  AuxVars[]  AssignedVars[] 8996#L621_T0_S2 [1934] L621_T0_S2-->L622_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_25}  AuxVars[]  AssignedVars[hdr.paxos.inst] 8972#L622_T0_S2 [1914] L622_T0_S2-->L623_T0_S2: Formula: (and (<= 0 v_hdr.paxos.inst_27) (<= v_hdr.paxos.inst_27 4294967296))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_27}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_27}  AuxVars[]  AssignedVars[] 8877#L623_T0_S2 [1839] L623_T0_S2-->L624_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_22}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 8878#L624_T0_S2 [2377] L624_T0_S2-->L625_T0_S2: Formula: (and (<= 0 v_hdr.paxos.rnd_20) (<= v_hdr.paxos.rnd_20 65536))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_20}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_20}  AuxVars[]  AssignedVars[] 9003#L625_T0_S2 [1941] L625_T0_S2-->L626_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_9}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 9004#L626_T0_S2 [2249] L626_T0_S2-->L627_T0_S2: Formula: (and (<= 0 v_hdr.paxos.vrnd_11) (<= v_hdr.paxos.vrnd_11 65536))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_11}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_11}  AuxVars[]  AssignedVars[] 9223#L627_T0_S2 [2169] L627_T0_S2-->L628_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_13}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 9224#L628_T0_S2 [2231] L628_T0_S2-->L629_T0_S2: Formula: (and (<= 0 v_hdr.paxos.acptid_11) (<= v_hdr.paxos.acptid_11 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_11}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_11}  AuxVars[]  AssignedVars[] 9207#L629_T0_S2 [2150] L629_T0_S2-->L630_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 8771#L630_T0_S2 [1765] L630_T0_S2-->L631_T0_S2: Formula: (and (<= v_hdr.paxos.paxoslen_10 4294967296) (<= 0 v_hdr.paxos.paxoslen_10))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  AuxVars[]  AssignedVars[] 8765#L631_T0_S2 [1761] L631_T0_S2-->L632_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_15}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 8766#L632_T0_S2 [2082] L632_T0_S2-->L633_T0_S2: Formula: (and (<= v_hdr.paxos.paxosval_14 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.paxos.paxosval_14))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_14}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_14}  AuxVars[]  AssignedVars[] 9151#L633_T0_S2 [2144] L633_T0_S2-->L634_T0_S2: Formula: (= 0 v_meta.paxos_metadata.round_17)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_17}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 8751#L634_T0_S2 [1754] L634_T0_S2-->L635_T0_S2: Formula: (= v_meta.paxos_metadata.set_drop_15 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_15}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 8433#L635_T0_S2 [1594] L635_T0_S2-->L636_T0_S2: Formula: (= v_meta.paxos_metadata.ack_count_10 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_10}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 8434#L636_T0_S2 [2140] L636_T0_S2-->L637_T0_S2: Formula: (= v_meta.paxos_metadata.ack_acceptors_26 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_26}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 8908#L637_T0_S2 [1862] L637_T0_S2-->L638_T0_S2: Formula: true  InVars {}  OutVars{learner_tbl_0.action_run=v_learner_tbl_0.action_run_12}  AuxVars[]  AssignedVars[learner_tbl_0.action_run] 8709#L638_T0_S2 [1728] L638_T0_S2-->L639_T0_S2: Formula: true  InVars {}  OutVars{reset_consensus_instance_0.action_run=v_reset_consensus_instance_0.action_run_10}  AuxVars[]  AssignedVars[reset_consensus_instance_0.action_run] 8415#L639_T0_S2 [1585] L639_T0_S2-->L640_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 8417#L640_T0_S2 [1938] L640_T0_S2-->L641_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.learnerPort=v_transport_tbl_0.forward.learnerPort_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.learnerPort] 9000#L641_T0_S2 [2125] L641_T0_S2-->L642_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_14}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 9186#L642_T0_S2 [2386] L642_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_12}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 9318#havocProcedureFINAL_T0_S2 [2462] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9288#havocProcedureEXIT_T0_S2 >[2575] havocProcedureEXIT_T0_S2-->L678-D97: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9289#L678-D97 [2319] L678-D97-->L678_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8466#L678_T0_S2 [2491] L678_T0_S2-->L678_T0_S2-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8465#L678_T0_S2-D4 [1606] L678_T0_S2-D4-->_parser_TopParserENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8467#_parser_TopParserENTRY_T0_S2 [1913] _parser_TopParserENTRY_T0_S2-->_parser_TopParserENTRY_T0_S2-D79: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8952#_parser_TopParserENTRY_T0_S2-D79 [1892] _parser_TopParserENTRY_T0_S2-D79-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8953#startENTRY_T0_S2 [2069] startENTRY_T0_S2-->L808_T0_S2: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 9141#L808_T0_S2 [2493] L808_T0_S2-->L811_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_26 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 9109#L811_T0_S2 [2038] L811_T0_S2-->L812_T0_S2: Formula: (= v_hdr.ethernet.etherType_27 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 8620#L812_T0_S2 [2196] L812_T0_S2-->L812_T0_S2-D85: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8988#L812_T0_S2-D85 [1922] L812_T0_S2-D85-->parse_ipv4ENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8989#parse_ipv4ENTRY_T0_S2 [2143] parse_ipv4ENTRY_T0_S2-->L724_T0_S2: Formula: v_hdr.ipv4.valid_31  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_31}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 9203#L724_T0_S2 [2447] L724_T0_S2-->L727_T0_S2: Formula: (not (= v_hdr.ipv4.protocol_20 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  AuxVars[]  AssignedVars[] 9014#L727_T0_S2 [1949] L727_T0_S2-->L728_T0_S2: Formula: (= v_hdr.ipv4.protocol_21 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_21}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_21}  AuxVars[]  AssignedVars[] 8450#L728_T0_S2 [2417] L728_T0_S2-->L728_T0_S2-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9042#L728_T0_S2-D13 [1971] L728_T0_S2-D13-->parse_udpENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9043#parse_udpENTRY_T0_S2 [2406] parse_udpENTRY_T0_S2-->L745_T0_S2: Formula: v_hdr.udp.valid_21  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_21}  AuxVars[]  AssignedVars[hdr.udp.valid] 9320#L745_T0_S2 [2392] L745_T0_S2-->L746_T0_S2: Formula: (= v_hdr.udp.dstPort_29 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_29}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_29}  AuxVars[]  AssignedVars[] 8449#L746_T0_S2 [1600] L746_T0_S2-->L746_T0_S2-D31: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8451#L746_T0_S2-D31 [1714] L746_T0_S2-D31-->parse_paxosENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8689#parse_paxosENTRY_T0_S2 [2355] parse_paxosENTRY_T0_S2-->L737_T0_S2: Formula: v_hdr.paxos.valid_37  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_37}  AuxVars[]  AssignedVars[hdr.paxos.valid] 8545#L737_T0_S2 [1921] L737_T0_S2-->L737_T0_S2-D82: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8984#L737_T0_S2-D82 [2098] L737_T0_S2-D82-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8800#acceptFINAL_T0_S2 [1779] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8544#acceptEXIT_T0_S2 >[2543] acceptEXIT_T0_S2-->parse_paxosFINAL-D169: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8546#parse_paxosFINAL-D169 [2482] parse_paxosFINAL-D169-->parse_paxosFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8911#parse_paxosFINAL_T0_S2 [1863] parse_paxosFINAL_T0_S2-->parse_paxosEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8912#parse_paxosEXIT_T0_S2 >[2517] parse_paxosEXIT_T0_S2-->L745-1-D184: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8754#L745-1-D184 [1756] L745-1-D184-->L745-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8755#L745-1_T0_S2 [2223] L745-1_T0_S2-->parse_udpEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9248#parse_udpEXIT_T0_S2 >[2525] parse_udpEXIT_T0_S2-->L727-1-D157: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9067#L727-1-D157 [1995] L727-1-D157-->L727-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8619#L727-1_T0_S2 [1678] L727-1_T0_S2-->parse_ipv4EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8621#parse_ipv4EXIT_T0_S2 >[2726] parse_ipv4EXIT_T0_S2-->L811-1-D142: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8991#L811-1-D142 [1927] L811-1-D142-->L811-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8992#L811-1_T0_S2 [2001] L811-1_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9045#startEXIT_T0_S2 >[2643] startEXIT_T0_S2-->_parser_TopParserFINAL-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9046#_parser_TopParserFINAL-D121 [2330] _parser_TopParserFINAL-D121-->_parser_TopParserFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9190#_parser_TopParserFINAL_T0_S2 [2130] _parser_TopParserFINAL_T0_S2-->_parser_TopParserEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9064#_parser_TopParserEXIT_T0_S2 >[2686] _parser_TopParserEXIT_T0_S2-->L679-D148: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9065#L679-D148 [2378] L679-D148-->L679_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9219#L679_T0_S2 [2204] L679_T0_S2-->L679_T0_S2-D88: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9218#L679_T0_S2-D88 [2164] L679_T0_S2-D88-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9220#verifyChecksumFINAL_T0_S2 [2225] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9249#verifyChecksumEXIT_T0_S2 >[2601] verifyChecksumEXIT_T0_S2-->L680-D154: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9310#L680-D154 [2369] L680-D154-->L680_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8475#L680_T0_S2 [2436] L680_T0_S2-->L680_T0_S2-D55: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9232#L680_T0_S2-D55 [2184] L680_T0_S2-D55-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8816#ingressENTRY_T0_S2 [1794] ingressENTRY_T0_S2-->L650_T0_S2: Formula: v_hdr.ipv4.valid_24  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_24}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_24}  AuxVars[]  AssignedVars[] 8817#L650_T0_S2 [1808] L650_T0_S2-->L651_T0_S2: Formula: v_hdr.paxos.valid_24  InVars {hdr.paxos.valid=v_hdr.paxos.valid_24}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_24}  AuxVars[]  AssignedVars[] 8495#L651_T0_S2 [2141] L651_T0_S2-->L651_T0_S2-D91: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8904#L651_T0_S2-D91 [1859] L651_T0_S2-D91-->read_roundENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8813#read_roundENTRY_T0_S2 [1787] read_roundENTRY_T0_S2-->L764_T0_S2: Formula: (= (select v_registerRound_0_29 v_hdr.paxos.inst_34) v_meta.paxos_metadata.round_33)  InVars {registerRound_0=v_registerRound_0_29, hdr.paxos.inst=v_hdr.paxos.inst_34}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_34, meta.paxos_metadata.round=v_meta.paxos_metadata.round_33, registerRound_0=v_registerRound_0_29}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 8806#L764_T0_S2 [1783] L764_T0_S2-->L766_T0_S2: Formula: (= v_meta.paxos_metadata.set_drop_17 1)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_17}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 8683#L766_T0_S2 [1711] L766_T0_S2-->read_roundFINAL_T0_S2: Formula: (= v_meta.paxos_metadata.ack_acceptors_50 (select v_registerHistory2B_0_28 v_hdr.paxos.inst_35))  InVars {registerHistory2B_0=v_registerHistory2B_0_28, hdr.paxos.inst=v_hdr.paxos.inst_35}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_35, registerHistory2B_0=v_registerHistory2B_0_28, meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_50}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 8684#read_roundFINAL_T0_S2 [1734] read_roundFINAL_T0_S2-->read_roundEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8494#read_roundEXIT_T0_S2 >[2753] read_roundEXIT_T0_S2-->L651-1-D136: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8496#L651-1-D136 [2075] L651-1-D136-->L651-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9146#L651-1_T0_S2 [2210] L651-1_T0_S2-->L656_T0_S2: Formula: (not (< v_meta.paxos_metadata.round_31 v_hdr.paxos.rnd_34))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_34, meta.paxos_metadata.round=v_meta.paxos_metadata.round_31}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_34, meta.paxos_metadata.round=v_meta.paxos_metadata.round_31}  AuxVars[]  AssignedVars[] 8599#L656_T0_S2 [1666] L656_T0_S2-->L656-1_T0_S2: Formula: (not (= v_hdr.paxos.rnd_30 v_meta.paxos_metadata.round_27))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_30, meta.paxos_metadata.round=v_meta.paxos_metadata.round_27}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_30, meta.paxos_metadata.round=v_meta.paxos_metadata.round_27}  AuxVars[]  AssignedVars[] 8600#L656-1_T0_S2 [1789] L656-1_T0_S2-->L649_T0_S2: Formula: (and (not (= v_meta.paxos_metadata.ack_acceptors_39 5)) (not (= v_meta.paxos_metadata.ack_acceptors_39 3)) (not (= v_meta.paxos_metadata.ack_acceptors_39 6)))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_39}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_39}  AuxVars[]  AssignedVars[] 8474#L649_T0_S2 [1608] L649_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8476#ingressEXIT_T0_S2 >[2637] ingressEXIT_T0_S2-->L681-D145: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9363#L681-D145 [2253] L681-D145-->L681_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8440#L681_T0_S2 [1596] L681_T0_S2-->L681_T0_S2-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8442#L681_T0_S2-D1 [2007] L681_T0_S2-D1-->egressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8736#egressENTRY_T0_S2 [2239] egressENTRY_T0_S2-->egressENTRY_T0_S2-D73: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9364#egressENTRY_T0_S2-D73 [1883] egressENTRY_T0_S2-D73-->place_holder_table_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8905#place_holder_table_0.applyENTRY_T0_S2 [1858] place_holder_table_0.applyENTRY_T0_S2-->L753_T0_S2: Formula: (not (= v_place_holder_table_0.action_run_16 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_16}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_16}  AuxVars[]  AssignedVars[] 8735#L753_T0_S2 [1744] L753_T0_S2-->place_holder_table_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8737#place_holder_table_0.applyEXIT_T0_S2 >[2501] place_holder_table_0.applyEXIT_T0_S2-->egressFINAL-D109: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9101#egressFINAL-D109 [2027] egressFINAL-D109-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9102#egressFINAL_T0_S2 [1603] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9253#egressEXIT_T0_S2 >[2678] egressEXIT_T0_S2-->L682-D187: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9254#L682-D187 [1764] L682-D187-->L682_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8819#L682_T0_S2 [2056] L682_T0_S2-->L682_T0_S2-D28: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8818#L682_T0_S2-D28 [1796] L682_T0_S2-D28-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8820#computeChecksumFINAL_T0_S2 [2009] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9135#computeChecksumEXIT_T0_S2 >[2737] computeChecksumEXIT_T0_S2-->L683-D118: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9136#L683-D118 [1837] L683-D118-->L683_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9315#L683_T0_S2 [2383] L683_T0_S2-->L685_T0_S2: Formula: (not v_forward_20)  InVars {forward=v_forward_20}  OutVars{forward=v_forward_20}  AuxVars[]  AssignedVars[] 8642#L685_T0_S2 [1689] L685_T0_S2-->L684-1_T0_S2: Formula: v_drop_28  InVars {}  OutVars{drop=v_drop_28}  AuxVars[]  AssignedVars[drop] 8643#L684-1_T0_S2 [1939] L684-1_T0_S2-->L688_T0_S2: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_32 3))) (or (and (not v__p4ltl_0_7) (not .cse0)) (and v__p4ltl_0_7 .cse0)))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_32}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_32, _p4ltl_0=v__p4ltl_0_7}  AuxVars[]  AssignedVars[_p4ltl_0] 9001#L688_T0_S2 [2189] L688_T0_S2-->L689_T0_S2: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_35 5))) (or (and v__p4ltl_1_7 .cse0) (and (not .cse0) (not v__p4ltl_1_7))))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_35}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_35, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[_p4ltl_1] 9100#L689_T0_S2 [2025] L689_T0_S2-->L690_T0_S2: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_30 6))) (or (and v__p4ltl_2_6 .cse0) (and (not .cse0) (not v__p4ltl_2_6))))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_30}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_30}  AuxVars[]  AssignedVars[_p4ltl_2] 8490#L690_T0_S2 [1615] L690_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v__p4ltl_free_a_2 v_hdr.paxos.inst_30))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_30, _p4ltl_free_a=v__p4ltl_free_a_2}  OutVars{_p4ltl_3=v__p4ltl_3_6, hdr.paxos.inst=v_hdr.paxos.inst_30, _p4ltl_free_a=v__p4ltl_free_a_2}  AuxVars[]  AssignedVars[_p4ltl_3] 8491#mainFINAL_T0_S2 [1781] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8803#mainEXIT_T0_S2 >[2785] mainEXIT_T0_S2-->L696-1-D130: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8924#L696-1-D130 [1875] L696-1-D130-->L696-1_accept_S5: Formula: (and (not v__p4ltl_2_10) v__p4ltl_3_10 (not v_drop_32) (not v__p4ltl_0_10) v_hdr.ipv4.valid_30 (not v__p4ltl_1_10) v_hdr.paxos.valid_34)  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_10, _p4ltl_1=v__p4ltl_1_10, hdr.ipv4.valid=v_hdr.ipv4.valid_30, drop=v_drop_32, hdr.paxos.valid=v_hdr.paxos.valid_34}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_10, _p4ltl_1=v__p4ltl_1_10, hdr.ipv4.valid=v_hdr.ipv4.valid_30, drop=v_drop_32, hdr.paxos.valid=v_hdr.paxos.valid_34}  AuxVars[]  AssignedVars[] 8926#L696-1_accept_S5 
[2023-01-16 06:40:17,783 INFO  L754   eck$LassoCheckResult]: Loop: 8926#L696-1_accept_S5 [2426] L696-1_accept_S5-->L696_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8596#L696_accept_S5 [2396] L696_accept_S5-->L696_accept_S5-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9316#L696_accept_S5-D42 [2385] L696_accept_S5-D42-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8421#mainENTRY_accept_S5 [2224] mainENTRY_accept_S5-->mainENTRY_accept_S5-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8836#mainENTRY_accept_S5-D54 [1805] mainENTRY_accept_S5-D54-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8837#havocProcedureENTRY_accept_S5 [1843] havocProcedureENTRY_accept_S5-->L527_accept_S5: Formula: (not v_drop_25)  InVars {}  OutVars{drop=v_drop_25}  AuxVars[]  AssignedVars[drop] 8885#L527_accept_S5 [2424] L527_accept_S5-->L528_accept_S5: Formula: (not v_forward_17)  InVars {}  OutVars{forward=v_forward_17}  AuxVars[]  AssignedVars[forward] 9294#L528_accept_S5 [2327] L528_accept_S5-->L529_accept_S5: Formula: (= v_standard_metadata.ingress_port_8 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_8}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 8701#L529_accept_S5 [1723] L529_accept_S5-->L530_accept_S5: Formula: (= v_standard_metadata.egress_spec_16 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_16}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 8702#L530_accept_S5 [1903] L530_accept_S5-->L531_accept_S5: Formula: (= 0 v_standard_metadata.egress_port_17)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_17}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 8632#L531_accept_S5 [1681] L531_accept_S5-->L532_accept_S5: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 8633#L532_accept_S5 [2271] L532_accept_S5-->L533_accept_S5: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 8848#L533_accept_S5 [1816] L533_accept_S5-->L534_accept_S5: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 8829#L534_accept_S5 [1802] L534_accept_S5-->L535_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 8830#L535_accept_S5 [2298] L535_accept_S5-->L536_accept_S5: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 8801#L536_accept_S5 [1780] L536_accept_S5-->L537_accept_S5: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 8802#L537_accept_S5 [1870] L537_accept_S5-->L538_accept_S5: Formula: (= v_standard_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 8593#L538_accept_S5 [1661] L538_accept_S5-->L539_accept_S5: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 8594#L539_accept_S5 [1757] L539_accept_S5-->L540_accept_S5: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 8758#L540_accept_S5 [2466] L540_accept_S5-->L541_accept_S5: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 9172#L541_accept_S5 [2110] L541_accept_S5-->L542_accept_S5: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 9173#L542_accept_S5 [2251] L542_accept_S5-->L543_accept_S5: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 8790#L543_accept_S5 [1775] L543_accept_S5-->L544_accept_S5: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 8791#L544_accept_S5 [2155] L544_accept_S5-->L545_accept_S5: Formula: (= v_emit_23 (store v_emit_24 v_hdr.ethernet_2 false))  InVars {emit=v_emit_24, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_23, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 9095#L545_accept_S5 [2020] L545_accept_S5-->L546_accept_S5: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 8555#L546_accept_S5 [1645] L546_accept_S5-->L547_accept_S5: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 8556#L547_accept_S5 [1929] L547_accept_S5-->L548_accept_S5: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 8522#L548_accept_S5 [1632] L548_accept_S5-->L549_accept_S5: Formula: (and (<= v_hdr.ethernet.etherType_18 65536) (<= 0 v_hdr.ethernet.etherType_18))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  AuxVars[]  AssignedVars[] 8523#L549_accept_S5 [2345] L549_accept_S5-->L550_accept_S5: Formula: (not v_hdr.arp.valid_17)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_17}  AuxVars[]  AssignedVars[hdr.arp.valid] 8447#L550_accept_S5 [1599] L550_accept_S5-->L551_accept_S5: Formula: (= v_emit_45 (store v_emit_46 v_hdr.arp_4 false))  InVars {emit=v_emit_46, hdr.arp=v_hdr.arp_4}  OutVars{emit=v_emit_45, hdr.arp=v_hdr.arp_4}  AuxVars[]  AssignedVars[emit] 8448#L551_accept_S5 [2041] L551_accept_S5-->L552_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_10}  AuxVars[]  AssignedVars[hdr.arp.hrd] 9110#L552_accept_S5 [2215] L552_accept_S5-->L553_accept_S5: Formula: (and (<= 0 v_hdr.arp.hrd_11) (<= v_hdr.arp.hrd_11 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_11}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_11}  AuxVars[]  AssignedVars[] 8782#L553_accept_S5 [1771] L553_accept_S5-->L554_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_14}  AuxVars[]  AssignedVars[hdr.arp.pro] 8783#L554_accept_S5 [2248] L554_accept_S5-->L555_accept_S5: Formula: (and (<= v_hdr.arp.pro_13 65536) (<= 0 v_hdr.arp.pro_13))  InVars {hdr.arp.pro=v_hdr.arp.pro_13}  OutVars{hdr.arp.pro=v_hdr.arp.pro_13}  AuxVars[]  AssignedVars[] 8613#L555_accept_S5 [1674] L555_accept_S5-->L556_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_12}  AuxVars[]  AssignedVars[hdr.arp.hln] 8614#L556_accept_S5 [1691] L556_accept_S5-->L557_accept_S5: Formula: (and (<= 0 v_hdr.arp.hln_11) (<= v_hdr.arp.hln_11 256))  InVars {hdr.arp.hln=v_hdr.arp.hln_11}  OutVars{hdr.arp.hln=v_hdr.arp.hln_11}  AuxVars[]  AssignedVars[] 8648#L557_accept_S5 [2441] L557_accept_S5-->L558_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_12}  AuxVars[]  AssignedVars[hdr.arp.pln] 8674#L558_accept_S5 [1705] L558_accept_S5-->L559_accept_S5: Formula: (and (<= v_hdr.arp.pln_9 256) (<= 0 v_hdr.arp.pln_9))  InVars {hdr.arp.pln=v_hdr.arp.pln_9}  OutVars{hdr.arp.pln=v_hdr.arp.pln_9}  AuxVars[]  AssignedVars[] 8675#L559_accept_S5 [2362] L559_accept_S5-->L560_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_11}  AuxVars[]  AssignedVars[hdr.arp.op] 9283#L560_accept_S5 [2288] L560_accept_S5-->L561_accept_S5: Formula: (and (<= v_hdr.arp.op_13 65536) (<= 0 v_hdr.arp.op_13))  InVars {hdr.arp.op=v_hdr.arp.op_13}  OutVars{hdr.arp.op=v_hdr.arp.op_13}  AuxVars[]  AssignedVars[] 8649#L561_accept_S5 [1692] L561_accept_S5-->L562_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_11}  AuxVars[]  AssignedVars[hdr.arp.sha] 8650#L562_accept_S5 [2127] L562_accept_S5-->L563_accept_S5: Formula: (and (<= v_hdr.arp.sha_13 281474976710656) (<= 0 v_hdr.arp.sha_13))  InVars {hdr.arp.sha=v_hdr.arp.sha_13}  OutVars{hdr.arp.sha=v_hdr.arp.sha_13}  AuxVars[]  AssignedVars[] 9088#L563_accept_S5 [2013] L563_accept_S5-->L564_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_10}  AuxVars[]  AssignedVars[hdr.arp.spa] 9089#L564_accept_S5 [2357] L564_accept_S5-->L565_accept_S5: Formula: (and (<= 0 v_hdr.arp.spa_9) (<= v_hdr.arp.spa_9 4294967296))  InVars {hdr.arp.spa=v_hdr.arp.spa_9}  OutVars{hdr.arp.spa=v_hdr.arp.spa_9}  AuxVars[]  AssignedVars[] 9305#L565_accept_S5 [2490] L565_accept_S5-->L566_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_11}  AuxVars[]  AssignedVars[hdr.arp.tha] 8897#L566_accept_S5 [1853] L566_accept_S5-->L567_accept_S5: Formula: (and (<= v_hdr.arp.tha_10 281474976710656) (<= 0 v_hdr.arp.tha_10))  InVars {hdr.arp.tha=v_hdr.arp.tha_10}  OutVars{hdr.arp.tha=v_hdr.arp.tha_10}  AuxVars[]  AssignedVars[] 8883#L567_accept_S5 [1841] L567_accept_S5-->L568_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_14}  AuxVars[]  AssignedVars[hdr.arp.tpa] 8884#L568_accept_S5 [2022] L568_accept_S5-->L569_accept_S5: Formula: (and (<= v_hdr.arp.tpa_13 4294967296) (<= 0 v_hdr.arp.tpa_13))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_13}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_13}  AuxVars[]  AssignedVars[] 9096#L569_accept_S5 [2448] L569_accept_S5-->L570_accept_S5: Formula: (not v_hdr.ipv4.valid_18)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_18}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 8526#L570_accept_S5 [1634] L570_accept_S5-->L571_accept_S5: Formula: (= v_emit_47 (store v_emit_48 v_hdr.ipv4_4 false))  InVars {hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_48}  OutVars{hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_47}  AuxVars[]  AssignedVars[emit] 8527#L571_accept_S5 [1994] L571_accept_S5-->L572_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_14}  AuxVars[]  AssignedVars[hdr.ipv4.version] 9066#L572_accept_S5 [2090] L572_accept_S5-->L573_accept_S5: Formula: (and (<= v_hdr.ipv4.version_12 16) (<= 0 v_hdr.ipv4.version_12))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_12}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_12}  AuxVars[]  AssignedVars[] 9159#L573_accept_S5 [2230] L573_accept_S5-->L574_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 9211#L574_accept_S5 [2153] L574_accept_S5-->L575_accept_S5: Formula: (and (<= v_hdr.ipv4.ihl_10 16) (<= 0 v_hdr.ipv4.ihl_10))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[] 8665#L575_accept_S5 [1702] L575_accept_S5-->L576_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 8571#L576_accept_S5 [1652] L576_accept_S5-->L577_accept_S5: Formula: (and (<= 0 v_hdr.ipv4.diffserv_12) (<= v_hdr.ipv4.diffserv_12 256))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  AuxVars[]  AssignedVars[] 8572#L577_accept_S5 [2247] L577_accept_S5-->L578_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_11}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 9098#L578_accept_S5 [2023] L578_accept_S5-->L579_accept_S5: Formula: (and (<= 0 v_hdr.ipv4.totalLen_13) (<= v_hdr.ipv4.totalLen_13 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  AuxVars[]  AssignedVars[] 9099#L579_accept_S5 [2467] L579_accept_S5-->L580_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 9277#L580_accept_S5 [2276] L580_accept_S5-->L581_accept_S5: Formula: (and (<= v_hdr.ipv4.identification_14 65536) (<= 0 v_hdr.ipv4.identification_14))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_14}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_14}  AuxVars[]  AssignedVars[] 9278#L581_accept_S5 [2408] L581_accept_S5-->L582_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_12}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 8685#L582_accept_S5 [1713] L582_accept_S5-->L583_accept_S5: Formula: (and (<= 0 v_hdr.ipv4.flags_10) (<= v_hdr.ipv4.flags_10 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_10}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_10}  AuxVars[]  AssignedVars[] 8686#L583_accept_S5 [2244] L583_accept_S5-->L584_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 9206#L584_accept_S5 [2149] L584_accept_S5-->L585_accept_S5: Formula: (and (<= 0 v_hdr.ipv4.fragOffset_13) (<= v_hdr.ipv4.fragOffset_13 8192))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_13}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_13}  AuxVars[]  AssignedVars[] 8915#L585_accept_S5 [1865] L585_accept_S5-->L586_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 8916#L586_accept_S5 [1952] L586_accept_S5-->L587_accept_S5: Formula: (and (<= 0 v_hdr.ipv4.ttl_12) (<= v_hdr.ipv4.ttl_12 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[] 9016#L587_accept_S5 [2401] L587_accept_S5-->L588_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 9061#L588_accept_S5 [1990] L588_accept_S5-->L589_accept_S5: Formula: (and (<= v_hdr.ipv4.protocol_17 256) (<= 0 v_hdr.ipv4.protocol_17))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  AuxVars[]  AssignedVars[] 9062#L589_accept_S5 [2479] L589_accept_S5-->L590_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 9225#L590_accept_S5 [2170] L590_accept_S5-->L591_accept_S5: Formula: (and (<= 0 v_hdr.ipv4.hdrChecksum_10) (<= v_hdr.ipv4.hdrChecksum_10 65536))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  AuxVars[]  AssignedVars[] 9226#L591_accept_S5 [2236] L591_accept_S5-->L592_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 9256#L592_accept_S5 [2438] L592_accept_S5-->L593_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 9307#L593_accept_S5 [2359] L593_accept_S5-->L594_accept_S5: Formula: (not v_hdr.icmp.valid_18)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_18}  AuxVars[]  AssignedVars[hdr.icmp.valid] 8728#L594_accept_S5 [1739] L594_accept_S5-->L595_accept_S5: Formula: (= v_emit_53 (store v_emit_54 v_hdr.icmp_4 false))  InVars {emit=v_emit_54, hdr.icmp=v_hdr.icmp_4}  OutVars{emit=v_emit_53, hdr.icmp=v_hdr.icmp_4}  AuxVars[]  AssignedVars[emit] 8729#L595_accept_S5 [2123] L595_accept_S5-->L596_accept_S5: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_10}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 9185#L596_accept_S5 [2128] L596_accept_S5-->L597_accept_S5: Formula: (and (<= 0 v_hdr.icmp.icmpType_11) (<= v_hdr.icmp.icmpType_11 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_11}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_11}  AuxVars[]  AssignedVars[] 9188#L597_accept_S5 [2309] L597_accept_S5-->L598_accept_S5: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_14}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 9243#L598_accept_S5 [2212] L598_accept_S5-->L599_accept_S5: Formula: (and (<= v_hdr.icmp.icmpCode_10 256) (<= 0 v_hdr.icmp.icmpCode_10))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  AuxVars[]  AssignedVars[] 9244#L599_accept_S5 [2242] L599_accept_S5-->L600_accept_S5: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_12}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 8431#L600_accept_S5 [1593] L600_accept_S5-->L601_accept_S5: Formula: (and (<= 0 v_hdr.icmp.hdrChecksum_11) (<= v_hdr.icmp.hdrChecksum_11 65536))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_11}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_11}  AuxVars[]  AssignedVars[] 8432#L601_accept_S5 [1604] L601_accept_S5-->L602_accept_S5: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_9}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 8461#L602_accept_S5 [2416] L602_accept_S5-->L603_accept_S5: Formula: (and (<= v_hdr.icmp.identifier_13 65536) (<= 0 v_hdr.icmp.identifier_13))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_13}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_13}  AuxVars[]  AssignedVars[] 8822#L603_accept_S5 [1797] L603_accept_S5-->L604_accept_S5: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 8823#L604_accept_S5 [1976] L604_accept_S5-->L605_accept_S5: Formula: (and (<= v_hdr.icmp.seqNumber_14 65536) (<= 0 v_hdr.icmp.seqNumber_14))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_14}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_14}  AuxVars[]  AssignedVars[] 9048#L605_accept_S5 [2163] L605_accept_S5-->L606_accept_S5: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_14}  AuxVars[]  AssignedVars[hdr.icmp.payload] 9217#L606_accept_S5 [2320] L606_accept_S5-->L607_accept_S5: Formula: (and (<= v_hdr.icmp.payload_11 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.icmp.payload_11))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_11}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_11}  AuxVars[]  AssignedVars[] 8651#L607_accept_S5 [1693] L607_accept_S5-->L608_accept_S5: Formula: (not v_hdr.udp.valid_19)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_19}  AuxVars[]  AssignedVars[hdr.udp.valid] 8602#L608_accept_S5 [1668] L608_accept_S5-->L609_accept_S5: Formula: (= v_emit_29 (store v_emit_30 v_hdr.udp_3 false))  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_30}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_29}  AuxVars[]  AssignedVars[emit] 8603#L609_accept_S5 [2292] L609_accept_S5-->L610_accept_S5: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_14}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 9050#L610_accept_S5 [1978] L610_accept_S5-->L611_accept_S5: Formula: (and (<= v_hdr.udp.srcPort_12 65536) (<= 0 v_hdr.udp.srcPort_12))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_12}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_12}  AuxVars[]  AssignedVars[] 9051#L611_accept_S5 [2099] L611_accept_S5-->L612_accept_S5: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_20}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 9162#L612_accept_S5 [2280] L612_accept_S5-->L613_accept_S5: Formula: (and (<= 0 v_hdr.udp.dstPort_19) (<= v_hdr.udp.dstPort_19 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_19}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_19}  AuxVars[]  AssignedVars[] 9271#L613_accept_S5 [2269] L613_accept_S5-->L614_accept_S5: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__13}  AuxVars[]  AssignedVars[hdr.udp.length_] 9246#L614_accept_S5 [2217] L614_accept_S5-->L615_accept_S5: Formula: (and (<= v_hdr.udp.length__10 65536) (<= 0 v_hdr.udp.length__10))  InVars {hdr.udp.length_=v_hdr.udp.length__10}  OutVars{hdr.udp.length_=v_hdr.udp.length__10}  AuxVars[]  AssignedVars[] 9106#L615_accept_S5 [2035] L615_accept_S5-->L616_accept_S5: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_10}  AuxVars[]  AssignedVars[hdr.udp.checksum] 8740#L616_accept_S5 [1747] L616_accept_S5-->L617_accept_S5: Formula: (and (<= 0 v_hdr.udp.checksum_11) (<= v_hdr.udp.checksum_11 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_11}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[] 8699#L617_accept_S5 [1722] L617_accept_S5-->L618_accept_S5: Formula: (not v_hdr.paxos.valid_22)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_22}  AuxVars[]  AssignedVars[hdr.paxos.valid] 8700#L618_accept_S5 [2065] L618_accept_S5-->L619_accept_S5: Formula: (= v_emit_39 (store v_emit_40 v_hdr.paxos_4 false))  InVars {emit=v_emit_40, hdr.paxos=v_hdr.paxos_4}  OutVars{emit=v_emit_39, hdr.paxos=v_hdr.paxos_4}  AuxVars[]  AssignedVars[emit] 9137#L619_accept_S5 [2173] L619_accept_S5-->L620_accept_S5: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_12}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 9227#L620_accept_S5 [2449] L620_accept_S5-->L621_accept_S5: Formula: (and (<= v_hdr.paxos.msgtype_9 65536) (<= 0 v_hdr.paxos.msgtype_9))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_9}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_9}  AuxVars[]  AssignedVars[] 9241#L621_accept_S5 [2208] L621_accept_S5-->L622_accept_S5: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_29}  AuxVars[]  AssignedVars[hdr.paxos.inst] 9170#L622_accept_S5 [2107] L622_accept_S5-->L623_accept_S5: Formula: (and (<= v_hdr.paxos.inst_24 4294967296) (<= 0 v_hdr.paxos.inst_24))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_24}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_24}  AuxVars[]  AssignedVars[] 9031#L623_accept_S5 [1964] L623_accept_S5-->L624_accept_S5: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_18}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 8849#L624_accept_S5 [1818] L624_accept_S5-->L625_accept_S5: Formula: (and (<= v_hdr.paxos.rnd_17 65536) (<= 0 v_hdr.paxos.rnd_17))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_17}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_17}  AuxVars[]  AssignedVars[] 8788#L625_accept_S5 [1774] L625_accept_S5-->L626_accept_S5: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_13}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 8789#L626_accept_S5 [1925] L626_accept_S5-->L627_accept_S5: Formula: (and (<= 0 v_hdr.paxos.vrnd_14) (<= v_hdr.paxos.vrnd_14 65536))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_14}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_14}  AuxVars[]  AssignedVars[] 8604#L627_accept_S5 [1669] L627_accept_S5-->L628_accept_S5: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_15}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 8550#L628_accept_S5 [1644] L628_accept_S5-->L629_accept_S5: Formula: (and (<= v_hdr.paxos.acptid_14 65536) (<= 0 v_hdr.paxos.acptid_14))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_14}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_14}  AuxVars[]  AssignedVars[] 8551#L629_accept_S5 [2341] L629_accept_S5-->L630_accept_S5: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_11}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 9181#L630_accept_S5 [2118] L630_accept_S5-->L631_accept_S5: Formula: (and (<= 0 v_hdr.paxos.paxoslen_13) (<= v_hdr.paxos.paxoslen_13 4294967296))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_13}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_13}  AuxVars[]  AssignedVars[] 9182#L631_accept_S5 [2291] L631_accept_S5-->L632_accept_S5: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_18}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 9239#L632_accept_S5 [2200] L632_accept_S5-->L633_accept_S5: Formula: (and (<= v_hdr.paxos.paxosval_17 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.paxos.paxosval_17))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_17}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_17}  AuxVars[]  AssignedVars[] 9199#L633_accept_S5 [2137] L633_accept_S5-->L634_accept_S5: Formula: (= 0 v_meta.paxos_metadata.round_18)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_18}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 8886#L634_accept_S5 [1844] L634_accept_S5-->L635_accept_S5: Formula: (= v_meta.paxos_metadata.set_drop_14 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_14}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 8484#L635_accept_S5 [1614] L635_accept_S5-->L636_accept_S5: Formula: (= v_meta.paxos_metadata.ack_count_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 8485#L636_accept_S5 [1945] L636_accept_S5-->L637_accept_S5: Formula: (= v_meta.paxos_metadata.ack_acceptors_28 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_28}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 8759#L637_accept_S5 [1759] L637_accept_S5-->L638_accept_S5: Formula: true  InVars {}  OutVars{learner_tbl_0.action_run=v_learner_tbl_0.action_run_11}  AuxVars[]  AssignedVars[learner_tbl_0.action_run] 8760#L638_accept_S5 [2220] L638_accept_S5-->L639_accept_S5: Formula: true  InVars {}  OutVars{reset_consensus_instance_0.action_run=v_reset_consensus_instance_0.action_run_11}  AuxVars[]  AssignedVars[reset_consensus_instance_0.action_run] 8420#L639_accept_S5 [1587] L639_accept_S5-->L640_accept_S5: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 8422#L640_accept_S5 [2373] L640_accept_S5-->L641_accept_S5: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.learnerPort=v_transport_tbl_0.forward.learnerPort_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.learnerPort] 8533#L641_accept_S5 [1637] L641_accept_S5-->L642_accept_S5: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_13}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 8534#L642_accept_S5 [2142] L642_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_10}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 9138#havocProcedureFINAL_accept_S5 [2066] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9139#havocProcedureEXIT_accept_S5 >[2563] havocProcedureEXIT_accept_S5-->L678-D99: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9165#L678-D99 [2381] L678-D99-->L678_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8723#L678_accept_S5 [2131] L678_accept_S5-->L678_accept_S5-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8838#L678_accept_S5-D6 [1807] L678_accept_S5-D6-->_parser_TopParserENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8429#_parser_TopParserENTRY_accept_S5 [1738] _parser_TopParserENTRY_accept_S5-->_parser_TopParserENTRY_accept_S5-D81: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8724#_parser_TopParserENTRY_accept_S5-D81 [2119] _parser_TopParserENTRY_accept_S5-D81-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9183#startENTRY_accept_S5 [2252] startENTRY_accept_S5-->L808_accept_S5: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 9259#L808_accept_S5 [2487] L808_accept_S5-->L811_accept_S5: Formula: (not (= v_hdr.ethernet.etherType_30 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 8428#L811_accept_S5 [1590] L811_accept_S5-->L812_accept_S5: Formula: (= v_hdr.ethernet.etherType_23 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  AuxVars[]  AssignedVars[] 8430#L812_accept_S5 [1896] L812_accept_S5-->L812_accept_S5-D87: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8584#L812_accept_S5-D87 [1657] L812_accept_S5-D87-->parse_ipv4ENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8518#parse_ipv4ENTRY_accept_S5 [1630] parse_ipv4ENTRY_accept_S5-->L724_accept_S5: Formula: v_hdr.ipv4.valid_33  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_33}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 8519#L724_accept_S5 [2282] L724_accept_S5-->L727_accept_S5: Formula: (not (= v_hdr.ipv4.protocol_30 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_30}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_30}  AuxVars[]  AssignedVars[] 8535#L727_accept_S5 [1638] L727_accept_S5-->L728_accept_S5: Formula: (= v_hdr.ipv4.protocol_27 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_27}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_27}  AuxVars[]  AssignedVars[] 8436#L728_accept_S5 [1912] L728_accept_S5-->L728_accept_S5-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8971#L728_accept_S5-D15 [2182] L728_accept_S5-D15-->parse_udpENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9230#parse_udpENTRY_accept_S5 [2371] parse_udpENTRY_accept_S5-->L745_accept_S5: Formula: v_hdr.udp.valid_20  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_20}  AuxVars[]  AssignedVars[hdr.udp.valid] 9147#L745_accept_S5 [2076] L745_accept_S5-->L746_accept_S5: Formula: (= v_hdr.udp.dstPort_31 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_31}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_31}  AuxVars[]  AssignedVars[] 8902#L746_accept_S5 [1855] L746_accept_S5-->L746_accept_S5-D33: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8903#L746_accept_S5-D33 [2454] L746_accept_S5-D33-->parse_paxosENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9140#parse_paxosENTRY_accept_S5 [2068] parse_paxosENTRY_accept_S5-->L737_accept_S5: Formula: v_hdr.paxos.valid_36  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_36}  AuxVars[]  AssignedVars[hdr.paxos.valid] 8653#L737_accept_S5 [2337] L737_accept_S5-->L737_accept_S5-D84: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9115#L737_accept_S5-D84 [2047] L737_accept_S5-D84-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9116#acceptFINAL_accept_S5 [2338] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8652#acceptEXIT_accept_S5 >[2626] acceptEXIT_accept_S5-->parse_paxosFINAL-D171: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8654#parse_paxosFINAL-D171 [2478] parse_paxosFINAL-D171-->parse_paxosFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9301#parse_paxosFINAL_accept_S5 [2351] parse_paxosFINAL_accept_S5-->parse_paxosEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9302#parse_paxosEXIT_accept_S5 >[2755] parse_paxosEXIT_accept_S5-->L745-1-D186: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9265#L745-1-D186 [2264] L745-1-D186-->L745-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8998#L745-1_accept_S5 [1936] L745-1_accept_S5-->parse_udpEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8435#parse_udpEXIT_accept_S5 >[2714] parse_udpEXIT_accept_S5-->L727-1-D159: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8437#L727-1-D159 [2376] L727-1-D159-->L727-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9171#L727-1_accept_S5 [2109] L727-1_accept_S5-->parse_ipv4EXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9012#parse_ipv4EXIT_accept_S5 >[2623] parse_ipv4EXIT_accept_S5-->L811-1-D144: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9013#L811-1-D144 [2489] L811-1-D144-->L811-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9053#L811-1_accept_S5 [1982] L811-1_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8798#startEXIT_accept_S5 >[2782] startEXIT_accept_S5-->_parser_TopParserFINAL-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8799#_parser_TopParserFINAL-D123 [1885] _parser_TopParserFINAL-D123-->_parser_TopParserFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8940#_parser_TopParserFINAL_accept_S5 [2403] _parser_TopParserFINAL_accept_S5-->_parser_TopParserEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9273#_parser_TopParserEXIT_accept_S5 >[2661] _parser_TopParserEXIT_accept_S5-->L679-D150: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8932#L679-D150 [1881] L679-D150-->L679_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8832#L679_accept_S5 [2348] L679_accept_S5-->L679_accept_S5-D90: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8831#L679_accept_S5-D90 [1803] L679_accept_S5-D90-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8833#verifyChecksumFINAL_accept_S5 [2387] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9317#verifyChecksumEXIT_accept_S5 >[2724] verifyChecksumEXIT_accept_S5-->L680-D156: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8595#L680-D156 [1663] L680-D156-->L680_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8480#L680_accept_S5 [2360] L680_accept_S5-->L680_accept_S5-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9290#L680_accept_S5-D57 [2308] L680_accept_S5-D57-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9291#ingressENTRY_accept_S5 [2450] ingressENTRY_accept_S5-->L650_accept_S5: Formula: v_hdr.ipv4.valid_22  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_22}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_22}  AuxVars[]  AssignedVars[] 9323#L650_accept_S5 [2421] L650_accept_S5-->L651_accept_S5: Formula: v_hdr.paxos.valid_26  InVars {hdr.paxos.valid=v_hdr.paxos.valid_26}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_26}  AuxVars[]  AssignedVars[] 8828#L651_accept_S5 [1940] L651_accept_S5-->L651_accept_S5-D93: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9002#L651_accept_S5-D93 [2329] L651_accept_S5-D93-->read_roundENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9295#read_roundENTRY_accept_S5 [2374] read_roundENTRY_accept_S5-->L764_accept_S5: Formula: (= (select v_registerRound_0_28 v_hdr.paxos.inst_33) v_meta.paxos_metadata.round_32)  InVars {registerRound_0=v_registerRound_0_28, hdr.paxos.inst=v_hdr.paxos.inst_33}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_33, meta.paxos_metadata.round=v_meta.paxos_metadata.round_32, registerRound_0=v_registerRound_0_28}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 9233#L764_accept_S5 [2185] L764_accept_S5-->L766_accept_S5: Formula: (= v_meta.paxos_metadata.set_drop_18 1)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_18}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 9204#L766_accept_S5 [2145] L766_accept_S5-->read_roundFINAL_accept_S5: Formula: (= v_meta.paxos_metadata.ack_acceptors_51 (select v_registerHistory2B_0_29 v_hdr.paxos.inst_36))  InVars {registerHistory2B_0=v_registerHistory2B_0_29, hdr.paxos.inst=v_hdr.paxos.inst_36}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_36, registerHistory2B_0=v_registerHistory2B_0_29, meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_51}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 9205#read_roundFINAL_accept_S5 [2315] read_roundFINAL_accept_S5-->read_roundEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8827#read_roundEXIT_accept_S5 >[2629] read_roundEXIT_accept_S5-->L651-1-D138: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8531#L651-1-D138 [1636] L651-1-D138-->L651-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8532#L651-1_accept_S5 [2081] L651-1_accept_S5-->L656_accept_S5: Formula: (not (< v_meta.paxos_metadata.round_21 v_hdr.paxos.rnd_24))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_24, meta.paxos_metadata.round=v_meta.paxos_metadata.round_21}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_24, meta.paxos_metadata.round=v_meta.paxos_metadata.round_21}  AuxVars[]  AssignedVars[] 9150#L656_accept_S5 [2096] L656_accept_S5-->L656-1_accept_S5: Formula: (not (= v_hdr.paxos.rnd_26 v_meta.paxos_metadata.round_23))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_26, meta.paxos_metadata.round=v_meta.paxos_metadata.round_23}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_26, meta.paxos_metadata.round=v_meta.paxos_metadata.round_23}  AuxVars[]  AssignedVars[] 8677#L656-1_accept_S5 [2053] L656-1_accept_S5-->L649_accept_S5: Formula: (and (not (= v_meta.paxos_metadata.ack_acceptors_43 6)) (not (= v_meta.paxos_metadata.ack_acceptors_43 3)) (not (= v_meta.paxos_metadata.ack_acceptors_43 5)))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_43}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_43}  AuxVars[]  AssignedVars[] 9030#L649_accept_S5 [2391] L649_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9306#ingressEXIT_accept_S5 >[2618] ingressEXIT_accept_S5-->L681-D147: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8881#L681-D147 [1842] L681-D147-->L681_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8882#L681_accept_S5 [2464] L681_accept_S5-->L681_accept_S5-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9326#L681_accept_S5-D3 [1965] L681_accept_S5-D3-->egressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8942#egressENTRY_accept_S5 [1750] egressENTRY_accept_S5-->egressENTRY_accept_S5-D75: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 9153#egressENTRY_accept_S5-D75 [2086] egressENTRY_accept_S5-D75-->place_holder_table_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9154#place_holder_table_0.applyENTRY_accept_S5 [2180] place_holder_table_0.applyENTRY_accept_S5-->L753_accept_S5: Formula: (not (= v_place_holder_table_0.action_run_18 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_18}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_18}  AuxVars[]  AssignedVars[] 8943#L753_accept_S5 [2183] L753_accept_S5-->place_holder_table_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9231#place_holder_table_0.applyEXIT_accept_S5 >[2668] place_holder_table_0.applyEXIT_accept_S5-->egressFINAL-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9349#egressFINAL-D111 [1840] egressFINAL-D111-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9345#egressFINAL_accept_S5 [2388] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9215#egressEXIT_accept_S5 >[2577] egressEXIT_accept_S5-->L682-D189: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9158#L682-D189 [2091] L682-D189-->L682_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8679#L682_accept_S5 [2333] L682_accept_S5-->L682_accept_S5-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 8678#L682_accept_S5-D30 [1709] L682_accept_S5-D30-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8680#computeChecksumFINAL_accept_S5 [1793] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8815#computeChecksumEXIT_accept_S5 >[2742] computeChecksumEXIT_accept_S5-->L683-D120: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9236#L683-D120 [2379] L683-D120-->L683_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8927#L683_accept_S5 [1876] L683_accept_S5-->L685_accept_S5: Formula: (not v_forward_22)  InVars {forward=v_forward_22}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[] 8898#L685_accept_S5 [1854] L685_accept_S5-->L684-1_accept_S5: Formula: v_drop_29  InVars {}  OutVars{drop=v_drop_29}  AuxVars[]  AssignedVars[drop] 8899#L684-1_accept_S5 [2471] L684-1_accept_S5-->L688_accept_S5: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_37 3))) (or (and v__p4ltl_0_8 .cse0) (and (not v__p4ltl_0_8) (not .cse0))))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_37}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_37, _p4ltl_0=v__p4ltl_0_8}  AuxVars[]  AssignedVars[_p4ltl_0] 8982#L688_accept_S5 [1920] L688_accept_S5-->L689_accept_S5: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_33 5))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and .cse0 v__p4ltl_1_6)))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_33}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_33, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[_p4ltl_1] 8983#L689_accept_S5 [2390] L689_accept_S5-->L690_accept_S5: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_31 6))) (or (and v__p4ltl_2_7 .cse0) (and (not v__p4ltl_2_7) (not .cse0))))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_31}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_31}  AuxVars[]  AssignedVars[_p4ltl_2] 9216#L690_accept_S5 [2162] L690_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v__p4ltl_free_a_4 v_hdr.paxos.inst_32))) (or (and (not .cse0) (not v__p4ltl_3_8)) (and .cse0 v__p4ltl_3_8)))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_32, _p4ltl_free_a=v__p4ltl_free_a_4}  OutVars{_p4ltl_3=v__p4ltl_3_8, hdr.paxos.inst=v_hdr.paxos.inst_32, _p4ltl_free_a=v__p4ltl_free_a_4}  AuxVars[]  AssignedVars[_p4ltl_3] 8622#mainFINAL_accept_S5 [1679] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 8623#mainEXIT_accept_S5 >[2508] mainEXIT_accept_S5-->L696-1-D132: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 9071#L696-1-D132 [2000] L696-1-D132-->L696-1_accept_S5: Formula: (and v_hdr.ipv4.valid_28 v_hdr.paxos.valid_32)  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_28, hdr.paxos.valid=v_hdr.paxos.valid_32}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_28, hdr.paxos.valid=v_hdr.paxos.valid_32}  AuxVars[]  AssignedVars[] 8926#L696-1_accept_S5 
[2023-01-16 06:40:17,785 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 06:40:17,785 INFO  L85        PathProgramCache]: Analyzing trace with hash -500534436, now seen corresponding path program 1 times
[2023-01-16 06:40:17,785 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 06:40:17,785 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [439912984]
[2023-01-16 06:40:17,786 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 06:40:17,786 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 06:40:17,807 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:17,892 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 06:40:17,901 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:17,952 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 06:40:17,957 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:17,970 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 123
[2023-01-16 06:40:17,971 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:17,980 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 06:40:17,981 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:17,987 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 06:40:17,988 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:17,993 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 06:40:17,994 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:17,998 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-01-16 06:40:17,999 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:18,000 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 06:40:18,001 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:18,002 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 162
[2023-01-16 06:40:18,004 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:18,015 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 167
[2023-01-16 06:40:18,017 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:18,024 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-01-16 06:40:18,025 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:18,026 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 185
[2023-01-16 06:40:18,026 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:18,027 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 06:40:18,027 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:18,028 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 196
[2023-01-16 06:40:18,029 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:18,031 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 214
[2023-01-16 06:40:18,051 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:18,070 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 06:40:18,076 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:18,083 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 123
[2023-01-16 06:40:18,087 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:18,090 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 06:40:18,093 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:18,095 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 06:40:18,097 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:18,098 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 06:40:18,099 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:18,100 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-01-16 06:40:18,101 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:18,102 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 06:40:18,102 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:18,104 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 162
[2023-01-16 06:40:18,106 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:18,107 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 167
[2023-01-16 06:40:18,109 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:18,111 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-01-16 06:40:18,111 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:18,112 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 185
[2023-01-16 06:40:18,113 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:18,114 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 06:40:18,114 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:18,115 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 196
[2023-01-16 06:40:18,116 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:18,117 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 06:40:18,118 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 06:40:18,118 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [439912984]
[2023-01-16 06:40:18,118 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [439912984] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 06:40:18,118 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 06:40:18,118 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [11] imperfect sequences [] total 11
[2023-01-16 06:40:18,118 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [27117305]
[2023-01-16 06:40:18,118 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 06:40:18,119 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 06:40:18,119 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 06:40:18,119 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 12 interpolants.
[2023-01-16 06:40:18,119 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=46, Invalid=86, Unknown=0, NotChecked=0, Total=132
[2023-01-16 06:40:18,120 INFO  L87              Difference]: Start difference. First operand 958 states and 999 transitions. cyclomatic complexity: 44 Second operand  has 12 states, 11 states have (on average 33.45454545454545) internal successors, (368), 3 states have internal predecessors, (368), 1 states have call successors, (29), 10 states have call predecessors, (29), 2 states have return successors, (28), 2 states have call predecessors, (28), 1 states have call successors, (28)
[2023-01-16 06:40:21,670 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 06:40:21,670 INFO  L93              Difference]: Finished difference Result 1098 states and 1154 transitions.
[2023-01-16 06:40:21,671 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 19 states. 
[2023-01-16 06:40:21,671 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 1098 states and 1154 transitions.
[2023-01-16 06:40:21,676 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 6
[2023-01-16 06:40:21,680 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 1098 states to 1098 states and 1154 transitions.
[2023-01-16 06:40:21,680 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 365
[2023-01-16 06:40:21,681 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 365
[2023-01-16 06:40:21,681 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 1098 states and 1154 transitions.
[2023-01-16 06:40:21,682 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 06:40:21,682 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 1098 states and 1154 transitions.
[2023-01-16 06:40:21,683 INFO  L82        GeneralOperation]: Start minimizeSevpa. Operand 1098 states and 1154 transitions.
[2023-01-16 06:40:21,694 INFO  L88        GeneralOperation]: Finished minimizeSevpa. Reduced states from 1098 to 965.
[2023-01-16 06:40:21,695 INFO  L82        GeneralOperation]: Start removeUnreachable. Operand  has 965 states, 774 states have (on average 1.041343669250646) internal successors, (806), 765 states have internal predecessors, (806), 97 states have call successors, (97), 97 states have call predecessors, (97), 94 states have return successors, (103), 103 states have call predecessors, (103), 96 states have call successors, (103)
[2023-01-16 06:40:21,698 INFO  L88        GeneralOperation]: Finished removeUnreachable. Reduced from 965 states to 965 states and 1006 transitions.
[2023-01-16 06:40:21,698 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 965 states and 1006 transitions.
[2023-01-16 06:40:21,698 INFO  L399   stractBuchiCegarLoop]: Abstraction has 965 states and 1006 transitions.
[2023-01-16 06:40:21,699 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 5 ============
[2023-01-16 06:40:21,699 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 965 states and 1006 transitions.
[2023-01-16 06:40:21,702 INFO  L131   ngComponentsAnalysis]: Automaton has 1 accepting balls. 3
[2023-01-16 06:40:21,702 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is false
[2023-01-16 06:40:21,702 INFO  L119           BuchiIsEmpty]: Starting construction of run
[2023-01-16 06:40:21,704 INFO  L179   hiAutomatonCegarLoop]: Counterexample stem histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 06:40:21,704 INFO  L180   hiAutomatonCegarLoop]: Counterexample loop histogram [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1]
[2023-01-16 06:40:21,707 INFO  L752   eck$LassoCheckResult]: Stem: 11579#ULTIMATE.startENTRY_NONWA [1659] ULTIMATE.startENTRY_NONWA-->L696-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11668#L696-1_T1_init [2156] L696-1_T1_init-->L696_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11578#L696_T1_init [1619] L696_T1_init-->L696_T1_init-D41: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11580#L696_T1_init-D41 [2275] L696_T1_init-D41-->mainENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11506#mainENTRY_T1_init [2389] mainENTRY_T1_init-->mainENTRY_T1_init-D53: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12183#mainENTRY_T1_init-D53 [2051] mainENTRY_T1_init-D53-->havocProcedureENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11968#havocProcedureENTRY_T1_init [1851] havocProcedureENTRY_T1_init-->L527_T1_init: Formula: (not v_drop_26)  InVars {}  OutVars{drop=v_drop_26}  AuxVars[]  AssignedVars[drop] 11969#L527_T1_init [1905] L527_T1_init-->L528_T1_init: Formula: (not v_forward_18)  InVars {}  OutVars{forward=v_forward_18}  AuxVars[]  AssignedVars[forward] 12036#L528_T1_init [2302] L528_T1_init-->L529_T1_init: Formula: (= v_standard_metadata.ingress_port_10 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 12051#L529_T1_init [1919] L529_T1_init-->L530_T1_init: Formula: (= v_standard_metadata.egress_spec_17 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_17}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 11941#L530_T1_init [1829] L530_T1_init-->L531_T1_init: Formula: (= 0 v_standard_metadata.egress_port_16)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_16}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 11942#L531_T1_init [2296] L531_T1_init-->L532_T1_init: Formula: (= v_standard_metadata.instance_type_9 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_9}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 12336#L532_T1_init [2321] L532_T1_init-->L533_T1_init: Formula: (= v_standard_metadata.packet_length_10 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_10}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 12219#L533_T1_init [2093] L533_T1_init-->L534_T1_init: Formula: (= v_standard_metadata.enq_timestamp_9 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 11943#L534_T1_init [1830] L534_T1_init-->L535_T1_init: Formula: (= v_standard_metadata.enq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 11944#L535_T1_init [2458] L535_T1_init-->L536_T1_init: Formula: (= v_standard_metadata.deq_timedelta_10 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_10}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 12324#L536_T1_init [2274] L536_T1_init-->L537_T1_init: Formula: (= v_standard_metadata.deq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 12325#L537_T1_init [2444] L537_T1_init-->L538_T1_init: Formula: (= v_standard_metadata.ingress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 12228#L538_T1_init [2106] L538_T1_init-->L539_T1_init: Formula: (= v_standard_metadata.egress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 11982#L539_T1_init [1861] L539_T1_init-->L540_T1_init: Formula: (= 0 v_standard_metadata.mcast_grp_8)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_8}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 11865#L540_T1_init [1773] L540_T1_init-->L541_T1_init: Formula: (= v_standard_metadata.egress_rid_8 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_8}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 11866#L541_T1_init [2312] L541_T1_init-->L542_T1_init: Formula: (= v_standard_metadata.checksum_error_10 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_10}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 11763#L542_T1_init [1710] L542_T1_init-->L543_T1_init: Formula: (= v_standard_metadata.priority_8 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_8}  AuxVars[]  AssignedVars[standard_metadata.priority] 11642#L543_T1_init [1647] L543_T1_init-->L544_T1_init: Formula: (not v_hdr.ethernet.valid_15)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_15}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 11643#L544_T1_init [2172] L544_T1_init-->L545_T1_init: Formula: (= v_emit_33 (store v_emit_34 v_hdr.ethernet_3 false))  InVars {emit=v_emit_34, hdr.ethernet=v_hdr.ethernet_3}  OutVars{emit=v_emit_33, hdr.ethernet=v_hdr.ethernet_3}  AuxVars[]  AssignedVars[emit] 11719#L545_T1_init [1686] L545_T1_init-->L546_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 11720#L546_T1_init [2100] L546_T1_init-->L547_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 12222#L547_T1_init [2194] L547_T1_init-->L548_T1_init: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_13}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 11696#L548_T1_init [1675] L548_T1_init-->L549_T1_init: Formula: (and (<= 0 v_hdr.ethernet.etherType_16) (<= v_hdr.ethernet.etherType_16 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_16}  AuxVars[]  AssignedVars[] 11697#L549_T1_init [1677] L549_T1_init-->L550_T1_init: Formula: (not v_hdr.arp.valid_16)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_16}  AuxVars[]  AssignedVars[hdr.arp.valid] 11592#L550_T1_init [1627] L550_T1_init-->L551_T1_init: Formula: (= v_emit_31 (store v_emit_32 v_hdr.arp_3 false))  InVars {emit=v_emit_32, hdr.arp=v_hdr.arp_3}  OutVars{emit=v_emit_31, hdr.arp=v_hdr.arp_3}  AuxVars[]  AssignedVars[emit] 11573#L551_T1_init [1618] L551_T1_init-->L552_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_9}  AuxVars[]  AssignedVars[hdr.arp.hrd] 11574#L552_T1_init [1951] L552_T1_init-->L553_T1_init: Formula: (and (<= 0 v_hdr.arp.hrd_13) (<= v_hdr.arp.hrd_13 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_13}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_13}  AuxVars[]  AssignedVars[] 12085#L553_T1_init [2243] L553_T1_init-->L554_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_12}  AuxVars[]  AssignedVars[hdr.arp.pro] 11937#L554_T1_init [1826] L554_T1_init-->L555_T1_init: Formula: (and (<= 0 v_hdr.arp.pro_9) (<= v_hdr.arp.pro_9 65536))  InVars {hdr.arp.pro=v_hdr.arp.pro_9}  OutVars{hdr.arp.pro=v_hdr.arp.pro_9}  AuxVars[]  AssignedVars[] 11938#L555_T1_init [2404] L555_T1_init-->L556_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_14}  AuxVars[]  AssignedVars[hdr.arp.hln] 11813#L556_T1_init [1742] L556_T1_init-->L557_T1_init: Formula: (and (<= v_hdr.arp.hln_13 256) (<= 0 v_hdr.arp.hln_13))  InVars {hdr.arp.hln=v_hdr.arp.hln_13}  OutVars{hdr.arp.hln=v_hdr.arp.hln_13}  AuxVars[]  AssignedVars[] 11814#L557_T1_init [2061] L557_T1_init-->L558_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_14}  AuxVars[]  AssignedVars[hdr.arp.pln] 12191#L558_T1_init [2197] L558_T1_init-->L559_T1_init: Formula: (and (<= v_hdr.arp.pln_11 256) (<= 0 v_hdr.arp.pln_11))  InVars {hdr.arp.pln=v_hdr.arp.pln_11}  OutVars{hdr.arp.pln=v_hdr.arp.pln_11}  AuxVars[]  AssignedVars[] 11871#L559_T1_init [1778] L559_T1_init-->L560_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_14}  AuxVars[]  AssignedVars[hdr.arp.op] 11872#L560_T1_init [2411] L560_T1_init-->L561_T1_init: Formula: (and (<= v_hdr.arp.op_12 65536) (<= 0 v_hdr.arp.op_12))  InVars {hdr.arp.op=v_hdr.arp.op_12}  OutVars{hdr.arp.op=v_hdr.arp.op_12}  AuxVars[]  AssignedVars[] 11967#L561_T1_init [1849] L561_T1_init-->L562_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_12}  AuxVars[]  AssignedVars[hdr.arp.sha] 11831#L562_T1_init [1755] L562_T1_init-->L563_T1_init: Formula: (and (<= v_hdr.arp.sha_14 281474976710656) (<= 0 v_hdr.arp.sha_14))  InVars {hdr.arp.sha=v_hdr.arp.sha_14}  OutVars{hdr.arp.sha=v_hdr.arp.sha_14}  AuxVars[]  AssignedVars[] 11832#L563_T1_init [1868] L563_T1_init-->L564_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_14}  AuxVars[]  AssignedVars[hdr.arp.spa] 11993#L564_T1_init [2257] L564_T1_init-->L565_T1_init: Formula: (and (<= 0 v_hdr.arp.spa_13) (<= v_hdr.arp.spa_13 4294967296))  InVars {hdr.arp.spa=v_hdr.arp.spa_13}  OutVars{hdr.arp.spa=v_hdr.arp.spa_13}  AuxVars[]  AssignedVars[] 12311#L565_T1_init [2347] L565_T1_init-->L566_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_12}  AuxVars[]  AssignedVars[hdr.arp.tha] 12045#L566_T1_init [1915] L566_T1_init-->L567_T1_init: Formula: (and (<= v_hdr.arp.tha_9 281474976710656) (<= 0 v_hdr.arp.tha_9))  InVars {hdr.arp.tha=v_hdr.arp.tha_9}  OutVars{hdr.arp.tha=v_hdr.arp.tha_9}  AuxVars[]  AssignedVars[] 12046#L567_T1_init [2433] L567_T1_init-->L568_T1_init: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_12}  AuxVars[]  AssignedVars[hdr.arp.tpa] 12168#L568_T1_init [2032] L568_T1_init-->L569_T1_init: Formula: (and (<= v_hdr.arp.tpa_11 4294967296) (<= 0 v_hdr.arp.tpa_11))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_11}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_11}  AuxVars[]  AssignedVars[] 11721#L569_T1_init [1687] L569_T1_init-->L570_T1_init: Formula: (not v_hdr.ipv4.valid_17)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_17}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 11722#L570_T1_init [1930] L570_T1_init-->L571_T1_init: Formula: (= (store v_emit_42 v_hdr.ipv4_3 false) v_emit_41)  InVars {hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_42}  OutVars{hdr.ipv4=v_hdr.ipv4_3, emit=v_emit_41}  AuxVars[]  AssignedVars[emit] 11863#L571_T1_init [1772] L571_T1_init-->L572_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_13}  AuxVars[]  AssignedVars[hdr.ipv4.version] 11864#L572_T1_init [2071] L572_T1_init-->L573_T1_init: Formula: (and (<= 0 v_hdr.ipv4.version_11) (<= v_hdr.ipv4.version_11 16))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_11}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_11}  AuxVars[]  AssignedVars[] 12093#L573_T1_init [1957] L573_T1_init-->L574_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_9}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 12094#L574_T1_init [1983] L574_T1_init-->L575_T1_init: Formula: (and (<= v_hdr.ipv4.ihl_11 16) (<= 0 v_hdr.ipv4.ihl_11))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_11}  AuxVars[]  AssignedVars[] 12123#L575_T1_init [2361] L575_T1_init-->L576_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_9}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 12037#L576_T1_init [1906] L576_T1_init-->L577_T1_init: Formula: (and (<= v_hdr.ipv4.diffserv_11 256) (<= 0 v_hdr.ipv4.diffserv_11))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_11}  AuxVars[]  AssignedVars[] 11842#L577_T1_init [1760] L577_T1_init-->L578_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_10}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 11843#L578_T1_init [1806] L578_T1_init-->L579_T1_init: Formula: (and (<= v_hdr.ipv4.totalLen_12 65536) (<= 0 v_hdr.ipv4.totalLen_12))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_12}  AuxVars[]  AssignedVars[] 11912#L579_T1_init [2207] L579_T1_init-->L580_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_9}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 12215#L580_T1_init [2087] L580_T1_init-->L581_T1_init: Formula: (and (<= v_hdr.ipv4.identification_12 65536) (<= 0 v_hdr.ipv4.identification_12))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_12}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_12}  AuxVars[]  AssignedVars[] 12216#L581_T1_init [2380] L581_T1_init-->L582_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_14}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 12208#L582_T1_init [2079] L582_T1_init-->L583_T1_init: Formula: (and (<= v_hdr.ipv4.flags_11 8) (<= 0 v_hdr.ipv4.flags_11))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_11}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_11}  AuxVars[]  AssignedVars[] 12209#L583_T1_init [2181] L583_T1_init-->L584_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_10}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 12065#L584_T1_init [1933] L584_T1_init-->L585_T1_init: Formula: (and (<= 0 v_hdr.ipv4.fragOffset_12) (<= v_hdr.ipv4.fragOffset_12 8192))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_12}  AuxVars[]  AssignedVars[] 11964#L585_T1_init [1847] L585_T1_init-->L586_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_10}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 11965#L586_T1_init [2405] L586_T1_init-->L587_T1_init: Formula: (and (<= v_hdr.ipv4.ttl_14 256) (<= 0 v_hdr.ipv4.ttl_14))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_14}  AuxVars[]  AssignedVars[] 12295#L587_T1_init [2211] L587_T1_init-->L588_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_16}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 12098#L588_T1_init [1960] L588_T1_init-->L589_T1_init: Formula: (and (<= 0 v_hdr.ipv4.protocol_18) (<= v_hdr.ipv4.protocol_18 256))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_18}  AuxVars[]  AssignedVars[] 11916#L589_T1_init [1810] L589_T1_init-->L590_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_9}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 11678#L590_T1_init [1664] L590_T1_init-->L591_T1_init: Formula: (and (<= v_hdr.ipv4.hdrChecksum_12 65536) (<= 0 v_hdr.ipv4.hdrChecksum_12))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_12}  AuxVars[]  AssignedVars[] 11679#L591_T1_init [1977] L591_T1_init-->L592_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 12118#L592_T1_init [2160] L592_T1_init-->L593_T1_init: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 12249#L593_T1_init [2133] L593_T1_init-->L594_T1_init: Formula: (not v_hdr.icmp.valid_17)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_17}  AuxVars[]  AssignedVars[hdr.icmp.valid] 12250#L594_T1_init [2442] L594_T1_init-->L595_T1_init: Formula: (= (store v_emit_52 v_hdr.icmp_3 false) v_emit_51)  InVars {emit=v_emit_52, hdr.icmp=v_hdr.icmp_3}  OutVars{emit=v_emit_51, hdr.icmp=v_hdr.icmp_3}  AuxVars[]  AssignedVars[emit] 12314#L595_T1_init [2262] L595_T1_init-->L596_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_9}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 11584#L596_T1_init [1622] L596_T1_init-->L597_T1_init: Formula: (and (<= v_hdr.icmp.icmpType_14 256) (<= 0 v_hdr.icmp.icmpType_14))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_14}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_14}  AuxVars[]  AssignedVars[] 11585#L597_T1_init [2113] L597_T1_init-->L598_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_12}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 12156#L598_T1_init [2016] L598_T1_init-->L599_T1_init: Formula: (and (<= v_hdr.icmp.icmpCode_13 256) (<= 0 v_hdr.icmp.icmpCode_13))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_13}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_13}  AuxVars[]  AssignedVars[] 12048#L599_T1_init [1917] L599_T1_init-->L600_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_13}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 12049#L600_T1_init [2263] L600_T1_init-->L601_T1_init: Formula: (and (<= 0 v_hdr.icmp.hdrChecksum_10) (<= v_hdr.icmp.hdrChecksum_10 65536))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_10}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_10}  AuxVars[]  AssignedVars[] 12315#L601_T1_init [2483] L601_T1_init-->L602_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_10}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 12103#L602_T1_init [1966] L602_T1_init-->L603_T1_init: Formula: (and (<= 0 v_hdr.icmp.identifier_14) (<= v_hdr.icmp.identifier_14 65536))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_14}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_14}  AuxVars[]  AssignedVars[] 12104#L603_T1_init [2193] L603_T1_init-->L604_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_12}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 11505#L604_T1_init [1588] L604_T1_init-->L605_T1_init: Formula: (and (<= 0 v_hdr.icmp.seqNumber_11) (<= v_hdr.icmp.seqNumber_11 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_11}  AuxVars[]  AssignedVars[] 11507#L605_T1_init [2397] L605_T1_init-->L606_T1_init: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_9}  AuxVars[]  AssignedVars[hdr.icmp.payload] 12367#L606_T1_init [2468] L606_T1_init-->L607_T1_init: Formula: (and (<= v_hdr.icmp.payload_10 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.icmp.payload_10))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_10}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_10}  AuxVars[]  AssignedVars[] 11508#L607_T1_init [1589] L607_T1_init-->L608_T1_init: Formula: (not v_hdr.udp.valid_18)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_18}  AuxVars[]  AssignedVars[hdr.udp.valid] 11509#L608_T1_init [2238] L608_T1_init-->L609_T1_init: Formula: (= (store v_emit_44 v_hdr.udp_4 false) v_emit_43)  InVars {hdr.udp=v_hdr.udp_4, emit=v_emit_44}  OutVars{hdr.udp=v_hdr.udp_4, emit=v_emit_43}  AuxVars[]  AssignedVars[emit] 11586#L609_T1_init [1623] L609_T1_init-->L610_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_13}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 11587#L610_T1_init [1882] L610_T1_init-->L611_T1_init: Formula: (and (<= 0 v_hdr.udp.srcPort_11) (<= v_hdr.udp.srcPort_11 65536))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_11}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_11}  AuxVars[]  AssignedVars[] 12009#L611_T1_init [2407] L611_T1_init-->L612_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_22}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 11743#L612_T1_init [1700] L612_T1_init-->L613_T1_init: Formula: (and (<= 0 v_hdr.udp.dstPort_18) (<= v_hdr.udp.dstPort_18 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_18}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_18}  AuxVars[]  AssignedVars[] 11744#L613_T1_init [2484] L613_T1_init-->L614_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__11}  AuxVars[]  AssignedVars[hdr.udp.length_] 11789#L614_T1_init [1727] L614_T1_init-->L615_T1_init: Formula: (and (<= v_hdr.udp.length__14 65536) (<= 0 v_hdr.udp.length__14))  InVars {hdr.udp.length_=v_hdr.udp.length__14}  OutVars{hdr.udp.length_=v_hdr.udp.length__14}  AuxVars[]  AssignedVars[] 11771#L615_T1_init [1716] L615_T1_init-->L616_T1_init: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_9}  AuxVars[]  AssignedVars[hdr.udp.checksum] 11772#L616_T1_init [2024] L616_T1_init-->L617_T1_init: Formula: (and (<= v_hdr.udp.checksum_12 65536) (<= 0 v_hdr.udp.checksum_12))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_12}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_12}  AuxVars[]  AssignedVars[] 12163#L617_T1_init [2313] L617_T1_init-->L618_T1_init: Formula: (not v_hdr.paxos.valid_23)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_23}  AuxVars[]  AssignedVars[hdr.paxos.valid] 11945#L618_T1_init [1833] L618_T1_init-->L619_T1_init: Formula: (= v_emit_37 (store v_emit_38 v_hdr.paxos_3 false))  InVars {emit=v_emit_38, hdr.paxos=v_hdr.paxos_3}  OutVars{emit=v_emit_37, hdr.paxos=v_hdr.paxos_3}  AuxVars[]  AssignedVars[emit] 11946#L619_T1_init [2228] L619_T1_init-->L620_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_11}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 12262#L620_T1_init [2151] L620_T1_init-->L621_T1_init: Formula: (and (<= v_hdr.paxos.msgtype_10 65536) (<= 0 v_hdr.paxos.msgtype_10))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_10}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_10}  AuxVars[]  AssignedVars[] 12263#L621_T1_init [2222] L621_T1_init-->L622_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_26}  AuxVars[]  AssignedVars[hdr.paxos.inst] 12099#L622_T1_init [1961] L622_T1_init-->L623_T1_init: Formula: (and (<= v_hdr.paxos.inst_28 4294967296) (<= 0 v_hdr.paxos.inst_28))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_28}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_28}  AuxVars[]  AssignedVars[] 11901#L623_T1_init [1800] L623_T1_init-->L624_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_19}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 11902#L624_T1_init [1999] L624_T1_init-->L625_T1_init: Formula: (and (<= 0 v_hdr.paxos.rnd_21) (<= v_hdr.paxos.rnd_21 65536))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_21}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_21}  AuxVars[]  AssignedVars[] 12140#L625_T1_init [2409] L625_T1_init-->L626_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_12}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 12247#L626_T1_init [2129] L626_T1_init-->L627_T1_init: Formula: (and (<= v_hdr.paxos.vrnd_10 65536) (<= 0 v_hdr.paxos.vrnd_10))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_10}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_10}  AuxVars[]  AssignedVars[] 12078#L627_T1_init [1944] L627_T1_init-->L628_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_12}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 12079#L628_T1_init [2310] L628_T1_init-->L629_T1_init: Formula: (and (<= 0 v_hdr.paxos.acptid_16) (<= v_hdr.paxos.acptid_16 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_16}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_16}  AuxVars[]  AssignedVars[] 11747#L629_T1_init [1703] L629_T1_init-->L630_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_12}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 11748#L630_T1_init [2070] L630_T1_init-->L631_T1_init: Formula: (and (<= v_hdr.paxos.paxoslen_14 4294967296) (<= 0 v_hdr.paxos.paxoslen_14))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_14}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_14}  AuxVars[]  AssignedVars[] 12203#L631_T1_init [2136] L631_T1_init-->L632_T1_init: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_16}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 12252#L632_T1_init [2367] L632_T1_init-->L633_T1_init: Formula: (and (<= 0 v_hdr.paxos.paxosval_13) (<= v_hdr.paxos.paxosval_13 115792089237316195423570985008687907853269984665640564039457584007913129639936))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_13}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_13}  AuxVars[]  AssignedVars[] 12293#L633_T1_init [2203] L633_T1_init-->L634_T1_init: Formula: (= 0 v_meta.paxos_metadata.round_19)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_19}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 12276#L634_T1_init [2167] L634_T1_init-->L635_T1_init: Formula: (= v_meta.paxos_metadata.set_drop_13 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_13}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 12171#L635_T1_init [2040] L635_T1_init-->L636_T1_init: Formula: (= v_meta.paxos_metadata.ack_count_9 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_9}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 12172#L636_T1_init [2042] L636_T1_init-->L637_T1_init: Formula: (= v_meta.paxos_metadata.ack_acceptors_27 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_27}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 11749#L637_T1_init [1704] L637_T1_init-->L638_T1_init: Formula: true  InVars {}  OutVars{learner_tbl_0.action_run=v_learner_tbl_0.action_run_10}  AuxVars[]  AssignedVars[learner_tbl_0.action_run] 11750#L638_T1_init [2324] L638_T1_init-->L639_T1_init: Formula: true  InVars {}  OutVars{reset_consensus_instance_0.action_run=v_reset_consensus_instance_0.action_run_12}  AuxVars[]  AssignedVars[reset_consensus_instance_0.action_run] 12290#L639_T1_init [2192] L639_T1_init-->L640_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 12234#L640_T1_init [2114] L640_T1_init-->L641_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.learnerPort=v_transport_tbl_0.forward.learnerPort_12}  AuxVars[]  AssignedVars[transport_tbl_0.forward.learnerPort] 12235#L641_T1_init [2432] L641_T1_init-->L642_T1_init: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_12}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 12312#L642_T1_init [2259] L642_T1_init-->havocProcedureFINAL_T1_init: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_11}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 12313#havocProcedureFINAL_T1_init [2480] havocProcedureFINAL_T1_init-->havocProcedureEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11597#havocProcedureEXIT_T1_init >[2596] havocProcedureEXIT_T1_init-->L678-D98: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11598#L678-D98 [2246] L678-D98-->L678_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11934#L678_T1_init [2306] L678_T1_init-->L678_T1_init-D5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11947#L678_T1_init-D5 [1834] L678_T1_init-D5-->_parser_TopParserENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11589#_parser_TopParserENTRY_T1_init [2205] _parser_TopParserENTRY_T1_init-->_parser_TopParserENTRY_T1_init-D80: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12030#_parser_TopParserENTRY_T1_init-D80 [1899] _parser_TopParserENTRY_T1_init-D80-->startENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12031#startENTRY_T1_init [2088] startENTRY_T1_init-->L808_T1_init: Formula: v_hdr.ethernet.valid_16  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_16}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 11588#L808_T1_init [1626] L808_T1_init-->L811_T1_init: Formula: (not (= v_hdr.ethernet.etherType_20 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_20}  AuxVars[]  AssignedVars[] 11590#L811_T1_init [1827] L811_T1_init-->L812_T1_init: Formula: (= v_hdr.ethernet.etherType_21 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_21}  AuxVars[]  AssignedVars[] 11634#L812_T1_init [1701] L812_T1_init-->L812_T1_init-D86: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11745#L812_T1_init-D86 [2202] L812_T1_init-D86-->parse_ipv4ENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11950#parse_ipv4ENTRY_T1_init [1838] parse_ipv4ENTRY_T1_init-->L724_T1_init: Formula: v_hdr.ipv4.valid_32  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_32}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 11951#L724_T1_init [1980] L724_T1_init-->L727_T1_init: Formula: (not (= v_hdr.ipv4.protocol_24 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_24}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_24}  AuxVars[]  AssignedVars[] 12029#L727_T1_init [1897] L727_T1_init-->L728_T1_init: Formula: (= v_hdr.ipv4.protocol_25 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_25}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_25}  AuxVars[]  AssignedVars[] 11706#L728_T1_init [2428] L728_T1_init-->L728_T1_init-D14: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12369#L728_T1_init-D14 [2443] L728_T1_init-D14-->parse_udpENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12370#parse_udpENTRY_T1_init [2463] parse_udpENTRY_T1_init-->L745_T1_init: Formula: v_hdr.udp.valid_22  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_22}  AuxVars[]  AssignedVars[hdr.udp.valid] 12282#L745_T1_init [2174] L745_T1_init-->L746_T1_init: Formula: (= v_hdr.udp.dstPort_27 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_27}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_27}  AuxVars[]  AssignedVars[] 11919#L746_T1_init [1954] L746_T1_init-->L746_T1_init-D32: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12089#L746_T1_init-D32 [2366] L746_T1_init-D32-->parse_paxosENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12358#parse_paxosENTRY_T1_init [2485] parse_paxosENTRY_T1_init-->L737_T1_init: Formula: v_hdr.paxos.valid_35  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_35}  AuxVars[]  AssignedVars[hdr.paxos.valid] 11774#L737_T1_init [1848] L737_T1_init-->L737_T1_init-D83: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11795#L737_T1_init-D83 [1732] L737_T1_init-D83-->acceptFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11773#acceptFINAL_T1_init [1717] acceptFINAL_T1_init-->acceptEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11775#acceptEXIT_T1_init >[2718] acceptEXIT_T1_init-->parse_paxosFINAL-D170: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11918#parse_paxosFINAL-D170 [1814] parse_paxosFINAL-D170-->parse_paxosFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11920#parse_paxosFINAL_T1_init [2108] parse_paxosFINAL_T1_init-->parse_paxosEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12186#parse_paxosEXIT_T1_init >[2660] parse_paxosEXIT_T1_init-->L745-1-D185: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12176#L745-1-D185 [2045] L745-1-D185-->L745-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12177#L745-1_T1_init [2176] L745-1_T1_init-->parse_udpEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11705#parse_udpEXIT_T1_init >[2648] parse_udpEXIT_T1_init-->L727-1-D158: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11707#L727-1-D158 [1884] L727-1-D158-->L727-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11638#L727-1_T1_init [1646] L727-1_T1_init-->parse_ipv4EXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11633#parse_ipv4EXIT_T1_init >[2558] parse_ipv4EXIT_T1_init-->L811-1-D143: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11635#L811-1-D143 [2365] L811-1-D143-->L811-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12105#L811-1_T1_init [1967] L811-1_T1_init-->startEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12021#startEXIT_T1_init >[2750] startEXIT_T1_init-->_parser_TopParserFINAL-D122: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11933#_parser_TopParserFINAL-D122 [1823] _parser_TopParserFINAL-D122-->_parser_TopParserFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11935#_parser_TopParserFINAL_T1_init [2117] _parser_TopParserFINAL_T1_init-->_parser_TopParserEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12184#_parser_TopParserEXIT_T1_init >[2615] _parser_TopParserEXIT_T1_init-->L679-D149: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12185#L679-D149 [2328] L679-D149-->L679_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11798#L679_T1_init [1972] L679_T1_init-->L679_T1_init-D89: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11797#L679_T1_init-D89 [1735] L679_T1_init-D89-->verifyChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11799#verifyChecksumFINAL_T1_init [1815] verifyChecksumFINAL_T1_init-->verifyChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11923#verifyChecksumEXIT_T1_init >[2670] verifyChecksumEXIT_T1_init-->L680-D155: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12357#L680-D155 [2437] L680-D155-->L680_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11669#L680_T1_init [1660] L680_T1_init-->L680_T1_init-D56: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11670#L680_T1_init-D56 [2048] L680_T1_init-D56-->ingressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12181#ingressENTRY_T1_init [2146] ingressENTRY_T1_init-->L650_T1_init: Formula: v_hdr.ipv4.valid_20  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_20}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_20}  AuxVars[]  AssignedVars[] 12167#L650_T1_init [2030] L650_T1_init-->L651_T1_init: Formula: v_hdr.paxos.valid_28  InVars {hdr.paxos.valid=v_hdr.paxos.valid_28}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_28}  AuxVars[]  AssignedVars[] 11568#L651_T1_init [1745] L651_T1_init-->L651_T1_init-D92: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11815#L651_T1_init-D92 [2304] L651_T1_init-D92-->read_roundENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11567#read_roundENTRY_T1_init [1616] read_roundENTRY_T1_init-->L764_T1_init: Formula: (= (select v_registerRound_0_30 v_hdr.paxos.inst_37) v_meta.paxos_metadata.round_34)  InVars {registerRound_0=v_registerRound_0_30, hdr.paxos.inst=v_hdr.paxos.inst_37}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_37, meta.paxos_metadata.round=v_meta.paxos_metadata.round_34, registerRound_0=v_registerRound_0_30}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 11569#L764_T1_init [1617] L764_T1_init-->L766_T1_init: Formula: (= v_meta.paxos_metadata.set_drop_16 1)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_16}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 11570#L766_T1_init [2358] L766_T1_init-->read_roundFINAL_T1_init: Formula: (= v_meta.paxos_metadata.ack_acceptors_52 (select v_registerHistory2B_0_30 v_hdr.paxos.inst_38))  InVars {registerHistory2B_0=v_registerHistory2B_0_30, hdr.paxos.inst=v_hdr.paxos.inst_38}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_38, registerHistory2B_0=v_registerHistory2B_0_30, meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_52}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 11827#read_roundFINAL_T1_init [1752] read_roundFINAL_T1_init-->read_roundEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11821#read_roundEXIT_T1_init >[2707] read_roundEXIT_T1_init-->L651-1-D137: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11822#L651-1-D137 [1879] L651-1-D137-->L651-1_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12005#L651-1_T1_init [2350] L651-1_T1_init-->L656_T1_init: Formula: (not (< v_meta.paxos_metadata.round_25 v_hdr.paxos.rnd_28))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_28, meta.paxos_metadata.round=v_meta.paxos_metadata.round_25}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_28, meta.paxos_metadata.round=v_meta.paxos_metadata.round_25}  AuxVars[]  AssignedVars[] 12349#L656_T1_init [2435] L656_T1_init-->L656-1_T1_init: Formula: (not (= v_hdr.paxos.rnd_32 v_meta.paxos_metadata.round_29))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_32, meta.paxos_metadata.round=v_meta.paxos_metadata.round_29}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_32, meta.paxos_metadata.round=v_meta.paxos_metadata.round_29}  AuxVars[]  AssignedVars[] 12227#L656-1_T1_init [2294] L656-1_T1_init-->L649_T1_init: Formula: (and (not (= v_meta.paxos_metadata.ack_acceptors_41 3)) (not (= v_meta.paxos_metadata.ack_acceptors_41 6)) (not (= v_meta.paxos_metadata.ack_acceptors_41 5)))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_41}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_41}  AuxVars[]  AssignedVars[] 12148#L649_T1_init [2008] L649_T1_init-->ingressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12149#ingressEXIT_T1_init >[2675] ingressEXIT_T1_init-->L681-D146: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12041#L681-D146 [1911] L681-D146-->L681_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12042#L681_T1_init [2331] L681_T1_init-->L681_T1_init-D2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12275#L681_T1_init-D2 [2166] L681_T1_init-D2-->egressENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11785#egressENTRY_T1_init [2219] egressENTRY_T1_init-->egressENTRY_T1_init-D74: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12251#egressENTRY_T1_init-D74 [2134] egressENTRY_T1_init-D74-->place_holder_table_0.applyENTRY_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12233#place_holder_table_0.applyENTRY_T1_init [2112] place_holder_table_0.applyENTRY_T1_init-->L753_T1_init: Formula: (not (= v_place_holder_table_0.action_run_14 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_14}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_14}  AuxVars[]  AssignedVars[] 11784#L753_T1_init [1724] L753_T1_init-->place_holder_table_0.applyEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11786#place_holder_table_0.applyEXIT_T1_init >[2544] place_holder_table_0.applyEXIT_T1_init-->egressFINAL-D110: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11936#egressFINAL-D110 [1918] egressFINAL-D110-->egressFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12050#egressFINAL_T1_init [1969] egressFINAL_T1_init-->egressEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12109#egressEXIT_T1_init >[2498] egressEXIT_T1_init-->L682-D188: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12353#L682-D188 [2452] L682-D188-->L682_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11852#L682_T1_init [2461] L682_T1_init-->L682_T1_init-D29: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11851#L682_T1_init-D29 [1766] L682_T1_init-D29-->computeChecksumFINAL_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11853#computeChecksumFINAL_T1_init [2343] computeChecksumFINAL_T1_init-->computeChecksumEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12348#computeChecksumEXIT_T1_init >[2496] computeChecksumEXIT_T1_init-->L683-D119: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12342#L683-D119 [2314] L683-D119-->L683_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11778#L683_T1_init [1720] L683_T1_init-->L685_T1_init: Formula: (not v_forward_24)  InVars {forward=v_forward_24}  OutVars{forward=v_forward_24}  AuxVars[]  AssignedVars[] 11779#L685_T1_init [1798] L685_T1_init-->L684-1_T1_init: Formula: v_drop_30  InVars {}  OutVars{drop=v_drop_30}  AuxVars[]  AssignedVars[drop] 11898#L684-1_T1_init [1955] L684-1_T1_init-->L688_T1_init: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_29 3))) (or (and v__p4ltl_0_6 .cse0) (and (not v__p4ltl_0_6) (not .cse0))))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_29}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_29, _p4ltl_0=v__p4ltl_0_6}  AuxVars[]  AssignedVars[_p4ltl_0] 12090#L688_T1_init [1997] L688_T1_init-->L689_T1_init: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_36 5))) (or (and (not .cse0) (not v__p4ltl_1_8)) (and v__p4ltl_1_8 .cse0)))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_36}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_36, _p4ltl_1=v__p4ltl_1_8}  AuxVars[]  AssignedVars[_p4ltl_1] 12138#L689_T1_init [2060] L689_T1_init-->L690_T1_init: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_34 6))) (or (and v__p4ltl_2_8 .cse0) (and (not v__p4ltl_2_8) (not .cse0))))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_34}  OutVars{_p4ltl_2=v__p4ltl_2_8, meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_34}  AuxVars[]  AssignedVars[_p4ltl_2] 12190#L690_T1_init [2273] L690_T1_init-->mainFINAL_T1_init: Formula: (let ((.cse0 (= v__p4ltl_free_a_3 v_hdr.paxos.inst_31))) (or (and (not .cse0) (not v__p4ltl_3_7)) (and .cse0 v__p4ltl_3_7)))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_31, _p4ltl_free_a=v__p4ltl_free_a_3}  OutVars{_p4ltl_3=v__p4ltl_3_7, hdr.paxos.inst=v_hdr.paxos.inst_31, _p4ltl_free_a=v__p4ltl_free_a_3}  AuxVars[]  AssignedVars[_p4ltl_3] 12322#mainFINAL_T1_init [2303] mainFINAL_T1_init-->mainEXIT_T1_init: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12337#mainEXIT_T1_init >[2579] mainEXIT_T1_init-->L696-1-D131: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12169#L696-1-D131 [2034] L696-1-D131-->L696-1_T0_S2: Formula: (and v__p4ltl_3_9 v_hdr.ipv4.valid_27 v_drop_31 v_hdr.paxos.valid_31)  InVars {_p4ltl_3=v__p4ltl_3_9, hdr.ipv4.valid=v_hdr.ipv4.valid_27, hdr.paxos.valid=v_hdr.paxos.valid_31, drop=v_drop_31}  OutVars{_p4ltl_3=v__p4ltl_3_9, hdr.ipv4.valid=v_hdr.ipv4.valid_27, hdr.paxos.valid=v_hdr.paxos.valid_31, drop=v_drop_31}  AuxVars[]  AssignedVars[] 12000#L696-1_T0_S2 [2300] L696-1_T0_S2-->L696_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11523#L696_T0_S2 [1762] L696_T0_S2-->L696_T0_S2-D40: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11846#L696_T0_S2-D40 [2105] L696_T0_S2-D40-->mainENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11498#mainENTRY_T0_S2 [1667] mainENTRY_T0_S2-->mainENTRY_T0_S2-D52: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11682#mainENTRY_T0_S2-D52 [1769] mainENTRY_T0_S2-D52-->havocProcedureENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11859#havocProcedureENTRY_T0_S2 [1988] havocProcedureENTRY_T0_S2-->L527_T0_S2: Formula: (not v_drop_27)  InVars {}  OutVars{drop=v_drop_27}  AuxVars[]  AssignedVars[drop] 11892#L527_T0_S2 [1790] L527_T0_S2-->L528_T0_S2: Formula: (not v_forward_19)  InVars {}  OutVars{forward=v_forward_19}  AuxVars[]  AssignedVars[forward] 11688#L528_T0_S2 [1672] L528_T0_S2-->L529_T0_S2: Formula: (= v_standard_metadata.ingress_port_9 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 11689#L529_T0_S2 [2346] L529_T0_S2-->L530_T0_S2: Formula: (= v_standard_metadata.egress_spec_15 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_15}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 12308#L530_T0_S2 [2241] L530_T0_S2-->L531_T0_S2: Formula: (= 0 v_standard_metadata.egress_port_15)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_15}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 11984#L531_T0_S2 [1864] L531_T0_S2-->L532_T0_S2: Formula: (= v_standard_metadata.instance_type_8 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_8}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 11985#L532_T0_S2 [2255] L532_T0_S2-->L533_T0_S2: Formula: (= v_standard_metadata.packet_length_8 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_8}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 11617#L533_T0_S2 [1641] L533_T0_S2-->L534_T0_S2: Formula: (= v_standard_metadata.enq_timestamp_8 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 11618#L534_T0_S2 [2283] L534_T0_S2-->L535_T0_S2: Formula: (= v_standard_metadata.enq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 12146#L535_T0_S2 [2005] L535_T0_S2-->L536_T0_S2: Formula: (= v_standard_metadata.deq_timedelta_8 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_8}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 11939#L536_T0_S2 [1825] L536_T0_S2-->L537_T0_S2: Formula: (= v_standard_metadata.deq_qdepth_10 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_10}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 11940#L537_T0_S2 [2399] L537_T0_S2-->L538_T0_S2: Formula: (= v_standard_metadata.ingress_global_timestamp_9 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_9}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 12335#L538_T0_S2 [2295] L538_T0_S2-->L539_T0_S2: Formula: (= v_standard_metadata.egress_global_timestamp_8 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_8}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 11716#L539_T0_S2 [1684] L539_T0_S2-->L540_T0_S2: Formula: (= v_standard_metadata.mcast_grp_10 0)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_10}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 11717#L540_T0_S2 [1820] L540_T0_S2-->L541_T0_S2: Formula: (= v_standard_metadata.egress_rid_10 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_10}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 11932#L541_T0_S2 [1846] L541_T0_S2-->L542_T0_S2: Formula: (= v_standard_metadata.checksum_error_8 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_8}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 11966#L542_T0_S2 [1887] L542_T0_S2-->L543_T0_S2: Formula: (= v_standard_metadata.priority_10 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_10}  AuxVars[]  AssignedVars[standard_metadata.priority] 12016#L543_T0_S2 [1888] L543_T0_S2-->L544_T0_S2: Formula: (not v_hdr.ethernet.valid_13)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_13}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 12017#L544_T0_S2 [2072] L544_T0_S2-->L545_T0_S2: Formula: (= v_emit_49 (store v_emit_50 v_hdr.ethernet_4 false))  InVars {emit=v_emit_50, hdr.ethernet=v_hdr.ethernet_4}  OutVars{emit=v_emit_49, hdr.ethernet=v_hdr.ethernet_4}  AuxVars[]  AssignedVars[emit] 12204#L545_T0_S2 [2267] L545_T0_S2-->L546_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 11997#L546_T0_S2 [1873] L546_T0_S2-->L547_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 11998#L547_T0_S2 [2307] L547_T0_S2-->L548_T0_S2: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_17}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 12125#L548_T0_S2 [1985] L548_T0_S2-->L549_T0_S2: Formula: (and (<= 0 v_hdr.ethernet.etherType_15) (<= v_hdr.ethernet.etherType_15 65536))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_15}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_15}  AuxVars[]  AssignedVars[] 11787#L549_T0_S2 [1725] L549_T0_S2-->L550_T0_S2: Formula: (not v_hdr.arp.valid_15)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_15}  AuxVars[]  AssignedVars[hdr.arp.valid] 11788#L550_T0_S2 [2289] L550_T0_S2-->L551_T0_S2: Formula: (= (store v_emit_20 v_hdr.arp_2 false) v_emit_19)  InVars {emit=v_emit_20, hdr.arp=v_hdr.arp_2}  OutVars{emit=v_emit_19, hdr.arp=v_hdr.arp_2}  AuxVars[]  AssignedVars[emit] 11601#L551_T0_S2 [1631] L551_T0_S2-->L552_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_12}  AuxVars[]  AssignedVars[hdr.arp.hrd] 11602#L552_T0_S2 [2470] L552_T0_S2-->L553_T0_S2: Formula: (and (<= 0 v_hdr.arp.hrd_14) (<= v_hdr.arp.hrd_14 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_14}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_14}  AuxVars[]  AssignedVars[] 12077#L553_T0_S2 [1943] L553_T0_S2-->L554_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_10}  AuxVars[]  AssignedVars[hdr.arp.pro] 12022#L554_T0_S2 [1893] L554_T0_S2-->L555_T0_S2: Formula: (and (<= v_hdr.arp.pro_11 65536) (<= 0 v_hdr.arp.pro_11))  InVars {hdr.arp.pro=v_hdr.arp.pro_11}  OutVars{hdr.arp.pro=v_hdr.arp.pro_11}  AuxVars[]  AssignedVars[] 12023#L555_T0_S2 [1916] L555_T0_S2-->L556_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_9}  AuxVars[]  AssignedVars[hdr.arp.hln] 12047#L556_T0_S2 [2018] L556_T0_S2-->L557_T0_S2: Formula: (and (<= v_hdr.arp.hln_10 256) (<= 0 v_hdr.arp.hln_10))  InVars {hdr.arp.hln=v_hdr.arp.hln_10}  OutVars{hdr.arp.hln=v_hdr.arp.hln_10}  AuxVars[]  AssignedVars[] 12158#L557_T0_S2 [2240] L557_T0_S2-->L558_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_10}  AuxVars[]  AssignedVars[hdr.arp.pln] 12027#L558_T0_S2 [1895] L558_T0_S2-->L559_T0_S2: Formula: (and (<= 0 v_hdr.arp.pln_13) (<= v_hdr.arp.pln_13 256))  InVars {hdr.arp.pln=v_hdr.arp.pln_13}  OutVars{hdr.arp.pln=v_hdr.arp.pln_13}  AuxVars[]  AssignedVars[] 12028#L559_T0_S2 [2440] L559_T0_S2-->L560_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_9}  AuxVars[]  AssignedVars[hdr.arp.op] 12128#L560_T0_S2 [1989] L560_T0_S2-->L561_T0_S2: Formula: (and (<= 0 v_hdr.arp.op_10) (<= v_hdr.arp.op_10 65536))  InVars {hdr.arp.op=v_hdr.arp.op_10}  OutVars{hdr.arp.op=v_hdr.arp.op_10}  AuxVars[]  AssignedVars[] 12129#L561_T0_S2 [2213] L561_T0_S2-->L562_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_10}  AuxVars[]  AssignedVars[hdr.arp.sha] 12153#L562_T0_S2 [2011] L562_T0_S2-->L563_T0_S2: Formula: (and (<= 0 v_hdr.arp.sha_9) (<= v_hdr.arp.sha_9 281474976710656))  InVars {hdr.arp.sha=v_hdr.arp.sha_9}  OutVars{hdr.arp.sha=v_hdr.arp.sha_9}  AuxVars[]  AssignedVars[] 11517#L563_T0_S2 [1595] L563_T0_S2-->L564_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_12}  AuxVars[]  AssignedVars[hdr.arp.spa] 11518#L564_T0_S2 [2494] L564_T0_S2-->L565_T0_S2: Formula: (and (<= v_hdr.arp.spa_11 4294967296) (<= 0 v_hdr.arp.spa_11))  InVars {hdr.arp.spa=v_hdr.arp.spa_11}  OutVars{hdr.arp.spa=v_hdr.arp.spa_11}  AuxVars[]  AssignedVars[] 12332#L565_T0_S2 [2285] L565_T0_S2-->L566_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_14}  AuxVars[]  AssignedVars[hdr.arp.tha] 12283#L566_T0_S2 [2178] L566_T0_S2-->L567_T0_S2: Formula: (and (<= 0 v_hdr.arp.tha_13) (<= v_hdr.arp.tha_13 281474976710656))  InVars {hdr.arp.tha=v_hdr.arp.tha_13}  OutVars{hdr.arp.tha=v_hdr.arp.tha_13}  AuxVars[]  AssignedVars[] 12245#L567_T0_S2 [2126] L567_T0_S2-->L568_T0_S2: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_9}  AuxVars[]  AssignedVars[hdr.arp.tpa] 12121#L568_T0_S2 [1981] L568_T0_S2-->L569_T0_S2: Formula: (and (<= 0 v_hdr.arp.tpa_10) (<= v_hdr.arp.tpa_10 4294967296))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_10}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_10}  AuxVars[]  AssignedVars[] 11927#L569_T0_S2 [1819] L569_T0_S2-->L570_T0_S2: Formula: (not v_hdr.ipv4.valid_19)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_19}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 11928#L570_T0_S2 [2375] L570_T0_S2-->L571_T0_S2: Formula: (= (store v_emit_26 v_hdr.ipv4_2 false) v_emit_25)  InVars {hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_26}  OutVars{hdr.ipv4=v_hdr.ipv4_2, emit=v_emit_25}  AuxVars[]  AssignedVars[emit] 12188#L571_T0_S2 [2059] L571_T0_S2-->L572_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_10}  AuxVars[]  AssignedVars[hdr.ipv4.version] 12189#L572_T0_S2 [2336] L572_T0_S2-->L573_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.version_9) (<= v_hdr.ipv4.version_9 16))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_9}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_9}  AuxVars[]  AssignedVars[] 11558#L573_T0_S2 [1610] L573_T0_S2-->L574_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_14}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 11559#L574_T0_S2 [2418] L574_T0_S2-->L575_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.ihl_13) (<= v_hdr.ipv4.ihl_13 16))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_13}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_13}  AuxVars[]  AssignedVars[] 12194#L575_T0_S2 [2063] L575_T0_S2-->L576_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_13}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 11768#L576_T0_S2 [1715] L576_T0_S2-->L577_T0_S2: Formula: (and (<= v_hdr.ipv4.diffserv_14 256) (<= 0 v_hdr.ipv4.diffserv_14))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_14}  AuxVars[]  AssignedVars[] 11769#L577_T0_S2 [2419] L577_T0_S2-->L578_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_14}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 12137#L578_T0_S2 [1996] L578_T0_S2-->L579_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.totalLen_9) (<= v_hdr.ipv4.totalLen_9 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_9}  AuxVars[]  AssignedVars[] 12035#L579_T0_S2 [1904] L579_T0_S2-->L580_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_13}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 11791#L580_T0_S2 [1729] L580_T0_S2-->L581_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.identification_10) (<= v_hdr.ipv4.identification_10 65536))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_10}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_10}  AuxVars[]  AssignedVars[] 11792#L581_T0_S2 [1959] L581_T0_S2-->L582_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_9}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 12097#L582_T0_S2 [2260] L582_T0_S2-->L583_T0_S2: Formula: (and (<= v_hdr.ipv4.flags_13 8) (<= 0 v_hdr.ipv4.flags_13))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_13}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_13}  AuxVars[]  AssignedVars[] 12144#L583_T0_S2 [2004] L583_T0_S2-->L584_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_14}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 12145#L584_T0_S2 [2029] L584_T0_S2-->L585_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.fragOffset_9) (<= v_hdr.ipv4.fragOffset_9 8192))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_9}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_9}  AuxVars[]  AssignedVars[] 12139#L585_T0_S2 [1998] L585_T0_S2-->L586_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_9}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 11654#L586_T0_S2 [1653] L586_T0_S2-->L587_T0_S2: Formula: (and (<= v_hdr.ipv4.ttl_13 256) (<= 0 v_hdr.ipv4.ttl_13))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_13}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_13}  AuxVars[]  AssignedVars[] 11655#L587_T0_S2 [2363] L587_T0_S2-->L588_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_13}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 12006#L588_T0_S2 [1880] L588_T0_S2-->L589_T0_S2: Formula: (and (<= 0 v_hdr.ipv4.protocol_14) (<= v_hdr.ipv4.protocol_14 256))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_14}  AuxVars[]  AssignedVars[] 12007#L589_T0_S2 [2476] L589_T0_S2-->L590_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_14}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 12361#L590_T0_S2 [2382] L590_T0_S2-->L591_T0_S2: Formula: (and (<= v_hdr.ipv4.hdrChecksum_13 65536) (<= 0 v_hdr.ipv4.hdrChecksum_13))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_13}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_13}  AuxVars[]  AssignedVars[] 12303#L591_T0_S2 [2226] L591_T0_S2-->L592_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_8}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 12304#L592_T0_S2 [2279] L592_T0_S2-->L593_T0_S2: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 11500#L593_T0_S2 [1586] L593_T0_S2-->L594_T0_S2: Formula: (not v_hdr.icmp.valid_19)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_19}  AuxVars[]  AssignedVars[hdr.icmp.valid] 11501#L594_T0_S2 [2322] L594_T0_S2-->L595_T0_S2: Formula: (= v_emit_27 (store v_emit_28 v_hdr.icmp_2 false))  InVars {emit=v_emit_28, hdr.icmp=v_hdr.icmp_2}  OutVars{emit=v_emit_27, hdr.icmp=v_hdr.icmp_2}  AuxVars[]  AssignedVars[emit] 12319#L595_T0_S2 [2268] L595_T0_S2-->L596_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_13}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 12320#L596_T0_S2 [2400] L596_T0_S2-->L597_T0_S2: Formula: (and (<= v_hdr.icmp.icmpType_12 256) (<= 0 v_hdr.icmp.icmpType_12))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_12}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_12}  AuxVars[]  AssignedVars[] 12310#L597_T0_S2 [2254] L597_T0_S2-->L598_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_11}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 11727#L598_T0_S2 [1690] L598_T0_S2-->L599_T0_S2: Formula: (and (<= v_hdr.icmp.icmpCode_9 256) (<= 0 v_hdr.icmp.icmpCode_9))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_9}  AuxVars[]  AssignedVars[] 11728#L599_T0_S2 [1894] L599_T0_S2-->L600_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_9}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 12026#L600_T0_S2 [2474] L600_T0_S2-->L601_T0_S2: Formula: (and (<= v_hdr.icmp.hdrChecksum_14 65536) (<= 0 v_hdr.icmp.hdrChecksum_14))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_14}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_14}  AuxVars[]  AssignedVars[] 12267#L601_T0_S2 [2158] L601_T0_S2-->L602_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_12}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 12268#L602_T0_S2 [2316] L602_T0_S2-->L603_T0_S2: Formula: (and (<= v_hdr.icmp.identifier_11 65536) (<= 0 v_hdr.icmp.identifier_11))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_11}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_11}  AuxVars[]  AssignedVars[] 12091#L603_T0_S2 [1956] L603_T0_S2-->L604_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_9}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 12092#L604_T0_S2 [2101] L604_T0_S2-->L605_T0_S2: Formula: (and (<= 0 v_hdr.icmp.seqNumber_13) (<= v_hdr.icmp.seqNumber_13 65536))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_13}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_13}  AuxVars[]  AssignedVars[] 12223#L605_T0_S2 [2258] L605_T0_S2-->L606_T0_S2: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_12}  AuxVars[]  AssignedVars[hdr.icmp.payload] 11882#L606_T0_S2 [1782] L606_T0_S2-->L607_T0_S2: Formula: (and (<= v_hdr.icmp.payload_13 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.icmp.payload_13))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_13}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_13}  AuxVars[]  AssignedVars[] 11883#L607_T0_S2 [1869] L607_T0_S2-->L608_T0_S2: Formula: (not v_hdr.udp.valid_17)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_17}  AuxVars[]  AssignedVars[hdr.udp.valid] 11994#L608_T0_S2 [1871] L608_T0_S2-->L609_T0_S2: Formula: (= v_emit_21 (store v_emit_22 v_hdr.udp_2 false))  InVars {hdr.udp=v_hdr.udp_2, emit=v_emit_22}  OutVars{hdr.udp=v_hdr.udp_2, emit=v_emit_21}  AuxVars[]  AssignedVars[emit] 11995#L609_T0_S2 [2297] L609_T0_S2-->L610_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_9}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 12329#L610_T0_S2 [2277] L610_T0_S2-->L611_T0_S2: Formula: (and (<= v_hdr.udp.srcPort_10 65536) (<= 0 v_hdr.udp.srcPort_10))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_10}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_10}  AuxVars[]  AssignedVars[] 12038#L611_T0_S2 [1907] L611_T0_S2-->L612_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_23}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 12039#L612_T0_S2 [2402] L612_T0_S2-->L613_T0_S2: Formula: (and (<= v_hdr.udp.dstPort_21 65536) (<= 0 v_hdr.udp.dstPort_21))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_21}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_21}  AuxVars[]  AssignedVars[] 11666#L613_T0_S2 [1658] L613_T0_S2-->L614_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__9}  AuxVars[]  AssignedVars[hdr.udp.length_] 11667#L614_T0_S2 [1817] L614_T0_S2-->L615_T0_S2: Formula: (and (<= 0 v_hdr.udp.length__12) (<= v_hdr.udp.length__12 65536))  InVars {hdr.udp.length_=v_hdr.udp.length__12}  OutVars{hdr.udp.length_=v_hdr.udp.length__12}  AuxVars[]  AssignedVars[] 11924#L615_T0_S2 [2122] L615_T0_S2-->L616_T0_S2: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_13}  AuxVars[]  AssignedVars[hdr.udp.checksum] 11800#L616_T0_S2 [1736] L616_T0_S2-->L617_T0_S2: Formula: (and (<= v_hdr.udp.checksum_14 65536) (<= 0 v_hdr.udp.checksum_14))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_14}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_14}  AuxVars[]  AssignedVars[] 11801#L617_T0_S2 [1845] L617_T0_S2-->L618_T0_S2: Formula: (not v_hdr.paxos.valid_21)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_21}  AuxVars[]  AssignedVars[hdr.paxos.valid] 11963#L618_T0_S2 [2318] L618_T0_S2-->L619_T0_S2: Formula: (= v_emit_35 (store v_emit_36 v_hdr.paxos_2 false))  InVars {emit=v_emit_36, hdr.paxos=v_hdr.paxos_2}  OutVars{emit=v_emit_35, hdr.paxos=v_hdr.paxos_2}  AuxVars[]  AssignedVars[emit] 11736#L619_T0_S2 [1694] L619_T0_S2-->L620_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_13}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 11737#L620_T0_S2 [2003] L620_T0_S2-->L621_T0_S2: Formula: (and (<= 0 v_hdr.paxos.msgtype_14) (<= v_hdr.paxos.msgtype_14 65536))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_14}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_14}  AuxVars[]  AssignedVars[] 12066#L621_T0_S2 [1934] L621_T0_S2-->L622_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_25}  AuxVars[]  AssignedVars[hdr.paxos.inst] 12044#L622_T0_S2 [1914] L622_T0_S2-->L623_T0_S2: Formula: (and (<= 0 v_hdr.paxos.inst_27) (<= v_hdr.paxos.inst_27 4294967296))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_27}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_27}  AuxVars[]  AssignedVars[] 11954#L623_T0_S2 [1839] L623_T0_S2-->L624_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_22}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 11955#L624_T0_S2 [2377] L624_T0_S2-->L625_T0_S2: Formula: (and (<= 0 v_hdr.paxos.rnd_20) (<= v_hdr.paxos.rnd_20 65536))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_20}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_20}  AuxVars[]  AssignedVars[] 12073#L625_T0_S2 [1941] L625_T0_S2-->L626_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_9}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 12074#L626_T0_S2 [2249] L626_T0_S2-->L627_T0_S2: Formula: (and (<= 0 v_hdr.paxos.vrnd_11) (<= v_hdr.paxos.vrnd_11 65536))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_11}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_11}  AuxVars[]  AssignedVars[] 12277#L627_T0_S2 [2169] L627_T0_S2-->L628_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_13}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 12278#L628_T0_S2 [2231] L628_T0_S2-->L629_T0_S2: Formula: (and (<= 0 v_hdr.paxos.acptid_11) (<= v_hdr.paxos.acptid_11 65536))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_11}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_11}  AuxVars[]  AssignedVars[] 12261#L629_T0_S2 [2150] L629_T0_S2-->L630_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_9}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 11850#L630_T0_S2 [1765] L630_T0_S2-->L631_T0_S2: Formula: (and (<= v_hdr.paxos.paxoslen_10 4294967296) (<= 0 v_hdr.paxos.paxoslen_10))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_10}  AuxVars[]  AssignedVars[] 11844#L631_T0_S2 [1761] L631_T0_S2-->L632_T0_S2: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_15}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 11845#L632_T0_S2 [2082] L632_T0_S2-->L633_T0_S2: Formula: (and (<= v_hdr.paxos.paxosval_14 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.paxos.paxosval_14))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_14}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_14}  AuxVars[]  AssignedVars[] 12211#L633_T0_S2 [2144] L633_T0_S2-->L634_T0_S2: Formula: (= 0 v_meta.paxos_metadata.round_17)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_17}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 11830#L634_T0_S2 [1754] L634_T0_S2-->L635_T0_S2: Formula: (= v_meta.paxos_metadata.set_drop_15 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_15}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 11515#L635_T0_S2 [1594] L635_T0_S2-->L636_T0_S2: Formula: (= v_meta.paxos_metadata.ack_count_10 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_10}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 11516#L636_T0_S2 [2140] L636_T0_S2-->L637_T0_S2: Formula: (= v_meta.paxos_metadata.ack_acceptors_26 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_26}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 11983#L637_T0_S2 [1862] L637_T0_S2-->L638_T0_S2: Formula: true  InVars {}  OutVars{learner_tbl_0.action_run=v_learner_tbl_0.action_run_12}  AuxVars[]  AssignedVars[learner_tbl_0.action_run] 11790#L638_T0_S2 [1728] L638_T0_S2-->L639_T0_S2: Formula: true  InVars {}  OutVars{reset_consensus_instance_0.action_run=v_reset_consensus_instance_0.action_run_10}  AuxVars[]  AssignedVars[reset_consensus_instance_0.action_run] 11497#L639_T0_S2 [1585] L639_T0_S2-->L640_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 11499#L640_T0_S2 [1938] L640_T0_S2-->L641_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.learnerPort=v_transport_tbl_0.forward.learnerPort_10}  AuxVars[]  AssignedVars[transport_tbl_0.forward.learnerPort] 12070#L641_T0_S2 [2125] L641_T0_S2-->L642_T0_S2: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_14}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 12244#L642_T0_S2 [2386] L642_T0_S2-->havocProcedureFINAL_T0_S2: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_12}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 12363#havocProcedureFINAL_T0_S2 [2462] havocProcedureFINAL_T0_S2-->havocProcedureEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12338#havocProcedureEXIT_T0_S2 >[2575] havocProcedureEXIT_T0_S2-->L678-D97: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12339#L678-D97 [2319] L678-D97-->L678_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11547#L678_T0_S2 [2491] L678_T0_S2-->L678_T0_S2-D4: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11546#L678_T0_S2-D4 [1606] L678_T0_S2-D4-->_parser_TopParserENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11548#_parser_TopParserENTRY_T0_S2 [1913] _parser_TopParserENTRY_T0_S2-->_parser_TopParserENTRY_T0_S2-D79: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12024#_parser_TopParserENTRY_T0_S2-D79 [1892] _parser_TopParserENTRY_T0_S2-D79-->startENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12025#startENTRY_T0_S2 [2069] startENTRY_T0_S2-->L808_T0_S2: Formula: v_hdr.ethernet.valid_17  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_17}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 12201#L808_T0_S2 [2493] L808_T0_S2-->L811_T0_S2: Formula: (not (= v_hdr.ethernet.etherType_26 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_26}  AuxVars[]  AssignedVars[] 12173#L811_T0_S2 [2038] L811_T0_S2-->L812_T0_S2: Formula: (= v_hdr.ethernet.etherType_27 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_27}  AuxVars[]  AssignedVars[] 11701#L812_T0_S2 [2196] L812_T0_S2-->L812_T0_S2-D85: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12058#L812_T0_S2-D85 [1922] L812_T0_S2-D85-->parse_ipv4ENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12059#parse_ipv4ENTRY_T0_S2 [2143] parse_ipv4ENTRY_T0_S2-->L724_T0_S2: Formula: v_hdr.ipv4.valid_31  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_31}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 12257#L724_T0_S2 [2447] L724_T0_S2-->L727_T0_S2: Formula: (not (= v_hdr.ipv4.protocol_20 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_20}  AuxVars[]  AssignedVars[] 12084#L727_T0_S2 [1949] L727_T0_S2-->L728_T0_S2: Formula: (= v_hdr.ipv4.protocol_21 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_21}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_21}  AuxVars[]  AssignedVars[] 11532#L728_T0_S2 [2417] L728_T0_S2-->L728_T0_S2-D13: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12111#L728_T0_S2-D13 [1971] L728_T0_S2-D13-->parse_udpENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12112#parse_udpENTRY_T0_S2 [2406] parse_udpENTRY_T0_S2-->L745_T0_S2: Formula: v_hdr.udp.valid_21  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_21}  AuxVars[]  AssignedVars[hdr.udp.valid] 12365#L745_T0_S2 [2392] L745_T0_S2-->L746_T0_S2: Formula: (= v_hdr.udp.dstPort_29 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_29}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_29}  AuxVars[]  AssignedVars[] 11531#L746_T0_S2 [1600] L746_T0_S2-->L746_T0_S2-D31: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11533#L746_T0_S2-D31 [1714] L746_T0_S2-D31-->parse_paxosENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11770#parse_paxosENTRY_T0_S2 [2355] parse_paxosENTRY_T0_S2-->L737_T0_S2: Formula: v_hdr.paxos.valid_37  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_37}  AuxVars[]  AssignedVars[hdr.paxos.valid] 11626#L737_T0_S2 [1921] L737_T0_S2-->L737_T0_S2-D82: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12054#L737_T0_S2-D82 [2098] L737_T0_S2-D82-->acceptFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11876#acceptFINAL_T0_S2 [1779] acceptFINAL_T0_S2-->acceptEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11625#acceptEXIT_T0_S2 >[2543] acceptEXIT_T0_S2-->parse_paxosFINAL-D169: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11627#parse_paxosFINAL-D169 [2482] parse_paxosFINAL-D169-->parse_paxosFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11986#parse_paxosFINAL_T0_S2 [1863] parse_paxosFINAL_T0_S2-->parse_paxosEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11987#parse_paxosEXIT_T0_S2 >[2517] parse_paxosEXIT_T0_S2-->L745-1-D184: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11833#L745-1-D184 [1756] L745-1-D184-->L745-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11834#L745-1_T0_S2 [2223] L745-1_T0_S2-->parse_udpEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12300#parse_udpEXIT_T0_S2 >[2525] parse_udpEXIT_T0_S2-->L727-1-D157: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12136#L727-1-D157 [1995] L727-1-D157-->L727-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11700#L727-1_T0_S2 [1678] L727-1_T0_S2-->parse_ipv4EXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11702#parse_ipv4EXIT_T0_S2 >[2726] parse_ipv4EXIT_T0_S2-->L811-1-D142: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12061#L811-1-D142 [1927] L811-1-D142-->L811-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12062#L811-1_T0_S2 [2001] L811-1_T0_S2-->startEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12113#startEXIT_T0_S2 >[2643] startEXIT_T0_S2-->_parser_TopParserFINAL-D121: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12114#_parser_TopParserFINAL-D121 [2330] _parser_TopParserFINAL-D121-->_parser_TopParserFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12248#_parser_TopParserFINAL_T0_S2 [2130] _parser_TopParserFINAL_T0_S2-->_parser_TopParserEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12133#_parser_TopParserEXIT_T0_S2 >[2686] _parser_TopParserEXIT_T0_S2-->L679-D148: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12134#L679-D148 [2378] L679-D148-->L679_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12273#L679_T0_S2 [2204] L679_T0_S2-->L679_T0_S2-D88: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12272#L679_T0_S2-D88 [2164] L679_T0_S2-D88-->verifyChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12274#verifyChecksumFINAL_T0_S2 [2225] verifyChecksumFINAL_T0_S2-->verifyChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12301#verifyChecksumEXIT_T0_S2 >[2601] verifyChecksumEXIT_T0_S2-->L680-D154: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12359#L680-D154 [2369] L680-D154-->L680_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11553#L680_T0_S2 [2436] L680_T0_S2-->L680_T0_S2-D55: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12285#L680_T0_S2-D55 [2184] L680_T0_S2-D55-->ingressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11894#ingressENTRY_T0_S2 [1794] ingressENTRY_T0_S2-->L650_T0_S2: Formula: v_hdr.ipv4.valid_24  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_24}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_24}  AuxVars[]  AssignedVars[] 11895#L650_T0_S2 [1808] L650_T0_S2-->L651_T0_S2: Formula: v_hdr.paxos.valid_24  InVars {hdr.paxos.valid=v_hdr.paxos.valid_24}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_24}  AuxVars[]  AssignedVars[] 11576#L651_T0_S2 [2141] L651_T0_S2-->L651_T0_S2-D91: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11980#L651_T0_S2-D91 [1859] L651_T0_S2-D91-->read_roundENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11891#read_roundENTRY_T0_S2 [1787] read_roundENTRY_T0_S2-->L764_T0_S2: Formula: (= (select v_registerRound_0_29 v_hdr.paxos.inst_34) v_meta.paxos_metadata.round_33)  InVars {registerRound_0=v_registerRound_0_29, hdr.paxos.inst=v_hdr.paxos.inst_34}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_34, meta.paxos_metadata.round=v_meta.paxos_metadata.round_33, registerRound_0=v_registerRound_0_29}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 11884#L764_T0_S2 [1783] L764_T0_S2-->L766_T0_S2: Formula: (= v_meta.paxos_metadata.set_drop_17 1)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_17}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 11764#L766_T0_S2 [1711] L766_T0_S2-->read_roundFINAL_T0_S2: Formula: (= v_meta.paxos_metadata.ack_acceptors_50 (select v_registerHistory2B_0_28 v_hdr.paxos.inst_35))  InVars {registerHistory2B_0=v_registerHistory2B_0_28, hdr.paxos.inst=v_hdr.paxos.inst_35}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_35, registerHistory2B_0=v_registerHistory2B_0_28, meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_50}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 11765#read_roundFINAL_T0_S2 [1734] read_roundFINAL_T0_S2-->read_roundEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11575#read_roundEXIT_T0_S2 >[2753] read_roundEXIT_T0_S2-->L651-1-D136: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11577#L651-1-D136 [2075] L651-1-D136-->L651-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12206#L651-1_T0_S2 [2210] L651-1_T0_S2-->L656_T0_S2: Formula: (not (< v_meta.paxos_metadata.round_31 v_hdr.paxos.rnd_34))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_34, meta.paxos_metadata.round=v_meta.paxos_metadata.round_31}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_34, meta.paxos_metadata.round=v_meta.paxos_metadata.round_31}  AuxVars[]  AssignedVars[] 11680#L656_T0_S2 [1666] L656_T0_S2-->L656-1_T0_S2: Formula: (not (= v_hdr.paxos.rnd_30 v_meta.paxos_metadata.round_27))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_30, meta.paxos_metadata.round=v_meta.paxos_metadata.round_27}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_30, meta.paxos_metadata.round=v_meta.paxos_metadata.round_27}  AuxVars[]  AssignedVars[] 11681#L656-1_T0_S2 [1788] L656-1_T0_S2-->L661_T0_S2: Formula: (or (= v_meta.paxos_metadata.ack_acceptors_38 5) (= v_meta.paxos_metadata.ack_acceptors_38 3) (= v_meta.paxos_metadata.ack_acceptors_38 6))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_38}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_38}  AuxVars[]  AssignedVars[] 11663#L661_T0_S2 [2344] L661_T0_S2-->L661_T0_S2-D34: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12317#L661_T0_S2-D34 [2266] L661_T0_S2-D34-->transport_tbl_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12318#transport_tbl_0.applyENTRY_T0_S2 [2326] transport_tbl_0.applyENTRY_T0_S2-->L823_T0_S2: Formula: (not (= v_transport_tbl_0.action_run_22 transport_tbl_0.action._drop))  InVars {transport_tbl_0.action_run=v_transport_tbl_0.action_run_22}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_22}  AuxVars[]  AssignedVars[] 12343#L823_T0_S2 [2472] L823_T0_S2-->L824_T0_S2: Formula: (= v_transport_tbl_0.action_run_23 transport_tbl_0.action.forward)  InVars {transport_tbl_0.action_run=v_transport_tbl_0.action_run_23}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_23}  AuxVars[]  AssignedVars[] 11692#L824_T0_S2 [1799] L824_T0_S2-->L824_T0_S2-D19: Formula: (and (= v_forward_learnerPortInParam_1 v_transport_tbl_0.forward.learnerPort_9) (= v_transport_tbl_0.forward.port_9 v_forward_portInParam_1))  InVars {transport_tbl_0.forward.learnerPort=v_transport_tbl_0.forward.learnerPort_9, transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_9}  OutVars{transport_tbl_0.forward.learnerPort=v_transport_tbl_0.forward.learnerPort_9, forward_port=v_forward_portInParam_1, forward_learnerPort=v_forward_learnerPortInParam_1, transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_9}  AuxVars[]  AssignedVars[forward_port, forward_learnerPort]< 11903#L824_T0_S2-D19 [2286] L824_T0_S2-D19-->forwardENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11691#forwardENTRY_T0_S2 [1671] forwardENTRY_T0_S2-->L492_T0_S2: Formula: (= v_forward_port_7 v_standard_metadata.egress_spec_20)  InVars {forward_port=v_forward_port_7}  OutVars{forward_port=v_forward_port_7, standard_metadata.egress_spec=v_standard_metadata.egress_spec_20}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 11693#L492_T0_S2 [2270] L492_T0_S2-->L493_T0_S2: Formula: (= v_forward_port_8 v_standard_metadata.egress_port_20)  InVars {forward_port=v_forward_port_8}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_20, forward_port=v_forward_port_8}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 11740#L493_T0_S2 [1696] L493_T0_S2-->L494_T0_S2: Formula: v_forward_27  InVars {}  OutVars{forward=v_forward_27}  AuxVars[]  AssignedVars[forward] 11710#L494_T0_S2 [1680] L494_T0_S2-->forwardFINAL_T0_S2: Formula: (= v_hdr.udp.dstPort_25 v_forward_learnerPort_3)  InVars {forward_learnerPort=v_forward_learnerPort_3}  OutVars{forward_learnerPort=v_forward_learnerPort_3, hdr.udp.dstPort=v_hdr.udp.dstPort_25}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 11711#forwardFINAL_T0_S2 [2229] forwardFINAL_T0_S2-->forwardEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11840#forwardEXIT_T0_S2 >[2561] forwardEXIT_T0_S2-->L823-1-D124: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: (and (= v_forward_learnerPortInParam_1 v_transport_tbl_0.forward.learnerPort_9) (= v_transport_tbl_0.forward.port_9 v_forward_portInParam_1))  InVars {transport_tbl_0.forward.learnerPort=v_transport_tbl_0.forward.learnerPort_9, transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_9}  OutVars{transport_tbl_0.forward.learnerPort=v_transport_tbl_0.forward.learnerPort_9, forward_port=v_forward_portInParam_1, forward_learnerPort=v_forward_learnerPortInParam_1, transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_9}  AuxVars[]  AssignedVars[forward_port, forward_learnerPort] 11841#L823-1-D124 [2372] L823-1-D124-->L823-1_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12360#L823-1_T0_S2 [1656] L823-1_T0_S2-->transport_tbl_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12395#transport_tbl_0.applyEXIT_T0_S2 >[2509] transport_tbl_0.applyEXIT_T0_S2-->L649-D190: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12391#L649-D190 [2188] L649-D190-->L649_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12389#L649_T0_S2 [1608] L649_T0_S2-->ingressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12385#ingressEXIT_T0_S2 >[2637] ingressEXIT_T0_S2-->L681-D145: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12383#L681-D145 [2253] L681-D145-->L681_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12380#L681_T0_S2 [1596] L681_T0_S2-->L681_T0_S2-D1: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12381#L681_T0_S2-D1 [2007] L681_T0_S2-D1-->egressENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12387#egressENTRY_T0_S2 [2239] egressENTRY_T0_S2-->egressENTRY_T0_S2-D73: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12388#egressENTRY_T0_S2-D73 [1883] egressENTRY_T0_S2-D73-->place_holder_table_0.applyENTRY_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12392#place_holder_table_0.applyENTRY_T0_S2 [1858] place_holder_table_0.applyENTRY_T0_S2-->L753_T0_S2: Formula: (not (= v_place_holder_table_0.action_run_16 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_16}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_16}  AuxVars[]  AssignedVars[] 12390#L753_T0_S2 [1744] L753_T0_S2-->place_holder_table_0.applyEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12386#place_holder_table_0.applyEXIT_T0_S2 >[2501] place_holder_table_0.applyEXIT_T0_S2-->egressFINAL-D109: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12384#egressFINAL-D109 [2027] egressFINAL-D109-->egressFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12382#egressFINAL_T0_S2 [1603] egressFINAL_T0_S2-->egressEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12379#egressEXIT_T0_S2 >[2678] egressEXIT_T0_S2-->L682-D187: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12378#L682-D187 [1764] L682-D187-->L682_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12375#L682_T0_S2 [2056] L682_T0_S2-->L682_T0_S2-D28: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12376#L682_T0_S2-D28 [1796] L682_T0_S2-D28-->computeChecksumFINAL_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12377#computeChecksumFINAL_T0_S2 [2009] computeChecksumFINAL_T0_S2-->computeChecksumEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12374#computeChecksumEXIT_T0_S2 >[2737] computeChecksumEXIT_T0_S2-->L683-D118: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12373#L683-D118 [1837] L683-D118-->L683_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12371#L683_T0_S2 [2384] L683_T0_S2-->L684-1_T0_S2: Formula: v_forward_21  InVars {forward=v_forward_21}  OutVars{forward=v_forward_21}  AuxVars[]  AssignedVars[] 12372#L684-1_T0_S2 [1939] L684-1_T0_S2-->L688_T0_S2: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_32 3))) (or (and (not v__p4ltl_0_7) (not .cse0)) (and v__p4ltl_0_7 .cse0)))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_32}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_32, _p4ltl_0=v__p4ltl_0_7}  AuxVars[]  AssignedVars[_p4ltl_0] 12458#L688_T0_S2 [2189] L688_T0_S2-->L689_T0_S2: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_35 5))) (or (and v__p4ltl_1_7 .cse0) (and (not .cse0) (not v__p4ltl_1_7))))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_35}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_35, _p4ltl_1=v__p4ltl_1_7}  AuxVars[]  AssignedVars[_p4ltl_1] 12457#L689_T0_S2 [2025] L689_T0_S2-->L690_T0_S2: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_30 6))) (or (and v__p4ltl_2_6 .cse0) (and (not .cse0) (not v__p4ltl_2_6))))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_30}  OutVars{_p4ltl_2=v__p4ltl_2_6, meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_30}  AuxVars[]  AssignedVars[_p4ltl_2] 12429#L690_T0_S2 [1615] L690_T0_S2-->mainFINAL_T0_S2: Formula: (let ((.cse0 (= v__p4ltl_free_a_2 v_hdr.paxos.inst_30))) (or (and (not .cse0) (not v__p4ltl_3_6)) (and v__p4ltl_3_6 .cse0)))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_30, _p4ltl_free_a=v__p4ltl_free_a_2}  OutVars{_p4ltl_3=v__p4ltl_3_6, hdr.paxos.inst=v_hdr.paxos.inst_30, _p4ltl_free_a=v__p4ltl_free_a_2}  AuxVars[]  AssignedVars[_p4ltl_3] 12428#mainFINAL_T0_S2 [1781] mainFINAL_T0_S2-->mainEXIT_T0_S2: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12427#mainEXIT_T0_S2 >[2785] mainEXIT_T0_S2-->L696-1-D130: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12426#L696-1-D130 [1875] L696-1-D130-->L696-1_accept_S5: Formula: (and (not v__p4ltl_2_10) v__p4ltl_3_10 (not v_drop_32) (not v__p4ltl_0_10) v_hdr.ipv4.valid_30 (not v__p4ltl_1_10) v_hdr.paxos.valid_34)  InVars {_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_10, _p4ltl_1=v__p4ltl_1_10, hdr.ipv4.valid=v_hdr.ipv4.valid_30, drop=v_drop_32, hdr.paxos.valid=v_hdr.paxos.valid_34}  OutVars{_p4ltl_2=v__p4ltl_2_10, _p4ltl_3=v__p4ltl_3_10, _p4ltl_0=v__p4ltl_0_10, _p4ltl_1=v__p4ltl_1_10, hdr.ipv4.valid=v_hdr.ipv4.valid_30, drop=v_drop_32, hdr.paxos.valid=v_hdr.paxos.valid_34}  AuxVars[]  AssignedVars[] 12142#L696-1_accept_S5 
[2023-01-16 06:40:21,709 INFO  L754   eck$LassoCheckResult]: Loop: 12142#L696-1_accept_S5 [2426] L696-1_accept_S5-->L696_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11677#L696_accept_S5 [2396] L696_accept_S5-->L696_accept_S5-D42: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12362#L696_accept_S5-D42 [2385] L696_accept_S5-D42-->mainENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11503#mainENTRY_accept_S5 [2224] mainENTRY_accept_S5-->mainENTRY_accept_S5-D54: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11913#mainENTRY_accept_S5-D54 [1805] mainENTRY_accept_S5-D54-->havocProcedureENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11914#havocProcedureENTRY_accept_S5 [1843] havocProcedureENTRY_accept_S5-->L527_accept_S5: Formula: (not v_drop_25)  InVars {}  OutVars{drop=v_drop_25}  AuxVars[]  AssignedVars[drop] 11961#L527_accept_S5 [2424] L527_accept_S5-->L528_accept_S5: Formula: (not v_forward_17)  InVars {}  OutVars{forward=v_forward_17}  AuxVars[]  AssignedVars[forward] 12344#L528_accept_S5 [2327] L528_accept_S5-->L529_accept_S5: Formula: (= v_standard_metadata.ingress_port_8 0)  InVars {}  OutVars{standard_metadata.ingress_port=v_standard_metadata.ingress_port_8}  AuxVars[]  AssignedVars[standard_metadata.ingress_port] 11782#L529_accept_S5 [1723] L529_accept_S5-->L530_accept_S5: Formula: (= v_standard_metadata.egress_spec_16 0)  InVars {}  OutVars{standard_metadata.egress_spec=v_standard_metadata.egress_spec_16}  AuxVars[]  AssignedVars[standard_metadata.egress_spec] 11783#L530_accept_S5 [1903] L530_accept_S5-->L531_accept_S5: Formula: (= 0 v_standard_metadata.egress_port_17)  InVars {}  OutVars{standard_metadata.egress_port=v_standard_metadata.egress_port_17}  AuxVars[]  AssignedVars[standard_metadata.egress_port] 11712#L531_accept_S5 [1681] L531_accept_S5-->L532_accept_S5: Formula: (= v_standard_metadata.instance_type_10 0)  InVars {}  OutVars{standard_metadata.instance_type=v_standard_metadata.instance_type_10}  AuxVars[]  AssignedVars[standard_metadata.instance_type] 11713#L532_accept_S5 [2271] L532_accept_S5-->L533_accept_S5: Formula: (= v_standard_metadata.packet_length_9 0)  InVars {}  OutVars{standard_metadata.packet_length=v_standard_metadata.packet_length_9}  AuxVars[]  AssignedVars[standard_metadata.packet_length] 11925#L533_accept_S5 [1816] L533_accept_S5-->L534_accept_S5: Formula: (= v_standard_metadata.enq_timestamp_10 0)  InVars {}  OutVars{standard_metadata.enq_timestamp=v_standard_metadata.enq_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.enq_timestamp] 11906#L534_accept_S5 [1802] L534_accept_S5-->L535_accept_S5: Formula: (= v_standard_metadata.enq_qdepth_9 0)  InVars {}  OutVars{standard_metadata.enq_qdepth=v_standard_metadata.enq_qdepth_9}  AuxVars[]  AssignedVars[standard_metadata.enq_qdepth] 11907#L535_accept_S5 [2298] L535_accept_S5-->L536_accept_S5: Formula: (= v_standard_metadata.deq_timedelta_9 0)  InVars {}  OutVars{standard_metadata.deq_timedelta=v_standard_metadata.deq_timedelta_9}  AuxVars[]  AssignedVars[standard_metadata.deq_timedelta] 11877#L536_accept_S5 [1780] L536_accept_S5-->L537_accept_S5: Formula: (= v_standard_metadata.deq_qdepth_8 0)  InVars {}  OutVars{standard_metadata.deq_qdepth=v_standard_metadata.deq_qdepth_8}  AuxVars[]  AssignedVars[standard_metadata.deq_qdepth] 11878#L537_accept_S5 [1870] L537_accept_S5-->L538_accept_S5: Formula: (= v_standard_metadata.ingress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.ingress_global_timestamp=v_standard_metadata.ingress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.ingress_global_timestamp] 11671#L538_accept_S5 [1661] L538_accept_S5-->L539_accept_S5: Formula: (= v_standard_metadata.egress_global_timestamp_10 0)  InVars {}  OutVars{standard_metadata.egress_global_timestamp=v_standard_metadata.egress_global_timestamp_10}  AuxVars[]  AssignedVars[standard_metadata.egress_global_timestamp] 11672#L539_accept_S5 [1757] L539_accept_S5-->L540_accept_S5: Formula: (= 0 v_standard_metadata.mcast_grp_9)  InVars {}  OutVars{standard_metadata.mcast_grp=v_standard_metadata.mcast_grp_9}  AuxVars[]  AssignedVars[standard_metadata.mcast_grp] 11835#L540_accept_S5 [2466] L540_accept_S5-->L541_accept_S5: Formula: (= v_standard_metadata.egress_rid_9 0)  InVars {}  OutVars{standard_metadata.egress_rid=v_standard_metadata.egress_rid_9}  AuxVars[]  AssignedVars[standard_metadata.egress_rid] 12231#L541_accept_S5 [2110] L541_accept_S5-->L542_accept_S5: Formula: (= v_standard_metadata.checksum_error_9 0)  InVars {}  OutVars{standard_metadata.checksum_error=v_standard_metadata.checksum_error_9}  AuxVars[]  AssignedVars[standard_metadata.checksum_error] 12232#L542_accept_S5 [2251] L542_accept_S5-->L543_accept_S5: Formula: (= v_standard_metadata.priority_9 0)  InVars {}  OutVars{standard_metadata.priority=v_standard_metadata.priority_9}  AuxVars[]  AssignedVars[standard_metadata.priority] 11869#L543_accept_S5 [1775] L543_accept_S5-->L544_accept_S5: Formula: (not v_hdr.ethernet.valid_14)  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_14}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 11870#L544_accept_S5 [2155] L544_accept_S5-->L545_accept_S5: Formula: (= v_emit_23 (store v_emit_24 v_hdr.ethernet_2 false))  InVars {emit=v_emit_24, hdr.ethernet=v_hdr.ethernet_2}  OutVars{emit=v_emit_23, hdr.ethernet=v_hdr.ethernet_2}  AuxVars[]  AssignedVars[emit] 12160#L545_accept_S5 [2020] L545_accept_S5-->L546_accept_S5: Formula: true  InVars {}  OutVars{hdr.ethernet.dstAddr=v_hdr.ethernet.dstAddr_8}  AuxVars[]  AssignedVars[hdr.ethernet.dstAddr] 11636#L546_accept_S5 [1645] L546_accept_S5-->L547_accept_S5: Formula: true  InVars {}  OutVars{hdr.ethernet.srcAddr=v_hdr.ethernet.srcAddr_9}  AuxVars[]  AssignedVars[hdr.ethernet.srcAddr] 11637#L547_accept_S5 [1929] L547_accept_S5-->L548_accept_S5: Formula: true  InVars {}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_14}  AuxVars[]  AssignedVars[hdr.ethernet.etherType] 11603#L548_accept_S5 [1632] L548_accept_S5-->L549_accept_S5: Formula: (and (<= v_hdr.ethernet.etherType_18 65536) (<= 0 v_hdr.ethernet.etherType_18))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_18}  AuxVars[]  AssignedVars[] 11604#L549_accept_S5 [2345] L549_accept_S5-->L550_accept_S5: Formula: (not v_hdr.arp.valid_17)  InVars {}  OutVars{hdr.arp.valid=v_hdr.arp.valid_17}  AuxVars[]  AssignedVars[hdr.arp.valid] 11529#L550_accept_S5 [1599] L550_accept_S5-->L551_accept_S5: Formula: (= v_emit_45 (store v_emit_46 v_hdr.arp_4 false))  InVars {emit=v_emit_46, hdr.arp=v_hdr.arp_4}  OutVars{emit=v_emit_45, hdr.arp=v_hdr.arp_4}  AuxVars[]  AssignedVars[emit] 11530#L551_accept_S5 [2041] L551_accept_S5-->L552_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_10}  AuxVars[]  AssignedVars[hdr.arp.hrd] 12174#L552_accept_S5 [2215] L552_accept_S5-->L553_accept_S5: Formula: (and (<= 0 v_hdr.arp.hrd_11) (<= v_hdr.arp.hrd_11 65536))  InVars {hdr.arp.hrd=v_hdr.arp.hrd_11}  OutVars{hdr.arp.hrd=v_hdr.arp.hrd_11}  AuxVars[]  AssignedVars[] 11861#L553_accept_S5 [1771] L553_accept_S5-->L554_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.pro=v_hdr.arp.pro_14}  AuxVars[]  AssignedVars[hdr.arp.pro] 11862#L554_accept_S5 [2248] L554_accept_S5-->L555_accept_S5: Formula: (and (<= v_hdr.arp.pro_13 65536) (<= 0 v_hdr.arp.pro_13))  InVars {hdr.arp.pro=v_hdr.arp.pro_13}  OutVars{hdr.arp.pro=v_hdr.arp.pro_13}  AuxVars[]  AssignedVars[] 11694#L555_accept_S5 [1674] L555_accept_S5-->L556_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.hln=v_hdr.arp.hln_12}  AuxVars[]  AssignedVars[hdr.arp.hln] 11695#L556_accept_S5 [1691] L556_accept_S5-->L557_accept_S5: Formula: (and (<= 0 v_hdr.arp.hln_11) (<= v_hdr.arp.hln_11 256))  InVars {hdr.arp.hln=v_hdr.arp.hln_11}  OutVars{hdr.arp.hln=v_hdr.arp.hln_11}  AuxVars[]  AssignedVars[] 11729#L557_accept_S5 [2441] L557_accept_S5-->L558_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.pln=v_hdr.arp.pln_12}  AuxVars[]  AssignedVars[hdr.arp.pln] 11755#L558_accept_S5 [1705] L558_accept_S5-->L559_accept_S5: Formula: (and (<= v_hdr.arp.pln_9 256) (<= 0 v_hdr.arp.pln_9))  InVars {hdr.arp.pln=v_hdr.arp.pln_9}  OutVars{hdr.arp.pln=v_hdr.arp.pln_9}  AuxVars[]  AssignedVars[] 11756#L559_accept_S5 [2362] L559_accept_S5-->L560_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.op=v_hdr.arp.op_11}  AuxVars[]  AssignedVars[hdr.arp.op] 12333#L560_accept_S5 [2288] L560_accept_S5-->L561_accept_S5: Formula: (and (<= v_hdr.arp.op_13 65536) (<= 0 v_hdr.arp.op_13))  InVars {hdr.arp.op=v_hdr.arp.op_13}  OutVars{hdr.arp.op=v_hdr.arp.op_13}  AuxVars[]  AssignedVars[] 11730#L561_accept_S5 [1692] L561_accept_S5-->L562_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.sha=v_hdr.arp.sha_11}  AuxVars[]  AssignedVars[hdr.arp.sha] 11731#L562_accept_S5 [2127] L562_accept_S5-->L563_accept_S5: Formula: (and (<= v_hdr.arp.sha_13 281474976710656) (<= 0 v_hdr.arp.sha_13))  InVars {hdr.arp.sha=v_hdr.arp.sha_13}  OutVars{hdr.arp.sha=v_hdr.arp.sha_13}  AuxVars[]  AssignedVars[] 12154#L563_accept_S5 [2013] L563_accept_S5-->L564_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.spa=v_hdr.arp.spa_10}  AuxVars[]  AssignedVars[hdr.arp.spa] 12155#L564_accept_S5 [2357] L564_accept_S5-->L565_accept_S5: Formula: (and (<= 0 v_hdr.arp.spa_9) (<= v_hdr.arp.spa_9 4294967296))  InVars {hdr.arp.spa=v_hdr.arp.spa_9}  OutVars{hdr.arp.spa=v_hdr.arp.spa_9}  AuxVars[]  AssignedVars[] 12354#L565_accept_S5 [2490] L565_accept_S5-->L566_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.tha=v_hdr.arp.tha_11}  AuxVars[]  AssignedVars[hdr.arp.tha] 11973#L566_accept_S5 [1853] L566_accept_S5-->L567_accept_S5: Formula: (and (<= v_hdr.arp.tha_10 281474976710656) (<= 0 v_hdr.arp.tha_10))  InVars {hdr.arp.tha=v_hdr.arp.tha_10}  OutVars{hdr.arp.tha=v_hdr.arp.tha_10}  AuxVars[]  AssignedVars[] 11958#L567_accept_S5 [1841] L567_accept_S5-->L568_accept_S5: Formula: true  InVars {}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_14}  AuxVars[]  AssignedVars[hdr.arp.tpa] 11959#L568_accept_S5 [2022] L568_accept_S5-->L569_accept_S5: Formula: (and (<= v_hdr.arp.tpa_13 4294967296) (<= 0 v_hdr.arp.tpa_13))  InVars {hdr.arp.tpa=v_hdr.arp.tpa_13}  OutVars{hdr.arp.tpa=v_hdr.arp.tpa_13}  AuxVars[]  AssignedVars[] 12162#L569_accept_S5 [2448] L569_accept_S5-->L570_accept_S5: Formula: (not v_hdr.ipv4.valid_18)  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_18}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 11607#L570_accept_S5 [1634] L570_accept_S5-->L571_accept_S5: Formula: (= v_emit_47 (store v_emit_48 v_hdr.ipv4_4 false))  InVars {hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_48}  OutVars{hdr.ipv4=v_hdr.ipv4_4, emit=v_emit_47}  AuxVars[]  AssignedVars[emit] 11608#L571_accept_S5 [1994] L571_accept_S5-->L572_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_14}  AuxVars[]  AssignedVars[hdr.ipv4.version] 12135#L572_accept_S5 [2090] L572_accept_S5-->L573_accept_S5: Formula: (and (<= v_hdr.ipv4.version_12 16) (<= 0 v_hdr.ipv4.version_12))  InVars {hdr.ipv4.version=v_hdr.ipv4.version_12}  OutVars{hdr.ipv4.version=v_hdr.ipv4.version_12}  AuxVars[]  AssignedVars[] 12217#L573_accept_S5 [2230] L573_accept_S5-->L574_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_12}  AuxVars[]  AssignedVars[hdr.ipv4.ihl] 12265#L574_accept_S5 [2153] L574_accept_S5-->L575_accept_S5: Formula: (and (<= v_hdr.ipv4.ihl_10 16) (<= 0 v_hdr.ipv4.ihl_10))  InVars {hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  OutVars{hdr.ipv4.ihl=v_hdr.ipv4.ihl_10}  AuxVars[]  AssignedVars[] 11746#L575_accept_S5 [1702] L575_accept_S5-->L576_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_10}  AuxVars[]  AssignedVars[hdr.ipv4.diffserv] 11652#L576_accept_S5 [1652] L576_accept_S5-->L577_accept_S5: Formula: (and (<= 0 v_hdr.ipv4.diffserv_12) (<= v_hdr.ipv4.diffserv_12 256))  InVars {hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  OutVars{hdr.ipv4.diffserv=v_hdr.ipv4.diffserv_12}  AuxVars[]  AssignedVars[] 11653#L577_accept_S5 [2247] L577_accept_S5-->L578_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_11}  AuxVars[]  AssignedVars[hdr.ipv4.totalLen] 12164#L578_accept_S5 [2023] L578_accept_S5-->L579_accept_S5: Formula: (and (<= 0 v_hdr.ipv4.totalLen_13) (<= v_hdr.ipv4.totalLen_13 65536))  InVars {hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  OutVars{hdr.ipv4.totalLen=v_hdr.ipv4.totalLen_13}  AuxVars[]  AssignedVars[] 12165#L579_accept_S5 [2467] L579_accept_S5-->L580_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_11}  AuxVars[]  AssignedVars[hdr.ipv4.identification] 12327#L580_accept_S5 [2276] L580_accept_S5-->L581_accept_S5: Formula: (and (<= v_hdr.ipv4.identification_14 65536) (<= 0 v_hdr.ipv4.identification_14))  InVars {hdr.ipv4.identification=v_hdr.ipv4.identification_14}  OutVars{hdr.ipv4.identification=v_hdr.ipv4.identification_14}  AuxVars[]  AssignedVars[] 12328#L581_accept_S5 [2408] L581_accept_S5-->L582_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_12}  AuxVars[]  AssignedVars[hdr.ipv4.flags] 11766#L582_accept_S5 [1713] L582_accept_S5-->L583_accept_S5: Formula: (and (<= 0 v_hdr.ipv4.flags_10) (<= v_hdr.ipv4.flags_10 8))  InVars {hdr.ipv4.flags=v_hdr.ipv4.flags_10}  OutVars{hdr.ipv4.flags=v_hdr.ipv4.flags_10}  AuxVars[]  AssignedVars[] 11767#L583_accept_S5 [2244] L583_accept_S5-->L584_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_11}  AuxVars[]  AssignedVars[hdr.ipv4.fragOffset] 12260#L584_accept_S5 [2149] L584_accept_S5-->L585_accept_S5: Formula: (and (<= 0 v_hdr.ipv4.fragOffset_13) (<= v_hdr.ipv4.fragOffset_13 8192))  InVars {hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_13}  OutVars{hdr.ipv4.fragOffset=v_hdr.ipv4.fragOffset_13}  AuxVars[]  AssignedVars[] 11990#L585_accept_S5 [1865] L585_accept_S5-->L586_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_11}  AuxVars[]  AssignedVars[hdr.ipv4.ttl] 11991#L586_accept_S5 [1952] L586_accept_S5-->L587_accept_S5: Formula: (and (<= 0 v_hdr.ipv4.ttl_12) (<= v_hdr.ipv4.ttl_12 256))  InVars {hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  OutVars{hdr.ipv4.ttl=v_hdr.ipv4.ttl_12}  AuxVars[]  AssignedVars[] 12086#L587_accept_S5 [2401] L587_accept_S5-->L588_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_15}  AuxVars[]  AssignedVars[hdr.ipv4.protocol] 12130#L588_accept_S5 [1990] L588_accept_S5-->L589_accept_S5: Formula: (and (<= v_hdr.ipv4.protocol_17 256) (<= 0 v_hdr.ipv4.protocol_17))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_17}  AuxVars[]  AssignedVars[] 12131#L589_accept_S5 [2479] L589_accept_S5-->L590_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_11}  AuxVars[]  AssignedVars[hdr.ipv4.hdrChecksum] 12279#L590_accept_S5 [2170] L590_accept_S5-->L591_accept_S5: Formula: (and (<= 0 v_hdr.ipv4.hdrChecksum_10) (<= v_hdr.ipv4.hdrChecksum_10 65536))  InVars {hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  OutVars{hdr.ipv4.hdrChecksum=v_hdr.ipv4.hdrChecksum_10}  AuxVars[]  AssignedVars[] 12280#L591_accept_S5 [2236] L591_accept_S5-->L592_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.srcAddr=v_hdr.ipv4.srcAddr_10}  AuxVars[]  AssignedVars[hdr.ipv4.srcAddr] 12306#L592_accept_S5 [2438] L592_accept_S5-->L593_accept_S5: Formula: true  InVars {}  OutVars{hdr.ipv4.dstAddr=v_hdr.ipv4.dstAddr_10}  AuxVars[]  AssignedVars[hdr.ipv4.dstAddr] 12355#L593_accept_S5 [2359] L593_accept_S5-->L594_accept_S5: Formula: (not v_hdr.icmp.valid_18)  InVars {}  OutVars{hdr.icmp.valid=v_hdr.icmp.valid_18}  AuxVars[]  AssignedVars[hdr.icmp.valid] 11806#L594_accept_S5 [1739] L594_accept_S5-->L595_accept_S5: Formula: (= v_emit_53 (store v_emit_54 v_hdr.icmp_4 false))  InVars {emit=v_emit_54, hdr.icmp=v_hdr.icmp_4}  OutVars{emit=v_emit_53, hdr.icmp=v_hdr.icmp_4}  AuxVars[]  AssignedVars[emit] 11807#L595_accept_S5 [2123] L595_accept_S5-->L596_accept_S5: Formula: true  InVars {}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_10}  AuxVars[]  AssignedVars[hdr.icmp.icmpType] 12243#L596_accept_S5 [2128] L596_accept_S5-->L597_accept_S5: Formula: (and (<= 0 v_hdr.icmp.icmpType_11) (<= v_hdr.icmp.icmpType_11 256))  InVars {hdr.icmp.icmpType=v_hdr.icmp.icmpType_11}  OutVars{hdr.icmp.icmpType=v_hdr.icmp.icmpType_11}  AuxVars[]  AssignedVars[] 12246#L597_accept_S5 [2309] L597_accept_S5-->L598_accept_S5: Formula: true  InVars {}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_14}  AuxVars[]  AssignedVars[hdr.icmp.icmpCode] 12296#L598_accept_S5 [2212] L598_accept_S5-->L599_accept_S5: Formula: (and (<= v_hdr.icmp.icmpCode_10 256) (<= 0 v_hdr.icmp.icmpCode_10))  InVars {hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  OutVars{hdr.icmp.icmpCode=v_hdr.icmp.icmpCode_10}  AuxVars[]  AssignedVars[] 12297#L599_accept_S5 [2242] L599_accept_S5-->L600_accept_S5: Formula: true  InVars {}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_12}  AuxVars[]  AssignedVars[hdr.icmp.hdrChecksum] 11513#L600_accept_S5 [1593] L600_accept_S5-->L601_accept_S5: Formula: (and (<= 0 v_hdr.icmp.hdrChecksum_11) (<= v_hdr.icmp.hdrChecksum_11 65536))  InVars {hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_11}  OutVars{hdr.icmp.hdrChecksum=v_hdr.icmp.hdrChecksum_11}  AuxVars[]  AssignedVars[] 11514#L601_accept_S5 [1604] L601_accept_S5-->L602_accept_S5: Formula: true  InVars {}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_9}  AuxVars[]  AssignedVars[hdr.icmp.identifier] 11542#L602_accept_S5 [2416] L602_accept_S5-->L603_accept_S5: Formula: (and (<= v_hdr.icmp.identifier_13 65536) (<= 0 v_hdr.icmp.identifier_13))  InVars {hdr.icmp.identifier=v_hdr.icmp.identifier_13}  OutVars{hdr.icmp.identifier=v_hdr.icmp.identifier_13}  AuxVars[]  AssignedVars[] 11899#L603_accept_S5 [1797] L603_accept_S5-->L604_accept_S5: Formula: true  InVars {}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_10}  AuxVars[]  AssignedVars[hdr.icmp.seqNumber] 11900#L604_accept_S5 [1976] L604_accept_S5-->L605_accept_S5: Formula: (and (<= v_hdr.icmp.seqNumber_14 65536) (<= 0 v_hdr.icmp.seqNumber_14))  InVars {hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_14}  OutVars{hdr.icmp.seqNumber=v_hdr.icmp.seqNumber_14}  AuxVars[]  AssignedVars[] 12117#L605_accept_S5 [2163] L605_accept_S5-->L606_accept_S5: Formula: true  InVars {}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_14}  AuxVars[]  AssignedVars[hdr.icmp.payload] 12271#L606_accept_S5 [2320] L606_accept_S5-->L607_accept_S5: Formula: (and (<= v_hdr.icmp.payload_11 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.icmp.payload_11))  InVars {hdr.icmp.payload=v_hdr.icmp.payload_11}  OutVars{hdr.icmp.payload=v_hdr.icmp.payload_11}  AuxVars[]  AssignedVars[] 11732#L607_accept_S5 [1693] L607_accept_S5-->L608_accept_S5: Formula: (not v_hdr.udp.valid_19)  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_19}  AuxVars[]  AssignedVars[hdr.udp.valid] 11683#L608_accept_S5 [1668] L608_accept_S5-->L609_accept_S5: Formula: (= v_emit_29 (store v_emit_30 v_hdr.udp_3 false))  InVars {hdr.udp=v_hdr.udp_3, emit=v_emit_30}  OutVars{hdr.udp=v_hdr.udp_3, emit=v_emit_29}  AuxVars[]  AssignedVars[emit] 11684#L609_accept_S5 [2292] L609_accept_S5-->L610_accept_S5: Formula: true  InVars {}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_14}  AuxVars[]  AssignedVars[hdr.udp.srcPort] 12119#L610_accept_S5 [1978] L610_accept_S5-->L611_accept_S5: Formula: (and (<= v_hdr.udp.srcPort_12 65536) (<= 0 v_hdr.udp.srcPort_12))  InVars {hdr.udp.srcPort=v_hdr.udp.srcPort_12}  OutVars{hdr.udp.srcPort=v_hdr.udp.srcPort_12}  AuxVars[]  AssignedVars[] 12120#L611_accept_S5 [2099] L611_accept_S5-->L612_accept_S5: Formula: true  InVars {}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_20}  AuxVars[]  AssignedVars[hdr.udp.dstPort] 12221#L612_accept_S5 [2280] L612_accept_S5-->L613_accept_S5: Formula: (and (<= 0 v_hdr.udp.dstPort_19) (<= v_hdr.udp.dstPort_19 65536))  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_19}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_19}  AuxVars[]  AssignedVars[] 12321#L613_accept_S5 [2269] L613_accept_S5-->L614_accept_S5: Formula: true  InVars {}  OutVars{hdr.udp.length_=v_hdr.udp.length__13}  AuxVars[]  AssignedVars[hdr.udp.length_] 12299#L614_accept_S5 [2217] L614_accept_S5-->L615_accept_S5: Formula: (and (<= v_hdr.udp.length__10 65536) (<= 0 v_hdr.udp.length__10))  InVars {hdr.udp.length_=v_hdr.udp.length__10}  OutVars{hdr.udp.length_=v_hdr.udp.length__10}  AuxVars[]  AssignedVars[] 12170#L615_accept_S5 [2035] L615_accept_S5-->L616_accept_S5: Formula: true  InVars {}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_10}  AuxVars[]  AssignedVars[hdr.udp.checksum] 11819#L616_accept_S5 [1747] L616_accept_S5-->L617_accept_S5: Formula: (and (<= 0 v_hdr.udp.checksum_11) (<= v_hdr.udp.checksum_11 65536))  InVars {hdr.udp.checksum=v_hdr.udp.checksum_11}  OutVars{hdr.udp.checksum=v_hdr.udp.checksum_11}  AuxVars[]  AssignedVars[] 11780#L617_accept_S5 [1722] L617_accept_S5-->L618_accept_S5: Formula: (not v_hdr.paxos.valid_22)  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_22}  AuxVars[]  AssignedVars[hdr.paxos.valid] 11781#L618_accept_S5 [2065] L618_accept_S5-->L619_accept_S5: Formula: (= v_emit_39 (store v_emit_40 v_hdr.paxos_4 false))  InVars {emit=v_emit_40, hdr.paxos=v_hdr.paxos_4}  OutVars{emit=v_emit_39, hdr.paxos=v_hdr.paxos_4}  AuxVars[]  AssignedVars[emit] 12197#L619_accept_S5 [2173] L619_accept_S5-->L620_accept_S5: Formula: true  InVars {}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_12}  AuxVars[]  AssignedVars[hdr.paxos.msgtype] 12281#L620_accept_S5 [2449] L620_accept_S5-->L621_accept_S5: Formula: (and (<= v_hdr.paxos.msgtype_9 65536) (<= 0 v_hdr.paxos.msgtype_9))  InVars {hdr.paxos.msgtype=v_hdr.paxos.msgtype_9}  OutVars{hdr.paxos.msgtype=v_hdr.paxos.msgtype_9}  AuxVars[]  AssignedVars[] 12294#L621_accept_S5 [2208] L621_accept_S5-->L622_accept_S5: Formula: true  InVars {}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_29}  AuxVars[]  AssignedVars[hdr.paxos.inst] 12229#L622_accept_S5 [2107] L622_accept_S5-->L623_accept_S5: Formula: (and (<= v_hdr.paxos.inst_24 4294967296) (<= 0 v_hdr.paxos.inst_24))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_24}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_24}  AuxVars[]  AssignedVars[] 12101#L623_accept_S5 [1964] L623_accept_S5-->L624_accept_S5: Formula: true  InVars {}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_18}  AuxVars[]  AssignedVars[hdr.paxos.rnd] 11926#L624_accept_S5 [1818] L624_accept_S5-->L625_accept_S5: Formula: (and (<= v_hdr.paxos.rnd_17 65536) (<= 0 v_hdr.paxos.rnd_17))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_17}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_17}  AuxVars[]  AssignedVars[] 11867#L625_accept_S5 [1774] L625_accept_S5-->L626_accept_S5: Formula: true  InVars {}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_13}  AuxVars[]  AssignedVars[hdr.paxos.vrnd] 11868#L626_accept_S5 [1925] L626_accept_S5-->L627_accept_S5: Formula: (and (<= 0 v_hdr.paxos.vrnd_14) (<= v_hdr.paxos.vrnd_14 65536))  InVars {hdr.paxos.vrnd=v_hdr.paxos.vrnd_14}  OutVars{hdr.paxos.vrnd=v_hdr.paxos.vrnd_14}  AuxVars[]  AssignedVars[] 11685#L627_accept_S5 [1669] L627_accept_S5-->L628_accept_S5: Formula: true  InVars {}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_15}  AuxVars[]  AssignedVars[hdr.paxos.acptid] 11628#L628_accept_S5 [1644] L628_accept_S5-->L629_accept_S5: Formula: (and (<= v_hdr.paxos.acptid_14 65536) (<= 0 v_hdr.paxos.acptid_14))  InVars {hdr.paxos.acptid=v_hdr.paxos.acptid_14}  OutVars{hdr.paxos.acptid=v_hdr.paxos.acptid_14}  AuxVars[]  AssignedVars[] 11629#L629_accept_S5 [2341] L629_accept_S5-->L630_accept_S5: Formula: true  InVars {}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_11}  AuxVars[]  AssignedVars[hdr.paxos.paxoslen] 12239#L630_accept_S5 [2118] L630_accept_S5-->L631_accept_S5: Formula: (and (<= 0 v_hdr.paxos.paxoslen_13) (<= v_hdr.paxos.paxoslen_13 4294967296))  InVars {hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_13}  OutVars{hdr.paxos.paxoslen=v_hdr.paxos.paxoslen_13}  AuxVars[]  AssignedVars[] 12240#L631_accept_S5 [2291] L631_accept_S5-->L632_accept_S5: Formula: true  InVars {}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_18}  AuxVars[]  AssignedVars[hdr.paxos.paxosval] 12292#L632_accept_S5 [2200] L632_accept_S5-->L633_accept_S5: Formula: (and (<= v_hdr.paxos.paxosval_17 115792089237316195423570985008687907853269984665640564039457584007913129639936) (<= 0 v_hdr.paxos.paxosval_17))  InVars {hdr.paxos.paxosval=v_hdr.paxos.paxosval_17}  OutVars{hdr.paxos.paxosval=v_hdr.paxos.paxosval_17}  AuxVars[]  AssignedVars[] 12253#L633_accept_S5 [2137] L633_accept_S5-->L634_accept_S5: Formula: (= 0 v_meta.paxos_metadata.round_18)  InVars {}  OutVars{meta.paxos_metadata.round=v_meta.paxos_metadata.round_18}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 11962#L634_accept_S5 [1844] L634_accept_S5-->L635_accept_S5: Formula: (= v_meta.paxos_metadata.set_drop_14 0)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_14}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 11565#L635_accept_S5 [1614] L635_accept_S5-->L636_accept_S5: Formula: (= v_meta.paxos_metadata.ack_count_8 0)  InVars {}  OutVars{meta.paxos_metadata.ack_count=v_meta.paxos_metadata.ack_count_8}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_count] 11566#L636_accept_S5 [1945] L636_accept_S5-->L637_accept_S5: Formula: (= v_meta.paxos_metadata.ack_acceptors_28 0)  InVars {}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_28}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 11838#L637_accept_S5 [1759] L637_accept_S5-->L638_accept_S5: Formula: true  InVars {}  OutVars{learner_tbl_0.action_run=v_learner_tbl_0.action_run_11}  AuxVars[]  AssignedVars[learner_tbl_0.action_run] 11839#L638_accept_S5 [2220] L638_accept_S5-->L639_accept_S5: Formula: true  InVars {}  OutVars{reset_consensus_instance_0.action_run=v_reset_consensus_instance_0.action_run_11}  AuxVars[]  AssignedVars[reset_consensus_instance_0.action_run] 11502#L639_accept_S5 [1587] L639_accept_S5-->L640_accept_S5: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.port=v_transport_tbl_0.forward.port_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.port] 11504#L640_accept_S5 [2373] L640_accept_S5-->L641_accept_S5: Formula: true  InVars {}  OutVars{transport_tbl_0.forward.learnerPort=v_transport_tbl_0.forward.learnerPort_11}  AuxVars[]  AssignedVars[transport_tbl_0.forward.learnerPort] 11614#L641_accept_S5 [1637] L641_accept_S5-->L642_accept_S5: Formula: true  InVars {}  OutVars{transport_tbl_0.action_run=v_transport_tbl_0.action_run_13}  AuxVars[]  AssignedVars[transport_tbl_0.action_run] 11615#L642_accept_S5 [2142] L642_accept_S5-->havocProcedureFINAL_accept_S5: Formula: true  InVars {}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_10}  AuxVars[]  AssignedVars[place_holder_table_0.action_run] 12198#havocProcedureFINAL_accept_S5 [2066] havocProcedureFINAL_accept_S5-->havocProcedureEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12199#havocProcedureEXIT_accept_S5 >[2563] havocProcedureEXIT_accept_S5-->L678-D99: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12224#L678-D99 [2381] L678-D99-->L678_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11804#L678_accept_S5 [2131] L678_accept_S5-->L678_accept_S5-D6: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11915#L678_accept_S5-D6 [1807] L678_accept_S5-D6-->_parser_TopParserENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11511#_parser_TopParserENTRY_accept_S5 [1738] _parser_TopParserENTRY_accept_S5-->_parser_TopParserENTRY_accept_S5-D81: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11805#_parser_TopParserENTRY_accept_S5-D81 [2119] _parser_TopParserENTRY_accept_S5-D81-->startENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12241#startENTRY_accept_S5 [2252] startENTRY_accept_S5-->L808_accept_S5: Formula: v_hdr.ethernet.valid_18  InVars {}  OutVars{hdr.ethernet.valid=v_hdr.ethernet.valid_18}  AuxVars[]  AssignedVars[hdr.ethernet.valid] 12309#L808_accept_S5 [2487] L808_accept_S5-->L811_accept_S5: Formula: (not (= v_hdr.ethernet.etherType_30 2054))  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_30}  AuxVars[]  AssignedVars[] 11510#L811_accept_S5 [1590] L811_accept_S5-->L812_accept_S5: Formula: (= v_hdr.ethernet.etherType_23 2048)  InVars {hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  OutVars{hdr.ethernet.etherType=v_hdr.ethernet.etherType_23}  AuxVars[]  AssignedVars[] 11512#L812_accept_S5 [1896] L812_accept_S5-->L812_accept_S5-D87: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11665#L812_accept_S5-D87 [1657] L812_accept_S5-D87-->parse_ipv4ENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11599#parse_ipv4ENTRY_accept_S5 [1630] parse_ipv4ENTRY_accept_S5-->L724_accept_S5: Formula: v_hdr.ipv4.valid_33  InVars {}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_33}  AuxVars[]  AssignedVars[hdr.ipv4.valid] 11600#L724_accept_S5 [2282] L724_accept_S5-->L727_accept_S5: Formula: (not (= v_hdr.ipv4.protocol_30 1))  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_30}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_30}  AuxVars[]  AssignedVars[] 11616#L727_accept_S5 [1638] L727_accept_S5-->L728_accept_S5: Formula: (= v_hdr.ipv4.protocol_27 17)  InVars {hdr.ipv4.protocol=v_hdr.ipv4.protocol_27}  OutVars{hdr.ipv4.protocol=v_hdr.ipv4.protocol_27}  AuxVars[]  AssignedVars[] 11520#L728_accept_S5 [1912] L728_accept_S5-->L728_accept_S5-D15: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12043#L728_accept_S5-D15 [2182] L728_accept_S5-D15-->parse_udpENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12284#parse_udpENTRY_accept_S5 [2371] parse_udpENTRY_accept_S5-->L745_accept_S5: Formula: v_hdr.udp.valid_20  InVars {}  OutVars{hdr.udp.valid=v_hdr.udp.valid_20}  AuxVars[]  AssignedVars[hdr.udp.valid] 12207#L745_accept_S5 [2076] L745_accept_S5-->L746_accept_S5: Formula: (= v_hdr.udp.dstPort_31 34952)  InVars {hdr.udp.dstPort=v_hdr.udp.dstPort_31}  OutVars{hdr.udp.dstPort=v_hdr.udp.dstPort_31}  AuxVars[]  AssignedVars[] 11976#L746_accept_S5 [1855] L746_accept_S5-->L746_accept_S5-D33: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11977#L746_accept_S5-D33 [2454] L746_accept_S5-D33-->parse_paxosENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12200#parse_paxosENTRY_accept_S5 [2068] parse_paxosENTRY_accept_S5-->L737_accept_S5: Formula: v_hdr.paxos.valid_36  InVars {}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_36}  AuxVars[]  AssignedVars[hdr.paxos.valid] 11734#L737_accept_S5 [2337] L737_accept_S5-->L737_accept_S5-D84: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12179#L737_accept_S5-D84 [2047] L737_accept_S5-D84-->acceptFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12180#acceptFINAL_accept_S5 [2338] acceptFINAL_accept_S5-->acceptEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11733#acceptEXIT_accept_S5 >[2626] acceptEXIT_accept_S5-->parse_paxosFINAL-D171: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11735#parse_paxosFINAL-D171 [2478] parse_paxosFINAL-D171-->parse_paxosFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12350#parse_paxosFINAL_accept_S5 [2351] parse_paxosFINAL_accept_S5-->parse_paxosEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12351#parse_paxosEXIT_accept_S5 >[2755] parse_paxosEXIT_accept_S5-->L745-1-D186: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12316#L745-1-D186 [2264] L745-1-D186-->L745-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12068#L745-1_accept_S5 [1936] L745-1_accept_S5-->parse_udpEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11519#parse_udpEXIT_accept_S5 >[2714] parse_udpEXIT_accept_S5-->L727-1-D159: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11521#L727-1-D159 [2376] L727-1-D159-->L727-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12230#L727-1_accept_S5 [2109] L727-1_accept_S5-->parse_ipv4EXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12082#parse_ipv4EXIT_accept_S5 >[2623] parse_ipv4EXIT_accept_S5-->L811-1-D144: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12083#L811-1-D144 [2489] L811-1-D144-->L811-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12122#L811-1_accept_S5 [1982] L811-1_accept_S5-->startEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11879#startEXIT_accept_S5 >[2782] startEXIT_accept_S5-->_parser_TopParserFINAL-D123: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11880#_parser_TopParserFINAL-D123 [1885] _parser_TopParserFINAL-D123-->_parser_TopParserFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12013#_parser_TopParserFINAL_accept_S5 [2403] _parser_TopParserFINAL_accept_S5-->_parser_TopParserEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12323#_parser_TopParserEXIT_accept_S5 >[2661] _parser_TopParserEXIT_accept_S5-->L679-D150: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12008#L679-D150 [1881] L679-D150-->L679_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11909#L679_accept_S5 [2348] L679_accept_S5-->L679_accept_S5-D90: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11908#L679_accept_S5-D90 [1803] L679_accept_S5-D90-->verifyChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11910#verifyChecksumFINAL_accept_S5 [2387] verifyChecksumFINAL_accept_S5-->verifyChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12364#verifyChecksumEXIT_accept_S5 >[2724] verifyChecksumEXIT_accept_S5-->L680-D156: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11676#L680-D156 [1663] L680-D156-->L680_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11561#L680_accept_S5 [2360] L680_accept_S5-->L680_accept_S5-D57: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12340#L680_accept_S5-D57 [2308] L680_accept_S5-D57-->ingressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12341#ingressENTRY_accept_S5 [2450] ingressENTRY_accept_S5-->L650_accept_S5: Formula: v_hdr.ipv4.valid_22  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_22}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_22}  AuxVars[]  AssignedVars[] 12368#L650_accept_S5 [2421] L650_accept_S5-->L651_accept_S5: Formula: v_hdr.paxos.valid_26  InVars {hdr.paxos.valid=v_hdr.paxos.valid_26}  OutVars{hdr.paxos.valid=v_hdr.paxos.valid_26}  AuxVars[]  AssignedVars[] 11905#L651_accept_S5 [1940] L651_accept_S5-->L651_accept_S5-D93: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12072#L651_accept_S5-D93 [2329] L651_accept_S5-D93-->read_roundENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12345#read_roundENTRY_accept_S5 [2374] read_roundENTRY_accept_S5-->L764_accept_S5: Formula: (= (select v_registerRound_0_28 v_hdr.paxos.inst_33) v_meta.paxos_metadata.round_32)  InVars {registerRound_0=v_registerRound_0_28, hdr.paxos.inst=v_hdr.paxos.inst_33}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_33, meta.paxos_metadata.round=v_meta.paxos_metadata.round_32, registerRound_0=v_registerRound_0_28}  AuxVars[]  AssignedVars[meta.paxos_metadata.round] 12286#L764_accept_S5 [2185] L764_accept_S5-->L766_accept_S5: Formula: (= v_meta.paxos_metadata.set_drop_18 1)  InVars {}  OutVars{meta.paxos_metadata.set_drop=v_meta.paxos_metadata.set_drop_18}  AuxVars[]  AssignedVars[meta.paxos_metadata.set_drop] 12258#L766_accept_S5 [2145] L766_accept_S5-->read_roundFINAL_accept_S5: Formula: (= v_meta.paxos_metadata.ack_acceptors_51 (select v_registerHistory2B_0_29 v_hdr.paxos.inst_36))  InVars {registerHistory2B_0=v_registerHistory2B_0_29, hdr.paxos.inst=v_hdr.paxos.inst_36}  OutVars{hdr.paxos.inst=v_hdr.paxos.inst_36, registerHistory2B_0=v_registerHistory2B_0_29, meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_51}  AuxVars[]  AssignedVars[meta.paxos_metadata.ack_acceptors] 12259#read_roundFINAL_accept_S5 [2315] read_roundFINAL_accept_S5-->read_roundEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11904#read_roundEXIT_accept_S5 >[2629] read_roundEXIT_accept_S5-->L651-1-D138: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11612#L651-1-D138 [1636] L651-1-D138-->L651-1_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11613#L651-1_accept_S5 [2081] L651-1_accept_S5-->L656_accept_S5: Formula: (not (< v_meta.paxos_metadata.round_21 v_hdr.paxos.rnd_24))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_24, meta.paxos_metadata.round=v_meta.paxos_metadata.round_21}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_24, meta.paxos_metadata.round=v_meta.paxos_metadata.round_21}  AuxVars[]  AssignedVars[] 12210#L656_accept_S5 [2096] L656_accept_S5-->L656-1_accept_S5: Formula: (not (= v_hdr.paxos.rnd_26 v_meta.paxos_metadata.round_23))  InVars {hdr.paxos.rnd=v_hdr.paxos.rnd_26, meta.paxos_metadata.round=v_meta.paxos_metadata.round_23}  OutVars{hdr.paxos.rnd=v_hdr.paxos.rnd_26, meta.paxos_metadata.round=v_meta.paxos_metadata.round_23}  AuxVars[]  AssignedVars[] 11758#L656-1_accept_S5 [2053] L656-1_accept_S5-->L649_accept_S5: Formula: (and (not (= v_meta.paxos_metadata.ack_acceptors_43 6)) (not (= v_meta.paxos_metadata.ack_acceptors_43 3)) (not (= v_meta.paxos_metadata.ack_acceptors_43 5)))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_43}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_43}  AuxVars[]  AssignedVars[] 12100#L649_accept_S5 [2391] L649_accept_S5-->ingressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12356#ingressEXIT_accept_S5 >[2618] ingressEXIT_accept_S5-->L681-D147: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11960#L681-D147 [1842] L681-D147-->L681_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11824#L681_accept_S5 [2464] L681_accept_S5-->L681_accept_S5-D3: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 12102#L681_accept_S5-D3 [1965] L681_accept_S5-D3-->egressENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11823#egressENTRY_accept_S5 [1750] egressENTRY_accept_S5-->egressENTRY_accept_S5-D75: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11825#egressENTRY_accept_S5-D75 [2086] egressENTRY_accept_S5-D75-->place_holder_table_0.applyENTRY_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12214#place_holder_table_0.applyENTRY_accept_S5 [2180] place_holder_table_0.applyENTRY_accept_S5-->L753_accept_S5: Formula: (not (= v_place_holder_table_0.action_run_18 place_holder_table_0.action.NoAction_0))  InVars {place_holder_table_0.action_run=v_place_holder_table_0.action_run_18}  OutVars{place_holder_table_0.action_run=v_place_holder_table_0.action_run_18}  AuxVars[]  AssignedVars[] 12015#L753_accept_S5 [2183] L753_accept_S5-->place_holder_table_0.applyEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12182#place_holder_table_0.applyEXIT_accept_S5 >[2668] place_holder_table_0.applyEXIT_accept_S5-->egressFINAL-D111: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11956#egressFINAL-D111 [1840] egressFINAL-D111-->egressFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11957#egressFINAL_accept_S5 [2388] egressFINAL_accept_S5-->egressEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12269#egressEXIT_accept_S5 >[2577] egressEXIT_accept_S5-->L682-D189: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12218#L682-D189 [2091] L682-D189-->L682_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11761#L682_accept_S5 [2333] L682_accept_S5-->L682_accept_S5-D30: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[]< 11760#L682_accept_S5-D30 [1709] L682_accept_S5-D30-->computeChecksumFINAL_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11762#computeChecksumFINAL_accept_S5 [1793] computeChecksumFINAL_accept_S5-->computeChecksumEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11893#computeChecksumEXIT_accept_S5 >[2742] computeChecksumEXIT_accept_S5-->L683-D120: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12289#L683-D120 [2379] L683-D120-->L683_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12001#L683_accept_S5 [1876] L683_accept_S5-->L685_accept_S5: Formula: (not v_forward_22)  InVars {forward=v_forward_22}  OutVars{forward=v_forward_22}  AuxVars[]  AssignedVars[] 11974#L685_accept_S5 [1854] L685_accept_S5-->L684-1_accept_S5: Formula: v_drop_29  InVars {}  OutVars{drop=v_drop_29}  AuxVars[]  AssignedVars[drop] 11975#L684-1_accept_S5 [2471] L684-1_accept_S5-->L688_accept_S5: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_37 3))) (or (and v__p4ltl_0_8 .cse0) (and (not v__p4ltl_0_8) (not .cse0))))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_37}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_37, _p4ltl_0=v__p4ltl_0_8}  AuxVars[]  AssignedVars[_p4ltl_0] 12052#L688_accept_S5 [1920] L688_accept_S5-->L689_accept_S5: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_33 5))) (or (and (not .cse0) (not v__p4ltl_1_6)) (and .cse0 v__p4ltl_1_6)))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_33}  OutVars{meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_33, _p4ltl_1=v__p4ltl_1_6}  AuxVars[]  AssignedVars[_p4ltl_1] 12053#L689_accept_S5 [2390] L689_accept_S5-->L690_accept_S5: Formula: (let ((.cse0 (= v_meta.paxos_metadata.ack_acceptors_31 6))) (or (and v__p4ltl_2_7 .cse0) (and (not v__p4ltl_2_7) (not .cse0))))  InVars {meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_31}  OutVars{_p4ltl_2=v__p4ltl_2_7, meta.paxos_metadata.ack_acceptors=v_meta.paxos_metadata.ack_acceptors_31}  AuxVars[]  AssignedVars[_p4ltl_2] 12270#L690_accept_S5 [2162] L690_accept_S5-->mainFINAL_accept_S5: Formula: (let ((.cse0 (= v__p4ltl_free_a_4 v_hdr.paxos.inst_32))) (or (and (not .cse0) (not v__p4ltl_3_8)) (and .cse0 v__p4ltl_3_8)))  InVars {hdr.paxos.inst=v_hdr.paxos.inst_32, _p4ltl_free_a=v__p4ltl_free_a_4}  OutVars{_p4ltl_3=v__p4ltl_3_8, hdr.paxos.inst=v_hdr.paxos.inst_32, _p4ltl_free_a=v__p4ltl_free_a_4}  AuxVars[]  AssignedVars[_p4ltl_3] 11703#mainFINAL_accept_S5 [1679] mainFINAL_accept_S5-->mainEXIT_accept_S5: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 11704#mainEXIT_accept_S5 >[2508] mainEXIT_accept_S5-->L696-1-D132: AOR: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] LVA: Formula: true  InVars {}  OutVars{}  AuxVars[]  AssignedVars[] 12141#L696-1-D132 [2000] L696-1-D132-->L696-1_accept_S5: Formula: (and v_hdr.ipv4.valid_28 v_hdr.paxos.valid_32)  InVars {hdr.ipv4.valid=v_hdr.ipv4.valid_28, hdr.paxos.valid=v_hdr.paxos.valid_32}  OutVars{hdr.ipv4.valid=v_hdr.ipv4.valid_28, hdr.paxos.valid=v_hdr.paxos.valid_32}  AuxVars[]  AssignedVars[] 12142#L696-1_accept_S5 
[2023-01-16 06:40:21,710 INFO  L144       PredicateUnifier]: Initialized classic predicate unifier
[2023-01-16 06:40:21,710 INFO  L85        PathProgramCache]: Analyzing trace with hash -1731806168, now seen corresponding path program 1 times
[2023-01-16 06:40:21,710 INFO  L118   FreeRefinementEngine]: Executing refinement strategy CAMEL
[2023-01-16 06:40:21,711 INFO  L333   FreeRefinementEngine]: Using trace check IpTcStrategyModuleSmtInterpolCraig [1288954357]
[2023-01-16 06:40:21,711 INFO  L95    rtionOrderModulation]: Keeping assertion order NOT_INCREMENTALLY
[2023-01-16 06:40:21,711 INFO  L127          SolverBuilder]: Constructing new instance of SMTInterpol with explicit timeout -1 ms and remaining time -1 ms
[2023-01-16 06:40:21,743 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:21,863 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 06:40:21,873 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:21,936 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 06:40:21,943 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:21,954 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 123
[2023-01-16 06:40:21,955 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:21,962 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 06:40:21,963 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:21,968 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 06:40:21,969 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:21,973 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 06:40:21,974 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:21,977 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-01-16 06:40:21,978 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:21,978 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 06:40:21,979 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:21,980 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 162
[2023-01-16 06:40:21,981 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:21,987 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 167
[2023-01-16 06:40:21,990 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:21,995 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-01-16 06:40:21,996 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:21,997 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 185
[2023-01-16 06:40:21,998 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:21,999 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 06:40:22,000 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:22,000 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 196
[2023-01-16 06:40:22,001 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:22,003 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 214
[2023-01-16 06:40:22,024 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:22,061 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 06:40:22,066 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:22,072 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 123
[2023-01-16 06:40:22,074 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:22,076 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 06:40:22,077 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:22,078 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 06:40:22,079 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:22,080 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 4
[2023-01-16 06:40:22,081 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:22,081 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-01-16 06:40:22,082 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:22,083 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 2
[2023-01-16 06:40:22,083 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:22,084 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 162
[2023-01-16 06:40:22,084 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:22,085 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 167
[2023-01-16 06:40:22,088 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:22,095 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-01-16 06:40:22,096 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:22,101 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 14
[2023-01-16 06:40:22,102 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:22,110 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 3
[2023-01-16 06:40:22,111 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:22,112 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 201
[2023-01-16 06:40:22,114 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:22,116 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 1
[2023-01-16 06:40:22,116 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:22,117 INFO  L376   atingTraceCheckCraig]: Compute interpolants for subsequence at non-pending call position 212
[2023-01-16 06:40:22,118 INFO  L136    AnnotateAndAsserter]: Conjunction of SSA is unsat
[2023-01-16 06:40:22,120 INFO  L134       CoverageAnalysis]: Checked inductivity of 0 backedges. 0 proven. 0 refuted. 0 times theorem prover too weak. 0 trivial. 0 not checked.
[2023-01-16 06:40:22,120 INFO  L136   FreeRefinementEngine]: Strategy CAMEL found an infeasible trace
[2023-01-16 06:40:22,120 INFO  L333   FreeRefinementEngine]: Using interpolant generator IpTcStrategyModuleSmtInterpolCraig [1288954357]
[2023-01-16 06:40:22,120 INFO  L157   FreeRefinementEngine]: IpTcStrategyModuleSmtInterpolCraig [1288954357] provided 1 perfect and 0 imperfect interpolant sequences
[2023-01-16 06:40:22,120 INFO  L184   FreeRefinementEngine]: Found 1 perfect and 0 imperfect interpolant sequences.
[2023-01-16 06:40:22,121 INFO  L197   FreeRefinementEngine]: Number of different interpolants: perfect sequences [16] imperfect sequences [] total 16
[2023-01-16 06:40:22,121 INFO  L121   tionRefinementEngine]: Using interpolant automaton builder IpAbStrategyModuleStraightlineAll [2088985655]
[2023-01-16 06:40:22,121 INFO  L85    oduleStraightlineAll]: Using 1 perfect interpolants to construct interpolant automaton
[2023-01-16 06:40:22,121 INFO  L757   eck$LassoCheckResult]: stem already infeasible
[2023-01-16 06:40:22,121 INFO  L100   FreeRefinementEngine]: Using predicate unifier PredicateUnifier provided by strategy CAMEL
[2023-01-16 06:40:22,122 INFO  L143   InterpolantAutomaton]: Constructing interpolant automaton starting with 17 interpolants.
[2023-01-16 06:40:22,122 INFO  L145   InterpolantAutomaton]: CoverageRelationStatistics Valid=63, Invalid=209, Unknown=0, NotChecked=0, Total=272
[2023-01-16 06:40:22,122 INFO  L87              Difference]: Start difference. First operand 965 states and 1006 transitions. cyclomatic complexity: 44 Second operand  has 17 states, 16 states have (on average 23.6875) internal successors, (379), 6 states have internal predecessors, (379), 2 states have call successors, (31), 12 states have call predecessors, (31), 3 states have return successors, (30), 3 states have call predecessors, (30), 2 states have call successors, (30)
[2023-01-16 06:40:26,999 INFO  L144             Difference]: Subtrahend was deterministic. Have not used determinization.
[2023-01-16 06:40:27,000 INFO  L93              Difference]: Finished difference Result 1431 states and 1494 transitions.
[2023-01-16 06:40:27,000 INFO  L141   InterpolantAutomaton]: Switched to read-only mode: deterministic interpolant automaton has 47 states. 
[2023-01-16 06:40:27,001 INFO  L82        GeneralOperation]: Start removeNonLiveStates. Operand 1431 states and 1494 transitions.
[2023-01-16 06:40:27,005 INFO  L131   ngComponentsAnalysis]: Automaton has 0 accepting balls. 0
[2023-01-16 06:40:27,005 INFO  L88        GeneralOperation]: Finished removeNonLiveStates. Reduced from 1431 states to 0 states and 0 transitions.
[2023-01-16 06:40:27,005 INFO  L87         BuchiClosureNwa]: Accepting states before buchiClosure: 0
[2023-01-16 06:40:27,005 INFO  L106        BuchiClosureNwa]: Accepting states after buchiClosure: 0
[2023-01-16 06:40:27,005 INFO  L73         IsDeterministic]: Start isDeterministic. Operand 0 states and 0 transitions.
[2023-01-16 06:40:27,005 INFO  L80         IsDeterministic]: Finished isDeterministic. Operand is deterministic.
[2023-01-16 06:40:27,005 INFO  L369   hiAutomatonCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-01-16 06:40:27,005 INFO  L392   hiAutomatonCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-01-16 06:40:27,005 INFO  L399   stractBuchiCegarLoop]: Abstraction has 0 states and 0 transitions.
[2023-01-16 06:40:27,005 INFO  L287   stractBuchiCegarLoop]: ======== Iteration 6 ============
[2023-01-16 06:40:27,006 INFO  L72            BuchiIsEmpty]: Start buchiIsEmpty. Operand 0 states and 0 transitions.
[2023-01-16 06:40:27,006 INFO  L131   ngComponentsAnalysis]: Automaton has 0 accepting balls. 0
[2023-01-16 06:40:27,006 INFO  L87            BuchiIsEmpty]: Finished buchiIsEmpty Result is true
[2023-01-16 06:40:27,010 INFO  L202        PluginConnector]: Adding new model LTL+Program Product de.uni_freiburg.informatik.ultimate.plugins.generator.buchiautomizer CFG 16.01 06:40:27 BasicIcfg
[2023-01-16 06:40:27,010 INFO  L132        PluginConnector]: ------------------------ END BuchiAutomizer----------------------------
[2023-01-16 06:40:27,010 INFO  L158              Benchmark]: Toolchain (without parser) took 31463.24ms. Allocated memory was 46.1MB in the beginning and 770.7MB in the end (delta: 724.6MB). Free memory was 20.3MB in the beginning and 421.2MB in the end (delta: -400.9MB). Peak memory consumption was 323.5MB. Max. memory is 4.3GB.
[2023-01-16 06:40:27,010 INFO  L158              Benchmark]: Boogie PL CUP Parser took 0.12ms. Allocated memory is still 46.1MB. Free memory was 24.5MB in the beginning and 24.4MB in the end (delta: 36.6kB). There was no memory consumed. Max. memory is 4.3GB.
[2023-01-16 06:40:27,011 INFO  L158              Benchmark]: Boogie Preprocessor took 71.30ms. Allocated memory is still 46.1MB. Free memory was 20.2MB in the beginning and 27.3MB in the end (delta: -7.0MB). Peak memory consumption was 2.1MB. Max. memory is 4.3GB.
[2023-01-16 06:40:27,011 INFO  L158              Benchmark]: ThufvSpecLang took 29.41ms. Allocated memory is still 46.1MB. Free memory was 27.3MB in the beginning and 24.9MB in the end (delta: 2.4MB). Peak memory consumption was 3.1MB. Max. memory is 4.3GB.
[2023-01-16 06:40:27,011 INFO  L158              Benchmark]: RCFGBuilder took 461.09ms. Allocated memory was 46.1MB in the beginning and 69.2MB in the end (delta: 23.1MB). Free memory was 24.8MB in the beginning and 41.1MB in the end (delta: -16.3MB). Peak memory consumption was 7.7MB. Max. memory is 4.3GB.
[2023-01-16 06:40:27,011 INFO  L158              Benchmark]: ThufvLTL2Aut took 71.13ms. Allocated memory is still 69.2MB. Free memory was 41.1MB in the beginning and 38.2MB in the end (delta: 2.9MB). Peak memory consumption was 2.1MB. Max. memory is 4.3GB.
[2023-01-16 06:40:27,012 INFO  L158              Benchmark]: Büchi Program Product took 453.70ms. Allocated memory is still 69.2MB. Free memory was 38.2MB in the beginning and 39.6MB in the end (delta: -1.4MB). Peak memory consumption was 20.6MB. Max. memory is 4.3GB.
[2023-01-16 06:40:27,012 INFO  L158              Benchmark]: BlockEncodingV2 took 179.34ms. Allocated memory was 69.2MB in the beginning and 89.1MB in the end (delta: 19.9MB). Free memory was 39.6MB in the beginning and 32.4MB in the end (delta: 7.3MB). Peak memory consumption was 27.2MB. Max. memory is 4.3GB.
[2023-01-16 06:40:27,012 INFO  L158              Benchmark]: BuchiAutomizer took 30189.46ms. Allocated memory was 89.1MB in the beginning and 770.7MB in the end (delta: 681.6MB). Free memory was 32.4MB in the beginning and 421.2MB in the end (delta: -388.8MB). Peak memory consumption was 293.2MB. Max. memory is 4.3GB.
[2023-01-16 06:40:27,014 INFO  L339   ainManager$Toolchain]: #######################  End [Toolchain 1] #######################
 --- Results ---
 * Results from de.uni_freiburg.informatik.ultimate.plugins.blockencoding:
  - StatisticsResult: Initial Icfg
    939 locations, 1201 edges
  - StatisticsResult: Encoded RCFG
    928 locations, 1185 edges
 * Results from de.uni_freiburg.informatik.ultimate.core:
  - StatisticsResult: Toolchain Benchmarks
    Benchmark results are:
 * Boogie PL CUP Parser took 0.12ms. Allocated memory is still 46.1MB. Free memory was 24.5MB in the beginning and 24.4MB in the end (delta: 36.6kB). There was no memory consumed. Max. memory is 4.3GB.
 * Boogie Preprocessor took 71.30ms. Allocated memory is still 46.1MB. Free memory was 20.2MB in the beginning and 27.3MB in the end (delta: -7.0MB). Peak memory consumption was 2.1MB. Max. memory is 4.3GB.
 * ThufvSpecLang took 29.41ms. Allocated memory is still 46.1MB. Free memory was 27.3MB in the beginning and 24.9MB in the end (delta: 2.4MB). Peak memory consumption was 3.1MB. Max. memory is 4.3GB.
 * RCFGBuilder took 461.09ms. Allocated memory was 46.1MB in the beginning and 69.2MB in the end (delta: 23.1MB). Free memory was 24.8MB in the beginning and 41.1MB in the end (delta: -16.3MB). Peak memory consumption was 7.7MB. Max. memory is 4.3GB.
 * ThufvLTL2Aut took 71.13ms. Allocated memory is still 69.2MB. Free memory was 41.1MB in the beginning and 38.2MB in the end (delta: 2.9MB). Peak memory consumption was 2.1MB. Max. memory is 4.3GB.
 * Büchi Program Product took 453.70ms. Allocated memory is still 69.2MB. Free memory was 38.2MB in the beginning and 39.6MB in the end (delta: -1.4MB). Peak memory consumption was 20.6MB. Max. memory is 4.3GB.
 * BlockEncodingV2 took 179.34ms. Allocated memory was 69.2MB in the beginning and 89.1MB in the end (delta: 19.9MB). Free memory was 39.6MB in the beginning and 32.4MB in the end (delta: 7.3MB). Peak memory consumption was 27.2MB. Max. memory is 4.3GB.
 * BuchiAutomizer took 30189.46ms. Allocated memory was 89.1MB in the beginning and 770.7MB in the end (delta: 681.6MB). Free memory was 32.4MB in the beginning and 421.2MB in the end (delta: -388.8MB). Peak memory consumption was 293.2MB. Max. memory is 4.3GB.
 * Results from de.uni_freiburg.informatik.ultimate.buchiprogramproduct:
  - StatisticsResult: Initial property automaton
    3 locations, 5 edges
  - StatisticsResult: Initial RCFG
    250 locations, 304 edges
  - StatisticsResult: BuchiProgram size
    939 locations, 1201 edges
 * Results from de.uni_freiburg.informatik.ultimate.plugins.generator.traceabstraction:
  - StatisticsResult: Constructed decomposition of program
    Your program was decomposed into 5 terminating modules (5 trivial, 0 deterministic, 0 nondeterministic). 5 modules have a trivial ranking function, the largest among these consists of 17 locations.
  - StatisticsResult: Timing statistics
    BüchiAutomizer plugin needed 30.1s and 6 iterations.  TraceHistogramMax:1. Analysis of lassos took 2.2s. Construction of modules took 24.3s. Büchi inclusion checks took 3.1s. Highest rank in rank-based complementation 0. Minimization of det autom 5. Minimization of nondet autom 0. Automata minimization 0.1s AutomataMinimizationTime, 4 MinimizatonAttempts, 280 StatesRemovedByMinimization, 4 NontrivialMinimizations. Non-live state removal took 0.0s Buchi closure took 0.0s. Biggest automaton had -1 states and ocurred in iteration -1.	Nontrivial modules had stage [0, 0, 0, 0, 0].	InterpolantCoveringCapabilityFinite: 0/0	InterpolantCoveringCapabilityBuchi: 0/0	HoareTripleCheckerStatistics: 0 mSolverCounterUnknown, 9575 SdHoareTripleChecker+Valid, 25.5s IncrementalHoareTripleChecker+Time, 0 mSdLazyCounter, 9398 mSDsluCounter, 10926 SdHoareTripleChecker+Invalid, 24.4s Time, 0 mProtectedAction, 0 SdHoareTripleChecker+Unchecked, 0 IncrementalHoareTripleChecker+Unchecked, 6461 mSDsCounter, 2751 IncrementalHoareTripleChecker+Valid, 0 mProtectedPredicate, 12729 IncrementalHoareTripleChecker+Invalid, 15480 SdHoareTripleChecker+Unknown, 0 mSolverCounterNotChecked, 2751 mSolverCounterUnsat, 4465 mSDtfsCounter, 12729 mSolverCounterSat, 0.2s SdHoareTripleChecker+Time, 0 IncrementalHoareTripleChecker+Unknown	LassoAnalysisResults: nont0 unkn0 SFLI0 SFLT0 conc0 concLT0 SILN0 SILU5 SILI0 SILT0 lasso0 LassoPreprocessingBenchmarks: LassoTerminationAnalysisBenchmarks: not availableLassoTerminationAnalysisBenchmarks: LassoNonterminationAnalysisSatFixpoint: 0	LassoNonterminationAnalysisSatUnbounded: 0	LassoNonterminationAnalysisUnsat: 0	LassoNonterminationAnalysisUnknown: 0	LassoNonterminationAnalysisTime: 0.0s	InitialAbstractionConstructionTime: 0.0s
  - AllSpecificationsHoldResult: All specifications hold
    Buchi Automizer proved that the LTL property !(( []((hdr.ipv4.valid == true && hdr.paxos.valid == true)) )) || ( ( [](( (_p4ltl_3 == true && drop) ==> ( X(( ( []((_p4ltl_3 == true ==> drop)) ) || ( (_p4ltl_3 == true ==> drop) U ((_p4ltl_2 == true || _p4ltl_1 == true) || _p4ltl_0 == true) ) )) ) )) )) holds
RESULT: Ultimate proved your program to be correct!
Received shutdown request...
