Release 14.7 Drc P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Mon Apr 11 18:48:20 2016

drc -z exam1.ncd exam1.pcf

INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp clockManager/dcm_sp_inst,
   consult the device Data Sheet.
DRC detected 0 errors and 0 warnings.
