{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 13 20:13:04 2024 " "Info: Processing started: Tue Feb 13 20:13:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AA2380_MAXV -c AA2380-MAXV_TSTQ9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "MCLK " "Info: Assuming node \"MCLK\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 48 -72 96 64 "MCLK" "" } { 40 848 904 56 "MCLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SR\[0\] " "Info: Assuming node \"SR\[0\]\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SR\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AVG\[0\] " "Info: Assuming node \"AVG\[0\]\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AVG\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AVG\[1\] " "Info: Assuming node \"AVG\[1\]\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AVG\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SR\[1\] " "Info: Assuming node \"SR\[1\]\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SR\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SR\[2\] " "Info: Assuming node \"SR\[2\]\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SR\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AVG\[2\] " "Info: Assuming node \"AVG\[2\]\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AVG\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AQMODE " "Info: Assuming node \"AQMODE\" is an undefined clock" {  } { { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 680 848 112 "AQMODE" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AQMODE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "68 " "Warning: Found 68 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|T_CNVen_SHFT " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|T_CNVen_SHFT\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|T_CNVen_SHFT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[3\]~5 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[3\]~5\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[3\]~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux14~4 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux14~4\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux14~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux14~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux14~3\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux14~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux14~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux14~2\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux14~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux14~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux14~1\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux14~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux14~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux14~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux14~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 345 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15~5 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15~5\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 345 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15~4 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15~4\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 345 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15~3\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 345 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15~2\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 345 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15~1\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 345 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux15~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux15~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 345 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux6~5 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux6~5\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 251 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux6~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux6~4 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux6~4\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 251 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux6~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux6~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux6~3\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 251 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux6~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux6~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux6~1\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 251 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux6~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux6~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux6~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 251 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|T_CNVen_SCK " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|T_CNVen_SCK\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|T_CNVen_SCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux7~5 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux7~5\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 262 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux7~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux7~4 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux7~4\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 262 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux7~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux7~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux7~3\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 262 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux7~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux7~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux7~2\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 262 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux7~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux7~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux7~1\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 262 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux7~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux7~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux7~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 262 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[7\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[7\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 237 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[8\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[8\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 237 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[9\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[9\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 237 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[10\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[10\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 237 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[6\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[6\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 237 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[11\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[11\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 237 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[12\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[12\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 237 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[0\]~4 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[0\]~4\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[0\]~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|SEL_RDCLK~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|SEL_RDCLK~3\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 90 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|SEL_RDCLK~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~3\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[1\]~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|SEL_RDCLK~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|SEL_RDCLK~2\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 90 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|SEL_RDCLK~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add3~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add3~3\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 325 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add3~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|SEL_RDCLK~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|SEL_RDCLK~1\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 90 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|SEL_RDCLK~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add2~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add2~1\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 321 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|SEL_RDCLK~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|SEL_RDCLK~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 90 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|SEL_RDCLK~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add2~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add2~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 321 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add3~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add3~2\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 325 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add3~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add3~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add3~1\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 325 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add3~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add3~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 325 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add0~4 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add0~4\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 189 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add0~3 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add0~3\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 189 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add0~2 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add0~2\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 189 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Equal1~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Equal1~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 320 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Test_ADC_SHIFT " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Test_ADC_SHIFT\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 62 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Test_ADC_SHIFT" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Mux7 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Mux7\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 262 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Mux7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Fso " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Fso\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 34 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Fso" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|ReadCLK~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|ReadCLK~0\" as buffer" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|ReadCLK~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|AVGen_READ " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|AVGen_READ\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 495 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|AVGen_READ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add0~1 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add0~1\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 189 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Add0~0 " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Add0~0\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 189 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Add0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[5\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[5\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 237 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[4\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[4\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 237 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[2\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[2\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 237 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[3\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[3\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 237 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[0\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[0\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 237 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|MCLK_divider\[1\] " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|MCLK_divider\[1\]\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 237 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|MCLK_divider\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|Test_ReadCLK " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|Test_ReadCLK\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 56 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|Test_ReadCLK" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|AVGen_SCK " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|AVGen_SCK\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 495 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|AVGen_SCK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|SCKL " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|SCKL\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 44 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|SCKL" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "F1_readADC_multimodes:inst2\|nFS " "Info: Detected gated clock \"F1_readADC_multimodes:inst2\|nFS\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 35 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|nFS" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "F1_readADC_multimodes:inst2\|CNVA " "Info: Detected ripple clock \"F1_readADC_multimodes:inst2\|CNVA\" as buffer" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 370 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "F1_readADC_multimodes:inst2\|CNVA" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "MCLK register F1_readADC_multimodes:inst2\|CNVen_SHFT register F1_readADC_multimodes:inst2\|T_CNVen_SHFT 56.7 MHz 17.638 ns Internal " "Info: Clock \"MCLK\" has Internal fmax of 56.7 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SHFT\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SHFT\" (period= 17.638 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.488 ns + Longest register register " "Info: + Longest register to register delay is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 1 REG LC_X3_Y10_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y10_N2; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 415 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.260 ns) + CELL(0.228 ns) 2.488 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 2 REG LC_X4_Y7_N5 2 " "Info: 2: + IC(2.260 ns) + CELL(0.228 ns) = 2.488 ns; Loc. = LC_X4_Y7_N5; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 9.16 % ) " "Info: Total cell delay = 0.228 ns ( 9.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.260 ns ( 90.84 % ) " "Info: Total interconnect delay = 2.260 ns ( 90.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 2.260ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.755 ns - Smallest " "Info: - Smallest clock skew is -5.755 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 9.539 ns + Shortest register " "Info: + Shortest clock path from clock \"MCLK\" to destination register is 9.539 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns MCLK 1 CLK PIN_J6 32 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_J6; Fanout = 32; CLK Node = 'MCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 48 -72 96 64 "MCLK" "" } { 40 848 904 56 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(1.051 ns) 3.517 ns F1_readADC_multimodes:inst2\|MCLK_divider\[2\] 2 REG LC_X5_Y8_N5 8 " "Info: 2: + IC(1.521 ns) + CELL(1.051 ns) = 3.517 ns; Loc. = LC_X5_Y8_N5; Fanout = 8; REG Node = 'F1_readADC_multimodes:inst2\|MCLK_divider\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.572 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[2] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 237 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.415 ns) 4.751 ns F1_readADC_multimodes:inst2\|Mux14~2 3 COMB LC_X5_Y8_N1 1 " "Info: 3: + IC(0.819 ns) + CELL(0.415 ns) = 4.751 ns; Loc. = LC_X5_Y8_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { F1_readADC_multimodes:inst2|MCLK_divider[2] F1_readADC_multimodes:inst2|Mux14~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 5.162 ns F1_readADC_multimodes:inst2\|Mux14~5 4 COMB LC_X5_Y8_N2 1 " "Info: 4: + IC(0.248 ns) + CELL(0.163 ns) = 5.162 ns; Loc. = LC_X5_Y8_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|Mux14~2 F1_readADC_multimodes:inst2|Mux14~5 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.489 ns) + CELL(0.742 ns) 7.393 ns F1_readADC_multimodes:inst2\|Mux14 5 COMB LC_X4_Y7_N7 1 " "Info: 5: + IC(1.489 ns) + CELL(0.742 ns) = 7.393 ns; Loc. = LC_X4_Y7_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.231 ns" { F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 7.804 ns F1_readADC_multimodes:inst2\|ReadCLK~0 6 COMB LC_X4_Y7_N8 1 " "Info: 6: + IC(0.248 ns) + CELL(0.163 ns) = 7.804 ns; Loc. = LC_X4_Y7_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 8.215 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 7 COMB LC_X4_Y7_N9 13 " "Info: 7: + IC(0.248 ns) + CELL(0.163 ns) = 8.215 ns; Loc. = LC_X4_Y7_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.746 ns) 9.539 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 8 REG LC_X4_Y7_N5 2 " "Info: 8: + IC(0.578 ns) + CELL(0.746 ns) = 9.539 ns; Loc. = LC_X4_Y7_N5; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.388 ns ( 46.00 % ) " "Info: Total cell delay = 4.388 ns ( 46.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.151 ns ( 54.00 % ) " "Info: Total interconnect delay = 5.151 ns ( 54.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.539 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[2] F1_readADC_multimodes:inst2|Mux14~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.539 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[2] {} F1_readADC_multimodes:inst2|Mux14~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.521ns 0.819ns 0.248ns 1.489ns 0.248ns 0.248ns 0.578ns } { 0.000ns 0.945ns 1.051ns 0.415ns 0.163ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 15.294 ns - Longest register " "Info: - Longest clock path from clock \"MCLK\" to source register is 15.294 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns MCLK 1 CLK PIN_J6 32 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_J6; Fanout = 32; CLK Node = 'MCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 48 -72 96 64 "MCLK" "" } { 40 848 904 56 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(1.051 ns) 3.517 ns F1_readADC_multimodes:inst2\|MCLK_divider\[2\] 2 REG LC_X5_Y8_N5 8 " "Info: 2: + IC(1.521 ns) + CELL(1.051 ns) = 3.517 ns; Loc. = LC_X5_Y8_N5; Fanout = 8; REG Node = 'F1_readADC_multimodes:inst2\|MCLK_divider\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.572 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[2] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 237 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.669 ns) + CELL(0.742 ns) 5.928 ns F1_readADC_multimodes:inst2\|Mux15~3 3 COMB LC_X4_Y8_N8 1 " "Info: 3: + IC(1.669 ns) + CELL(0.742 ns) = 5.928 ns; Loc. = LC_X4_Y8_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.411 ns" { F1_readADC_multimodes:inst2|MCLK_divider[2] F1_readADC_multimodes:inst2|Mux15~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 345 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.953 ns) + CELL(0.601 ns) 8.482 ns F1_readADC_multimodes:inst2\|Mux15~5 4 COMB LC_X6_Y6_N2 1 " "Info: 4: + IC(1.953 ns) + CELL(0.601 ns) = 8.482 ns; Loc. = LC_X6_Y6_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.554 ns" { F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15~5 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 345 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.641 ns) + CELL(0.601 ns) 10.724 ns F1_readADC_multimodes:inst2\|Mux15 5 COMB LC_X5_Y7_N9 1 " "Info: 5: + IC(1.641 ns) + CELL(0.601 ns) = 10.724 ns; Loc. = LC_X5_Y7_N9; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.242 ns" { F1_readADC_multimodes:inst2|Mux15~5 F1_readADC_multimodes:inst2|Mux15 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 345 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.983 ns) + CELL(0.415 ns) 12.122 ns F1_readADC_multimodes:inst2\|ReadCLK~0 6 COMB LC_X4_Y7_N8 1 " "Info: 6: + IC(0.983 ns) + CELL(0.415 ns) = 12.122 ns; Loc. = LC_X4_Y7_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 12.533 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 7 COMB LC_X4_Y7_N9 13 " "Info: 7: + IC(0.248 ns) + CELL(0.163 ns) = 12.533 ns; Loc. = LC_X4_Y7_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.015 ns) + CELL(0.746 ns) 15.294 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 8 REG LC_X3_Y10_N2 2 " "Info: 8: + IC(2.015 ns) + CELL(0.746 ns) = 15.294 ns; Loc. = LC_X3_Y10_N2; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 415 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.264 ns ( 34.42 % ) " "Info: Total cell delay = 5.264 ns ( 34.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.030 ns ( 65.58 % ) " "Info: Total interconnect delay = 10.030 ns ( 65.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.294 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[2] F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15~5 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.294 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[2] {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15~5 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.521ns 1.669ns 1.953ns 1.641ns 0.983ns 0.248ns 2.015ns } { 0.000ns 0.945ns 1.051ns 0.742ns 0.601ns 0.601ns 0.415ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.539 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[2] F1_readADC_multimodes:inst2|Mux14~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.539 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[2] {} F1_readADC_multimodes:inst2|Mux14~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.521ns 0.819ns 0.248ns 1.489ns 0.248ns 0.248ns 0.578ns } { 0.000ns 0.945ns 1.051ns 0.415ns 0.163ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.294 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[2] F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15~5 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.294 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[2] {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15~5 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.521ns 1.669ns 1.953ns 1.641ns 0.983ns 0.248ns 2.015ns } { 0.000ns 0.945ns 1.051ns 0.742ns 0.601ns 0.601ns 0.415ns 0.163ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns + " "Info: + Micro clock to output delay of source is 0.305 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 415 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns + " "Info: + Micro setup delay of destination is 0.271 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 415 -1 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 2.260ns } { 0.000ns 0.228ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.539 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[2] F1_readADC_multimodes:inst2|Mux14~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.539 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[2] {} F1_readADC_multimodes:inst2|Mux14~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.521ns 0.819ns 0.248ns 1.489ns 0.248ns 0.248ns 0.578ns } { 0.000ns 0.945ns 1.051ns 0.415ns 0.163ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.294 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[2] F1_readADC_multimodes:inst2|Mux15~3 F1_readADC_multimodes:inst2|Mux15~5 F1_readADC_multimodes:inst2|Mux15 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "15.294 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[2] {} F1_readADC_multimodes:inst2|Mux15~3 {} F1_readADC_multimodes:inst2|Mux15~5 {} F1_readADC_multimodes:inst2|Mux15 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.521ns 1.669ns 1.953ns 1.641ns 0.983ns 0.248ns 2.015ns } { 0.000ns 0.945ns 1.051ns 0.742ns 0.601ns 0.601ns 0.415ns 0.163ns 0.746ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SR\[0\] register F1_readADC_multimodes:inst2\|CNVen_SHFT register F1_readADC_multimodes:inst2\|T_CNVen_SHFT 37.66 MHz 26.554 ns Internal " "Info: Clock \"SR\[0\]\" has Internal fmax of 37.66 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SHFT\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SHFT\" (period= 26.554 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.488 ns + Longest register register " "Info: + Longest register to register delay is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 1 REG LC_X3_Y10_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y10_N2; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 415 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.260 ns) + CELL(0.228 ns) 2.488 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 2 REG LC_X4_Y7_N5 2 " "Info: 2: + IC(2.260 ns) + CELL(0.228 ns) = 2.488 ns; Loc. = LC_X4_Y7_N5; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 9.16 % ) " "Info: Total cell delay = 0.228 ns ( 9.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.260 ns ( 90.84 % ) " "Info: Total interconnect delay = 2.260 ns ( 90.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 2.260ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-10.213 ns - Smallest " "Info: - Smallest clock skew is -10.213 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] destination 7.346 ns + Shortest register " "Info: + Shortest clock path from clock \"SR\[0\]\" to destination register is 7.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns SR\[0\] 1 CLK PIN_K6 15 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_K6; Fanout = 15; CLK Node = 'SR\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.194 ns) + CELL(0.601 ns) 3.740 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X4_Y6_N7 12 " "Info: 2: + IC(2.194 ns) + CELL(0.601 ns) = 3.740 ns; Loc. = LC_X4_Y6_N7; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.795 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.742 ns) 6.022 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X4_Y7_N9 13 " "Info: 3: + IC(1.540 ns) + CELL(0.742 ns) = 6.022 ns; Loc. = LC_X4_Y7_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.282 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.746 ns) 7.346 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 4 REG LC_X4_Y7_N5 2 " "Info: 4: + IC(0.578 ns) + CELL(0.746 ns) = 7.346 ns; Loc. = LC_X4_Y7_N5; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.034 ns ( 41.30 % ) " "Info: Total cell delay = 3.034 ns ( 41.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.312 ns ( 58.70 % ) " "Info: Total interconnect delay = 4.312 ns ( 58.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.346 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.346 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 2.194ns 1.540ns 0.578ns } { 0.000ns 0.945ns 0.601ns 0.742ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] source 17.559 ns - Longest register " "Info: - Longest clock path from clock \"SR\[0\]\" to source register is 17.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns SR\[0\] 1 CLK PIN_K6 15 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_K6; Fanout = 15; CLK Node = 'SR\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.195 ns) + CELL(0.601 ns) 3.741 ns F1_readADC_multimodes:inst2\|Add3~0 2 COMB LC_X4_Y6_N9 2 " "Info: 2: + IC(2.195 ns) + CELL(0.601 ns) = 3.741 ns; Loc. = LC_X4_Y6_N9; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.796 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.601 ns) 4.941 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X4_Y6_N6 3 " "Info: 3: + IC(0.599 ns) + CELL(0.601 ns) = 4.941 ns; Loc. = LC_X4_Y6_N6; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.618 ns) + CELL(0.415 ns) 5.974 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X4_Y6_N2 1 " "Info: 4: + IC(0.618 ns) + CELL(0.415 ns) = 5.974 ns; Loc. = LC_X4_Y6_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.601 ns) 8.088 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X4_Y7_N0 2 " "Info: 5: + IC(1.513 ns) + CELL(0.601 ns) = 8.088 ns; Loc. = LC_X4_Y7_N0; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.552 ns) + CELL(0.601 ns) 10.241 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2 6 COMB LC_X4_Y8_N7 2 " "Info: 6: + IC(1.552 ns) + CELL(0.601 ns) = 10.241 ns; Loc. = LC_X4_Y8_N7; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.601 ns) 11.745 ns F1_readADC_multimodes:inst2\|Mux14~5 7 COMB LC_X5_Y8_N2 1 " "Info: 7: + IC(0.903 ns) + CELL(0.601 ns) = 11.745 ns; Loc. = LC_X5_Y8_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.489 ns) + CELL(0.742 ns) 13.976 ns F1_readADC_multimodes:inst2\|Mux14 8 COMB LC_X4_Y7_N7 1 " "Info: 8: + IC(1.489 ns) + CELL(0.742 ns) = 13.976 ns; Loc. = LC_X4_Y7_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.231 ns" { F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 14.387 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X4_Y7_N8 1 " "Info: 9: + IC(0.248 ns) + CELL(0.163 ns) = 14.387 ns; Loc. = LC_X4_Y7_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 14.798 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X4_Y7_N9 13 " "Info: 10: + IC(0.248 ns) + CELL(0.163 ns) = 14.798 ns; Loc. = LC_X4_Y7_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.015 ns) + CELL(0.746 ns) 17.559 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 11 REG LC_X3_Y10_N2 2 " "Info: 11: + IC(2.015 ns) + CELL(0.746 ns) = 17.559 ns; Loc. = LC_X3_Y10_N2; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 415 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.179 ns ( 35.19 % ) " "Info: Total cell delay = 6.179 ns ( 35.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.380 ns ( 64.81 % ) " "Info: Total interconnect delay = 11.380 ns ( 64.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.559 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.559 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 2.195ns 0.599ns 0.618ns 1.513ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 2.015ns } { 0.000ns 0.945ns 0.601ns 0.601ns 0.415ns 0.601ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.346 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.346 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 2.194ns 1.540ns 0.578ns } { 0.000ns 0.945ns 0.601ns 0.742ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.559 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.559 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 2.195ns 0.599ns 0.618ns 1.513ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 2.015ns } { 0.000ns 0.945ns 0.601ns 0.601ns 0.415ns 0.601ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns + " "Info: + Micro clock to output delay of source is 0.305 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 415 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns + " "Info: + Micro setup delay of destination is 0.271 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 415 -1 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 2.260ns } { 0.000ns 0.228ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.346 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.346 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 2.194ns 1.540ns 0.578ns } { 0.000ns 0.945ns 0.601ns 0.742ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.559 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.559 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 2.195ns 0.599ns 0.618ns 1.513ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 2.015ns } { 0.000ns 0.945ns 0.601ns 0.601ns 0.415ns 0.601ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AVG\[0\] register F1_readADC_multimodes:inst2\|CNVen_SHFT register F1_readADC_multimodes:inst2\|T_CNVen_SHFT 36.91 MHz 27.092 ns Internal " "Info: Clock \"AVG\[0\]\" has Internal fmax of 36.91 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SHFT\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SHFT\" (period= 27.092 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.488 ns + Longest register register " "Info: + Longest register to register delay is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 1 REG LC_X3_Y10_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y10_N2; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 415 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.260 ns) + CELL(0.228 ns) 2.488 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 2 REG LC_X4_Y7_N5 2 " "Info: 2: + IC(2.260 ns) + CELL(0.228 ns) = 2.488 ns; Loc. = LC_X4_Y7_N5; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 9.16 % ) " "Info: Total cell delay = 0.228 ns ( 9.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.260 ns ( 90.84 % ) " "Info: Total interconnect delay = 2.260 ns ( 90.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 2.260ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-10.482 ns - Smallest " "Info: - Smallest clock skew is -10.482 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] destination 7.525 ns + Shortest register " "Info: + Shortest clock path from clock \"AVG\[0\]\" to destination register is 7.525 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[0\] 1 CLK PIN_L3 19 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_L3; Fanout = 19; CLK Node = 'AVG\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.584 ns) + CELL(0.415 ns) 3.919 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X4_Y6_N7 12 " "Info: 2: + IC(2.584 ns) + CELL(0.415 ns) = 3.919 ns; Loc. = LC_X4_Y6_N7; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.999 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.742 ns) 6.201 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X4_Y7_N9 13 " "Info: 3: + IC(1.540 ns) + CELL(0.742 ns) = 6.201 ns; Loc. = LC_X4_Y7_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.282 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.746 ns) 7.525 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 4 REG LC_X4_Y7_N5 2 " "Info: 4: + IC(0.578 ns) + CELL(0.746 ns) = 7.525 ns; Loc. = LC_X4_Y7_N5; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.823 ns ( 37.51 % ) " "Info: Total cell delay = 2.823 ns ( 37.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.702 ns ( 62.49 % ) " "Info: Total interconnect delay = 4.702 ns ( 62.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.525 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.525 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 2.584ns 1.540ns 0.578ns } { 0.000ns 0.920ns 0.415ns 0.742ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] source 18.007 ns - Longest register " "Info: - Longest clock path from clock \"AVG\[0\]\" to source register is 18.007 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[0\] 1 CLK PIN_L3 19 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_L3; Fanout = 19; CLK Node = 'AVG\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.527 ns) + CELL(0.742 ns) 4.189 ns F1_readADC_multimodes:inst2\|Add3~0 2 COMB LC_X4_Y6_N9 2 " "Info: 2: + IC(2.527 ns) + CELL(0.742 ns) = 4.189 ns; Loc. = LC_X4_Y6_N9; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.269 ns" { AVG[0] F1_readADC_multimodes:inst2|Add3~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.601 ns) 5.389 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X4_Y6_N6 3 " "Info: 3: + IC(0.599 ns) + CELL(0.601 ns) = 5.389 ns; Loc. = LC_X4_Y6_N6; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.618 ns) + CELL(0.415 ns) 6.422 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X4_Y6_N2 1 " "Info: 4: + IC(0.618 ns) + CELL(0.415 ns) = 6.422 ns; Loc. = LC_X4_Y6_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.601 ns) 8.536 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X4_Y7_N0 2 " "Info: 5: + IC(1.513 ns) + CELL(0.601 ns) = 8.536 ns; Loc. = LC_X4_Y7_N0; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.552 ns) + CELL(0.601 ns) 10.689 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2 6 COMB LC_X4_Y8_N7 2 " "Info: 6: + IC(1.552 ns) + CELL(0.601 ns) = 10.689 ns; Loc. = LC_X4_Y8_N7; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.601 ns) 12.193 ns F1_readADC_multimodes:inst2\|Mux14~5 7 COMB LC_X5_Y8_N2 1 " "Info: 7: + IC(0.903 ns) + CELL(0.601 ns) = 12.193 ns; Loc. = LC_X5_Y8_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.489 ns) + CELL(0.742 ns) 14.424 ns F1_readADC_multimodes:inst2\|Mux14 8 COMB LC_X4_Y7_N7 1 " "Info: 8: + IC(1.489 ns) + CELL(0.742 ns) = 14.424 ns; Loc. = LC_X4_Y7_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.231 ns" { F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 14.835 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X4_Y7_N8 1 " "Info: 9: + IC(0.248 ns) + CELL(0.163 ns) = 14.835 ns; Loc. = LC_X4_Y7_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 15.246 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X4_Y7_N9 13 " "Info: 10: + IC(0.248 ns) + CELL(0.163 ns) = 15.246 ns; Loc. = LC_X4_Y7_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.015 ns) + CELL(0.746 ns) 18.007 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 11 REG LC_X3_Y10_N2 2 " "Info: 11: + IC(2.015 ns) + CELL(0.746 ns) = 18.007 ns; Loc. = LC_X3_Y10_N2; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 415 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.295 ns ( 34.96 % ) " "Info: Total cell delay = 6.295 ns ( 34.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.712 ns ( 65.04 % ) " "Info: Total interconnect delay = 11.712 ns ( 65.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.007 ns" { AVG[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.007 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 2.527ns 0.599ns 0.618ns 1.513ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 2.015ns } { 0.000ns 0.920ns 0.742ns 0.601ns 0.415ns 0.601ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.525 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.525 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 2.584ns 1.540ns 0.578ns } { 0.000ns 0.920ns 0.415ns 0.742ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.007 ns" { AVG[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.007 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 2.527ns 0.599ns 0.618ns 1.513ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 2.015ns } { 0.000ns 0.920ns 0.742ns 0.601ns 0.415ns 0.601ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns + " "Info: + Micro clock to output delay of source is 0.305 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 415 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns + " "Info: + Micro setup delay of destination is 0.271 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 415 -1 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 2.260ns } { 0.000ns 0.228ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.525 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.525 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 2.584ns 1.540ns 0.578ns } { 0.000ns 0.920ns 0.415ns 0.742ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.007 ns" { AVG[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.007 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 2.527ns 0.599ns 0.618ns 1.513ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 2.015ns } { 0.000ns 0.920ns 0.742ns 0.601ns 0.415ns 0.601ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AVG\[1\] register F1_readADC_multimodes:inst2\|CNVen_SHFT register F1_readADC_multimodes:inst2\|T_CNVen_SHFT 38.09 MHz 26.256 ns Internal " "Info: Clock \"AVG\[1\]\" has Internal fmax of 38.09 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SHFT\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SHFT\" (period= 26.256 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.488 ns + Longest register register " "Info: + Longest register to register delay is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 1 REG LC_X3_Y10_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y10_N2; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 415 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.260 ns) + CELL(0.228 ns) 2.488 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 2 REG LC_X4_Y7_N5 2 " "Info: 2: + IC(2.260 ns) + CELL(0.228 ns) = 2.488 ns; Loc. = LC_X4_Y7_N5; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 9.16 % ) " "Info: Total cell delay = 0.228 ns ( 9.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.260 ns ( 90.84 % ) " "Info: Total interconnect delay = 2.260 ns ( 90.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 2.260ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-10.064 ns - Smallest " "Info: - Smallest clock skew is -10.064 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] destination 7.098 ns + Shortest register " "Info: + Shortest clock path from clock \"AVG\[1\]\" to destination register is 7.098 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[1\] 1 CLK PIN_T6 20 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_T6; Fanout = 20; CLK Node = 'AVG\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.830 ns) + CELL(0.742 ns) 3.492 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X4_Y6_N7 12 " "Info: 2: + IC(1.830 ns) + CELL(0.742 ns) = 3.492 ns; Loc. = LC_X4_Y6_N7; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.572 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.742 ns) 5.774 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X4_Y7_N9 13 " "Info: 3: + IC(1.540 ns) + CELL(0.742 ns) = 5.774 ns; Loc. = LC_X4_Y7_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.282 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.746 ns) 7.098 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 4 REG LC_X4_Y7_N5 2 " "Info: 4: + IC(0.578 ns) + CELL(0.746 ns) = 7.098 ns; Loc. = LC_X4_Y7_N5; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.150 ns ( 44.38 % ) " "Info: Total cell delay = 3.150 ns ( 44.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.948 ns ( 55.62 % ) " "Info: Total interconnect delay = 3.948 ns ( 55.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.098 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.098 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.830ns 1.540ns 0.578ns } { 0.000ns 0.920ns 0.742ns 0.742ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] source 17.162 ns - Longest register " "Info: - Longest clock path from clock \"AVG\[1\]\" to source register is 17.162 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[1\] 1 CLK PIN_T6 20 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_T6; Fanout = 20; CLK Node = 'AVG\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.830 ns) + CELL(0.742 ns) 3.492 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X4_Y6_N7 12 " "Info: 2: + IC(1.830 ns) + CELL(0.742 ns) = 3.492 ns; Loc. = LC_X4_Y6_N7; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.572 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.415 ns) 4.544 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X4_Y6_N6 3 " "Info: 3: + IC(0.637 ns) + CELL(0.415 ns) = 4.544 ns; Loc. = LC_X4_Y6_N6; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.618 ns) + CELL(0.415 ns) 5.577 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X4_Y6_N2 1 " "Info: 4: + IC(0.618 ns) + CELL(0.415 ns) = 5.577 ns; Loc. = LC_X4_Y6_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.601 ns) 7.691 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X4_Y7_N0 2 " "Info: 5: + IC(1.513 ns) + CELL(0.601 ns) = 7.691 ns; Loc. = LC_X4_Y7_N0; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.552 ns) + CELL(0.601 ns) 9.844 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2 6 COMB LC_X4_Y8_N7 2 " "Info: 6: + IC(1.552 ns) + CELL(0.601 ns) = 9.844 ns; Loc. = LC_X4_Y8_N7; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.601 ns) 11.348 ns F1_readADC_multimodes:inst2\|Mux14~5 7 COMB LC_X5_Y8_N2 1 " "Info: 7: + IC(0.903 ns) + CELL(0.601 ns) = 11.348 ns; Loc. = LC_X5_Y8_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.489 ns) + CELL(0.742 ns) 13.579 ns F1_readADC_multimodes:inst2\|Mux14 8 COMB LC_X4_Y7_N7 1 " "Info: 8: + IC(1.489 ns) + CELL(0.742 ns) = 13.579 ns; Loc. = LC_X4_Y7_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.231 ns" { F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 13.990 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X4_Y7_N8 1 " "Info: 9: + IC(0.248 ns) + CELL(0.163 ns) = 13.990 ns; Loc. = LC_X4_Y7_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 14.401 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X4_Y7_N9 13 " "Info: 10: + IC(0.248 ns) + CELL(0.163 ns) = 14.401 ns; Loc. = LC_X4_Y7_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.015 ns) + CELL(0.746 ns) 17.162 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 11 REG LC_X3_Y10_N2 2 " "Info: 11: + IC(2.015 ns) + CELL(0.746 ns) = 17.162 ns; Loc. = LC_X3_Y10_N2; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 415 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.109 ns ( 35.60 % ) " "Info: Total cell delay = 6.109 ns ( 35.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.053 ns ( 64.40 % ) " "Info: Total interconnect delay = 11.053 ns ( 64.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.162 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.162 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.830ns 0.637ns 0.618ns 1.513ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 2.015ns } { 0.000ns 0.920ns 0.742ns 0.415ns 0.415ns 0.601ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.098 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.098 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.830ns 1.540ns 0.578ns } { 0.000ns 0.920ns 0.742ns 0.742ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.162 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.162 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.830ns 0.637ns 0.618ns 1.513ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 2.015ns } { 0.000ns 0.920ns 0.742ns 0.415ns 0.415ns 0.601ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns + " "Info: + Micro clock to output delay of source is 0.305 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 415 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns + " "Info: + Micro setup delay of destination is 0.271 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 415 -1 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 2.260ns } { 0.000ns 0.228ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.098 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.098 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.830ns 1.540ns 0.578ns } { 0.000ns 0.920ns 0.742ns 0.742ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.162 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.162 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.830ns 0.637ns 0.618ns 1.513ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 2.015ns } { 0.000ns 0.920ns 0.742ns 0.415ns 0.415ns 0.601ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SR\[1\] register F1_readADC_multimodes:inst2\|CNVen_SHFT register F1_readADC_multimodes:inst2\|T_CNVen_SHFT 37.66 MHz 26.556 ns Internal " "Info: Clock \"SR\[1\]\" has Internal fmax of 37.66 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SHFT\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SHFT\" (period= 26.556 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.488 ns + Longest register register " "Info: + Longest register to register delay is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 1 REG LC_X3_Y10_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y10_N2; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 415 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.260 ns) + CELL(0.228 ns) 2.488 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 2 REG LC_X4_Y7_N5 2 " "Info: 2: + IC(2.260 ns) + CELL(0.228 ns) = 2.488 ns; Loc. = LC_X4_Y7_N5; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 9.16 % ) " "Info: Total cell delay = 0.228 ns ( 9.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.260 ns ( 90.84 % ) " "Info: Total interconnect delay = 2.260 ns ( 90.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 2.260ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-10.214 ns - Smallest " "Info: - Smallest clock skew is -10.214 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] destination 6.449 ns + Shortest register " "Info: + Shortest clock path from clock \"SR\[1\]\" to destination register is 6.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns SR\[1\] 1 CLK PIN_N1 13 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_N1; Fanout = 13; CLK Node = 'SR\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.760 ns) + CELL(0.163 ns) 2.843 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X4_Y6_N7 12 " "Info: 2: + IC(1.760 ns) + CELL(0.163 ns) = 2.843 ns; Loc. = LC_X4_Y6_N7; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.923 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.742 ns) 5.125 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X4_Y7_N9 13 " "Info: 3: + IC(1.540 ns) + CELL(0.742 ns) = 5.125 ns; Loc. = LC_X4_Y7_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.282 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.746 ns) 6.449 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 4 REG LC_X4_Y7_N5 2 " "Info: 4: + IC(0.578 ns) + CELL(0.746 ns) = 6.449 ns; Loc. = LC_X4_Y7_N5; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.571 ns ( 39.87 % ) " "Info: Total cell delay = 2.571 ns ( 39.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.878 ns ( 60.13 % ) " "Info: Total interconnect delay = 3.878 ns ( 60.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.449 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.449 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.760ns 1.540ns 0.578ns } { 0.000ns 0.920ns 0.163ns 0.742ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] source 16.663 ns - Longest register " "Info: - Longest clock path from clock \"SR\[1\]\" to source register is 16.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns SR\[1\] 1 CLK PIN_N1 13 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_N1; Fanout = 13; CLK Node = 'SR\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.762 ns) + CELL(0.163 ns) 2.845 ns F1_readADC_multimodes:inst2\|Add3~0 2 COMB LC_X4_Y6_N9 2 " "Info: 2: + IC(1.762 ns) + CELL(0.163 ns) = 2.845 ns; Loc. = LC_X4_Y6_N9; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { SR[1] F1_readADC_multimodes:inst2|Add3~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.601 ns) 4.045 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X4_Y6_N6 3 " "Info: 3: + IC(0.599 ns) + CELL(0.601 ns) = 4.045 ns; Loc. = LC_X4_Y6_N6; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.618 ns) + CELL(0.415 ns) 5.078 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X4_Y6_N2 1 " "Info: 4: + IC(0.618 ns) + CELL(0.415 ns) = 5.078 ns; Loc. = LC_X4_Y6_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.601 ns) 7.192 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X4_Y7_N0 2 " "Info: 5: + IC(1.513 ns) + CELL(0.601 ns) = 7.192 ns; Loc. = LC_X4_Y7_N0; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.552 ns) + CELL(0.601 ns) 9.345 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2 6 COMB LC_X4_Y8_N7 2 " "Info: 6: + IC(1.552 ns) + CELL(0.601 ns) = 9.345 ns; Loc. = LC_X4_Y8_N7; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.601 ns) 10.849 ns F1_readADC_multimodes:inst2\|Mux14~5 7 COMB LC_X5_Y8_N2 1 " "Info: 7: + IC(0.903 ns) + CELL(0.601 ns) = 10.849 ns; Loc. = LC_X5_Y8_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.489 ns) + CELL(0.742 ns) 13.080 ns F1_readADC_multimodes:inst2\|Mux14 8 COMB LC_X4_Y7_N7 1 " "Info: 8: + IC(1.489 ns) + CELL(0.742 ns) = 13.080 ns; Loc. = LC_X4_Y7_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.231 ns" { F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 13.491 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X4_Y7_N8 1 " "Info: 9: + IC(0.248 ns) + CELL(0.163 ns) = 13.491 ns; Loc. = LC_X4_Y7_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 13.902 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X4_Y7_N9 13 " "Info: 10: + IC(0.248 ns) + CELL(0.163 ns) = 13.902 ns; Loc. = LC_X4_Y7_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.015 ns) + CELL(0.746 ns) 16.663 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 11 REG LC_X3_Y10_N2 2 " "Info: 11: + IC(2.015 ns) + CELL(0.746 ns) = 16.663 ns; Loc. = LC_X3_Y10_N2; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 415 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.716 ns ( 34.30 % ) " "Info: Total cell delay = 5.716 ns ( 34.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.947 ns ( 65.70 % ) " "Info: Total interconnect delay = 10.947 ns ( 65.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.663 ns" { SR[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.663 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.762ns 0.599ns 0.618ns 1.513ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 2.015ns } { 0.000ns 0.920ns 0.163ns 0.601ns 0.415ns 0.601ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.449 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.449 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.760ns 1.540ns 0.578ns } { 0.000ns 0.920ns 0.163ns 0.742ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.663 ns" { SR[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.663 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.762ns 0.599ns 0.618ns 1.513ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 2.015ns } { 0.000ns 0.920ns 0.163ns 0.601ns 0.415ns 0.601ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns + " "Info: + Micro clock to output delay of source is 0.305 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 415 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns + " "Info: + Micro setup delay of destination is 0.271 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 415 -1 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 2.260ns } { 0.000ns 0.228ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.449 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.449 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.760ns 1.540ns 0.578ns } { 0.000ns 0.920ns 0.163ns 0.742ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.663 ns" { SR[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "16.663 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.762ns 0.599ns 0.618ns 1.513ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 2.015ns } { 0.000ns 0.920ns 0.163ns 0.601ns 0.415ns 0.601ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SR\[2\] register F1_readADC_multimodes:inst2\|CNVen_SHFT register F1_readADC_multimodes:inst2\|T_CNVen_SHFT 36.31 MHz 27.544 ns Internal " "Info: Clock \"SR\[2\]\" has Internal fmax of 36.31 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SHFT\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SHFT\" (period= 27.544 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.488 ns + Longest register register " "Info: + Longest register to register delay is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 1 REG LC_X3_Y10_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y10_N2; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 415 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.260 ns) + CELL(0.228 ns) 2.488 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 2 REG LC_X4_Y7_N5 2 " "Info: 2: + IC(2.260 ns) + CELL(0.228 ns) = 2.488 ns; Loc. = LC_X4_Y7_N5; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 9.16 % ) " "Info: Total cell delay = 0.228 ns ( 9.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.260 ns ( 90.84 % ) " "Info: Total interconnect delay = 2.260 ns ( 90.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 2.260ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-10.708 ns - Smallest " "Info: - Smallest clock skew is -10.708 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] destination 6.496 ns + Shortest register " "Info: + Shortest clock path from clock \"SR\[2\]\" to destination register is 6.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns SR\[2\] 1 CLK PIN_K17 16 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_K17; Fanout = 16; CLK Node = 'SR\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.651 ns) + CELL(0.601 ns) 5.172 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 2 COMB LC_X4_Y7_N9 13 " "Info: 2: + IC(3.651 ns) + CELL(0.601 ns) = 5.172 ns; Loc. = LC_X4_Y7_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.252 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.746 ns) 6.496 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 3 REG LC_X4_Y7_N5 2 " "Info: 3: + IC(0.578 ns) + CELL(0.746 ns) = 6.496 ns; Loc. = LC_X4_Y7_N5; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.267 ns ( 34.90 % ) " "Info: Total cell delay = 2.267 ns ( 34.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.229 ns ( 65.10 % ) " "Info: Total interconnect delay = 4.229 ns ( 65.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.496 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.496 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 3.651ns 0.578ns } { 0.000ns 0.920ns 0.601ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] source 17.204 ns - Longest register " "Info: - Longest clock path from clock \"SR\[2\]\" to source register is 17.204 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns SR\[2\] 1 CLK PIN_K17 16 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_K17; Fanout = 16; CLK Node = 'SR\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.503 ns) + CELL(0.163 ns) 4.586 ns F1_readADC_multimodes:inst2\|Add3~2 2 COMB LC_X4_Y6_N6 3 " "Info: 2: + IC(3.503 ns) + CELL(0.163 ns) = 4.586 ns; Loc. = LC_X4_Y6_N6; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.666 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.618 ns) + CELL(0.415 ns) 5.619 ns F1_readADC_multimodes:inst2\|Add2~1 3 COMB LC_X4_Y6_N2 1 " "Info: 3: + IC(0.618 ns) + CELL(0.415 ns) = 5.619 ns; Loc. = LC_X4_Y6_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.601 ns) 7.733 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 4 COMB LC_X4_Y7_N0 2 " "Info: 4: + IC(1.513 ns) + CELL(0.601 ns) = 7.733 ns; Loc. = LC_X4_Y7_N0; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.552 ns) + CELL(0.601 ns) 9.886 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2 5 COMB LC_X4_Y8_N7 2 " "Info: 5: + IC(1.552 ns) + CELL(0.601 ns) = 9.886 ns; Loc. = LC_X4_Y8_N7; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.601 ns) 11.390 ns F1_readADC_multimodes:inst2\|Mux14~5 6 COMB LC_X5_Y8_N2 1 " "Info: 6: + IC(0.903 ns) + CELL(0.601 ns) = 11.390 ns; Loc. = LC_X5_Y8_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.489 ns) + CELL(0.742 ns) 13.621 ns F1_readADC_multimodes:inst2\|Mux14 7 COMB LC_X4_Y7_N7 1 " "Info: 7: + IC(1.489 ns) + CELL(0.742 ns) = 13.621 ns; Loc. = LC_X4_Y7_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.231 ns" { F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 14.032 ns F1_readADC_multimodes:inst2\|ReadCLK~0 8 COMB LC_X4_Y7_N8 1 " "Info: 8: + IC(0.248 ns) + CELL(0.163 ns) = 14.032 ns; Loc. = LC_X4_Y7_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 14.443 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 9 COMB LC_X4_Y7_N9 13 " "Info: 9: + IC(0.248 ns) + CELL(0.163 ns) = 14.443 ns; Loc. = LC_X4_Y7_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.015 ns) + CELL(0.746 ns) 17.204 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 10 REG LC_X3_Y10_N2 2 " "Info: 10: + IC(2.015 ns) + CELL(0.746 ns) = 17.204 ns; Loc. = LC_X3_Y10_N2; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 415 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.115 ns ( 29.73 % ) " "Info: Total cell delay = 5.115 ns ( 29.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.089 ns ( 70.27 % ) " "Info: Total interconnect delay = 12.089 ns ( 70.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.204 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.204 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 3.503ns 0.618ns 1.513ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 2.015ns } { 0.000ns 0.920ns 0.163ns 0.415ns 0.601ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.496 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.496 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 3.651ns 0.578ns } { 0.000ns 0.920ns 0.601ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.204 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.204 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 3.503ns 0.618ns 1.513ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 2.015ns } { 0.000ns 0.920ns 0.163ns 0.415ns 0.601ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns + " "Info: + Micro clock to output delay of source is 0.305 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 415 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns + " "Info: + Micro setup delay of destination is 0.271 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 415 -1 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 2.260ns } { 0.000ns 0.228ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.496 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.496 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 3.651ns 0.578ns } { 0.000ns 0.920ns 0.601ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.204 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.204 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 3.503ns 0.618ns 1.513ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 2.015ns } { 0.000ns 0.920ns 0.163ns 0.415ns 0.601ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AVG\[2\] register F1_readADC_multimodes:inst2\|CNVen_SHFT register F1_readADC_multimodes:inst2\|T_CNVen_SHFT 37.92 MHz 26.37 ns Internal " "Info: Clock \"AVG\[2\]\" has Internal fmax of 37.92 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SHFT\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SHFT\" (period= 26.37 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.488 ns + Longest register register " "Info: + Longest register to register delay is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 1 REG LC_X3_Y10_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y10_N2; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 415 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.260 ns) + CELL(0.228 ns) 2.488 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 2 REG LC_X4_Y7_N5 2 " "Info: 2: + IC(2.260 ns) + CELL(0.228 ns) = 2.488 ns; Loc. = LC_X4_Y7_N5; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 9.16 % ) " "Info: Total cell delay = 0.228 ns ( 9.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.260 ns ( 90.84 % ) " "Info: Total interconnect delay = 2.260 ns ( 90.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 2.260ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-10.121 ns - Smallest " "Info: - Smallest clock skew is -10.121 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] destination 4.638 ns + Shortest register " "Info: + Shortest clock path from clock \"AVG\[2\]\" to destination register is 4.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[2\] 1 CLK PIN_N7 28 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_N7; Fanout = 28; CLK Node = 'AVG\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.979 ns) + CELL(0.415 ns) 3.314 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 2 COMB LC_X4_Y7_N9 13 " "Info: 2: + IC(1.979 ns) + CELL(0.415 ns) = 3.314 ns; Loc. = LC_X4_Y7_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.394 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.746 ns) 4.638 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 3 REG LC_X4_Y7_N5 2 " "Info: 3: + IC(0.578 ns) + CELL(0.746 ns) = 4.638 ns; Loc. = LC_X4_Y7_N5; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 44.87 % ) " "Info: Total cell delay = 2.081 ns ( 44.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.557 ns ( 55.13 % ) " "Info: Total interconnect delay = 2.557 ns ( 55.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.638 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.638 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.979ns 0.578ns } { 0.000ns 0.920ns 0.415ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] source 14.759 ns - Longest register " "Info: - Longest clock path from clock \"AVG\[2\]\" to source register is 14.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[2\] 1 CLK PIN_N7 28 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_N7; Fanout = 28; CLK Node = 'AVG\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.980 ns) + CELL(0.415 ns) 3.315 ns F1_readADC_multimodes:inst2\|Equal1~0 2 COMB LC_X4_Y6_N1 11 " "Info: 2: + IC(1.980 ns) + CELL(0.415 ns) = 3.315 ns; Loc. = LC_X4_Y6_N1; Fanout = 11; COMB Node = 'F1_readADC_multimodes:inst2\|Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal1~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 320 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(0.415 ns) 5.288 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 3 COMB LC_X4_Y7_N0 2 " "Info: 3: + IC(1.558 ns) + CELL(0.415 ns) = 5.288 ns; Loc. = LC_X4_Y7_N0; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.973 ns" { F1_readADC_multimodes:inst2|Equal1~0 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.552 ns) + CELL(0.601 ns) 7.441 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2 4 COMB LC_X4_Y8_N7 2 " "Info: 4: + IC(1.552 ns) + CELL(0.601 ns) = 7.441 ns; Loc. = LC_X4_Y8_N7; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.601 ns) 8.945 ns F1_readADC_multimodes:inst2\|Mux14~5 5 COMB LC_X5_Y8_N2 1 " "Info: 5: + IC(0.903 ns) + CELL(0.601 ns) = 8.945 ns; Loc. = LC_X5_Y8_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.489 ns) + CELL(0.742 ns) 11.176 ns F1_readADC_multimodes:inst2\|Mux14 6 COMB LC_X4_Y7_N7 1 " "Info: 6: + IC(1.489 ns) + CELL(0.742 ns) = 11.176 ns; Loc. = LC_X4_Y7_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.231 ns" { F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 11.587 ns F1_readADC_multimodes:inst2\|ReadCLK~0 7 COMB LC_X4_Y7_N8 1 " "Info: 7: + IC(0.248 ns) + CELL(0.163 ns) = 11.587 ns; Loc. = LC_X4_Y7_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 11.998 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 8 COMB LC_X4_Y7_N9 13 " "Info: 8: + IC(0.248 ns) + CELL(0.163 ns) = 11.998 ns; Loc. = LC_X4_Y7_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.015 ns) + CELL(0.746 ns) 14.759 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 9 REG LC_X3_Y10_N2 2 " "Info: 9: + IC(2.015 ns) + CELL(0.746 ns) = 14.759 ns; Loc. = LC_X3_Y10_N2; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 415 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.766 ns ( 32.29 % ) " "Info: Total cell delay = 4.766 ns ( 32.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.993 ns ( 67.71 % ) " "Info: Total interconnect delay = 9.993 ns ( 67.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.759 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal1~0 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.759 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Equal1~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.980ns 1.558ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 2.015ns } { 0.000ns 0.920ns 0.415ns 0.415ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.638 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.638 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.979ns 0.578ns } { 0.000ns 0.920ns 0.415ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.759 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal1~0 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.759 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Equal1~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.980ns 1.558ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 2.015ns } { 0.000ns 0.920ns 0.415ns 0.415ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns + " "Info: + Micro clock to output delay of source is 0.305 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 415 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns + " "Info: + Micro setup delay of destination is 0.271 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 415 -1 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 2.260ns } { 0.000ns 0.228ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.638 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.638 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.979ns 0.578ns } { 0.000ns 0.920ns 0.415ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.759 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal1~0 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.759 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Equal1~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.980ns 1.558ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 2.015ns } { 0.000ns 0.920ns 0.415ns 0.415ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "AQMODE register F1_readADC_multimodes:inst2\|CNVen_SHFT register F1_readADC_multimodes:inst2\|T_CNVen_SHFT 111.09 MHz 9.002 ns Internal " "Info: Clock \"AQMODE\" has Internal fmax of 111.09 MHz between source register \"F1_readADC_multimodes:inst2\|CNVen_SHFT\" and destination register \"F1_readADC_multimodes:inst2\|T_CNVen_SHFT\" (period= 9.002 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.488 ns + Longest register register " "Info: + Longest register to register delay is 2.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 1 REG LC_X3_Y10_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X3_Y10_N2; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 415 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.260 ns) + CELL(0.228 ns) 2.488 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 2 REG LC_X4_Y7_N5 2 " "Info: 2: + IC(2.260 ns) + CELL(0.228 ns) = 2.488 ns; Loc. = LC_X4_Y7_N5; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.228 ns ( 9.16 % ) " "Info: Total cell delay = 0.228 ns ( 9.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.260 ns ( 90.84 % ) " "Info: Total interconnect delay = 2.260 ns ( 90.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 2.260ns } { 0.000ns 0.228ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.437 ns - Smallest " "Info: - Smallest clock skew is -1.437 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AQMODE destination 5.156 ns + Shortest register " "Info: + Shortest clock path from clock \"AQMODE\" to destination register is 5.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AQMODE 1 CLK PIN_P7 10 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_P7; Fanout = 10; CLK Node = 'AQMODE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AQMODE } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 680 848 112 "AQMODE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.601 ns) 3.421 ns F1_readADC_multimodes:inst2\|ReadCLK~0 2 COMB LC_X4_Y7_N8 1 " "Info: 2: + IC(1.900 ns) + CELL(0.601 ns) = 3.421 ns; Loc. = LC_X4_Y7_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 3.832 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X4_Y7_N9 13 " "Info: 3: + IC(0.248 ns) + CELL(0.163 ns) = 3.832 ns; Loc. = LC_X4_Y7_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(0.746 ns) 5.156 ns F1_readADC_multimodes:inst2\|T_CNVen_SHFT 4 REG LC_X4_Y7_N5 2 " "Info: 4: + IC(0.578 ns) + CELL(0.746 ns) = 5.156 ns; Loc. = LC_X4_Y7_N5; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SHFT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.430 ns ( 47.13 % ) " "Info: Total cell delay = 2.430 ns ( 47.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.726 ns ( 52.87 % ) " "Info: Total interconnect delay = 2.726 ns ( 52.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.156 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.156 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.900ns 0.248ns 0.578ns } { 0.000ns 0.920ns 0.601ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AQMODE source 6.593 ns - Longest register " "Info: - Longest clock path from clock \"AQMODE\" to source register is 6.593 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AQMODE 1 CLK PIN_P7 10 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_P7; Fanout = 10; CLK Node = 'AQMODE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AQMODE } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 96 680 848 112 "AQMODE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.601 ns) 3.421 ns F1_readADC_multimodes:inst2\|ReadCLK~0 2 COMB LC_X4_Y7_N8 1 " "Info: 2: + IC(1.900 ns) + CELL(0.601 ns) = 3.421 ns; Loc. = LC_X4_Y7_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 3.832 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X4_Y7_N9 13 " "Info: 3: + IC(0.248 ns) + CELL(0.163 ns) = 3.832 ns; Loc. = LC_X4_Y7_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.015 ns) + CELL(0.746 ns) 6.593 ns F1_readADC_multimodes:inst2\|CNVen_SHFT 4 REG LC_X3_Y10_N2 2 " "Info: 4: + IC(2.015 ns) + CELL(0.746 ns) = 6.593 ns; Loc. = LC_X3_Y10_N2; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|CNVen_SHFT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 415 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.430 ns ( 36.86 % ) " "Info: Total cell delay = 2.430 ns ( 36.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.163 ns ( 63.14 % ) " "Info: Total interconnect delay = 4.163 ns ( 63.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.593 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.593 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.900ns 0.248ns 2.015ns } { 0.000ns 0.920ns 0.601ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.156 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.156 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.900ns 0.248ns 0.578ns } { 0.000ns 0.920ns 0.601ns 0.163ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.593 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.593 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.900ns 0.248ns 2.015ns } { 0.000ns 0.920ns 0.601ns 0.163ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns + " "Info: + Micro clock to output delay of source is 0.305 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 415 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns + " "Info: + Micro setup delay of destination is 0.271 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 415 -1 0 } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.488 ns" { F1_readADC_multimodes:inst2|CNVen_SHFT {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 2.260ns } { 0.000ns 0.228ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.156 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.156 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SHFT {} } { 0.000ns 0.000ns 1.900ns 0.248ns 0.578ns } { 0.000ns 0.920ns 0.601ns 0.163ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.593 ns" { AQMODE F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVen_SHFT } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.593 ns" { AQMODE {} AQMODE~combout {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVen_SHFT {} } { 0.000ns 0.000ns 1.900ns 0.248ns 2.015ns } { 0.000ns 0.920ns 0.601ns 0.163ns 0.746ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "MCLK 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"MCLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst\|SRDATA\[14\] F20_EmulateADC:inst1\|SRDATA\[15\] MCLK 4.506 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst\|SRDATA\[14\]\" and destination pin or register \"F20_EmulateADC:inst1\|SRDATA\[15\]\" for clock \"MCLK\" (Hold time is 4.506 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.846 ns + Largest " "Info: + Largest clock skew is 5.846 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK destination 20.719 ns + Longest register " "Info: + Longest clock path from clock \"MCLK\" to destination register is 20.719 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns MCLK 1 CLK PIN_J6 32 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_J6; Fanout = 32; CLK Node = 'MCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 48 -72 96 64 "MCLK" "" } { 40 848 904 56 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(1.051 ns) 3.517 ns F1_readADC_multimodes:inst2\|MCLK_divider\[5\] 2 REG LC_X5_Y8_N8 7 " "Info: 2: + IC(1.521 ns) + CELL(1.051 ns) = 3.517 ns; Loc. = LC_X5_Y8_N8; Fanout = 7; REG Node = 'F1_readADC_multimodes:inst2\|MCLK_divider\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.572 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[5] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 237 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.240 ns) + CELL(0.742 ns) 6.499 ns F1_readADC_multimodes:inst2\|Mux6~4 3 COMB LC_X6_Y6_N6 1 " "Info: 3: + IC(2.240 ns) + CELL(0.742 ns) = 6.499 ns; Loc. = LC_X6_Y6_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux6~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.982 ns" { F1_readADC_multimodes:inst2|MCLK_divider[5] F1_readADC_multimodes:inst2|Mux6~4 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 251 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.588 ns) + CELL(0.163 ns) 8.250 ns F1_readADC_multimodes:inst2\|Mux6~5 4 COMB LC_X5_Y7_N7 1 " "Info: 4: + IC(1.588 ns) + CELL(0.163 ns) = 8.250 ns; Loc. = LC_X5_Y7_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux6~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.751 ns" { F1_readADC_multimodes:inst2|Mux6~4 F1_readADC_multimodes:inst2|Mux6~5 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 251 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.626 ns) + CELL(0.415 ns) 9.291 ns F1_readADC_multimodes:inst2\|Mux6 5 COMB LC_X5_Y7_N4 1 " "Info: 5: + IC(0.626 ns) + CELL(0.415 ns) = 9.291 ns; Loc. = LC_X5_Y7_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { F1_readADC_multimodes:inst2|Mux6~5 F1_readADC_multimodes:inst2|Mux6 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 251 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.163 ns) 9.888 ns F1_readADC_multimodes:inst2\|nFS 6 COMB LC_X5_Y7_N5 13 " "Info: 6: + IC(0.434 ns) + CELL(0.163 ns) = 9.888 ns; Loc. = LC_X5_Y7_N5; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|nFS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { F1_readADC_multimodes:inst2|Mux6 F1_readADC_multimodes:inst2|nFS } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.634 ns) + CELL(1.051 ns) 12.573 ns F1_readADC_multimodes:inst2\|AVGen_SCK 7 REG LC_X4_Y9_N2 2 " "Info: 7: + IC(1.634 ns) + CELL(1.051 ns) = 12.573 ns; Loc. = LC_X4_Y9_N2; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|AVGen_SCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 495 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.665 ns) + CELL(0.601 ns) 14.839 ns F1_readADC_multimodes:inst2\|SCKL 8 COMB LC_X4_Y7_N4 33 " "Info: 8: + IC(1.665 ns) + CELL(0.601 ns) = 14.839 ns; Loc. = LC_X4_Y7_N4; Fanout = 33; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.134 ns) + CELL(0.746 ns) 20.719 ns F20_EmulateADC:inst1\|SRDATA\[15\] 9 REG LC_X2_Y10_N9 1 " "Info: 9: + IC(5.134 ns) + CELL(0.746 ns) = 20.719 ns; Loc. = LC_X2_Y10_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.880 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.877 ns ( 28.37 % ) " "Info: Total cell delay = 5.877 ns ( 28.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.842 ns ( 71.63 % ) " "Info: Total interconnect delay = 14.842 ns ( 71.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.719 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[5] F1_readADC_multimodes:inst2|Mux6~4 F1_readADC_multimodes:inst2|Mux6~5 F1_readADC_multimodes:inst2|Mux6 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "20.719 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[5] {} F1_readADC_multimodes:inst2|Mux6~4 {} F1_readADC_multimodes:inst2|Mux6~5 {} F1_readADC_multimodes:inst2|Mux6 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[15] {} } { 0.000ns 0.000ns 1.521ns 2.240ns 1.588ns 0.626ns 0.434ns 1.634ns 1.665ns 5.134ns } { 0.000ns 0.945ns 1.051ns 0.742ns 0.163ns 0.415ns 0.163ns 1.051ns 0.601ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "MCLK source 14.873 ns - Shortest register " "Info: - Shortest clock path from clock \"MCLK\" to source register is 14.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns MCLK 1 CLK PIN_J6 32 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_J6; Fanout = 32; CLK Node = 'MCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MCLK } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 48 -72 96 64 "MCLK" "" } { 40 848 904 56 "MCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.521 ns) + CELL(1.051 ns) 3.517 ns F1_readADC_multimodes:inst2\|MCLK_divider\[2\] 2 REG LC_X5_Y8_N5 8 " "Info: 2: + IC(1.521 ns) + CELL(1.051 ns) = 3.517 ns; Loc. = LC_X5_Y8_N5; Fanout = 8; REG Node = 'F1_readADC_multimodes:inst2\|MCLK_divider\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.572 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[2] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 237 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.819 ns) + CELL(0.415 ns) 4.751 ns F1_readADC_multimodes:inst2\|Mux14~2 3 COMB LC_X5_Y8_N1 1 " "Info: 3: + IC(0.819 ns) + CELL(0.415 ns) = 4.751 ns; Loc. = LC_X5_Y8_N1; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { F1_readADC_multimodes:inst2|MCLK_divider[2] F1_readADC_multimodes:inst2|Mux14~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 5.162 ns F1_readADC_multimodes:inst2\|Mux14~5 4 COMB LC_X5_Y8_N2 1 " "Info: 4: + IC(0.248 ns) + CELL(0.163 ns) = 5.162 ns; Loc. = LC_X5_Y8_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|Mux14~2 F1_readADC_multimodes:inst2|Mux14~5 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.489 ns) + CELL(0.742 ns) 7.393 ns F1_readADC_multimodes:inst2\|Mux14 5 COMB LC_X4_Y7_N7 1 " "Info: 5: + IC(1.489 ns) + CELL(0.742 ns) = 7.393 ns; Loc. = LC_X4_Y7_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.231 ns" { F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 7.804 ns F1_readADC_multimodes:inst2\|ReadCLK~0 6 COMB LC_X4_Y7_N8 1 " "Info: 6: + IC(0.248 ns) + CELL(0.163 ns) = 7.804 ns; Loc. = LC_X4_Y7_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 8.215 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 7 COMB LC_X4_Y7_N9 13 " "Info: 7: + IC(0.248 ns) + CELL(0.163 ns) = 8.215 ns; Loc. = LC_X4_Y7_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.163 ns) 8.993 ns F1_readADC_multimodes:inst2\|SCKL 8 COMB LC_X4_Y7_N4 33 " "Info: 8: + IC(0.615 ns) + CELL(0.163 ns) = 8.993 ns; Loc. = LC_X4_Y7_N4; Fanout = 33; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.778 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.134 ns) + CELL(0.746 ns) 14.873 ns F20_EmulateADC:inst\|SRDATA\[14\] 9 REG LC_X2_Y10_N8 1 " "Info: 9: + IC(5.134 ns) + CELL(0.746 ns) = 14.873 ns; Loc. = LC_X2_Y10_N8; Fanout = 1; REG Node = 'F20_EmulateADC:inst\|SRDATA\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.880 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[14] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.551 ns ( 30.60 % ) " "Info: Total cell delay = 4.551 ns ( 30.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.322 ns ( 69.40 % ) " "Info: Total interconnect delay = 10.322 ns ( 69.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.873 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[2] F1_readADC_multimodes:inst2|Mux14~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.873 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[2] {} F1_readADC_multimodes:inst2|Mux14~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[14] {} } { 0.000ns 0.000ns 1.521ns 0.819ns 0.248ns 1.489ns 0.248ns 0.248ns 0.615ns 5.134ns } { 0.000ns 0.945ns 1.051ns 0.415ns 0.163ns 0.742ns 0.163ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.719 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[5] F1_readADC_multimodes:inst2|Mux6~4 F1_readADC_multimodes:inst2|Mux6~5 F1_readADC_multimodes:inst2|Mux6 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "20.719 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[5] {} F1_readADC_multimodes:inst2|Mux6~4 {} F1_readADC_multimodes:inst2|Mux6~5 {} F1_readADC_multimodes:inst2|Mux6 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[15] {} } { 0.000ns 0.000ns 1.521ns 2.240ns 1.588ns 0.626ns 0.434ns 1.634ns 1.665ns 5.134ns } { 0.000ns 0.945ns 1.051ns 0.742ns 0.163ns 0.415ns 0.163ns 1.051ns 0.601ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.873 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[2] F1_readADC_multimodes:inst2|Mux14~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.873 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[2] {} F1_readADC_multimodes:inst2|Mux14~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[14] {} } { 0.000ns 0.000ns 1.521ns 0.819ns 0.248ns 1.489ns 0.248ns 0.248ns 0.615ns 5.134ns } { 0.000ns 0.945ns 1.051ns 0.415ns 0.163ns 0.742ns 0.163ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns - " "Info: - Micro clock to output delay of source is 0.305 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.214 ns - Shortest register register " "Info: - Shortest register to register delay is 1.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst\|SRDATA\[14\] 1 REG LC_X2_Y10_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y10_N8; Fanout = 1; REG Node = 'F20_EmulateADC:inst\|SRDATA\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst|SRDATA[14] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.480 ns) 1.214 ns F20_EmulateADC:inst1\|SRDATA\[15\] 2 REG LC_X2_Y10_N9 1 " "Info: 2: + IC(0.734 ns) + CELL(0.480 ns) = 1.214 ns; Loc. = LC_X2_Y10_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { F20_EmulateADC:inst|SRDATA[14] F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.480 ns ( 39.54 % ) " "Info: Total cell delay = 0.480 ns ( 39.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.734 ns ( 60.46 % ) " "Info: Total interconnect delay = 0.734 ns ( 60.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { F20_EmulateADC:inst|SRDATA[14] F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.214 ns" { F20_EmulateADC:inst|SRDATA[14] {} F20_EmulateADC:inst1|SRDATA[15] {} } { 0.000ns 0.734ns } { 0.000ns 0.480ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.179 ns + " "Info: + Micro hold delay of destination is 0.179 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.719 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[5] F1_readADC_multimodes:inst2|Mux6~4 F1_readADC_multimodes:inst2|Mux6~5 F1_readADC_multimodes:inst2|Mux6 F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "20.719 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[5] {} F1_readADC_multimodes:inst2|Mux6~4 {} F1_readADC_multimodes:inst2|Mux6~5 {} F1_readADC_multimodes:inst2|Mux6 {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[15] {} } { 0.000ns 0.000ns 1.521ns 2.240ns 1.588ns 0.626ns 0.434ns 1.634ns 1.665ns 5.134ns } { 0.000ns 0.945ns 1.051ns 0.742ns 0.163ns 0.415ns 0.163ns 1.051ns 0.601ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.873 ns" { MCLK F1_readADC_multimodes:inst2|MCLK_divider[2] F1_readADC_multimodes:inst2|Mux14~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.873 ns" { MCLK {} MCLK~combout {} F1_readADC_multimodes:inst2|MCLK_divider[2] {} F1_readADC_multimodes:inst2|Mux14~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[14] {} } { 0.000ns 0.000ns 1.521ns 0.819ns 0.248ns 1.489ns 0.248ns 0.248ns 0.615ns 5.134ns } { 0.000ns 0.945ns 1.051ns 0.415ns 0.163ns 0.742ns 0.163ns 0.163ns 0.163ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { F20_EmulateADC:inst|SRDATA[14] F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.214 ns" { F20_EmulateADC:inst|SRDATA[14] {} F20_EmulateADC:inst1|SRDATA[15] {} } { 0.000ns 0.734ns } { 0.000ns 0.480ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SR\[0\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"SR\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst\|SRDATA\[14\] F20_EmulateADC:inst1\|SRDATA\[15\] SR\[0\] 8.771 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst\|SRDATA\[14\]\" and destination pin or register \"F20_EmulateADC:inst1\|SRDATA\[15\]\" for clock \"SR\[0\]\" (Hold time is 8.771 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.111 ns + Largest " "Info: + Largest clock skew is 10.111 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] destination 22.791 ns + Longest register " "Info: + Longest clock path from clock \"SR\[0\]\" to destination register is 22.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns SR\[0\] 1 CLK PIN_K6 15 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_K6; Fanout = 15; CLK Node = 'SR\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.195 ns) + CELL(0.601 ns) 3.741 ns F1_readADC_multimodes:inst2\|Add3~0 2 COMB LC_X4_Y6_N9 2 " "Info: 2: + IC(2.195 ns) + CELL(0.601 ns) = 3.741 ns; Loc. = LC_X4_Y6_N9; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.796 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.601 ns) 4.941 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X4_Y6_N6 3 " "Info: 3: + IC(0.599 ns) + CELL(0.601 ns) = 4.941 ns; Loc. = LC_X4_Y6_N6; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.618 ns) + CELL(0.415 ns) 5.974 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X4_Y6_N2 1 " "Info: 4: + IC(0.618 ns) + CELL(0.415 ns) = 5.974 ns; Loc. = LC_X4_Y6_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.601 ns) 8.088 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X4_Y7_N0 2 " "Info: 5: + IC(1.513 ns) + CELL(0.601 ns) = 8.088 ns; Loc. = LC_X4_Y7_N0; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.552 ns) + CELL(0.601 ns) 10.241 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2 6 COMB LC_X4_Y8_N7 2 " "Info: 6: + IC(1.552 ns) + CELL(0.601 ns) = 10.241 ns; Loc. = LC_X4_Y8_N7; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.601 ns) 11.745 ns F1_readADC_multimodes:inst2\|Mux14~5 7 COMB LC_X5_Y8_N2 1 " "Info: 7: + IC(0.903 ns) + CELL(0.601 ns) = 11.745 ns; Loc. = LC_X5_Y8_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.489 ns) + CELL(0.742 ns) 13.976 ns F1_readADC_multimodes:inst2\|Mux14 8 COMB LC_X4_Y7_N7 1 " "Info: 8: + IC(1.489 ns) + CELL(0.742 ns) = 13.976 ns; Loc. = LC_X4_Y7_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.231 ns" { F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 14.387 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X4_Y7_N8 1 " "Info: 9: + IC(0.248 ns) + CELL(0.163 ns) = 14.387 ns; Loc. = LC_X4_Y7_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 14.798 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X4_Y7_N9 13 " "Info: 10: + IC(0.248 ns) + CELL(0.163 ns) = 14.798 ns; Loc. = LC_X4_Y7_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(1.051 ns) 16.427 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 11 REG LC_X4_Y7_N4 2 " "Info: 11: + IC(0.578 ns) + CELL(1.051 ns) = 16.427 ns; Loc. = LC_X4_Y7_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.629 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.484 ns) 16.911 ns F1_readADC_multimodes:inst2\|SCKL 12 COMB LC_X4_Y7_N4 33 " "Info: 12: + IC(0.000 ns) + CELL(0.484 ns) = 16.911 ns; Loc. = LC_X4_Y7_N4; Fanout = 33; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.134 ns) + CELL(0.746 ns) 22.791 ns F20_EmulateADC:inst1\|SRDATA\[15\] 13 REG LC_X2_Y10_N9 1 " "Info: 13: + IC(5.134 ns) + CELL(0.746 ns) = 22.791 ns; Loc. = LC_X2_Y10_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.880 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.714 ns ( 33.85 % ) " "Info: Total cell delay = 7.714 ns ( 33.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.077 ns ( 66.15 % ) " "Info: Total interconnect delay = 15.077 ns ( 66.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.791 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "22.791 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[15] {} } { 0.000ns 0.000ns 2.195ns 0.599ns 0.618ns 1.513ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 0.578ns 0.000ns 5.134ns } { 0.000ns 0.945ns 0.601ns 0.601ns 0.415ns 0.601ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 1.051ns 0.484ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[0\] source 12.680 ns - Shortest register " "Info: - Shortest clock path from clock \"SR\[0\]\" to source register is 12.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns SR\[0\] 1 CLK PIN_K6 15 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_K6; Fanout = 15; CLK Node = 'SR\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.194 ns) + CELL(0.601 ns) 3.740 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X4_Y6_N7 12 " "Info: 2: + IC(2.194 ns) + CELL(0.601 ns) = 3.740 ns; Loc. = LC_X4_Y6_N7; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.795 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.742 ns) 6.022 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X4_Y7_N9 13 " "Info: 3: + IC(1.540 ns) + CELL(0.742 ns) = 6.022 ns; Loc. = LC_X4_Y7_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.282 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.163 ns) 6.800 ns F1_readADC_multimodes:inst2\|SCKL 4 COMB LC_X4_Y7_N4 33 " "Info: 4: + IC(0.615 ns) + CELL(0.163 ns) = 6.800 ns; Loc. = LC_X4_Y7_N4; Fanout = 33; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.778 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.134 ns) + CELL(0.746 ns) 12.680 ns F20_EmulateADC:inst\|SRDATA\[14\] 5 REG LC_X2_Y10_N8 1 " "Info: 5: + IC(5.134 ns) + CELL(0.746 ns) = 12.680 ns; Loc. = LC_X2_Y10_N8; Fanout = 1; REG Node = 'F20_EmulateADC:inst\|SRDATA\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.880 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[14] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.197 ns ( 25.21 % ) " "Info: Total cell delay = 3.197 ns ( 25.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.483 ns ( 74.79 % ) " "Info: Total interconnect delay = 9.483 ns ( 74.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.680 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.680 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[14] {} } { 0.000ns 0.000ns 2.194ns 1.540ns 0.615ns 5.134ns } { 0.000ns 0.945ns 0.601ns 0.742ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.791 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "22.791 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[15] {} } { 0.000ns 0.000ns 2.195ns 0.599ns 0.618ns 1.513ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 0.578ns 0.000ns 5.134ns } { 0.000ns 0.945ns 0.601ns 0.601ns 0.415ns 0.601ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 1.051ns 0.484ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.680 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.680 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[14] {} } { 0.000ns 0.000ns 2.194ns 1.540ns 0.615ns 5.134ns } { 0.000ns 0.945ns 0.601ns 0.742ns 0.163ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns - " "Info: - Micro clock to output delay of source is 0.305 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.214 ns - Shortest register register " "Info: - Shortest register to register delay is 1.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst\|SRDATA\[14\] 1 REG LC_X2_Y10_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y10_N8; Fanout = 1; REG Node = 'F20_EmulateADC:inst\|SRDATA\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst|SRDATA[14] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.480 ns) 1.214 ns F20_EmulateADC:inst1\|SRDATA\[15\] 2 REG LC_X2_Y10_N9 1 " "Info: 2: + IC(0.734 ns) + CELL(0.480 ns) = 1.214 ns; Loc. = LC_X2_Y10_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { F20_EmulateADC:inst|SRDATA[14] F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.480 ns ( 39.54 % ) " "Info: Total cell delay = 0.480 ns ( 39.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.734 ns ( 60.46 % ) " "Info: Total interconnect delay = 0.734 ns ( 60.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { F20_EmulateADC:inst|SRDATA[14] F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.214 ns" { F20_EmulateADC:inst|SRDATA[14] {} F20_EmulateADC:inst1|SRDATA[15] {} } { 0.000ns 0.734ns } { 0.000ns 0.480ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.179 ns + " "Info: + Micro hold delay of destination is 0.179 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.791 ns" { SR[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "22.791 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[15] {} } { 0.000ns 0.000ns 2.195ns 0.599ns 0.618ns 1.513ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 0.578ns 0.000ns 5.134ns } { 0.000ns 0.945ns 0.601ns 0.601ns 0.415ns 0.601ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 1.051ns 0.484ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.680 ns" { SR[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.680 ns" { SR[0] {} SR[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[14] {} } { 0.000ns 0.000ns 2.194ns 1.540ns 0.615ns 5.134ns } { 0.000ns 0.945ns 0.601ns 0.742ns 0.163ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { F20_EmulateADC:inst|SRDATA[14] F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.214 ns" { F20_EmulateADC:inst|SRDATA[14] {} F20_EmulateADC:inst1|SRDATA[15] {} } { 0.000ns 0.734ns } { 0.000ns 0.480ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "AVG\[0\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"AVG\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst\|SRDATA\[14\] F20_EmulateADC:inst1\|SRDATA\[15\] AVG\[0\] 9.04 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst\|SRDATA\[14\]\" and destination pin or register \"F20_EmulateADC:inst1\|SRDATA\[15\]\" for clock \"AVG\[0\]\" (Hold time is 9.04 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.380 ns + Largest " "Info: + Largest clock skew is 10.380 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] destination 23.239 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[0\]\" to destination register is 23.239 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[0\] 1 CLK PIN_L3 19 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_L3; Fanout = 19; CLK Node = 'AVG\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.527 ns) + CELL(0.742 ns) 4.189 ns F1_readADC_multimodes:inst2\|Add3~0 2 COMB LC_X4_Y6_N9 2 " "Info: 2: + IC(2.527 ns) + CELL(0.742 ns) = 4.189 ns; Loc. = LC_X4_Y6_N9; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.269 ns" { AVG[0] F1_readADC_multimodes:inst2|Add3~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.601 ns) 5.389 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X4_Y6_N6 3 " "Info: 3: + IC(0.599 ns) + CELL(0.601 ns) = 5.389 ns; Loc. = LC_X4_Y6_N6; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.618 ns) + CELL(0.415 ns) 6.422 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X4_Y6_N2 1 " "Info: 4: + IC(0.618 ns) + CELL(0.415 ns) = 6.422 ns; Loc. = LC_X4_Y6_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.601 ns) 8.536 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X4_Y7_N0 2 " "Info: 5: + IC(1.513 ns) + CELL(0.601 ns) = 8.536 ns; Loc. = LC_X4_Y7_N0; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.552 ns) + CELL(0.601 ns) 10.689 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2 6 COMB LC_X4_Y8_N7 2 " "Info: 6: + IC(1.552 ns) + CELL(0.601 ns) = 10.689 ns; Loc. = LC_X4_Y8_N7; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.601 ns) 12.193 ns F1_readADC_multimodes:inst2\|Mux14~5 7 COMB LC_X5_Y8_N2 1 " "Info: 7: + IC(0.903 ns) + CELL(0.601 ns) = 12.193 ns; Loc. = LC_X5_Y8_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.489 ns) + CELL(0.742 ns) 14.424 ns F1_readADC_multimodes:inst2\|Mux14 8 COMB LC_X4_Y7_N7 1 " "Info: 8: + IC(1.489 ns) + CELL(0.742 ns) = 14.424 ns; Loc. = LC_X4_Y7_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.231 ns" { F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 14.835 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X4_Y7_N8 1 " "Info: 9: + IC(0.248 ns) + CELL(0.163 ns) = 14.835 ns; Loc. = LC_X4_Y7_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 15.246 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X4_Y7_N9 13 " "Info: 10: + IC(0.248 ns) + CELL(0.163 ns) = 15.246 ns; Loc. = LC_X4_Y7_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(1.051 ns) 16.875 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 11 REG LC_X4_Y7_N4 2 " "Info: 11: + IC(0.578 ns) + CELL(1.051 ns) = 16.875 ns; Loc. = LC_X4_Y7_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.629 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.484 ns) 17.359 ns F1_readADC_multimodes:inst2\|SCKL 12 COMB LC_X4_Y7_N4 33 " "Info: 12: + IC(0.000 ns) + CELL(0.484 ns) = 17.359 ns; Loc. = LC_X4_Y7_N4; Fanout = 33; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.134 ns) + CELL(0.746 ns) 23.239 ns F20_EmulateADC:inst1\|SRDATA\[15\] 13 REG LC_X2_Y10_N9 1 " "Info: 13: + IC(5.134 ns) + CELL(0.746 ns) = 23.239 ns; Loc. = LC_X2_Y10_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.880 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.830 ns ( 33.69 % ) " "Info: Total cell delay = 7.830 ns ( 33.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.409 ns ( 66.31 % ) " "Info: Total interconnect delay = 15.409 ns ( 66.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.239 ns" { AVG[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.239 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[15] {} } { 0.000ns 0.000ns 2.527ns 0.599ns 0.618ns 1.513ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 0.578ns 0.000ns 5.134ns } { 0.000ns 0.920ns 0.742ns 0.601ns 0.415ns 0.601ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 1.051ns 0.484ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] source 12.859 ns - Shortest register " "Info: - Shortest clock path from clock \"AVG\[0\]\" to source register is 12.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[0\] 1 CLK PIN_L3 19 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_L3; Fanout = 19; CLK Node = 'AVG\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.584 ns) + CELL(0.415 ns) 3.919 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X4_Y6_N7 12 " "Info: 2: + IC(2.584 ns) + CELL(0.415 ns) = 3.919 ns; Loc. = LC_X4_Y6_N7; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.999 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.742 ns) 6.201 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X4_Y7_N9 13 " "Info: 3: + IC(1.540 ns) + CELL(0.742 ns) = 6.201 ns; Loc. = LC_X4_Y7_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.282 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.163 ns) 6.979 ns F1_readADC_multimodes:inst2\|SCKL 4 COMB LC_X4_Y7_N4 33 " "Info: 4: + IC(0.615 ns) + CELL(0.163 ns) = 6.979 ns; Loc. = LC_X4_Y7_N4; Fanout = 33; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.778 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.134 ns) + CELL(0.746 ns) 12.859 ns F20_EmulateADC:inst\|SRDATA\[14\] 5 REG LC_X2_Y10_N8 1 " "Info: 5: + IC(5.134 ns) + CELL(0.746 ns) = 12.859 ns; Loc. = LC_X2_Y10_N8; Fanout = 1; REG Node = 'F20_EmulateADC:inst\|SRDATA\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.880 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[14] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.986 ns ( 23.22 % ) " "Info: Total cell delay = 2.986 ns ( 23.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.873 ns ( 76.78 % ) " "Info: Total interconnect delay = 9.873 ns ( 76.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.859 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.859 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[14] {} } { 0.000ns 0.000ns 2.584ns 1.540ns 0.615ns 5.134ns } { 0.000ns 0.920ns 0.415ns 0.742ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.239 ns" { AVG[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.239 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[15] {} } { 0.000ns 0.000ns 2.527ns 0.599ns 0.618ns 1.513ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 0.578ns 0.000ns 5.134ns } { 0.000ns 0.920ns 0.742ns 0.601ns 0.415ns 0.601ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 1.051ns 0.484ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.859 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.859 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[14] {} } { 0.000ns 0.000ns 2.584ns 1.540ns 0.615ns 5.134ns } { 0.000ns 0.920ns 0.415ns 0.742ns 0.163ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns - " "Info: - Micro clock to output delay of source is 0.305 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.214 ns - Shortest register register " "Info: - Shortest register to register delay is 1.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst\|SRDATA\[14\] 1 REG LC_X2_Y10_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y10_N8; Fanout = 1; REG Node = 'F20_EmulateADC:inst\|SRDATA\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst|SRDATA[14] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.480 ns) 1.214 ns F20_EmulateADC:inst1\|SRDATA\[15\] 2 REG LC_X2_Y10_N9 1 " "Info: 2: + IC(0.734 ns) + CELL(0.480 ns) = 1.214 ns; Loc. = LC_X2_Y10_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { F20_EmulateADC:inst|SRDATA[14] F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.480 ns ( 39.54 % ) " "Info: Total cell delay = 0.480 ns ( 39.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.734 ns ( 60.46 % ) " "Info: Total interconnect delay = 0.734 ns ( 60.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { F20_EmulateADC:inst|SRDATA[14] F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.214 ns" { F20_EmulateADC:inst|SRDATA[14] {} F20_EmulateADC:inst1|SRDATA[15] {} } { 0.000ns 0.734ns } { 0.000ns 0.480ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.179 ns + " "Info: + Micro hold delay of destination is 0.179 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.239 ns" { AVG[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.239 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[15] {} } { 0.000ns 0.000ns 2.527ns 0.599ns 0.618ns 1.513ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 0.578ns 0.000ns 5.134ns } { 0.000ns 0.920ns 0.742ns 0.601ns 0.415ns 0.601ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 1.051ns 0.484ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.859 ns" { AVG[0] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.859 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[14] {} } { 0.000ns 0.000ns 2.584ns 1.540ns 0.615ns 5.134ns } { 0.000ns 0.920ns 0.415ns 0.742ns 0.163ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { F20_EmulateADC:inst|SRDATA[14] F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.214 ns" { F20_EmulateADC:inst|SRDATA[14] {} F20_EmulateADC:inst1|SRDATA[15] {} } { 0.000ns 0.734ns } { 0.000ns 0.480ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "AVG\[1\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"AVG\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst\|SRDATA\[14\] F20_EmulateADC:inst1\|SRDATA\[15\] AVG\[1\] 8.622 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst\|SRDATA\[14\]\" and destination pin or register \"F20_EmulateADC:inst1\|SRDATA\[15\]\" for clock \"AVG\[1\]\" (Hold time is 8.622 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.962 ns + Largest " "Info: + Largest clock skew is 9.962 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] destination 22.394 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[1\]\" to destination register is 22.394 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[1\] 1 CLK PIN_T6 20 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_T6; Fanout = 20; CLK Node = 'AVG\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.830 ns) + CELL(0.742 ns) 3.492 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X4_Y6_N7 12 " "Info: 2: + IC(1.830 ns) + CELL(0.742 ns) = 3.492 ns; Loc. = LC_X4_Y6_N7; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.572 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.415 ns) 4.544 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X4_Y6_N6 3 " "Info: 3: + IC(0.637 ns) + CELL(0.415 ns) = 4.544 ns; Loc. = LC_X4_Y6_N6; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.618 ns) + CELL(0.415 ns) 5.577 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X4_Y6_N2 1 " "Info: 4: + IC(0.618 ns) + CELL(0.415 ns) = 5.577 ns; Loc. = LC_X4_Y6_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.601 ns) 7.691 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X4_Y7_N0 2 " "Info: 5: + IC(1.513 ns) + CELL(0.601 ns) = 7.691 ns; Loc. = LC_X4_Y7_N0; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.552 ns) + CELL(0.601 ns) 9.844 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2 6 COMB LC_X4_Y8_N7 2 " "Info: 6: + IC(1.552 ns) + CELL(0.601 ns) = 9.844 ns; Loc. = LC_X4_Y8_N7; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.601 ns) 11.348 ns F1_readADC_multimodes:inst2\|Mux14~5 7 COMB LC_X5_Y8_N2 1 " "Info: 7: + IC(0.903 ns) + CELL(0.601 ns) = 11.348 ns; Loc. = LC_X5_Y8_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.489 ns) + CELL(0.742 ns) 13.579 ns F1_readADC_multimodes:inst2\|Mux14 8 COMB LC_X4_Y7_N7 1 " "Info: 8: + IC(1.489 ns) + CELL(0.742 ns) = 13.579 ns; Loc. = LC_X4_Y7_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.231 ns" { F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 13.990 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X4_Y7_N8 1 " "Info: 9: + IC(0.248 ns) + CELL(0.163 ns) = 13.990 ns; Loc. = LC_X4_Y7_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 14.401 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X4_Y7_N9 13 " "Info: 10: + IC(0.248 ns) + CELL(0.163 ns) = 14.401 ns; Loc. = LC_X4_Y7_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(1.051 ns) 16.030 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 11 REG LC_X4_Y7_N4 2 " "Info: 11: + IC(0.578 ns) + CELL(1.051 ns) = 16.030 ns; Loc. = LC_X4_Y7_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.629 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.484 ns) 16.514 ns F1_readADC_multimodes:inst2\|SCKL 12 COMB LC_X4_Y7_N4 33 " "Info: 12: + IC(0.000 ns) + CELL(0.484 ns) = 16.514 ns; Loc. = LC_X4_Y7_N4; Fanout = 33; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.134 ns) + CELL(0.746 ns) 22.394 ns F20_EmulateADC:inst1\|SRDATA\[15\] 13 REG LC_X2_Y10_N9 1 " "Info: 13: + IC(5.134 ns) + CELL(0.746 ns) = 22.394 ns; Loc. = LC_X2_Y10_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.880 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.644 ns ( 34.13 % ) " "Info: Total cell delay = 7.644 ns ( 34.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.750 ns ( 65.87 % ) " "Info: Total interconnect delay = 14.750 ns ( 65.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.394 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "22.394 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[15] {} } { 0.000ns 0.000ns 1.830ns 0.637ns 0.618ns 1.513ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 0.578ns 0.000ns 5.134ns } { 0.000ns 0.920ns 0.742ns 0.415ns 0.415ns 0.601ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 1.051ns 0.484ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[1\] source 12.432 ns - Shortest register " "Info: - Shortest clock path from clock \"AVG\[1\]\" to source register is 12.432 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[1\] 1 CLK PIN_T6 20 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_T6; Fanout = 20; CLK Node = 'AVG\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.830 ns) + CELL(0.742 ns) 3.492 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X4_Y6_N7 12 " "Info: 2: + IC(1.830 ns) + CELL(0.742 ns) = 3.492 ns; Loc. = LC_X4_Y6_N7; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.572 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.742 ns) 5.774 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X4_Y7_N9 13 " "Info: 3: + IC(1.540 ns) + CELL(0.742 ns) = 5.774 ns; Loc. = LC_X4_Y7_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.282 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.163 ns) 6.552 ns F1_readADC_multimodes:inst2\|SCKL 4 COMB LC_X4_Y7_N4 33 " "Info: 4: + IC(0.615 ns) + CELL(0.163 ns) = 6.552 ns; Loc. = LC_X4_Y7_N4; Fanout = 33; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.778 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.134 ns) + CELL(0.746 ns) 12.432 ns F20_EmulateADC:inst\|SRDATA\[14\] 5 REG LC_X2_Y10_N8 1 " "Info: 5: + IC(5.134 ns) + CELL(0.746 ns) = 12.432 ns; Loc. = LC_X2_Y10_N8; Fanout = 1; REG Node = 'F20_EmulateADC:inst\|SRDATA\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.880 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[14] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.313 ns ( 26.65 % ) " "Info: Total cell delay = 3.313 ns ( 26.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.119 ns ( 73.35 % ) " "Info: Total interconnect delay = 9.119 ns ( 73.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.432 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.432 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[14] {} } { 0.000ns 0.000ns 1.830ns 1.540ns 0.615ns 5.134ns } { 0.000ns 0.920ns 0.742ns 0.742ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.394 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "22.394 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[15] {} } { 0.000ns 0.000ns 1.830ns 0.637ns 0.618ns 1.513ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 0.578ns 0.000ns 5.134ns } { 0.000ns 0.920ns 0.742ns 0.415ns 0.415ns 0.601ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 1.051ns 0.484ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.432 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.432 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[14] {} } { 0.000ns 0.000ns 1.830ns 1.540ns 0.615ns 5.134ns } { 0.000ns 0.920ns 0.742ns 0.742ns 0.163ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns - " "Info: - Micro clock to output delay of source is 0.305 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.214 ns - Shortest register register " "Info: - Shortest register to register delay is 1.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst\|SRDATA\[14\] 1 REG LC_X2_Y10_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y10_N8; Fanout = 1; REG Node = 'F20_EmulateADC:inst\|SRDATA\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst|SRDATA[14] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.480 ns) 1.214 ns F20_EmulateADC:inst1\|SRDATA\[15\] 2 REG LC_X2_Y10_N9 1 " "Info: 2: + IC(0.734 ns) + CELL(0.480 ns) = 1.214 ns; Loc. = LC_X2_Y10_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { F20_EmulateADC:inst|SRDATA[14] F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.480 ns ( 39.54 % ) " "Info: Total cell delay = 0.480 ns ( 39.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.734 ns ( 60.46 % ) " "Info: Total interconnect delay = 0.734 ns ( 60.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { F20_EmulateADC:inst|SRDATA[14] F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.214 ns" { F20_EmulateADC:inst|SRDATA[14] {} F20_EmulateADC:inst1|SRDATA[15] {} } { 0.000ns 0.734ns } { 0.000ns 0.480ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.179 ns + " "Info: + Micro hold delay of destination is 0.179 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.394 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "22.394 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[15] {} } { 0.000ns 0.000ns 1.830ns 0.637ns 0.618ns 1.513ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 0.578ns 0.000ns 5.134ns } { 0.000ns 0.920ns 0.742ns 0.415ns 0.415ns 0.601ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 1.051ns 0.484ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.432 ns" { AVG[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.432 ns" { AVG[1] {} AVG[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[14] {} } { 0.000ns 0.000ns 1.830ns 1.540ns 0.615ns 5.134ns } { 0.000ns 0.920ns 0.742ns 0.742ns 0.163ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { F20_EmulateADC:inst|SRDATA[14] F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.214 ns" { F20_EmulateADC:inst|SRDATA[14] {} F20_EmulateADC:inst1|SRDATA[15] {} } { 0.000ns 0.734ns } { 0.000ns 0.480ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SR\[1\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"SR\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst\|SRDATA\[14\] F20_EmulateADC:inst1\|SRDATA\[15\] SR\[1\] 8.772 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst\|SRDATA\[14\]\" and destination pin or register \"F20_EmulateADC:inst1\|SRDATA\[15\]\" for clock \"SR\[1\]\" (Hold time is 8.772 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.112 ns + Largest " "Info: + Largest clock skew is 10.112 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] destination 21.895 ns + Longest register " "Info: + Longest clock path from clock \"SR\[1\]\" to destination register is 21.895 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns SR\[1\] 1 CLK PIN_N1 13 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_N1; Fanout = 13; CLK Node = 'SR\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.762 ns) + CELL(0.163 ns) 2.845 ns F1_readADC_multimodes:inst2\|Add3~0 2 COMB LC_X4_Y6_N9 2 " "Info: 2: + IC(1.762 ns) + CELL(0.163 ns) = 2.845 ns; Loc. = LC_X4_Y6_N9; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.925 ns" { SR[1] F1_readADC_multimodes:inst2|Add3~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.601 ns) 4.045 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X4_Y6_N6 3 " "Info: 3: + IC(0.599 ns) + CELL(0.601 ns) = 4.045 ns; Loc. = LC_X4_Y6_N6; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.618 ns) + CELL(0.415 ns) 5.078 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X4_Y6_N2 1 " "Info: 4: + IC(0.618 ns) + CELL(0.415 ns) = 5.078 ns; Loc. = LC_X4_Y6_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.601 ns) 7.192 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X4_Y7_N0 2 " "Info: 5: + IC(1.513 ns) + CELL(0.601 ns) = 7.192 ns; Loc. = LC_X4_Y7_N0; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.552 ns) + CELL(0.601 ns) 9.345 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2 6 COMB LC_X4_Y8_N7 2 " "Info: 6: + IC(1.552 ns) + CELL(0.601 ns) = 9.345 ns; Loc. = LC_X4_Y8_N7; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.601 ns) 10.849 ns F1_readADC_multimodes:inst2\|Mux14~5 7 COMB LC_X5_Y8_N2 1 " "Info: 7: + IC(0.903 ns) + CELL(0.601 ns) = 10.849 ns; Loc. = LC_X5_Y8_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.489 ns) + CELL(0.742 ns) 13.080 ns F1_readADC_multimodes:inst2\|Mux14 8 COMB LC_X4_Y7_N7 1 " "Info: 8: + IC(1.489 ns) + CELL(0.742 ns) = 13.080 ns; Loc. = LC_X4_Y7_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.231 ns" { F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 13.491 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X4_Y7_N8 1 " "Info: 9: + IC(0.248 ns) + CELL(0.163 ns) = 13.491 ns; Loc. = LC_X4_Y7_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 13.902 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X4_Y7_N9 13 " "Info: 10: + IC(0.248 ns) + CELL(0.163 ns) = 13.902 ns; Loc. = LC_X4_Y7_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(1.051 ns) 15.531 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 11 REG LC_X4_Y7_N4 2 " "Info: 11: + IC(0.578 ns) + CELL(1.051 ns) = 15.531 ns; Loc. = LC_X4_Y7_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.629 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.484 ns) 16.015 ns F1_readADC_multimodes:inst2\|SCKL 12 COMB LC_X4_Y7_N4 33 " "Info: 12: + IC(0.000 ns) + CELL(0.484 ns) = 16.015 ns; Loc. = LC_X4_Y7_N4; Fanout = 33; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.134 ns) + CELL(0.746 ns) 21.895 ns F20_EmulateADC:inst1\|SRDATA\[15\] 13 REG LC_X2_Y10_N9 1 " "Info: 13: + IC(5.134 ns) + CELL(0.746 ns) = 21.895 ns; Loc. = LC_X2_Y10_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.880 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.251 ns ( 33.12 % ) " "Info: Total cell delay = 7.251 ns ( 33.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.644 ns ( 66.88 % ) " "Info: Total interconnect delay = 14.644 ns ( 66.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.895 ns" { SR[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "21.895 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[15] {} } { 0.000ns 0.000ns 1.762ns 0.599ns 0.618ns 1.513ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 0.578ns 0.000ns 5.134ns } { 0.000ns 0.920ns 0.163ns 0.601ns 0.415ns 0.601ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 1.051ns 0.484ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[1\] source 11.783 ns - Shortest register " "Info: - Shortest clock path from clock \"SR\[1\]\" to source register is 11.783 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns SR\[1\] 1 CLK PIN_N1 13 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_N1; Fanout = 13; CLK Node = 'SR\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[1] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.760 ns) + CELL(0.163 ns) 2.843 ns F1_readADC_multimodes:inst2\|Add0~0 2 COMB LC_X4_Y6_N7 12 " "Info: 2: + IC(1.760 ns) + CELL(0.163 ns) = 2.843 ns; Loc. = LC_X4_Y6_N7; Fanout = 12; COMB Node = 'F1_readADC_multimodes:inst2\|Add0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.923 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.540 ns) + CELL(0.742 ns) 5.125 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 3 COMB LC_X4_Y7_N9 13 " "Info: 3: + IC(1.540 ns) + CELL(0.742 ns) = 5.125 ns; Loc. = LC_X4_Y7_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.282 ns" { F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.163 ns) 5.903 ns F1_readADC_multimodes:inst2\|SCKL 4 COMB LC_X4_Y7_N4 33 " "Info: 4: + IC(0.615 ns) + CELL(0.163 ns) = 5.903 ns; Loc. = LC_X4_Y7_N4; Fanout = 33; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.778 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.134 ns) + CELL(0.746 ns) 11.783 ns F20_EmulateADC:inst\|SRDATA\[14\] 5 REG LC_X2_Y10_N8 1 " "Info: 5: + IC(5.134 ns) + CELL(0.746 ns) = 11.783 ns; Loc. = LC_X2_Y10_N8; Fanout = 1; REG Node = 'F20_EmulateADC:inst\|SRDATA\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.880 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[14] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.734 ns ( 23.20 % ) " "Info: Total cell delay = 2.734 ns ( 23.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.049 ns ( 76.80 % ) " "Info: Total interconnect delay = 9.049 ns ( 76.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.783 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.783 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[14] {} } { 0.000ns 0.000ns 1.760ns 1.540ns 0.615ns 5.134ns } { 0.000ns 0.920ns 0.163ns 0.742ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.895 ns" { SR[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "21.895 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[15] {} } { 0.000ns 0.000ns 1.762ns 0.599ns 0.618ns 1.513ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 0.578ns 0.000ns 5.134ns } { 0.000ns 0.920ns 0.163ns 0.601ns 0.415ns 0.601ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 1.051ns 0.484ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.783 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.783 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[14] {} } { 0.000ns 0.000ns 1.760ns 1.540ns 0.615ns 5.134ns } { 0.000ns 0.920ns 0.163ns 0.742ns 0.163ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns - " "Info: - Micro clock to output delay of source is 0.305 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.214 ns - Shortest register register " "Info: - Shortest register to register delay is 1.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst\|SRDATA\[14\] 1 REG LC_X2_Y10_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y10_N8; Fanout = 1; REG Node = 'F20_EmulateADC:inst\|SRDATA\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst|SRDATA[14] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.480 ns) 1.214 ns F20_EmulateADC:inst1\|SRDATA\[15\] 2 REG LC_X2_Y10_N9 1 " "Info: 2: + IC(0.734 ns) + CELL(0.480 ns) = 1.214 ns; Loc. = LC_X2_Y10_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { F20_EmulateADC:inst|SRDATA[14] F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.480 ns ( 39.54 % ) " "Info: Total cell delay = 0.480 ns ( 39.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.734 ns ( 60.46 % ) " "Info: Total interconnect delay = 0.734 ns ( 60.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { F20_EmulateADC:inst|SRDATA[14] F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.214 ns" { F20_EmulateADC:inst|SRDATA[14] {} F20_EmulateADC:inst1|SRDATA[15] {} } { 0.000ns 0.734ns } { 0.000ns 0.480ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.179 ns + " "Info: + Micro hold delay of destination is 0.179 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.895 ns" { SR[1] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "21.895 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[15] {} } { 0.000ns 0.000ns 1.762ns 0.599ns 0.618ns 1.513ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 0.578ns 0.000ns 5.134ns } { 0.000ns 0.920ns 0.163ns 0.601ns 0.415ns 0.601ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 1.051ns 0.484ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.783 ns" { SR[1] F1_readADC_multimodes:inst2|Add0~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.783 ns" { SR[1] {} SR[1]~combout {} F1_readADC_multimodes:inst2|Add0~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[14] {} } { 0.000ns 0.000ns 1.760ns 1.540ns 0.615ns 5.134ns } { 0.000ns 0.920ns 0.163ns 0.742ns 0.163ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { F20_EmulateADC:inst|SRDATA[14] F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.214 ns" { F20_EmulateADC:inst|SRDATA[14] {} F20_EmulateADC:inst1|SRDATA[15] {} } { 0.000ns 0.734ns } { 0.000ns 0.480ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SR\[2\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"SR\[2\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst\|SRDATA\[14\] F20_EmulateADC:inst1\|SRDATA\[15\] SR\[2\] 9.266 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst\|SRDATA\[14\]\" and destination pin or register \"F20_EmulateADC:inst1\|SRDATA\[15\]\" for clock \"SR\[2\]\" (Hold time is 9.266 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.606 ns + Largest " "Info: + Largest clock skew is 10.606 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] destination 22.436 ns + Longest register " "Info: + Longest clock path from clock \"SR\[2\]\" to destination register is 22.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns SR\[2\] 1 CLK PIN_K17 16 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_K17; Fanout = 16; CLK Node = 'SR\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.503 ns) + CELL(0.163 ns) 4.586 ns F1_readADC_multimodes:inst2\|Add3~2 2 COMB LC_X4_Y6_N6 3 " "Info: 2: + IC(3.503 ns) + CELL(0.163 ns) = 4.586 ns; Loc. = LC_X4_Y6_N6; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.666 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.618 ns) + CELL(0.415 ns) 5.619 ns F1_readADC_multimodes:inst2\|Add2~1 3 COMB LC_X4_Y6_N2 1 " "Info: 3: + IC(0.618 ns) + CELL(0.415 ns) = 5.619 ns; Loc. = LC_X4_Y6_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.601 ns) 7.733 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 4 COMB LC_X4_Y7_N0 2 " "Info: 4: + IC(1.513 ns) + CELL(0.601 ns) = 7.733 ns; Loc. = LC_X4_Y7_N0; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.552 ns) + CELL(0.601 ns) 9.886 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2 5 COMB LC_X4_Y8_N7 2 " "Info: 5: + IC(1.552 ns) + CELL(0.601 ns) = 9.886 ns; Loc. = LC_X4_Y8_N7; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.601 ns) 11.390 ns F1_readADC_multimodes:inst2\|Mux14~5 6 COMB LC_X5_Y8_N2 1 " "Info: 6: + IC(0.903 ns) + CELL(0.601 ns) = 11.390 ns; Loc. = LC_X5_Y8_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.489 ns) + CELL(0.742 ns) 13.621 ns F1_readADC_multimodes:inst2\|Mux14 7 COMB LC_X4_Y7_N7 1 " "Info: 7: + IC(1.489 ns) + CELL(0.742 ns) = 13.621 ns; Loc. = LC_X4_Y7_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.231 ns" { F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 14.032 ns F1_readADC_multimodes:inst2\|ReadCLK~0 8 COMB LC_X4_Y7_N8 1 " "Info: 8: + IC(0.248 ns) + CELL(0.163 ns) = 14.032 ns; Loc. = LC_X4_Y7_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 14.443 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 9 COMB LC_X4_Y7_N9 13 " "Info: 9: + IC(0.248 ns) + CELL(0.163 ns) = 14.443 ns; Loc. = LC_X4_Y7_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(1.051 ns) 16.072 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 10 REG LC_X4_Y7_N4 2 " "Info: 10: + IC(0.578 ns) + CELL(1.051 ns) = 16.072 ns; Loc. = LC_X4_Y7_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.629 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.484 ns) 16.556 ns F1_readADC_multimodes:inst2\|SCKL 11 COMB LC_X4_Y7_N4 33 " "Info: 11: + IC(0.000 ns) + CELL(0.484 ns) = 16.556 ns; Loc. = LC_X4_Y7_N4; Fanout = 33; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.134 ns) + CELL(0.746 ns) 22.436 ns F20_EmulateADC:inst1\|SRDATA\[15\] 12 REG LC_X2_Y10_N9 1 " "Info: 12: + IC(5.134 ns) + CELL(0.746 ns) = 22.436 ns; Loc. = LC_X2_Y10_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.880 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.650 ns ( 29.64 % ) " "Info: Total cell delay = 6.650 ns ( 29.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.786 ns ( 70.36 % ) " "Info: Total interconnect delay = 15.786 ns ( 70.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.436 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "22.436 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[15] {} } { 0.000ns 0.000ns 3.503ns 0.618ns 1.513ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 0.578ns 0.000ns 5.134ns } { 0.000ns 0.920ns 0.163ns 0.415ns 0.601ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 1.051ns 0.484ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SR\[2\] source 11.830 ns - Shortest register " "Info: - Shortest clock path from clock \"SR\[2\]\" to source register is 11.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns SR\[2\] 1 CLK PIN_K17 16 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_K17; Fanout = 16; CLK Node = 'SR\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 64 680 848 80 "SR\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.651 ns) + CELL(0.601 ns) 5.172 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 2 COMB LC_X4_Y7_N9 13 " "Info: 2: + IC(3.651 ns) + CELL(0.601 ns) = 5.172 ns; Loc. = LC_X4_Y7_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.252 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.163 ns) 5.950 ns F1_readADC_multimodes:inst2\|SCKL 3 COMB LC_X4_Y7_N4 33 " "Info: 3: + IC(0.615 ns) + CELL(0.163 ns) = 5.950 ns; Loc. = LC_X4_Y7_N4; Fanout = 33; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.778 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.134 ns) + CELL(0.746 ns) 11.830 ns F20_EmulateADC:inst\|SRDATA\[14\] 4 REG LC_X2_Y10_N8 1 " "Info: 4: + IC(5.134 ns) + CELL(0.746 ns) = 11.830 ns; Loc. = LC_X2_Y10_N8; Fanout = 1; REG Node = 'F20_EmulateADC:inst\|SRDATA\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.880 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[14] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.430 ns ( 20.54 % ) " "Info: Total cell delay = 2.430 ns ( 20.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.400 ns ( 79.46 % ) " "Info: Total interconnect delay = 9.400 ns ( 79.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.830 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.830 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[14] {} } { 0.000ns 0.000ns 3.651ns 0.615ns 5.134ns } { 0.000ns 0.920ns 0.601ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.436 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "22.436 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[15] {} } { 0.000ns 0.000ns 3.503ns 0.618ns 1.513ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 0.578ns 0.000ns 5.134ns } { 0.000ns 0.920ns 0.163ns 0.415ns 0.601ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 1.051ns 0.484ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.830 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.830 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[14] {} } { 0.000ns 0.000ns 3.651ns 0.615ns 5.134ns } { 0.000ns 0.920ns 0.601ns 0.163ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns - " "Info: - Micro clock to output delay of source is 0.305 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.214 ns - Shortest register register " "Info: - Shortest register to register delay is 1.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst\|SRDATA\[14\] 1 REG LC_X2_Y10_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y10_N8; Fanout = 1; REG Node = 'F20_EmulateADC:inst\|SRDATA\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst|SRDATA[14] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.480 ns) 1.214 ns F20_EmulateADC:inst1\|SRDATA\[15\] 2 REG LC_X2_Y10_N9 1 " "Info: 2: + IC(0.734 ns) + CELL(0.480 ns) = 1.214 ns; Loc. = LC_X2_Y10_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { F20_EmulateADC:inst|SRDATA[14] F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.480 ns ( 39.54 % ) " "Info: Total cell delay = 0.480 ns ( 39.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.734 ns ( 60.46 % ) " "Info: Total interconnect delay = 0.734 ns ( 60.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { F20_EmulateADC:inst|SRDATA[14] F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.214 ns" { F20_EmulateADC:inst|SRDATA[14] {} F20_EmulateADC:inst1|SRDATA[15] {} } { 0.000ns 0.734ns } { 0.000ns 0.480ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.179 ns + " "Info: + Micro hold delay of destination is 0.179 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "22.436 ns" { SR[2] F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "22.436 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[15] {} } { 0.000ns 0.000ns 3.503ns 0.618ns 1.513ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 0.578ns 0.000ns 5.134ns } { 0.000ns 0.920ns 0.163ns 0.415ns 0.601ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 1.051ns 0.484ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.830 ns" { SR[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.830 ns" { SR[2] {} SR[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[14] {} } { 0.000ns 0.000ns 3.651ns 0.615ns 5.134ns } { 0.000ns 0.920ns 0.601ns 0.163ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { F20_EmulateADC:inst|SRDATA[14] F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.214 ns" { F20_EmulateADC:inst|SRDATA[14] {} F20_EmulateADC:inst1|SRDATA[15] {} } { 0.000ns 0.734ns } { 0.000ns 0.480ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "AVG\[2\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"AVG\[2\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "F20_EmulateADC:inst\|SRDATA\[14\] F20_EmulateADC:inst1\|SRDATA\[15\] AVG\[2\] 8.679 ns " "Info: Found hold time violation between source  pin or register \"F20_EmulateADC:inst\|SRDATA\[14\]\" and destination pin or register \"F20_EmulateADC:inst1\|SRDATA\[15\]\" for clock \"AVG\[2\]\" (Hold time is 8.679 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "10.019 ns + Largest " "Info: + Largest clock skew is 10.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] destination 19.991 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[2\]\" to destination register is 19.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[2\] 1 CLK PIN_N7 28 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_N7; Fanout = 28; CLK Node = 'AVG\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.980 ns) + CELL(0.415 ns) 3.315 ns F1_readADC_multimodes:inst2\|Equal1~0 2 COMB LC_X4_Y6_N1 11 " "Info: 2: + IC(1.980 ns) + CELL(0.415 ns) = 3.315 ns; Loc. = LC_X4_Y6_N1; Fanout = 11; COMB Node = 'F1_readADC_multimodes:inst2\|Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.395 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal1~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 320 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(0.415 ns) 5.288 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 3 COMB LC_X4_Y7_N0 2 " "Info: 3: + IC(1.558 ns) + CELL(0.415 ns) = 5.288 ns; Loc. = LC_X4_Y7_N0; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.973 ns" { F1_readADC_multimodes:inst2|Equal1~0 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.552 ns) + CELL(0.601 ns) 7.441 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2 4 COMB LC_X4_Y8_N7 2 " "Info: 4: + IC(1.552 ns) + CELL(0.601 ns) = 7.441 ns; Loc. = LC_X4_Y8_N7; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.601 ns) 8.945 ns F1_readADC_multimodes:inst2\|Mux14~5 5 COMB LC_X5_Y8_N2 1 " "Info: 5: + IC(0.903 ns) + CELL(0.601 ns) = 8.945 ns; Loc. = LC_X5_Y8_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.489 ns) + CELL(0.742 ns) 11.176 ns F1_readADC_multimodes:inst2\|Mux14 6 COMB LC_X4_Y7_N7 1 " "Info: 6: + IC(1.489 ns) + CELL(0.742 ns) = 11.176 ns; Loc. = LC_X4_Y7_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.231 ns" { F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 11.587 ns F1_readADC_multimodes:inst2\|ReadCLK~0 7 COMB LC_X4_Y7_N8 1 " "Info: 7: + IC(0.248 ns) + CELL(0.163 ns) = 11.587 ns; Loc. = LC_X4_Y7_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 11.998 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 8 COMB LC_X4_Y7_N9 13 " "Info: 8: + IC(0.248 ns) + CELL(0.163 ns) = 11.998 ns; Loc. = LC_X4_Y7_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(1.051 ns) 13.627 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 9 REG LC_X4_Y7_N4 2 " "Info: 9: + IC(0.578 ns) + CELL(1.051 ns) = 13.627 ns; Loc. = LC_X4_Y7_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.629 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.484 ns) 14.111 ns F1_readADC_multimodes:inst2\|SCKL 10 COMB LC_X4_Y7_N4 33 " "Info: 10: + IC(0.000 ns) + CELL(0.484 ns) = 14.111 ns; Loc. = LC_X4_Y7_N4; Fanout = 33; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.134 ns) + CELL(0.746 ns) 19.991 ns F20_EmulateADC:inst1\|SRDATA\[15\] 11 REG LC_X2_Y10_N9 1 " "Info: 11: + IC(5.134 ns) + CELL(0.746 ns) = 19.991 ns; Loc. = LC_X2_Y10_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.880 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.301 ns ( 31.52 % ) " "Info: Total cell delay = 6.301 ns ( 31.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.690 ns ( 68.48 % ) " "Info: Total interconnect delay = 13.690 ns ( 68.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.991 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal1~0 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.991 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Equal1~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[15] {} } { 0.000ns 0.000ns 1.980ns 1.558ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 0.578ns 0.000ns 5.134ns } { 0.000ns 0.920ns 0.415ns 0.415ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 1.051ns 0.484ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] source 9.972 ns - Shortest register " "Info: - Shortest clock path from clock \"AVG\[2\]\" to source register is 9.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[2\] 1 CLK PIN_N7 28 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_N7; Fanout = 28; CLK Node = 'AVG\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.979 ns) + CELL(0.415 ns) 3.314 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 2 COMB LC_X4_Y7_N9 13 " "Info: 2: + IC(1.979 ns) + CELL(0.415 ns) = 3.314 ns; Loc. = LC_X4_Y7_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.394 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.163 ns) 4.092 ns F1_readADC_multimodes:inst2\|SCKL 3 COMB LC_X4_Y7_N4 33 " "Info: 3: + IC(0.615 ns) + CELL(0.163 ns) = 4.092 ns; Loc. = LC_X4_Y7_N4; Fanout = 33; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.778 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.134 ns) + CELL(0.746 ns) 9.972 ns F20_EmulateADC:inst\|SRDATA\[14\] 4 REG LC_X2_Y10_N8 1 " "Info: 4: + IC(5.134 ns) + CELL(0.746 ns) = 9.972 ns; Loc. = LC_X2_Y10_N8; Fanout = 1; REG Node = 'F20_EmulateADC:inst\|SRDATA\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.880 ns" { F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[14] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.244 ns ( 22.50 % ) " "Info: Total cell delay = 2.244 ns ( 22.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.728 ns ( 77.50 % ) " "Info: Total interconnect delay = 7.728 ns ( 77.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.972 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.972 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[14] {} } { 0.000ns 0.000ns 1.979ns 0.615ns 5.134ns } { 0.000ns 0.920ns 0.415ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.991 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal1~0 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.991 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Equal1~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[15] {} } { 0.000ns 0.000ns 1.980ns 1.558ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 0.578ns 0.000ns 5.134ns } { 0.000ns 0.920ns 0.415ns 0.415ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 1.051ns 0.484ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.972 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.972 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[14] {} } { 0.000ns 0.000ns 1.979ns 0.615ns 5.134ns } { 0.000ns 0.920ns 0.415ns 0.163ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns - " "Info: - Micro clock to output delay of source is 0.305 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.214 ns - Shortest register register " "Info: - Shortest register to register delay is 1.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F20_EmulateADC:inst\|SRDATA\[14\] 1 REG LC_X2_Y10_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y10_N8; Fanout = 1; REG Node = 'F20_EmulateADC:inst\|SRDATA\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F20_EmulateADC:inst|SRDATA[14] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.734 ns) + CELL(0.480 ns) 1.214 ns F20_EmulateADC:inst1\|SRDATA\[15\] 2 REG LC_X2_Y10_N9 1 " "Info: 2: + IC(0.734 ns) + CELL(0.480 ns) = 1.214 ns; Loc. = LC_X2_Y10_N9; Fanout = 1; REG Node = 'F20_EmulateADC:inst1\|SRDATA\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { F20_EmulateADC:inst|SRDATA[14] F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.480 ns ( 39.54 % ) " "Info: Total cell delay = 0.480 ns ( 39.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.734 ns ( 60.46 % ) " "Info: Total interconnect delay = 0.734 ns ( 60.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { F20_EmulateADC:inst|SRDATA[14] F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.214 ns" { F20_EmulateADC:inst|SRDATA[14] {} F20_EmulateADC:inst1|SRDATA[15] {} } { 0.000ns 0.734ns } { 0.000ns 0.480ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.179 ns + " "Info: + Micro hold delay of destination is 0.179 ns" {  } { { "f20_emulateadc.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f20_emulateadc.vhd" 89 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.991 ns" { AVG[2] F1_readADC_multimodes:inst2|Equal1~0 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.991 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Equal1~0 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst1|SRDATA[15] {} } { 0.000ns 0.000ns 1.980ns 1.558ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 0.578ns 0.000ns 5.134ns } { 0.000ns 0.920ns 0.415ns 0.415ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 1.051ns 0.484ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.972 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL F20_EmulateADC:inst|SRDATA[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.972 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} F20_EmulateADC:inst|SRDATA[14] {} } { 0.000ns 0.000ns 1.979ns 0.615ns 5.134ns } { 0.000ns 0.920ns 0.415ns 0.163ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { F20_EmulateADC:inst|SRDATA[14] F20_EmulateADC:inst1|SRDATA[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.214 ns" { F20_EmulateADC:inst|SRDATA[14] {} F20_EmulateADC:inst1|SRDATA[15] {} } { 0.000ns 0.734ns } { 0.000ns 0.480ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "F1_readADC_multimodes:inst2\|AVGen_READ AVG\[2\] AVG\[2\] 13.875 ns register " "Info: tsu for register \"F1_readADC_multimodes:inst2\|AVGen_READ\" (data pin = \"AVG\[2\]\", clock pin = \"AVG\[2\]\") is 13.875 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.326 ns + Longest pin register " "Info: + Longest pin to register delay is 19.326 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[2\] 1 CLK PIN_N7 28 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_N7; Fanout = 28; CLK Node = 'AVG\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.883 ns) + CELL(0.601 ns) 3.404 ns F1_readADC_multimodes:inst2\|Test_CK_cycle\[0\]~8 2 COMB LC_X3_Y7_N9 14 " "Info: 2: + IC(1.883 ns) + CELL(0.601 ns) = 3.404 ns; Loc. = LC_X3_Y7_N9; Fanout = 14; COMB Node = 'F1_readADC_multimodes:inst2\|Test_CK_cycle\[0\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_CK_cycle[0]~8 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.607 ns) 4.610 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[0\]~COUT 3 COMB LC_X3_Y7_N6 1 " "Info: 3: + IC(0.599 ns) + CELL(0.607 ns) = 4.610 ns; Loc. = LC_X3_Y7_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[0\]~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.206 ns" { F1_readADC_multimodes:inst2|Test_CK_cycle[0]~8 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.662 ns) 5.272 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~20 4 COMB LC_X3_Y7_N7 2 " "Info: 4: + IC(0.000 ns) + CELL(0.662 ns) = 5.272 ns; Loc. = LC_X3_Y7_N7; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.662 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.579 ns) + CELL(0.607 ns) 6.458 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~17 5 COMB LC_X3_Y7_N0 2 " "Info: 5: + IC(0.579 ns) + CELL(0.607 ns) = 6.458 ns; Loc. = LC_X3_Y7_N0; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.186 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 6.558 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~12 6 COMB LC_X3_Y7_N1 2 " "Info: 6: + IC(0.000 ns) + CELL(0.100 ns) = 6.558 ns; Loc. = LC_X3_Y7_N1; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 6.658 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~7 7 COMB LC_X3_Y7_N2 1 " "Info: 7: + IC(0.000 ns) + CELL(0.100 ns) = 6.658 ns; Loc. = LC_X3_Y7_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.662 ns) 7.320 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~0 8 COMB LC_X3_Y7_N3 4 " "Info: 8: + IC(0.000 ns) + CELL(0.662 ns) = 7.320 ns; Loc. = LC_X3_Y7_N3; Fanout = 4; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_g7c:add_sub_2\|add_sub_cella\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.662 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 } "NODE_NAME" } } { "db/add_sub_g7c.tdf" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/db/add_sub_g7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.415 ns) 8.741 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[11\]~2 9 COMB LC_X2_Y7_N8 4 " "Info: 9: + IC(1.006 ns) + CELL(0.415 ns) = 8.741 ns; Loc. = LC_X2_Y7_N8; Fanout = 4; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[11\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.421 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[11]~2 } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/db/alt_u_div_die.tdf" 57 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.794 ns) 10.098 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~12 10 COMB LC_X2_Y7_N2 2 " "Info: 10: + IC(0.563 ns) + CELL(0.794 ns) = 10.098 ns; Loc. = LC_X2_Y7_N2; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.357 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[11]~2 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 10.198 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~7 11 COMB LC_X2_Y7_N3 1 " "Info: 11: + IC(0.000 ns) + CELL(0.100 ns) = 10.198 ns; Loc. = LC_X2_Y7_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.662 ns) 10.860 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~0 12 COMB LC_X2_Y7_N4 1 " "Info: 12: + IC(0.000 ns) + CELL(0.662 ns) = 10.860 ns; Loc. = LC_X2_Y7_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.662 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.163 ns) 11.457 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|selnose\[18\] 13 COMB LC_X2_Y7_N5 5 " "Info: 13: + IC(0.434 ns) + CELL(0.163 ns) = 11.457 ns; Loc. = LC_X2_Y7_N5; Fanout = 5; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|selnose\[18\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/db/alt_u_div_die.tdf" 54 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.614 ns) + CELL(0.415 ns) 12.486 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[16\]~5 14 COMB LC_X2_Y7_N7 2 " "Info: 14: + IC(0.614 ns) + CELL(0.415 ns) = 12.486 ns; Loc. = LC_X2_Y7_N7; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|StageOut\[16\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.029 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~5 } "NODE_NAME" } } { "db/alt_u_div_die.tdf" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/db/alt_u_div_die.tdf" 57 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.620 ns) + CELL(0.794 ns) 14.900 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~17 15 COMB LC_X3_Y9_N3 1 " "Info: 15: + IC(1.620 ns) + CELL(0.794 ns) = 14.900 ns; Loc. = LC_X3_Y9_N3; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.414 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~5 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.212 ns) 15.112 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~12 16 COMB LC_X3_Y9_N4 1 " "Info: 16: + IC(0.000 ns) + CELL(0.212 ns) = 15.112 ns; Loc. = LC_X3_Y9_N4; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.212 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.792 ns) 15.904 ns F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~0 17 COMB LC_X3_Y9_N6 1 " "Info: 17: + IC(0.000 ns) + CELL(0.792 ns) = 15.904 ns; Loc. = LC_X3_Y9_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|lpm_divide:Div0\|lpm_divide_ovl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_die:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 16.315 ns F1_readADC_multimodes:inst2\|LessThan6~0 18 COMB LC_X3_Y9_N7 1 " "Info: 18: + IC(0.248 ns) + CELL(0.163 ns) = 16.315 ns; Loc. = LC_X3_Y9_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|LessThan6~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|LessThan6~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 519 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 16.726 ns F1_readADC_multimodes:inst2\|LessThan6~1 19 COMB LC_X3_Y9_N8 1 " "Info: 19: + IC(0.248 ns) + CELL(0.163 ns) = 16.726 ns; Loc. = LC_X3_Y9_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|LessThan6~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|LessThan6~0 F1_readADC_multimodes:inst2|LessThan6~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 519 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 17.137 ns F1_readADC_multimodes:inst2\|LessThan6~2 20 COMB LC_X3_Y9_N9 1 " "Info: 20: + IC(0.248 ns) + CELL(0.163 ns) = 17.137 ns; Loc. = LC_X3_Y9_N9; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|LessThan6~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|LessThan6~1 F1_readADC_multimodes:inst2|LessThan6~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 519 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(0.163 ns) 17.880 ns F1_readADC_multimodes:inst2\|LessThan6~3 21 COMB LC_X3_Y9_N0 1 " "Info: 21: + IC(0.580 ns) + CELL(0.163 ns) = 17.880 ns; Loc. = LC_X3_Y9_N0; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|LessThan6~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { F1_readADC_multimodes:inst2|LessThan6~2 F1_readADC_multimodes:inst2|LessThan6~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 519 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.480 ns) 19.326 ns F1_readADC_multimodes:inst2\|AVGen_READ 22 REG LC_X4_Y9_N6 3 " "Info: 22: + IC(0.966 ns) + CELL(0.480 ns) = 19.326 ns; Loc. = LC_X4_Y9_N6; Fanout = 3; REG Node = 'F1_readADC_multimodes:inst2\|AVGen_READ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.446 ns" { F1_readADC_multimodes:inst2|LessThan6~3 F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 495 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.738 ns ( 50.39 % ) " "Info: Total cell delay = 9.738 ns ( 50.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.588 ns ( 49.61 % ) " "Info: Total interconnect delay = 9.588 ns ( 49.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.326 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_CK_cycle[0]~8 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[11]~2 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~5 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|LessThan6~0 F1_readADC_multimodes:inst2|LessThan6~1 F1_readADC_multimodes:inst2|LessThan6~2 F1_readADC_multimodes:inst2|LessThan6~3 F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.326 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_CK_cycle[0]~8 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[11]~2 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~5 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 {} F1_readADC_multimodes:inst2|LessThan6~0 {} F1_readADC_multimodes:inst2|LessThan6~1 {} F1_readADC_multimodes:inst2|LessThan6~2 {} F1_readADC_multimodes:inst2|LessThan6~3 {} F1_readADC_multimodes:inst2|AVGen_READ {} } { 0.000ns 0.000ns 1.883ns 0.599ns 0.000ns 0.579ns 0.000ns 0.000ns 0.000ns 1.006ns 0.563ns 0.000ns 0.000ns 0.434ns 0.614ns 1.620ns 0.000ns 0.000ns 0.248ns 0.248ns 0.248ns 0.580ns 0.966ns } { 0.000ns 0.920ns 0.601ns 0.607ns 0.662ns 0.607ns 0.100ns 0.100ns 0.662ns 0.415ns 0.794ns 0.100ns 0.662ns 0.163ns 0.415ns 0.794ns 0.212ns 0.792ns 0.163ns 0.163ns 0.163ns 0.163ns 0.480ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.271 ns + " "Info: + Micro setup delay of destination is 0.271 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 495 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[2\] destination 5.722 ns - Shortest register " "Info: - Shortest clock path from clock \"AVG\[2\]\" to destination register is 5.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[2\] 1 CLK PIN_N7 28 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_N7; Fanout = 28; CLK Node = 'AVG\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[2] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.007 ns) + CELL(0.415 ns) 3.342 ns F1_readADC_multimodes:inst2\|nFS 2 COMB LC_X5_Y7_N5 13 " "Info: 2: + IC(2.007 ns) + CELL(0.415 ns) = 3.342 ns; Loc. = LC_X5_Y7_N5; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|nFS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.422 ns" { AVG[2] F1_readADC_multimodes:inst2|nFS } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.634 ns) + CELL(0.746 ns) 5.722 ns F1_readADC_multimodes:inst2\|AVGen_READ 3 REG LC_X4_Y9_N6 3 " "Info: 3: + IC(1.634 ns) + CELL(0.746 ns) = 5.722 ns; Loc. = LC_X4_Y9_N6; Fanout = 3; REG Node = 'F1_readADC_multimodes:inst2\|AVGen_READ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.380 ns" { F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 495 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 36.37 % ) " "Info: Total cell delay = 2.081 ns ( 36.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.641 ns ( 63.63 % ) " "Info: Total interconnect delay = 3.641 ns ( 63.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.722 ns" { AVG[2] F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.722 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_READ {} } { 0.000ns 0.000ns 2.007ns 1.634ns } { 0.000ns 0.920ns 0.415ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.326 ns" { AVG[2] F1_readADC_multimodes:inst2|Test_CK_cycle[0]~8 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[11]~2 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~5 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 F1_readADC_multimodes:inst2|LessThan6~0 F1_readADC_multimodes:inst2|LessThan6~1 F1_readADC_multimodes:inst2|LessThan6~2 F1_readADC_multimodes:inst2|LessThan6~3 F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.326 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|Test_CK_cycle[0]~8 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[0]~COUT {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~20 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~17 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~12 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~7 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_g7c:add_sub_2|add_sub_cella[1]~0 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[11]~2 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~12 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~7 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~0 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|selnose[18] {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|StageOut[16]~5 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~17 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~12 {} F1_readADC_multimodes:inst2|lpm_divide:Div0|lpm_divide_ovl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_die:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~0 {} F1_readADC_multimodes:inst2|LessThan6~0 {} F1_readADC_multimodes:inst2|LessThan6~1 {} F1_readADC_multimodes:inst2|LessThan6~2 {} F1_readADC_multimodes:inst2|LessThan6~3 {} F1_readADC_multimodes:inst2|AVGen_READ {} } { 0.000ns 0.000ns 1.883ns 0.599ns 0.000ns 0.579ns 0.000ns 0.000ns 0.000ns 1.006ns 0.563ns 0.000ns 0.000ns 0.434ns 0.614ns 1.620ns 0.000ns 0.000ns 0.248ns 0.248ns 0.248ns 0.580ns 0.966ns } { 0.000ns 0.920ns 0.601ns 0.607ns 0.662ns 0.607ns 0.100ns 0.100ns 0.662ns 0.415ns 0.794ns 0.100ns 0.662ns 0.163ns 0.415ns 0.794ns 0.212ns 0.792ns 0.163ns 0.163ns 0.163ns 0.163ns 0.480ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.722 ns" { AVG[2] F1_readADC_multimodes:inst2|nFS F1_readADC_multimodes:inst2|AVGen_READ } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.722 ns" { AVG[2] {} AVG[2]~combout {} F1_readADC_multimodes:inst2|nFS {} F1_readADC_multimodes:inst2|AVGen_READ {} } { 0.000ns 0.000ns 2.007ns 1.634ns } { 0.000ns 0.920ns 0.415ns 0.746ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "AVG\[0\] Test_TCLK23\[0\] F1_readADC_multimodes:inst2\|TCLK23\[0\] 28.522 ns register " "Info: tco from clock \"AVG\[0\]\" to destination pin \"Test_TCLK23\[0\]\" through register \"F1_readADC_multimodes:inst2\|TCLK23\[0\]\" is 28.522 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] source 23.239 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[0\]\" to source register is 23.239 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[0\] 1 CLK PIN_L3 19 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_L3; Fanout = 19; CLK Node = 'AVG\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.527 ns) + CELL(0.742 ns) 4.189 ns F1_readADC_multimodes:inst2\|Add3~0 2 COMB LC_X4_Y6_N9 2 " "Info: 2: + IC(2.527 ns) + CELL(0.742 ns) = 4.189 ns; Loc. = LC_X4_Y6_N9; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.269 ns" { AVG[0] F1_readADC_multimodes:inst2|Add3~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.601 ns) 5.389 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X4_Y6_N6 3 " "Info: 3: + IC(0.599 ns) + CELL(0.601 ns) = 5.389 ns; Loc. = LC_X4_Y6_N6; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.618 ns) + CELL(0.415 ns) 6.422 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X4_Y6_N2 1 " "Info: 4: + IC(0.618 ns) + CELL(0.415 ns) = 6.422 ns; Loc. = LC_X4_Y6_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.601 ns) 8.536 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X4_Y7_N0 2 " "Info: 5: + IC(1.513 ns) + CELL(0.601 ns) = 8.536 ns; Loc. = LC_X4_Y7_N0; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.552 ns) + CELL(0.601 ns) 10.689 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2 6 COMB LC_X4_Y8_N7 2 " "Info: 6: + IC(1.552 ns) + CELL(0.601 ns) = 10.689 ns; Loc. = LC_X4_Y8_N7; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.601 ns) 12.193 ns F1_readADC_multimodes:inst2\|Mux14~5 7 COMB LC_X5_Y8_N2 1 " "Info: 7: + IC(0.903 ns) + CELL(0.601 ns) = 12.193 ns; Loc. = LC_X5_Y8_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.489 ns) + CELL(0.742 ns) 14.424 ns F1_readADC_multimodes:inst2\|Mux14 8 COMB LC_X4_Y7_N7 1 " "Info: 8: + IC(1.489 ns) + CELL(0.742 ns) = 14.424 ns; Loc. = LC_X4_Y7_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.231 ns" { F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 14.835 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X4_Y7_N8 1 " "Info: 9: + IC(0.248 ns) + CELL(0.163 ns) = 14.835 ns; Loc. = LC_X4_Y7_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 15.246 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X4_Y7_N9 13 " "Info: 10: + IC(0.248 ns) + CELL(0.163 ns) = 15.246 ns; Loc. = LC_X4_Y7_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(1.051 ns) 16.875 ns F1_readADC_multimodes:inst2\|T_CNVen_SCK 11 REG LC_X4_Y7_N4 2 " "Info: 11: + IC(0.578 ns) + CELL(1.051 ns) = 16.875 ns; Loc. = LC_X4_Y7_N4; Fanout = 2; REG Node = 'F1_readADC_multimodes:inst2\|T_CNVen_SCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.629 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 451 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.484 ns) 17.359 ns F1_readADC_multimodes:inst2\|SCKL 12 COMB LC_X4_Y7_N4 33 " "Info: 12: + IC(0.000 ns) + CELL(0.484 ns) = 17.359 ns; Loc. = LC_X4_Y7_N4; Fanout = 33; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.484 ns" { F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.134 ns) + CELL(0.746 ns) 23.239 ns F1_readADC_multimodes:inst2\|TCLK23\[0\] 13 REG LC_X8_Y11_N5 23 " "Info: 13: + IC(5.134 ns) + CELL(0.746 ns) = 23.239 ns; Loc. = LC_X8_Y11_N5; Fanout = 23; REG Node = 'F1_readADC_multimodes:inst2\|TCLK23\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.880 ns" { F1_readADC_multimodes:inst2|SCKL F1_readADC_multimodes:inst2|TCLK23[0] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 550 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.830 ns ( 33.69 % ) " "Info: Total cell delay = 7.830 ns ( 33.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.409 ns ( 66.31 % ) " "Info: Total interconnect delay = 15.409 ns ( 66.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.239 ns" { AVG[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F1_readADC_multimodes:inst2|TCLK23[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.239 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F1_readADC_multimodes:inst2|TCLK23[0] {} } { 0.000ns 0.000ns 2.527ns 0.599ns 0.618ns 1.513ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 0.578ns 0.000ns 5.134ns } { 0.000ns 0.920ns 0.742ns 0.601ns 0.415ns 0.601ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 1.051ns 0.484ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.305 ns + " "Info: + Micro clock to output delay of source is 0.305 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 550 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.978 ns + Longest register pin " "Info: + Longest register to pin delay is 4.978 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns F1_readADC_multimodes:inst2\|TCLK23\[0\] 1 REG LC_X8_Y11_N5 23 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y11_N5; Fanout = 23; REG Node = 'F1_readADC_multimodes:inst2\|TCLK23\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { F1_readADC_multimodes:inst2|TCLK23[0] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 550 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.095 ns) + CELL(1.883 ns) 4.978 ns Test_TCLK23\[0\] 2 PIN PIN_E18 0 " "Info: 2: + IC(3.095 ns) + CELL(1.883 ns) = 4.978 ns; Loc. = PIN_E18; Fanout = 0; PIN Node = 'Test_TCLK23\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.978 ns" { F1_readADC_multimodes:inst2|TCLK23[0] Test_TCLK23[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 448 1448 1624 464 "Test_TCLK23\[4..0\]" "" } { 440 1120 1220 456 "Test_TCLK23\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.883 ns ( 37.83 % ) " "Info: Total cell delay = 1.883 ns ( 37.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.095 ns ( 62.17 % ) " "Info: Total interconnect delay = 3.095 ns ( 62.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.978 ns" { F1_readADC_multimodes:inst2|TCLK23[0] Test_TCLK23[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.978 ns" { F1_readADC_multimodes:inst2|TCLK23[0] {} Test_TCLK23[0] {} } { 0.000ns 3.095ns } { 0.000ns 1.883ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "23.239 ns" { AVG[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|T_CNVen_SCK F1_readADC_multimodes:inst2|SCKL F1_readADC_multimodes:inst2|TCLK23[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "23.239 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|T_CNVen_SCK {} F1_readADC_multimodes:inst2|SCKL {} F1_readADC_multimodes:inst2|TCLK23[0] {} } { 0.000ns 0.000ns 2.527ns 0.599ns 0.618ns 1.513ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 0.578ns 0.000ns 5.134ns } { 0.000ns 0.920ns 0.742ns 0.601ns 0.415ns 0.601ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 1.051ns 0.484ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.978 ns" { F1_readADC_multimodes:inst2|TCLK23[0] Test_TCLK23[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.978 ns" { F1_readADC_multimodes:inst2|TCLK23[0] {} Test_TCLK23[0] {} } { 0.000ns 3.095ns } { 0.000ns 1.883ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "AVG\[0\] Test_ADC_CLK 20.602 ns Longest " "Info: Longest tpd from source pin \"AVG\[0\]\" to destination pin \"Test_ADC_CLK\" is 20.602 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[0\] 1 CLK PIN_L3 19 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_L3; Fanout = 19; CLK Node = 'AVG\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.527 ns) + CELL(0.742 ns) 4.189 ns F1_readADC_multimodes:inst2\|Add3~0 2 COMB LC_X4_Y6_N9 2 " "Info: 2: + IC(2.527 ns) + CELL(0.742 ns) = 4.189 ns; Loc. = LC_X4_Y6_N9; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.269 ns" { AVG[0] F1_readADC_multimodes:inst2|Add3~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.601 ns) 5.389 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X4_Y6_N6 3 " "Info: 3: + IC(0.599 ns) + CELL(0.601 ns) = 5.389 ns; Loc. = LC_X4_Y6_N6; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.618 ns) + CELL(0.415 ns) 6.422 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X4_Y6_N2 1 " "Info: 4: + IC(0.618 ns) + CELL(0.415 ns) = 6.422 ns; Loc. = LC_X4_Y6_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.601 ns) 8.536 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X4_Y7_N0 2 " "Info: 5: + IC(1.513 ns) + CELL(0.601 ns) = 8.536 ns; Loc. = LC_X4_Y7_N0; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.552 ns) + CELL(0.601 ns) 10.689 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2 6 COMB LC_X4_Y8_N7 2 " "Info: 6: + IC(1.552 ns) + CELL(0.601 ns) = 10.689 ns; Loc. = LC_X4_Y8_N7; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.601 ns) 12.193 ns F1_readADC_multimodes:inst2\|Mux14~5 7 COMB LC_X5_Y8_N2 1 " "Info: 7: + IC(0.903 ns) + CELL(0.601 ns) = 12.193 ns; Loc. = LC_X5_Y8_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.489 ns) + CELL(0.742 ns) 14.424 ns F1_readADC_multimodes:inst2\|Mux14 8 COMB LC_X4_Y7_N7 1 " "Info: 8: + IC(1.489 ns) + CELL(0.742 ns) = 14.424 ns; Loc. = LC_X4_Y7_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.231 ns" { F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 14.835 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X4_Y7_N8 1 " "Info: 9: + IC(0.248 ns) + CELL(0.163 ns) = 14.835 ns; Loc. = LC_X4_Y7_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 15.246 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X4_Y7_N9 13 " "Info: 10: + IC(0.248 ns) + CELL(0.163 ns) = 15.246 ns; Loc. = LC_X4_Y7_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.615 ns) + CELL(0.163 ns) 16.024 ns F1_readADC_multimodes:inst2\|SCKL 11 COMB LC_X4_Y7_N4 33 " "Info: 11: + IC(0.615 ns) + CELL(0.163 ns) = 16.024 ns; Loc. = LC_X4_Y7_N4; Fanout = 33; COMB Node = 'F1_readADC_multimodes:inst2\|SCKL'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.778 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.695 ns) + CELL(1.883 ns) 20.602 ns Test_ADC_CLK 12 PIN PIN_R9 0 " "Info: 12: + IC(2.695 ns) + CELL(1.883 ns) = 20.602 ns; Loc. = PIN_R9; Fanout = 0; PIN Node = 'Test_ADC_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.578 ns" { F1_readADC_multimodes:inst2|SCKL Test_ADC_CLK } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 320 1448 1624 336 "Test_ADC_CLK" "" } { 312 1120 1217 328 "Test_ADC_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.595 ns ( 36.87 % ) " "Info: Total cell delay = 7.595 ns ( 36.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.007 ns ( 63.13 % ) " "Info: Total interconnect delay = 13.007 ns ( 63.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.602 ns" { AVG[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|SCKL Test_ADC_CLK } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "20.602 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|SCKL {} Test_ADC_CLK {} } { 0.000ns 0.000ns 2.527ns 0.599ns 0.618ns 1.513ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 0.615ns 2.695ns } { 0.000ns 0.920ns 0.742ns 0.601ns 0.415ns 0.601ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 0.163ns 1.883ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "F1_readADC_multimodes:inst2\|CNVclk_cnt\[0\] AVG\[0\] AVG\[0\] 11.383 ns register " "Info: th for register \"F1_readADC_multimodes:inst2\|CNVclk_cnt\[0\]\" (data pin = \"AVG\[0\]\", clock pin = \"AVG\[0\]\") is 11.383 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AVG\[0\] destination 18.061 ns + Longest register " "Info: + Longest clock path from clock \"AVG\[0\]\" to destination register is 18.061 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[0\] 1 CLK PIN_L3 19 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_L3; Fanout = 19; CLK Node = 'AVG\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.527 ns) + CELL(0.742 ns) 4.189 ns F1_readADC_multimodes:inst2\|Add3~0 2 COMB LC_X4_Y6_N9 2 " "Info: 2: + IC(2.527 ns) + CELL(0.742 ns) = 4.189 ns; Loc. = LC_X4_Y6_N9; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.269 ns" { AVG[0] F1_readADC_multimodes:inst2|Add3~0 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.601 ns) 5.389 ns F1_readADC_multimodes:inst2\|Add3~2 3 COMB LC_X4_Y6_N6 3 " "Info: 3: + IC(0.599 ns) + CELL(0.601 ns) = 5.389 ns; Loc. = LC_X4_Y6_N6; Fanout = 3; COMB Node = 'F1_readADC_multimodes:inst2\|Add3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.618 ns) + CELL(0.415 ns) 6.422 ns F1_readADC_multimodes:inst2\|Add2~1 4 COMB LC_X4_Y6_N2 1 " "Info: 4: + IC(0.618 ns) + CELL(0.415 ns) = 6.422 ns; Loc. = LC_X4_Y6_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Add2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.601 ns) 8.536 ns F1_readADC_multimodes:inst2\|SEL_RDCLK~1 5 COMB LC_X4_Y7_N0 2 " "Info: 5: + IC(1.513 ns) + CELL(0.601 ns) = 8.536 ns; Loc. = LC_X4_Y7_N0; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|SEL_RDCLK~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.552 ns) + CELL(0.601 ns) 10.689 ns F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2 6 COMB LC_X4_Y8_N7 2 " "Info: 6: + IC(1.552 ns) + CELL(0.601 ns) = 10.689 ns; Loc. = LC_X4_Y8_N7; Fanout = 2; COMB Node = 'F1_readADC_multimodes:inst2\|Test_SEL_RDCLK\[2\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.601 ns) 12.193 ns F1_readADC_multimodes:inst2\|Mux14~5 7 COMB LC_X5_Y8_N2 1 " "Info: 7: + IC(0.903 ns) + CELL(0.601 ns) = 12.193 ns; Loc. = LC_X5_Y8_N2; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.489 ns) + CELL(0.742 ns) 14.424 ns F1_readADC_multimodes:inst2\|Mux14 8 COMB LC_X4_Y7_N7 1 " "Info: 8: + IC(1.489 ns) + CELL(0.742 ns) = 14.424 ns; Loc. = LC_X4_Y7_N7; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|Mux14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.231 ns" { F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 330 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 14.835 ns F1_readADC_multimodes:inst2\|ReadCLK~0 9 COMB LC_X4_Y7_N8 1 " "Info: 9: + IC(0.248 ns) + CELL(0.163 ns) = 14.835 ns; Loc. = LC_X4_Y7_N8; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|ReadCLK~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 15.246 ns F1_readADC_multimodes:inst2\|Test_ReadCLK 10 COMB LC_X4_Y7_N9 13 " "Info: 10: + IC(0.248 ns) + CELL(0.163 ns) = 15.246 ns; Loc. = LC_X4_Y7_N9; Fanout = 13; COMB Node = 'F1_readADC_multimodes:inst2\|Test_ReadCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.069 ns) + CELL(0.746 ns) 18.061 ns F1_readADC_multimodes:inst2\|CNVclk_cnt\[0\] 11 REG LC_X8_Y10_N3 8 " "Info: 11: + IC(2.069 ns) + CELL(0.746 ns) = 18.061 ns; Loc. = LC_X8_Y10_N3; Fanout = 8; REG Node = 'F1_readADC_multimodes:inst2\|CNVclk_cnt\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVclk_cnt[0] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 415 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.295 ns ( 34.85 % ) " "Info: Total cell delay = 6.295 ns ( 34.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.766 ns ( 65.15 % ) " "Info: Total interconnect delay = 11.766 ns ( 65.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.061 ns" { AVG[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVclk_cnt[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.061 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVclk_cnt[0] {} } { 0.000ns 0.000ns 2.527ns 0.599ns 0.618ns 1.513ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 2.069ns } { 0.000ns 0.920ns 0.742ns 0.601ns 0.415ns 0.601ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.179 ns + " "Info: + Micro hold delay of destination is 0.179 ns" {  } { { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 415 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.857 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.920 ns) 0.920 ns AVG\[0\] 1 CLK PIN_L3 19 " "Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_L3; Fanout = 19; CLK Node = 'AVG\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AVG[0] } "NODE_NAME" } } { "F00_TestADC.bdf" "" { Schematic "D:/GIT/AA2380-MAXV_TSTQ9.1/F00_TestADC.bdf" { { 80 680 848 96 "AVG\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.647 ns) + CELL(0.415 ns) 3.982 ns F1_readADC_multimodes:inst2\|Test_CK_cycle\[3\]~1 2 COMB LC_X8_Y10_N9 10 " "Info: 2: + IC(2.647 ns) + CELL(0.415 ns) = 3.982 ns; Loc. = LC_X8_Y10_N9; Fanout = 10; COMB Node = 'F1_readADC_multimodes:inst2\|Test_CK_cycle\[3\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.062 ns" { AVG[0] F1_readADC_multimodes:inst2|Test_CK_cycle[3]~1 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.576 ns) + CELL(0.601 ns) 5.159 ns F1_readADC_multimodes:inst2\|LessThan3~2 3 COMB LC_X8_Y10_N6 1 " "Info: 3: + IC(0.576 ns) + CELL(0.601 ns) = 5.159 ns; Loc. = LC_X8_Y10_N6; Fanout = 1; COMB Node = 'F1_readADC_multimodes:inst2\|LessThan3~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.177 ns" { F1_readADC_multimodes:inst2|Test_CK_cycle[3]~1 F1_readADC_multimodes:inst2|LessThan3~2 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 422 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.163 ns) 5.570 ns F1_readADC_multimodes:inst2\|LessThan3~3 4 COMB LC_X8_Y10_N7 7 " "Info: 4: + IC(0.248 ns) + CELL(0.163 ns) = 5.570 ns; Loc. = LC_X8_Y10_N7; Fanout = 7; COMB Node = 'F1_readADC_multimodes:inst2\|LessThan3~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { F1_readADC_multimodes:inst2|LessThan3~2 F1_readADC_multimodes:inst2|LessThan3~3 } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 422 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.653 ns) 6.857 ns F1_readADC_multimodes:inst2\|CNVclk_cnt\[0\] 5 REG LC_X8_Y10_N3 8 " "Info: 5: + IC(0.634 ns) + CELL(0.653 ns) = 6.857 ns; Loc. = LC_X8_Y10_N3; Fanout = 8; REG Node = 'F1_readADC_multimodes:inst2\|CNVclk_cnt\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { F1_readADC_multimodes:inst2|LessThan3~3 F1_readADC_multimodes:inst2|CNVclk_cnt[0] } "NODE_NAME" } } { "f1_readadc_multimodes.vhd" "" { Text "D:/GIT/AA2380-MAXV_TSTQ9.1/f1_readadc_multimodes.vhd" 415 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.752 ns ( 40.13 % ) " "Info: Total cell delay = 2.752 ns ( 40.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.105 ns ( 59.87 % ) " "Info: Total interconnect delay = 4.105 ns ( 59.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.857 ns" { AVG[0] F1_readADC_multimodes:inst2|Test_CK_cycle[3]~1 F1_readADC_multimodes:inst2|LessThan3~2 F1_readADC_multimodes:inst2|LessThan3~3 F1_readADC_multimodes:inst2|CNVclk_cnt[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.857 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Test_CK_cycle[3]~1 {} F1_readADC_multimodes:inst2|LessThan3~2 {} F1_readADC_multimodes:inst2|LessThan3~3 {} F1_readADC_multimodes:inst2|CNVclk_cnt[0] {} } { 0.000ns 0.000ns 2.647ns 0.576ns 0.248ns 0.634ns } { 0.000ns 0.920ns 0.415ns 0.601ns 0.163ns 0.653ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.061 ns" { AVG[0] F1_readADC_multimodes:inst2|Add3~0 F1_readADC_multimodes:inst2|Add3~2 F1_readADC_multimodes:inst2|Add2~1 F1_readADC_multimodes:inst2|SEL_RDCLK~1 F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 F1_readADC_multimodes:inst2|Mux14~5 F1_readADC_multimodes:inst2|Mux14 F1_readADC_multimodes:inst2|ReadCLK~0 F1_readADC_multimodes:inst2|Test_ReadCLK F1_readADC_multimodes:inst2|CNVclk_cnt[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.061 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Add3~0 {} F1_readADC_multimodes:inst2|Add3~2 {} F1_readADC_multimodes:inst2|Add2~1 {} F1_readADC_multimodes:inst2|SEL_RDCLK~1 {} F1_readADC_multimodes:inst2|Test_SEL_RDCLK[2]~2 {} F1_readADC_multimodes:inst2|Mux14~5 {} F1_readADC_multimodes:inst2|Mux14 {} F1_readADC_multimodes:inst2|ReadCLK~0 {} F1_readADC_multimodes:inst2|Test_ReadCLK {} F1_readADC_multimodes:inst2|CNVclk_cnt[0] {} } { 0.000ns 0.000ns 2.527ns 0.599ns 0.618ns 1.513ns 1.552ns 0.903ns 1.489ns 0.248ns 0.248ns 2.069ns } { 0.000ns 0.920ns 0.742ns 0.601ns 0.415ns 0.601ns 0.601ns 0.601ns 0.742ns 0.163ns 0.163ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.857 ns" { AVG[0] F1_readADC_multimodes:inst2|Test_CK_cycle[3]~1 F1_readADC_multimodes:inst2|LessThan3~2 F1_readADC_multimodes:inst2|LessThan3~3 F1_readADC_multimodes:inst2|CNVclk_cnt[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.857 ns" { AVG[0] {} AVG[0]~combout {} F1_readADC_multimodes:inst2|Test_CK_cycle[3]~1 {} F1_readADC_multimodes:inst2|LessThan3~2 {} F1_readADC_multimodes:inst2|LessThan3~3 {} F1_readADC_multimodes:inst2|CNVclk_cnt[0] {} } { 0.000ns 0.000ns 2.647ns 0.576ns 0.248ns 0.634ns } { 0.000ns 0.920ns 0.415ns 0.601ns 0.163ns 0.653ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 13 20:13:05 2024 " "Info: Processing ended: Tue Feb 13 20:13:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
