#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr 18 19:23:25 2019
# Process ID: 3924
# Current directory: /home/lyc/Vivado/lab4/VGA_Brush/VGA_Brush.runs/synth_1
# Command line: vivado -log Brush.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Brush.tcl
# Log file: /home/lyc/Vivado/lab4/VGA_Brush/VGA_Brush.runs/synth_1/Brush.vds
# Journal file: /home/lyc/Vivado/lab4/VGA_Brush/VGA_Brush.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Brush.tcl -notrace
Command: synth_design -top Brush -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3940 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1389.246 ; gain = 0.000 ; free physical = 3501 ; free virtual = 7987
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Brush' [/home/lyc/Vivado/lab4/VGA_Brush/VGA_Brush.srcs/sources_1/new/Brush.v:23]
	Parameter H_PERIOD bound to: 1040 - type: integer 
	Parameter HSPW bound to: 120 - type: integer 
	Parameter HBP bound to: 64 - type: integer 
	Parameter H_Length bound to: 800 - type: integer 
	Parameter HFP bound to: 56 - type: integer 
	Parameter V_PERIOD bound to: 666 - type: integer 
	Parameter VSPW bound to: 6 - type: integer 
	Parameter VBP bound to: 23 - type: integer 
	Parameter V_Length bound to: 600 - type: integer 
	Parameter VFP bound to: 37 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/lyc/Vivado/lab4/VGA_Brush/VGA_Brush.runs/synth_1/.Xil/Vivado-3924-YC-YOGA/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/home/lyc/Vivado/lab4/VGA_Brush/VGA_Brush.runs/synth_1/.Xil/Vivado-3924-YC-YOGA/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Counter' [/home/lyc/Vivado/lab4/VGA_Brush/VGA_Brush.srcs/sources_1/new/Counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Counter' (2#1) [/home/lyc/Vivado/lab4/VGA_Brush/VGA_Brush.srcs/sources_1/new/Counter.v:23]
WARNING: [Synth 8-689] width (10) of port connection 'Counter' does not match port width (16) of module 'Counter' [/home/lyc/Vivado/lab4/VGA_Brush/VGA_Brush.srcs/sources_1/new/Brush.v:55]
WARNING: [Synth 8-689] width (10) of port connection 'Counter' does not match port width (16) of module 'Counter' [/home/lyc/Vivado/lab4/VGA_Brush/VGA_Brush.srcs/sources_1/new/Brush.v:56]
INFO: [Synth 8-6157] synthesizing module 'FrequencyDivision' [/home/lyc/Vivado/lab4/VGA_Brush/VGA_Brush.srcs/sources_1/imports/Vivado/FrequencyDivision.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FrequencyDivision' (3#1) [/home/lyc/Vivado/lab4/VGA_Brush/VGA_Brush.srcs/sources_1/imports/Vivado/FrequencyDivision.v:23]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [/home/lyc/Vivado/lab4/VGA_Brush/VGA_Brush.runs/synth_1/.Xil/Vivado-3924-YC-YOGA/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (4#1) [/home/lyc/Vivado/lab4/VGA_Brush/VGA_Brush.runs/synth_1/.Xil/Vivado-3924-YC-YOGA/realtime/dist_mem_gen_0_stub.v:6]
WARNING: [Synth 8-567] referenced signal 'reset' should be on the sensitivity list [/home/lyc/Vivado/lab4/VGA_Brush/VGA_Brush.srcs/sources_1/new/Brush.v:123]
WARNING: [Synth 8-567] referenced signal 'IfSquare' should be on the sensitivity list [/home/lyc/Vivado/lab4/VGA_Brush/VGA_Brush.srcs/sources_1/new/Brush.v:123]
WARNING: [Synth 8-567] referenced signal 'IfCursor' should be on the sensitivity list [/home/lyc/Vivado/lab4/VGA_Brush/VGA_Brush.srcs/sources_1/new/Brush.v:123]
WARNING: [Synth 8-567] referenced signal 'Board_Colour' should be on the sensitivity list [/home/lyc/Vivado/lab4/VGA_Brush/VGA_Brush.srcs/sources_1/new/Brush.v:123]
INFO: [Synth 8-6155] done synthesizing module 'Brush' (5#1) [/home/lyc/Vivado/lab4/VGA_Brush/VGA_Brush.srcs/sources_1/new/Brush.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1413.488 ; gain = 24.242 ; free physical = 3513 ; free virtual = 7999
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1413.488 ; gain = 24.242 ; free physical = 3512 ; free virtual = 7999
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1413.488 ; gain = 24.242 ; free physical = 3512 ; free virtual = 7999
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lyc/Vivado/lab4/VGA_Brush/VGA_Brush.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'VRAM'
Finished Parsing XDC File [/home/lyc/Vivado/lab4/VGA_Brush/VGA_Brush.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'VRAM'
Parsing XDC File [/home/lyc/Vivado/lab4/VGA_Brush/VGA_Brush.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'CLK100MHZ_to_CLK50MHZ'
Finished Parsing XDC File [/home/lyc/Vivado/lab4/VGA_Brush/VGA_Brush.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'CLK100MHZ_to_CLK50MHZ'
Parsing XDC File [/home/lyc/Vivado/lab4/VGA_Brush/VGA_Brush.srcs/constrs_1/imports/Vivado/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/home/lyc/Vivado/lab4/VGA_Brush/VGA_Brush.srcs/constrs_1/imports/Vivado/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lyc/Vivado/lab4/VGA_Brush/VGA_Brush.srcs/constrs_1/imports/Vivado/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Brush_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Brush_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1748.355 ; gain = 0.000 ; free physical = 3247 ; free virtual = 7733
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1748.355 ; gain = 0.000 ; free physical = 3247 ; free virtual = 7733
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1748.355 ; gain = 0.000 ; free physical = 3247 ; free virtual = 7733
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1748.355 ; gain = 0.000 ; free physical = 3247 ; free virtual = 7733
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1748.355 ; gain = 359.109 ; free physical = 3291 ; free virtual = 7803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1748.355 ; gain = 359.109 ; free physical = 3291 ; free virtual = 7803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /home/lyc/Vivado/lab4/VGA_Brush/VGA_Brush.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /home/lyc/Vivado/lab4/VGA_Brush/VGA_Brush.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for VRAM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for CLK100MHZ_to_CLK50MHZ. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1748.355 ; gain = 359.109 ; free physical = 3293 ; free virtual = 7805
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lyc/Vivado/lab4/VGA_Brush/VGA_Brush.srcs/sources_1/new/Brush.v:114]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/lyc/Vivado/lab4/VGA_Brush/VGA_Brush.srcs/sources_1/new/Brush.v:109]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1748.355 ; gain = 359.109 ; free physical = 3284 ; free virtual = 7797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     12 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Brush 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module FrequencyDivision 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "CLK50MHZ_to_CLK10HZ/pulse" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'i_0/CLK50MHZ_to_CLK10HZ/count_reg[20]' (FD) to 'i_0/CLK50MHZ_to_CLK10HZ/count_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_0/CLK50MHZ_to_CLK10HZ/count_reg[23]' (FD) to 'i_0/CLK50MHZ_to_CLK10HZ/count_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_0/CLK50MHZ_to_CLK10HZ/count_reg[21]' (FD) to 'i_0/CLK50MHZ_to_CLK10HZ/count_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\CLK50MHZ_to_CLK10HZ/count_reg[22] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1748.355 ; gain = 359.109 ; free physical = 3265 ; free virtual = 7779
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'CLK100MHZ_to_CLK50MHZ/clk_out1' to pin 'CLK100MHZ_to_CLK50MHZ/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1748.355 ; gain = 359.109 ; free physical = 3143 ; free virtual = 7658
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1750.355 ; gain = 361.109 ; free physical = 3127 ; free virtual = 7642
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1750.355 ; gain = 361.109 ; free physical = 3126 ; free virtual = 7641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1750.355 ; gain = 361.109 ; free physical = 3136 ; free virtual = 7643
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1750.355 ; gain = 361.109 ; free physical = 3136 ; free virtual = 7643
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1750.355 ; gain = 361.109 ; free physical = 3136 ; free virtual = 7643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1750.355 ; gain = 361.109 ; free physical = 3136 ; free virtual = 7643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1750.355 ; gain = 361.109 ; free physical = 3136 ; free virtual = 7643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1750.355 ; gain = 361.109 ; free physical = 3136 ; free virtual = 7643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clk_wiz_0      |         1|
|2     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0      |     1|
|2     |dist_mem_gen_0 |     1|
|3     |CARRY4         |    35|
|4     |LUT1           |     8|
|5     |LUT2           |    86|
|6     |LUT3           |    25|
|7     |LUT4           |    30|
|8     |LUT5           |    32|
|9     |LUT6           |    75|
|10    |FDCE           |    14|
|11    |FDPE           |     2|
|12    |FDRE           |    52|
|13    |IBUF           |    18|
|14    |OBUF           |    14|
+------+---------------+------+

Report Instance Areas: 
+------+----------------------+------------------+------+
|      |Instance              |Module            |Cells |
+------+----------------------+------------------+------+
|1     |top                   |                  |   404|
|2     |  CLK50MHZ_to_CLK10HZ |FrequencyDivision |    54|
|3     |  H_COUNT             |Counter           |    94|
|4     |  V_COUNT             |Counter_0         |   130|
+------+----------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1750.355 ; gain = 361.109 ; free physical = 3136 ; free virtual = 7643
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1750.355 ; gain = 26.242 ; free physical = 3192 ; free virtual = 7698
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1750.363 ; gain = 361.109 ; free physical = 3192 ; free virtual = 7698
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1750.363 ; gain = 0.000 ; free physical = 3134 ; free virtual = 7640
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1750.363 ; gain = 361.375 ; free physical = 3195 ; free virtual = 7702
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1750.363 ; gain = 0.000 ; free physical = 3195 ; free virtual = 7702
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lyc/Vivado/lab4/VGA_Brush/VGA_Brush.runs/synth_1/Brush.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Brush_utilization_synth.rpt -pb Brush_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 18 19:23:52 2019...
