==PROF== Connected to process 10889 (/home/burak/Documents/CudaBenchmarks/Tango-master/GPU/AlexNet/alex_next)
==PROF== Profiling "executeFirstLayer" - 1: 0%....50%....100% - 39 passes
==PROF== Profiling "executeFirstLayer" - 2: 0%....50%....100% - 39 passes
==PROF== Profiling "executeFirstLayer" - 3: 0%....50%....100% - 39 passes
==PROF== Profiling "executeFirstLayer" - 4: 0%....50%....100% - 39 passes
==PROF== Profiling "executelrnNormCuda_split" - 5: 0%....50%....100% - 39 passes
==PROF== Profiling "executelrnNormCuda_split" - 6: 0%....50%....100% - 39 passes
==PROF== Profiling "executelrnNormCuda_split" - 7: 0%....50%....100% - 39 passes
==PROF== Profiling "executelrnNormCuda_split" - 8: 0%....50%....100% - 39 passes
==PROF== Profiling "executepoolingCuda" - 9: 0%....50%....100% - 39 passes
==PROF== Profiling "execute3DconvolutionCuda" - 10: 0%....50%....100% - 39 passes
==PROF== Profiling "execute3Dconvolutiongroup2Cuda" - 11: 0%....50%....100% - 39 passes
==PROF== Profiling "executelrnNormCuda" - 12: 0%....50%....100% - 39 passes
==PROF== Profiling "executepoolingCuda" - 13: 0%....50%....100% - 39 passes
==PROF== Profiling "execute3DconvolutionCuda" - 14: 0%....50%....100% - 39 passes
==PROF== Profiling "execute3DconvolutionCuda" - 15: 0%....50%....100% - 39 passes
==PROF== Profiling "execute3Dconvolutiongroup2Cuda" - 16: 0%....50%....100% - 39 passes
==PROF== Profiling "execute3DconvolutionCuda" - 17: 0%....50%....100% - 39 passes
==PROF== Profiling "execute3Dconvolutiongroup2Cuda" - 18: 0%....50%....100% - 39 passes
==PROF== Profiling "executepoolingCuda" - 19: 0%....50%....100% - 39 passes
==PROF== Profiling "executeFCLayer" - 20: 0%....50%....100% - 39 passes
==PROF== Profiling "executeFCLayer" - 21: 0%....50%....100% - 39 passes
==PROF== Profiling "executeFCLayer" - 22: 0%....50%....100% File NOt FOUND
File Not Found
File Not Found
File Not Found
File Not Found
File Not Found
File Not Found
File Not Found
File Not Found
File Not Found
File Not Found
File Not Found
File Not Found
File Not Found
File Not Found
File Not Found
File Not Found
Extracted Weights and Bias successfully
INDEX = 0
 - 39 passes
==PROF== Disconnected from process 10889
[10889] alex_next@127.0.0.1
  executeFirstLayer(float*, float*, float*, float*, int, int), 2023-Mar-21 16:30:48, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    DRAM Frequency                                                           cycle/nsecond                           1,49
    SM Frequency                                                             cycle/nsecond                           1,48
    Elapsed Cycles                                                                   cycle                      3.257.292
    Memory [%]                                                                           %                          44,62
    SOL DRAM                                                                             %                           2,04
    Duration                                                                       msecond                           2,19
    SOL L1/TEX Cache                                                                     %                          89,25
    SOL L2 Cache                                                                         %                          34,99
    SM Active Cycles                                                                 cycle                   2.893.077,29
    SM [%]                                                                               %                           9,86
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    OK    The ratio of peak float (fp32) to double (fp64) performance on this device is 32:1. The kernel achieved 1% of 
          this device's fp32 peak performance and 0% of its fp64 peak performance.                                      

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0,10
    Executed Ipc Elapsed                                                        inst/cycle                           0,09
    Issue Slots Busy                                                                     %                           2,50
    Issued Ipc Active                                                           inst/cycle                           0,10
    SM Busy                                                                              %                           3,70
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   All pipelines are under-utilized. Either this kernel is very small or it doesn't issue enough warps per       
          scheduler. Check the Launch Statistics and Scheduler Statistics sections for further details.                 

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                           3,90
    Mem Busy                                                                             %                          44,62
    Max Bandwidth                                                                        %                          39,40
    L1/TEX Hit Rate                                                                      %                          78,67
    L2 Hit Rate                                                                          %                         102,26
    Mem Pipes Busy                                                                       %                           9,86
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    One or More Eligible                                                                 %                           2,31
    Issued Warp Per Scheduler                                                                                        0,02
    No Eligible                                                                          %                          97,69
    Active Warps Per Scheduler                                                        warp                           7,77
    Eligible Warps Per Scheduler                                                      warp                           0,11
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 43.4 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          7.77 active warps per scheduler, but only an average of 0.11 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Warp Cycles Per Issued Instruction                                               cycle                         337,27
    Warp Cycles Per Executed Instruction                                             cycle                         337,39
    Warp Cycles Per Issue Active                                                      warp                         337,27
    Avg. Active Threads Per Warp                                                                                       32
    Avg. Not Predicated Off Threads Per Warp                                                                        31,98
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 321.9 cycles being stalled waiting for the local/global            
          instruction queue to be not full. This represents about 95.5% of the total average of 337.3 cycles between    
          issuing two instructions. Typically this stall occurs only when executing local or global memory              
          instructions extremely frequently. If applicable, consider combining multiple lower-width memory operations   
          into fewer wider memory operations and try interleaving memory operations and math instructions.              

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                      72.411,43
    Executed Instructions                                                             inst                      4.055.040
    Avg. Issued Instructions Per Scheduler                                            inst                      72.435,43
    Issued Instructions                                                               inst                      4.056.384
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                      1.024
    Grid Size                                                                                                          96
    Registers Per Thread                                                   register/thread                             63
    Shared Memory Configuration Size                                                 Kbyte                          32,77
    Driver Shared Memory Per Block                                              byte/block                              0
    Dynamic Shared Memory Per Block                                             byte/block                              0
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         98.304
    Waves Per SM                                                                                                     6,86
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                              1
    Block Limit Shared Mem                                                           block                             16
    Block Limit Warps                                                                block                              1
    Theoretical Active Warps per SM                                                   warp                             32
    Theoretical Occupancy                                                                %                            100
    Achieved Occupancy                                                                   %                          98,50
    Achieved Active Warps Per SM                                                      warp                          31,52
    ---------------------------------------------------------------------- --------------- ------------------------------

    WRN   Uncoalesced global access, expected 135168 transactions, got 1081344 (8.00x) at PC 0x7f1547269c90             
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 135168 transactions, got 1081344 (8.00x) at PC 0x7f15472697f0             
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 135168 transactions, got 1081344 (8.00x) at PC 0x7f1547269810             
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 135168 transactions, got 1081344 (8.00x) at PC 0x7f1547269830             
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 135168 transactions, got 1081344 (8.00x) at PC 0x7f1547269850             
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 135168 transactions, got 1081344 (8.00x) at PC 0x7f1547269870             
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 135168 transactions, got 1081344 (8.00x) at PC 0x7f1547269890             
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 135168 transactions, got 1081344 (8.00x) at PC 0x7f15472698b0             
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 135168 transactions, got 1081344 (8.00x) at PC 0x7f15472698d0             
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 135168 transactions, got 1081344 (8.00x) at PC 0x7f15472698f0             

  executeFirstLayer(float*, float*, float*, float*, int, int), 2023-Mar-21 16:30:48, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    DRAM Frequency                                                           cycle/nsecond                           1,50
    SM Frequency                                                             cycle/nsecond                           1,53
    Elapsed Cycles                                                                   cycle                      2.397.677
    Memory [%]                                                                           %                          43,57
    SOL DRAM                                                                             %                           2,85
    Duration                                                                       msecond                           1,57
    SOL L1/TEX Cache                                                                     %                          87,14
    SOL L2 Cache                                                                         %                          33,36
    SM Active Cycles                                                                 cycle                   2.082.804,71
    SM [%]                                                                               %                           9,63
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    OK    The ratio of peak float (fp32) to double (fp64) performance on this device is 32:1. The kernel achieved 1% of 
          this device's fp32 peak performance and 0% of its fp64 peak performance.                                      

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0,10
    Executed Ipc Elapsed                                                        inst/cycle                           0,09
    Issue Slots Busy                                                                     %                           2,50
    Issued Ipc Active                                                           inst/cycle                           0,10
    SM Busy                                                                              %                           3,69
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   All pipelines are under-utilized. Either this kernel is very small or it doesn't issue enough warps per       
          scheduler. Check the Launch Statistics and Scheduler Statistics sections for further details.                 

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                           5,45
    Mem Busy                                                                             %                          43,57
    Max Bandwidth                                                                        %                          38,15
    L1/TEX Hit Rate                                                                      %                          79,96
    L2 Hit Rate                                                                          %                          98,93
    Mem Pipes Busy                                                                       %                           9,63
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    One or More Eligible                                                                 %                           2,58
    Issued Warp Per Scheduler                                                                                        0,03
    No Eligible                                                                          %                          97,42
    Active Warps Per Scheduler                                                        warp                           5,72
    Eligible Warps Per Scheduler                                                      warp                           0,09
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 38.8 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          5.72 active warps per scheduler, but only an average of 0.09 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Warp Cycles Per Issued Instruction                                               cycle                         222,13
    Warp Cycles Per Executed Instruction                                             cycle                         222,20
    Warp Cycles Per Issue Active                                                      warp                         222,13
    Avg. Active Threads Per Warp                                                                                       32
    Avg. Not Predicated Off Threads Per Warp                                                                        31,98
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 210.8 cycles being stalled waiting for the local/global            
          instruction queue to be not full. This represents about 94.9% of the total average of 222.1 cycles between    
          issuing two instructions. Typically this stall occurs only when executing local or global memory              
          instructions extremely frequently. If applicable, consider combining multiple lower-width memory operations   
          into fewer wider memory operations and try interleaving memory operations and math instructions.              

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                      52.045,71
    Executed Instructions                                                             inst                      2.914.560
    Avg. Issued Instructions Per Scheduler                                            inst                      52.062,96
    Issued Instructions                                                               inst                      2.915.526
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                        736
    Grid Size                                                                                                          96
    Registers Per Thread                                                   register/thread                             63
    Shared Memory Configuration Size                                                 Kbyte                          32,77
    Driver Shared Memory Per Block                                              byte/block                              0
    Dynamic Shared Memory Per Block                                             byte/block                              0
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         70.656
    Waves Per SM                                                                                                     6,86
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                              1
    Block Limit Shared Mem                                                           block                             16
    Block Limit Warps                                                                block                              1
    Theoretical Active Warps per SM                                                   warp                             23
    Theoretical Occupancy                                                                %                          71,88
    Achieved Occupancy                                                                   %                          69,42
    Achieved Active Warps Per SM                                                      warp                          22,22
    ---------------------------------------------------------------------- --------------- ------------------------------

    WRN   Uncoalesced global access, expected 97152 transactions, got 777216 (8.00x) at PC 0x7f1547269c90               
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 97152 transactions, got 777216 (8.00x) at PC 0x7f15472697f0               
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 97152 transactions, got 777216 (8.00x) at PC 0x7f1547269810               
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 97152 transactions, got 777216 (8.00x) at PC 0x7f1547269830               
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 97152 transactions, got 777216 (8.00x) at PC 0x7f1547269850               
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 97152 transactions, got 777216 (8.00x) at PC 0x7f1547269870               
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 97152 transactions, got 777216 (8.00x) at PC 0x7f1547269890               
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 97152 transactions, got 777216 (8.00x) at PC 0x7f15472698b0               
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 97152 transactions, got 777216 (8.00x) at PC 0x7f15472698d0               
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 97152 transactions, got 777216 (8.00x) at PC 0x7f15472698f0               

  executeFirstLayer(float*, float*, float*, float*, int, int), 2023-Mar-21 16:30:49, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    DRAM Frequency                                                           cycle/nsecond                           1,50
    SM Frequency                                                             cycle/nsecond                           1,37
    Elapsed Cycles                                                                   cycle                      1.917.806
    Memory [%]                                                                           %                          48,55
    SOL DRAM                                                                             %                           0,13
    Duration                                                                       msecond                           1,39
    SOL L1/TEX Cache                                                                     %                          97,10
    SOL L2 Cache                                                                         %                          35,39
    SM Active Cycles                                                                 cycle                   1.847.625,64
    SM [%]                                                                               %                          12,04
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    OK    The ratio of peak float (fp32) to double (fp64) performance on this device is 32:1. The kernel achieved 1% of 
          this device's fp32 peak performance and 0% of its fp64 peak performance.                                      

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0,11
    Executed Ipc Elapsed                                                        inst/cycle                           0,11
    Issue Slots Busy                                                                     %                           2,82
    Issued Ipc Active                                                           inst/cycle                           0,11
    SM Busy                                                                              %                           4,16
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   All pipelines are under-utilized. Either this kernel is very small or it doesn't issue enough warps per       
          scheduler. Check the Launch Statistics and Scheduler Statistics sections for further details.                 

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Mbyte/second                         256,25
    Mem Busy                                                                             %                          48,55
    Max Bandwidth                                                                        %                          40,29
    L1/TEX Hit Rate                                                                      %                          82,80
    L2 Hit Rate                                                                          %                          98,30
    Mem Pipes Busy                                                                       %                          12,04
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    One or More Eligible                                                                 %                           2,55
    Issued Warp Per Scheduler                                                                                        0,03
    No Eligible                                                                          %                          97,45
    Active Warps Per Scheduler                                                        warp                           5,02
    Eligible Warps Per Scheduler                                                      warp                           0,09
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 39.2 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          5.02 active warps per scheduler, but only an average of 0.09 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Warp Cycles Per Issued Instruction                                               cycle                         196,86
    Warp Cycles Per Executed Instruction                                             cycle                         196,92
    Warp Cycles Per Issue Active                                                      warp                         196,86
    Avg. Active Threads Per Warp                                                                                       32
    Avg. Not Predicated Off Threads Per Warp                                                                        31,98
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 186.1 cycles being stalled waiting for the local/global            
          instruction queue to be not full. This represents about 94.5% of the total average of 196.9 cycles between    
          issuing two instructions. Typically this stall occurs only when executing local or global memory              
          instructions extremely frequently. If applicable, consider combining multiple lower-width memory operations   
          into fewer wider memory operations and try interleaving memory operations and math instructions.              

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                      52.045,71
    Executed Instructions                                                             inst                      2.914.560
    Avg. Issued Instructions Per Scheduler                                            inst                      52.062,96
    Issued Instructions                                                               inst                      2.915.526
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                        736
    Grid Size                                                                                                          96
    Registers Per Thread                                                   register/thread                             63
    Shared Memory Configuration Size                                                 Kbyte                          32,77
    Driver Shared Memory Per Block                                              byte/block                              0
    Dynamic Shared Memory Per Block                                             byte/block                              0
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         70.656
    Waves Per SM                                                                                                     6,86
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                              1
    Block Limit Shared Mem                                                           block                             16
    Block Limit Warps                                                                block                              1
    Theoretical Active Warps per SM                                                   warp                             23
    Theoretical Occupancy                                                                %                          71,88
    Achieved Occupancy                                                                   %                          69,35
    Achieved Active Warps Per SM                                                      warp                          22,19
    ---------------------------------------------------------------------- --------------- ------------------------------

    WRN   Uncoalesced global access, expected 97152 transactions, got 777216 (8.00x) at PC 0x7f1547269c90               
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 97152 transactions, got 777216 (8.00x) at PC 0x7f15472697f0               
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 97152 transactions, got 777216 (8.00x) at PC 0x7f1547269810               
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 97152 transactions, got 777216 (8.00x) at PC 0x7f1547269830               
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 97152 transactions, got 777216 (8.00x) at PC 0x7f1547269850               
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 97152 transactions, got 777216 (8.00x) at PC 0x7f1547269870               
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 97152 transactions, got 777216 (8.00x) at PC 0x7f1547269890               
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 97152 transactions, got 777216 (8.00x) at PC 0x7f15472698b0               
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 97152 transactions, got 777216 (8.00x) at PC 0x7f15472698d0               
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 97152 transactions, got 777216 (8.00x) at PC 0x7f15472698f0               

  executeFirstLayer(float*, float*, float*, float*, int, int), 2023-Mar-21 16:30:49, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    DRAM Frequency                                                           cycle/nsecond                           1,50
    SM Frequency                                                             cycle/nsecond                           1,61
    Elapsed Cycles                                                                   cycle                      1.581.704
    Memory [%]                                                                           %                          41,42
    SOL DRAM                                                                             %                           2,91
    Duration                                                                       usecond                         978,88
    SOL L1/TEX Cache                                                                     %                          82,85
    SOL L2 Cache                                                                         %                          23,78
    SM Active Cycles                                                                 cycle                   1.311.632,50
    SM [%]                                                                               %                          10,79
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    OK    The ratio of peak float (fp32) to double (fp64) performance on this device is 32:1. The kernel achieved 1% of 
          this device's fp32 peak performance and 0% of its fp64 peak performance.                                      

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0,12
    Executed Ipc Elapsed                                                        inst/cycle                           0,10
    Issue Slots Busy                                                                     %                           2,93
    Issued Ipc Active                                                           inst/cycle                           0,12
    SM Busy                                                                              %                           4,33
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   All pipelines are under-utilized. Either this kernel is very small or it doesn't issue enough warps per       
          scheduler. Check the Launch Statistics and Scheduler Statistics sections for further details.                 

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                           5,59
    Mem Busy                                                                             %                          41,42
    Max Bandwidth                                                                        %                          34,23
    L1/TEX Hit Rate                                                                      %                          86,14
    L2 Hit Rate                                                                          %                         106,02
    Mem Pipes Busy                                                                       %                          10,79
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    One or More Eligible                                                                 %                           2,60
    Issued Warp Per Scheduler                                                                                        0,03
    No Eligible                                                                          %                          97,40
    Active Warps Per Scheduler                                                        warp                           3,59
    Eligible Warps Per Scheduler                                                      warp                           0,07
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 38.4 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          3.59 active warps per scheduler, but only an average of 0.07 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Warp Cycles Per Issued Instruction                                               cycle                         138,13
    Warp Cycles Per Executed Instruction                                             cycle                         138,18
    Warp Cycles Per Issue Active                                                      warp                         138,13
    Avg. Active Threads Per Warp                                                                                    31,12
    Avg. Not Predicated Off Threads Per Warp                                                                        31,09
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 128.4 cycles being stalled waiting for the local/global            
          instruction queue to be not full. This represents about 93.0% of the total average of 138.1 cycles between    
          issuing two instructions. Typically this stall occurs only when executing local or global memory              
          instructions extremely frequently. If applicable, consider combining multiple lower-width memory operations   
          into fewer wider memory operations and try interleaving memory operations and math instructions.              

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                      38.468,57
    Executed Instructions                                                             inst                      2.154.240
    Avg. Issued Instructions Per Scheduler                                            inst                      38.481,32
    Issued Instructions                                                               inst                      2.154.954
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                        529
    Grid Size                                                                                                          96
    Registers Per Thread                                                   register/thread                             63
    Shared Memory Configuration Size                                                 Kbyte                          32,77
    Driver Shared Memory Per Block                                              byte/block                              0
    Dynamic Shared Memory Per Block                                             byte/block                              0
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         50.784
    Waves Per SM                                                                                                     6,86
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Threads are executed in groups of 32 threads called warps. This kernel launch is configured to execute 529    
          threads per block. Consequently, some threads in a warp are masked off and those hardware resources are       
          unused. Try changing the number of threads per block to be a multiple of 32 threads. Between 128 and 256      
          threads per block is a good initial range for experimentation. Use smaller thread blocks rather than one      
          large thread block per multiprocessor if latency affects performance. This is particularly beneficial to      
          kernels that frequently call __syncthreads().                                                                 

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                              1
    Block Limit Shared Mem                                                           block                             16
    Block Limit Warps                                                                block                              1
    Theoretical Active Warps per SM                                                   warp                             17
    Theoretical Occupancy                                                                %                          53,12
    Achieved Occupancy                                                                   %                          50,59
    Achieved Active Warps Per SM                                                      warp                          16,19
    ---------------------------------------------------------------------- --------------- ------------------------------

    WRN   Uncoalesced global access, expected 70752 transactions, got 558624 (7.90x) at PC 0x7f1547269c90               
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 70752 transactions, got 558624 (7.90x) at PC 0x7f15472697f0               
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 70752 transactions, got 558624 (7.90x) at PC 0x7f1547269810               
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 70752 transactions, got 558624 (7.90x) at PC 0x7f1547269830               
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 70752 transactions, got 558624 (7.90x) at PC 0x7f1547269850               
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 70752 transactions, got 558624 (7.90x) at PC 0x7f1547269870               
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 70752 transactions, got 558624 (7.90x) at PC 0x7f1547269890               
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 70752 transactions, got 558624 (7.90x) at PC 0x7f15472698b0               
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 70752 transactions, got 558624 (7.90x) at PC 0x7f15472698d0               
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 70752 transactions, got 558624 (7.90x) at PC 0x7f15472698f0               

  executelrnNormCuda_split(float*, float, float, int, int, int, int, float*, int, int), 2023-Mar-21 16:30:49, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    DRAM Frequency                                                           cycle/nsecond                           1,59
    SM Frequency                                                             cycle/nsecond                           1,38
    Elapsed Cycles                                                                   cycle                      1.512.668
    Memory [%]                                                                           %                           4,37
    SOL DRAM                                                                             %                           1,12
    Duration                                                                       msecond                           1,09
    SOL L1/TEX Cache                                                                     %                           2,21
    SOL L2 Cache                                                                         %                           4,37
    SM Active Cycles                                                                 cycle                   1.444.044,50
    SM [%]                                                                               %                          81,32
    ---------------------------------------------------------------------- --------------- ------------------------------
    OK    The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing workloads in the Compute Workload Analysis section.                                        

    WRN   The ratio of peak float (fp32) to double (fp64) performance on this device is 32:1. The kernel achieved       
          close to 0% of this device's fp32 peak performance and 57% of its fp64 peak performance. If Compute Workload  
          Analysis determines that this kernel is fp64 bound, consider using 32-bit precision floating point            
          operations to improve its performance.                                                                        

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0,13
    Executed Ipc Elapsed                                                        inst/cycle                           0,13
    Issue Slots Busy                                                                     %                           3,32
    Issued Ipc Active                                                           inst/cycle                           0,13
    SM Busy                                                                              %                          84,97
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   FP64 is the highest-utilized pipeline (85.0%). It executes 64-bit floating point operations. The pipeline is  
          over-utilized and likely a performance bottleneck.                                                            

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                           2,29
    Mem Busy                                                                             %                           1,71
    Max Bandwidth                                                                        %                           4,37
    L1/TEX Hit Rate                                                                      %                          89,55
    L2 Hit Rate                                                                          %                          97,79
    Mem Pipes Busy                                                                       %                          19,86
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    One or More Eligible                                                                 %                           3,32
    Issued Warp Per Scheduler                                                                                        0,03
    No Eligible                                                                          %                          96,68
    Active Warps Per Scheduler                                                        warp                           7,85
    Eligible Warps Per Scheduler                                                      warp                           0,10
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 30.1 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          7.85 active warps per scheduler, but only an average of 0.10 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Warp Cycles Per Issued Instruction                                               cycle                         236,34
    Warp Cycles Per Executed Instruction                                             cycle                         237,76
    Warp Cycles Per Issue Active                                                      warp                         236,34
    Avg. Active Threads Per Warp                                                                                       32
    Avg. Not Predicated Off Threads Per Warp                                                                        29,42
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 73.5 cycles being stalled waiting for a scoreboard dependency on a 
          L1TEX (local, global, surface, texture) operation. This represents about 31.1% of the total average of 236.3  
          cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses        
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   On average each warp of this kernel spends 155.5 cycles being stalled waiting for the L1TEX instruction queue 
          to be not full. This represents about 65.8% of the total average of 236.3 cycles between issuing two          
          instructions. This stall reason is high in cases of extreme utilization of the L1TEX pipeline. If             
          applicable, consider combining multiple lower-width memory operations into fewer wider memory operations and  
          try interleaving memory operations and math instructions.                                                     

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                      47.615,43
    Executed Instructions                                                             inst                      2.666.464
    Avg. Issued Instructions Per Scheduler                                            inst                      47.902,04
    Issued Instructions                                                               inst                      2.682.514
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                      1.024
    Grid Size                                                                                                          96
    Registers Per Thread                                                   register/thread                             42
    Shared Memory Configuration Size                                                 Kbyte                          32,77
    Driver Shared Memory Per Block                                              byte/block                              0
    Dynamic Shared Memory Per Block                                             byte/block                              0
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         98.304
    Waves Per SM                                                                                                     6,86
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                              1
    Block Limit Shared Mem                                                           block                             16
    Block Limit Warps                                                                block                              1
    Theoretical Active Warps per SM                                                   warp                             32
    Theoretical Occupancy                                                                %                            100
    Achieved Occupancy                                                                   %                          97,92
    Achieved Active Warps Per SM                                                      warp                          31,33
    ---------------------------------------------------------------------- --------------- ------------------------------

    WRN   Uncoalesced global access, expected 12288 transactions, got 98304 (8.00x) at PC 0x7f15472630a0                
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 12288 transactions, got 98304 (8.00x) at PC 0x7f1547263950                
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 11776 transactions, got 94208 (8.00x) at PC 0x7f1547262200                
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 11776 transactions, got 94208 (8.00x) at PC 0x7f1547262550                
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 11776 transactions, got 94208 (8.00x) at PC 0x7f15472628c0                
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 11776 transactions, got 94208 (8.00x) at PC 0x7f1547262c40                
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 512 transactions, got 4096 (8.00x) at PC 0x7f1547261e30                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 384 transactions, got 3072 (8.00x) at PC 0x7f1547261aa0                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 256 transactions, got 2048 (8.00x) at PC 0x7f1547261740                   

  executelrnNormCuda_split(float*, float, float, int, int, int, int, float*, int, int), 2023-Mar-21 16:30:49, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    DRAM Frequency                                                           cycle/nsecond                           1,50
    SM Frequency                                                             cycle/nsecond                           1,38
    Elapsed Cycles                                                                   cycle                      1.093.765
    Memory [%]                                                                           %                           3,94
    SOL DRAM                                                                             %                           0,41
    Duration                                                                       usecond                         787,84
    SOL L1/TEX Cache                                                                     %                           2,22
    SOL L2 Cache                                                                         %                           3,94
    SM Active Cycles                                                                 cycle                   1.042.841,21
    SM [%]                                                                               %                          80,85
    ---------------------------------------------------------------------- --------------- ------------------------------
    OK    The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing workloads in the Compute Workload Analysis section.                                        

    WRN   The ratio of peak float (fp32) to double (fp64) performance on this device is 32:1. The kernel achieved       
          close to 0% of this device's fp32 peak performance and 56% of its fp64 peak performance. If Compute Workload  
          Analysis determines that this kernel is fp64 bound, consider using 32-bit precision floating point            
          operations to improve its performance.                                                                        

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0,13
    Executed Ipc Elapsed                                                        inst/cycle                           0,13
    Issue Slots Busy                                                                     %                           3,30
    Issued Ipc Active                                                           inst/cycle                           0,13
    SM Busy                                                                              %                          84,57
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   FP64 is the highest-utilized pipeline (84.6%). It executes 64-bit floating point operations. The pipeline is  
          over-utilized and likely a performance bottleneck.                                                            

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Mbyte/second                         784,73
    Mem Busy                                                                             %                           1,41
    Max Bandwidth                                                                        %                           3,94
    L1/TEX Hit Rate                                                                      %                          88,77
    L2 Hit Rate                                                                          %                         233,48
    Mem Pipes Busy                                                                       %                          19,75
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    One or More Eligible                                                                 %                           3,41
    Issued Warp Per Scheduler                                                                                        0,03
    No Eligible                                                                          %                          96,59
    Active Warps Per Scheduler                                                        warp                           5,63
    Eligible Warps Per Scheduler                                                      warp                           0,07
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 29.3 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          5.63 active warps per scheduler, but only an average of 0.07 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Warp Cycles Per Issued Instruction                                               cycle                         165,14
    Warp Cycles Per Executed Instruction                                             cycle                         166,17
    Warp Cycles Per Issue Active                                                      warp                         165,14
    Avg. Active Threads Per Warp                                                                                       32
    Avg. Not Predicated Off Threads Per Warp                                                                        29,42
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 76.6 cycles being stalled waiting for a scoreboard dependency on a 
          L1TEX (local, global, surface, texture) operation. This represents about 46.4% of the total average of 165.1  
          cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses        
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   On average each warp of this kernel spends 80.2 cycles being stalled waiting for the L1TEX instruction queue  
          to be not full. This represents about 48.6% of the total average of 165.1 cycles between issuing two          
          instructions. This stall reason is high in cases of extreme utilization of the L1TEX pipeline. If             
          applicable, consider combining multiple lower-width memory operations into fewer wider memory operations and  
          try interleaving memory operations and math instructions.                                                     

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                      34.223,59
    Executed Instructions                                                             inst                      1.916.521
    Avg. Issued Instructions Per Scheduler                                            inst                      34.437,46
    Issued Instructions                                                               inst                      1.928.498
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                        736
    Grid Size                                                                                                          96
    Registers Per Thread                                                   register/thread                             42
    Shared Memory Configuration Size                                                 Kbyte                          32,77
    Driver Shared Memory Per Block                                              byte/block                              0
    Dynamic Shared Memory Per Block                                             byte/block                              0
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         70.656
    Waves Per SM                                                                                                     6,86
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                              1
    Block Limit Shared Mem                                                           block                             16
    Block Limit Warps                                                                block                              1
    Theoretical Active Warps per SM                                                   warp                             23
    Theoretical Occupancy                                                                %                          71,88
    Achieved Occupancy                                                                   %                          68,15
    Achieved Active Warps Per SM                                                      warp                          21,81
    ---------------------------------------------------------------------- --------------- ------------------------------

    WRN   Uncoalesced global access, expected 8832 transactions, got 70656 (8.00x) at PC 0x7f15472630a0                 
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 8832 transactions, got 70656 (8.00x) at PC 0x7f1547263950                 
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 8464 transactions, got 67712 (8.00x) at PC 0x7f1547262200                 
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 8464 transactions, got 67712 (8.00x) at PC 0x7f1547262550                 
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 8464 transactions, got 67712 (8.00x) at PC 0x7f15472628c0                 
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 8464 transactions, got 67712 (8.00x) at PC 0x7f1547262c40                 
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 368 transactions, got 2944 (8.00x) at PC 0x7f1547261e30                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 276 transactions, got 2208 (8.00x) at PC 0x7f1547261aa0                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 184 transactions, got 1472 (8.00x) at PC 0x7f1547261740                   

  executelrnNormCuda_split(float*, float, float, int, int, int, int, float*, int, int), 2023-Mar-21 16:30:50, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    DRAM Frequency                                                           cycle/nsecond                           1,50
    SM Frequency                                                             cycle/nsecond                           1,39
    Elapsed Cycles                                                                   cycle                      1.093.893
    Memory [%]                                                                           %                           3,21
    SOL DRAM                                                                             %                           3,21
    Duration                                                                       usecond                         786,98
    SOL L1/TEX Cache                                                                     %                           1,67
    SOL L2 Cache                                                                         %                           1,68
    SM Active Cycles                                                                 cycle                   1.043.322,64
    SM [%]                                                                               %                          80,86
    ---------------------------------------------------------------------- --------------- ------------------------------
    OK    The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing workloads in the Compute Workload Analysis section.                                        

    WRN   The ratio of peak float (fp32) to double (fp64) performance on this device is 32:1. The kernel achieved       
          close to 0% of this device's fp32 peak performance and 56% of its fp64 peak performance. If Compute Workload  
          Analysis determines that this kernel is fp64 bound, consider using 32-bit precision floating point            
          operations to improve its performance.                                                                        

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0,13
    Executed Ipc Elapsed                                                        inst/cycle                           0,13
    Issue Slots Busy                                                                     %                           3,30
    Issued Ipc Active                                                           inst/cycle                           0,13
    SM Busy                                                                              %                          84,53
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   FP64 is the highest-utilized pipeline (84.5%). It executes 64-bit floating point operations. The pipeline is  
          over-utilized and likely a performance bottleneck.                                                            

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                           6,15
    Mem Busy                                                                             %                           1,16
    Max Bandwidth                                                                        %                           3,21
    L1/TEX Hit Rate                                                                      %                          86,18
    L2 Hit Rate                                                                          %                          90,85
    Mem Pipes Busy                                                                       %                          19,75
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    One or More Eligible                                                                 %                           3,42
    Issued Warp Per Scheduler                                                                                        0,03
    No Eligible                                                                          %                          96,58
    Active Warps Per Scheduler                                                        warp                           5,64
    Eligible Warps Per Scheduler                                                      warp                           0,07
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 29.3 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          5.64 active warps per scheduler, but only an average of 0.07 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Warp Cycles Per Issued Instruction                                               cycle                         165,09
    Warp Cycles Per Executed Instruction                                             cycle                         166,12
    Warp Cycles Per Issue Active                                                      warp                         165,09
    Avg. Active Threads Per Warp                                                                                       32
    Avg. Not Predicated Off Threads Per Warp                                                                        29,42
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 76.5 cycles being stalled waiting for a scoreboard dependency on a 
          L1TEX (local, global, surface, texture) operation. This represents about 46.4% of the total average of 165.1  
          cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses        
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   On average each warp of this kernel spends 82.6 cycles being stalled waiting for the L1TEX instruction queue  
          to be not full. This represents about 50.0% of the total average of 165.1 cycles between issuing two          
          instructions. This stall reason is high in cases of extreme utilization of the L1TEX pipeline. If             
          applicable, consider combining multiple lower-width memory operations into fewer wider memory operations and  
          try interleaving memory operations and math instructions.                                                     

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                      34.223,59
    Executed Instructions                                                             inst                      1.916.521
    Avg. Issued Instructions Per Scheduler                                            inst                      34.436,45
    Issued Instructions                                                               inst                      1.928.441
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                        736
    Grid Size                                                                                                          96
    Registers Per Thread                                                   register/thread                             42
    Shared Memory Configuration Size                                                 Kbyte                          32,77
    Driver Shared Memory Per Block                                              byte/block                              0
    Dynamic Shared Memory Per Block                                             byte/block                              0
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         70.656
    Waves Per SM                                                                                                     6,86
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                              1
    Block Limit Shared Mem                                                           block                             16
    Block Limit Warps                                                                block                              1
    Theoretical Active Warps per SM                                                   warp                             23
    Theoretical Occupancy                                                                %                          71,88
    Achieved Occupancy                                                                   %                          68,18
    Achieved Active Warps Per SM                                                      warp                          21,82
    ---------------------------------------------------------------------- --------------- ------------------------------

    WRN   Uncoalesced global access, expected 8832 transactions, got 53268 (6.03x) at PC 0x7f15472630a0                 
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 8832 transactions, got 53268 (6.03x) at PC 0x7f1547263950                 
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 8464 transactions, got 51037 (6.03x) at PC 0x7f1547262200                 
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 8464 transactions, got 51037 (6.03x) at PC 0x7f1547262550                 
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 8464 transactions, got 51037 (6.03x) at PC 0x7f15472628c0                 
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 8464 transactions, got 51037 (6.03x) at PC 0x7f1547262c40                 
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 368 transactions, got 2208 (6.00x) at PC 0x7f1547261e30                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 276 transactions, got 1656 (6.00x) at PC 0x7f1547261aa0                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 184 transactions, got 1104 (6.00x) at PC 0x7f1547261740                   

  executelrnNormCuda_split(float*, float, float, int, int, int, int, float*, int, int), 2023-Mar-21 16:30:50, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    DRAM Frequency                                                           cycle/nsecond                           1,50
    SM Frequency                                                             cycle/nsecond                           1,38
    Elapsed Cycles                                                                   cycle                        813.336
    Memory [%]                                                                           %                           1,66
    SOL DRAM                                                                             %                           0,33
    Duration                                                                       usecond                         585,92
    SOL L1/TEX Cache                                                                     %                           1,64
    SOL L2 Cache                                                                         %                           1,66
    SM Active Cycles                                                                 cycle                     776.195,21
    SM [%]                                                                               %                          80,35
    ---------------------------------------------------------------------- --------------- ------------------------------
    OK    The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing workloads in the Compute Workload Analysis section.                                        

    WRN   The ratio of peak float (fp32) to double (fp64) performance on this device is 32:1. The kernel achieved       
          close to 0% of this device's fp32 peak performance and 54% of its fp64 peak performance. If Compute Workload  
          Analysis determines that this kernel is fp64 bound, consider using 32-bit precision floating point            
          operations to improve its performance.                                                                        

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0,13
    Executed Ipc Elapsed                                                        inst/cycle                           0,12
    Issue Slots Busy                                                                     %                           3,28
    Issued Ipc Active                                                           inst/cycle                           0,13
    SM Busy                                                                              %                          83,98
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   FP64 is the highest-utilized pipeline (84.0%). It executes 64-bit floating point operations. The pipeline is  
          over-utilized and likely a performance bottleneck.                                                            

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Mbyte/second                         634,84
    Mem Busy                                                                             %                           1,14
    Max Bandwidth                                                                        %                           1,66
    L1/TEX Hit Rate                                                                      %                          85,06
    L2 Hit Rate                                                                          %                          91,61
    Mem Pipes Busy                                                                       %                          19,62
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    One or More Eligible                                                                 %                           3,44
    Issued Warp Per Scheduler                                                                                        0,03
    No Eligible                                                                          %                          96,56
    Active Warps Per Scheduler                                                        warp                           4,18
    Eligible Warps Per Scheduler                                                      warp                           0,05
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 29.1 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          4.18 active warps per scheduler, but only an average of 0.05 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Warp Cycles Per Issued Instruction                                               cycle                         121,67
    Warp Cycles Per Executed Instruction                                             cycle                         122,46
    Warp Cycles Per Issue Active                                                      warp                         121,67
    Avg. Active Threads Per Warp                                                                                    31,12
    Avg. Not Predicated Off Threads Per Warp                                                                        28,61
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 80.5 cycles being stalled waiting for a scoreboard dependency on a 
          L1TEX (local, global, surface, texture) operation. This represents about 66.1% of the total average of 121.7  
          cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses        
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                      25.295,70
    Executed Instructions                                                             inst                      1.416.559
    Avg. Issued Instructions Per Scheduler                                            inst                      25.459,96
    Issued Instructions                                                               inst                      1.425.758
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                        529
    Grid Size                                                                                                          96
    Registers Per Thread                                                   register/thread                             42
    Shared Memory Configuration Size                                                 Kbyte                          32,77
    Driver Shared Memory Per Block                                              byte/block                              0
    Dynamic Shared Memory Per Block                                             byte/block                              0
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         50.784
    Waves Per SM                                                                                                     6,86
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Threads are executed in groups of 32 threads called warps. This kernel launch is configured to execute 529    
          threads per block. Consequently, some threads in a warp are masked off and those hardware resources are       
          unused. Try changing the number of threads per block to be a multiple of 32 threads. Between 128 and 256      
          threads per block is a good initial range for experimentation. Use smaller thread blocks rather than one      
          large thread block per multiprocessor if latency affects performance. This is particularly beneficial to      
          kernels that frequently call __syncthreads().                                                                 

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                              2
    Block Limit Shared Mem                                                           block                             16
    Block Limit Warps                                                                block                              1
    Theoretical Active Warps per SM                                                   warp                             17
    Theoretical Occupancy                                                                %                          53,12
    Achieved Occupancy                                                                   %                          49,91
    Achieved Active Warps Per SM                                                      warp                          15,97
    ---------------------------------------------------------------------- --------------- ------------------------------

    WRN   Uncoalesced global access, expected 6432 transactions, got 38688 (6.01x) at PC 0x7f15472630a0                 
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 6432 transactions, got 38688 (6.01x) at PC 0x7f1547263950                 
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 6164 transactions, got 37068 (6.01x) at PC 0x7f1547262200                 
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 6164 transactions, got 37068 (6.01x) at PC 0x7f1547262550                 
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 6164 transactions, got 37068 (6.01x) at PC 0x7f15472628c0                 
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 6164 transactions, got 37068 (6.01x) at PC 0x7f1547262c40                 
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 268 transactions, got 1604 (5.99x) at PC 0x7f1547261e30                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 201 transactions, got 1203 (5.99x) at PC 0x7f1547261aa0                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 134 transactions, got 802 (5.99x) at PC 0x7f1547261740                    

  executepoolingCuda(float*, float*, int, int, int, int, int, int, int), 2023-Mar-21 16:30:50, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    DRAM Frequency                                                           cycle/nsecond                           1,47
    SM Frequency                                                             cycle/nsecond                           1,33
    Elapsed Cycles                                                                   cycle                         44.148
    Memory [%]                                                                           %                          40,60
    SOL DRAM                                                                             %                          20,05
    Duration                                                                       usecond                          33,09
    SOL L1/TEX Cache                                                                     %                          81,21
    SOL L2 Cache                                                                         %                          22,81
    SM Active Cycles                                                                 cycle                      40.058,07
    SM [%]                                                                               %                          13,07
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    OK    The ratio of peak float (fp32) to double (fp64) performance on this device is 32:1. The kernel achieved 0% of 
          this device's fp32 peak performance and 0% of its fp64 peak performance.                                      

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0,57
    Executed Ipc Elapsed                                                        inst/cycle                           0,52
    Issue Slots Busy                                                                     %                          14,36
    Issued Ipc Active                                                           inst/cycle                           0,57
    SM Busy                                                                              %                          14,36
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   All pipelines are under-utilized. Either this kernel is very small or it doesn't issue enough warps per       
          scheduler. Check the Launch Statistics and Scheduler Statistics sections for further details.                 

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                          37,73
    Mem Busy                                                                             %                          40,60
    Max Bandwidth                                                                        %                          34,72
    L1/TEX Hit Rate                                                                      %                          94,18
    L2 Hit Rate                                                                          %                          82,33
    Mem Pipes Busy                                                                       %                           8,60
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    One or More Eligible                                                                 %                          14,44
    Issued Warp Per Scheduler                                                                                        0,14
    No Eligible                                                                          %                          85,56
    Active Warps Per Scheduler                                                        warp                           5,46
    Eligible Warps Per Scheduler                                                      warp                           0,17
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 6.9 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          5.46 active warps per scheduler, but only an average of 0.17 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Warp Cycles Per Issued Instruction                                               cycle                          37,85
    Warp Cycles Per Executed Instruction                                             cycle                          38,09
    Warp Cycles Per Issue Active                                                      warp                          37,85
    Avg. Active Threads Per Warp                                                                                    31,70
    Avg. Not Predicated Off Threads Per Warp                                                                        29,29
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 29.0 cycles being stalled waiting for a scoreboard dependency on a 
          L1TEX (local, global, surface, texture) operation. This represents about 76.6% of the total average of 37.9   
          cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses        
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                       5.717,14
    Executed Instructions                                                             inst                        320.160
    Avg. Issued Instructions Per Scheduler                                            inst                       5.753,07
    Issued Instructions                                                               inst                        322.172
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                        729
    Grid Size                                                                                                          96
    Registers Per Thread                                                   register/thread                             44
    Shared Memory Configuration Size                                                 Kbyte                          32,77
    Driver Shared Memory Per Block                                              byte/block                              0
    Dynamic Shared Memory Per Block                                             byte/block                              0
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         69.984
    Waves Per SM                                                                                                     6,86
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Threads are executed in groups of 32 threads called warps. This kernel launch is configured to execute 729    
          threads per block. Consequently, some threads in a warp are masked off and those hardware resources are       
          unused. Try changing the number of threads per block to be a multiple of 32 threads. Between 128 and 256      
          threads per block is a good initial range for experimentation. Use smaller thread blocks rather than one      
          large thread block per multiprocessor if latency affects performance. This is particularly beneficial to      
          kernels that frequently call __syncthreads().                                                                 

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                              1
    Block Limit Shared Mem                                                           block                             16
    Block Limit Warps                                                                block                              1
    Theoretical Active Warps per SM                                                   warp                             23
    Theoretical Occupancy                                                                %                          71,88
    Achieved Occupancy                                                                   %                          67,02
    Achieved Active Warps Per SM                                                      warp                          21,45
    ---------------------------------------------------------------------- --------------- ------------------------------

    WRN   Uncoalesced global access, expected 26496 transactions, got 186192 (7.03x) at PC 0x7f1547268490               
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 26496 transactions, got 186192 (7.03x) at PC 0x7f1547268550               
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 26496 transactions, got 186192 (7.03x) at PC 0x7f15472685f0               
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 8832 transactions, got 60744 (6.88x) at PC 0x7f1547268df0                 

  execute3DconvolutionCuda(float*, float*, float*, float*, int, int, int, int, int, int, int, int), 2023-Mar-21 16:30:51, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    DRAM Frequency                                                           cycle/nsecond                           1,49
    SM Frequency                                                             cycle/nsecond                           1,37
    Elapsed Cycles                                                                   cycle                      4.347.761
    Memory [%]                                                                           %                          41,33
    SOL DRAM                                                                             %                           0,14
    Duration                                                                       msecond                           3,16
    SOL L1/TEX Cache                                                                     %                          82,65
    SOL L2 Cache                                                                         %                           2,52
    SM Active Cycles                                                                 cycle                   4.149.526,93
    SM [%]                                                                               %                          23,63
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    OK    The ratio of peak float (fp32) to double (fp64) performance on this device is 32:1. The kernel achieved 3% of 
          this device's fp32 peak performance and 0% of its fp64 peak performance.                                      

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0,92
    Executed Ipc Elapsed                                                        inst/cycle                           0,88
    Issue Slots Busy                                                                     %                          22,90
    Issued Ipc Active                                                           inst/cycle                           0,92
    SM Busy                                                                              %                          22,90
    ---------------------------------------------------------------------- --------------- ------------------------------
          No pipeline is over-utilized.                                                                                 

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Mbyte/second                         261,67
    Mem Busy                                                                             %                          41,33
    Max Bandwidth                                                                        %                          39,03
    L1/TEX Hit Rate                                                                      %                          99,17
    L2 Hit Rate                                                                          %                         100,16
    Mem Pipes Busy                                                                       %                          23,63
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    One or More Eligible                                                                 %                          26,24
    Issued Warp Per Scheduler                                                                                        0,26
    No Eligible                                                                          %                          73,76
    Active Warps Per Scheduler                                                        warp                           5,43
    Eligible Warps Per Scheduler                                                      warp                           0,43
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 3.8 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          5.43 active warps per scheduler, but only an average of 0.43 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Warp Cycles Per Issued Instruction                                               cycle                          20,70
    Warp Cycles Per Executed Instruction                                             cycle                          20,71
    Warp Cycles Per Issue Active                                                      warp                          20,70
    Avg. Active Threads Per Warp                                                                                    28,69
    Avg. Not Predicated Off Threads Per Warp                                                                        26,97
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 9.8 cycles being stalled waiting for the local/global instruction  
          queue to be not full. This represents about 47.4% of the total average of 20.7 cycles between issuing two     
          instructions. Typically this stall occurs only when executing local or global memory instructions extremely   
          frequently. If applicable, consider combining multiple lower-width memory operations into fewer wider memory  
          operations and try interleaving memory operations and math instructions.                                      

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                        949.840
    Executed Instructions                                                             inst                     53.191.040
    Avg. Issued Instructions Per Scheduler                                            inst                     950.313,36
    Issued Instructions                                                               inst                     53.217.548
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                        729
    Grid Size                                                                                                         128
    Registers Per Thread                                                   register/thread                             55
    Shared Memory Configuration Size                                                 Kbyte                          32,77
    Driver Shared Memory Per Block                                              byte/block                              0
    Dynamic Shared Memory Per Block                                             byte/block                              0
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         93.312
    Waves Per SM                                                                                                     9,14
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Threads are executed in groups of 32 threads called warps. This kernel launch is configured to execute 729    
          threads per block. Consequently, some threads in a warp are masked off and those hardware resources are       
          unused. Try changing the number of threads per block to be a multiple of 32 threads. Between 128 and 256      
          threads per block is a good initial range for experimentation. Use smaller thread blocks rather than one      
          large thread block per multiprocessor if latency affects performance. This is particularly beneficial to      
          kernels that frequently call __syncthreads().                                                                 

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                              1
    Block Limit Shared Mem                                                           block                             16
    Block Limit Warps                                                                block                              1
    Theoretical Active Warps per SM                                                   warp                             23
    Theoretical Occupancy                                                                %                          71,88
    Achieved Occupancy                                                                   %                          60,02
    Achieved Active Warps Per SM                                                      warp                          19,21
    ---------------------------------------------------------------------- --------------- ------------------------------

    WRN   Uncoalesced global access, expected 2641920 transactions, got 16422144 (6.22x) at PC 0x7f15472670d0           
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 2598912 transactions, got 16227840 (6.24x) at PC 0x7f1547267880           
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 2598912 transactions, got 16227840 (6.24x) at PC 0x7f15472678a0           
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 2598912 transactions, got 16227840 (6.24x) at PC 0x7f15472678c0           
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 2598912 transactions, got 16227840 (6.24x) at PC 0x7f15472678e0           
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 251904 transactions, got 1523712 (6.05x) at PC 0x7f1547267000             
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 251904 transactions, got 1523712 (6.05x) at PC 0x7f1547267010             
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 11776 transactions, got 80992 (6.88x) at PC 0x7f1547267a40                
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 1266432 transactions, got 1304064 (1.03x) at PC 0x7f15472670e0            
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 1241088 transactions, got 1267968 (1.02x) at PC 0x7f1547267870            

  execute3Dconvolutiongroup2Cuda(float*, float*, float*, float*, int, int, int, int, int, int, int, int), 2023-Mar-21 16:30:51, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    DRAM Frequency                                                           cycle/nsecond                           1,52
    SM Frequency                                                             cycle/nsecond                           1,39
    Elapsed Cycles                                                                   cycle                      4.348.302
    Memory [%]                                                                           %                          41,41
    SOL DRAM                                                                             %                           0,80
    Duration                                                                       msecond                           3,13
    SOL L1/TEX Cache                                                                     %                          82,83
    SOL L2 Cache                                                                         %                           2,86
    SM Active Cycles                                                                 cycle                   3.979.792,21
    SM [%]                                                                               %                          23,63
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    OK    The ratio of peak float (fp32) to double (fp64) performance on this device is 32:1. The kernel achieved 3% of 
          this device's fp32 peak performance and 0% of its fp64 peak performance.                                      

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0,95
    Executed Ipc Elapsed                                                        inst/cycle                           0,88
    Issue Slots Busy                                                                     %                          23,88
    Issued Ipc Active                                                           inst/cycle                           0,96
    SM Busy                                                                              %                          23,88
    ---------------------------------------------------------------------- --------------- ------------------------------
          No pipeline is over-utilized.                                                                                 

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                           1,56
    Mem Busy                                                                             %                          41,41
    Max Bandwidth                                                                        %                          39,00
    L1/TEX Hit Rate                                                                      %                          99,18
    L2 Hit Rate                                                                          %                         105,82
    Mem Pipes Busy                                                                       %                          23,63
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    One or More Eligible                                                                 %                          26,14
    Issued Warp Per Scheduler                                                                                        0,26
    No Eligible                                                                          %                          73,86
    Active Warps Per Scheduler                                                        warp                           5,42
    Eligible Warps Per Scheduler                                                      warp                           0,43
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 3.8 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          5.42 active warps per scheduler, but only an average of 0.43 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Warp Cycles Per Issued Instruction                                               cycle                          20,75
    Warp Cycles Per Executed Instruction                                             cycle                          20,76
    Warp Cycles Per Issue Active                                                      warp                          20,75
    Avg. Active Threads Per Warp                                                                                    28,69
    Avg. Not Predicated Off Threads Per Warp                                                                        26,97
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 9.8 cycles being stalled waiting for the local/global instruction  
          queue to be not full. This represents about 47.2% of the total average of 20.7 cycles between issuing two     
          instructions. Typically this stall occurs only when executing local or global memory instructions extremely   
          frequently. If applicable, consider combining multiple lower-width memory operations into fewer wider memory  
          operations and try interleaving memory operations and math instructions.                                      

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                     950.050,29
    Executed Instructions                                                             inst                     53.202.816
    Avg. Issued Instructions Per Scheduler                                            inst                     950.521,55
    Issued Instructions                                                               inst                     53.229.207
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                        729
    Grid Size                                                                                                         128
    Registers Per Thread                                                   register/thread                             57
    Shared Memory Configuration Size                                                 Kbyte                          32,77
    Driver Shared Memory Per Block                                              byte/block                              0
    Dynamic Shared Memory Per Block                                             byte/block                              0
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         93.312
    Waves Per SM                                                                                                     9,14
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Threads are executed in groups of 32 threads called warps. This kernel launch is configured to execute 729    
          threads per block. Consequently, some threads in a warp are masked off and those hardware resources are       
          unused. Try changing the number of threads per block to be a multiple of 32 threads. Between 128 and 256      
          threads per block is a good initial range for experimentation. Use smaller thread blocks rather than one      
          large thread block per multiprocessor if latency affects performance. This is particularly beneficial to      
          kernels that frequently call __syncthreads().                                                                 

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                              1
    Block Limit Shared Mem                                                           block                             16
    Block Limit Warps                                                                block                              1
    Theoretical Active Warps per SM                                                   warp                             23
    Theoretical Occupancy                                                                %                          71,88
    Achieved Occupancy                                                                   %                          61,94
    Achieved Active Warps Per SM                                                      warp                          19,82
    ---------------------------------------------------------------------- --------------- ------------------------------

    WRN   Uncoalesced global access, expected 2641920 transactions, got 16422144 (6.22x) at PC 0x7f1547265900           
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 2598912 transactions, got 16227840 (6.24x) at PC 0x7f15472660b0           
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 2598912 transactions, got 16227840 (6.24x) at PC 0x7f15472660d0           
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 2598912 transactions, got 16227840 (6.24x) at PC 0x7f15472660f0           
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 2598912 transactions, got 16227840 (6.24x) at PC 0x7f1547266110           
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 251904 transactions, got 1523712 (6.05x) at PC 0x7f1547265830             
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 251904 transactions, got 1523712 (6.05x) at PC 0x7f1547265840             
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 11776 transactions, got 80992 (6.88x) at PC 0x7f1547266280                
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 1266432 transactions, got 1304064 (1.03x) at PC 0x7f1547265910            
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 1241088 transactions, got 1267968 (1.02x) at PC 0x7f15472660a0            

  executelrnNormCuda(float*, float, float, int, int, int, int, float*, int), 2023-Mar-21 16:30:52, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    DRAM Frequency                                                           cycle/nsecond                           1,50
    SM Frequency                                                             cycle/nsecond                           1,42
    Elapsed Cycles                                                                   cycle                      2.963.635
    Memory [%]                                                                           %                           3,36
    SOL DRAM                                                                             %                           3,36
    Duration                                                                       msecond                           2,08
    SOL L1/TEX Cache                                                                     %                           1,59
    SOL L2 Cache                                                                         %                           2,59
    SM Active Cycles                                                                 cycle                   2.810.732,79
    SM [%]                                                                               %                          80,33
    ---------------------------------------------------------------------- --------------- ------------------------------
    OK    The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To   
          further improve performance, work will likely need to be shifted from the most utilized to another unit.      
          Start by analyzing workloads in the Compute Workload Analysis section.                                        

    WRN   The ratio of peak float (fp32) to double (fp64) performance on this device is 32:1. The kernel achieved       
          close to 0% of this device's fp32 peak performance and 55% of its fp64 peak performance. If Compute Workload  
          Analysis determines that this kernel is fp64 bound, consider using 32-bit precision floating point            
          operations to improve its performance.                                                                        

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0,13
    Executed Ipc Elapsed                                                        inst/cycle                           0,12
    Issue Slots Busy                                                                     %                           3,30
    Issued Ipc Active                                                           inst/cycle                           0,13
    SM Busy                                                                              %                          84,64
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   FP64 is the highest-utilized pipeline (84.6%). It executes 64-bit floating point operations. The pipeline is  
          over-utilized and likely a performance bottleneck.                                                            

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                           6,45
    Mem Busy                                                                             %                           1,33
    Max Bandwidth                                                                        %                           3,36
    L1/TEX Hit Rate                                                                      %                          89,65
    L2 Hit Rate                                                                          %                          79,67
    Mem Pipes Busy                                                                       %                          19,62
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    One or More Eligible                                                                 %                           3,41
    Issued Warp Per Scheduler                                                                                        0,03
    No Eligible                                                                          %                          96,59
    Active Warps Per Scheduler                                                        warp                           5,64
    Eligible Warps Per Scheduler                                                      warp                           0,07
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 29.3 cycles. This might leave hardware resources underutilized and may lead to    
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          5.64 active warps per scheduler, but only an average of 0.07 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Warp Cycles Per Issued Instruction                                               cycle                         165,35
    Warp Cycles Per Executed Instruction                                             cycle                         166,30
    Warp Cycles Per Issue Active                                                      warp                         165,35
    Avg. Active Threads Per Warp                                                                                    31,70
    Avg. Not Predicated Off Threads Per Warp                                                                        29,14
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 76.8 cycles being stalled waiting for a scoreboard dependency on a 
          L1TEX (local, global, surface, texture) operation. This represents about 46.4% of the total average of 165.3  
          cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses        
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   On average each warp of this kernel spends 82.5 cycles being stalled waiting for the L1TEX instruction queue  
          to be not full. This represents about 49.9% of the total average of 165.3 cycles between issuing two          
          instructions. This stall reason is high in cases of extreme utilization of the L1TEX pipeline. If             
          applicable, consider combining multiple lower-width memory operations into fewer wider memory operations and  
          try interleaving memory operations and math instructions.                                                     

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                      92.157,30
    Executed Instructions                                                             inst                      5.160.809
    Avg. Issued Instructions Per Scheduler                                            inst                         92.686
    Issued Instructions                                                               inst                      5.190.416
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                        729
    Grid Size                                                                                                         256
    Registers Per Thread                                                   register/thread                             42
    Shared Memory Configuration Size                                                 Kbyte                          32,77
    Driver Shared Memory Per Block                                              byte/block                              0
    Dynamic Shared Memory Per Block                                             byte/block                              0
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                        186.624
    Waves Per SM                                                                                                    18,29
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Threads are executed in groups of 32 threads called warps. This kernel launch is configured to execute 729    
          threads per block. Consequently, some threads in a warp are masked off and those hardware resources are       
          unused. Try changing the number of threads per block to be a multiple of 32 threads. Between 128 and 256      
          threads per block is a good initial range for experimentation. Use smaller thread blocks rather than one      
          large thread block per multiprocessor if latency affects performance. This is particularly beneficial to      
          kernels that frequently call __syncthreads().                                                                 

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                              1
    Block Limit Shared Mem                                                           block                             16
    Block Limit Warps                                                                block                              1
    Theoretical Active Warps per SM                                                   warp                             23
    Theoretical Occupancy                                                                %                          71,88
    Achieved Occupancy                                                                   %                          68,16
    Achieved Active Warps Per SM                                                      warp                          21,81
    ---------------------------------------------------------------------- --------------- ------------------------------

    WRN   Uncoalesced global access, expected 23552 transactions, got 161984 (6.88x) at PC 0x7f154725f1b0               
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 23552 transactions, got 161984 (6.88x) at PC 0x7f154725fa60               
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 23184 transactions, got 159464 (6.88x) at PC 0x7f154725e660               
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 23184 transactions, got 159464 (6.88x) at PC 0x7f154725ed50               
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 23184 transactions, got 159442 (6.88x) at PC 0x7f154725e310               
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 23184 transactions, got 159442 (6.88x) at PC 0x7f154725e9d0               
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 368 transactions, got 2520 (6.85x) at PC 0x7f154725df40                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 276 transactions, got 1879 (6.81x) at PC 0x7f154725dbb0                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 184 transactions, got 1260 (6.85x) at PC 0x7f154725d850                   

  executepoolingCuda(float*, float*, int, int, int, int, int, int, int), 2023-Mar-21 16:30:52, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    DRAM Frequency                                                           cycle/nsecond                           1,54
    SM Frequency                                                             cycle/nsecond                           1,30
    Elapsed Cycles                                                                   cycle                         20.725
    Memory [%]                                                                           %                          36,17
    SOL DRAM                                                                             %                          24,07
    Duration                                                                       usecond                          15,84
    SOL L1/TEX Cache                                                                     %                          72,35
    SOL L2 Cache                                                                         %                          25,98
    SM Active Cycles                                                                 cycle                      18.076,50
    SM [%]                                                                               %                          19,40
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    OK    The ratio of peak float (fp32) to double (fp64) performance on this device is 32:1. The kernel achieved 0% of 
          this device's fp32 peak performance and 0% of its fp64 peak performance.                                      

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0,88
    Executed Ipc Elapsed                                                        inst/cycle                           0,77
    Issue Slots Busy                                                                     %                          22,19
    Issued Ipc Active                                                           inst/cycle                           0,89
    SM Busy                                                                              %                          22,19
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   All pipelines are under-utilized. Either this kernel is very small or it doesn't issue enough warps per       
          scheduler. Check the Launch Statistics and Scheduler Statistics sections for further details.                 

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                          47,31
    Mem Busy                                                                             %                          36,17
    Max Bandwidth                                                                        %                          25,98
    L1/TEX Hit Rate                                                                      %                          89,28
    L2 Hit Rate                                                                          %                          61,25
    Mem Pipes Busy                                                                       %                          12,74
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    One or More Eligible                                                                 %                          22,06
    Issued Warp Per Scheduler                                                                                        0,22
    No Eligible                                                                          %                          77,94
    Active Warps Per Scheduler                                                        warp                           6,69
    Eligible Warps Per Scheduler                                                      warp                           0,27
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 4.5 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          6.69 active warps per scheduler, but only an average of 0.27 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Warp Cycles Per Issued Instruction                                               cycle                          30,32
    Warp Cycles Per Executed Instruction                                             cycle                          30,57
    Warp Cycles Per Issue Active                                                      warp                          30,32
    Avg. Active Threads Per Warp                                                                                    28,17
    Avg. Not Predicated Off Threads Per Warp                                                                        26,03
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 22.4 cycles being stalled waiting for a scoreboard dependency on a 
          L1TEX (local, global, surface, texture) operation. This represents about 73.9% of the total average of 30.3   
          cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses        
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                       3.977,14
    Executed Instructions                                                             inst                        222.720
    Avg. Issued Instructions Per Scheduler                                            inst                       4.010,43
    Issued Instructions                                                               inst                        224.584
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                        169
    Grid Size                                                                                                         256
    Registers Per Thread                                                   register/thread                             44
    Shared Memory Configuration Size                                                 Kbyte                          32,77
    Driver Shared Memory Per Block                                              byte/block                              0
    Dynamic Shared Memory Per Block                                             byte/block                              0
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         43.264
    Waves Per SM                                                                                                     3,66
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Threads are executed in groups of 32 threads called warps. This kernel launch is configured to execute 169    
          threads per block. Consequently, some threads in a warp are masked off and those hardware resources are       
          unused. Try changing the number of threads per block to be a multiple of 32 threads. Between 128 and 256      
          threads per block is a good initial range for experimentation. Use smaller thread blocks rather than one      
          large thread block per multiprocessor if latency affects performance. This is particularly beneficial to      
          kernels that frequently call __syncthreads().                                                                 

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                              6
    Block Limit Shared Mem                                                           block                             16
    Block Limit Warps                                                                block                              5
    Theoretical Active Warps per SM                                                   warp                             30
    Theoretical Occupancy                                                                %                          93,75
    Achieved Occupancy                                                                   %                          85,32
    Achieved Active Warps Per SM                                                      warp                          27,30
    ---------------------------------------------------------------------- --------------- ------------------------------

    WRN   Uncoalesced global access, expected 16896 transactions, got 75072 (4.44x) at PC 0x7f1547268490                
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 16896 transactions, got 75072 (4.44x) at PC 0x7f1547268550                
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 16896 transactions, got 75072 (4.44x) at PC 0x7f15472685f0                
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 5632 transactions, got 21984 (3.90x) at PC 0x7f1547268df0                 

  execute3DconvolutionCuda(float*, float*, float*, float*, int, int, int, int, int, int, int, int), 2023-Mar-21 16:30:53, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    DRAM Frequency                                                           cycle/nsecond                           1,50
    SM Frequency                                                             cycle/nsecond                           1,38
    Elapsed Cycles                                                                   cycle                      3.352.834
    Memory [%]                                                                           %                          47,53
    SOL DRAM                                                                             %                           0,84
    Duration                                                                       msecond                           2,43
    SOL L1/TEX Cache                                                                     %                          95,07
    SOL L2 Cache                                                                         %                           4,64
    SM Active Cycles                                                                 cycle                   3.287.855,50
    SM [%]                                                                               %                          57,71
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    OK    The ratio of peak float (fp32) to double (fp64) performance on this device is 32:1. The kernel achieved 4% of 
          this device's fp32 peak performance and 0% of its fp64 peak performance.                                      

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           2,35
    Executed Ipc Elapsed                                                        inst/cycle                           2,31
    Issue Slots Busy                                                                     %                          58,69
    Issued Ipc Active                                                           inst/cycle                           2,35
    SM Busy                                                                              %                          58,69
    ---------------------------------------------------------------------- --------------- ------------------------------
          No pipeline is over-utilized.                                                                                 

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                           1,61
    Mem Busy                                                                             %                          47,53
    Max Bandwidth                                                                        %                          45,40
    L1/TEX Hit Rate                                                                      %                          98,61
    L2 Hit Rate                                                                          %                          94,97
    Mem Pipes Busy                                                                       %                          45,40
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    One or More Eligible                                                                 %                          58,90
    Issued Warp Per Scheduler                                                                                        0,59
    No Eligible                                                                          %                          41,10
    Active Warps Per Scheduler                                                        warp                           7,17
    Eligible Warps Per Scheduler                                                      warp                           1,21
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 1.7 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          7.17 active warps per scheduler, but only an average of 1.21 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Warp Cycles Per Issued Instruction                                               cycle                          12,18
    Warp Cycles Per Executed Instruction                                             cycle                          12,18
    Warp Cycles Per Issue Active                                                      warp                          12,18
    Avg. Active Threads Per Warp                                                                                    26,66
    Avg. Not Predicated Off Threads Per Warp                                                                        24,50
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 4.6 cycles being stalled waiting for a scoreboard dependency on a  
          L1TEX (local, global, surface, texture) operation. This represents about 37.7% of the total average of 12.2   
          cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses        
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                   1.929.641,14
    Executed Instructions                                                             inst                    108.059.904
    Avg. Issued Instructions Per Scheduler                                            inst                   1.929.680,14
    Issued Instructions                                                               inst                    108.062.088
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                        169
    Grid Size                                                                                                         384
    Registers Per Thread                                                   register/thread                             55
    Shared Memory Configuration Size                                                 Kbyte                          32,77
    Driver Shared Memory Per Block                                              byte/block                              0
    Dynamic Shared Memory Per Block                                             byte/block                              0
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         64.896
    Waves Per SM                                                                                                     5,49
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Threads are executed in groups of 32 threads called warps. This kernel launch is configured to execute 169    
          threads per block. Consequently, some threads in a warp are masked off and those hardware resources are       
          unused. Try changing the number of threads per block to be a multiple of 32 threads. Between 128 and 256      
          threads per block is a good initial range for experimentation. Use smaller thread blocks rather than one      
          large thread block per multiprocessor if latency affects performance. This is particularly beneficial to      
          kernels that frequently call __syncthreads().                                                                 

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                              6
    Block Limit Shared Mem                                                           block                             16
    Block Limit Warps                                                                block                              5
    Theoretical Active Warps per SM                                                   warp                             30
    Theoretical Occupancy                                                                %                          93,75
    Achieved Occupancy                                                                   %                          89,70
    Achieved Active Warps Per SM                                                      warp                          28,70
    ---------------------------------------------------------------------- --------------- ------------------------------

    WRN   Uncoalesced global access, expected 6389760 transactions, got 23199744 (3.63x) at PC 0x7f1547267010           
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 6389760 transactions, got 23199744 (3.63x) at PC 0x7f15472670d0           
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 5406720 transactions, got 19783680 (3.66x) at PC 0x7f1547267000           
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 8448 transactions, got 32976 (3.90x) at PC 0x7f1547267a40                 

  execute3DconvolutionCuda(float*, float*, float*, float*, int, int, int, int, int, int, int, int), 2023-Mar-21 16:30:53, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    DRAM Frequency                                                           cycle/nsecond                           1,50
    SM Frequency                                                             cycle/nsecond                           1,37
    Elapsed Cycles                                                                   cycle                      1.270.343
    Memory [%]                                                                           %                          46,93
    SOL DRAM                                                                             %                           5,82
    Duration                                                                       usecond                         922,88
    SOL L1/TEX Cache                                                                     %                          93,86
    SOL L2 Cache                                                                         %                           4,71
    SM Active Cycles                                                                 cycle                   1.239.706,21
    SM [%]                                                                               %                          57,14
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    OK    The ratio of peak float (fp32) to double (fp64) performance on this device is 32:1. The kernel achieved 4% of 
          this device's fp32 peak performance and 0% of its fp64 peak performance.                                      

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           2,34
    Executed Ipc Elapsed                                                        inst/cycle                           2,29
    Issue Slots Busy                                                                     %                          58,40
    Issued Ipc Active                                                           inst/cycle                           2,34
    SM Busy                                                                              %                          58,40
    ---------------------------------------------------------------------- --------------- ------------------------------
          No pipeline is over-utilized.                                                                                 

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                          11,17
    Mem Busy                                                                             %                          46,93
    Max Bandwidth                                                                        %                          44,94
    L1/TEX Hit Rate                                                                      %                          99,04
    L2 Hit Rate                                                                          %                          91,59
    Mem Pipes Busy                                                                       %                          44,94
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    One or More Eligible                                                                 %                          58,38
    Issued Warp Per Scheduler                                                                                        0,58
    No Eligible                                                                          %                          41,62
    Active Warps Per Scheduler                                                        warp                           6,95
    Eligible Warps Per Scheduler                                                      warp                           1,19
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 1.7 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          6.95 active warps per scheduler, but only an average of 1.19 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Warp Cycles Per Issued Instruction                                               cycle                          11,91
    Warp Cycles Per Executed Instruction                                             cycle                          11,91
    Warp Cycles Per Issue Active                                                      warp                          11,91
    Avg. Active Threads Per Warp                                                                                    26,67
    Avg. Not Predicated Off Threads Per Warp                                                                        24,51
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 4.3 cycles being stalled waiting for a scoreboard dependency on a  
          L1TEX (local, global, surface, texture) operation. This represents about 36.2% of the total average of 11.9   
          cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses        
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                        723.888
    Executed Instructions                                                             inst                     40.537.728
    Avg. Issued Instructions Per Scheduler                                            inst                        723.927
    Issued Instructions                                                               inst                     40.539.912
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                        169
    Grid Size                                                                                                         192
    Registers Per Thread                                                   register/thread                             55
    Shared Memory Configuration Size                                                 Kbyte                          32,77
    Driver Shared Memory Per Block                                              byte/block                              0
    Dynamic Shared Memory Per Block                                             byte/block                              0
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         32.448
    Waves Per SM                                                                                                     2,74
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Threads are executed in groups of 32 threads called warps. This kernel launch is configured to execute 169    
          threads per block. Consequently, some threads in a warp are masked off and those hardware resources are       
          unused. Try changing the number of threads per block to be a multiple of 32 threads. Between 128 and 256      
          threads per block is a good initial range for experimentation. Use smaller thread blocks rather than one      
          large thread block per multiprocessor if latency affects performance. This is particularly beneficial to      
          kernels that frequently call __syncthreads().                                                                 

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                              6
    Block Limit Shared Mem                                                           block                             16
    Block Limit Warps                                                                block                              5
    Theoretical Active Warps per SM                                                   warp                             30
    Theoretical Occupancy                                                                %                          93,75
    Achieved Occupancy                                                                   %                          86,94
    Achieved Active Warps Per SM                                                      warp                          27,82
    ---------------------------------------------------------------------- --------------- ------------------------------

    WRN   Uncoalesced global access, expected 2396160 transactions, got 8699904 (3.63x) at PC 0x7f1547267010            
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 2396160 transactions, got 8699904 (3.63x) at PC 0x7f15472670d0            
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 2027520 transactions, got 7418880 (3.66x) at PC 0x7f1547267000            
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 4224 transactions, got 16488 (3.90x) at PC 0x7f1547267a40                 

  execute3Dconvolutiongroup2Cuda(float*, float*, float*, float*, int, int, int, int, int, int, int, int), 2023-Mar-21 16:30:53, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    DRAM Frequency                                                           cycle/nsecond                           1,50
    SM Frequency                                                             cycle/nsecond                           1,38
    Elapsed Cycles                                                                   cycle                      1.266.273
    Memory [%]                                                                           %                          47,09
    SOL DRAM                                                                             %                           2,72
    Duration                                                                       usecond                         917,66
    SOL L1/TEX Cache                                                                     %                          94,17
    SOL L2 Cache                                                                         %                           2,86
    SM Active Cycles                                                                 cycle                   1.238.093,14
    SM [%]                                                                               %                          57,32
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    OK    The ratio of peak float (fp32) to double (fp64) performance on this device is 32:1. The kernel achieved 4% of 
          this device's fp32 peak performance and 0% of its fp64 peak performance.                                      

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           2,34
    Executed Ipc Elapsed                                                        inst/cycle                           2,29
    Issue Slots Busy                                                                     %                          58,48
    Issued Ipc Active                                                           inst/cycle                           2,34
    SM Busy                                                                              %                          58,48
    ---------------------------------------------------------------------- --------------- ------------------------------
          No pipeline is over-utilized.                                                                                 

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                           5,23
    Mem Busy                                                                             %                          47,09
    Max Bandwidth                                                                        %                          45,08
    L1/TEX Hit Rate                                                                      %                          99,07
    L2 Hit Rate                                                                          %                          91,36
    Mem Pipes Busy                                                                       %                          45,08
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    One or More Eligible                                                                 %                          58,45
    Issued Warp Per Scheduler                                                                                        0,58
    No Eligible                                                                          %                          41,55
    Active Warps Per Scheduler                                                        warp                           6,97
    Eligible Warps Per Scheduler                                                      warp                           1,21
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 1.7 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          6.97 active warps per scheduler, but only an average of 1.21 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Warp Cycles Per Issued Instruction                                               cycle                          11,92
    Warp Cycles Per Executed Instruction                                             cycle                          11,92
    Warp Cycles Per Issue Active                                                      warp                          11,92
    Avg. Active Threads Per Warp                                                                                    26,67
    Avg. Not Predicated Off Threads Per Warp                                                                        24,51
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 4.2 cycles being stalled waiting for a scoreboard dependency on a  
          L1TEX (local, global, surface, texture) operation. This represents about 35.3% of the total average of 11.9   
          cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses        
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                     723.970,29
    Executed Instructions                                                             inst                     40.542.336
    Avg. Issued Instructions Per Scheduler                                            inst                     724.009,39
    Issued Instructions                                                               inst                     40.544.526
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                        169
    Grid Size                                                                                                         192
    Registers Per Thread                                                   register/thread                             57
    Shared Memory Configuration Size                                                 Kbyte                          32,77
    Driver Shared Memory Per Block                                              byte/block                              0
    Dynamic Shared Memory Per Block                                             byte/block                              0
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         32.448
    Waves Per SM                                                                                                     2,74
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Threads are executed in groups of 32 threads called warps. This kernel launch is configured to execute 169    
          threads per block. Consequently, some threads in a warp are masked off and those hardware resources are       
          unused. Try changing the number of threads per block to be a multiple of 32 threads. Between 128 and 256      
          threads per block is a good initial range for experimentation. Use smaller thread blocks rather than one      
          large thread block per multiprocessor if latency affects performance. This is particularly beneficial to      
          kernels that frequently call __syncthreads().                                                                 

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                              5
    Block Limit Shared Mem                                                           block                             16
    Block Limit Warps                                                                block                              5
    Theoretical Active Warps per SM                                                   warp                             30
    Theoretical Occupancy                                                                %                          93,75
    Achieved Occupancy                                                                   %                          87,02
    Achieved Active Warps Per SM                                                      warp                          27,85
    ---------------------------------------------------------------------- --------------- ------------------------------

    WRN   Uncoalesced global access, expected 2396160 transactions, got 8699904 (3.63x) at PC 0x7f1547265840            
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 2396160 transactions, got 8699904 (3.63x) at PC 0x7f1547265900            
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 2027520 transactions, got 7418880 (3.66x) at PC 0x7f1547265830            
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 4224 transactions, got 16488 (3.90x) at PC 0x7f1547266280                 

  execute3DconvolutionCuda(float*, float*, float*, float*, int, int, int, int, int, int, int, int), 2023-Mar-21 16:30:54, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    DRAM Frequency                                                           cycle/nsecond                           1,50
    SM Frequency                                                             cycle/nsecond                           1,36
    Elapsed Cycles                                                                   cycle                        933.883
    Memory [%]                                                                           %                          42,40
    SOL DRAM                                                                             %                           2,28
    Duration                                                                       usecond                         683,58
    SOL L1/TEX Cache                                                                     %                          84,80
    SOL L2 Cache                                                                         %                           6,00
    SM Active Cycles                                                                 cycle                     830.923,86
    SM [%]                                                                               %                          51,81
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    OK    The ratio of peak float (fp32) to double (fp64) performance on this device is 32:1. The kernel achieved 4% of 
          this device's fp32 peak performance and 0% of its fp64 peak performance.                                      

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           2,32
    Executed Ipc Elapsed                                                        inst/cycle                           2,07
    Issue Slots Busy                                                                     %                          58,08
    Issued Ipc Active                                                           inst/cycle                           2,32
    SM Busy                                                                              %                          58,08
    ---------------------------------------------------------------------- --------------- ------------------------------
          No pipeline is over-utilized.                                                                                 

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                           4,37
    Mem Busy                                                                             %                          42,40
    Max Bandwidth                                                                        %                          40,75
    L1/TEX Hit Rate                                                                      %                          99,18
    L2 Hit Rate                                                                          %                          55,59
    Mem Pipes Busy                                                                       %                          40,75
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    One or More Eligible                                                                 %                          57,99
    Issued Warp Per Scheduler                                                                                        0,58
    No Eligible                                                                          %                          42,01
    Active Warps Per Scheduler                                                        warp                           6,78
    Eligible Warps Per Scheduler                                                      warp                           1,16
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 1.7 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          6.78 active warps per scheduler, but only an average of 1.16 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Warp Cycles Per Issued Instruction                                               cycle                          11,70
    Warp Cycles Per Executed Instruction                                             cycle                          11,70
    Warp Cycles Per Issue Active                                                      warp                          11,70
    Avg. Active Threads Per Warp                                                                                    26,67
    Avg. Not Predicated Off Threads Per Warp                                                                        24,51
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 4.3 cycles being stalled waiting for a scoreboard dependency on a  
          L1TEX (local, global, surface, texture) operation. This represents about 36.4% of the total average of 11.7   
          cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses        
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                        482.592
    Executed Instructions                                                             inst                     27.025.152
    Avg. Issued Instructions Per Scheduler                                            inst                        482.631
    Issued Instructions                                                               inst                     27.027.336
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                        169
    Grid Size                                                                                                         128
    Registers Per Thread                                                   register/thread                             55
    Shared Memory Configuration Size                                                 Kbyte                          32,77
    Driver Shared Memory Per Block                                              byte/block                              0
    Dynamic Shared Memory Per Block                                             byte/block                              0
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         21.632
    Waves Per SM                                                                                                     1,83
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Threads are executed in groups of 32 threads called warps. This kernel launch is configured to execute 169    
          threads per block. Consequently, some threads in a warp are masked off and those hardware resources are       
          unused. Try changing the number of threads per block to be a multiple of 32 threads. Between 128 and 256      
          threads per block is a good initial range for experimentation. Use smaller thread blocks rather than one      
          large thread block per multiprocessor if latency affects performance. This is particularly beneficial to      
          kernels that frequently call __syncthreads().                                                                 

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                              6
    Block Limit Shared Mem                                                           block                             16
    Block Limit Warps                                                                block                              5
    Theoretical Active Warps per SM                                                   warp                             30
    Theoretical Occupancy                                                                %                          93,75
    Achieved Occupancy                                                                   %                          84,87
    Achieved Active Warps Per SM                                                      warp                          27,16
    ---------------------------------------------------------------------- --------------- ------------------------------

    WRN   Uncoalesced global access, expected 1597440 transactions, got 5799936 (3.63x) at PC 0x7f1547267010            
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 1597440 transactions, got 5799936 (3.63x) at PC 0x7f15472670d0            
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 1351680 transactions, got 4945920 (3.66x) at PC 0x7f1547267000            
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 2816 transactions, got 10992 (3.90x) at PC 0x7f1547267a40                 

  execute3Dconvolutiongroup2Cuda(float*, float*, float*, float*, int, int, int, int, int, int, int, int), 2023-Mar-21 16:30:54, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    DRAM Frequency                                                           cycle/nsecond                           1,50
    SM Frequency                                                             cycle/nsecond                           1,38
    Elapsed Cycles                                                                   cycle                        940.774
    Memory [%]                                                                           %                          42,15
    SOL DRAM                                                                             %                           0,78
    Duration                                                                       usecond                         680,90
    SOL L1/TEX Cache                                                                     %                          84,31
    SOL L2 Cache                                                                         %                           3,20
    SM Active Cycles                                                                 cycle                     831.757,71
    SM [%]                                                                               %                          51,43
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    OK    The ratio of peak float (fp32) to double (fp64) performance on this device is 32:1. The kernel achieved 4% of 
          this device's fp32 peak performance and 0% of its fp64 peak performance.                                      

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           2,32
    Executed Ipc Elapsed                                                        inst/cycle                           2,06
    Issue Slots Busy                                                                     %                          58,03
    Issued Ipc Active                                                           inst/cycle                           2,32
    SM Busy                                                                              %                          58,03
    ---------------------------------------------------------------------- --------------- ------------------------------
          No pipeline is over-utilized.                                                                                 

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                           1,50
    Mem Busy                                                                             %                          42,15
    Max Bandwidth                                                                        %                          40,44
    L1/TEX Hit Rate                                                                      %                          99,19
    L2 Hit Rate                                                                          %                         175,92
    Mem Pipes Busy                                                                       %                          40,44
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    One or More Eligible                                                                 %                          57,60
    Issued Warp Per Scheduler                                                                                        0,58
    No Eligible                                                                          %                          42,40
    Active Warps Per Scheduler                                                        warp                           6,76
    Eligible Warps Per Scheduler                                                      warp                           1,18
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 1.7 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          6.76 active warps per scheduler, but only an average of 1.18 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Warp Cycles Per Issued Instruction                                               cycle                          11,73
    Warp Cycles Per Executed Instruction                                             cycle                          11,73
    Warp Cycles Per Issue Active                                                      warp                          11,73
    Avg. Active Threads Per Warp                                                                                    26,67
    Avg. Not Predicated Off Threads Per Warp                                                                        24,51
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 4.2 cycles being stalled waiting for a scoreboard dependency on a  
          L1TEX (local, global, surface, texture) operation. This represents about 35.9% of the total average of 11.7   
          cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses        
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                     482.646,86
    Executed Instructions                                                             inst                     27.028.224
    Avg. Issued Instructions Per Scheduler                                            inst                     482.685,93
    Issued Instructions                                                               inst                     27.030.412
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                        169
    Grid Size                                                                                                         128
    Registers Per Thread                                                   register/thread                             57
    Shared Memory Configuration Size                                                 Kbyte                          32,77
    Driver Shared Memory Per Block                                              byte/block                              0
    Dynamic Shared Memory Per Block                                             byte/block                              0
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                         21.632
    Waves Per SM                                                                                                     1,83
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Threads are executed in groups of 32 threads called warps. This kernel launch is configured to execute 169    
          threads per block. Consequently, some threads in a warp are masked off and those hardware resources are       
          unused. Try changing the number of threads per block to be a multiple of 32 threads. Between 128 and 256      
          threads per block is a good initial range for experimentation. Use smaller thread blocks rather than one      
          large thread block per multiprocessor if latency affects performance. This is particularly beneficial to      
          kernels that frequently call __syncthreads().                                                                 

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                              5
    Block Limit Shared Mem                                                           block                             16
    Block Limit Warps                                                                block                              5
    Theoretical Active Warps per SM                                                   warp                             30
    Theoretical Occupancy                                                                %                          93,75
    Achieved Occupancy                                                                   %                          85,12
    Achieved Active Warps Per SM                                                      warp                          27,24
    ---------------------------------------------------------------------- --------------- ------------------------------

    WRN   Uncoalesced global access, expected 1597440 transactions, got 5799936 (3.63x) at PC 0x7f1547265840            
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 1597440 transactions, got 5799936 (3.63x) at PC 0x7f1547265900            
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 1351680 transactions, got 4945920 (3.66x) at PC 0x7f1547265830            
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 2816 transactions, got 10992 (3.90x) at PC 0x7f1547266280                 

  executepoolingCuda(float*, float*, int, int, int, int, int, int, int), 2023-Mar-21 16:30:54, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    DRAM Frequency                                                           cycle/nsecond                           1,57
    SM Frequency                                                             cycle/nsecond                           1,29
    Elapsed Cycles                                                                   cycle                          7.762
    Memory [%]                                                                           %                          14,29
    SOL DRAM                                                                             %                          14,29
    Duration                                                                       usecond                           6,02
    SOL L1/TEX Cache                                                                     %                          27,85
    SOL L2 Cache                                                                         %                          13,03
    SM Active Cycles                                                                 cycle                       5.688,21
    SM [%]                                                                               %                          17,55
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   This kernel exhibits low compute throughput and memory bandwidth utilization relative to the peak performance 
          of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak typically indicate    
          latency issues. Look at Scheduler Statistics and Warp State Statistics for potential reasons.                 

    OK    The ratio of peak float (fp32) to double (fp64) performance on this device is 32:1. The kernel achieved 0% of 
          this device's fp32 peak performance and 0% of its fp64 peak performance.                                      

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0,93
    Executed Ipc Elapsed                                                        inst/cycle                           0,68
    Issue Slots Busy                                                                     %                          23,91
    Issued Ipc Active                                                           inst/cycle                           0,96
    SM Busy                                                                              %                          23,91
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   All pipelines are under-utilized. Either this kernel is very small or it doesn't issue enough warps per       
          scheduler. Check the Launch Statistics and Scheduler Statistics sections for further details.                 

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                          28,81
    Mem Busy                                                                             %                          13,93
    Max Bandwidth                                                                        %                          14,29
    L1/TEX Hit Rate                                                                      %                          84,10
    L2 Hit Rate                                                                          %                          53,51
    Mem Pipes Busy                                                                       %                          11,33
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    One or More Eligible                                                                 %                          25,03
    Issued Warp Per Scheduler                                                                                        0,25
    No Eligible                                                                          %                          74,97
    Active Warps Per Scheduler                                                        warp                           5,79
    Eligible Warps Per Scheduler                                                      warp                           0,41
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 4.0 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          5.79 active warps per scheduler, but only an average of 0.41 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Warp Cycles Per Issued Instruction                                               cycle                          23,15
    Warp Cycles Per Executed Instruction                                             cycle                          23,74
    Warp Cycles Per Issue Active                                                      warp                          23,15
    Avg. Active Threads Per Warp                                                                                    18,00
    Avg. Not Predicated Off Threads Per Warp                                                                        16,63
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 13.1 cycles being stalled waiting for a scoreboard dependency on a 
          L1TEX (local, global, surface, texture) operation. This represents about 56.6% of the total average of 23.1   
          cycles between issuing two instructions. To reduce the number of cycles waiting on L1TEX data accesses        
          verify the memory access patterns are optimal for the target architecture, attempt to increase cache hit      
          rates by increasing data locality or by changing the cache configuration, and consider moving frequently      
          used data to shared memory.                                                                                   
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is         
          achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early     
          thread completion, and divergent flow control can significantly lower the number of active threads in a warp  
          per cycle. This kernel achieves an average of 18.0 threads being active per cycle. This is further reduced    
          to 16.6 threads per warp due to predication. The compiler may use predication to avoid an actual branch.      
          Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads  
          execute the instructions. Try to avoid different execution paths within a warp when possible. In addition,    
          ensure your kernel makes use of Independent Thread Scheduling, which allows a warp to reconverge after a      
          data-dependent conditional block by explicitly calling __syncwarp().                                          

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                       1.325,71
    Executed Instructions                                                             inst                         74.240
    Avg. Issued Instructions Per Scheduler                                            inst                       1.359,96
    Issued Instructions                                                               inst                         76.158
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                         36
    Grid Size                                                                                                         256
    Registers Per Thread                                                   register/thread                             44
    Shared Memory Configuration Size                                                 Kbyte                          32,77
    Driver Shared Memory Per Block                                              byte/block                              0
    Dynamic Shared Memory Per Block                                             byte/block                              0
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                          9.216
    Waves Per SM                                                                                                     1,14
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Threads are executed in groups of 32 threads called warps. This kernel launch is configured to execute 36     
          threads per block. Consequently, some threads in a warp are masked off and those hardware resources are       
          unused. Try changing the number of threads per block to be a multiple of 32 threads. Between 128 and 256      
          threads per block is a good initial range for experimentation. Use smaller thread blocks rather than one      
          large thread block per multiprocessor if latency affects performance. This is particularly beneficial to      
          kernels that frequently call __syncthreads().                                                                 
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   A wave of thread blocks is defined as the maximum number of blocks that can be executed in parallel on the    
          target GPU. The number of blocks in a wave depends on the number of multiprocessors and the theoretical       
          occupancy of the kernel. This kernel launch results in 1 full waves and a partial wave of 31 thread blocks.   
          Under the assumption of a uniform execution duration of all thread blocks, the partial wave may account for   
          up to 50.0% of the total kernel runtime with a lower occupancy of 30.1%. Try launching a grid with no         
          partial wave. The overall impact of this tail effect also lessens with the number of full waves executed for  
          a grid.                                                                                                       

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             20
    Block Limit Shared Mem                                                           block                             16
    Block Limit Warps                                                                block                             16
    Theoretical Active Warps per SM                                                   warp                             32
    Theoretical Occupancy                                                                %                            100
    Achieved Occupancy                                                                   %                          69,87
    Achieved Active Warps Per SM                                                      warp                          22,36
    ---------------------------------------------------------------------- --------------- ------------------------------

    WRN   Uncoalesced global access, expected 3840 transactions, got 12672 (3.30x) at PC 0x7f1547268490                 
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 3840 transactions, got 12672 (3.30x) at PC 0x7f1547268550                 
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 3840 transactions, got 12672 (3.30x) at PC 0x7f15472685f0                 
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Uncoalesced global access, expected 1280 transactions, got 2048 (1.60x) at PC 0x7f1547268df0                  

  executeFCLayer(float*, float*, float*, float*, int, int, bool, bool), 2023-Mar-21 16:30:56, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    DRAM Frequency                                                           cycle/nsecond                           1,47
    SM Frequency                                                             cycle/nsecond                           1,39
    Elapsed Cycles                                                                   cycle                     13.975.952
    Memory [%]                                                                           %                          77,35
    SOL DRAM                                                                             %                           9,36
    Duration                                                                       msecond                          10,01
    SOL L1/TEX Cache                                                                     %                          79,16
    SOL L2 Cache                                                                         %                           6,43
    SM Active Cycles                                                                 cycle                  13.626.642,43
    SM [%]                                                                               %                          77,35
    ---------------------------------------------------------------------- --------------- ------------------------------
    OK    Compute and Memory are well-balanced: To reduce runtime, both computation and memory traffic must be reduced. 
          Check both the Compute Workload Analysis and Memory Workload Analysis report sections.                        

    OK    The ratio of peak float (fp32) to double (fp64) performance on this device is 32:1. The kernel achieved       
          close to 0% of this device's fp32 peak performance and 0% of its fp64 peak performance.                       

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0,68
    Executed Ipc Elapsed                                                        inst/cycle                           0,67
    Issue Slots Busy                                                                     %                          17,03
    Issued Ipc Active                                                           inst/cycle                           0,68
    SM Busy                                                                              %                          26,39
    ---------------------------------------------------------------------- --------------- ------------------------------
          LSU is the highest-utilized pipeline (79.2%). It executes load/store memory operations. The pipeline is       
          well-utilized and might become a bottleneck if more work is added.                                            

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                          17,65
    Mem Busy                                                                             %                          38,67
    Max Bandwidth                                                                        %                          77,35
    L1/TEX Hit Rate                                                                      %                          92,21
    L2 Hit Rate                                                                          %                          58,34
    Mem Pipes Busy                                                                       %                          77,35
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    One or More Eligible                                                                 %                          16,78
    Issued Warp Per Scheduler                                                                                        0,17
    No Eligible                                                                          %                          83,22
    Active Warps Per Scheduler                                                        warp                           3,93
    Eligible Warps Per Scheduler                                                      warp                           0,35
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 6.0 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          3.93 active warps per scheduler, but only an average of 0.35 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Warp Cycles Per Issued Instruction                                               cycle                          23,45
    Warp Cycles Per Executed Instruction                                             cycle                          23,45
    Warp Cycles Per Issue Active                                                      warp                          23,45
    Avg. Active Threads Per Warp                                                                                        1
    Avg. Not Predicated Off Threads Per Warp                                                                         1,00
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 12.1 cycles being stalled waiting for the local/global instruction 
          queue to be not full. This represents about 51.6% of the total average of 23.4 cycles between issuing two     
          instructions. Typically this stall occurs only when executing local or global memory instructions extremely   
          frequently. If applicable, consider combining multiple lower-width memory operations into fewer wider memory  
          operations and try interleaving memory operations and math instructions.                                      
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is         
          achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early     
          thread completion, and divergent flow control can significantly lower the number of active threads in a warp  
          per cycle. This kernel achieves an average of 1.0 threads being active per cycle. This is further reduced to  
          1.0 threads per warp due to predication. The compiler may use predication to avoid an actual branch.          
          Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads  
          execute the instructions. Try to avoid different execution paths within a warp when possible. In addition,    
          ensure your kernel makes use of Independent Thread Scheduling, which allows a warp to reconverge after a      
          data-dependent conditional block by explicitly calling __syncwarp().                                          

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                   2.320.310,86
    Executed Instructions                                                             inst                    129.937.408
    Avg. Issued Instructions Per Scheduler                                            inst                   2.320.326,43
    Issued Instructions                                                               inst                    129.938.280
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                          1
    Grid Size                                                                                                       4.096
    Registers Per Thread                                                   register/thread                             45
    Shared Memory Configuration Size                                                 Kbyte                          32,77
    Driver Shared Memory Per Block                                              byte/block                              0
    Dynamic Shared Memory Per Block                                             byte/block                              0
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                          4.096
    Waves Per SM                                                                                                    18,29
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Threads are executed in groups of 32 threads called warps. This kernel launch is configured to execute 1      
          threads per block. Consequently, some threads in a warp are masked off and those hardware resources are       
          unused. Try changing the number of threads per block to be a multiple of 32 threads. Between 128 and 256      
          threads per block is a good initial range for experimentation. Use smaller thread blocks rather than one      
          large thread block per multiprocessor if latency affects performance. This is particularly beneficial to      
          kernels that frequently call __syncthreads().                                                                 

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             40
    Block Limit Shared Mem                                                           block                             16
    Block Limit Warps                                                                block                             32
    Theoretical Active Warps per SM                                                   warp                             16
    Theoretical Occupancy                                                                %                             50
    Achieved Occupancy                                                                   %                          49,17
    Achieved Active Warps Per SM                                                      warp                          15,74
    ---------------------------------------------------------------------- --------------- ------------------------------

  executeFCLayer(float*, float*, float*, float*, int, int, bool, bool), 2023-Mar-21 16:30:57, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    DRAM Frequency                                                           cycle/nsecond                           1,49
    SM Frequency                                                             cycle/nsecond                           1,43
    Elapsed Cycles                                                                   cycle                      6.363.794
    Memory [%]                                                                           %                          75,49
    SOL DRAM                                                                             %                           9,56
    Duration                                                                       msecond                           4,43
    SOL L1/TEX Cache                                                                     %                          78,64
    SOL L2 Cache                                                                         %                           6,44
    SM Active Cycles                                                                 cycle                   6.097.328,86
    SM [%]                                                                               %                          75,49
    ---------------------------------------------------------------------- --------------- ------------------------------
    OK    Compute and Memory are well-balanced: To reduce runtime, both computation and memory traffic must be reduced. 
          Check both the Compute Workload Analysis and Memory Workload Analysis report sections.                        

    OK    The ratio of peak float (fp32) to double (fp64) performance on this device is 32:1. The kernel achieved       
          close to 0% of this device's fp32 peak performance and 0% of its fp64 peak performance.                       

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0,68
    Executed Ipc Elapsed                                                        inst/cycle                           0,65
    Issue Slots Busy                                                                     %                          16,94
    Issued Ipc Active                                                           inst/cycle                           0,68
    SM Busy                                                                              %                          26,22
    ---------------------------------------------------------------------- --------------- ------------------------------
          LSU is the highest-utilized pipeline (78.6%). It executes load/store memory operations. The pipeline is       
          well-utilized and might become a bottleneck if more work is added.                                            

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                          18,28
    Mem Busy                                                                             %                          37,75
    Max Bandwidth                                                                        %                          75,49
    L1/TEX Hit Rate                                                                      %                          92,63
    L2 Hit Rate                                                                          %                          61,93
    Mem Pipes Busy                                                                       %                          75,49
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    One or More Eligible                                                                 %                          16,94
    Issued Warp Per Scheduler                                                                                        0,17
    No Eligible                                                                          %                          83,06
    Active Warps Per Scheduler                                                        warp                           3,94
    Eligible Warps Per Scheduler                                                      warp                           0,36
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 5.9 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          3.94 active warps per scheduler, but only an average of 0.36 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Warp Cycles Per Issued Instruction                                               cycle                          23,29
    Warp Cycles Per Executed Instruction                                             cycle                          23,29
    Warp Cycles Per Issue Active                                                      warp                          23,29
    Avg. Active Threads Per Warp                                                                                        1
    Avg. Not Predicated Off Threads Per Warp                                                                         1,00
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 12.6 cycles being stalled waiting for the local/global instruction 
          queue to be not full. This represents about 54.3% of the total average of 23.3 cycles between issuing two     
          instructions. Typically this stall occurs only when executing local or global memory instructions extremely   
          frequently. If applicable, consider combining multiple lower-width memory operations into fewer wider memory  
          operations and try interleaving memory operations and math instructions.                                      
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is         
          achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early     
          thread completion, and divergent flow control can significantly lower the number of active threads in a warp  
          per cycle. This kernel achieves an average of 1.0 threads being active per cycle. This is further reduced to  
          1.0 threads per warp due to predication. The compiler may use predication to avoid an actual branch.          
          Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads  
          execute the instructions. Try to avoid different execution paths within a warp when possible. In addition,    
          ensure your kernel makes use of Independent Thread Scheduling, which allows a warp to reconverge after a      
          data-dependent conditional block by explicitly calling __syncwarp().                                          

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                   1.032.996,57
    Executed Instructions                                                             inst                     57.847.808
    Avg. Issued Instructions Per Scheduler                                            inst                   1.033.010,96
    Issued Instructions                                                               inst                     57.848.614
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                          1
    Grid Size                                                                                                       4.096
    Registers Per Thread                                                   register/thread                             45
    Shared Memory Configuration Size                                                 Kbyte                          32,77
    Driver Shared Memory Per Block                                              byte/block                              0
    Dynamic Shared Memory Per Block                                             byte/block                              0
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                          4.096
    Waves Per SM                                                                                                    18,29
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Threads are executed in groups of 32 threads called warps. This kernel launch is configured to execute 1      
          threads per block. Consequently, some threads in a warp are masked off and those hardware resources are       
          unused. Try changing the number of threads per block to be a multiple of 32 threads. Between 128 and 256      
          threads per block is a good initial range for experimentation. Use smaller thread blocks rather than one      
          large thread block per multiprocessor if latency affects performance. This is particularly beneficial to      
          kernels that frequently call __syncthreads().                                                                 

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             40
    Block Limit Shared Mem                                                           block                             16
    Block Limit Warps                                                                block                             32
    Theoretical Active Warps per SM                                                   warp                             16
    Theoretical Occupancy                                                                %                             50
    Achieved Occupancy                                                                   %                          49,19
    Achieved Active Warps Per SM                                                      warp                          15,74
    ---------------------------------------------------------------------- --------------- ------------------------------

  executeFCLayer(float*, float*, float*, float*, int, int, bool, bool), 2023-Mar-21 16:30:57, Context 1, Stream 7
    Section: GPU Speed Of Light
    ---------------------------------------------------------------------- --------------- ------------------------------
    DRAM Frequency                                                           cycle/nsecond                           1,50
    SM Frequency                                                             cycle/nsecond                           1,43
    Elapsed Cycles                                                                   cycle                      1.592.465
    Memory [%]                                                                           %                          73,70
    SOL DRAM                                                                             %                          10,52
    Duration                                                                       msecond                           1,11
    SOL L1/TEX Cache                                                                     %                          76,45
    SOL L2 Cache                                                                         %                           7,54
    SM Active Cycles                                                                 cycle                   1.531.216,50
    SM [%]                                                                               %                          73,70
    ---------------------------------------------------------------------- --------------- ------------------------------
    OK    Compute and Memory are well-balanced: To reduce runtime, both computation and memory traffic must be reduced. 
          Check both the Compute Workload Analysis and Memory Workload Analysis report sections.                        

    OK    The ratio of peak float (fp32) to double (fp64) performance on this device is 32:1. The kernel achieved       
          close to 0% of this device's fp32 peak performance and 0% of its fp64 peak performance.                       

    Section: Compute Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Executed Ipc Active                                                         inst/cycle                           0,66
    Executed Ipc Elapsed                                                        inst/cycle                           0,64
    Issue Slots Busy                                                                     %                          16,47
    Issued Ipc Active                                                           inst/cycle                           0,66
    SM Busy                                                                              %                          25,49
    ---------------------------------------------------------------------- --------------- ------------------------------
          LSU is the highest-utilized pipeline (76.4%). It executes load/store memory operations. The pipeline is       
          well-utilized and might become a bottleneck if more work is added.                                            

    Section: Memory Workload Analysis
    ---------------------------------------------------------------------- --------------- ------------------------------
    Memory Throughput                                                         Gbyte/second                          20,16
    Mem Busy                                                                             %                          36,85
    Max Bandwidth                                                                        %                          73,70
    L1/TEX Hit Rate                                                                      %                          92,69
    L2 Hit Rate                                                                          %                          37,60
    Mem Pipes Busy                                                                       %                          73,70
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Scheduler Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Instructions Per Active Issue Slot                                          inst/cycle                              1
    One or More Eligible                                                                 %                          16,48
    Issued Warp Per Scheduler                                                                                        0,16
    No Eligible                                                                          %                          83,52
    Active Warps Per Scheduler                                                        warp                           3,72
    Eligible Warps Per Scheduler                                                      warp                           0,34
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Every scheduler is capable of issuing one instruction per cycle, but for this kernel each scheduler only      
          issues an instruction every 6.1 cycles. This might leave hardware resources underutilized and may lead to     
          less optimal performance. Out of the maximum of 8 warps per scheduler, this kernel allocates an average of    
          3.72 active warps per scheduler, but only an average of 0.34 warps were eligible per cycle. Eligible warps    
          are the subset of active warps that are ready to issue their next instruction. Every cycle with no eligible   
          warp results in no instruction being issued and the issue slot remains unused. To increase the number of      
          eligible warps either increase the number of active warps or reduce the time the active warps are stalled.    

    Section: Warp State Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Warp Cycles Per Issued Instruction                                               cycle                          22,56
    Warp Cycles Per Executed Instruction                                             cycle                          22,56
    Warp Cycles Per Issue Active                                                      warp                          22,56
    Avg. Active Threads Per Warp                                                                                        1
    Avg. Not Predicated Off Threads Per Warp                                                                         1,00
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   On average each warp of this kernel spends 11.6 cycles being stalled waiting for the local/global instruction 
          queue to be not full. This represents about 51.4% of the total average of 22.6 cycles between issuing two     
          instructions. Typically this stall occurs only when executing local or global memory instructions extremely   
          frequently. If applicable, consider combining multiple lower-width memory operations into fewer wider memory  
          operations and try interleaving memory operations and math instructions.                                      
    ----- --------------------------------------------------------------------------------------------------------------
    WRN   Instructions are executed in warps, which are groups of 32 threads. Optimal instruction throughput is         
          achieved if all 32 threads of a warp execute the same instruction. The chosen launch configuration, early     
          thread completion, and divergent flow control can significantly lower the number of active threads in a warp  
          per cycle. This kernel achieves an average of 1.0 threads being active per cycle. This is further reduced to  
          1.0 threads per warp due to predication. The compiler may use predication to avoid an actual branch.          
          Instead, all instructions are scheduled, but a per-thread condition code or predicate controls which threads  
          execute the instructions. Try to avoid different execution paths within a warp when possible. In addition,    
          ensure your kernel makes use of Independent Thread Scheduling, which allows a warp to reconverge after a      
          data-dependent conditional block by explicitly calling __syncwarp().                                          

    Section: Instruction Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Avg. Executed Instructions Per Scheduler                                          inst                     252.196,43
    Executed Instructions                                                             inst                     14.123.000
    Avg. Issued Instructions Per Scheduler                                            inst                     252.210,61
    Issued Instructions                                                               inst                     14.123.794
    ---------------------------------------------------------------------- --------------- ------------------------------

    Section: Launch Statistics
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Size                                                                                                          1
    Grid Size                                                                                                       1.000
    Registers Per Thread                                                   register/thread                             45
    Shared Memory Configuration Size                                                 Kbyte                          32,77
    Driver Shared Memory Per Block                                              byte/block                              0
    Dynamic Shared Memory Per Block                                             byte/block                              0
    Static Shared Memory Per Block                                              byte/block                              0
    Threads                                                                         thread                          1.000
    Waves Per SM                                                                                                     4,46
    ---------------------------------------------------------------------- --------------- ------------------------------
    WRN   Threads are executed in groups of 32 threads called warps. This kernel launch is configured to execute 1      
          threads per block. Consequently, some threads in a warp are masked off and those hardware resources are       
          unused. Try changing the number of threads per block to be a multiple of 32 threads. Between 128 and 256      
          threads per block is a good initial range for experimentation. Use smaller thread blocks rather than one      
          large thread block per multiprocessor if latency affects performance. This is particularly beneficial to      
          kernels that frequently call __syncthreads().                                                                 

    Section: Occupancy
    ---------------------------------------------------------------------- --------------- ------------------------------
    Block Limit SM                                                                   block                             16
    Block Limit Registers                                                            block                             40
    Block Limit Shared Mem                                                           block                             16
    Block Limit Warps                                                                block                             32
    Theoretical Active Warps per SM                                                   warp                             16
    Theoretical Occupancy                                                                %                             50
    Achieved Occupancy                                                                   %                          46,72
    Achieved Active Warps Per SM                                                      warp                          14,95
    ---------------------------------------------------------------------- --------------- ------------------------------

