

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Tue Sep 16 19:15:35 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        FIR11_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.540 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       30|       30|  0.300 us|  0.300 us|   31|   31|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                        |                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                Instance                |            Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_fir_Pipeline_VITIS_LOOP_24_1_fu_60  |fir_Pipeline_VITIS_LOOP_24_1  |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
        |grp_fir_Pipeline_VITIS_LOOP_30_2_fu_66  |fir_Pipeline_VITIS_LOOP_30_2  |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
        +----------------------------------------+------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    2|      82|    198|    -|
|Memory           |        0|    -|      64|      6|    0|
|Multiplexer      |        -|    -|       -|    114|    -|
|Register         |        -|    -|       8|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     154|    318|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------+---------+----+----+-----+-----+
    |                Instance                |            Module            | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------------------------+------------------------------+---------+----+----+-----+-----+
    |grp_fir_Pipeline_VITIS_LOOP_24_1_fu_60  |fir_Pipeline_VITIS_LOOP_24_1  |        0|   0|  11|   62|    0|
    |grp_fir_Pipeline_VITIS_LOOP_30_2_fu_66  |fir_Pipeline_VITIS_LOOP_30_2  |        0|   2|  71|  136|    0|
    +----------------------------------------+------------------------------+---------+----+----+-----+-----+
    |Total                                   |                              |        0|   2|  82|  198|    0|
    +----------------------------------------+------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |           Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |collect_sig_U  |collect_sig_RAM_AUTO_1R1W  |        0|  64|   6|    0|    11|   32|     1|          352|
    +---------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                           |        0|  64|   6|    0|    11|   32|     1|          352|
    +---------------+---------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  37|          7|    1|          7|
    |collect_sig_address0  |  20|          4|    4|         16|
    |collect_sig_ce0       |  20|          4|    1|          4|
    |collect_sig_ce1       |   9|          2|    1|          2|
    |collect_sig_d0        |  14|          3|   32|         96|
    |collect_sig_we0       |  14|          3|    1|          3|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 114|         23|   40|        128|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+---+----+-----+-----------+
    |                         Name                        | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                            |  6|   0|    6|          0|
    |grp_fir_Pipeline_VITIS_LOOP_24_1_fu_60_ap_start_reg  |  1|   0|    1|          0|
    |grp_fir_Pipeline_VITIS_LOOP_30_2_fu_66_ap_start_reg  |  1|   0|    1|          0|
    +-----------------------------------------------------+---+----+-----+-----------+
    |Total                                                |  8|   0|    8|          0|
    +-----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst    |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_start  |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_done   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_idle   |  out|    1|  ap_ctrl_hs|           fir|  return value|
|ap_ready  |  out|    1|  ap_ctrl_hs|           fir|  return value|
|y         |  out|   32|      ap_vld|             y|       pointer|
|y_ap_vld  |  out|    1|      ap_vld|             y|       pointer|
|x         |   in|   32|     ap_none|             x|        scalar|
+----------+-----+-----+------------+--------------+--------------+

