#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Jun 24 00:04:05 2025
# Process ID: 27784
# Current directory: C:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.runs/design_1_alu_ip_0_0_synth_1
# Command line: vivado.exe -log design_1_alu_ip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_alu_ip_0_0.tcl
# Log file: C:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.runs/design_1_alu_ip_0_0_synth_1/design_1_alu_ip_0_0.vds
# Journal file: C:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.runs/design_1_alu_ip_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_alu_ip_0_0.tcl -notrace
Command: synth_design -top design_1_alu_ip_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28968 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 378.504 ; gain = 100.160
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_alu_ip_0_0' [c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ip/design_1_alu_ip_0_0/synth/design_1_alu_ip_0_0.vhd:82]
	Parameter C_IP_ALU_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IP_ALU_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'alu_ip_v1_0' declared at 'c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ipshared/6aed/hdl/alu_ip_v1_0.vhd:5' bound to instance 'U0' of component 'alu_ip_v1_0' [c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ip/design_1_alu_ip_0_0/synth/design_1_alu_ip_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'alu_ip_v1_0' [c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ipshared/6aed/hdl/alu_ip_v1_0.vhd:49]
	Parameter C_IP_ALU_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IP_ALU_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'alu_ip_v1_0_IP_ALU' declared at 'c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ipshared/6aed/hdl/alu_ip_v1_0_IP_ALU.vhd:5' bound to instance 'alu_ip_v1_0_IP_ALU_inst' of component 'alu_ip_v1_0_IP_ALU' [c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ipshared/6aed/hdl/alu_ip_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'alu_ip_v1_0_IP_ALU' [c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ipshared/6aed/hdl/alu_ip_v1_0_IP_ALU.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ipshared/6aed/hdl/alu_ip_v1_0_IP_ALU.vhd:236]
INFO: [Synth 8-226] default block is never used [c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ipshared/6aed/hdl/alu_ip_v1_0_IP_ALU.vhd:366]
INFO: [Synth 8-3491] module 'ALU' declared at 'c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ipshared/6aed/src/ALU.vhd:9' bound to instance 'inst_alu' of component 'ALU' [c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ipshared/6aed/hdl/alu_ip_v1_0_IP_ALU.vhd:400]
INFO: [Synth 8-638] synthesizing module 'ALU' [c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ipshared/6aed/src/ALU.vhd:21]
INFO: [Synth 8-638] synthesizing module 'addNb' [c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ipshared/6aed/src/Adder_Nbit.vhd:22]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'add1b' declared at 'c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ipshared/6aed/src/Adder_1bit.vhd:8' bound to instance 'add1b_inst' of component 'add1b' [c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ipshared/6aed/src/Adder_Nbit.vhd:48]
INFO: [Synth 8-638] synthesizing module 'add1b' [c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ipshared/6aed/src/Adder_1bit.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'add1b' (1#1) [c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ipshared/6aed/src/Adder_1bit.vhd:19]
INFO: [Synth 8-3491] module 'add1b' declared at 'c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ipshared/6aed/src/Adder_1bit.vhd:8' bound to instance 'add1b_inst' of component 'add1b' [c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ipshared/6aed/src/Adder_Nbit.vhd:48]
INFO: [Synth 8-3491] module 'add1b' declared at 'c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ipshared/6aed/src/Adder_1bit.vhd:8' bound to instance 'add1b_inst' of component 'add1b' [c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ipshared/6aed/src/Adder_Nbit.vhd:48]
INFO: [Synth 8-3491] module 'add1b' declared at 'c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ipshared/6aed/src/Adder_1bit.vhd:8' bound to instance 'add1b_inst' of component 'add1b' [c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ipshared/6aed/src/Adder_Nbit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'addNb' (2#1) [c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ipshared/6aed/src/Adder_Nbit.vhd:22]
INFO: [Synth 8-638] synthesizing module 'sub4b' [c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ipshared/6aed/src/Subtractor_4bit.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'sub4b' (3#1) [c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ipshared/6aed/src/Subtractor_4bit.vhd:19]
INFO: [Synth 8-638] synthesizing module 'mult4b' [c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ipshared/6aed/src/Multiplier_4bit.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'mult4b' (4#1) [c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ipshared/6aed/src/Multiplier_4bit.vhd:18]
INFO: [Synth 8-638] synthesizing module 'div4b' [c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ipshared/6aed/src/Divider_4bit.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'div4b' (5#1) [c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ipshared/6aed/src/Divider_4bit.vhd:19]
INFO: [Synth 8-638] synthesizing module 'bShifterNb' [c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ipshared/6aed/src/Barrel_ShifterNb.vhd:22]
	Parameter N bound to: 4 - type: integer 
	Parameter M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bShifterNb' (6#1) [c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ipshared/6aed/src/Barrel_ShifterNb.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'ALU' (7#1) [c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ipshared/6aed/src/ALU.vhd:21]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ipshared/6aed/hdl/alu_ip_v1_0_IP_ALU.vhd:232]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ipshared/6aed/hdl/alu_ip_v1_0_IP_ALU.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'alu_ip_v1_0_IP_ALU' (8#1) [c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ipshared/6aed/hdl/alu_ip_v1_0_IP_ALU.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'alu_ip_v1_0' (9#1) [c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ipshared/6aed/hdl/alu_ip_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_alu_ip_0_0' (10#1) [c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ip/design_1_alu_ip_0_0/synth/design_1_alu_ip_0_0.vhd:82]
WARNING: [Synth 8-3331] design alu_ip_v1_0_IP_ALU has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design alu_ip_v1_0_IP_ALU has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design alu_ip_v1_0_IP_ALU has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design alu_ip_v1_0_IP_ALU has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design alu_ip_v1_0_IP_ALU has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design alu_ip_v1_0_IP_ALU has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 433.211 ; gain = 154.867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 433.211 ; gain = 154.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 433.211 ; gain = 154.867
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 752.090 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 752.090 ; gain = 473.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 752.090 ; gain = 473.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 752.090 ; gain = 473.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 752.090 ; gain = 473.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module add1b 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module sub4b 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
Module mult4b 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
Module div4b 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 1     
Module alu_ip_v1_0_IP_ALU 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_alu_ip_0_0 has unconnected port ip_alu_awprot[2]
WARNING: [Synth 8-3331] design design_1_alu_ip_0_0 has unconnected port ip_alu_awprot[1]
WARNING: [Synth 8-3331] design design_1_alu_ip_0_0 has unconnected port ip_alu_awprot[0]
WARNING: [Synth 8-3331] design design_1_alu_ip_0_0 has unconnected port ip_alu_arprot[2]
WARNING: [Synth 8-3331] design design_1_alu_ip_0_0 has unconnected port ip_alu_arprot[1]
WARNING: [Synth 8-3331] design design_1_alu_ip_0_0 has unconnected port ip_alu_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/alu_ip_v1_0_IP_ALU_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/alu_ip_v1_0_IP_ALU_inst/axi_rresp_reg[0]' (FDRE) to 'U0/alu_ip_v1_0_IP_ALU_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/alu_ip_v1_0_IP_ALU_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/alu_ip_v1_0_IP_ALU_inst/axi_bresp_reg[0]' (FDRE) to 'U0/alu_ip_v1_0_IP_ALU_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/alu_ip_v1_0_IP_ALU_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/alu_ip_v1_0_IP_ALU_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_alu_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/alu_ip_v1_0_IP_ALU_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_alu_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/alu_ip_v1_0_IP_ALU_inst/aw_en_reg) is unused and will be removed from module design_1_alu_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/alu_ip_v1_0_IP_ALU_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_alu_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/alu_ip_v1_0_IP_ALU_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_alu_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/alu_ip_v1_0_IP_ALU_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_alu_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/alu_ip_v1_0_IP_ALU_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_alu_ip_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 752.090 ; gain = 473.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 759.379 ; gain = 481.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 759.676 ; gain = 481.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 770.348 ; gain = 492.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 770.348 ; gain = 492.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 770.348 ; gain = 492.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 770.348 ; gain = 492.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 770.348 ; gain = 492.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 770.348 ; gain = 492.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 770.348 ; gain = 492.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     2|
|2     |LUT1   |     1|
|3     |LUT2   |     6|
|4     |LUT3   |     7|
|5     |LUT4   |    28|
|6     |LUT5   |    34|
|7     |LUT6   |    47|
|8     |MUXF7  |     6|
|9     |FDRE   |   144|
|10    |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------+-------------------+------+
|      |Instance                    |Module             |Cells |
+------+----------------------------+-------------------+------+
|1     |top                         |                   |   277|
|2     |  U0                        |alu_ip_v1_0        |   277|
|3     |    alu_ip_v1_0_IP_ALU_inst |alu_ip_v1_0_IP_ALU |   277|
|4     |      inst_alu              |ALU                |    93|
|5     |        multiplier_inst     |mult4b             |    13|
+------+----------------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 770.348 ; gain = 492.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 770.348 ; gain = 173.125
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 770.348 ; gain = 492.004
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 779.434 ; gain = 512.562
INFO: [Common 17-1381] The checkpoint 'C:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.runs/design_1_alu_ip_0_0_synth_1/design_1_alu_ip_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.srcs/sources_1/bd/design_1/ip/design_1_alu_ip_0_0/design_1_alu_ip_0_0.xci
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/agust/MyS_Vazquez_Workspace/Trabajo_Final/Sintesis/ALU_project/ALU_project.runs/design_1_alu_ip_0_0_synth_1/design_1_alu_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_alu_ip_0_0_utilization_synth.rpt -pb design_1_alu_ip_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 779.434 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 24 00:04:32 2025...
