[11:53:18.578] <TB3>     INFO: *** Welcome to pxar ***
[11:53:18.578] <TB3>     INFO: *** Today: 2016/06/08
[11:53:18.585] <TB3>     INFO: *** Version: b2a7-dirty
[11:53:18.585] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C15.dat
[11:53:18.586] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:53:18.586] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//defaultMaskFile.dat
[11:53:18.586] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters_C15.dat
[11:53:18.664] <TB3>     INFO:         clk: 4
[11:53:18.664] <TB3>     INFO:         ctr: 4
[11:53:18.664] <TB3>     INFO:         sda: 19
[11:53:18.664] <TB3>     INFO:         tin: 9
[11:53:18.664] <TB3>     INFO:         level: 15
[11:53:18.664] <TB3>     INFO:         triggerdelay: 0
[11:53:18.664] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[11:53:18.664] <TB3>     INFO: Log level: DEBUG
[11:53:18.675] <TB3>     INFO: Found DTB DTB_WRE7QJ
[11:53:18.696] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[11:53:18.699] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[11:53:18.702] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[11:53:20.265] <TB3>     INFO: DUT info: 
[11:53:20.265] <TB3>     INFO: The DUT currently contains the following objects:
[11:53:20.265] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[11:53:20.265] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[11:53:20.266] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[11:53:20.266] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[11:53:20.266] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[11:53:20.266] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[11:53:20.266] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[11:53:20.266] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[11:53:20.266] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[11:53:20.266] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[11:53:20.266] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[11:53:20.266] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[11:53:20.266] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[11:53:20.266] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[11:53:20.266] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[11:53:20.266] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[11:53:20.266] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[11:53:20.266] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[11:53:20.266] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[11:53:20.266] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[11:53:20.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[11:53:20.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:53:20.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:53:20.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:53:20.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[11:53:20.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[11:53:20.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:53:20.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[11:53:20.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[11:53:20.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:53:20.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[11:53:20.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[11:53:20.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:53:20.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:53:20.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:53:20.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[11:53:20.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[11:53:20.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[11:53:20.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[11:53:20.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[11:53:20.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[11:53:20.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[11:53:20.266] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[11:53:20.267] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[11:53:20.268] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[11:53:20.272] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30875648
[11:53:20.272] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1f32f20
[11:53:20.272] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1ea9770
[11:53:20.272] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7ff235d94010
[11:53:20.272] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7ff23bfff510
[11:53:20.272] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30941184 fPxarMemory = 0x7ff235d94010
[11:53:20.273] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 356.9mA
[11:53:20.274] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 460.6mA
[11:53:20.275] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.5 C
[11:53:20.275] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[11:53:20.675] <TB3>     INFO: enter 'restricted' command line mode
[11:53:20.675] <TB3>     INFO: enter test to run
[11:53:20.675] <TB3>     INFO:   test: FPIXTest no parameter change
[11:53:20.675] <TB3>     INFO:   running: fpixtest
[11:53:20.675] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[11:53:20.678] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[11:53:20.678] <TB3>     INFO: ######################################################################
[11:53:20.678] <TB3>     INFO: PixTestFPIXTest::doTest()
[11:53:20.678] <TB3>     INFO: ######################################################################
[11:53:20.682] <TB3>     INFO: ######################################################################
[11:53:20.682] <TB3>     INFO: PixTestPretest::doTest()
[11:53:20.682] <TB3>     INFO: ######################################################################
[11:53:20.684] <TB3>     INFO:    ----------------------------------------------------------------------
[11:53:20.685] <TB3>     INFO:    PixTestPretest::programROC() 
[11:53:20.685] <TB3>     INFO:    ----------------------------------------------------------------------
[11:53:38.701] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[11:53:38.701] <TB3>     INFO: IA differences per ROC:  18.5 16.9 17.7 16.1 18.5 16.1 16.9 16.1 18.5 16.9 16.1 18.5 18.5 19.3 19.3 17.7
[11:53:38.767] <TB3>     INFO:    ----------------------------------------------------------------------
[11:53:38.767] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[11:53:38.767] <TB3>     INFO:    ----------------------------------------------------------------------
[11:53:38.869] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 64.7812 mA
[11:53:38.971] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.6188 mA
[11:53:39.072] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  80 Ia 24.4188 mA
[11:53:39.172] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  79 Ia 23.6188 mA
[11:53:39.273] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  81 Ia 24.4188 mA
[11:53:39.374] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  80 Ia 24.4188 mA
[11:53:39.475] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  79 Ia 23.6188 mA
[11:53:39.575] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  81 Ia 24.4188 mA
[11:53:39.676] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  80 Ia 24.4188 mA
[11:53:39.777] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  79 Ia 23.6188 mA
[11:53:39.878] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  81 Ia 24.4188 mA
[11:53:39.978] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  80 Ia 24.4188 mA
[11:53:40.079] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  79 Ia 23.6188 mA
[11:53:40.181] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.8187 mA
[11:53:40.281] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  85 Ia 24.4188 mA
[11:53:40.382] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  84 Ia 23.6188 mA
[11:53:40.483] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  86 Ia 24.4188 mA
[11:53:40.583] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  85 Ia 24.4188 mA
[11:53:40.684] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  84 Ia 24.4188 mA
[11:53:40.785] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  83 Ia 23.6188 mA
[11:53:40.885] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  85 Ia 24.4188 mA
[11:53:40.986] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  84 Ia 23.6188 mA
[11:53:41.087] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  86 Ia 24.4188 mA
[11:53:41.187] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  85 Ia 24.4188 mA
[11:53:41.288] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  84 Ia 23.6188 mA
[11:53:41.390] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.6188 mA
[11:53:41.490] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  80 Ia 24.4188 mA
[11:53:41.592] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  79 Ia 23.6188 mA
[11:53:41.693] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  81 Ia 24.4188 mA
[11:53:41.794] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  80 Ia 24.4188 mA
[11:53:41.894] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  79 Ia 23.6188 mA
[11:53:41.994] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  81 Ia 24.4188 mA
[11:53:42.095] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  80 Ia 24.4188 mA
[11:53:42.195] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  79 Ia 23.6188 mA
[11:53:42.296] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  81 Ia 24.4188 mA
[11:53:42.397] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  80 Ia 24.4188 mA
[11:53:42.498] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  79 Ia 23.6188 mA
[11:53:42.599] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 21.2188 mA
[11:53:42.700] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  95 Ia 24.4188 mA
[11:53:42.801] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  94 Ia 24.4188 mA
[11:53:42.902] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  93 Ia 24.4188 mA
[11:53:42.003] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  92 Ia 24.4188 mA
[11:53:43.104] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  91 Ia 24.4188 mA
[11:53:43.205] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  90 Ia 23.6188 mA
[11:53:43.306] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  92 Ia 24.4188 mA
[11:53:43.407] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  91 Ia 24.4188 mA
[11:53:43.507] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  90 Ia 23.6188 mA
[11:53:43.608] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  92 Ia 24.4188 mA
[11:53:43.708] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  91 Ia 23.6188 mA
[11:53:43.810] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 23.6188 mA
[11:53:43.911] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  80 Ia 24.4188 mA
[11:53:44.011] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  79 Ia 23.6188 mA
[11:53:44.112] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  81 Ia 24.4188 mA
[11:53:44.213] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  80 Ia 24.4188 mA
[11:53:44.313] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  79 Ia 23.6188 mA
[11:53:44.414] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  81 Ia 24.4188 mA
[11:53:44.515] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  80 Ia 24.4188 mA
[11:53:44.616] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  79 Ia 23.6188 mA
[11:53:44.716] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  81 Ia 24.4188 mA
[11:53:44.817] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  80 Ia 24.4188 mA
[11:53:44.918] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  79 Ia 23.6188 mA
[11:53:45.020] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 21.2188 mA
[11:53:45.121] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  95 Ia 24.4188 mA
[11:53:45.225] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  94 Ia 24.4188 mA
[11:53:45.326] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  93 Ia 24.4188 mA
[11:53:45.427] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  92 Ia 23.6188 mA
[11:53:45.528] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  94 Ia 24.4188 mA
[11:53:45.628] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  93 Ia 23.6188 mA
[11:53:45.729] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  95 Ia 24.4188 mA
[11:53:45.830] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  94 Ia 24.4188 mA
[11:53:45.931] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  93 Ia 23.6188 mA
[11:53:46.032] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  95 Ia 24.4188 mA
[11:53:46.133] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  94 Ia 24.4188 mA
[11:53:46.234] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 22.0187 mA
[11:53:46.335] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  90 Ia 25.2188 mA
[11:53:46.436] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  84 Ia 23.6188 mA
[11:53:46.536] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  86 Ia 24.4188 mA
[11:53:46.638] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  85 Ia 24.4188 mA
[11:53:46.740] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  84 Ia 23.6188 mA
[11:53:46.841] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  86 Ia 24.4188 mA
[11:53:46.941] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  85 Ia 23.6188 mA
[11:53:47.042] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  87 Ia 24.4188 mA
[11:53:47.143] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  86 Ia 24.4188 mA
[11:53:47.244] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  85 Ia 23.6188 mA
[11:53:47.344] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  87 Ia 24.4188 mA
[11:53:47.446] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 21.2188 mA
[11:53:47.547] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  95 Ia 25.2188 mA
[11:53:47.649] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  89 Ia 23.6188 mA
[11:53:47.750] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  91 Ia 24.4188 mA
[11:53:47.850] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  90 Ia 23.6188 mA
[11:53:47.951] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  92 Ia 24.4188 mA
[11:53:48.051] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  91 Ia 24.4188 mA
[11:53:48.152] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  90 Ia 24.4188 mA
[11:53:48.253] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  89 Ia 23.6188 mA
[11:53:48.354] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  91 Ia 23.6188 mA
[11:53:48.455] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  93 Ia 24.4188 mA
[11:53:48.555] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  92 Ia 24.4188 mA
[11:53:48.658] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.6188 mA
[11:53:48.759] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  80 Ia 25.2188 mA
[11:53:48.860] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  74 Ia 22.8187 mA
[11:53:48.961] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  81 Ia 25.2188 mA
[11:53:49.062] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  75 Ia 22.8187 mA
[11:53:49.163] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  82 Ia 25.2188 mA
[11:53:49.263] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  76 Ia 22.8187 mA
[11:53:49.364] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  83 Ia 26.0188 mA
[11:53:49.464] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  72 Ia 22.0187 mA
[11:53:49.565] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  84 Ia 26.0188 mA
[11:53:49.665] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  73 Ia 22.8187 mA
[11:53:49.766] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  80 Ia 24.4188 mA
[11:53:49.868] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.0187 mA
[11:53:49.969] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  90 Ia 24.4188 mA
[11:53:50.070] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  89 Ia 24.4188 mA
[11:53:50.170] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  88 Ia 23.6188 mA
[11:53:50.271] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  90 Ia 24.4188 mA
[11:53:50.371] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  89 Ia 24.4188 mA
[11:53:50.472] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  88 Ia 23.6188 mA
[11:53:50.573] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  90 Ia 24.4188 mA
[11:53:50.674] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  89 Ia 24.4188 mA
[11:53:50.775] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  88 Ia 23.6188 mA
[11:53:50.876] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  90 Ia 24.4188 mA
[11:53:50.978] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  89 Ia 24.4188 mA
[11:53:51.079] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.0187 mA
[11:53:51.180] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  90 Ia 23.6188 mA
[11:53:51.280] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  92 Ia 24.4188 mA
[11:53:51.381] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  91 Ia 24.4188 mA
[11:53:51.482] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  90 Ia 24.4188 mA
[11:53:51.583] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  89 Ia 23.6188 mA
[11:53:51.683] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  91 Ia 24.4188 mA
[11:53:51.784] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  90 Ia 24.4188 mA
[11:53:51.892] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  89 Ia 23.6188 mA
[11:53:51.996] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  91 Ia 23.6188 mA
[11:53:52.105] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  93 Ia 24.4188 mA
[11:53:52.205] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  92 Ia 24.4188 mA
[11:53:52.307] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.6188 mA
[11:53:52.408] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  80 Ia 24.4188 mA
[11:53:52.508] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  79 Ia 23.6188 mA
[11:53:52.609] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  81 Ia 25.2188 mA
[11:53:52.710] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  75 Ia 23.6188 mA
[11:53:52.812] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  77 Ia 23.6188 mA
[11:53:52.913] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  79 Ia 23.6188 mA
[11:53:53.013] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  81 Ia 24.4188 mA
[11:53:53.114] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  80 Ia 24.4188 mA
[11:53:53.214] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  79 Ia 23.6188 mA
[11:53:53.315] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  81 Ia 24.4188 mA
[11:53:53.415] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  80 Ia 24.4188 mA
[11:53:53.519] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.6188 mA
[11:53:53.620] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  80 Ia 24.4188 mA
[11:53:53.721] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  79 Ia 23.6188 mA
[11:53:53.822] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  81 Ia 24.4188 mA
[11:53:53.923] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  80 Ia 24.4188 mA
[11:53:54.024] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  79 Ia 23.6188 mA
[11:53:54.124] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  81 Ia 24.4188 mA
[11:53:54.225] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  80 Ia 23.6188 mA
[11:53:54.329] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  82 Ia 24.4188 mA
[11:53:54.430] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  81 Ia 24.4188 mA
[11:53:54.532] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  80 Ia 24.4188 mA
[11:53:54.632] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  79 Ia 23.6188 mA
[11:53:54.734] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 24.4188 mA
[11:53:54.834] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  77 Ia 24.4188 mA
[11:53:54.935] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  76 Ia 23.6188 mA
[11:53:55.036] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  78 Ia 24.4188 mA
[11:53:55.136] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  77 Ia 24.4188 mA
[11:53:55.237] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  76 Ia 23.6188 mA
[11:53:55.338] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  78 Ia 24.4188 mA
[11:53:55.439] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  77 Ia 24.4188 mA
[11:53:55.539] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  76 Ia 23.6188 mA
[11:53:55.640] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  78 Ia 24.4188 mA
[11:53:55.741] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  77 Ia 24.4188 mA
[11:53:55.847] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  76 Ia 23.6188 mA
[11:53:55.949] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 24.4188 mA
[11:53:56.049] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  77 Ia 23.6188 mA
[11:53:56.150] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  79 Ia 24.4188 mA
[11:53:56.251] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  78 Ia 24.4188 mA
[11:53:56.351] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  77 Ia 23.6188 mA
[11:53:56.452] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  79 Ia 24.4188 mA
[11:53:56.552] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  78 Ia 24.4188 mA
[11:53:56.658] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  77 Ia 23.6188 mA
[11:53:56.759] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  79 Ia 24.4188 mA
[11:53:56.861] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  78 Ia 23.6188 mA
[11:53:56.965] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  80 Ia 24.4188 mA
[11:53:57.065] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  79 Ia 24.4188 mA
[11:53:57.167] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 22.8187 mA
[11:53:57.268] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  85 Ia 25.2188 mA
[11:53:57.368] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  79 Ia 23.6188 mA
[11:53:57.470] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  81 Ia 23.6188 mA
[11:53:57.570] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  83 Ia 24.4188 mA
[11:53:57.671] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  82 Ia 24.4188 mA
[11:53:57.772] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  81 Ia 24.4188 mA
[11:53:57.873] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  80 Ia 24.4188 mA
[11:53:57.973] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  79 Ia 23.6188 mA
[11:53:58.074] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  81 Ia 24.4188 mA
[11:53:58.175] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  80 Ia 23.6188 mA
[11:53:58.276] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  82 Ia 24.4188 mA
[11:53:58.303] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  79
[11:53:58.303] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  84
[11:53:58.303] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  79
[11:53:58.304] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  91
[11:53:58.304] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  79
[11:53:58.304] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  94
[11:53:58.304] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  87
[11:53:58.304] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  92
[11:53:58.305] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  80
[11:53:58.305] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  89
[11:53:58.305] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  92
[11:53:58.305] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  80
[11:53:58.305] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  79
[11:53:58.305] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  76
[11:53:58.305] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  79
[11:53:58.306] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  82
[11:54:00.132] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 381 mA = 23.8125 mA/ROC
[11:54:00.132] <TB3>     INFO: i(loss) [mA/ROC]:     18.4  19.3  18.4  19.3  18.4  19.3  19.3  19.3  19.3  19.3  19.3  19.3  18.4  18.4  19.3  19.3
[11:54:00.163] <TB3>     INFO:    ----------------------------------------------------------------------
[11:54:00.164] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[11:54:00.164] <TB3>     INFO:    ----------------------------------------------------------------------
[11:54:00.299] <TB3>     INFO: Expecting 231680 events.
[11:54:08.572] <TB3>     INFO: 231680 events read in total (7556ms).
[11:54:08.729] <TB3>     INFO: Test took 8563ms.
[11:54:08.932] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 92 and Delta(CalDel) = 63
[11:54:08.936] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 93 and Delta(CalDel) = 59
[11:54:08.939] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 68 and Delta(CalDel) = 64
[11:54:08.943] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 106 and Delta(CalDel) = 60
[11:54:08.947] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 108 and Delta(CalDel) = 61
[11:54:08.950] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 79 and Delta(CalDel) = 60
[11:54:08.954] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 84 and Delta(CalDel) = 67
[11:54:08.957] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 95 and Delta(CalDel) = 59
[11:54:08.962] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 106 and Delta(CalDel) = 60
[11:54:08.965] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 97 and Delta(CalDel) = 67
[11:54:08.969] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 94 and Delta(CalDel) = 61
[11:54:08.972] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 92 and Delta(CalDel) = 60
[11:54:08.978] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 103 and Delta(CalDel) = 62
[11:54:08.983] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 80 and Delta(CalDel) = 59
[11:54:08.986] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 96 and Delta(CalDel) = 61
[11:54:08.990] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 107 and Delta(CalDel) = 62
[11:54:09.031] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[11:54:09.063] <TB3>     INFO:    ----------------------------------------------------------------------
[11:54:09.063] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[11:54:09.063] <TB3>     INFO:    ----------------------------------------------------------------------
[11:54:09.199] <TB3>     INFO: Expecting 231680 events.
[11:54:17.524] <TB3>     INFO: 231680 events read in total (7610ms).
[11:54:17.529] <TB3>     INFO: Test took 8462ms.
[11:54:17.552] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 151 +/- 32.5
[11:54:17.867] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 29
[11:54:17.871] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 153 +/- 31.5
[11:54:17.878] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 119 +/- 29
[11:54:17.882] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30
[11:54:17.886] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[11:54:17.890] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 161 +/- 33
[11:54:17.895] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30
[11:54:17.898] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30.5
[11:54:17.902] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 160 +/- 33
[11:54:17.906] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 30
[11:54:17.910] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 30.5
[11:54:17.914] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 152 +/- 32.5
[11:54:17.917] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 29.5
[11:54:17.921] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31
[11:54:17.928] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 137 +/- 29
[11:54:17.961] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[11:54:17.961] <TB3>     INFO: CalDel:      151   134   153   119   129   144   161   129   139   160   132   124   152   125   140   137
[11:54:17.961] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[11:54:17.965] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C0.dat
[11:54:17.966] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C1.dat
[11:54:17.966] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C2.dat
[11:54:17.966] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C3.dat
[11:54:17.966] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C4.dat
[11:54:17.966] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C5.dat
[11:54:17.966] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C6.dat
[11:54:17.966] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C7.dat
[11:54:17.966] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C8.dat
[11:54:17.967] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C9.dat
[11:54:17.967] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C10.dat
[11:54:17.967] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C11.dat
[11:54:17.967] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C12.dat
[11:54:17.967] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C13.dat
[11:54:17.967] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C14.dat
[11:54:17.967] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters_C15.dat
[11:54:17.967] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//tbmParameters_C0a.dat
[11:54:17.968] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//tbmParameters_C0b.dat
[11:54:17.968] <TB3>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[11:54:17.968] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[11:54:18.056] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[11:54:18.056] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[11:54:18.056] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[11:54:18.056] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[11:54:18.058] <TB3>     INFO: ######################################################################
[11:54:18.059] <TB3>     INFO: PixTestTiming::doTest()
[11:54:18.059] <TB3>     INFO: ######################################################################
[11:54:18.059] <TB3>     INFO:    ----------------------------------------------------------------------
[11:54:18.059] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[11:54:18.059] <TB3>     INFO:    ----------------------------------------------------------------------
[11:54:18.059] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[11:54:19.389] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[11:54:21.663] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[11:54:23.936] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[11:54:26.210] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[11:54:28.483] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[11:54:30.757] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[11:54:33.031] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[11:54:35.305] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[11:54:37.579] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[11:54:39.852] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[11:54:42.125] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[11:54:44.398] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[11:54:45.918] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[11:54:48.193] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[11:54:50.466] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[11:54:52.741] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[11:54:54.261] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[11:54:55.781] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[11:54:57.301] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[11:54:58.820] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[11:55:00.340] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[11:55:01.860] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[11:55:03.379] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[11:55:04.899] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[11:55:06.607] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[11:55:08.128] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[11:55:09.649] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[11:55:11.170] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[11:55:12.689] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[11:55:14.209] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[11:55:15.730] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[11:55:17.250] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[11:55:20.181] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[11:55:21.702] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[11:55:23.223] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[11:55:24.742] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[11:55:26.263] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[11:55:27.783] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[11:55:29.304] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[11:55:30.824] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[11:55:33.096] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[11:55:35.369] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[11:55:37.642] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[11:55:39.915] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[11:55:42.189] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[11:55:44.462] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[11:55:46.735] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[11:55:49.008] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[11:55:50.716] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[11:55:52.990] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[11:55:55.263] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[11:55:57.542] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[11:55:59.817] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[11:56:02.091] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[11:56:04.364] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[11:56:06.637] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[11:56:08.911] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[11:56:11.184] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[11:56:13.457] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[11:56:15.730] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[11:56:17.004] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[11:56:20.278] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[11:56:22.565] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[11:56:24.840] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[11:56:27.113] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[11:56:29.390] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[11:56:31.663] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[11:56:33.936] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[11:56:36.211] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[11:56:38.485] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[11:56:40.759] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[11:56:43.032] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[11:56:44.552] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[11:56:46.826] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[11:56:49.099] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[11:56:51.372] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[11:56:53.646] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[11:56:55.919] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[11:56:58.193] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[11:57:00.466] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[11:57:01.987] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[11:57:03.506] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[11:57:05.027] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[11:57:06.546] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[11:57:08.066] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[11:57:09.587] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[11:57:11.107] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[11:57:12.627] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[11:57:14.148] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[11:57:15.668] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[11:57:17.188] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[11:57:18.709] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[11:57:20.229] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[11:57:21.749] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[11:57:23.270] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[11:57:24.790] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[11:57:26.310] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[11:57:27.831] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[11:57:29.351] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[11:57:30.872] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[11:57:32.392] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[11:57:33.913] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[11:57:35.435] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[11:57:36.955] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[11:57:39.231] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[11:57:41.504] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[11:57:43.777] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[11:57:46.050] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[11:57:48.323] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[11:57:50.596] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[11:57:52.869] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[11:57:55.143] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[11:57:57.416] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[11:57:59.690] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[11:58:01.963] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[11:58:04.236] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[11:58:06.510] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[11:58:08.782] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[11:58:11.055] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[11:58:13.329] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[11:58:15.603] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[11:58:17.876] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[11:58:20.150] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[11:58:22.423] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[11:58:24.697] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[11:58:26.970] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[11:58:29.243] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[11:58:31.903] <TB3>     INFO: TBM Phase Settings: 208
[11:58:31.903] <TB3>     INFO: 400MHz Phase: 4
[11:58:31.903] <TB3>     INFO: 160MHz Phase: 6
[11:58:31.903] <TB3>     INFO: Functional Phase Area: 4
[11:58:31.907] <TB3>     INFO: Test took 253848 ms.
[11:58:31.907] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[11:58:31.907] <TB3>     INFO:    ----------------------------------------------------------------------
[11:58:31.907] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[11:58:31.907] <TB3>     INFO:    ----------------------------------------------------------------------
[11:58:31.907] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[11:58:33.049] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[11:58:36.074] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[11:58:39.667] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[11:58:43.070] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[11:58:46.094] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[11:58:49.118] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[11:58:52.519] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[11:58:54.039] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[11:58:55.559] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[11:58:57.832] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[11:59:00.106] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[11:59:02.379] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[11:59:04.653] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[11:59:06.927] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[11:59:09.200] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[11:59:10.720] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[11:59:12.240] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[11:59:14.514] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[11:59:16.788] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[11:59:19.061] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[11:59:21.336] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[11:59:23.608] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[11:59:25.882] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[11:59:27.408] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[11:59:28.928] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[11:59:31.203] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[11:59:33.476] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[11:59:35.752] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[11:59:38.025] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[11:59:40.299] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[11:59:42.572] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[11:59:44.092] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[11:59:45.612] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[11:59:47.885] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[11:59:50.158] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[11:59:52.443] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[11:59:54.716] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[11:59:56.990] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[11:59:59.264] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[12:00:00.783] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[12:00:02.309] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[12:00:04.578] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[12:00:06.851] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[12:00:09.125] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[12:00:11.399] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[12:00:13.672] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[12:00:15.946] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[12:00:17.466] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[12:00:18.988] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[12:00:21.261] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[12:00:23.536] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[12:00:25.809] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[12:00:28.083] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[12:00:30.360] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[12:00:32.634] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[12:00:34.153] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[12:00:35.673] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[12:00:37.193] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[12:00:38.716] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[12:00:40.237] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[12:00:41.756] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[12:00:43.277] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[12:00:44.796] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[12:00:46.699] <TB3>     INFO: ROC Delay Settings: 219
[12:00:46.699] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[12:00:46.699] <TB3>     INFO: ROC Port 0 Delay: 3
[12:00:46.699] <TB3>     INFO: ROC Port 1 Delay: 3
[12:00:46.699] <TB3>     INFO: Functional ROC Area: 6
[12:00:46.703] <TB3>     INFO: Test took 134796 ms.
[12:00:46.704] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[12:00:46.704] <TB3>     INFO:    ----------------------------------------------------------------------
[12:00:46.704] <TB3>     INFO:    PixTestTiming::TimingTest()
[12:00:46.704] <TB3>     INFO:    ----------------------------------------------------------------------
[12:00:47.844] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4388 4388 4388 4388 4388 4388 4388 4388 e062 c000 a101 80b1 4389 4389 4389 4389 4389 4389 4389 4389 e062 c000 
[12:00:47.844] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4389 4389 4389 4389 4389 4389 4389 4389 e022 c000 a102 80c0 4388 4388 4388 4388 4389 4389 4389 4389 e022 c000 
[12:00:47.844] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4389 4389 4389 4389 4389 4389 4389 4389 e022 c000 a103 8000 4388 4388 4389 4389 4388 4388 4389 4389 e022 c000 
[12:00:47.844] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[12:01:02.211] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:01:02.211] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[12:01:16.524] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:01:16.524] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[12:01:30.951] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:01:30.951] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[12:01:45.159] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:01:45.159] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[12:02:01.509] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:02:01.509] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[12:02:15.820] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:02:15.820] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[12:02:30.080] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:02:30.080] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[12:02:44.299] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:02:44.299] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[12:02:58.504] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:02:58.504] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[12:03:12.613] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:03:12.993] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:03:13.006] <TB3>     INFO: Decoding statistics:
[12:03:13.006] <TB3>     INFO:   General information:
[12:03:13.006] <TB3>     INFO: 	 16bit words read:         240000000
[12:03:13.006] <TB3>     INFO: 	 valid events total:       20000000
[12:03:13.006] <TB3>     INFO: 	 empty events:             20000000
[12:03:13.006] <TB3>     INFO: 	 valid events with pixels: 0
[12:03:13.006] <TB3>     INFO: 	 valid pixel hits:         0
[12:03:13.006] <TB3>     INFO:   Event errors: 	           0
[12:03:13.007] <TB3>     INFO: 	 start marker:             0
[12:03:13.007] <TB3>     INFO: 	 stop marker:              0
[12:03:13.007] <TB3>     INFO: 	 overflow:                 0
[12:03:13.007] <TB3>     INFO: 	 invalid 5bit words:       0
[12:03:13.007] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[12:03:13.007] <TB3>     INFO:   TBM errors: 		           0
[12:03:13.007] <TB3>     INFO: 	 flawed TBM headers:       0
[12:03:13.007] <TB3>     INFO: 	 flawed TBM trailers:      0
[12:03:13.007] <TB3>     INFO: 	 event ID mismatches:      0
[12:03:13.007] <TB3>     INFO:   ROC errors: 		           0
[12:03:13.007] <TB3>     INFO: 	 missing ROC header(s):    0
[12:03:13.007] <TB3>     INFO: 	 misplaced readback start: 0
[12:03:13.007] <TB3>     INFO:   Pixel decoding errors:	   0
[12:03:13.007] <TB3>     INFO: 	 pixel data incomplete:    0
[12:03:13.007] <TB3>     INFO: 	 pixel address:            0
[12:03:13.007] <TB3>     INFO: 	 pulse height fill bit:    0
[12:03:13.007] <TB3>     INFO: 	 buffer corruption:        0
[12:03:13.007] <TB3>     INFO:    ----------------------------------------------------------------------
[12:03:13.007] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[12:03:13.007] <TB3>     INFO:    ----------------------------------------------------------------------
[12:03:13.007] <TB3>     INFO:    ----------------------------------------------------------------------
[12:03:13.007] <TB3>     INFO:    Read back bit status: 1
[12:03:13.007] <TB3>     INFO:    ----------------------------------------------------------------------
[12:03:13.007] <TB3>     INFO:    ----------------------------------------------------------------------
[12:03:13.007] <TB3>     INFO:    Timings are good!
[12:03:13.007] <TB3>     INFO:    ----------------------------------------------------------------------
[12:03:13.007] <TB3>     INFO: Test took 146303 ms.
[12:03:13.007] <TB3>     INFO: PixTestTiming::TimingTest() done.
[12:03:13.018] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//tbmParameters_C0a.dat
[12:03:13.019] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//tbmParameters_C0b.dat
[12:03:13.019] <TB3>     INFO: PixTestTiming::doTest took 534963 ms.
[12:03:13.019] <TB3>     INFO: PixTestTiming::doTest() done
[12:03:13.019] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[12:03:13.019] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[12:03:13.019] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[12:03:13.019] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[12:03:13.019] <TB3>     INFO: Write out ROCDelayScan3_V0
[12:03:13.020] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[12:03:13.020] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[12:03:13.360] <TB3>     INFO: ######################################################################
[12:03:13.360] <TB3>     INFO: PixTestAlive::doTest()
[12:03:13.360] <TB3>     INFO: ######################################################################
[12:03:13.364] <TB3>     INFO:    ----------------------------------------------------------------------
[12:03:13.364] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:03:13.364] <TB3>     INFO:    ----------------------------------------------------------------------
[12:03:13.366] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:03:13.723] <TB3>     INFO: Expecting 41600 events.
[12:03:17.805] <TB3>     INFO: 41600 events read in total (3367ms).
[12:03:17.806] <TB3>     INFO: Test took 4440ms.
[12:03:17.814] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:03:17.814] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[12:03:17.814] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[12:03:18.193] <TB3>     INFO: PixTestAlive::aliveTest() done
[12:03:18.193] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:03:18.193] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:03:18.197] <TB3>     INFO:    ----------------------------------------------------------------------
[12:03:18.197] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:03:18.197] <TB3>     INFO:    ----------------------------------------------------------------------
[12:03:18.198] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:03:18.547] <TB3>     INFO: Expecting 41600 events.
[12:03:21.513] <TB3>     INFO: 41600 events read in total (2251ms).
[12:03:21.513] <TB3>     INFO: Test took 3315ms.
[12:03:21.513] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:03:21.513] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[12:03:21.513] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[12:03:21.514] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[12:03:21.920] <TB3>     INFO: PixTestAlive::maskTest() done
[12:03:21.920] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:03:21.924] <TB3>     INFO:    ----------------------------------------------------------------------
[12:03:21.924] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[12:03:21.924] <TB3>     INFO:    ----------------------------------------------------------------------
[12:03:21.926] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[12:03:22.278] <TB3>     INFO: Expecting 41600 events.
[12:03:26.375] <TB3>     INFO: 41600 events read in total (3382ms).
[12:03:26.376] <TB3>     INFO: Test took 4450ms.
[12:03:26.385] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:03:26.385] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[12:03:26.385] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[12:03:26.761] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[12:03:26.761] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[12:03:26.762] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[12:03:26.762] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[12:03:26.770] <TB3>     INFO: ######################################################################
[12:03:26.770] <TB3>     INFO: PixTestTrim::doTest()
[12:03:26.770] <TB3>     INFO: ######################################################################
[12:03:26.773] <TB3>     INFO:    ----------------------------------------------------------------------
[12:03:26.773] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[12:03:26.773] <TB3>     INFO:    ----------------------------------------------------------------------
[12:03:26.849] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[12:03:26.849] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:03:26.873] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:03:26.873] <TB3>     INFO:     run 1 of 1
[12:03:26.873] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:03:27.215] <TB3>     INFO: Expecting 5025280 events.
[12:04:12.661] <TB3>     INFO: 1397192 events read in total (44731ms).
[12:04:56.979] <TB3>     INFO: 2774120 events read in total (89049ms).
[12:05:41.028] <TB3>     INFO: 4159480 events read in total (133099ms).
[12:06:08.605] <TB3>     INFO: 5025280 events read in total (160675ms).
[12:06:08.645] <TB3>     INFO: Test took 161772ms.
[12:06:08.704] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:06:08.822] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:06:10.181] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:06:11.556] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:06:12.807] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:06:14.199] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:06:15.583] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:06:16.902] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:06:18.244] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:06:19.640] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:06:21.027] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:06:22.354] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:06:23.763] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:06:25.104] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:06:26.457] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:06:27.806] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:06:29.126] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:06:30.502] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 235319296
[12:06:30.505] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.1783 minThrLimit = 90.1764 minThrNLimit = 111.877 -> result = 90.1783 -> 90
[12:06:30.506] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.2834 minThrLimit = 99.2041 minThrNLimit = 121.906 -> result = 99.2834 -> 99
[12:06:30.506] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 79.8538 minThrLimit = 79.8403 minThrNLimit = 99.1599 -> result = 79.8538 -> 79
[12:06:30.507] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.1167 minThrLimit = 98.1141 minThrNLimit = 123.794 -> result = 98.1167 -> 98
[12:06:30.507] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.7599 minThrLimit = 94.6977 minThrNLimit = 122.62 -> result = 94.7599 -> 94
[12:06:30.507] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.3127 minThrLimit = 87.2327 minThrNLimit = 108.116 -> result = 87.3127 -> 87
[12:06:30.508] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.1731 minThrLimit = 95.1725 minThrNLimit = 116.8 -> result = 95.1731 -> 95
[12:06:30.508] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.824 minThrLimit = 103.801 minThrNLimit = 128.62 -> result = 103.824 -> 103
[12:06:30.509] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.0029 minThrLimit = 98.9989 minThrNLimit = 124.601 -> result = 99.0029 -> 99
[12:06:30.509] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.2465 minThrLimit = 91.2394 minThrNLimit = 112.21 -> result = 91.2465 -> 91
[12:06:30.510] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.3666 minThrLimit = 99.3559 minThrNLimit = 126.587 -> result = 99.3666 -> 99
[12:06:30.510] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.5862 minThrLimit = 92.4875 minThrNLimit = 117.299 -> result = 92.5862 -> 92
[12:06:30.511] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.2248 minThrLimit = 92.1722 minThrNLimit = 116.165 -> result = 92.2248 -> 92
[12:06:30.511] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.8896 minThrLimit = 89.8704 minThrNLimit = 115.927 -> result = 89.8896 -> 89
[12:06:30.512] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.0362 minThrLimit = 90.0124 minThrNLimit = 111.906 -> result = 90.0362 -> 90
[12:06:30.512] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.211 minThrLimit = 94.1883 minThrNLimit = 120.907 -> result = 94.211 -> 94
[12:06:30.512] <TB3>     INFO: ROC 0 VthrComp = 90
[12:06:30.512] <TB3>     INFO: ROC 1 VthrComp = 99
[12:06:30.513] <TB3>     INFO: ROC 2 VthrComp = 79
[12:06:30.513] <TB3>     INFO: ROC 3 VthrComp = 98
[12:06:30.513] <TB3>     INFO: ROC 4 VthrComp = 94
[12:06:30.513] <TB3>     INFO: ROC 5 VthrComp = 87
[12:06:30.513] <TB3>     INFO: ROC 6 VthrComp = 95
[12:06:30.513] <TB3>     INFO: ROC 7 VthrComp = 103
[12:06:30.513] <TB3>     INFO: ROC 8 VthrComp = 99
[12:06:30.513] <TB3>     INFO: ROC 9 VthrComp = 91
[12:06:30.514] <TB3>     INFO: ROC 10 VthrComp = 99
[12:06:30.514] <TB3>     INFO: ROC 11 VthrComp = 92
[12:06:30.514] <TB3>     INFO: ROC 12 VthrComp = 92
[12:06:30.514] <TB3>     INFO: ROC 13 VthrComp = 89
[12:06:30.514] <TB3>     INFO: ROC 14 VthrComp = 90
[12:06:30.514] <TB3>     INFO: ROC 15 VthrComp = 94
[12:06:30.514] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[12:06:30.514] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[12:06:30.534] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:06:30.534] <TB3>     INFO:     run 1 of 1
[12:06:30.534] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:06:30.878] <TB3>     INFO: Expecting 5025280 events.
[12:07:07.099] <TB3>     INFO: 886240 events read in total (35506ms).
[12:07:42.190] <TB3>     INFO: 1770200 events read in total (70597ms).
[12:08:17.666] <TB3>     INFO: 2653528 events read in total (106074ms).
[12:08:52.158] <TB3>     INFO: 3527856 events read in total (140565ms).
[12:09:27.263] <TB3>     INFO: 4397760 events read in total (175670ms).
[12:09:52.703] <TB3>     INFO: 5025280 events read in total (201110ms).
[12:09:52.774] <TB3>     INFO: Test took 202240ms.
[12:09:52.957] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:09:53.345] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:09:54.932] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:09:56.527] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:09:58.093] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:09:59.683] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:10:01.248] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:10:02.827] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:10:04.407] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:10:06.014] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:10:07.592] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:10:09.200] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:10:10.798] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:10:12.368] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:10:13.942] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:10:15.487] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:10:17.059] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:10:18.629] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 281792512
[12:10:18.632] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.3649 for pixel 49/55 mean/min/max = 45.1674/33.5896/56.7452
[12:10:18.633] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 58.8164 for pixel 2/41 mean/min/max = 45.1348/31.3936/58.8759
[12:10:18.633] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.821 for pixel 47/2 mean/min/max = 46.5936/35.332/57.8551
[12:10:18.633] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.5596 for pixel 36/1 mean/min/max = 44.0174/31.4378/56.5971
[12:10:18.634] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.4042 for pixel 24/37 mean/min/max = 44.3801/33.2233/55.537
[12:10:18.634] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 54.4129 for pixel 21/17 mean/min/max = 43.5491/31.9552/55.1429
[12:10:18.634] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.7256 for pixel 24/3 mean/min/max = 44.5023/31.9175/57.0872
[12:10:18.635] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 61.5087 for pixel 1/74 mean/min/max = 46.9246/32.1604/61.6887
[12:10:18.635] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.4077 for pixel 16/74 mean/min/max = 43.9533/31.4445/56.462
[12:10:18.635] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 63.1524 for pixel 0/15 mean/min/max = 47.6075/32.0216/63.1934
[12:10:18.636] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.5528 for pixel 16/78 mean/min/max = 43.9981/31.308/56.6882
[12:10:18.636] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.4471 for pixel 14/39 mean/min/max = 44.7025/33.8969/55.508
[12:10:18.637] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 58.0177 for pixel 5/73 mean/min/max = 45.2891/32.4369/58.1412
[12:10:18.637] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.4684 for pixel 5/2 mean/min/max = 44.9471/34.3727/55.5215
[12:10:18.637] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 57.8418 for pixel 2/79 mean/min/max = 45.3454/32.8355/57.8553
[12:10:18.638] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 54.8375 for pixel 23/78 mean/min/max = 43.8697/32.8813/54.8581
[12:10:18.638] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[12:10:18.770] <TB3>     INFO: Expecting 411648 events.
[12:10:26.425] <TB3>     INFO: 411648 events read in total (6933ms).
[12:10:26.431] <TB3>     INFO: Expecting 411648 events.
[12:10:34.073] <TB3>     INFO: 411648 events read in total (6977ms).
[12:10:34.082] <TB3>     INFO: Expecting 411648 events.
[12:10:41.655] <TB3>     INFO: 411648 events read in total (6913ms).
[12:10:41.667] <TB3>     INFO: Expecting 411648 events.
[12:10:49.251] <TB3>     INFO: 411648 events read in total (6926ms).
[12:10:49.265] <TB3>     INFO: Expecting 411648 events.
[12:10:56.909] <TB3>     INFO: 411648 events read in total (6990ms).
[12:10:56.926] <TB3>     INFO: Expecting 411648 events.
[12:11:04.538] <TB3>     INFO: 411648 events read in total (6963ms).
[12:11:04.558] <TB3>     INFO: Expecting 411648 events.
[12:11:12.128] <TB3>     INFO: 411648 events read in total (6922ms).
[12:11:12.150] <TB3>     INFO: Expecting 411648 events.
[12:11:19.555] <TB3>     INFO: 411648 events read in total (6755ms).
[12:11:19.579] <TB3>     INFO: Expecting 411648 events.
[12:11:27.046] <TB3>     INFO: 411648 events read in total (6819ms).
[12:11:27.074] <TB3>     INFO: Expecting 411648 events.
[12:11:34.471] <TB3>     INFO: 411648 events read in total (6754ms).
[12:11:34.501] <TB3>     INFO: Expecting 411648 events.
[12:11:42.206] <TB3>     INFO: 411648 events read in total (7053ms).
[12:11:42.237] <TB3>     INFO: Expecting 411648 events.
[12:11:49.866] <TB3>     INFO: 411648 events read in total (6991ms).
[12:11:49.900] <TB3>     INFO: Expecting 411648 events.
[12:11:57.539] <TB3>     INFO: 411648 events read in total (7002ms).
[12:11:57.581] <TB3>     INFO: Expecting 411648 events.
[12:12:05.032] <TB3>     INFO: 411648 events read in total (6827ms).
[12:12:05.072] <TB3>     INFO: Expecting 411648 events.
[12:12:12.507] <TB3>     INFO: 411648 events read in total (6801ms).
[12:12:12.549] <TB3>     INFO: Expecting 411648 events.
[12:12:20.049] <TB3>     INFO: 411648 events read in total (6866ms).
[12:12:20.099] <TB3>     INFO: Test took 121461ms.
[12:12:20.594] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0705 < 35 for itrim = 101; old thr = 34.6684 ... break
[12:12:20.632] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2931 < 35 for itrim = 118; old thr = 34.3443 ... break
[12:12:20.671] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6973 < 35 for itrim = 98; old thr = 33.3409 ... break
[12:12:20.714] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4732 < 35 for itrim+1 = 105; old thr = 34.6378 ... break
[12:12:20.764] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.831 < 35 for itrim+1 = 105; old thr = 34.8645 ... break
[12:12:20.811] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0258 < 35 for itrim+1 = 101; old thr = 34.6675 ... break
[12:12:20.850] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.248 < 35 for itrim = 97; old thr = 33.8245 ... break
[12:12:20.884] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0779 < 35 for itrim = 113; old thr = 33.8801 ... break
[12:12:20.928] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9287 < 35 for itrim+1 = 110; old thr = 34.3243 ... break
[12:12:20.948] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4473 < 35 for itrim = 94; old thr = 34.383 ... break
[12:12:20.991] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.288 < 35 for itrim = 101; old thr = 34.2389 ... break
[12:12:21.034] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0883 < 35 for itrim = 99; old thr = 34.6945 ... break
[12:12:21.077] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1424 < 35 for itrim = 124; old thr = 34.3279 ... break
[12:12:21.115] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3847 < 35 for itrim+1 = 97; old thr = 34.6683 ... break
[12:12:21.145] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4731 < 35 for itrim = 101; old thr = 34.1382 ... break
[12:12:21.192] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4449 < 35 for itrim = 103; old thr = 34.0151 ... break
[12:12:21.267] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[12:12:21.278] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:12:21.279] <TB3>     INFO:     run 1 of 1
[12:12:21.279] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:12:21.622] <TB3>     INFO: Expecting 5025280 events.
[12:12:57.627] <TB3>     INFO: 870488 events read in total (35290ms).
[12:13:32.933] <TB3>     INFO: 1738912 events read in total (70596ms).
[12:14:08.252] <TB3>     INFO: 2607544 events read in total (105915ms).
[12:14:43.208] <TB3>     INFO: 3466576 events read in total (140871ms).
[12:15:18.029] <TB3>     INFO: 4321456 events read in total (175692ms).
[12:15:46.679] <TB3>     INFO: 5025280 events read in total (204342ms).
[12:15:46.766] <TB3>     INFO: Test took 205487ms.
[12:15:46.952] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:15:47.354] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:15:48.905] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:15:50.458] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:15:51.998] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:15:53.536] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:15:55.049] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:15:56.581] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:15:58.121] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:15:59.681] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:16:01.225] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:16:02.799] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:16:04.349] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:16:05.893] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:16:07.439] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:16:08.979] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:16:10.533] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:16:12.074] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 261623808
[12:16:12.076] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.304240 .. 53.494061
[12:16:12.151] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 63 (-1/-1) hits flags = 528 (plus default)
[12:16:12.161] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:16:12.161] <TB3>     INFO:     run 1 of 1
[12:16:12.161] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:16:12.504] <TB3>     INFO: Expecting 2096640 events.
[12:16:52.797] <TB3>     INFO: 1125072 events read in total (39578ms).
[12:17:26.832] <TB3>     INFO: 2096640 events read in total (73613ms).
[12:17:26.860] <TB3>     INFO: Test took 74699ms.
[12:17:26.906] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:17:27.012] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:17:28.041] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:17:29.069] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:17:30.096] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:17:31.125] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:17:32.152] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:17:33.184] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:17:34.213] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:17:35.243] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:17:36.269] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:17:37.293] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:17:38.321] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:17:39.347] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:17:40.375] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:17:41.401] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:17:42.429] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:17:43.459] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 235778048
[12:17:43.544] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.184254 .. 46.361547
[12:17:43.618] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 56 (-1/-1) hits flags = 528 (plus default)
[12:17:43.629] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:17:43.629] <TB3>     INFO:     run 1 of 1
[12:17:43.629] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:17:43.971] <TB3>     INFO: Expecting 1664000 events.
[12:18:24.206] <TB3>     INFO: 1138112 events read in total (39519ms).
[12:18:43.045] <TB3>     INFO: 1664000 events read in total (58358ms).
[12:18:43.060] <TB3>     INFO: Test took 59431ms.
[12:18:43.095] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:18:43.179] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:18:44.149] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:18:45.122] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:18:46.093] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:18:47.067] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:18:48.039] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:18:49.015] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:18:49.990] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:18:50.959] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:18:51.936] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:18:52.905] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:18:53.874] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:18:54.925] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:18:55.898] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:18:56.869] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:18:57.838] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:18:58.814] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 257306624
[12:18:58.898] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.177695 .. 42.035205
[12:18:58.976] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 52 (-1/-1) hits flags = 528 (plus default)
[12:18:58.988] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:18:58.988] <TB3>     INFO:     run 1 of 1
[12:18:58.988] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:18:59.335] <TB3>     INFO: Expecting 1397760 events.
[12:19:40.366] <TB3>     INFO: 1153080 events read in total (40316ms).
[12:19:49.495] <TB3>     INFO: 1397760 events read in total (49445ms).
[12:19:49.507] <TB3>     INFO: Test took 50519ms.
[12:19:49.536] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:19:49.615] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:19:50.556] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:19:51.493] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:19:52.433] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:19:53.370] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:19:54.314] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:19:55.253] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:19:56.191] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:19:57.129] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:19:58.072] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:19:59.006] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:19:59.940] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:20:00.879] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:20:01.816] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:20:02.755] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:20:03.697] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:20:04.638] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 235253760
[12:20:04.775] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.157263 .. 41.805447
[12:20:04.852] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 51 (-1/-1) hits flags = 528 (plus default)
[12:20:04.862] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:20:04.862] <TB3>     INFO:     run 1 of 1
[12:20:04.862] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:20:05.210] <TB3>     INFO: Expecting 1264640 events.
[12:20:46.304] <TB3>     INFO: 1139344 events read in total (40379ms).
[12:20:51.049] <TB3>     INFO: 1264640 events read in total (45125ms).
[12:20:51.063] <TB3>     INFO: Test took 46201ms.
[12:20:51.091] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:20:51.160] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:20:52.086] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:20:53.008] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:20:53.938] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:20:54.863] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:20:55.793] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:20:56.723] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:20:57.650] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:20:58.576] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:20:59.505] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:21:00.431] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:21:01.359] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:21:02.289] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:21:03.215] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:21:04.142] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:21:05.068] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:21:05.994] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 305909760
[12:21:06.076] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[12:21:06.076] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[12:21:06.087] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[12:21:06.087] <TB3>     INFO:     run 1 of 1
[12:21:06.087] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:21:06.430] <TB3>     INFO: Expecting 1364480 events.
[12:21:45.741] <TB3>     INFO: 1075856 events read in total (38596ms).
[12:21:56.534] <TB3>     INFO: 1364480 events read in total (49389ms).
[12:21:56.548] <TB3>     INFO: Test took 50462ms.
[12:21:56.581] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:21:56.662] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:21:57.637] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:21:58.609] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:21:59.585] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:22:00.561] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:22:01.543] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:22:02.516] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:22:03.487] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:22:04.463] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:22:05.435] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:22:06.410] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:22:07.384] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:22:08.362] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:22:09.336] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:22:10.311] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:22:11.283] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:22:12.257] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 356884480
[12:22:12.291] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C0.dat
[12:22:12.291] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C1.dat
[12:22:12.291] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C2.dat
[12:22:12.291] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C3.dat
[12:22:12.291] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C4.dat
[12:22:12.292] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C5.dat
[12:22:12.292] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C6.dat
[12:22:12.292] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C7.dat
[12:22:12.292] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C8.dat
[12:22:12.292] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C9.dat
[12:22:12.292] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C10.dat
[12:22:12.292] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C11.dat
[12:22:12.292] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C12.dat
[12:22:12.292] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C13.dat
[12:22:12.292] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C14.dat
[12:22:12.292] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C15.dat
[12:22:12.293] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C0.dat
[12:22:12.300] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C1.dat
[12:22:12.307] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C2.dat
[12:22:12.313] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C3.dat
[12:22:12.320] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C4.dat
[12:22:12.327] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C5.dat
[12:22:12.333] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C6.dat
[12:22:12.340] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C7.dat
[12:22:12.347] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C8.dat
[12:22:12.353] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C9.dat
[12:22:12.360] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C10.dat
[12:22:12.367] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C11.dat
[12:22:12.374] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C12.dat
[12:22:12.381] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C13.dat
[12:22:12.387] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C14.dat
[12:22:12.394] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//trimParameters35_C15.dat
[12:22:12.401] <TB3>     INFO: PixTestTrim::trimTest() done
[12:22:12.401] <TB3>     INFO: vtrim:     101 118  98 105 105 101  97 113 110  94 101  99 124  97 101 103 
[12:22:12.401] <TB3>     INFO: vthrcomp:   90  99  79  98  94  87  95 103  99  91  99  92  92  89  90  94 
[12:22:12.401] <TB3>     INFO: vcal mean:  35.01  34.92  34.98  34.99  34.98  35.01  34.98  35.01  34.98  34.99  34.98  35.04  35.03  35.06  35.04  34.98 
[12:22:12.401] <TB3>     INFO: vcal RMS:    0.82   0.91   0.77   0.84   0.78   0.86   0.83   0.87   0.86   0.83   0.83   0.76   0.80   0.77   0.82   0.80 
[12:22:12.401] <TB3>     INFO: bits mean:   9.59   9.82   8.45  10.26   9.76  10.42   9.70   9.32  10.14   8.57  10.04   9.32   9.68   9.23   9.31  10.03 
[12:22:12.401] <TB3>     INFO: bits RMS:    2.49   2.70   2.57   2.54   2.52   2.40   2.68   2.65   2.65   2.85   2.65   2.56   2.54   2.53   2.69   2.46 
[12:22:12.412] <TB3>     INFO:    ----------------------------------------------------------------------
[12:22:12.412] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[12:22:12.412] <TB3>     INFO:    ----------------------------------------------------------------------
[12:22:12.415] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[12:22:12.415] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[12:22:12.426] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:22:12.426] <TB3>     INFO:     run 1 of 1
[12:22:12.426] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:22:12.770] <TB3>     INFO: Expecting 4160000 events.
[12:22:58.145] <TB3>     INFO: 1135045 events read in total (44660ms).
[12:23:42.747] <TB3>     INFO: 2257075 events read in total (89262ms).
[12:24:28.248] <TB3>     INFO: 3365885 events read in total (134764ms).
[12:25:01.010] <TB3>     INFO: 4160000 events read in total (167525ms).
[12:25:01.083] <TB3>     INFO: Test took 168658ms.
[12:25:01.223] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:25:01.516] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:25:03.389] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:25:05.297] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:25:07.199] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:25:09.083] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:25:10.933] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:25:12.831] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:25:14.721] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:25:16.586] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:25:18.460] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:25:20.346] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:25:22.236] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:25:24.085] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:25:25.956] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:25:27.873] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:25:29.742] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:25:31.616] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 322961408
[12:25:31.617] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[12:25:31.690] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[12:25:31.690] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 187 (-1/-1) hits flags = 528 (plus default)
[12:25:31.700] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:25:31.700] <TB3>     INFO:     run 1 of 1
[12:25:31.700] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:25:32.043] <TB3>     INFO: Expecting 3910400 events.
[12:26:18.549] <TB3>     INFO: 1124215 events read in total (45791ms).
[12:27:04.537] <TB3>     INFO: 2236105 events read in total (91779ms).
[12:27:49.815] <TB3>     INFO: 3333910 events read in total (137057ms).
[12:28:13.810] <TB3>     INFO: 3910400 events read in total (161052ms).
[12:28:13.873] <TB3>     INFO: Test took 162174ms.
[12:28:13.004] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:28:14.272] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:28:16.120] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:28:17.931] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:28:19.758] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:28:21.592] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:28:23.430] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:28:25.272] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:28:27.094] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:28:28.921] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:28:30.724] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:28:32.548] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:28:34.379] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:28:36.215] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:28:38.049] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:28:39.886] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:28:41.734] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:28:43.590] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294359040
[12:28:43.591] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[12:28:43.665] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[12:28:43.665] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 173 (-1/-1) hits flags = 528 (plus default)
[12:28:43.676] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:28:43.676] <TB3>     INFO:     run 1 of 1
[12:28:43.676] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:28:44.020] <TB3>     INFO: Expecting 3619200 events.
[12:29:32.056] <TB3>     INFO: 1168745 events read in total (47321ms).
[12:30:19.198] <TB3>     INFO: 2319990 events read in total (94463ms).
[12:31:06.012] <TB3>     INFO: 3458880 events read in total (141277ms).
[12:31:12.795] <TB3>     INFO: 3619200 events read in total (148060ms).
[12:31:12.844] <TB3>     INFO: Test took 149169ms.
[12:31:12.954] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:31:13.192] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:31:14.961] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:31:16.704] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:31:18.483] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:31:20.247] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:31:22.026] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:31:23.802] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:31:25.552] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:31:27.283] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:31:29.022] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:31:30.776] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:31:32.539] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:31:34.319] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:31:36.087] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:31:37.873] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:31:39.655] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:31:41.440] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 390750208
[12:31:41.441] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[12:31:41.515] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[12:31:41.515] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 174 (-1/-1) hits flags = 528 (plus default)
[12:31:41.526] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:31:41.526] <TB3>     INFO:     run 1 of 1
[12:31:41.527] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:31:41.870] <TB3>     INFO: Expecting 3640000 events.
[12:32:27.946] <TB3>     INFO: 1164610 events read in total (45361ms).
[12:33:14.423] <TB3>     INFO: 2312520 events read in total (91838ms).
[12:34:00.769] <TB3>     INFO: 3448570 events read in total (138184ms).
[12:34:08.521] <TB3>     INFO: 3640000 events read in total (145936ms).
[12:34:08.578] <TB3>     INFO: Test took 147051ms.
[12:34:08.687] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:34:08.929] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:34:10.708] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:34:12.447] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:34:14.207] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:34:15.969] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:34:17.729] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:34:19.508] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:34:21.252] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:34:22.985] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:34:24.713] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:34:26.480] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:34:28.239] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:34:30.005] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:34:31.760] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:34:33.538] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:34:35.308] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:34:37.087] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294359040
[12:34:37.087] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[12:34:37.160] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[12:34:37.161] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 174 (-1/-1) hits flags = 528 (plus default)
[12:34:37.171] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[12:34:37.171] <TB3>     INFO:     run 1 of 1
[12:34:37.171] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:34:37.513] <TB3>     INFO: Expecting 3640000 events.
[12:35:25.088] <TB3>     INFO: 1164550 events read in total (46860ms).
[12:36:11.609] <TB3>     INFO: 2312595 events read in total (93381ms).
[12:36:56.960] <TB3>     INFO: 3448810 events read in total (138732ms).
[12:37:05.026] <TB3>     INFO: 3640000 events read in total (146798ms).
[12:37:05.085] <TB3>     INFO: Test took 147914ms.
[12:37:05.204] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[12:37:05.474] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[12:37:07.264] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[12:37:08.993] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[12:37:10.764] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[12:37:12.679] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[12:37:14.529] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[12:37:16.372] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[12:37:18.184] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[12:37:19.979] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[12:37:21.770] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[12:37:23.577] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[12:37:25.340] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[12:37:27.139] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[12:37:28.914] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[12:37:30.695] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[12:37:32.503] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[12:37:34.286] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294359040
[12:37:34.287] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.5616, thr difference RMS: 1.58799
[12:37:34.288] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.17016, thr difference RMS: 1.71442
[12:37:34.288] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.23575, thr difference RMS: 1.28538
[12:37:34.288] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.83191, thr difference RMS: 1.53524
[12:37:34.288] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.57546, thr difference RMS: 1.46385
[12:37:34.289] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.08736, thr difference RMS: 1.38813
[12:37:34.289] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.20222, thr difference RMS: 1.4724
[12:37:34.289] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 11.6164, thr difference RMS: 1.29398
[12:37:34.289] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 7.8923, thr difference RMS: 1.7891
[12:37:34.290] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 10.494, thr difference RMS: 1.75947
[12:37:34.290] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.0015, thr difference RMS: 1.58464
[12:37:34.290] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.26069, thr difference RMS: 1.55461
[12:37:34.290] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 7.94204, thr difference RMS: 1.38952
[12:37:34.290] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.49378, thr difference RMS: 1.15208
[12:37:34.291] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.78089, thr difference RMS: 1.49751
[12:37:34.291] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.10172, thr difference RMS: 1.3523
[12:37:34.291] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.51089, thr difference RMS: 1.59387
[12:37:34.291] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.01103, thr difference RMS: 1.70642
[12:37:34.292] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.0969, thr difference RMS: 1.26444
[12:37:34.292] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.90547, thr difference RMS: 1.52129
[12:37:34.292] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.56682, thr difference RMS: 1.4723
[12:37:34.292] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.13786, thr difference RMS: 1.36657
[12:37:34.293] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.16428, thr difference RMS: 1.42692
[12:37:34.293] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 11.6885, thr difference RMS: 1.3103
[12:37:34.293] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 7.78587, thr difference RMS: 1.76179
[12:37:34.293] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 10.482, thr difference RMS: 1.79808
[12:37:34.293] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.99713, thr difference RMS: 1.55579
[12:37:34.294] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.2186, thr difference RMS: 1.57452
[12:37:34.294] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 7.83393, thr difference RMS: 1.37046
[12:37:34.294] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.60042, thr difference RMS: 1.15992
[12:37:34.294] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.7779, thr difference RMS: 1.46386
[12:37:34.294] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.96138, thr difference RMS: 1.36431
[12:37:34.295] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.52075, thr difference RMS: 1.58456
[12:37:34.295] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.97114, thr difference RMS: 1.75018
[12:37:34.295] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.13607, thr difference RMS: 1.26415
[12:37:34.295] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.00709, thr difference RMS: 1.51488
[12:37:34.296] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.6646, thr difference RMS: 1.46922
[12:37:34.296] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.1449, thr difference RMS: 1.34963
[12:37:34.296] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.14983, thr difference RMS: 1.45013
[12:37:34.296] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 11.7924, thr difference RMS: 1.33514
[12:37:34.297] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 7.80773, thr difference RMS: 1.75765
[12:37:34.297] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 10.6873, thr difference RMS: 1.86273
[12:37:34.297] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.98429, thr difference RMS: 1.53301
[12:37:34.297] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.17853, thr difference RMS: 1.55128
[12:37:34.297] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 7.78628, thr difference RMS: 1.34785
[12:37:34.298] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.76453, thr difference RMS: 1.15807
[12:37:34.298] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.70501, thr difference RMS: 1.46769
[12:37:34.298] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.97709, thr difference RMS: 1.36338
[12:37:34.298] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.55892, thr difference RMS: 1.55491
[12:37:34.299] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.94155, thr difference RMS: 1.74145
[12:37:34.299] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.1963, thr difference RMS: 1.25173
[12:37:34.299] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.12937, thr difference RMS: 1.5021
[12:37:34.299] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.83058, thr difference RMS: 1.45141
[12:37:34.299] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.24128, thr difference RMS: 1.38142
[12:37:34.300] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.14817, thr difference RMS: 1.46727
[12:37:34.300] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 11.7633, thr difference RMS: 1.3207
[12:37:34.300] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 7.84112, thr difference RMS: 1.7624
[12:37:34.300] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 10.401, thr difference RMS: 1.87046
[12:37:34.300] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.04814, thr difference RMS: 1.55218
[12:37:34.301] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.26934, thr difference RMS: 1.5343
[12:37:34.301] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 7.67524, thr difference RMS: 1.36086
[12:37:34.301] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.96001, thr difference RMS: 1.14297
[12:37:34.301] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.66041, thr difference RMS: 1.46105
[12:37:34.302] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.00049, thr difference RMS: 1.35956
[12:37:34.406] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[12:37:34.409] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2047 seconds
[12:37:34.409] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[12:37:35.118] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[12:37:35.118] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[12:37:35.121] <TB3>     INFO: ######################################################################
[12:37:35.121] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[12:37:35.121] <TB3>     INFO: ######################################################################
[12:37:35.121] <TB3>     INFO:    ----------------------------------------------------------------------
[12:37:35.121] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[12:37:35.121] <TB3>     INFO:    ----------------------------------------------------------------------
[12:37:35.121] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[12:37:35.133] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[12:37:35.133] <TB3>     INFO:     run 1 of 1
[12:37:35.133] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[12:37:35.481] <TB3>     INFO: Expecting 59072000 events.
[12:38:04.543] <TB3>     INFO: 1072800 events read in total (28347ms).
[12:38:32.913] <TB3>     INFO: 2141400 events read in total (56717ms).
[12:39:01.196] <TB3>     INFO: 3211200 events read in total (85000ms).
[12:39:29.475] <TB3>     INFO: 4282600 events read in total (113279ms).
[12:39:57.814] <TB3>     INFO: 5351000 events read in total (141618ms).
[12:40:26.156] <TB3>     INFO: 6421400 events read in total (169960ms).
[12:40:54.477] <TB3>     INFO: 7492000 events read in total (198281ms).
[12:41:22.827] <TB3>     INFO: 8560600 events read in total (226631ms).
[12:41:51.262] <TB3>     INFO: 9630000 events read in total (255066ms).
[12:42:19.652] <TB3>     INFO: 10701400 events read in total (283456ms).
[12:42:47.973] <TB3>     INFO: 11769800 events read in total (311777ms).
[12:43:16.313] <TB3>     INFO: 12840800 events read in total (340117ms).
[12:43:44.683] <TB3>     INFO: 13911600 events read in total (368487ms).
[12:44:13.030] <TB3>     INFO: 14980000 events read in total (396834ms).
[12:44:41.378] <TB3>     INFO: 16050600 events read in total (425182ms).
[12:45:09.737] <TB3>     INFO: 17120600 events read in total (453541ms).
[12:45:41.772] <TB3>     INFO: 18189400 events read in total (485576ms).
[12:46:10.090] <TB3>     INFO: 19261000 events read in total (513894ms).
[12:46:38.368] <TB3>     INFO: 20330200 events read in total (542172ms).
[12:47:06.674] <TB3>     INFO: 21398200 events read in total (570478ms).
[12:47:35.014] <TB3>     INFO: 22470200 events read in total (598818ms).
[12:48:03.423] <TB3>     INFO: 23539400 events read in total (627227ms).
[12:48:31.763] <TB3>     INFO: 24608000 events read in total (655567ms).
[12:49:00.240] <TB3>     INFO: 25680200 events read in total (684044ms).
[12:49:28.530] <TB3>     INFO: 26749200 events read in total (712334ms).
[12:49:56.938] <TB3>     INFO: 27817800 events read in total (740742ms).
[12:50:25.291] <TB3>     INFO: 28889800 events read in total (769095ms).
[12:50:53.656] <TB3>     INFO: 29958400 events read in total (797460ms).
[12:51:21.978] <TB3>     INFO: 31026600 events read in total (825782ms).
[12:51:50.325] <TB3>     INFO: 32099000 events read in total (854129ms).
[12:52:18.693] <TB3>     INFO: 33167400 events read in total (882497ms).
[12:52:47.038] <TB3>     INFO: 34235400 events read in total (910842ms).
[12:53:15.333] <TB3>     INFO: 35306600 events read in total (939137ms).
[12:53:43.769] <TB3>     INFO: 36375600 events read in total (967573ms).
[12:54:12.314] <TB3>     INFO: 37443400 events read in total (996118ms).
[12:54:40.747] <TB3>     INFO: 38513600 events read in total (1024551ms).
[12:55:09.270] <TB3>     INFO: 39584000 events read in total (1053074ms).
[12:55:37.726] <TB3>     INFO: 40652200 events read in total (1081530ms).
[12:56:06.261] <TB3>     INFO: 41720800 events read in total (1110065ms).
[12:56:34.725] <TB3>     INFO: 42792400 events read in total (1138529ms).
[12:57:03.201] <TB3>     INFO: 43860200 events read in total (1167005ms).
[12:57:31.700] <TB3>     INFO: 44928600 events read in total (1195504ms).
[12:58:00.171] <TB3>     INFO: 45999400 events read in total (1223975ms).
[12:58:28.617] <TB3>     INFO: 47067600 events read in total (1252421ms).
[12:58:57.097] <TB3>     INFO: 48135400 events read in total (1280901ms).
[12:59:25.563] <TB3>     INFO: 49203200 events read in total (1309367ms).
[12:59:54.047] <TB3>     INFO: 50273800 events read in total (1337851ms).
[13:00:22.394] <TB3>     INFO: 51342200 events read in total (1366198ms).
[13:00:50.810] <TB3>     INFO: 52410200 events read in total (1394614ms).
[13:01:19.220] <TB3>     INFO: 53478000 events read in total (1423024ms).
[13:01:47.703] <TB3>     INFO: 54549400 events read in total (1451507ms).
[13:02:16.131] <TB3>     INFO: 55617600 events read in total (1479935ms).
[13:02:44.623] <TB3>     INFO: 56685600 events read in total (1508427ms).
[13:03:12.441] <TB3>     INFO: 57755800 events read in total (1536245ms).
[13:03:40.774] <TB3>     INFO: 58825600 events read in total (1564578ms).
[13:03:47.333] <TB3>     INFO: 59072000 events read in total (1571137ms).
[13:03:47.352] <TB3>     INFO: Test took 1572220ms.
[13:03:47.409] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:03:47.552] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:03:47.552] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:48.718] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:03:48.718] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:49.876] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:03:49.876] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:51.032] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:03:51.033] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:52.186] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:03:52.186] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:53.335] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:03:53.335] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:54.491] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:03:54.491] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:55.663] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:03:55.663] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:56.880] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:03:56.880] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:58.090] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:03:58.090] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:03:59.294] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:03:59.294] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:04:00.466] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:04:00.466] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:04:01.634] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:04:01.634] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:04:02.797] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:04:02.797] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:04:04.010] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:04:04.010] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:04:05.193] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:04:05.193] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[13:04:06.384] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 498212864
[13:04:06.414] <TB3>     INFO: PixTestScurves::scurves() done 
[13:04:06.415] <TB3>     INFO: Vcal mean:  35.12  35.09  35.06  35.05  35.07  35.08  35.05  35.11  35.05  35.10  35.04  35.08  35.06  35.07  35.08  35.08 
[13:04:06.415] <TB3>     INFO: Vcal RMS:    0.69   0.77   0.63   0.72   0.65   0.72   0.68   0.75   0.72   0.71   0.71   0.63   0.67   0.64   0.69   0.67 
[13:04:06.415] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[13:04:06.493] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[13:04:06.493] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[13:04:06.493] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[13:04:06.493] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[13:04:06.493] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[13:04:06.493] <TB3>     INFO: ######################################################################
[13:04:06.493] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[13:04:06.493] <TB3>     INFO: ######################################################################
[13:04:06.496] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:04:06.839] <TB3>     INFO: Expecting 41600 events.
[13:04:10.949] <TB3>     INFO: 41600 events read in total (3378ms).
[13:04:10.949] <TB3>     INFO: Test took 4453ms.
[13:04:10.957] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:04:10.957] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:04:10.957] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:04:10.966] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[13:04:10.966] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[13:04:10.966] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[13:04:10.966] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[13:04:11.304] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:04:11.648] <TB3>     INFO: Expecting 41600 events.
[13:04:15.796] <TB3>     INFO: 41600 events read in total (3433ms).
[13:04:15.797] <TB3>     INFO: Test took 4493ms.
[13:04:15.805] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:04:15.805] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[13:04:15.805] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[13:04:15.809] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.194
[13:04:15.809] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 180
[13:04:15.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.983
[13:04:15.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[13:04:15.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.023
[13:04:15.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[13:04:15.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.111
[13:04:15.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 189
[13:04:15.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.107
[13:04:15.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 179
[13:04:15.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.012
[13:04:15.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[13:04:15.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.841
[13:04:15.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 187
[13:04:15.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.611
[13:04:15.811] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 176
[13:04:15.811] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.909
[13:04:15.811] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,21] phvalue 170
[13:04:15.811] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.142
[13:04:15.811] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 167
[13:04:15.811] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.05
[13:04:15.811] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 173
[13:04:15.811] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.851
[13:04:15.811] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 176
[13:04:15.811] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.674
[13:04:15.811] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[13:04:15.811] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.027
[13:04:15.811] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 188
[13:04:15.812] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.272
[13:04:15.812] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[13:04:15.812] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.42
[13:04:15.812] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 194
[13:04:15.812] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[13:04:15.812] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[13:04:15.812] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[13:04:15.901] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[13:04:16.249] <TB3>     INFO: Expecting 41600 events.
[13:04:20.391] <TB3>     INFO: 41600 events read in total (3427ms).
[13:04:20.392] <TB3>     INFO: Test took 4491ms.
[13:04:20.399] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:04:20.399] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[13:04:20.400] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[13:04:20.403] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[13:04:20.404] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 49minph_roc = 10
[13:04:20.404] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.3198
[13:04:20.404] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 85
[13:04:20.404] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.6041
[13:04:20.404] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 80
[13:04:20.404] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.7339
[13:04:20.405] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 82
[13:04:20.405] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.0454
[13:04:20.405] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,42] phvalue 82
[13:04:20.405] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.5994
[13:04:20.405] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 81
[13:04:20.405] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.5877
[13:04:20.405] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,61] phvalue 75
[13:04:20.405] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.9791
[13:04:20.405] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 84
[13:04:20.405] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.8963
[13:04:20.405] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,6] phvalue 60
[13:04:20.405] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.3619
[13:04:20.405] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,14] phvalue 77
[13:04:20.406] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.8659
[13:04:20.406] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,25] phvalue 64
[13:04:20.406] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 53.3746
[13:04:20.406] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 54
[13:04:20.406] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.4342
[13:04:20.406] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,43] phvalue 74
[13:04:20.406] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.5917
[13:04:20.406] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,8] phvalue 67
[13:04:20.406] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.3746
[13:04:20.406] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,13] phvalue 86
[13:04:20.406] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.9888
[13:04:20.406] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,13] phvalue 72
[13:04:20.407] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.5152
[13:04:20.407] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 81
[13:04:20.409] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 0 0
[13:04:20.816] <TB3>     INFO: Expecting 2560 events.
[13:04:21.776] <TB3>     INFO: 2560 events read in total (245ms).
[13:04:21.776] <TB3>     INFO: Test took 1367ms.
[13:04:21.776] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:04:21.776] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 1 1
[13:04:22.283] <TB3>     INFO: Expecting 2560 events.
[13:04:23.242] <TB3>     INFO: 2560 events read in total (244ms).
[13:04:23.242] <TB3>     INFO: Test took 1466ms.
[13:04:23.242] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:04:23.242] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 2 2
[13:04:23.750] <TB3>     INFO: Expecting 2560 events.
[13:04:24.709] <TB3>     INFO: 2560 events read in total (244ms).
[13:04:24.709] <TB3>     INFO: Test took 1467ms.
[13:04:24.709] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:04:24.709] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 42, 3 3
[13:04:25.217] <TB3>     INFO: Expecting 2560 events.
[13:04:26.178] <TB3>     INFO: 2560 events read in total (247ms).
[13:04:26.179] <TB3>     INFO: Test took 1470ms.
[13:04:26.179] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:04:26.179] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 4 4
[13:04:26.687] <TB3>     INFO: Expecting 2560 events.
[13:04:27.646] <TB3>     INFO: 2560 events read in total (244ms).
[13:04:27.646] <TB3>     INFO: Test took 1467ms.
[13:04:27.646] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:04:27.646] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 61, 5 5
[13:04:28.154] <TB3>     INFO: Expecting 2560 events.
[13:04:29.113] <TB3>     INFO: 2560 events read in total (244ms).
[13:04:29.113] <TB3>     INFO: Test took 1466ms.
[13:04:29.113] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:04:29.113] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 6 6
[13:04:29.620] <TB3>     INFO: Expecting 2560 events.
[13:04:30.579] <TB3>     INFO: 2560 events read in total (244ms).
[13:04:30.579] <TB3>     INFO: Test took 1466ms.
[13:04:30.579] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:04:30.579] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 6, 7 7
[13:04:31.087] <TB3>     INFO: Expecting 2560 events.
[13:04:32.046] <TB3>     INFO: 2560 events read in total (244ms).
[13:04:32.047] <TB3>     INFO: Test took 1467ms.
[13:04:32.047] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:04:32.047] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 14, 8 8
[13:04:32.554] <TB3>     INFO: Expecting 2560 events.
[13:04:33.513] <TB3>     INFO: 2560 events read in total (244ms).
[13:04:33.513] <TB3>     INFO: Test took 1466ms.
[13:04:33.515] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:04:33.515] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 25, 9 9
[13:04:34.021] <TB3>     INFO: Expecting 2560 events.
[13:04:34.979] <TB3>     INFO: 2560 events read in total (243ms).
[13:04:34.980] <TB3>     INFO: Test took 1465ms.
[13:04:34.982] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:04:34.982] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 10 10
[13:04:35.488] <TB3>     INFO: Expecting 2560 events.
[13:04:36.447] <TB3>     INFO: 2560 events read in total (244ms).
[13:04:36.447] <TB3>     INFO: Test took 1465ms.
[13:04:36.448] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:04:36.448] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 43, 11 11
[13:04:36.955] <TB3>     INFO: Expecting 2560 events.
[13:04:37.913] <TB3>     INFO: 2560 events read in total (243ms).
[13:04:37.913] <TB3>     INFO: Test took 1465ms.
[13:04:37.914] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:04:37.914] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 8, 12 12
[13:04:38.421] <TB3>     INFO: Expecting 2560 events.
[13:04:39.382] <TB3>     INFO: 2560 events read in total (246ms).
[13:04:39.382] <TB3>     INFO: Test took 1468ms.
[13:04:39.384] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:04:39.384] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 13, 13 13
[13:04:39.890] <TB3>     INFO: Expecting 2560 events.
[13:04:40.849] <TB3>     INFO: 2560 events read in total (245ms).
[13:04:40.849] <TB3>     INFO: Test took 1465ms.
[13:04:40.849] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:04:40.850] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 13, 14 14
[13:04:41.357] <TB3>     INFO: Expecting 2560 events.
[13:04:42.317] <TB3>     INFO: 2560 events read in total (245ms).
[13:04:42.317] <TB3>     INFO: Test took 1467ms.
[13:04:42.318] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:04:42.318] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 15 15
[13:04:42.825] <TB3>     INFO: Expecting 2560 events.
[13:04:43.783] <TB3>     INFO: 2560 events read in total (243ms).
[13:04:43.784] <TB3>     INFO: Test took 1466ms.
[13:04:43.784] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[13:04:43.784] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[13:04:43.784] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[13:04:43.784] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[13:04:43.784] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[13:04:43.784] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC4
[13:04:43.784] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[13:04:43.784] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[13:04:43.784] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[13:04:43.784] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[13:04:43.784] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[13:04:43.784] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[13:04:43.784] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[13:04:43.785] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[13:04:43.785] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[13:04:43.785] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[13:04:43.785] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[13:04:43.790] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:04:44.294] <TB3>     INFO: Expecting 655360 events.
[13:04:56.144] <TB3>     INFO: 655360 events read in total (11136ms).
[13:04:56.155] <TB3>     INFO: Expecting 655360 events.
[13:05:07.804] <TB3>     INFO: 655360 events read in total (11104ms).
[13:05:07.819] <TB3>     INFO: Expecting 655360 events.
[13:05:19.481] <TB3>     INFO: 655360 events read in total (11097ms).
[13:05:19.500] <TB3>     INFO: Expecting 655360 events.
[13:05:31.157] <TB3>     INFO: 655360 events read in total (11100ms).
[13:05:31.180] <TB3>     INFO: Expecting 655360 events.
[13:05:42.828] <TB3>     INFO: 655360 events read in total (11090ms).
[13:05:42.856] <TB3>     INFO: Expecting 655360 events.
[13:05:54.524] <TB3>     INFO: 655360 events read in total (11114ms).
[13:05:54.559] <TB3>     INFO: Expecting 655360 events.
[13:06:06.175] <TB3>     INFO: 655360 events read in total (11073ms).
[13:06:06.213] <TB3>     INFO: Expecting 655360 events.
[13:06:17.834] <TB3>     INFO: 655360 events read in total (11079ms).
[13:06:17.876] <TB3>     INFO: Expecting 655360 events.
[13:06:29.560] <TB3>     INFO: 655360 events read in total (11150ms).
[13:06:29.605] <TB3>     INFO: Expecting 655360 events.
[13:06:41.332] <TB3>     INFO: 655360 events read in total (11193ms).
[13:06:41.381] <TB3>     INFO: Expecting 655360 events.
[13:06:53.076] <TB3>     INFO: 655360 events read in total (11165ms).
[13:06:53.130] <TB3>     INFO: Expecting 655360 events.
[13:07:04.853] <TB3>     INFO: 655360 events read in total (11196ms).
[13:07:04.911] <TB3>     INFO: Expecting 655360 events.
[13:07:16.581] <TB3>     INFO: 655360 events read in total (11143ms).
[13:07:16.645] <TB3>     INFO: Expecting 655360 events.
[13:07:28.338] <TB3>     INFO: 655360 events read in total (11167ms).
[13:07:28.404] <TB3>     INFO: Expecting 655360 events.
[13:07:40.077] <TB3>     INFO: 655360 events read in total (11146ms).
[13:07:40.148] <TB3>     INFO: Expecting 655360 events.
[13:07:51.820] <TB3>     INFO: 655360 events read in total (11146ms).
[13:07:51.903] <TB3>     INFO: Test took 188113ms.
[13:07:51.000] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:07:52.321] <TB3>     INFO: Expecting 655360 events.
[13:08:04.118] <TB3>     INFO: 655360 events read in total (11082ms).
[13:08:04.129] <TB3>     INFO: Expecting 655360 events.
[13:08:15.810] <TB3>     INFO: 655360 events read in total (11111ms).
[13:08:15.825] <TB3>     INFO: Expecting 655360 events.
[13:08:27.499] <TB3>     INFO: 655360 events read in total (11109ms).
[13:08:27.518] <TB3>     INFO: Expecting 655360 events.
[13:08:39.179] <TB3>     INFO: 655360 events read in total (11100ms).
[13:08:39.204] <TB3>     INFO: Expecting 655360 events.
[13:08:50.861] <TB3>     INFO: 655360 events read in total (11104ms).
[13:08:50.890] <TB3>     INFO: Expecting 655360 events.
[13:09:02.552] <TB3>     INFO: 655360 events read in total (11115ms).
[13:09:02.585] <TB3>     INFO: Expecting 655360 events.
[13:09:14.216] <TB3>     INFO: 655360 events read in total (11087ms).
[13:09:14.254] <TB3>     INFO: Expecting 655360 events.
[13:09:25.919] <TB3>     INFO: 655360 events read in total (11120ms).
[13:09:25.961] <TB3>     INFO: Expecting 655360 events.
[13:09:37.632] <TB3>     INFO: 655360 events read in total (11137ms).
[13:09:37.678] <TB3>     INFO: Expecting 655360 events.
[13:09:49.377] <TB3>     INFO: 655360 events read in total (11169ms).
[13:09:49.426] <TB3>     INFO: Expecting 655360 events.
[13:10:01.119] <TB3>     INFO: 655360 events read in total (11159ms).
[13:10:01.172] <TB3>     INFO: Expecting 655360 events.
[13:10:12.840] <TB3>     INFO: 655360 events read in total (11140ms).
[13:10:12.897] <TB3>     INFO: Expecting 655360 events.
[13:10:24.566] <TB3>     INFO: 655360 events read in total (11143ms).
[13:10:24.661] <TB3>     INFO: Expecting 655360 events.
[13:10:36.369] <TB3>     INFO: 655360 events read in total (11181ms).
[13:10:36.437] <TB3>     INFO: Expecting 655360 events.
[13:10:48.134] <TB3>     INFO: 655360 events read in total (11171ms).
[13:10:48.205] <TB3>     INFO: Expecting 655360 events.
[13:10:59.891] <TB3>     INFO: 655360 events read in total (11159ms).
[13:10:59.966] <TB3>     INFO: Test took 187966ms.
[13:11:00.137] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:11:00.138] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[13:11:00.138] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:11:00.138] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[13:11:00.138] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:11:00.139] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[13:11:00.139] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:11:00.139] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[13:11:00.139] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:11:00.140] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[13:11:00.140] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:11:00.140] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[13:11:00.140] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:11:00.141] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[13:11:00.141] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:11:00.141] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[13:11:00.141] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:11:00.141] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[13:11:00.141] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:11:00.142] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[13:11:00.142] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:11:00.142] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[13:11:00.142] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:11:00.143] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[13:11:00.143] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:11:00.143] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[13:11:00.143] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:11:00.143] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[13:11:00.143] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:11:00.144] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[13:11:00.144] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[13:11:00.144] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[13:11:00.144] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:11:00.151] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:11:00.159] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:11:00.165] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:11:00.173] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:11:00.179] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:11:00.186] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:11:00.193] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:11:00.200] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:11:00.207] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[13:11:00.214] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:11:00.221] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:11:00.228] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:11:00.235] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:11:00.242] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:11:00.249] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[13:11:00.256] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:11:00.263] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[13:11:00.270] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[13:11:00.299] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C0.dat
[13:11:00.299] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C1.dat
[13:11:00.299] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C2.dat
[13:11:00.299] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C3.dat
[13:11:00.299] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C4.dat
[13:11:00.299] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C5.dat
[13:11:00.299] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C6.dat
[13:11:00.300] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C7.dat
[13:11:00.300] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C8.dat
[13:11:00.300] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C9.dat
[13:11:00.300] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C10.dat
[13:11:00.300] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C11.dat
[13:11:00.300] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C12.dat
[13:11:00.300] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C13.dat
[13:11:00.300] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C14.dat
[13:11:00.301] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//dacParameters35_C15.dat
[13:11:00.648] <TB3>     INFO: Expecting 41600 events.
[13:11:04.511] <TB3>     INFO: 41600 events read in total (3148ms).
[13:11:04.511] <TB3>     INFO: Test took 4206ms.
[13:11:05.165] <TB3>     INFO: Expecting 41600 events.
[13:11:09.016] <TB3>     INFO: 41600 events read in total (3136ms).
[13:11:09.017] <TB3>     INFO: Test took 4198ms.
[13:11:09.668] <TB3>     INFO: Expecting 41600 events.
[13:11:13.524] <TB3>     INFO: 41600 events read in total (3141ms).
[13:11:13.524] <TB3>     INFO: Test took 4200ms.
[13:11:13.826] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:13.958] <TB3>     INFO: Expecting 2560 events.
[13:11:14.917] <TB3>     INFO: 2560 events read in total (244ms).
[13:11:14.917] <TB3>     INFO: Test took 1091ms.
[13:11:14.920] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:15.426] <TB3>     INFO: Expecting 2560 events.
[13:11:16.385] <TB3>     INFO: 2560 events read in total (245ms).
[13:11:16.385] <TB3>     INFO: Test took 1465ms.
[13:11:16.387] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:16.894] <TB3>     INFO: Expecting 2560 events.
[13:11:17.853] <TB3>     INFO: 2560 events read in total (244ms).
[13:11:17.853] <TB3>     INFO: Test took 1466ms.
[13:11:17.855] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:18.362] <TB3>     INFO: Expecting 2560 events.
[13:11:19.321] <TB3>     INFO: 2560 events read in total (244ms).
[13:11:19.321] <TB3>     INFO: Test took 1466ms.
[13:11:19.322] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:19.830] <TB3>     INFO: Expecting 2560 events.
[13:11:20.787] <TB3>     INFO: 2560 events read in total (242ms).
[13:11:20.787] <TB3>     INFO: Test took 1465ms.
[13:11:20.789] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:21.297] <TB3>     INFO: Expecting 2560 events.
[13:11:22.257] <TB3>     INFO: 2560 events read in total (245ms).
[13:11:22.257] <TB3>     INFO: Test took 1468ms.
[13:11:22.260] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:22.766] <TB3>     INFO: Expecting 2560 events.
[13:11:23.725] <TB3>     INFO: 2560 events read in total (244ms).
[13:11:23.726] <TB3>     INFO: Test took 1467ms.
[13:11:23.727] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:24.235] <TB3>     INFO: Expecting 2560 events.
[13:11:25.196] <TB3>     INFO: 2560 events read in total (246ms).
[13:11:25.196] <TB3>     INFO: Test took 1469ms.
[13:11:25.199] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:25.706] <TB3>     INFO: Expecting 2560 events.
[13:11:26.665] <TB3>     INFO: 2560 events read in total (245ms).
[13:11:26.665] <TB3>     INFO: Test took 1466ms.
[13:11:26.668] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:27.174] <TB3>     INFO: Expecting 2560 events.
[13:11:28.134] <TB3>     INFO: 2560 events read in total (245ms).
[13:11:28.134] <TB3>     INFO: Test took 1467ms.
[13:11:28.136] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:28.651] <TB3>     INFO: Expecting 2560 events.
[13:11:29.611] <TB3>     INFO: 2560 events read in total (245ms).
[13:11:29.611] <TB3>     INFO: Test took 1475ms.
[13:11:29.614] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:30.120] <TB3>     INFO: Expecting 2560 events.
[13:11:31.080] <TB3>     INFO: 2560 events read in total (246ms).
[13:11:31.081] <TB3>     INFO: Test took 1467ms.
[13:11:31.084] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:31.589] <TB3>     INFO: Expecting 2560 events.
[13:11:32.548] <TB3>     INFO: 2560 events read in total (244ms).
[13:11:32.548] <TB3>     INFO: Test took 1464ms.
[13:11:32.550] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:33.057] <TB3>     INFO: Expecting 2560 events.
[13:11:34.016] <TB3>     INFO: 2560 events read in total (244ms).
[13:11:34.016] <TB3>     INFO: Test took 1466ms.
[13:11:34.018] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:34.525] <TB3>     INFO: Expecting 2560 events.
[13:11:35.485] <TB3>     INFO: 2560 events read in total (245ms).
[13:11:35.485] <TB3>     INFO: Test took 1467ms.
[13:11:35.489] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:35.995] <TB3>     INFO: Expecting 2560 events.
[13:11:36.954] <TB3>     INFO: 2560 events read in total (244ms).
[13:11:36.954] <TB3>     INFO: Test took 1465ms.
[13:11:36.958] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:37.462] <TB3>     INFO: Expecting 2560 events.
[13:11:38.423] <TB3>     INFO: 2560 events read in total (246ms).
[13:11:38.424] <TB3>     INFO: Test took 1467ms.
[13:11:38.426] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:38.932] <TB3>     INFO: Expecting 2560 events.
[13:11:39.891] <TB3>     INFO: 2560 events read in total (244ms).
[13:11:39.892] <TB3>     INFO: Test took 1466ms.
[13:11:39.894] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:40.402] <TB3>     INFO: Expecting 2560 events.
[13:11:41.362] <TB3>     INFO: 2560 events read in total (245ms).
[13:11:41.362] <TB3>     INFO: Test took 1468ms.
[13:11:41.364] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:41.871] <TB3>     INFO: Expecting 2560 events.
[13:11:42.828] <TB3>     INFO: 2560 events read in total (242ms).
[13:11:42.828] <TB3>     INFO: Test took 1464ms.
[13:11:42.831] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:43.337] <TB3>     INFO: Expecting 2560 events.
[13:11:44.297] <TB3>     INFO: 2560 events read in total (245ms).
[13:11:44.297] <TB3>     INFO: Test took 1467ms.
[13:11:44.300] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:44.806] <TB3>     INFO: Expecting 2560 events.
[13:11:45.766] <TB3>     INFO: 2560 events read in total (245ms).
[13:11:45.766] <TB3>     INFO: Test took 1466ms.
[13:11:45.768] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:46.276] <TB3>     INFO: Expecting 2560 events.
[13:11:47.236] <TB3>     INFO: 2560 events read in total (247ms).
[13:11:47.237] <TB3>     INFO: Test took 1470ms.
[13:11:47.239] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:47.746] <TB3>     INFO: Expecting 2560 events.
[13:11:48.706] <TB3>     INFO: 2560 events read in total (246ms).
[13:11:48.706] <TB3>     INFO: Test took 1468ms.
[13:11:48.710] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:49.216] <TB3>     INFO: Expecting 2560 events.
[13:11:50.176] <TB3>     INFO: 2560 events read in total (245ms).
[13:11:50.176] <TB3>     INFO: Test took 1466ms.
[13:11:50.180] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:50.685] <TB3>     INFO: Expecting 2560 events.
[13:11:51.644] <TB3>     INFO: 2560 events read in total (244ms).
[13:11:51.644] <TB3>     INFO: Test took 1464ms.
[13:11:51.647] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:52.152] <TB3>     INFO: Expecting 2560 events.
[13:11:53.112] <TB3>     INFO: 2560 events read in total (245ms).
[13:11:53.112] <TB3>     INFO: Test took 1466ms.
[13:11:53.114] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:53.621] <TB3>     INFO: Expecting 2560 events.
[13:11:54.577] <TB3>     INFO: 2560 events read in total (242ms).
[13:11:54.578] <TB3>     INFO: Test took 1464ms.
[13:11:54.580] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:55.086] <TB3>     INFO: Expecting 2560 events.
[13:11:56.044] <TB3>     INFO: 2560 events read in total (243ms).
[13:11:56.044] <TB3>     INFO: Test took 1464ms.
[13:11:56.046] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:56.557] <TB3>     INFO: Expecting 2560 events.
[13:11:57.517] <TB3>     INFO: 2560 events read in total (245ms).
[13:11:57.517] <TB3>     INFO: Test took 1471ms.
[13:11:57.519] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:58.026] <TB3>     INFO: Expecting 2560 events.
[13:11:58.000] <TB3>     INFO: 2560 events read in total (261ms).
[13:11:58.001] <TB3>     INFO: Test took 1482ms.
[13:11:58.003] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:11:59.510] <TB3>     INFO: Expecting 2560 events.
[13:12:00.468] <TB3>     INFO: 2560 events read in total (243ms).
[13:12:00.469] <TB3>     INFO: Test took 1467ms.
[13:12:01.500] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 475 seconds
[13:12:01.501] <TB3>     INFO: PH scale (per ROC):    70  66  78  80  75  82  76  79  67  65  84  78  76  80  84  93
[13:12:01.502] <TB3>     INFO: PH offset (per ROC):  170 174 169 165 170 171 169 186 176 191 186 174 180 163 173 161
[13:12:01.680] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[13:12:01.682] <TB3>     INFO: ######################################################################
[13:12:01.682] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[13:12:01.682] <TB3>     INFO: ######################################################################
[13:12:01.682] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[13:12:01.693] <TB3>     INFO: scanning low vcal = 10
[13:12:02.036] <TB3>     INFO: Expecting 41600 events.
[13:12:05.762] <TB3>     INFO: 41600 events read in total (3011ms).
[13:12:05.762] <TB3>     INFO: Test took 4068ms.
[13:12:05.764] <TB3>     INFO: scanning low vcal = 20
[13:12:06.270] <TB3>     INFO: Expecting 41600 events.
[13:12:09.996] <TB3>     INFO: 41600 events read in total (3011ms).
[13:12:09.996] <TB3>     INFO: Test took 4232ms.
[13:12:09.998] <TB3>     INFO: scanning low vcal = 30
[13:12:10.505] <TB3>     INFO: Expecting 41600 events.
[13:12:14.262] <TB3>     INFO: 41600 events read in total (3042ms).
[13:12:14.263] <TB3>     INFO: Test took 4265ms.
[13:12:14.265] <TB3>     INFO: scanning low vcal = 40
[13:12:14.768] <TB3>     INFO: Expecting 41600 events.
[13:12:19.029] <TB3>     INFO: 41600 events read in total (3546ms).
[13:12:19.030] <TB3>     INFO: Test took 4765ms.
[13:12:19.033] <TB3>     INFO: scanning low vcal = 50
[13:12:19.453] <TB3>     INFO: Expecting 41600 events.
[13:12:23.739] <TB3>     INFO: 41600 events read in total (3571ms).
[13:12:23.740] <TB3>     INFO: Test took 4707ms.
[13:12:23.743] <TB3>     INFO: scanning low vcal = 60
[13:12:24.164] <TB3>     INFO: Expecting 41600 events.
[13:12:28.446] <TB3>     INFO: 41600 events read in total (3567ms).
[13:12:28.446] <TB3>     INFO: Test took 4703ms.
[13:12:28.449] <TB3>     INFO: scanning low vcal = 70
[13:12:28.870] <TB3>     INFO: Expecting 41600 events.
[13:12:33.152] <TB3>     INFO: 41600 events read in total (3567ms).
[13:12:33.153] <TB3>     INFO: Test took 4704ms.
[13:12:33.156] <TB3>     INFO: scanning low vcal = 80
[13:12:33.578] <TB3>     INFO: Expecting 41600 events.
[13:12:37.859] <TB3>     INFO: 41600 events read in total (3566ms).
[13:12:37.859] <TB3>     INFO: Test took 4703ms.
[13:12:37.862] <TB3>     INFO: scanning low vcal = 90
[13:12:38.284] <TB3>     INFO: Expecting 41600 events.
[13:12:42.554] <TB3>     INFO: 41600 events read in total (3555ms).
[13:12:42.554] <TB3>     INFO: Test took 4691ms.
[13:12:42.558] <TB3>     INFO: scanning low vcal = 100
[13:12:42.984] <TB3>     INFO: Expecting 41600 events.
[13:12:47.396] <TB3>     INFO: 41600 events read in total (3697ms).
[13:12:47.397] <TB3>     INFO: Test took 4839ms.
[13:12:47.400] <TB3>     INFO: scanning low vcal = 110
[13:12:47.820] <TB3>     INFO: Expecting 41600 events.
[13:12:52.100] <TB3>     INFO: 41600 events read in total (3565ms).
[13:12:52.101] <TB3>     INFO: Test took 4701ms.
[13:12:52.104] <TB3>     INFO: scanning low vcal = 120
[13:12:52.526] <TB3>     INFO: Expecting 41600 events.
[13:12:56.796] <TB3>     INFO: 41600 events read in total (3555ms).
[13:12:56.796] <TB3>     INFO: Test took 4692ms.
[13:12:56.799] <TB3>     INFO: scanning low vcal = 130
[13:12:57.225] <TB3>     INFO: Expecting 41600 events.
[13:13:01.504] <TB3>     INFO: 41600 events read in total (3565ms).
[13:13:01.505] <TB3>     INFO: Test took 4706ms.
[13:13:01.508] <TB3>     INFO: scanning low vcal = 140
[13:13:01.931] <TB3>     INFO: Expecting 41600 events.
[13:13:06.212] <TB3>     INFO: 41600 events read in total (3566ms).
[13:13:06.212] <TB3>     INFO: Test took 4704ms.
[13:13:06.215] <TB3>     INFO: scanning low vcal = 150
[13:13:06.636] <TB3>     INFO: Expecting 41600 events.
[13:13:10.923] <TB3>     INFO: 41600 events read in total (3573ms).
[13:13:10.923] <TB3>     INFO: Test took 4708ms.
[13:13:10.927] <TB3>     INFO: scanning low vcal = 160
[13:13:11.347] <TB3>     INFO: Expecting 41600 events.
[13:13:15.633] <TB3>     INFO: 41600 events read in total (3571ms).
[13:13:15.633] <TB3>     INFO: Test took 4706ms.
[13:13:15.638] <TB3>     INFO: scanning low vcal = 170
[13:13:16.058] <TB3>     INFO: Expecting 41600 events.
[13:13:20.330] <TB3>     INFO: 41600 events read in total (3557ms).
[13:13:20.331] <TB3>     INFO: Test took 4693ms.
[13:13:20.336] <TB3>     INFO: scanning low vcal = 180
[13:13:20.756] <TB3>     INFO: Expecting 41600 events.
[13:13:25.023] <TB3>     INFO: 41600 events read in total (3552ms).
[13:13:25.024] <TB3>     INFO: Test took 4688ms.
[13:13:25.027] <TB3>     INFO: scanning low vcal = 190
[13:13:25.450] <TB3>     INFO: Expecting 41600 events.
[13:13:29.735] <TB3>     INFO: 41600 events read in total (3570ms).
[13:13:29.737] <TB3>     INFO: Test took 4710ms.
[13:13:29.740] <TB3>     INFO: scanning low vcal = 200
[13:13:30.161] <TB3>     INFO: Expecting 41600 events.
[13:13:34.447] <TB3>     INFO: 41600 events read in total (3571ms).
[13:13:34.447] <TB3>     INFO: Test took 4707ms.
[13:13:34.450] <TB3>     INFO: scanning low vcal = 210
[13:13:34.875] <TB3>     INFO: Expecting 41600 events.
[13:13:39.140] <TB3>     INFO: 41600 events read in total (3551ms).
[13:13:39.141] <TB3>     INFO: Test took 4691ms.
[13:13:39.145] <TB3>     INFO: scanning low vcal = 220
[13:13:39.567] <TB3>     INFO: Expecting 41600 events.
[13:13:43.784] <TB3>     INFO: 41600 events read in total (3502ms).
[13:13:43.785] <TB3>     INFO: Test took 4640ms.
[13:13:43.788] <TB3>     INFO: scanning low vcal = 230
[13:13:44.213] <TB3>     INFO: Expecting 41600 events.
[13:13:48.431] <TB3>     INFO: 41600 events read in total (3502ms).
[13:13:48.432] <TB3>     INFO: Test took 4644ms.
[13:13:48.435] <TB3>     INFO: scanning low vcal = 240
[13:13:48.859] <TB3>     INFO: Expecting 41600 events.
[13:13:53.073] <TB3>     INFO: 41600 events read in total (3499ms).
[13:13:53.074] <TB3>     INFO: Test took 4639ms.
[13:13:53.077] <TB3>     INFO: scanning low vcal = 250
[13:13:53.502] <TB3>     INFO: Expecting 41600 events.
[13:13:57.716] <TB3>     INFO: 41600 events read in total (3499ms).
[13:13:57.717] <TB3>     INFO: Test took 4640ms.
[13:13:57.723] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[13:13:58.147] <TB3>     INFO: Expecting 41600 events.
[13:14:02.357] <TB3>     INFO: 41600 events read in total (3495ms).
[13:14:02.358] <TB3>     INFO: Test took 4635ms.
[13:14:02.362] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[13:14:02.786] <TB3>     INFO: Expecting 41600 events.
[13:14:06.000] <TB3>     INFO: 41600 events read in total (3499ms).
[13:14:06.001] <TB3>     INFO: Test took 4639ms.
[13:14:06.004] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[13:14:07.429] <TB3>     INFO: Expecting 41600 events.
[13:14:11.647] <TB3>     INFO: 41600 events read in total (3503ms).
[13:14:11.648] <TB3>     INFO: Test took 4644ms.
[13:14:11.655] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[13:14:12.076] <TB3>     INFO: Expecting 41600 events.
[13:14:16.299] <TB3>     INFO: 41600 events read in total (3508ms).
[13:14:16.300] <TB3>     INFO: Test took 4645ms.
[13:14:16.304] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[13:14:16.729] <TB3>     INFO: Expecting 41600 events.
[13:14:21.085] <TB3>     INFO: 41600 events read in total (3641ms).
[13:14:21.086] <TB3>     INFO: Test took 4781ms.
[13:14:21.624] <TB3>     INFO: PixTestGainPedestal::measure() done 
[13:14:21.628] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[13:14:21.628] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[13:14:21.628] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[13:14:21.628] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[13:14:21.628] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[13:14:21.629] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[13:14:21.629] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[13:14:21.629] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[13:14:21.629] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[13:14:21.629] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[13:14:21.629] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[13:14:21.630] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[13:14:21.630] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[13:14:21.630] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[13:14:21.630] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[13:14:21.630] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[13:15:01.402] <TB3>     INFO: PixTestGainPedestal::fit() done
[13:15:01.402] <TB3>     INFO: non-linearity mean:  0.957 0.952 0.968 0.950 0.955 0.962 0.959 0.965 0.960 0.959 0.951 0.959 0.953 0.960 0.960 0.958
[13:15:01.402] <TB3>     INFO: non-linearity RMS:   0.007 0.007 0.005 0.007 0.007 0.006 0.006 0.006 0.005 0.005 0.007 0.006 0.007 0.005 0.006 0.005
[13:15:01.402] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[13:15:01.426] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[13:15:01.449] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[13:15:01.472] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[13:15:01.495] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[13:15:01.518] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[13:15:01.541] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[13:15:01.564] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[13:15:01.587] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[13:15:01.610] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[13:15:01.632] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[13:15:01.655] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[13:15:01.678] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[13:15:01.701] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[13:15:01.723] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[13:15:01.746] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-C-4-44_FPIXTest-17C-Nebraska-160608-1151_2016-06-08_11h51m_1465404679//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[13:15:01.769] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 180 seconds
[13:15:01.769] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[13:15:01.776] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[13:15:01.776] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[13:15:01.779] <TB3>     INFO: ######################################################################
[13:15:01.779] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[13:15:01.779] <TB3>     INFO: ######################################################################
[13:15:01.784] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[13:15:01.796] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:15:01.796] <TB3>     INFO:     run 1 of 1
[13:15:01.796] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:15:02.143] <TB3>     INFO: Expecting 3120000 events.
[13:15:52.077] <TB3>     INFO: 1258340 events read in total (49219ms).
[13:16:40.617] <TB3>     INFO: 2506955 events read in total (97760ms).
[13:17:04.591] <TB3>     INFO: 3120000 events read in total (121734ms).
[13:17:04.646] <TB3>     INFO: Test took 122851ms.
[13:17:04.733] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:17:04.883] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:17:06.280] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:17:07.754] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:17:09.074] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:17:10.564] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:17:12.037] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:17:13.447] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:17:14.918] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:17:16.468] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:17:18.004] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:17:19.436] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:17:20.995] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:17:22.471] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:17:23.943] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:17:25.424] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:17:26.885] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:17:28.388] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 394493952
[13:17:28.425] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[13:17:28.425] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.1651, RMS = 2.08631
[13:17:28.425] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:17:28.425] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[13:17:28.425] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.7485, RMS = 2.14781
[13:17:28.425] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:17:28.426] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[13:17:28.426] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.9687, RMS = 1.4174
[13:17:28.426] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[13:17:28.426] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[13:17:28.426] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.3495, RMS = 1.50905
[13:17:28.426] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[13:17:28.427] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[13:17:28.427] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 63.4558, RMS = 1.4812
[13:17:28.427] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 71
[13:17:28.427] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[13:17:28.427] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 62.4068, RMS = 1.41951
[13:17:28.427] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 70
[13:17:28.429] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[13:17:28.429] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.0495, RMS = 1.22926
[13:17:28.429] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[13:17:28.429] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[13:17:28.429] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.0132, RMS = 1.37008
[13:17:28.429] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[13:17:28.430] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[13:17:28.430] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.2376, RMS = 1.24839
[13:17:28.430] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:17:28.430] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[13:17:28.430] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.7725, RMS = 1.46427
[13:17:28.430] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[13:17:28.431] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[13:17:28.431] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.7441, RMS = 1.65555
[13:17:28.431] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[13:17:28.431] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[13:17:28.431] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.1699, RMS = 2.20239
[13:17:28.431] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[13:17:28.432] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[13:17:28.432] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.2024, RMS = 1.27567
[13:17:28.432] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[13:17:28.432] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[13:17:28.432] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.649, RMS = 1.27162
[13:17:28.432] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[13:17:28.434] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[13:17:28.434] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.0903, RMS = 1.80713
[13:17:28.434] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[13:17:28.434] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[13:17:28.434] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.0304, RMS = 1.34661
[13:17:28.434] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[13:17:28.435] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[13:17:28.435] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.0792, RMS = 1.41401
[13:17:28.435] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[13:17:28.435] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[13:17:28.435] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.3178, RMS = 1.22741
[13:17:28.435] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[13:17:28.436] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[13:17:28.436] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.9711, RMS = 1.83103
[13:17:28.436] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[13:17:28.436] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[13:17:28.436] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.5439, RMS = 2.45884
[13:17:28.436] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[13:17:28.437] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[13:17:28.437] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.5334, RMS = 1.41827
[13:17:28.437] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[13:17:28.437] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[13:17:28.437] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.3557, RMS = 1.23631
[13:17:28.437] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[13:17:28.438] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[13:17:28.438] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.4908, RMS = 1.32555
[13:17:28.438] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[13:17:28.438] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[13:17:28.438] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.2379, RMS = 1.64394
[13:17:28.438] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[13:17:28.439] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[13:17:28.439] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.7491, RMS = 1.11077
[13:17:28.439] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[13:17:28.439] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[13:17:28.439] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.6577, RMS = 1.47872
[13:17:28.439] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[13:17:28.441] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[13:17:28.441] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.1405, RMS = 1.84248
[13:17:28.441] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[13:17:28.441] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[13:17:28.441] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.7247, RMS = 2.01479
[13:17:28.441] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[13:17:28.442] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[13:17:28.442] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.7395, RMS = 1.71714
[13:17:28.442] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[13:17:28.442] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[13:17:28.442] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.9557, RMS = 1.6128
[13:17:28.442] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[13:17:28.443] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[13:17:28.444] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.7285, RMS = 1.20339
[13:17:28.444] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[13:17:28.444] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[13:17:28.444] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.1387, RMS = 1.53422
[13:17:28.444] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[13:17:28.449] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[13:17:28.449] <TB3>     INFO: number of dead bumps (per ROC):     1    0    0    0    0    0    1    0    4    1    0    0    3    0    0    0
[13:17:28.450] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[13:17:28.545] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[13:17:28.545] <TB3>     INFO: enter test to run
[13:17:28.545] <TB3>     INFO:   test:  no parameter change
[13:17:28.546] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 382.7mA
[13:17:28.547] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 463.1mA
[13:17:28.547] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.0 C
[13:17:28.547] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[13:17:29.042] <TB3>    QUIET: Connection to board 24 closed.
[13:17:29.051] <TB3>     INFO: pXar: this is the end, my friend
[13:17:29.051] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
