INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/sources/my_first_project.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_first_project
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/my_first_project/my_first_project.srcs/tb_my_first_project/new/tb_my_first_project.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_my_first_project
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Oyama Plati/Downloads/EEE2020/EEE4120F/FPGA/projects/my_first_project/my_first_project.sim/tb_my_first_project/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
