// Seed: 4112105272
module module_0 (
    input  wire id_0,
    output wire id_1,
    input  tri0 id_2
    , id_5,
    output wor  id_3
);
  time [1 : -1] id_6 = (1) == 1;
  module_2 modCall_1 (
      id_5,
      id_6,
      id_6
  );
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    inout  wand  id_0,
    input  tri0  id_1,
    input  uwire id_2,
    input  tri   id_3,
    output tri0  id_4
);
  assign id_4 = -1 == 1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout supply0 id_2;
  input wire id_1;
  logic id_4;
  ;
  assign id_2 = -1 - id_2;
  wire id_5;
  ;
endmodule
