<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.h' l='124' u='r' c='_ZNK4llvm3rdf20PhysicalRegisterInfo13getRefForUnitEj'/>
<dec f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.h' l='140' type='llvm::LaneBitmask'/>
<offset>32</offset>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='56' u='w' c='_ZN4llvm3rdf20PhysicalRegisterInfoC1ERKNS_18TargetRegisterInfoERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='64' u='w' c='_ZN4llvm3rdf20PhysicalRegisterInfoC1ERKNS_18TargetRegisterInfoERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='67' u='w' c='_ZN4llvm3rdf20PhysicalRegisterInfoC1ERKNS_18TargetRegisterInfoERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.cpp' l='69' u='w' c='_ZN4llvm3rdf20PhysicalRegisterInfoC1ERKNS_18TargetRegisterInfoERKNS_15MachineFunctionE'/>
