@W: BN132 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance MSS_top_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int,  because it is equivalent to instance MSS_top_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int
@W: MT530 :"c:\users\kruci_000\desktop\soc\git\wall-e\wall-e\component\actel\directcore\coregpio\3.0.120\rtl\vhdl\core\coregpio.vhd":621:10:621:11|Found inferred clock MSS_top_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 378 sequential elements including MSS_top_sb_0.CoreGPIO_0_0.GPOUT_reg[11]. This clock has no specified timing constraint which may adversely impact design performance. 
