vhdl xil_defaultlib  \
"../../../../fpga_proect.gen/sources_1/ip/cic_compiler_0/sim/cic_compiler_0.vhd" \

# Do not sort compile order
nosort
