{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1464967037666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464967037666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 03 08:17:17 2016 " "Processing started: Fri Jun 03 08:17:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464967037666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1464967037666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1464967037666 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1464967038255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cyber.sv 2 2 " "Found 2 design units, including 2 entities, in source file cyber.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cyber " "Found entity 1: cyber" {  } { { "cyber.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/cyber.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967038317 ""} { "Info" "ISGN_ENTITY_NAME" "2 cyber_testbench " "Found entity 2: cyber_testbench" {  } { { "cyber.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/cyber.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967038317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967038317 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "seg7.sv(84) " "Verilog HDL warning at seg7.sv(84): extended using \"x\" or \"z\"" {  } { { "seg7.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/seg7.sv" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1464967038333 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "seg7.sv(85) " "Verilog HDL warning at seg7.sv(85): extended using \"x\" or \"z\"" {  } { { "seg7.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/seg7.sv" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1464967038333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/seg7.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967038333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967038333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/DE1_SoC.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967038333 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_divider " "Found entity 2: clock_divider" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/DE1_SoC.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967038333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967038333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "press.sv 2 2 " "Found 2 design units, including 2 entities, in source file press.sv" { { "Info" "ISGN_ENTITY_NAME" "1 press " "Found entity 1: press" {  } { { "press.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/press.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967038333 ""} { "Info" "ISGN_ENTITY_NAME" "2 press_testbench " "Found entity 2: press_testbench" {  } { { "press.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/press.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967038333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967038333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.sv 3 3 " "Found 3 design units, including 3 entities, in source file lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/LFSR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967038333 ""} { "Info" "ISGN_ENTITY_NAME" "2 flipFlop " "Found entity 2: flipFlop" {  } { { "LFSR.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/LFSR.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967038333 ""} { "Info" "ISGN_ENTITY_NAME" "3 LFSR_testbench " "Found entity 3: LFSR_testbench" {  } { { "LFSR.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/LFSR.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967038333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967038333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967038349 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_testbench " "Found entity 2: adder_testbench" {  } { { "adder.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/adder.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967038349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967038349 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(18) " "Verilog HDL warning at decoder.sv(18): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/decoder.sv" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1464967038349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967038349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967038349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inclight.sv 2 2 " "Found 2 design units, including 2 entities, in source file inclight.sv" { { "Info" "ISGN_ENTITY_NAME" "1 incLight " "Found entity 1: incLight" {  } { { "incLight.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/incLight.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967038349 ""} { "Info" "ISGN_ENTITY_NAME" "2 incLight_testbench " "Found entity 2: incLight_testbench" {  } { { "incLight.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/incLight.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967038349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967038349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score.sv 2 2 " "Found 2 design units, including 2 entities, in source file score.sv" { { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "score.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/score.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967038349 ""} { "Info" "ISGN_ENTITY_NAME" "2 score_testbench " "Found entity 2: score_testbench" {  } { { "score.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/score.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967038349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967038349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dancingthumbs.sv 2 2 " "Found 2 design units, including 2 entities, in source file dancingthumbs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dancingThumbs " "Found entity 1: dancingThumbs" {  } { { "dancingThumbs.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967038364 ""} { "Info" "ISGN_ENTITY_NAME" "2 dancingThumbs_testbench " "Found entity 2: dancingThumbs_testbench" {  } { { "dancingThumbs.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967038364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967038364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebank.sv 2 2 " "Found 2 design units, including 2 entities, in source file onebank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 oneBank " "Found entity 1: oneBank" {  } { { "oneBank.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/oneBank.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967038364 ""} { "Info" "ISGN_ENTITY_NAME" "2 oneBank_testbench " "Found entity 2: oneBank_testbench" {  } { { "oneBank.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/oneBank.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967038364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967038364 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tickCounter.sv(7) " "Verilog HDL information at tickCounter.sv(7): always construct contains both blocking and non-blocking assignments" {  } { { "tickCounter.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/tickCounter.sv" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1464967038364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tickcounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file tickcounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tickCounter " "Found entity 1: tickCounter" {  } { { "tickCounter.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/tickCounter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967038364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967038364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkonpoint.sv 1 1 " "Found 1 design units, including 1 entities, in source file checkonpoint.sv" { { "Info" "ISGN_ENTITY_NAME" "1 checkOnPoint " "Found entity 1: checkOnPoint" {  } { { "checkOnPoint.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/checkOnPoint.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967038364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967038364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add5bits.sv 1 1 " "Found 1 design units, including 1 entities, in source file add5bits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add5bits " "Found entity 1: add5bits" {  } { { "add5bits.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/add5bits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967038380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967038380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_matrix_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_matrix_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_matrix_driver " "Found entity 1: led_matrix_driver" {  } { { "led_matrix_driver.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/led_matrix_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464967038380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464967038380 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pull cyber.sv(25) " "Verilog HDL Implicit Net warning at cyber.sv(25): created implicit net for \"pull\"" {  } { { "cyber.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/cyber.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967038380 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stop score.sv(35) " "Verilog HDL Implicit Net warning at score.sv(35): created implicit net for \"stop\"" {  } { { "score.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/score.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967038380 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "terminate dancingThumbs.sv(51) " "Verilog HDL Implicit Net warning at dancingThumbs.sv(51): created implicit net for \"terminate\"" {  } { { "dancingThumbs.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967038380 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX8 dancingThumbs.sv(90) " "Verilog HDL Implicit Net warning at dancingThumbs.sv(90): created implicit net for \"HEX8\"" {  } { { "dancingThumbs.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967038380 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX9 dancingThumbs.sv(90) " "Verilog HDL Implicit Net warning at dancingThumbs.sv(90): created implicit net for \"HEX9\"" {  } { { "dancingThumbs.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967038380 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "speed oneBank.sv(22) " "Verilog HDL Implicit Net warning at oneBank.sv(22): created implicit net for \"speed\"" {  } { { "oneBank.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/oneBank.sv" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967038380 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dancingThumbs " "Elaborating entity \"dancingThumbs\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1464967038427 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX8 dancingThumbs.sv(3) " "Output port \"HEX8\" at dancingThumbs.sv(3) has no driver" {  } { { "dancingThumbs.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464967038427 "|dancingThumbs"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX9 dancingThumbs.sv(3) " "Output port \"HEX9\" at dancingThumbs.sv(3) has no driver" {  } { { "dancingThumbs.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1464967038427 "|dancingThumbs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:r " "Elaborating entity \"LFSR\" for hierarchy \"LFSR:r\"" {  } { { "dancingThumbs.sv" "r" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464967038443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlop LFSR:r\|flipFlop:ff1 " "Elaborating entity \"flipFlop\" for hierarchy \"LFSR:r\|flipFlop:ff1\"" {  } { { "LFSR.sv" "ff1" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/LFSR.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464967038443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "press press:pp1 " "Elaborating entity \"press\" for hierarchy \"press:pp1\"" {  } { { "dancingThumbs.sv" "pp1" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464967038443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBank oneBank:o1 " "Elaborating entity \"oneBank\" for hierarchy \"oneBank:o1\"" {  } { { "dancingThumbs.sv" "o1" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464967038458 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "speed oneBank.sv(3) " "Verilog HDL warning at oneBank.sv(3): the port and data declarations for array port \"speed\" do not specify the same range for each dimension" {  } { { "oneBank.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/oneBank.sv" 3 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Quartus II" 0 -1 1464967038458 "|DE1_SoC|oneBank:o1"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "speed oneBank.sv(6) " "HDL warning at oneBank.sv(6): see declaration for object \"speed\"" {  } { { "oneBank.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/oneBank.sv" 6 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967038458 "|DE1_SoC|oneBank:o1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cyber oneBank:o1\|cyber:c " "Elaborating entity \"cyber\" for hierarchy \"oneBank:o1\|cyber:c\"" {  } { { "oneBank.sv" "c" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/oneBank.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464967038458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder oneBank:o1\|decoder:d " "Elaborating entity \"decoder\" for hierarchy \"oneBank:o1\|decoder:d\"" {  } { { "oneBank.sv" "d" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/oneBank.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464967038458 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 decoder.sv(7) " "Verilog HDL assignment warning at decoder.sv(7): truncated value with size 8 to match size of target (5)" {  } { { "decoder.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/decoder.sv" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464967038458 "|DE1_SoC|oneBank:o1|decoder:d"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incLight oneBank:o1\|incLight:i " "Elaborating entity \"incLight\" for hierarchy \"oneBank:o1\|incLight:i\"" {  } { { "oneBank.sv" "i" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/oneBank.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464967038458 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 incLight.sv(17) " "Verilog HDL assignment warning at incLight.sv(17): truncated value with size 32 to match size of target (3)" {  } { { "incLight.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/incLight.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464967038458 "|DE1_SoC|oneBank:o1|incLight:i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tickCounter oneBank:o1\|incLight:i\|tickCounter:t " "Elaborating entity \"tickCounter\" for hierarchy \"oneBank:o1\|incLight:i\|tickCounter:t\"" {  } { { "incLight.sv" "t" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/incLight.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464967038458 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 tickCounter.sv(16) " "Verilog HDL assignment warning at tickCounter.sv(16): truncated value with size 32 to match size of target (16)" {  } { { "tickCounter.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/tickCounter.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464967038458 "|DE1_SoC|oneBank:o1|incLight:i|tickCounter:t"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 tickCounter.sv(26) " "Verilog HDL assignment warning at tickCounter.sv(26): truncated value with size 32 to match size of target (16)" {  } { { "tickCounter.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/tickCounter.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464967038458 "|DE1_SoC|oneBank:o1|incLight:i|tickCounter:t"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 tickCounter.sv(36) " "Verilog HDL assignment warning at tickCounter.sv(36): truncated value with size 32 to match size of target (16)" {  } { { "tickCounter.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/tickCounter.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464967038458 "|DE1_SoC|oneBank:o1|incLight:i|tickCounter:t"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 tickCounter.sv(46) " "Verilog HDL assignment warning at tickCounter.sv(46): truncated value with size 32 to match size of target (16)" {  } { { "tickCounter.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/tickCounter.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464967038458 "|DE1_SoC|oneBank:o1|incLight:i|tickCounter:t"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checkOnPoint checkOnPoint:c1 " "Elaborating entity \"checkOnPoint\" for hierarchy \"checkOnPoint:c1\"" {  } { { "dancingThumbs.sv" "c1" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464967038474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score score:s1 " "Elaborating entity \"score\" for hierarchy \"score:s1\"" {  } { { "dancingThumbs.sv" "s1" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464967038474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add5bits score:s1\|add5bits:a1 " "Elaborating entity \"add5bits\" for hierarchy \"score:s1\|add5bits:a1\"" {  } { { "score.sv" "a1" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/score.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464967038474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder score:s1\|add5bits:a1\|adder:a1 " "Elaborating entity \"adder\" for hierarchy \"score:s1\|add5bits:a1\|adder:a1\"" {  } { { "add5bits.sv" "a1" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/add5bits.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464967038474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:display1 " "Elaborating entity \"seg7\" for hierarchy \"seg7:display1\"" {  } { { "dancingThumbs.sv" "display1" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464967038505 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "terminate " "Net \"terminate\" is missing source, defaulting to GND" {  } { { "dancingThumbs.sv" "terminate" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1464967038552 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1464967038552 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 i 3 2 " "Port \"ordered port 3\" on the entity instantiation of \"i\" is connected to a signal of width 3. The formal width of the signal in the module is 2.  The extra bits will be ignored." {  } { { "oneBank.sv" "i" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/oneBank.sv" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1464967038552 "|dancingThumbs|oneBank:o1|incLight:i"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "terminate " "Net \"terminate\" is missing source, defaulting to GND" {  } { { "dancingThumbs.sv" "terminate" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1464967038552 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1464967038552 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 i 3 2 " "Port \"ordered port 3\" on the entity instantiation of \"i\" is connected to a signal of width 3. The formal width of the signal in the module is 2.  The extra bits will be ignored." {  } { { "oneBank.sv" "i" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/oneBank.sv" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1464967038552 "|dancingThumbs|oneBank:o1|incLight:i"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "terminate " "Net \"terminate\" is missing source, defaulting to GND" {  } { { "dancingThumbs.sv" "terminate" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1464967038552 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1464967038552 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 i 3 2 " "Port \"ordered port 3\" on the entity instantiation of \"i\" is connected to a signal of width 3. The formal width of the signal in the module is 2.  The extra bits will be ignored." {  } { { "oneBank.sv" "i" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/oneBank.sv" 12 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1464967038552 "|dancingThumbs|oneBank:o1|incLight:i"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "terminate " "Net \"terminate\" is missing source, defaulting to GND" {  } { { "dancingThumbs.sv" "terminate" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1464967038552 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1464967038552 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "terminate " "Net \"terminate\" is missing source, defaulting to GND" {  } { { "dancingThumbs.sv" "terminate" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1464967038552 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1464967038552 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "terminate " "Net \"terminate\" is missing source, defaulting to GND" {  } { { "dancingThumbs.sv" "terminate" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1464967038552 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1464967038552 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "terminate " "Net \"terminate\" is missing source, defaulting to GND" {  } { { "dancingThumbs.sv" "terminate" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1464967038552 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1464967038552 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "terminate " "Net \"terminate\" is missing source, defaulting to GND" {  } { { "dancingThumbs.sv" "terminate" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1464967038552 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1464967038552 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "terminate " "Net \"terminate\" is missing source, defaulting to GND" {  } { { "dancingThumbs.sv" "terminate" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1464967038552 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1464967038552 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "terminate " "Net \"terminate\" is missing source, defaulting to GND" {  } { { "dancingThumbs.sv" "terminate" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1464967038552 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1464967038552 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "terminate " "Net \"terminate\" is missing source, defaulting to GND" {  } { { "dancingThumbs.sv" "terminate" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1464967038552 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1464967038552 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "terminate " "Net \"terminate\" is missing source, defaulting to GND" {  } { { "dancingThumbs.sv" "terminate" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1464967038552 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1464967038552 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "terminate " "Net \"terminate\" is missing source, defaulting to GND" {  } { { "dancingThumbs.sv" "terminate" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1464967038552 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1464967038552 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "terminate " "Net \"terminate\" is missing source, defaulting to GND" {  } { { "dancingThumbs.sv" "terminate" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 51 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1464967038552 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1464967038552 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1464967039330 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX8\[0\] GND " "Pin \"HEX8\[0\]\" is stuck at GND" {  } { { "dancingThumbs.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967039659 "|dancingThumbs|HEX8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX8\[1\] GND " "Pin \"HEX8\[1\]\" is stuck at GND" {  } { { "dancingThumbs.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967039659 "|dancingThumbs|HEX8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX8\[2\] GND " "Pin \"HEX8\[2\]\" is stuck at GND" {  } { { "dancingThumbs.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967039659 "|dancingThumbs|HEX8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX8\[3\] GND " "Pin \"HEX8\[3\]\" is stuck at GND" {  } { { "dancingThumbs.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967039659 "|dancingThumbs|HEX8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX8\[4\] GND " "Pin \"HEX8\[4\]\" is stuck at GND" {  } { { "dancingThumbs.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967039659 "|dancingThumbs|HEX8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX8\[5\] GND " "Pin \"HEX8\[5\]\" is stuck at GND" {  } { { "dancingThumbs.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967039659 "|dancingThumbs|HEX8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX8\[6\] GND " "Pin \"HEX8\[6\]\" is stuck at GND" {  } { { "dancingThumbs.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967039659 "|dancingThumbs|HEX8[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX9\[0\] GND " "Pin \"HEX9\[0\]\" is stuck at GND" {  } { { "dancingThumbs.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967039659 "|dancingThumbs|HEX9[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX9\[1\] GND " "Pin \"HEX9\[1\]\" is stuck at GND" {  } { { "dancingThumbs.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967039659 "|dancingThumbs|HEX9[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX9\[2\] GND " "Pin \"HEX9\[2\]\" is stuck at GND" {  } { { "dancingThumbs.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967039659 "|dancingThumbs|HEX9[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX9\[3\] GND " "Pin \"HEX9\[3\]\" is stuck at GND" {  } { { "dancingThumbs.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967039659 "|dancingThumbs|HEX9[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX9\[4\] GND " "Pin \"HEX9\[4\]\" is stuck at GND" {  } { { "dancingThumbs.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967039659 "|dancingThumbs|HEX9[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX9\[5\] GND " "Pin \"HEX9\[5\]\" is stuck at GND" {  } { { "dancingThumbs.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967039659 "|dancingThumbs|HEX9[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX9\[6\] GND " "Pin \"HEX9\[6\]\" is stuck at GND" {  } { { "dancingThumbs.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464967039659 "|dancingThumbs|HEX9[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1464967039659 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1464967039862 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HaiDang/Downloads/Cse369/Lab/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/HaiDang/Downloads/Cse369/Lab/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1464967040252 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1464967040424 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967040424 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "dancingThumbs.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967040502 "|dancingThumbs|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "dancingThumbs.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967040502 "|dancingThumbs|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "dancingThumbs.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967040502 "|dancingThumbs|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "dancingThumbs.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967040502 "|dancingThumbs|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "dancingThumbs.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967040502 "|dancingThumbs|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "dancingThumbs.sv" "" { Text "C:/Users/HaiDang/Downloads/Cse369/Lab/dancingThumbs.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464967040502 "|dancingThumbs|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1464967040502 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "257 " "Implemented 257 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1464967040502 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1464967040502 ""} { "Info" "ICUT_CUT_TM_LCELLS" "204 " "Implemented 204 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1464967040502 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1464967040502 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "616 " "Peak virtual memory: 616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464967040534 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 03 08:17:20 2016 " "Processing ended: Fri Jun 03 08:17:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464967040534 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464967040534 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464967040534 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464967040534 ""}
