<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\bin\Documents\TangNano-9K-example\hdmi\impl\gwsynthesis\hdmi.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\bin\Documents\TangNano-9K-example\hdmi\src\hdmi.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Gowin\Gowin_V1.9.11.01_Education_x64\IDE\bin\Documents\TangNano-9K-example\hdmi\src\hdmi.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 Education (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jun 28 00:21:26 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>3364</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1715</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_osc</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.936</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.936</td>
<td>126.000
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.873</td>
<td>63.000
<td>0.000</td>
<td>7.936</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.809</td>
<td>42.000
<td>0.000</td>
<td>11.905</td>
<td>clk_ibuf/I</td>
<td>clk_osc</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.682</td>
<td>25.200
<td>0.000</td>
<td>19.841</td>
<td>u_pll/rpll_inst/CLKOUT</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.200(MHz)</td>
<td>37.105(MHz)</td>
<td>18</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_osc!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_osc</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_osc</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>12.732</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_7_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>26.550</td>
</tr>
<tr>
<td>2</td>
<td>12.809</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_18_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_7_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>26.473</td>
</tr>
<tr>
<td>3</td>
<td>13.231</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_6_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>26.052</td>
</tr>
<tr>
<td>4</td>
<td>13.374</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_18_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_5_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>25.909</td>
</tr>
<tr>
<td>5</td>
<td>13.391</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_4_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>25.891</td>
</tr>
<tr>
<td>6</td>
<td>13.519</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_5_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>25.763</td>
</tr>
<tr>
<td>7</td>
<td>13.949</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_2_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>25.333</td>
</tr>
<tr>
<td>8</td>
<td>14.382</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_18_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_6_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.900</td>
</tr>
<tr>
<td>9</td>
<td>14.387</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_3_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.895</td>
</tr>
<tr>
<td>10</td>
<td>14.466</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_1_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.816</td>
</tr>
<tr>
<td>11</td>
<td>14.478</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_18_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_4_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.804</td>
</tr>
<tr>
<td>12</td>
<td>14.562</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_18_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_3_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.721</td>
</tr>
<tr>
<td>13</td>
<td>15.202</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_0_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_7_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>24.080</td>
</tr>
<tr>
<td>14</td>
<td>15.417</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_4_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.866</td>
</tr>
<tr>
<td>15</td>
<td>15.502</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_1_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.780</td>
</tr>
<tr>
<td>16</td>
<td>15.832</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_9_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.450</td>
</tr>
<tr>
<td>17</td>
<td>15.832</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_7_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.450</td>
</tr>
<tr>
<td>18</td>
<td>15.832</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_6_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.450</td>
</tr>
<tr>
<td>19</td>
<td>15.832</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_3_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.450</td>
</tr>
<tr>
<td>20</td>
<td>15.834</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_0_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.448</td>
</tr>
<tr>
<td>21</td>
<td>16.111</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_5_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.171</td>
</tr>
<tr>
<td>22</td>
<td>16.155</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_18_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_2_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>23.127</td>
</tr>
<tr>
<td>23</td>
<td>16.319</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_2_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>22.964</td>
</tr>
<tr>
<td>24</td>
<td>16.571</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_0_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_6_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>22.712</td>
</tr>
<tr>
<td>25</td>
<td>16.581</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_0_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_5_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>22.701</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.417</td>
<td>svo_hdmi_inst/svo_tcard/xoff_3_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/vdma_tdata_0_s135/AD[3]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>2</td>
<td>0.424</td>
<td>svo_hdmi_inst/svo_tcard/xoff_4_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/vdma_tdata_0_s135/AD[4]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.578</td>
</tr>
<tr>
<td>3</td>
<td>0.552</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_0_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s4/DI[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.565</td>
</tr>
<tr>
<td>4</td>
<td>0.578</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s2/Q</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s8/AD[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.590</td>
</tr>
<tr>
<td>5</td>
<td>0.586</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_9_s0/Q</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s8/DI[1]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.598</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_enc/out_fifo_rdaddr_1_s0/Q</td>
<td>svo_hdmi_inst/svo_enc/out_fifo_rdaddr_1_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_enc/hcursor_11_s0/Q</td>
<td>svo_hdmi_inst/svo_enc/hcursor_11_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_term/p1_xpos_6_s0/Q</td>
<td>svo_hdmi_inst/svo_term/p1_xpos_6_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_term/p1_xpos_10_s0/Q</td>
<td>svo_hdmi_inst/svo_term/p1_xpos_10_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_tcard/hcursor_13_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/hcursor_13_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_tcard/b_3_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/b_3_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_tcard/rng_24_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/rng_24_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>svo_hdmi_inst/svo_tcard/x_8_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/x_8_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.709</td>
<td>svo_hdmi_inst/svo_enc/wait_for_fifos_0_s1/Q</td>
<td>svo_hdmi_inst/svo_enc/wait_for_fifos_0_s1/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>15</td>
<td>0.709</td>
<td>svo_hdmi_inst/svo_enc/vcursor_7_s0/Q</td>
<td>svo_hdmi_inst/svo_enc/vcursor_7_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>16</td>
<td>0.709</td>
<td>svo_hdmi_inst/svo_enc/vcursor_10_s0/Q</td>
<td>svo_hdmi_inst/svo_enc/vcursor_10_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>17</td>
<td>0.709</td>
<td>svo_hdmi_inst/svo_enc/vcursor_13_s0/Q</td>
<td>svo_hdmi_inst/svo_enc/vcursor_13_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>18</td>
<td>0.709</td>
<td>svo_hdmi_inst/svo_enc/hcursor_12_s0/Q</td>
<td>svo_hdmi_inst/svo_enc/hcursor_12_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>svo_hdmi_inst/svo_term/p1_ypos_1_s0/Q</td>
<td>svo_hdmi_inst/svo_term/p1_ypos_1_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.709</td>
<td>svo_hdmi_inst/svo_term/p1_ypos_10_s0/Q</td>
<td>svo_hdmi_inst/svo_term/p1_ypos_10_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>21</td>
<td>0.709</td>
<td>svo_hdmi_inst/svo_term/p1_xpos_7_s0/Q</td>
<td>svo_hdmi_inst/svo_term/p1_xpos_7_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>22</td>
<td>0.709</td>
<td>svo_hdmi_inst/svo_tcard/rng_22_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/rng_22_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>23</td>
<td>0.709</td>
<td>svo_hdmi_inst/svo_tcard/xoff_1_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/xoff_1_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>24</td>
<td>0.709</td>
<td>svo_hdmi_inst/svo_tcard/x_0_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/x_0_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>25</td>
<td>0.709</td>
<td>svo_hdmi_inst/svo_tcard/x_3_s0/Q</td>
<td>svo_hdmi_inst/svo_tcard/x_3_s0/D</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.234</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.968</td>
<td>-1.943</td>
<td>5.602</td>
</tr>
<tr>
<td>2</td>
<td>0.234</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.968</td>
<td>-1.943</td>
<td>5.602</td>
</tr>
<tr>
<td>3</td>
<td>0.234</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>3.968</td>
<td>-1.943</td>
<td>5.602</td>
</tr>
<tr>
<td>4</td>
<td>4.196</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.936</td>
<td>-1.937</td>
<td>5.602</td>
</tr>
<tr>
<td>5</td>
<td>4.196</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.936</td>
<td>-1.937</td>
<td>5.602</td>
</tr>
<tr>
<td>6</td>
<td>4.196</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>7.936</td>
<td>-1.937</td>
<td>5.602</td>
</tr>
<tr>
<td>7</td>
<td>34.035</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>5.602</td>
</tr>
<tr>
<td>8</td>
<td>34.035</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>5.602</td>
</tr>
<tr>
<td>9</td>
<td>34.035</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>39.682</td>
<td>0.000</td>
<td>5.602</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.422</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.965</td>
<td>3.430</td>
</tr>
<tr>
<td>2</td>
<td>1.422</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.965</td>
<td>3.430</td>
</tr>
<tr>
<td>3</td>
<td>1.422</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.965</td>
<td>3.430</td>
</tr>
<tr>
<td>4</td>
<td>3.417</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.430</td>
</tr>
<tr>
<td>5</td>
<td>3.417</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.430</td>
</tr>
<tr>
<td>6</td>
<td>3.417</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>3.430</td>
</tr>
<tr>
<td>7</td>
<td>5.384</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[0]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-3.968</td>
<td>-1.971</td>
<td>3.430</td>
</tr>
<tr>
<td>8</td>
<td>5.384</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[1]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-3.968</td>
<td>-1.971</td>
<td>3.430</td>
</tr>
<tr>
<td>9</td>
<td>5.384</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
<td>svo_hdmi_inst/tmds_serdes[2]/RESET</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-3.968</td>
<td>-1.971</td>
<td>3.430</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_Reset_Sync/reset_cnt_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>svo_hdmi_inst/locked_clk_q_0_s0</td>
</tr>
<tr>
<td>4</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>svo_hdmi_inst/svo_tcard/hcursor_9_s0</td>
</tr>
<tr>
<td>5</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>svo_hdmi_inst/svo_tcard/vcursor_4_s0</td>
</tr>
<tr>
<td>6</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>svo_hdmi_inst/svo_tcard/yoff_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>svo_hdmi_inst/svo_tcard/vdma_tdata_0_s224</td>
</tr>
<tr>
<td>8</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>svo_hdmi_inst/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q1_16_s0</td>
</tr>
<tr>
<td>9</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>svo_hdmi_inst/svo_enc/pixel_fifo_pixel_fifo_RAMREG_3_G[14]_s1</td>
</tr>
<tr>
<td>10</td>
<td>18.517</td>
<td>19.767</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>svo_hdmi_inst/svo_enc/pixel_fifo_pixel_fifo_RAMREG_3_G[13]_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/Q</td>
</tr>
<tr>
<td>3.635</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n146_s15/I2</td>
</tr>
<tr>
<td>4.667</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R8C36[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n146_s15/F</td>
</tr>
<tr>
<td>5.520</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n406_s2/I1</td>
</tr>
<tr>
<td>6.546</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C36[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n406_s2/F</td>
</tr>
<tr>
<td>6.967</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s4/I3</td>
</tr>
<tr>
<td>7.789</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C36[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s4/F</td>
</tr>
<tr>
<td>8.615</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s2/I2</td>
</tr>
<tr>
<td>9.676</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s2/F</td>
</tr>
<tr>
<td>10.095</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s0/I2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>12.030</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s19/I1</td>
</tr>
<tr>
<td>13.056</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C37[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s19/F</td>
</tr>
<tr>
<td>13.477</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s16/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R8C37[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s16/F</td>
</tr>
<tr>
<td>15.763</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n147_s18/I2</td>
</tr>
<tr>
<td>16.795</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n147_s18/F</td>
</tr>
<tr>
<td>17.296</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C42[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n245_s/I1</td>
</tr>
<tr>
<td>17.846</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n245_s/COUT</td>
</tr>
<tr>
<td>17.846</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C42[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n326_s/CIN</td>
</tr>
<tr>
<td>18.409</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n326_s/SUM</td>
</tr>
<tr>
<td>19.213</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C44[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n326_s0/I0</td>
</tr>
<tr>
<td>20.171</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C44[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n326_s0/COUT</td>
</tr>
<tr>
<td>20.171</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C44[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n325_s0/CIN</td>
</tr>
<tr>
<td>20.734</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C44[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n325_s0/SUM</td>
</tr>
<tr>
<td>21.883</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n378_s5/I1</td>
</tr>
<tr>
<td>22.982</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C41[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n378_s5/F</td>
</tr>
<tr>
<td>23.798</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C42[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n377_s5/I3</td>
</tr>
<tr>
<td>24.620</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C42[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n377_s5/F</td>
</tr>
<tr>
<td>24.625</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C42[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n377_s3/I0</td>
</tr>
<tr>
<td>25.250</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C42[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n377_s3/F</td>
</tr>
<tr>
<td>25.669</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n377_s1/I0</td>
</tr>
<tr>
<td>26.295</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C41[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n377_s1/F</td>
</tr>
<tr>
<td>26.300</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n377_s0/I0</td>
</tr>
<tr>
<td>27.122</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C41[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n377_s0/F</td>
</tr>
<tr>
<td>27.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_1/cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C41[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C41[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.548, 54.794%; route: 11.544, 43.480%; tC2Q: 0.458, 1.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[1][A]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_18_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R6C27[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_18_s0/Q</td>
</tr>
<tr>
<td>3.140</td>
<td>2.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n405_s2/I1</td>
</tr>
<tr>
<td>4.201</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R12C36[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n405_s2/F</td>
</tr>
<tr>
<td>4.640</td>
<td>0.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n406_s2/I1</td>
</tr>
<tr>
<td>5.739</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n406_s2/F</td>
</tr>
<tr>
<td>5.750</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n88_s4/I3</td>
</tr>
<tr>
<td>6.811</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C37[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n88_s4/F</td>
</tr>
<tr>
<td>7.234</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n88_s3/I0</td>
</tr>
<tr>
<td>8.333</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C36[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n88_s3/F</td>
</tr>
<tr>
<td>9.169</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n88_s0/I2</td>
</tr>
<tr>
<td>10.268</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n88_s0/F</td>
</tr>
<tr>
<td>12.733</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n146_s11/I3</td>
</tr>
<tr>
<td>13.765</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C39[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n146_s11/F</td>
</tr>
<tr>
<td>14.584</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n146_s10/I0</td>
</tr>
<tr>
<td>15.406</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C38[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n146_s10/F</td>
</tr>
<tr>
<td>16.887</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n289_s/I1</td>
</tr>
<tr>
<td>17.588</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n289_s/SUM</td>
</tr>
<tr>
<td>18.291</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C42[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n289_s0/I0</td>
</tr>
<tr>
<td>19.249</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C42[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n289_s0/COUT</td>
</tr>
<tr>
<td>19.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C42[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n288_s0/CIN</td>
</tr>
<tr>
<td>19.812</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C42[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n288_s0/SUM</td>
</tr>
<tr>
<td>21.597</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n380_s4/I1</td>
</tr>
<tr>
<td>22.696</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C42[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n380_s4/F</td>
</tr>
<tr>
<td>23.517</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n377_s5/I3</td>
</tr>
<tr>
<td>24.549</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n377_s5/F</td>
</tr>
<tr>
<td>24.554</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n377_s3/I0</td>
</tr>
<tr>
<td>25.586</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n377_s3/F</td>
</tr>
<tr>
<td>25.592</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n377_s1/I0</td>
</tr>
<tr>
<td>26.218</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n377_s1/F</td>
</tr>
<tr>
<td>26.223</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n377_s0/I0</td>
</tr>
<tr>
<td>27.045</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n377_s0/F</td>
</tr>
<tr>
<td>27.045</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_0/cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C41[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.106, 53.284%; route: 11.909, 44.985%; tC2Q: 0.458, 1.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/Q</td>
</tr>
<tr>
<td>3.635</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n146_s15/I2</td>
</tr>
<tr>
<td>4.667</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R8C36[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n146_s15/F</td>
</tr>
<tr>
<td>5.520</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n406_s2/I1</td>
</tr>
<tr>
<td>6.546</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C36[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n406_s2/F</td>
</tr>
<tr>
<td>6.967</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s4/I3</td>
</tr>
<tr>
<td>7.789</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C36[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s4/F</td>
</tr>
<tr>
<td>8.615</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s2/I2</td>
</tr>
<tr>
<td>9.676</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s2/F</td>
</tr>
<tr>
<td>10.095</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s0/I2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>12.030</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s19/I1</td>
</tr>
<tr>
<td>13.056</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C37[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s19/F</td>
</tr>
<tr>
<td>13.477</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s16/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R8C37[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s16/F</td>
</tr>
<tr>
<td>15.763</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n147_s18/I2</td>
</tr>
<tr>
<td>16.789</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n147_s18/F</td>
</tr>
<tr>
<td>17.215</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C43[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n223_s/I1</td>
</tr>
<tr>
<td>17.765</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C43[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n223_s/COUT</td>
</tr>
<tr>
<td>17.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C43[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n289_s/CIN</td>
</tr>
<tr>
<td>18.328</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C43[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n289_s/SUM</td>
</tr>
<tr>
<td>19.149</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C43[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n289_s0/I0</td>
</tr>
<tr>
<td>20.107</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n289_s0/COUT</td>
</tr>
<tr>
<td>20.107</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C43[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n288_s0/CIN</td>
</tr>
<tr>
<td>20.164</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n288_s0/COUT</td>
</tr>
<tr>
<td>20.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C43[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n287_s0/CIN</td>
</tr>
<tr>
<td>20.727</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C43[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n287_s0/SUM</td>
</tr>
<tr>
<td>22.043</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n378_s6/I3</td>
</tr>
<tr>
<td>22.865</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C41[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n378_s6/F</td>
</tr>
<tr>
<td>22.887</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n378_s4/I2</td>
</tr>
<tr>
<td>23.919</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C41[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n378_s4/F</td>
</tr>
<tr>
<td>24.409</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n378_s1/I1</td>
</tr>
<tr>
<td>25.508</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C41[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n378_s1/F</td>
</tr>
<tr>
<td>25.998</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C43[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n378_s0/I0</td>
</tr>
<tr>
<td>26.624</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C43[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n378_s0/F</td>
</tr>
<tr>
<td>26.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C43[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_1/cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C43[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C43[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.184, 54.446%; route: 11.409, 43.795%; tC2Q: 0.458, 1.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.481</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[1][A]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_18_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R6C27[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_18_s0/Q</td>
</tr>
<tr>
<td>3.140</td>
<td>2.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n405_s2/I1</td>
</tr>
<tr>
<td>4.201</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R12C36[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n405_s2/F</td>
</tr>
<tr>
<td>4.640</td>
<td>0.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n406_s2/I1</td>
</tr>
<tr>
<td>5.739</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n406_s2/F</td>
</tr>
<tr>
<td>5.750</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n88_s4/I3</td>
</tr>
<tr>
<td>6.811</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C37[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n88_s4/F</td>
</tr>
<tr>
<td>7.234</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n88_s3/I0</td>
</tr>
<tr>
<td>8.333</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C36[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n88_s3/F</td>
</tr>
<tr>
<td>9.169</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n88_s0/I2</td>
</tr>
<tr>
<td>10.268</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n88_s0/F</td>
</tr>
<tr>
<td>12.733</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n146_s11/I3</td>
</tr>
<tr>
<td>13.765</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C39[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n146_s11/F</td>
</tr>
<tr>
<td>14.584</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n146_s10/I0</td>
</tr>
<tr>
<td>15.406</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C38[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n146_s10/F</td>
</tr>
<tr>
<td>16.887</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n289_s/I1</td>
</tr>
<tr>
<td>17.588</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n289_s/SUM</td>
</tr>
<tr>
<td>18.291</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C42[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n289_s0/I0</td>
</tr>
<tr>
<td>19.249</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C42[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n289_s0/COUT</td>
</tr>
<tr>
<td>19.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C42[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n288_s0/CIN</td>
</tr>
<tr>
<td>19.812</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C42[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n288_s0/SUM</td>
</tr>
<tr>
<td>21.597</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n380_s4/I1</td>
</tr>
<tr>
<td>22.696</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C42[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n380_s4/F</td>
</tr>
<tr>
<td>23.517</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n379_s3/I1</td>
</tr>
<tr>
<td>24.549</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C41[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n379_s3/F</td>
</tr>
<tr>
<td>24.554</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n379_s1/I0</td>
</tr>
<tr>
<td>25.376</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C41[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n379_s1/F</td>
</tr>
<tr>
<td>25.382</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n379_s0/I0</td>
</tr>
<tr>
<td>26.481</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C41[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n379_s0/F</td>
</tr>
<tr>
<td>26.481</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C41[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_0/cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C41[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C41[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.547, 52.287%; route: 11.904, 45.944%; tC2Q: 0.458, 1.769%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.463</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/Q</td>
</tr>
<tr>
<td>3.635</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n146_s15/I2</td>
</tr>
<tr>
<td>4.667</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R8C36[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n146_s15/F</td>
</tr>
<tr>
<td>5.520</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n406_s2/I1</td>
</tr>
<tr>
<td>6.546</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C36[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n406_s2/F</td>
</tr>
<tr>
<td>6.967</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s4/I3</td>
</tr>
<tr>
<td>7.789</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C36[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s4/F</td>
</tr>
<tr>
<td>8.615</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s2/I2</td>
</tr>
<tr>
<td>9.676</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s2/F</td>
</tr>
<tr>
<td>10.095</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s0/I2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>12.030</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s19/I1</td>
</tr>
<tr>
<td>13.056</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C37[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s19/F</td>
</tr>
<tr>
<td>13.477</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s16/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R8C37[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s16/F</td>
</tr>
<tr>
<td>15.763</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n147_s18/I2</td>
</tr>
<tr>
<td>16.795</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n147_s18/F</td>
</tr>
<tr>
<td>17.296</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C42[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n245_s/I1</td>
</tr>
<tr>
<td>17.846</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n245_s/COUT</td>
</tr>
<tr>
<td>17.846</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C42[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n326_s/CIN</td>
</tr>
<tr>
<td>18.409</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n326_s/SUM</td>
</tr>
<tr>
<td>19.213</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C44[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n326_s0/I0</td>
</tr>
<tr>
<td>20.171</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C44[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n326_s0/COUT</td>
</tr>
<tr>
<td>20.171</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C44[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n325_s0/CIN</td>
</tr>
<tr>
<td>20.734</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C44[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n325_s0/SUM</td>
</tr>
<tr>
<td>21.883</td>
<td>1.149</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n378_s5/I1</td>
</tr>
<tr>
<td>22.982</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C41[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n378_s5/F</td>
</tr>
<tr>
<td>23.972</td>
<td>0.990</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n380_s3/I1</td>
</tr>
<tr>
<td>25.004</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n380_s3/F</td>
</tr>
<tr>
<td>25.010</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n380_s1/I0</td>
</tr>
<tr>
<td>25.636</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n380_s1/F</td>
</tr>
<tr>
<td>25.641</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n380_s0/I0</td>
</tr>
<tr>
<td>26.463</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n380_s0/F</td>
</tr>
<tr>
<td>26.463</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_1/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C39[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.133, 54.586%; route: 11.300, 43.644%; tC2Q: 0.458, 1.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.519</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.335</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/Q</td>
</tr>
<tr>
<td>3.635</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n146_s15/I2</td>
</tr>
<tr>
<td>4.667</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R8C36[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n146_s15/F</td>
</tr>
<tr>
<td>5.520</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n406_s2/I1</td>
</tr>
<tr>
<td>6.546</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C36[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n406_s2/F</td>
</tr>
<tr>
<td>6.967</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s4/I3</td>
</tr>
<tr>
<td>7.789</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C36[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s4/F</td>
</tr>
<tr>
<td>8.615</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s2/I2</td>
</tr>
<tr>
<td>9.676</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s2/F</td>
</tr>
<tr>
<td>10.095</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s0/I2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>12.030</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s19/I1</td>
</tr>
<tr>
<td>13.056</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C37[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s19/F</td>
</tr>
<tr>
<td>13.477</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s16/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R8C37[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s16/F</td>
</tr>
<tr>
<td>15.763</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n147_s18/I2</td>
</tr>
<tr>
<td>16.789</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n147_s18/F</td>
</tr>
<tr>
<td>17.215</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C43[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n223_s/I1</td>
</tr>
<tr>
<td>17.765</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C43[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n223_s/COUT</td>
</tr>
<tr>
<td>17.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C43[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n289_s/CIN</td>
</tr>
<tr>
<td>18.328</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C43[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n289_s/SUM</td>
</tr>
<tr>
<td>19.149</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C43[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n289_s0/I0</td>
</tr>
<tr>
<td>20.107</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n289_s0/COUT</td>
</tr>
<tr>
<td>20.107</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C43[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n288_s0/CIN</td>
</tr>
<tr>
<td>20.164</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n288_s0/COUT</td>
</tr>
<tr>
<td>20.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C43[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n287_s0/CIN</td>
</tr>
<tr>
<td>20.727</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C43[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n287_s0/SUM</td>
</tr>
<tr>
<td>22.043</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n378_s6/I3</td>
</tr>
<tr>
<td>22.865</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C41[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n378_s6/F</td>
</tr>
<tr>
<td>23.371</td>
<td>0.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n379_s4/I1</td>
</tr>
<tr>
<td>24.470</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n379_s4/F</td>
</tr>
<tr>
<td>24.476</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n379_s1/I1</td>
</tr>
<tr>
<td>25.508</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n379_s1/F</td>
</tr>
<tr>
<td>25.513</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n379_s0/I0</td>
</tr>
<tr>
<td>26.335</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n379_s0/F</td>
</tr>
<tr>
<td>26.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_1/cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C41[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C41[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.380, 55.816%; route: 10.925, 42.405%; tC2Q: 0.458, 1.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/Q</td>
</tr>
<tr>
<td>3.635</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n146_s15/I2</td>
</tr>
<tr>
<td>4.667</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R8C36[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n146_s15/F</td>
</tr>
<tr>
<td>5.520</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n406_s2/I1</td>
</tr>
<tr>
<td>6.546</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C36[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n406_s2/F</td>
</tr>
<tr>
<td>6.967</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s4/I3</td>
</tr>
<tr>
<td>7.789</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C36[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s4/F</td>
</tr>
<tr>
<td>8.615</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s2/I2</td>
</tr>
<tr>
<td>9.676</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s2/F</td>
</tr>
<tr>
<td>10.095</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s0/I2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>12.030</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s19/I1</td>
</tr>
<tr>
<td>13.056</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C37[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s19/F</td>
</tr>
<tr>
<td>13.477</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s16/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R8C37[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s16/F</td>
</tr>
<tr>
<td>15.763</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n147_s18/I2</td>
</tr>
<tr>
<td>16.795</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n147_s18/F</td>
</tr>
<tr>
<td>17.296</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C42[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n245_s/I1</td>
</tr>
<tr>
<td>17.846</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C42[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n245_s/COUT</td>
</tr>
<tr>
<td>17.846</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C42[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n326_s/CIN</td>
</tr>
<tr>
<td>18.409</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C42[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n326_s/SUM</td>
</tr>
<tr>
<td>19.213</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C44[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n326_s0/I0</td>
</tr>
<tr>
<td>20.171</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C44[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n326_s0/COUT</td>
</tr>
<tr>
<td>20.171</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R8C44[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n325_s0/CIN</td>
</tr>
<tr>
<td>20.734</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C44[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n325_s0/SUM</td>
</tr>
<tr>
<td>22.534</td>
<td>1.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n382_s3/I2</td>
</tr>
<tr>
<td>23.356</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C41[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n382_s3/F</td>
</tr>
<tr>
<td>23.362</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C41[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n382_s1/I0</td>
</tr>
<tr>
<td>24.388</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C41[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n382_s1/F</td>
</tr>
<tr>
<td>24.806</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n382_s0/I0</td>
</tr>
<tr>
<td>25.905</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C42[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n382_s0/F</td>
</tr>
<tr>
<td>25.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_1/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C42[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C42[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.501, 53.293%; route: 11.374, 44.897%; tC2Q: 0.458, 1.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.382</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.472</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[1][A]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_18_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R6C27[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_18_s0/Q</td>
</tr>
<tr>
<td>3.140</td>
<td>2.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n405_s2/I1</td>
</tr>
<tr>
<td>4.201</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R12C36[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n405_s2/F</td>
</tr>
<tr>
<td>4.640</td>
<td>0.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n406_s2/I1</td>
</tr>
<tr>
<td>5.739</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n406_s2/F</td>
</tr>
<tr>
<td>5.750</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n88_s4/I3</td>
</tr>
<tr>
<td>6.811</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C37[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n88_s4/F</td>
</tr>
<tr>
<td>7.234</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n88_s3/I0</td>
</tr>
<tr>
<td>8.333</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C36[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n88_s3/F</td>
</tr>
<tr>
<td>9.169</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n88_s0/I2</td>
</tr>
<tr>
<td>10.268</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n88_s0/F</td>
</tr>
<tr>
<td>12.733</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n146_s11/I3</td>
</tr>
<tr>
<td>13.765</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C39[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n146_s11/F</td>
</tr>
<tr>
<td>14.584</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n146_s10/I0</td>
</tr>
<tr>
<td>15.406</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C38[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n146_s10/F</td>
</tr>
<tr>
<td>16.887</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n289_s/I1</td>
</tr>
<tr>
<td>17.588</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n289_s/SUM</td>
</tr>
<tr>
<td>18.291</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C42[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n289_s0/I0</td>
</tr>
<tr>
<td>19.249</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C42[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n289_s0/COUT</td>
</tr>
<tr>
<td>19.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C42[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n288_s0/CIN</td>
</tr>
<tr>
<td>19.812</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C42[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n288_s0/SUM</td>
</tr>
<tr>
<td>21.597</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n380_s4/I1</td>
</tr>
<tr>
<td>22.696</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C42[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n380_s4/F</td>
</tr>
<tr>
<td>23.191</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n378_s3/I2</td>
</tr>
<tr>
<td>23.817</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n378_s3/F</td>
</tr>
<tr>
<td>23.823</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n378_s1/I0</td>
</tr>
<tr>
<td>24.645</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n378_s1/F</td>
</tr>
<tr>
<td>24.650</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n378_s0/I0</td>
</tr>
<tr>
<td>25.472</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n378_s0/F</td>
</tr>
<tr>
<td>25.472</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_0/cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C42[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>15</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.864, 51.662%; route: 11.578, 46.497%; tC2Q: 0.458, 1.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/Q</td>
</tr>
<tr>
<td>3.635</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n146_s15/I2</td>
</tr>
<tr>
<td>4.667</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R8C36[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n146_s15/F</td>
</tr>
<tr>
<td>5.520</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n406_s2/I1</td>
</tr>
<tr>
<td>6.546</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C36[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n406_s2/F</td>
</tr>
<tr>
<td>6.967</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s4/I3</td>
</tr>
<tr>
<td>7.789</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C36[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s4/F</td>
</tr>
<tr>
<td>8.615</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s2/I2</td>
</tr>
<tr>
<td>9.676</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s2/F</td>
</tr>
<tr>
<td>10.095</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s0/I2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>12.030</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s19/I1</td>
</tr>
<tr>
<td>13.056</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C37[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s19/F</td>
</tr>
<tr>
<td>13.477</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s16/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R8C37[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s16/F</td>
</tr>
<tr>
<td>15.763</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n147_s18/I2</td>
</tr>
<tr>
<td>16.789</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n147_s18/F</td>
</tr>
<tr>
<td>17.215</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C43[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n223_s/I1</td>
</tr>
<tr>
<td>17.765</td>
<td>0.550</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C43[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n223_s/COUT</td>
</tr>
<tr>
<td>17.765</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C43[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n289_s/CIN</td>
</tr>
<tr>
<td>17.822</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C43[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n289_s/COUT</td>
</tr>
<tr>
<td>17.822</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C43[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n288_s/CIN</td>
</tr>
<tr>
<td>18.385</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C43[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n288_s/SUM</td>
</tr>
<tr>
<td>19.206</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C43[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n288_s0/I0</td>
</tr>
<tr>
<td>20.164</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n288_s0/COUT</td>
</tr>
<tr>
<td>20.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C43[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n287_s0/CIN</td>
</tr>
<tr>
<td>20.727</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R5C43[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n287_s0/SUM</td>
</tr>
<tr>
<td>22.043</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n381_s4/I3</td>
</tr>
<tr>
<td>22.845</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C41[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n381_s4/F</td>
</tr>
<tr>
<td>23.264</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n381_s1/I1</td>
</tr>
<tr>
<td>24.363</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C41[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n381_s1/F</td>
</tr>
<tr>
<td>24.368</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n381_s0/I0</td>
</tr>
<tr>
<td>25.467</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n381_s0/F</td>
</tr>
<tr>
<td>25.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_1/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C41[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.605, 54.649%; route: 10.832, 43.510%; tC2Q: 0.458, 1.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.388</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/Q</td>
</tr>
<tr>
<td>3.635</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n146_s15/I2</td>
</tr>
<tr>
<td>4.667</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R8C36[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n146_s15/F</td>
</tr>
<tr>
<td>5.520</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n406_s2/I1</td>
</tr>
<tr>
<td>6.546</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C36[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n406_s2/F</td>
</tr>
<tr>
<td>6.967</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s4/I3</td>
</tr>
<tr>
<td>7.789</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C36[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s4/F</td>
</tr>
<tr>
<td>8.615</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s2/I2</td>
</tr>
<tr>
<td>9.676</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s2/F</td>
</tr>
<tr>
<td>10.095</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s0/I2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>12.030</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s19/I1</td>
</tr>
<tr>
<td>13.056</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C37[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s19/F</td>
</tr>
<tr>
<td>13.477</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s16/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R8C37[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s16/F</td>
</tr>
<tr>
<td>15.763</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n147_s18/I2</td>
</tr>
<tr>
<td>16.789</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R6C42[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n147_s18/F</td>
</tr>
<tr>
<td>17.215</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C43[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n223_s/I1</td>
</tr>
<tr>
<td>17.916</td>
<td>0.701</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C43[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n223_s/SUM</td>
</tr>
<tr>
<td>18.703</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C43[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n223_s0/I0</td>
</tr>
<tr>
<td>19.661</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n223_s0/COUT</td>
</tr>
<tr>
<td>19.661</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C43[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n289_s0/CIN</td>
</tr>
<tr>
<td>20.224</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R5C43[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n289_s0/SUM</td>
</tr>
<tr>
<td>21.535</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n366_s2/I1</td>
</tr>
<tr>
<td>22.634</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C40[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n366_s2/F</td>
</tr>
<tr>
<td>22.634</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n366_s0/I1</td>
</tr>
<tr>
<td>22.783</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C40[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n366_s0/O</td>
</tr>
<tr>
<td>24.566</td>
<td>1.783</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n383_s0/I0</td>
</tr>
<tr>
<td>25.388</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C40[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n383_s0/F</td>
</tr>
<tr>
<td>25.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[2][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_1/cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C40[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C40[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.206, 49.186%; route: 12.152, 48.967%; tC2Q: 0.458, 1.847%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.478</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.376</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[1][A]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_18_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R6C27[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_18_s0/Q</td>
</tr>
<tr>
<td>3.140</td>
<td>2.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n405_s2/I1</td>
</tr>
<tr>
<td>4.201</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R12C36[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n405_s2/F</td>
</tr>
<tr>
<td>4.640</td>
<td>0.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n406_s2/I1</td>
</tr>
<tr>
<td>5.739</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n406_s2/F</td>
</tr>
<tr>
<td>5.750</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n88_s4/I3</td>
</tr>
<tr>
<td>6.811</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C37[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n88_s4/F</td>
</tr>
<tr>
<td>7.234</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n88_s3/I0</td>
</tr>
<tr>
<td>8.333</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C36[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n88_s3/F</td>
</tr>
<tr>
<td>9.169</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n88_s0/I2</td>
</tr>
<tr>
<td>10.268</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n88_s0/F</td>
</tr>
<tr>
<td>12.733</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n146_s11/I3</td>
</tr>
<tr>
<td>13.765</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C39[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n146_s11/F</td>
</tr>
<tr>
<td>14.584</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n146_s10/I0</td>
</tr>
<tr>
<td>15.406</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C38[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n146_s10/F</td>
</tr>
<tr>
<td>16.887</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n289_s/I1</td>
</tr>
<tr>
<td>17.588</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n289_s/SUM</td>
</tr>
<tr>
<td>18.291</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C42[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n289_s0/I0</td>
</tr>
<tr>
<td>19.249</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C42[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n289_s0/COUT</td>
</tr>
<tr>
<td>19.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C42[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n288_s0/CIN</td>
</tr>
<tr>
<td>19.812</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C42[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n288_s0/SUM</td>
</tr>
<tr>
<td>21.597</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n380_s4/I1</td>
</tr>
<tr>
<td>22.696</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C42[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n380_s4/F</td>
</tr>
<tr>
<td>23.517</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n380_s1/I2</td>
</tr>
<tr>
<td>24.549</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C41[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n380_s1/F</td>
</tr>
<tr>
<td>24.554</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n380_s0/I0</td>
</tr>
<tr>
<td>25.376</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n380_s0/F</td>
</tr>
<tr>
<td>25.376</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_0/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C41[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C41[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.448, 50.185%; route: 11.898, 47.968%; tC2Q: 0.458, 1.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[1][A]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_18_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R6C27[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_18_s0/Q</td>
</tr>
<tr>
<td>3.140</td>
<td>2.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n405_s2/I1</td>
</tr>
<tr>
<td>4.201</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R12C36[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n405_s2/F</td>
</tr>
<tr>
<td>4.640</td>
<td>0.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n406_s2/I1</td>
</tr>
<tr>
<td>5.739</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n406_s2/F</td>
</tr>
<tr>
<td>5.750</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n88_s4/I3</td>
</tr>
<tr>
<td>6.811</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C37[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n88_s4/F</td>
</tr>
<tr>
<td>7.234</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n88_s3/I0</td>
</tr>
<tr>
<td>8.333</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C36[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n88_s3/F</td>
</tr>
<tr>
<td>9.169</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n88_s0/I2</td>
</tr>
<tr>
<td>10.268</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n88_s0/F</td>
</tr>
<tr>
<td>12.733</td>
<td>2.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C39[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n146_s11/I3</td>
</tr>
<tr>
<td>13.765</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C39[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n146_s11/F</td>
</tr>
<tr>
<td>14.584</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C38[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n146_s10/I0</td>
</tr>
<tr>
<td>15.406</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C38[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n146_s10/F</td>
</tr>
<tr>
<td>16.887</td>
<td>1.481</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C42[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n289_s/I1</td>
</tr>
<tr>
<td>17.588</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C42[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n289_s/SUM</td>
</tr>
<tr>
<td>18.291</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C42[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n289_s0/I0</td>
</tr>
<tr>
<td>19.249</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C42[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n289_s0/COUT</td>
</tr>
<tr>
<td>19.249</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C42[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n288_s0/CIN</td>
</tr>
<tr>
<td>19.812</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C42[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n288_s0/SUM</td>
</tr>
<tr>
<td>21.597</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n381_s4/I2</td>
</tr>
<tr>
<td>22.419</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C42[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n381_s4/F</td>
</tr>
<tr>
<td>23.223</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n381_s1/I1</td>
</tr>
<tr>
<td>24.255</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n381_s1/F</td>
</tr>
<tr>
<td>24.261</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n381_s0/I0</td>
</tr>
<tr>
<td>25.293</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n381_s0/F</td>
</tr>
<tr>
<td>25.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_0/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C42[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C42[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.381, 50.084%; route: 11.881, 48.062%; tC2Q: 0.458, 1.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.652</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C30[0][A]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R5C30[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_0_s0/Q</td>
</tr>
<tr>
<td>2.356</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n407_s3/I0</td>
</tr>
<tr>
<td>3.455</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C32[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n407_s3/F</td>
</tr>
<tr>
<td>3.477</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n404_s3/I1</td>
</tr>
<tr>
<td>4.279</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R6C32[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n404_s3/F</td>
</tr>
<tr>
<td>4.707</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s4/I3</td>
</tr>
<tr>
<td>5.739</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C32[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s4/F</td>
</tr>
<tr>
<td>5.750</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C32[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s2/I2</td>
</tr>
<tr>
<td>6.572</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C32[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s2/F</td>
</tr>
<tr>
<td>6.578</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C32[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s0/I2</td>
</tr>
<tr>
<td>7.610</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R5C32[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>9.427</td>
<td>1.817</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n146_s13/I3</td>
</tr>
<tr>
<td>10.526</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n146_s13/F</td>
</tr>
<tr>
<td>11.366</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n146_s10/I2</td>
</tr>
<tr>
<td>12.465</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n146_s10/F</td>
</tr>
<tr>
<td>14.096</td>
<td>1.631</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n289_s/I1</td>
</tr>
<tr>
<td>14.646</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C34[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n289_s/COUT</td>
</tr>
<tr>
<td>14.646</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C34[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n288_s/CIN</td>
</tr>
<tr>
<td>15.209</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n288_s/SUM</td>
</tr>
<tr>
<td>16.029</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C34[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n288_s0/I0</td>
</tr>
<tr>
<td>16.987</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n288_s0/COUT</td>
</tr>
<tr>
<td>16.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C34[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n287_s0/CIN</td>
</tr>
<tr>
<td>17.550</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C34[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n287_s0/SUM</td>
</tr>
<tr>
<td>18.701</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n378_s6/I3</td>
</tr>
<tr>
<td>19.523</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C33[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n378_s6/F</td>
</tr>
<tr>
<td>20.339</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n377_s6/I3</td>
</tr>
<tr>
<td>21.161</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n377_s6/F</td>
</tr>
<tr>
<td>21.166</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C34[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n377_s4/I0</td>
</tr>
<tr>
<td>22.198</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C34[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n377_s4/F</td>
</tr>
<tr>
<td>23.003</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n377_s1/I1</td>
</tr>
<tr>
<td>23.825</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n377_s1/F</td>
</tr>
<tr>
<td>23.830</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n377_s0/I0</td>
</tr>
<tr>
<td>24.652</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n377_s0/F</td>
</tr>
<tr>
<td>24.652</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C32[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.939, 57.886%; route: 9.683, 40.210%; tC2Q: 0.458, 1.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.417</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/Q</td>
</tr>
<tr>
<td>3.635</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n146_s15/I2</td>
</tr>
<tr>
<td>4.667</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R8C36[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n146_s15/F</td>
</tr>
<tr>
<td>5.520</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n406_s2/I1</td>
</tr>
<tr>
<td>6.546</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C36[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n406_s2/F</td>
</tr>
<tr>
<td>6.967</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s4/I3</td>
</tr>
<tr>
<td>7.789</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C36[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s4/F</td>
</tr>
<tr>
<td>8.615</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s2/I2</td>
</tr>
<tr>
<td>9.676</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s2/F</td>
</tr>
<tr>
<td>10.095</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s0/I2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>12.030</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s19/I1</td>
</tr>
<tr>
<td>13.056</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C37[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s19/F</td>
</tr>
<tr>
<td>13.477</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s16/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R8C37[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s16/F</td>
</tr>
<tr>
<td>15.763</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s14/I1</td>
</tr>
<tr>
<td>16.795</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C42[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s14/F</td>
</tr>
<tr>
<td>18.111</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n179_s0/I0</td>
</tr>
<tr>
<td>19.069</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n179_s0/COUT</td>
</tr>
<tr>
<td>19.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n180_s0/CIN</td>
</tr>
<tr>
<td>19.126</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n180_s0/COUT</td>
</tr>
<tr>
<td>19.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n181_s0/CIN</td>
</tr>
<tr>
<td>19.183</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n181_s0/COUT</td>
</tr>
<tr>
<td>19.752</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n183_s0/I2</td>
</tr>
<tr>
<td>20.554</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R6C38[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n183_s0/F</td>
</tr>
<tr>
<td>20.990</td>
<td>0.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n359_s1/I3</td>
</tr>
<tr>
<td>22.089</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n359_s1/F</td>
</tr>
<tr>
<td>23.406</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n406_s3/I3</td>
</tr>
<tr>
<td>24.438</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n406_s3/F</td>
</tr>
<tr>
<td>24.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_1/q_out_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_4_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C36[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.925, 49.967%; route: 11.482, 48.112%; tC2Q: 0.458, 1.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.502</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/Q</td>
</tr>
<tr>
<td>3.635</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n146_s15/I2</td>
</tr>
<tr>
<td>4.667</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R8C36[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n146_s15/F</td>
</tr>
<tr>
<td>5.520</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n406_s2/I1</td>
</tr>
<tr>
<td>6.546</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C36[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n406_s2/F</td>
</tr>
<tr>
<td>6.967</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s4/I3</td>
</tr>
<tr>
<td>7.789</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C36[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s4/F</td>
</tr>
<tr>
<td>8.615</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s2/I2</td>
</tr>
<tr>
<td>9.676</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s2/F</td>
</tr>
<tr>
<td>10.095</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s0/I2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>12.030</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s19/I1</td>
</tr>
<tr>
<td>13.056</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C37[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s19/F</td>
</tr>
<tr>
<td>13.477</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s16/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R8C37[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s16/F</td>
</tr>
<tr>
<td>15.763</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s14/I1</td>
</tr>
<tr>
<td>16.795</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C42[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s14/F</td>
</tr>
<tr>
<td>18.111</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n179_s0/I0</td>
</tr>
<tr>
<td>19.069</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n179_s0/COUT</td>
</tr>
<tr>
<td>19.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n180_s0/CIN</td>
</tr>
<tr>
<td>19.126</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n180_s0/COUT</td>
</tr>
<tr>
<td>19.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n181_s0/CIN</td>
</tr>
<tr>
<td>19.183</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n181_s0/COUT</td>
</tr>
<tr>
<td>19.752</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n183_s0/I2</td>
</tr>
<tr>
<td>20.574</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R6C38[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n183_s0/F</td>
</tr>
<tr>
<td>21.405</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C39[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n409_s3/I2</td>
</tr>
<tr>
<td>22.437</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C39[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n409_s3/F</td>
</tr>
<tr>
<td>23.726</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n409_s2/I1</td>
</tr>
<tr>
<td>24.352</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n409_s2/F</td>
</tr>
<tr>
<td>24.352</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_1/q_out_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_1_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C36[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.472, 48.242%; route: 11.850, 49.831%; tC2Q: 0.458, 1.927%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.832</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/Q</td>
</tr>
<tr>
<td>3.635</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n146_s15/I2</td>
</tr>
<tr>
<td>4.667</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R8C36[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n146_s15/F</td>
</tr>
<tr>
<td>5.520</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n406_s2/I1</td>
</tr>
<tr>
<td>6.546</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C36[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n406_s2/F</td>
</tr>
<tr>
<td>6.967</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s4/I3</td>
</tr>
<tr>
<td>7.789</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C36[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s4/F</td>
</tr>
<tr>
<td>8.615</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s2/I2</td>
</tr>
<tr>
<td>9.676</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s2/F</td>
</tr>
<tr>
<td>10.095</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s0/I2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>12.030</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s19/I1</td>
</tr>
<tr>
<td>13.056</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C37[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s19/F</td>
</tr>
<tr>
<td>13.477</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s16/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R8C37[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s16/F</td>
</tr>
<tr>
<td>15.763</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s14/I1</td>
</tr>
<tr>
<td>16.795</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C42[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s14/F</td>
</tr>
<tr>
<td>18.111</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n179_s0/I0</td>
</tr>
<tr>
<td>19.069</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n179_s0/COUT</td>
</tr>
<tr>
<td>19.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n180_s0/CIN</td>
</tr>
<tr>
<td>19.126</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n180_s0/COUT</td>
</tr>
<tr>
<td>19.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n181_s0/CIN</td>
</tr>
<tr>
<td>19.183</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n181_s0/COUT</td>
</tr>
<tr>
<td>19.752</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n183_s0/I2</td>
</tr>
<tr>
<td>20.554</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R6C38[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n183_s0/F</td>
</tr>
<tr>
<td>20.990</td>
<td>0.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n359_s1/I3</td>
</tr>
<tr>
<td>22.089</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n359_s1/F</td>
</tr>
<tr>
<td>22.924</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n401_s1/I1</td>
</tr>
<tr>
<td>24.023</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n401_s1/F</td>
</tr>
<tr>
<td>24.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_1/q_out_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_9_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C40[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.992, 51.138%; route: 11.000, 46.908%; tC2Q: 0.458, 1.954%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.832</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/Q</td>
</tr>
<tr>
<td>3.635</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n146_s15/I2</td>
</tr>
<tr>
<td>4.667</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R8C36[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n146_s15/F</td>
</tr>
<tr>
<td>5.520</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n406_s2/I1</td>
</tr>
<tr>
<td>6.546</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C36[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n406_s2/F</td>
</tr>
<tr>
<td>6.967</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s4/I3</td>
</tr>
<tr>
<td>7.789</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C36[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s4/F</td>
</tr>
<tr>
<td>8.615</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s2/I2</td>
</tr>
<tr>
<td>9.676</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s2/F</td>
</tr>
<tr>
<td>10.095</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s0/I2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>12.030</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s19/I1</td>
</tr>
<tr>
<td>13.056</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C37[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s19/F</td>
</tr>
<tr>
<td>13.477</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s16/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R8C37[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s16/F</td>
</tr>
<tr>
<td>15.763</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s14/I1</td>
</tr>
<tr>
<td>16.795</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C42[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s14/F</td>
</tr>
<tr>
<td>18.111</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n179_s0/I0</td>
</tr>
<tr>
<td>19.069</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n179_s0/COUT</td>
</tr>
<tr>
<td>19.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n180_s0/CIN</td>
</tr>
<tr>
<td>19.126</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n180_s0/COUT</td>
</tr>
<tr>
<td>19.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n181_s0/CIN</td>
</tr>
<tr>
<td>19.183</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n181_s0/COUT</td>
</tr>
<tr>
<td>19.752</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n183_s0/I2</td>
</tr>
<tr>
<td>20.554</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R6C38[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n183_s0/F</td>
</tr>
<tr>
<td>20.990</td>
<td>0.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n359_s1/I3</td>
</tr>
<tr>
<td>22.089</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n359_s1/F</td>
</tr>
<tr>
<td>22.924</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n403_s2/I3</td>
</tr>
<tr>
<td>24.023</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C40[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n403_s2/F</td>
</tr>
<tr>
<td>24.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_1/q_out_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C40[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_7_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C40[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.992, 51.138%; route: 11.000, 46.908%; tC2Q: 0.458, 1.954%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.832</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/Q</td>
</tr>
<tr>
<td>3.635</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n146_s15/I2</td>
</tr>
<tr>
<td>4.667</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R8C36[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n146_s15/F</td>
</tr>
<tr>
<td>5.520</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n406_s2/I1</td>
</tr>
<tr>
<td>6.546</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C36[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n406_s2/F</td>
</tr>
<tr>
<td>6.967</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s4/I3</td>
</tr>
<tr>
<td>7.789</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C36[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s4/F</td>
</tr>
<tr>
<td>8.615</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s2/I2</td>
</tr>
<tr>
<td>9.676</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s2/F</td>
</tr>
<tr>
<td>10.095</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s0/I2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>12.030</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s19/I1</td>
</tr>
<tr>
<td>13.056</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C37[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s19/F</td>
</tr>
<tr>
<td>13.477</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s16/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R8C37[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s16/F</td>
</tr>
<tr>
<td>15.763</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s14/I1</td>
</tr>
<tr>
<td>16.795</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C42[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s14/F</td>
</tr>
<tr>
<td>18.111</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n179_s0/I0</td>
</tr>
<tr>
<td>19.069</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n179_s0/COUT</td>
</tr>
<tr>
<td>19.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n180_s0/CIN</td>
</tr>
<tr>
<td>19.126</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n180_s0/COUT</td>
</tr>
<tr>
<td>19.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n181_s0/CIN</td>
</tr>
<tr>
<td>19.183</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n181_s0/COUT</td>
</tr>
<tr>
<td>19.752</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n183_s0/I2</td>
</tr>
<tr>
<td>20.554</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R6C38[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n183_s0/F</td>
</tr>
<tr>
<td>20.990</td>
<td>0.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n359_s1/I3</td>
</tr>
<tr>
<td>22.089</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n359_s1/F</td>
</tr>
<tr>
<td>22.924</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n404_s1/I2</td>
</tr>
<tr>
<td>24.023</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n404_s1/F</td>
</tr>
<tr>
<td>24.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_1/q_out_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C40[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_6_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C40[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.992, 51.138%; route: 11.000, 46.908%; tC2Q: 0.458, 1.954%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.832</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/Q</td>
</tr>
<tr>
<td>3.635</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n146_s15/I2</td>
</tr>
<tr>
<td>4.667</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R8C36[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n146_s15/F</td>
</tr>
<tr>
<td>5.520</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n406_s2/I1</td>
</tr>
<tr>
<td>6.546</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C36[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n406_s2/F</td>
</tr>
<tr>
<td>6.967</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s4/I3</td>
</tr>
<tr>
<td>7.789</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C36[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s4/F</td>
</tr>
<tr>
<td>8.615</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s2/I2</td>
</tr>
<tr>
<td>9.676</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s2/F</td>
</tr>
<tr>
<td>10.095</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s0/I2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>12.030</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s19/I1</td>
</tr>
<tr>
<td>13.056</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C37[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s19/F</td>
</tr>
<tr>
<td>13.477</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s16/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R8C37[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s16/F</td>
</tr>
<tr>
<td>15.763</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s14/I1</td>
</tr>
<tr>
<td>16.795</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C42[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s14/F</td>
</tr>
<tr>
<td>18.111</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n179_s0/I0</td>
</tr>
<tr>
<td>19.069</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n179_s0/COUT</td>
</tr>
<tr>
<td>19.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n180_s0/CIN</td>
</tr>
<tr>
<td>19.126</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n180_s0/COUT</td>
</tr>
<tr>
<td>19.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n181_s0/CIN</td>
</tr>
<tr>
<td>19.183</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n181_s0/COUT</td>
</tr>
<tr>
<td>19.752</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n183_s0/I2</td>
</tr>
<tr>
<td>20.554</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R6C38[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n183_s0/F</td>
</tr>
<tr>
<td>20.990</td>
<td>0.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n359_s1/I3</td>
</tr>
<tr>
<td>22.089</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n359_s1/F</td>
</tr>
<tr>
<td>22.924</td>
<td>0.834</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n407_s4/I3</td>
</tr>
<tr>
<td>24.023</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C40[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n407_s4/F</td>
</tr>
<tr>
<td>24.023</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C40[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_1/q_out_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C40[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_3_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C40[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.992, 51.138%; route: 11.000, 46.908%; tC2Q: 0.458, 1.954%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.834</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>24.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/Q</td>
</tr>
<tr>
<td>3.635</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n146_s15/I2</td>
</tr>
<tr>
<td>4.667</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R8C36[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n146_s15/F</td>
</tr>
<tr>
<td>5.520</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n406_s2/I1</td>
</tr>
<tr>
<td>6.546</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C36[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n406_s2/F</td>
</tr>
<tr>
<td>6.967</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s4/I3</td>
</tr>
<tr>
<td>7.789</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C36[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s4/F</td>
</tr>
<tr>
<td>8.615</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s2/I2</td>
</tr>
<tr>
<td>9.676</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s2/F</td>
</tr>
<tr>
<td>10.095</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s0/I2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>12.030</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s19/I1</td>
</tr>
<tr>
<td>13.056</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C37[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s19/F</td>
</tr>
<tr>
<td>13.477</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s16/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R8C37[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s16/F</td>
</tr>
<tr>
<td>15.763</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s14/I1</td>
</tr>
<tr>
<td>16.795</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C42[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s14/F</td>
</tr>
<tr>
<td>18.111</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n179_s0/I0</td>
</tr>
<tr>
<td>19.069</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n179_s0/COUT</td>
</tr>
<tr>
<td>19.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n180_s0/CIN</td>
</tr>
<tr>
<td>19.126</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n180_s0/COUT</td>
</tr>
<tr>
<td>19.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n181_s0/CIN</td>
</tr>
<tr>
<td>19.183</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n181_s0/COUT</td>
</tr>
<tr>
<td>19.752</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n183_s0/I2</td>
</tr>
<tr>
<td>20.554</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R6C38[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n183_s0/F</td>
</tr>
<tr>
<td>20.990</td>
<td>0.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n359_s1/I3</td>
</tr>
<tr>
<td>22.089</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n359_s1/F</td>
</tr>
<tr>
<td>23.394</td>
<td>1.305</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n359_s0/I2</td>
</tr>
<tr>
<td>24.020</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n359_s0/F</td>
</tr>
<tr>
<td>24.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_1/cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_0_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C42[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.519, 49.125%; route: 11.471, 48.920%; tC2Q: 0.458, 1.955%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/Q</td>
</tr>
<tr>
<td>3.635</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n146_s15/I2</td>
</tr>
<tr>
<td>4.667</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R8C36[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n146_s15/F</td>
</tr>
<tr>
<td>5.520</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n406_s2/I1</td>
</tr>
<tr>
<td>6.546</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C36[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n406_s2/F</td>
</tr>
<tr>
<td>6.967</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s4/I3</td>
</tr>
<tr>
<td>7.789</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C36[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s4/F</td>
</tr>
<tr>
<td>8.615</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s2/I2</td>
</tr>
<tr>
<td>9.676</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s2/F</td>
</tr>
<tr>
<td>10.095</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s0/I2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>12.030</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s19/I1</td>
</tr>
<tr>
<td>13.056</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C37[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s19/F</td>
</tr>
<tr>
<td>13.477</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s16/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R8C37[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s16/F</td>
</tr>
<tr>
<td>15.763</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s14/I1</td>
</tr>
<tr>
<td>16.795</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C42[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s14/F</td>
</tr>
<tr>
<td>18.111</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n179_s0/I0</td>
</tr>
<tr>
<td>19.069</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n179_s0/COUT</td>
</tr>
<tr>
<td>19.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n180_s0/CIN</td>
</tr>
<tr>
<td>19.126</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n180_s0/COUT</td>
</tr>
<tr>
<td>19.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n181_s0/CIN</td>
</tr>
<tr>
<td>19.183</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n181_s0/COUT</td>
</tr>
<tr>
<td>19.752</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n183_s0/I2</td>
</tr>
<tr>
<td>20.554</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R6C38[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n183_s0/F</td>
</tr>
<tr>
<td>20.990</td>
<td>0.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n359_s1/I3</td>
</tr>
<tr>
<td>22.089</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n359_s1/F</td>
</tr>
<tr>
<td>22.921</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n405_s2/I3</td>
</tr>
<tr>
<td>23.743</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n405_s2/F</td>
</tr>
<tr>
<td>23.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_1/q_out_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C39[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_5_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C39[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.715, 50.559%; route: 10.998, 47.463%; tC2Q: 0.458, 1.978%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C27[1][A]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_18_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R6C27[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_18_s0/Q</td>
</tr>
<tr>
<td>3.140</td>
<td>2.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C36[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n405_s2/I1</td>
</tr>
<tr>
<td>4.201</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R12C36[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n405_s2/F</td>
</tr>
<tr>
<td>4.640</td>
<td>0.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n406_s2/I1</td>
</tr>
<tr>
<td>5.739</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R12C37[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n406_s2/F</td>
</tr>
<tr>
<td>5.750</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C37[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n88_s4/I3</td>
</tr>
<tr>
<td>6.811</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R12C37[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n88_s4/F</td>
</tr>
<tr>
<td>7.234</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C36[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n88_s3/I0</td>
</tr>
<tr>
<td>8.333</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C36[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n88_s3/F</td>
</tr>
<tr>
<td>9.169</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C36[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n88_s0/I2</td>
</tr>
<tr>
<td>10.268</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R11C36[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n88_s0/F</td>
</tr>
<tr>
<td>12.562</td>
<td>2.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C39[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n175_s18/I0</td>
</tr>
<tr>
<td>13.187</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C39[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n175_s18/F</td>
</tr>
<tr>
<td>13.614</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C39[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n175_s14/I3</td>
</tr>
<tr>
<td>14.436</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R13C39[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n175_s14/F</td>
</tr>
<tr>
<td>16.066</td>
<td>1.631</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C42[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n326_s/I1</td>
</tr>
<tr>
<td>16.767</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C42[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n326_s/SUM</td>
</tr>
<tr>
<td>17.888</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C42[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n326_s0/I0</td>
</tr>
<tr>
<td>18.846</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C42[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n326_s0/COUT</td>
</tr>
<tr>
<td>18.846</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C42[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n325_s0/CIN</td>
</tr>
<tr>
<td>19.409</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C42[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n325_s0/SUM</td>
</tr>
<tr>
<td>20.735</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_0/n382_s3/I2</td>
</tr>
<tr>
<td>21.767</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n382_s3/F</td>
</tr>
<tr>
<td>21.773</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n382_s2/I0</td>
</tr>
<tr>
<td>22.872</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n382_s2/F</td>
</tr>
<tr>
<td>22.877</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/n382_s0/I1</td>
</tr>
<tr>
<td>23.699</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_0/n382_s0/F</td>
</tr>
<tr>
<td>23.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_0/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C41[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C41[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_0/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.041, 52.064%; route: 10.628, 45.954%; tC2Q: 0.458, 1.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.536</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][B]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R14C30[1][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_11_s0/Q</td>
</tr>
<tr>
<td>3.635</td>
<td>2.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C36[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n146_s15/I2</td>
</tr>
<tr>
<td>4.667</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R8C36[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n146_s15/F</td>
</tr>
<tr>
<td>5.520</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n406_s2/I1</td>
</tr>
<tr>
<td>6.546</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C36[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n406_s2/F</td>
</tr>
<tr>
<td>6.967</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s4/I3</td>
</tr>
<tr>
<td>7.789</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R8C36[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s4/F</td>
</tr>
<tr>
<td>8.615</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s2/I2</td>
</tr>
<tr>
<td>9.676</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C37[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s2/F</td>
</tr>
<tr>
<td>10.095</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C36[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n88_s0/I2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R8C36[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n88_s0/F</td>
</tr>
<tr>
<td>12.030</td>
<td>0.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C37[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s19/I1</td>
</tr>
<tr>
<td>13.056</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C37[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s19/F</td>
</tr>
<tr>
<td>13.477</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C37[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s16/I2</td>
</tr>
<tr>
<td>14.299</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R8C37[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s16/F</td>
</tr>
<tr>
<td>15.763</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C42[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n175_s14/I1</td>
</tr>
<tr>
<td>16.795</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R6C42[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n175_s14/F</td>
</tr>
<tr>
<td>18.111</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n179_s0/I0</td>
</tr>
<tr>
<td>19.069</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n179_s0/COUT</td>
</tr>
<tr>
<td>19.069</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n180_s0/CIN</td>
</tr>
<tr>
<td>19.126</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n180_s0/COUT</td>
</tr>
<tr>
<td>19.126</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C38[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n181_s0/CIN</td>
</tr>
<tr>
<td>19.183</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C38[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n181_s0/COUT</td>
</tr>
<tr>
<td>19.752</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C38[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n183_s0/I2</td>
</tr>
<tr>
<td>20.554</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R6C38[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n183_s0/F</td>
</tr>
<tr>
<td>20.990</td>
<td>0.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C39[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_1/n359_s1/I3</td>
</tr>
<tr>
<td>22.089</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R6C39[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n359_s1/F</td>
</tr>
<tr>
<td>22.910</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/n408_s1/I3</td>
</tr>
<tr>
<td>23.536</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C38[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_1/n408_s1/F</td>
</tr>
<tr>
<td>23.536</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C38[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_1/q_out_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C38[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_2_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C38[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_1/q_out_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.519, 50.162%; route: 10.986, 47.843%; tC2Q: 0.458, 1.996%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C30[0][A]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R5C30[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_0_s0/Q</td>
</tr>
<tr>
<td>2.356</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n407_s3/I0</td>
</tr>
<tr>
<td>3.455</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C32[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n407_s3/F</td>
</tr>
<tr>
<td>3.477</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n404_s3/I1</td>
</tr>
<tr>
<td>4.279</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R6C32[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n404_s3/F</td>
</tr>
<tr>
<td>4.707</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s4/I3</td>
</tr>
<tr>
<td>5.739</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C32[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s4/F</td>
</tr>
<tr>
<td>5.750</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C32[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s2/I2</td>
</tr>
<tr>
<td>6.572</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C32[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s2/F</td>
</tr>
<tr>
<td>6.578</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C32[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s0/I2</td>
</tr>
<tr>
<td>7.610</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R5C32[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>9.427</td>
<td>1.817</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n146_s13/I3</td>
</tr>
<tr>
<td>10.526</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C32[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n146_s13/F</td>
</tr>
<tr>
<td>11.366</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n146_s10/I2</td>
</tr>
<tr>
<td>12.465</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n146_s10/F</td>
</tr>
<tr>
<td>14.096</td>
<td>1.631</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C34[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n289_s/I1</td>
</tr>
<tr>
<td>14.646</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C34[0][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n289_s/COUT</td>
</tr>
<tr>
<td>14.646</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C34[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n288_s/CIN</td>
</tr>
<tr>
<td>15.209</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C34[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n288_s/SUM</td>
</tr>
<tr>
<td>16.029</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C34[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n288_s0/I0</td>
</tr>
<tr>
<td>16.987</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C34[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n288_s0/COUT</td>
</tr>
<tr>
<td>16.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C34[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n287_s0/CIN</td>
</tr>
<tr>
<td>17.550</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C34[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n287_s0/SUM</td>
</tr>
<tr>
<td>18.701</td>
<td>1.151</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C33[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n378_s6/I3</td>
</tr>
<tr>
<td>19.503</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R12C33[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n378_s6/F</td>
</tr>
<tr>
<td>19.926</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n378_s4/I2</td>
</tr>
<tr>
<td>20.728</td>
<td>0.802</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n378_s4/F</td>
</tr>
<tr>
<td>21.147</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n378_s1/I1</td>
</tr>
<tr>
<td>22.179</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C32[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n378_s1/F</td>
</tr>
<tr>
<td>22.185</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n378_s0/I0</td>
</tr>
<tr>
<td>23.284</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n378_s0/F</td>
</tr>
<tr>
<td>23.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_6_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C32[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.354, 58.798%; route: 8.899, 39.184%; tC2Q: 0.458, 2.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.581</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.855</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C30[0][A]</td>
<td>svo_hdmi_inst/svo_enc/out_axis_tdata_0_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>R5C30[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_axis_tdata_0_s0/Q</td>
</tr>
<tr>
<td>2.356</td>
<td>1.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n407_s3/I0</td>
</tr>
<tr>
<td>3.455</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R6C32[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n407_s3/F</td>
</tr>
<tr>
<td>3.477</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n404_s3/I1</td>
</tr>
<tr>
<td>4.279</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R6C32[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n404_s3/F</td>
</tr>
<tr>
<td>4.707</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s4/I3</td>
</tr>
<tr>
<td>5.739</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C32[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s4/F</td>
</tr>
<tr>
<td>5.750</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C32[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s2/I2</td>
</tr>
<tr>
<td>6.572</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C32[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s2/F</td>
</tr>
<tr>
<td>6.578</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C32[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n88_s0/I2</td>
</tr>
<tr>
<td>7.610</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R5C32[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n88_s0/F</td>
</tr>
<tr>
<td>9.447</td>
<td>1.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n175_s18/I0</td>
</tr>
<tr>
<td>10.473</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C33[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n175_s18/F</td>
</tr>
<tr>
<td>10.896</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n174_s16/I1</td>
</tr>
<tr>
<td>11.922</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R9C33[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n174_s16/F</td>
</tr>
<tr>
<td>12.346</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C34[3][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n174_s18/I0</td>
</tr>
<tr>
<td>13.445</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R9C34[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n174_s18/F</td>
</tr>
<tr>
<td>14.761</td>
<td>1.315</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C34[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n325_s/I1</td>
</tr>
<tr>
<td>15.462</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C34[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n325_s/SUM</td>
</tr>
<tr>
<td>16.166</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C36[1][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n325_s0/I0</td>
</tr>
<tr>
<td>17.124</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C36[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n325_s0/COUT</td>
</tr>
<tr>
<td>17.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C36[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n324_s0/CIN</td>
</tr>
<tr>
<td>17.687</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C36[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n324_s0/SUM</td>
</tr>
<tr>
<td>18.667</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C32[3][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n378_s5/I0</td>
</tr>
<tr>
<td>19.489</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C32[3][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n378_s5/F</td>
</tr>
<tr>
<td>20.310</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/n379_s3/I1</td>
</tr>
<tr>
<td>21.342</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n379_s3/F</td>
</tr>
<tr>
<td>21.347</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n379_s1/I0</td>
</tr>
<tr>
<td>22.169</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n379_s1/F</td>
</tr>
<tr>
<td>22.175</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/n379_s0/I0</td>
</tr>
<tr>
<td>23.274</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tmds_2/n379_s0/F</td>
</tr>
<tr>
<td>23.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_5_s0/CLK</td>
</tr>
<tr>
<td>39.855</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C32[2][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>16</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 13.935, 61.384%; route: 8.308, 36.597%; tC2Q: 0.458, 2.019%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.417</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/xoff_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/vdma_tdata_0_s135</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/xoff_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C7[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/xoff_3_s0/Q</td>
</tr>
<tr>
<td>1.084</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/vdma_tdata_0_s135/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>svo_hdmi_inst/svo_tcard/vdma_tdata_0_s135/CLK</td>
</tr>
<tr>
<td>0.667</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>svo_hdmi_inst/svo_tcard/vdma_tdata_0_s135</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.627%; tC2Q: 0.333, 58.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.091</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/xoff_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/vdma_tdata_0_s135</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C6[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/xoff_4_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C6[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/xoff_4_s0/Q</td>
</tr>
<tr>
<td>1.091</td>
<td>0.244</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/vdma_tdata_0_s135/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>svo_hdmi_inst/svo_tcard/vdma_tdata_0_s135/CLK</td>
</tr>
<tr>
<td>0.667</td>
<td>0.154</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>svo_hdmi_inst/svo_tcard/vdma_tdata_0_s135</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 42.280%; tC2Q: 0.333, 57.720%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.078</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C33[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/q_out_0_s0/Q</td>
</tr>
<tr>
<td>1.078</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C34</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s4/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C34</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s4/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C34</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.231, 40.960%; tC2Q: 0.333, 59.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.578</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.104</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C35[0][A]</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s2/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R7C35[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s2/Q</td>
</tr>
<tr>
<td>1.104</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C35</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s8/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s8/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C35</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.257, 43.543%; tC2Q: 0.333, 56.457%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.586</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[0][B]</td>
<td>svo_hdmi_inst/svo_tmds_2/q_out_9_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R6C33[0][B]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/q_out_9_s0/Q</td>
</tr>
<tr>
<td>1.111</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s8/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C35</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s8/CLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C35</td>
<td>svo_hdmi_inst/svo_tmds_2/dout_buf2_0_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 44.283%; tC2Q: 0.333, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/out_fifo_rdaddr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_enc/out_fifo_rdaddr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>svo_hdmi_inst/svo_enc/out_fifo_rdaddr_1_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C31[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_fifo_rdaddr_1_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>svo_hdmi_inst/svo_enc/n412_s2/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_enc/n412_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/out_fifo_rdaddr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>svo_hdmi_inst/svo_enc/out_fifo_rdaddr_1_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C31[1][A]</td>
<td>svo_hdmi_inst/svo_enc/out_fifo_rdaddr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/hcursor_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_enc/hcursor_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29[1][A]</td>
<td>svo_hdmi_inst/svo_enc/hcursor_11_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R5C29[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/hcursor_11_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29[1][A]</td>
<td>svo_hdmi_inst/svo_enc/n111_s2/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C29[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_enc/n111_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/hcursor_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29[1][A]</td>
<td>svo_hdmi_inst/svo_enc/hcursor_11_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C29[1][A]</td>
<td>svo_hdmi_inst/svo_enc/hcursor_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_term/p1_xpos_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_term/p1_xpos_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>svo_hdmi_inst/svo_term/p1_xpos_6_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C17[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_term/p1_xpos_6_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>svo_hdmi_inst/svo_term/n809_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_term/n809_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_term/p1_xpos_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>svo_hdmi_inst/svo_term/p1_xpos_6_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C17[0][A]</td>
<td>svo_hdmi_inst/svo_term/p1_xpos_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_term/p1_xpos_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_term/p1_xpos_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>svo_hdmi_inst/svo_term/p1_xpos_10_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_term/p1_xpos_10_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>svo_hdmi_inst/svo_term/n805_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_term/n805_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_term/p1_xpos_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>svo_hdmi_inst/svo_term/p1_xpos_10_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>svo_hdmi_inst/svo_term/p1_xpos_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/hcursor_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/hcursor_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/hcursor_13_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C7[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/hcursor_13_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/n1693_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C7[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/n1693_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C7[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/hcursor_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C7[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/hcursor_13_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C7[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/hcursor_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/b_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/b_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/b_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/b_3_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/n1393_s2/I0</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/n1393_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/b_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/b_3_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C11[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/b_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/rng_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/rng_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/rng_24_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/rng_24_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/n1122_s0/I2</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/n1122_s0/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/rng_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/rng_24_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/rng_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/x_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/x_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/x_8_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C5[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/x_8_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/n1678_s2/I3</td>
</tr>
<tr>
<td>1.221</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C5[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/n1678_s2/F</td>
</tr>
<tr>
<td>1.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C5[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/x_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C5[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/x_8_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C5[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/x_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/wait_for_fifos_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_enc/wait_for_fifos_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>svo_hdmi_inst/svo_enc/wait_for_fifos_0_s1/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/wait_for_fifos_0_s1/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>svo_hdmi_inst/svo_enc/n409_s6/I3</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_enc/n409_s6/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/wait_for_fifos_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>svo_hdmi_inst/svo_enc/wait_for_fifos_0_s1/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>svo_hdmi_inst/svo_enc/wait_for_fifos_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/vcursor_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_enc/vcursor_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>svo_hdmi_inst/svo_enc/vcursor_7_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/vcursor_7_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>svo_hdmi_inst/svo_enc/n86_s2/I0</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_enc/n86_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/vcursor_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>svo_hdmi_inst/svo_enc/vcursor_7_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C31[0][A]</td>
<td>svo_hdmi_inst/svo_enc/vcursor_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/vcursor_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_enc/vcursor_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>svo_hdmi_inst/svo_enc/vcursor_10_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R8C31[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/vcursor_10_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>svo_hdmi_inst/svo_enc/n83_s2/I3</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_enc/n83_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/vcursor_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>svo_hdmi_inst/svo_enc/vcursor_10_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C31[1][A]</td>
<td>svo_hdmi_inst/svo_enc/vcursor_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/vcursor_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_enc/vcursor_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>svo_hdmi_inst/svo_enc/vcursor_13_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R7C30[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/vcursor_13_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>svo_hdmi_inst/svo_enc/n80_s2/I3</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_enc/n80_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/vcursor_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>svo_hdmi_inst/svo_enc/vcursor_13_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C30[0][A]</td>
<td>svo_hdmi_inst/svo_enc/vcursor_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_enc/hcursor_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_enc/hcursor_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>svo_hdmi_inst/svo_enc/hcursor_12_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C29[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/hcursor_12_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>svo_hdmi_inst/svo_enc/n110_s2/I2</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_enc/n110_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_enc/hcursor_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>svo_hdmi_inst/svo_enc/hcursor_12_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C29[0][A]</td>
<td>svo_hdmi_inst/svo_enc/hcursor_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_term/p1_ypos_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_term/p1_ypos_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>svo_hdmi_inst/svo_term/p1_ypos_1_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C15[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_term/p1_ypos_1_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>svo_hdmi_inst/svo_term/n785_s2/I1</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_term/n785_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_term/p1_ypos_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>svo_hdmi_inst/svo_term/p1_ypos_1_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C15[0][A]</td>
<td>svo_hdmi_inst/svo_term/p1_ypos_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_term/p1_ypos_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_term/p1_ypos_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>svo_hdmi_inst/svo_term/p1_ypos_10_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R12C16[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_term/p1_ypos_10_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>svo_hdmi_inst/svo_term/n776_s2/I2</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_term/n776_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_term/p1_ypos_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>svo_hdmi_inst/svo_term/p1_ypos_10_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>svo_hdmi_inst/svo_term/p1_ypos_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_term/p1_xpos_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_term/p1_xpos_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>svo_hdmi_inst/svo_term/p1_xpos_7_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_term/p1_xpos_7_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>svo_hdmi_inst/svo_term/n808_s2/I2</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_term/n808_s2/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_term/p1_xpos_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>svo_hdmi_inst/svo_term/p1_xpos_7_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>svo_hdmi_inst/svo_term/p1_xpos_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/rng_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/rng_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/rng_22_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C8[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/rng_22_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/n1120_s0/I2</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/n1120_s0/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/rng_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/rng_22_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C8[1][A]</td>
<td>svo_hdmi_inst/svo_tcard/rng_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/xoff_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/xoff_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/xoff_1_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R12C5[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/xoff_1_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/n1719_s3/I3</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/n1719_s3/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/xoff_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/xoff_1_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C5[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/xoff_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/x_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/x_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/x_0_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R8C6[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/x_0_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/n1686_s4/I0</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/n1686_s4/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/x_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/x_0_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C6[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/x_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.513</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/svo_tcard/x_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/svo_tcard/x_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/x_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R8C5[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/x_3_s0/Q</td>
</tr>
<tr>
<td>0.850</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/n1683_s4/I3</td>
</tr>
<tr>
<td>1.222</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/svo_tcard/n1683_s4/F</td>
</tr>
<tr>
<td>1.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/svo_tcard/x_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/x_3_s0/CLK</td>
</tr>
<tr>
<td>0.513</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>svo_hdmi_inst/svo_tcard/x_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C26[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.014</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td>svo_hdmi_inst/n141_s1/I1</td>
</tr>
<tr>
<td>3.046</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R5C17[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n141_s1/F</td>
</tr>
<tr>
<td>6.174</td>
<td>3.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.362</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.484</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>6.454</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td>6.409</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.943</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.421%; route: 4.112, 73.398%; tC2Q: 0.458, 8.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C26[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.014</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td>svo_hdmi_inst/n141_s1/I1</td>
</tr>
<tr>
<td>3.046</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R5C17[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n141_s1/F</td>
</tr>
<tr>
<td>6.174</td>
<td>3.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.362</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.484</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>6.454</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td>6.409</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.943</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.421%; route: 4.112, 73.398%; tC2Q: 0.458, 8.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C26[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.014</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td>svo_hdmi_inst/n141_s1/I1</td>
</tr>
<tr>
<td>3.046</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R5C17[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n141_s1/F</td>
</tr>
<tr>
<td>6.174</td>
<td>3.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.968</td>
<td>3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.362</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>6.484</td>
<td>0.121</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>6.454</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td>6.409</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.943</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.421%; route: 4.112, 73.398%; tC2Q: 0.458, 8.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.121, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C26[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.014</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td>svo_hdmi_inst/n141_s1/I1</td>
</tr>
<tr>
<td>3.046</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R5C17[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n141_s1/F</td>
</tr>
<tr>
<td>6.174</td>
<td>3.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.330</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.445</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>10.415</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td>10.370</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.937</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.421%; route: 4.112, 73.398%; tC2Q: 0.458, 8.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C26[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.014</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td>svo_hdmi_inst/n141_s1/I1</td>
</tr>
<tr>
<td>3.046</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R5C17[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n141_s1/F</td>
</tr>
<tr>
<td>6.174</td>
<td>3.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.330</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.445</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>10.415</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td>10.370</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.937</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.421%; route: 4.112, 73.398%; tC2Q: 0.458, 8.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.370</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C26[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.014</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td>svo_hdmi_inst/n141_s1/I1</td>
</tr>
<tr>
<td>3.046</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R5C17[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n141_s1/F</td>
</tr>
<tr>
<td>6.174</td>
<td>3.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>7.936</td>
<td>7.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>7.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>10.330</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>10.445</td>
<td>0.115</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>10.415</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td>10.370</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.937</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>7.936</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.421%; route: 4.112, 73.398%; tC2Q: 0.458, 8.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.115, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C26[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.014</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td>svo_hdmi_inst/n141_s1/I1</td>
</tr>
<tr>
<td>3.046</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R5C17[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n141_s1/F</td>
</tr>
<tr>
<td>6.174</td>
<td>3.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]/PCLK</td>
</tr>
<tr>
<td>40.210</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.421%; route: 4.112, 73.398%; tC2Q: 0.458, 8.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C26[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.014</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td>svo_hdmi_inst/n141_s1/I1</td>
</tr>
<tr>
<td>3.046</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R5C17[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n141_s1/F</td>
</tr>
<tr>
<td>6.174</td>
<td>3.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]/PCLK</td>
</tr>
<tr>
<td>40.210</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.421%; route: 4.112, 73.398%; tC2Q: 0.458, 8.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.210</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.572</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>1.030</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R5C26[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>2.014</td>
<td>0.984</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td>svo_hdmi_inst/n141_s1/I1</td>
</tr>
<tr>
<td>3.046</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>113</td>
<td>R5C17[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n141_s1/F</td>
</tr>
<tr>
<td>6.174</td>
<td>3.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>39.682</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.255</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]/PCLK</td>
</tr>
<tr>
<td>40.210</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>39.682</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 18.421%; route: 4.112, 73.398%; tC2Q: 0.458, 8.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R5C26[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.441</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td>svo_hdmi_inst/n141_s1/I1</td>
</tr>
<tr>
<td>2.167</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>113</td>
<td>R5C17[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n141_s1/F</td>
</tr>
<tr>
<td>3.943</td>
<td>1.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.478</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>2.508</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td>2.521</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 21.168%; route: 2.370, 69.113%; tC2Q: 0.333, 9.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R5C26[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.441</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td>svo_hdmi_inst/n141_s1/I1</td>
</tr>
<tr>
<td>2.167</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>113</td>
<td>R5C17[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n141_s1/F</td>
</tr>
<tr>
<td>3.943</td>
<td>1.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.478</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>2.508</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td>2.521</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 21.168%; route: 2.370, 69.113%; tC2Q: 0.333, 9.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.521</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R5C26[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.441</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td>svo_hdmi_inst/n141_s1/I1</td>
</tr>
<tr>
<td>2.167</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>113</td>
<td>R5C17[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n141_s1/F</td>
</tr>
<tr>
<td>3.943</td>
<td>1.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.394</td>
<td>2.394</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.478</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>2.508</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td>2.521</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.965</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 21.168%; route: 2.370, 69.113%; tC2Q: 0.333, 9.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.085, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.417</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R5C26[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.441</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td>svo_hdmi_inst/n141_s1/I1</td>
</tr>
<tr>
<td>2.167</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>113</td>
<td>R5C17[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n141_s1/F</td>
</tr>
<tr>
<td>3.943</td>
<td>1.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]/PCLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 21.168%; route: 2.370, 69.113%; tC2Q: 0.333, 9.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.417</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R5C26[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.441</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td>svo_hdmi_inst/n141_s1/I1</td>
</tr>
<tr>
<td>2.167</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>113</td>
<td>R5C17[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n141_s1/F</td>
</tr>
<tr>
<td>3.943</td>
<td>1.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]/PCLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 21.168%; route: 2.370, 69.113%; tC2Q: 0.333, 9.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.417</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R5C26[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.441</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td>svo_hdmi_inst/n141_s1/I1</td>
</tr>
<tr>
<td>2.167</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>113</td>
<td>R5C17[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n141_s1/F</td>
</tr>
<tr>
<td>3.943</td>
<td>1.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]/PCLK</td>
</tr>
<tr>
<td>0.526</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 21.168%; route: 2.370, 69.113%; tC2Q: 0.333, 9.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-1.441</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R5C26[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.441</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td>svo_hdmi_inst/n141_s1/I1</td>
</tr>
<tr>
<td>2.167</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>113</td>
<td>R5C17[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n141_s1/F</td>
</tr>
<tr>
<td>3.943</td>
<td>1.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT41[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[0]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.968</td>
<td>-3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.574</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-1.484</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]/FCLK</td>
</tr>
<tr>
<td>-1.454</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
<tr>
<td>-1.441</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT41[A]</td>
<td>svo_hdmi_inst/tmds_serdes[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.971</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 21.168%; route: 2.370, 69.113%; tC2Q: 0.333, 9.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-1.441</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R5C26[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.441</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td>svo_hdmi_inst/n141_s1/I1</td>
</tr>
<tr>
<td>2.167</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>113</td>
<td>R5C17[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n141_s1/F</td>
</tr>
<tr>
<td>3.943</td>
<td>1.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT39[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[1]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.968</td>
<td>-3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.574</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-1.484</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]/FCLK</td>
</tr>
<tr>
<td>-1.454</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
<tr>
<td>-1.441</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT39[A]</td>
<td>svo_hdmi_inst/tmds_serdes[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.971</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 21.168%; route: 2.370, 69.113%; tC2Q: 0.333, 9.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.943</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-1.441</td>
</tr>
<tr>
<td class="label">From</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.330</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>695</td>
<td>TOPSIDE[0]</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.513</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td>svo_hdmi_inst/resetn_clk_pixel_q_3_s0/CLK</td>
</tr>
<tr>
<td>0.846</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R5C26[1][A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/resetn_clk_pixel_q_3_s0/Q</td>
</tr>
<tr>
<td>1.441</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[3][A]</td>
<td>svo_hdmi_inst/n141_s1/I1</td>
</tr>
<tr>
<td>2.167</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>113</td>
<td>R5C17[3][A]</td>
<td style=" background: #97FFFF;">svo_hdmi_inst/n141_s1/F</td>
</tr>
<tr>
<td>3.943</td>
<td>1.776</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT38[A]</td>
<td style=" font-weight:bold;">svo_hdmi_inst/tmds_serdes[2]/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-3.968</td>
<td>-3.968</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-3.968</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-1.574</td>
<td>2.394</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_R</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-1.484</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]/FCLK</td>
</tr>
<tr>
<td>-1.454</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
<tr>
<td>-1.441</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT38[A]</td>
<td>svo_hdmi_inst/tmds_serdes[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.971</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-3.968</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.183, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 21.168%; route: 2.370, 69.113%; tC2Q: 0.333, 9.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Reset_Sync/reset_cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_Reset_Sync/reset_cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_Reset_Sync/reset_cnt_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_Reset_Sync/reset_cnt_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>u_Reset_Sync/reset_cnt_0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst/locked_clk_q_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst/locked_clk_q_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst/locked_clk_q_0_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst/svo_tcard/hcursor_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst/svo_tcard/hcursor_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst/svo_tcard/hcursor_9_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst/svo_tcard/vcursor_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst/svo_tcard/vcursor_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst/svo_tcard/vcursor_4_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst/svo_tcard/yoff_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst/svo_tcard/yoff_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst/svo_tcard/yoff_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst/svo_tcard/vdma_tdata_0_s224</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst/svo_tcard/vdma_tdata_0_s224/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst/svo_tcard/vdma_tdata_0_s224/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q1_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q1_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst/svo_overlay/svo_buf_in/svo_axis_pipe/tdata_q1_16_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst/svo_enc/pixel_fifo_pixel_fifo_RAMREG_3_G[14]_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst/svo_enc/pixel_fifo_pixel_fifo_RAMREG_3_G[14]_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst/svo_enc/pixel_fifo_pixel_fifo_RAMREG_3_G[14]_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>18.517</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>19.767</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>svo_hdmi_inst/svo_enc/pixel_fifo_pixel_fifo_RAMREG_3_G[13]_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>19.841</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>20.171</td>
<td>0.330</td>
<td>tCL</td>
<td>FF</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>20.428</td>
<td>0.257</td>
<td>tNET</td>
<td>FF</td>
<td>svo_hdmi_inst/svo_enc/pixel_fifo_pixel_fifo_RAMREG_3_G[13]_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>39.682</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_div_5/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.013</td>
<td>0.330</td>
<td>tCL</td>
<td>RR</td>
<td>u_div_5/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>40.196</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>svo_hdmi_inst/svo_enc/pixel_fifo_pixel_fifo_RAMREG_3_G[13]_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>695</td>
<td>clk_p</td>
<td>0.234</td>
<td>0.659</td>
</tr>
<tr>
<td>113</td>
<td>n141_5</td>
<td>0.234</td>
<td>3.613</td>
</tr>
<tr>
<td>96</td>
<td>pixel_fifo_rdaddr[2]</td>
<td>29.200</td>
<td>3.156</td>
</tr>
<tr>
<td>69</td>
<td>n169_7</td>
<td>34.070</td>
<td>3.110</td>
</tr>
<tr>
<td>69</td>
<td>n169_5</td>
<td>32.578</td>
<td>1.351</td>
</tr>
<tr>
<td>60</td>
<td>n1888_6</td>
<td>33.564</td>
<td>4.578</td>
</tr>
<tr>
<td>51</td>
<td>pixel_fifo_rdaddr[1]</td>
<td>29.122</td>
<td>2.168</td>
</tr>
<tr>
<td>47</td>
<td>n2519_5</td>
<td>33.191</td>
<td>1.987</td>
</tr>
<tr>
<td>43</td>
<td>vdma_tdata_0_141</td>
<td>35.237</td>
<td>1.986</td>
</tr>
<tr>
<td>42</td>
<td>n1088_5</td>
<td>22.608</td>
<td>2.805</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R11C24</td>
<td>88.89%</td>
</tr>
<tr>
<td>R6C17</td>
<td>84.72%</td>
</tr>
<tr>
<td>R8C19</td>
<td>81.94%</td>
</tr>
<tr>
<td>R14C17</td>
<td>79.17%</td>
</tr>
<tr>
<td>R12C5</td>
<td>79.17%</td>
</tr>
<tr>
<td>R12C16</td>
<td>79.17%</td>
</tr>
<tr>
<td>R12C22</td>
<td>79.17%</td>
</tr>
<tr>
<td>R8C15</td>
<td>77.78%</td>
</tr>
<tr>
<td>R7C16</td>
<td>77.78%</td>
</tr>
<tr>
<td>R7C30</td>
<td>77.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_osc -period 37.037 -waveform {0 18.518} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
