# Gemini_IP Regression Results

Generated on: Sun Dec 21 20:18:58 2025

**Overall- **Total Tests**: 30
- **Passed**: 30
- **Failed**: 0
- **Pass Rate**: 100.00%

| Test Name | Status | Description |
| :--- | :---: | :--- |
| SV_AXI_8 | ✅ PASS | SystemVerilog AXI 8-bit via Verilator |
| SV_AXI_16 | ✅ PASS | SystemVerilog AXI 16-bit via Verilator |
| SV_AXI_32 | ✅ PASS | SystemVerilog AXI 32-bit via Verilator |
| SV_APB_8 | ✅ PASS | SystemVerilog APB 8-bit via Verilator |
| SV_APB_16 | ✅ PASS | SystemVerilog APB 16-bit via Verilator |
| SV_APB_32 | ✅ PASS | SystemVerilog APB 32-bit via Verilator |
| SV_WB_8 | ✅ PASS | SystemVerilog WB 8-bit via Verilator |
| SV_WB_16 | ✅ PASS | SystemVerilog WB 16-bit via Verilator |
| SV_WB_32 | ✅ PASS | SystemVerilog WB 32-bit via Verilator |
| VHDL_AXI_8 | ✅ PASS | VHDL AXI 8-bit via GHDL |
| VHDL_AXI_16 | ✅ PASS | VHDL AXI 16-bit via GHDL |
| VHDL_AXI_32 | ✅ PASS | VHDL AXI 32-bit via GHDL |
| VHDL_APB_8 | ✅ PASS | VHDL APB 8-bit via GHDL |
| VHDL_APB_16 | ✅ PASS | VHDL APB 16-bit via GHDL |
| VHDL_APB_32 | ✅ PASS | VHDL APB 32-bit via GHDL |
| VHDL_WB_8 | ✅ PASS | VHDL WB 8-bit via GHDL |
| VHDL_WB_16 | ✅ PASS | VHDL WB 16-bit via GHDL |
| VHDL_WB_32 | ✅ PASS | VHDL WB 32-bit via GHDL |
| Xilinx_Native | ✅ PASS | Xilinx xsim native directed test |
| ModelSim_Native | ✅ PASS | ModelSim vsim native directed test |
| Icarus_Native | ✅ PASS | Icarus iverilog native directed test |
| GHDL_Native | ✅ PASS | GHDL native directed test |
| UVM_APB_Test | PASS | UVM APB Verification (Xilinx) |
| UVM_AXI_Test | PASS | UVM AXI Verification (Xilinx) |
| UVM_WB_Test | PASS | UVM Wishbone Verification (Xilinx) |
| UVM_APB_Random_Test | PASS | UVM APB Random Verification |
| UVM_AXI_Random_Test | PASS | UVM AXI Random Verification |
| UVM_WB_Random_Test | PASS | UVM WB Random Verification |
| Formal_Verification | ✅ PASS | SymbiYosys Formal Verification |
| Linting | ✅ PASS | SystemVerilog and VHDL linting |
