# EX NO: 05 - DESIGN & IMPLEMENTATION OF 1-BIT FULL ADDER USING CADENCE VIRTUOSO

## AIM:
The aim is to design and implement a 1-bit Full Adder using Cadence Virtuoso and verify its functionality through transient analysis simulation.

## TOOLS REQUIRED:
### Cadence Virtuoso Suite
~~~
- **Virtuoso Schematic Editor** (for circuit design)
- **Spectre Simulator** (for circuit simulation)
~~~
### PROCESS DESIGN KIT (PDK):
- CMOS technology library

### COMPUTER SYSTEM:
- Minimum **4GB RAM** and a **multi-core processor**

## PROCEDURE:

### 1. Launch Cadence Virtuoso Environment:
~~~
- Open the **Cadence Virtuoso** tool and set up the working library.
- Create a new **schematic cell view** for the 1-bit Full Adder design.
~~~
### 2. Schematic Design:
~~~
- Select **NMOS and PMOS transistors** from the library.
- Construct the **Full Adder circuit** using **CMOS**.
- Connect the inputs (**A, B, Cin**) and outputs (**Sum, Cout**) properly.
~~~
### 3. Simulation:
~~~
- Check the design for **errors** and proceed with simulation.
- Launch the **Analog Design Environment (ADE)**.
- Perform **transient analysis** to verify the output logic.
- Set up **input stimulus** and analyze the **output waveform**.
~~~
## CIRCUIT DIAGRAM:
![Screenshot 2025-03-28 193352](https://github.com/user-attachments/assets/08a3dce3-1de0-4f1e-b050-7c3569490edd)


## TRUTH TABLE OF 1-BIT FULL ADDER:
![image](https://github.com/user-attachments/assets/328fae3c-b83a-4cd6-b394-54323dc59673)


## SCHEMATIC DIAGRAM:
### 1. SCHEMATIC OF 1-BIT FULL ADDER:
![Screenshot (245)](https://github.com/user-attachments/assets/0b978fcf-a0e1-4657-ac81-5e5b2b82e754)

![image](https://github.com/user-attachments/assets/1a962018-9d6b-4246-ab5f-424602551e87)



## OUTPUT:
### TRANSIENT ANALYSIS OUTPUT:
![image](https://github.com/user-attachments/assets/e0108848-fbf5-446a-8dcc-00cdddef2cb9)

![Screenshot (246)](https://github.com/user-attachments/assets/b8398e79-9639-44a5-962c-d3870ab603e3)


## RESULT:
1. Successfully designed the **1-bit Full Adder** schematic using **Cadence Virtuoso**.
2. Performed **transient analysis**, verifying the correct operation of the **Full Adder**.
3. Observed **correct logic switching behavior** in response to input signals.
