Flow report for bram
Sun Jul 07 11:23:21 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Flow Summary                                                                  ;
+---------------------------------+---------------------------------------------+
; Flow Status                     ; Successful - Sun Jul 07 11:23:21 2024       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; bram                                        ;
; Top-level Entity Name           ; data_translater                             ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 643 / 32,070 ( 2 % )                        ;
; Total registers                 ; 1277                                        ;
; Total pins                      ; 137 / 457 ( 30 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,097,280 / 4,065,280 ( 52 % )              ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1 / 6 ( 17 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                               ;
+---------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 07/07/2024 11:19:22 ;
; Main task         ; Compilation         ;
; Revision Name     ; bram                ;
+-------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                              ;
+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------------+------------------+
; Assignment Name                      ; Value                                                                                                                                             ; Default Value ; Entity Name     ; Section Id       ;
+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------------+------------------+
; ALLOW_REGISTER_MERGING               ; Off                                                                                                                                               ; On            ; --              ; --               ;
; ALLOW_REGISTER_RETIMING              ; Off                                                                                                                                               ; On            ; --              ; --               ;
; COMPILER_SIGNATURE_ID                ; 104096148007027.172036556222836                                                                                                                   ; --            ; --              ; --               ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                                                                                                                                ; --            ; --              ; VGA_tb           ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; VGA_tb                                                                                                                                            ; --            ; --              ; eda_simulation   ;
; EDA_OUTPUT_DATA_FORMAT               ; Systemverilog Hdl                                                                                                                                 ; --            ; --              ; eda_simulation   ;
; EDA_RUN_TOOL_AUTOMATICALLY           ; Off                                                                                                                                               ; --            ; --              ; eda_simulation   ;
; EDA_SIMULATION_TOOL                  ; ModelSim-Altera (SystemVerilog)                                                                                                                   ; <None>        ; --              ; --               ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE                                                                                                                                   ; --            ; --              ; eda_simulation   ;
; EDA_TEST_BENCH_FILE                  ; ../testbench/VGA_tb.sv                                                                                                                            ; --            ; --              ; VGA_tb           ;
; EDA_TEST_BENCH_MODULE_NAME           ; VGA_tb                                                                                                                                            ; --            ; --              ; VGA_tb           ;
; EDA_TEST_BENCH_NAME                  ; VGA_tb                                                                                                                                            ; --            ; --              ; eda_simulation   ;
; EDA_TIME_SCALE                       ; 1 ps                                                                                                                                              ; --            ; --              ; eda_simulation   ;
; ENABLE_SIGNALTAP                     ; On                                                                                                                                                ; --            ; --              ; --               ;
; MAX_CORE_JUNCTION_TEMP               ; 85                                                                                                                                                ; --            ; --              ; --               ;
; MIN_CORE_JUNCTION_TEMP               ; 0                                                                                                                                                 ; --            ; --              ; --               ;
; MISC_FILE                            ; VGA_40MHz.cmp                                                                                                                                     ; --            ; --              ; --               ;
; MISC_FILE                            ; VGA_40MHz_sim/VGA_40MHz.vo                                                                                                                        ; --            ; --              ; --               ;
; PARTITION_COLOR                      ; -- (Not supported for targeted family)                                                                                                            ; --            ; data_translater ; Top              ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; -- (Not supported for targeted family)                                                                                                            ; --            ; data_translater ; Top              ;
; PARTITION_NETLIST_TYPE               ; -- (Not supported for targeted family)                                                                                                            ; --            ; data_translater ; Top              ;
; POWER_BOARD_THERMAL_MODEL            ; None (CONSERVATIVE)                                                                                                                               ; --            ; --              ; --               ;
; POWER_PRESET_COOLING_SOLUTION        ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                                                                             ; --            ; --              ; --               ;
; PROJECT_OUTPUT_DIRECTORY             ; output_files                                                                                                                                      ; --            ; --              ; --               ;
; REMOVE_DUPLICATE_REGISTERS           ; Off                                                                                                                                               ; On            ; --              ; --               ;
; ROUTER_CLOCKING_TOPOLOGY_ANALYSIS    ; On                                                                                                                                                ; Off           ; --              ; --               ;
; SLD_FILE                             ; db/stp2_auto_stripped.stp                                                                                                                         ; --            ; --              ; --               ;
; SLD_NODE_CREATOR_ID                  ; 110                                                                                                                                               ; --            ; --              ; auto_signaltap_0 ;
; SLD_NODE_ENTITY_NAME                 ; sld_signaltap                                                                                                                                     ; --            ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_RAM_BLOCK_TYPE=AUTO                                                                                                                           ; --            ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_NODE_INFO=805334528                                                                                                                           ; --            ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_POWER_UP_TRIGGER=0                                                                                                                            ; --            ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                                                                     ; --            ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                                                        ; --            ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                                                    ; --            ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STATE_BITS=11                                                                                                                                 ; --            ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_BUFFER_FULL_STOP=1                                                                                                                            ; --            ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                                                      ; --            ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_INCREMENTAL_ROUTING=1                                                                                                                         ; --            ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_LEVEL=1                                                                                                                               ; --            ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_IN_ENABLED=0                                                                                                                          ; --            ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_PIPELINE=0                                                                                                                            ; --            ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_RAM_PIPELINE=0                                                                                                                                ; --            ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_COUNTER_PIPELINE=0                                                                                                                            ; --            ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                                                              ; --            ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                                                      ; --            ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                                                     ; --            ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_SEGMENT_SIZE=65536                                                                                                                            ; --            ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_SAMPLE_DEPTH=65536                                                                                                                            ; --            ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_DATA_BITS=32                                                                                                                                  ; --            ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_TRIGGER_BITS=32                                                                                                                               ; --            ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_STORAGE_QUALIFIER_BITS=32                                                                                                                     ; --            ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_INVERSION_MASK=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --            ; --              ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT        ; SLD_INVERSION_MASK_LENGTH=126                                                                                                                     ; --            ; --              ; auto_signaltap_0 ;
; SPD_FILE                             ; VGA_40MHz.spd                                                                                                                                     ; --            ; --              ; --               ;
; SYNTHESIS_ONLY_QIP                   ; On                                                                                                                                                ; --            ; --              ; --               ;
; SYNTH_MESSAGE_LEVEL                  ; High                                                                                                                                              ; Medium        ; --              ; --               ;
; TOP_LEVEL_ENTITY                     ; data_translater                                                                                                                                   ; bram          ; --              ; --               ;
; USE_SIGNALTAP_FILE                   ; output_files/stp2.stp                                                                                                                             ; --            ; --              ; --               ;
+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-----------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:37     ; 1.0                     ; 4989 MB             ; 00:00:29                           ;
; Fitter               ; 00:02:44     ; 1.3                     ; 7425 MB             ; 00:05:43                           ;
; Assembler            ; 00:00:10     ; 1.0                     ; 4893 MB             ; 00:00:09                           ;
; Timing Analyzer      ; 00:00:17     ; 3.3                     ; 5371 MB             ; 00:00:39                           ;
; EDA Netlist Writer   ; 00:00:04     ; 1.0                     ; 4917 MB             ; 00:00:03                           ;
; Total                ; 00:03:52     ; --                      ; --                  ; 00:07:03                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; Laptop           ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; Laptop           ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; Laptop           ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; Laptop           ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; Laptop           ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off bad_apple -c bram
quartus_fit --read_settings_files=off --write_settings_files=off bad_apple -c bram
quartus_asm --read_settings_files=off --write_settings_files=off bad_apple -c bram
quartus_sta bad_apple -c bram
quartus_eda --read_settings_files=off --write_settings_files=off bad_apple -c bram



