#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ab6f10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1a85320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1a8ca90 .functor NOT 1, L_0x1ae2c90, C4<0>, C4<0>, C4<0>;
L_0x1ae2a70 .functor XOR 2, L_0x1ae2910, L_0x1ae29d0, C4<00>, C4<00>;
L_0x1ae2b80 .functor XOR 2, L_0x1ae2a70, L_0x1ae2ae0, C4<00>, C4<00>;
v0x1adf370_0 .net *"_ivl_10", 1 0, L_0x1ae2ae0;  1 drivers
v0x1adf470_0 .net *"_ivl_12", 1 0, L_0x1ae2b80;  1 drivers
v0x1adf550_0 .net *"_ivl_2", 1 0, L_0x1ae2850;  1 drivers
v0x1adf610_0 .net *"_ivl_4", 1 0, L_0x1ae2910;  1 drivers
v0x1adf6f0_0 .net *"_ivl_6", 1 0, L_0x1ae29d0;  1 drivers
v0x1adf820_0 .net *"_ivl_8", 1 0, L_0x1ae2a70;  1 drivers
v0x1adf900_0 .net "a", 0 0, v0x1add2b0_0;  1 drivers
v0x1adf9a0_0 .net "b", 0 0, v0x1add350_0;  1 drivers
v0x1adfa40_0 .net "c", 0 0, v0x1add3f0_0;  1 drivers
v0x1adfae0_0 .var "clk", 0 0;
v0x1adfb80_0 .net "d", 0 0, v0x1add530_0;  1 drivers
v0x1adfc20_0 .net "out_pos_dut", 0 0, L_0x1ae26c0;  1 drivers
v0x1adfcc0_0 .net "out_pos_ref", 0 0, L_0x1ae1300;  1 drivers
v0x1adfd60_0 .net "out_sop_dut", 0 0, L_0x1ae1b70;  1 drivers
v0x1adfe00_0 .net "out_sop_ref", 0 0, L_0x1ab8420;  1 drivers
v0x1adfea0_0 .var/2u "stats1", 223 0;
v0x1adff40_0 .var/2u "strobe", 0 0;
v0x1ae00f0_0 .net "tb_match", 0 0, L_0x1ae2c90;  1 drivers
v0x1ae01c0_0 .net "tb_mismatch", 0 0, L_0x1a8ca90;  1 drivers
v0x1ae0260_0 .net "wavedrom_enable", 0 0, v0x1add800_0;  1 drivers
v0x1ae0330_0 .net "wavedrom_title", 511 0, v0x1add8a0_0;  1 drivers
L_0x1ae2850 .concat [ 1 1 0 0], L_0x1ae1300, L_0x1ab8420;
L_0x1ae2910 .concat [ 1 1 0 0], L_0x1ae1300, L_0x1ab8420;
L_0x1ae29d0 .concat [ 1 1 0 0], L_0x1ae26c0, L_0x1ae1b70;
L_0x1ae2ae0 .concat [ 1 1 0 0], L_0x1ae1300, L_0x1ab8420;
L_0x1ae2c90 .cmp/eeq 2, L_0x1ae2850, L_0x1ae2b80;
S_0x1a897c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1a85320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1a8ce70 .functor AND 1, v0x1add3f0_0, v0x1add530_0, C4<1>, C4<1>;
L_0x1a8d250 .functor NOT 1, v0x1add2b0_0, C4<0>, C4<0>, C4<0>;
L_0x1a8d630 .functor NOT 1, v0x1add350_0, C4<0>, C4<0>, C4<0>;
L_0x1a8d8b0 .functor AND 1, L_0x1a8d250, L_0x1a8d630, C4<1>, C4<1>;
L_0x1aa4a00 .functor AND 1, L_0x1a8d8b0, v0x1add3f0_0, C4<1>, C4<1>;
L_0x1ab8420 .functor OR 1, L_0x1a8ce70, L_0x1aa4a00, C4<0>, C4<0>;
L_0x1ae0780 .functor NOT 1, v0x1add350_0, C4<0>, C4<0>, C4<0>;
L_0x1ae07f0 .functor OR 1, L_0x1ae0780, v0x1add530_0, C4<0>, C4<0>;
L_0x1ae0900 .functor AND 1, v0x1add3f0_0, L_0x1ae07f0, C4<1>, C4<1>;
L_0x1ae09c0 .functor NOT 1, v0x1add2b0_0, C4<0>, C4<0>, C4<0>;
L_0x1ae0a90 .functor OR 1, L_0x1ae09c0, v0x1add350_0, C4<0>, C4<0>;
L_0x1ae0b00 .functor AND 1, L_0x1ae0900, L_0x1ae0a90, C4<1>, C4<1>;
L_0x1ae0c80 .functor NOT 1, v0x1add350_0, C4<0>, C4<0>, C4<0>;
L_0x1ae0cf0 .functor OR 1, L_0x1ae0c80, v0x1add530_0, C4<0>, C4<0>;
L_0x1ae0c10 .functor AND 1, v0x1add3f0_0, L_0x1ae0cf0, C4<1>, C4<1>;
L_0x1ae0e80 .functor NOT 1, v0x1add2b0_0, C4<0>, C4<0>, C4<0>;
L_0x1ae0f80 .functor OR 1, L_0x1ae0e80, v0x1add530_0, C4<0>, C4<0>;
L_0x1ae1040 .functor AND 1, L_0x1ae0c10, L_0x1ae0f80, C4<1>, C4<1>;
L_0x1ae11f0 .functor XNOR 1, L_0x1ae0b00, L_0x1ae1040, C4<0>, C4<0>;
v0x1a8c3c0_0 .net *"_ivl_0", 0 0, L_0x1a8ce70;  1 drivers
v0x1a8c7c0_0 .net *"_ivl_12", 0 0, L_0x1ae0780;  1 drivers
v0x1a8cba0_0 .net *"_ivl_14", 0 0, L_0x1ae07f0;  1 drivers
v0x1a8cf80_0 .net *"_ivl_16", 0 0, L_0x1ae0900;  1 drivers
v0x1a8d360_0 .net *"_ivl_18", 0 0, L_0x1ae09c0;  1 drivers
v0x1a8d740_0 .net *"_ivl_2", 0 0, L_0x1a8d250;  1 drivers
v0x1a8d9c0_0 .net *"_ivl_20", 0 0, L_0x1ae0a90;  1 drivers
v0x1adb820_0 .net *"_ivl_24", 0 0, L_0x1ae0c80;  1 drivers
v0x1adb900_0 .net *"_ivl_26", 0 0, L_0x1ae0cf0;  1 drivers
v0x1adb9e0_0 .net *"_ivl_28", 0 0, L_0x1ae0c10;  1 drivers
v0x1adbac0_0 .net *"_ivl_30", 0 0, L_0x1ae0e80;  1 drivers
v0x1adbba0_0 .net *"_ivl_32", 0 0, L_0x1ae0f80;  1 drivers
v0x1adbc80_0 .net *"_ivl_36", 0 0, L_0x1ae11f0;  1 drivers
L_0x7f2b6340c018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1adbd40_0 .net *"_ivl_38", 0 0, L_0x7f2b6340c018;  1 drivers
v0x1adbe20_0 .net *"_ivl_4", 0 0, L_0x1a8d630;  1 drivers
v0x1adbf00_0 .net *"_ivl_6", 0 0, L_0x1a8d8b0;  1 drivers
v0x1adbfe0_0 .net *"_ivl_8", 0 0, L_0x1aa4a00;  1 drivers
v0x1adc0c0_0 .net "a", 0 0, v0x1add2b0_0;  alias, 1 drivers
v0x1adc180_0 .net "b", 0 0, v0x1add350_0;  alias, 1 drivers
v0x1adc240_0 .net "c", 0 0, v0x1add3f0_0;  alias, 1 drivers
v0x1adc300_0 .net "d", 0 0, v0x1add530_0;  alias, 1 drivers
v0x1adc3c0_0 .net "out_pos", 0 0, L_0x1ae1300;  alias, 1 drivers
v0x1adc480_0 .net "out_sop", 0 0, L_0x1ab8420;  alias, 1 drivers
v0x1adc540_0 .net "pos0", 0 0, L_0x1ae0b00;  1 drivers
v0x1adc600_0 .net "pos1", 0 0, L_0x1ae1040;  1 drivers
L_0x1ae1300 .functor MUXZ 1, L_0x7f2b6340c018, L_0x1ae0b00, L_0x1ae11f0, C4<>;
S_0x1adc780 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1a85320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1add2b0_0 .var "a", 0 0;
v0x1add350_0 .var "b", 0 0;
v0x1add3f0_0 .var "c", 0 0;
v0x1add490_0 .net "clk", 0 0, v0x1adfae0_0;  1 drivers
v0x1add530_0 .var "d", 0 0;
v0x1add620_0 .var/2u "fail", 0 0;
v0x1add6c0_0 .var/2u "fail1", 0 0;
v0x1add760_0 .net "tb_match", 0 0, L_0x1ae2c90;  alias, 1 drivers
v0x1add800_0 .var "wavedrom_enable", 0 0;
v0x1add8a0_0 .var "wavedrom_title", 511 0;
E_0x1a98440/0 .event negedge, v0x1add490_0;
E_0x1a98440/1 .event posedge, v0x1add490_0;
E_0x1a98440 .event/or E_0x1a98440/0, E_0x1a98440/1;
S_0x1adcab0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1adc780;
 .timescale -12 -12;
v0x1adccf0_0 .var/2s "i", 31 0;
E_0x1a982e0 .event posedge, v0x1add490_0;
S_0x1adcdf0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1adc780;
 .timescale -12 -12;
v0x1adcff0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1add0d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1adc780;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1adda80 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1a85320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1ae14b0 .functor AND 1, v0x1add3f0_0, v0x1add530_0, C4<1>, C4<1>;
L_0x1ae1760 .functor NOT 1, v0x1add2b0_0, C4<0>, C4<0>, C4<0>;
L_0x1ae17f0 .functor NOT 1, v0x1add350_0, C4<0>, C4<0>, C4<0>;
L_0x1ae1970 .functor AND 1, L_0x1ae1760, L_0x1ae17f0, C4<1>, C4<1>;
L_0x1ae1ab0 .functor AND 1, L_0x1ae1970, v0x1add3f0_0, C4<1>, C4<1>;
L_0x1ae1b70 .functor OR 1, L_0x1ae14b0, L_0x1ae1ab0, C4<0>, C4<0>;
L_0x1ae1d10 .functor NOT 1, v0x1add350_0, C4<0>, C4<0>, C4<0>;
L_0x1ae1d80 .functor OR 1, L_0x1ae1d10, v0x1add530_0, C4<0>, C4<0>;
L_0x1ae1e90 .functor AND 1, v0x1add3f0_0, L_0x1ae1d80, C4<1>, C4<1>;
L_0x1ae1f50 .functor NOT 1, v0x1add2b0_0, C4<0>, C4<0>, C4<0>;
L_0x1ae2130 .functor OR 1, L_0x1ae1f50, v0x1add350_0, C4<0>, C4<0>;
L_0x1ae21a0 .functor AND 1, L_0x1ae1e90, L_0x1ae2130, C4<1>, C4<1>;
L_0x1ae2320 .functor NOT 1, v0x1add2b0_0, C4<0>, C4<0>, C4<0>;
L_0x1ae2390 .functor OR 1, L_0x1ae2320, v0x1add530_0, C4<0>, C4<0>;
L_0x1ae22b0 .functor AND 1, v0x1add3f0_0, L_0x1ae2390, C4<1>, C4<1>;
L_0x1ae2520 .functor XNOR 1, L_0x1ae21a0, L_0x1ae22b0, C4<0>, C4<0>;
v0x1addc40_0 .net *"_ivl_12", 0 0, L_0x1ae1d10;  1 drivers
v0x1addd20_0 .net *"_ivl_14", 0 0, L_0x1ae1d80;  1 drivers
v0x1adde00_0 .net *"_ivl_16", 0 0, L_0x1ae1e90;  1 drivers
v0x1addef0_0 .net *"_ivl_18", 0 0, L_0x1ae1f50;  1 drivers
v0x1addfd0_0 .net *"_ivl_2", 0 0, L_0x1ae1760;  1 drivers
v0x1ade100_0 .net *"_ivl_20", 0 0, L_0x1ae2130;  1 drivers
v0x1ade1e0_0 .net *"_ivl_24", 0 0, L_0x1ae2320;  1 drivers
v0x1ade2c0_0 .net *"_ivl_26", 0 0, L_0x1ae2390;  1 drivers
v0x1ade3a0_0 .net *"_ivl_30", 0 0, L_0x1ae2520;  1 drivers
L_0x7f2b6340c060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ade4f0_0 .net *"_ivl_32", 0 0, L_0x7f2b6340c060;  1 drivers
v0x1ade5d0_0 .net *"_ivl_4", 0 0, L_0x1ae17f0;  1 drivers
v0x1ade6b0_0 .net *"_ivl_6", 0 0, L_0x1ae1970;  1 drivers
v0x1ade790_0 .net "a", 0 0, v0x1add2b0_0;  alias, 1 drivers
v0x1ade830_0 .net "b", 0 0, v0x1add350_0;  alias, 1 drivers
v0x1ade920_0 .net "c", 0 0, v0x1add3f0_0;  alias, 1 drivers
v0x1adea10_0 .net "d", 0 0, v0x1add530_0;  alias, 1 drivers
v0x1adeb00_0 .net "out_pos", 0 0, L_0x1ae26c0;  alias, 1 drivers
v0x1adecd0_0 .net "out_sop", 0 0, L_0x1ae1b70;  alias, 1 drivers
v0x1aded90_0 .net "pos0", 0 0, L_0x1ae21a0;  1 drivers
v0x1adee50_0 .net "pos1", 0 0, L_0x1ae22b0;  1 drivers
v0x1adef10_0 .net "sop_term1", 0 0, L_0x1ae14b0;  1 drivers
v0x1adefd0_0 .net "sop_term2", 0 0, L_0x1ae1ab0;  1 drivers
L_0x1ae26c0 .functor MUXZ 1, L_0x7f2b6340c060, L_0x1ae21a0, L_0x1ae2520, C4<>;
S_0x1adf150 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1a85320;
 .timescale -12 -12;
E_0x1a819f0 .event anyedge, v0x1adff40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1adff40_0;
    %nor/r;
    %assign/vec4 v0x1adff40_0, 0;
    %wait E_0x1a819f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1adc780;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1add620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1add6c0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1adc780;
T_4 ;
    %wait E_0x1a98440;
    %load/vec4 v0x1add760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1add620_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1adc780;
T_5 ;
    %wait E_0x1a982e0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1add530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1add3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1add350_0, 0;
    %assign/vec4 v0x1add2b0_0, 0;
    %wait E_0x1a982e0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1add530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1add3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1add350_0, 0;
    %assign/vec4 v0x1add2b0_0, 0;
    %wait E_0x1a982e0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1add530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1add3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1add350_0, 0;
    %assign/vec4 v0x1add2b0_0, 0;
    %wait E_0x1a982e0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1add530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1add3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1add350_0, 0;
    %assign/vec4 v0x1add2b0_0, 0;
    %wait E_0x1a982e0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1add530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1add3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1add350_0, 0;
    %assign/vec4 v0x1add2b0_0, 0;
    %wait E_0x1a982e0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1add530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1add3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1add350_0, 0;
    %assign/vec4 v0x1add2b0_0, 0;
    %wait E_0x1a982e0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1add530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1add3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1add350_0, 0;
    %assign/vec4 v0x1add2b0_0, 0;
    %wait E_0x1a982e0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1add530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1add3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1add350_0, 0;
    %assign/vec4 v0x1add2b0_0, 0;
    %wait E_0x1a982e0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1add530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1add3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1add350_0, 0;
    %assign/vec4 v0x1add2b0_0, 0;
    %wait E_0x1a982e0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1add530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1add3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1add350_0, 0;
    %assign/vec4 v0x1add2b0_0, 0;
    %wait E_0x1a982e0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1add530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1add3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1add350_0, 0;
    %assign/vec4 v0x1add2b0_0, 0;
    %wait E_0x1a982e0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1add530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1add3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1add350_0, 0;
    %assign/vec4 v0x1add2b0_0, 0;
    %wait E_0x1a982e0;
    %load/vec4 v0x1add620_0;
    %store/vec4 v0x1add6c0_0, 0, 1;
    %fork t_1, S_0x1adcab0;
    %jmp t_0;
    .scope S_0x1adcab0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1adccf0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1adccf0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1a982e0;
    %load/vec4 v0x1adccf0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1add530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1add3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1add350_0, 0;
    %assign/vec4 v0x1add2b0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1adccf0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1adccf0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1adc780;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a98440;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1add530_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1add3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1add350_0, 0;
    %assign/vec4 v0x1add2b0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1add620_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1add6c0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1a85320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1adfae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1adff40_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1a85320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1adfae0_0;
    %inv;
    %store/vec4 v0x1adfae0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1a85320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1add490_0, v0x1ae01c0_0, v0x1adf900_0, v0x1adf9a0_0, v0x1adfa40_0, v0x1adfb80_0, v0x1adfe00_0, v0x1adfd60_0, v0x1adfcc0_0, v0x1adfc20_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1a85320;
T_9 ;
    %load/vec4 v0x1adfea0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1adfea0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1adfea0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1adfea0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1adfea0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1adfea0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1adfea0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1adfea0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1adfea0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1adfea0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1a85320;
T_10 ;
    %wait E_0x1a98440;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1adfea0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1adfea0_0, 4, 32;
    %load/vec4 v0x1ae00f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1adfea0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1adfea0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1adfea0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1adfea0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1adfe00_0;
    %load/vec4 v0x1adfe00_0;
    %load/vec4 v0x1adfd60_0;
    %xor;
    %load/vec4 v0x1adfe00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1adfea0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1adfea0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1adfea0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1adfea0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1adfcc0_0;
    %load/vec4 v0x1adfcc0_0;
    %load/vec4 v0x1adfc20_0;
    %xor;
    %load/vec4 v0x1adfcc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1adfea0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1adfea0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1adfea0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1adfea0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can5_depth0/machine/ece241_2013_q2/iter0/response3/top_module.sv";
