
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//look_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000400e20 <.init>:
  400e20:	stp	x29, x30, [sp, #-16]!
  400e24:	mov	x29, sp
  400e28:	bl	401714 <ferror@plt+0x674>
  400e2c:	ldp	x29, x30, [sp], #16
  400e30:	ret

Disassembly of section .plt:

0000000000400e40 <_exit@plt-0x20>:
  400e40:	stp	x16, x30, [sp, #-16]!
  400e44:	adrp	x16, 412000 <ferror@plt+0x10f60>
  400e48:	ldr	x17, [x16, #4088]
  400e4c:	add	x16, x16, #0xff8
  400e50:	br	x17
  400e54:	nop
  400e58:	nop
  400e5c:	nop

0000000000400e60 <_exit@plt>:
  400e60:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400e64:	ldr	x17, [x16]
  400e68:	add	x16, x16, #0x0
  400e6c:	br	x17

0000000000400e70 <strlen@plt>:
  400e70:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400e74:	ldr	x17, [x16, #8]
  400e78:	add	x16, x16, #0x8
  400e7c:	br	x17

0000000000400e80 <fputs@plt>:
  400e80:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400e84:	ldr	x17, [x16, #16]
  400e88:	add	x16, x16, #0x10
  400e8c:	br	x17

0000000000400e90 <exit@plt>:
  400e90:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400e94:	ldr	x17, [x16, #24]
  400e98:	add	x16, x16, #0x18
  400e9c:	br	x17

0000000000400ea0 <dup@plt>:
  400ea0:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400ea4:	ldr	x17, [x16, #32]
  400ea8:	add	x16, x16, #0x20
  400eac:	br	x17

0000000000400eb0 <__cxa_atexit@plt>:
  400eb0:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400eb4:	ldr	x17, [x16, #40]
  400eb8:	add	x16, x16, #0x28
  400ebc:	br	x17

0000000000400ec0 <fputc@plt>:
  400ec0:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400ec4:	ldr	x17, [x16, #48]
  400ec8:	add	x16, x16, #0x30
  400ecc:	br	x17

0000000000400ed0 <fileno@plt>:
  400ed0:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400ed4:	ldr	x17, [x16, #56]
  400ed8:	add	x16, x16, #0x38
  400edc:	br	x17

0000000000400ee0 <malloc@plt>:
  400ee0:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400ee4:	ldr	x17, [x16, #64]
  400ee8:	add	x16, x16, #0x40
  400eec:	br	x17

0000000000400ef0 <open@plt>:
  400ef0:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400ef4:	ldr	x17, [x16, #72]
  400ef8:	add	x16, x16, #0x48
  400efc:	br	x17

0000000000400f00 <strncmp@plt>:
  400f00:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400f04:	ldr	x17, [x16, #80]
  400f08:	add	x16, x16, #0x50
  400f0c:	br	x17

0000000000400f10 <bindtextdomain@plt>:
  400f10:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400f14:	ldr	x17, [x16, #88]
  400f18:	add	x16, x16, #0x58
  400f1c:	br	x17

0000000000400f20 <__libc_start_main@plt>:
  400f20:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400f24:	ldr	x17, [x16, #96]
  400f28:	add	x16, x16, #0x60
  400f2c:	br	x17

0000000000400f30 <close@plt>:
  400f30:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400f34:	ldr	x17, [x16, #104]
  400f38:	add	x16, x16, #0x68
  400f3c:	br	x17

0000000000400f40 <__gmon_start__@plt>:
  400f40:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400f44:	ldr	x17, [x16, #112]
  400f48:	add	x16, x16, #0x70
  400f4c:	br	x17

0000000000400f50 <abort@plt>:
  400f50:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400f54:	ldr	x17, [x16, #120]
  400f58:	add	x16, x16, #0x78
  400f5c:	br	x17

0000000000400f60 <access@plt>:
  400f60:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400f64:	ldr	x17, [x16, #128]
  400f68:	add	x16, x16, #0x80
  400f6c:	br	x17

0000000000400f70 <textdomain@plt>:
  400f70:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400f74:	ldr	x17, [x16, #136]
  400f78:	add	x16, x16, #0x88
  400f7c:	br	x17

0000000000400f80 <getopt_long@plt>:
  400f80:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400f84:	ldr	x17, [x16, #144]
  400f88:	add	x16, x16, #0x90
  400f8c:	br	x17

0000000000400f90 <warn@plt>:
  400f90:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400f94:	ldr	x17, [x16, #152]
  400f98:	add	x16, x16, #0x98
  400f9c:	br	x17

0000000000400fa0 <__ctype_b_loc@plt>:
  400fa0:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400fa4:	ldr	x17, [x16, #160]
  400fa8:	add	x16, x16, #0xa0
  400fac:	br	x17

0000000000400fb0 <mmap@plt>:
  400fb0:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400fb4:	ldr	x17, [x16, #168]
  400fb8:	add	x16, x16, #0xa8
  400fbc:	br	x17

0000000000400fc0 <free@plt>:
  400fc0:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400fc4:	ldr	x17, [x16, #176]
  400fc8:	add	x16, x16, #0xb0
  400fcc:	br	x17

0000000000400fd0 <strncasecmp@plt>:
  400fd0:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400fd4:	ldr	x17, [x16, #184]
  400fd8:	add	x16, x16, #0xb8
  400fdc:	br	x17

0000000000400fe0 <strchr@plt>:
  400fe0:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400fe4:	ldr	x17, [x16, #192]
  400fe8:	add	x16, x16, #0xc0
  400fec:	br	x17

0000000000400ff0 <fflush@plt>:
  400ff0:	adrp	x16, 413000 <ferror@plt+0x11f60>
  400ff4:	ldr	x17, [x16, #200]
  400ff8:	add	x16, x16, #0xc8
  400ffc:	br	x17

0000000000401000 <warnx@plt>:
  401000:	adrp	x16, 413000 <ferror@plt+0x11f60>
  401004:	ldr	x17, [x16, #208]
  401008:	add	x16, x16, #0xd0
  40100c:	br	x17

0000000000401010 <__fxstat@plt>:
  401010:	adrp	x16, 413000 <ferror@plt+0x11f60>
  401014:	ldr	x17, [x16, #216]
  401018:	add	x16, x16, #0xd8
  40101c:	br	x17

0000000000401020 <dcgettext@plt>:
  401020:	adrp	x16, 413000 <ferror@plt+0x11f60>
  401024:	ldr	x17, [x16, #224]
  401028:	add	x16, x16, #0xe0
  40102c:	br	x17

0000000000401030 <printf@plt>:
  401030:	adrp	x16, 413000 <ferror@plt+0x11f60>
  401034:	ldr	x17, [x16, #232]
  401038:	add	x16, x16, #0xe8
  40103c:	br	x17

0000000000401040 <__errno_location@plt>:
  401040:	adrp	x16, 413000 <ferror@plt+0x11f60>
  401044:	ldr	x17, [x16, #240]
  401048:	add	x16, x16, #0xf0
  40104c:	br	x17

0000000000401050 <getenv@plt>:
  401050:	adrp	x16, 413000 <ferror@plt+0x11f60>
  401054:	ldr	x17, [x16, #248]
  401058:	add	x16, x16, #0xf8
  40105c:	br	x17

0000000000401060 <putchar@plt>:
  401060:	adrp	x16, 413000 <ferror@plt+0x11f60>
  401064:	ldr	x17, [x16, #256]
  401068:	add	x16, x16, #0x100
  40106c:	br	x17

0000000000401070 <fprintf@plt>:
  401070:	adrp	x16, 413000 <ferror@plt+0x11f60>
  401074:	ldr	x17, [x16, #264]
  401078:	add	x16, x16, #0x108
  40107c:	br	x17

0000000000401080 <err@plt>:
  401080:	adrp	x16, 413000 <ferror@plt+0x11f60>
  401084:	ldr	x17, [x16, #272]
  401088:	add	x16, x16, #0x110
  40108c:	br	x17

0000000000401090 <setlocale@plt>:
  401090:	adrp	x16, 413000 <ferror@plt+0x11f60>
  401094:	ldr	x17, [x16, #280]
  401098:	add	x16, x16, #0x118
  40109c:	br	x17

00000000004010a0 <ferror@plt>:
  4010a0:	adrp	x16, 413000 <ferror@plt+0x11f60>
  4010a4:	ldr	x17, [x16, #288]
  4010a8:	add	x16, x16, #0x120
  4010ac:	br	x17

Disassembly of section .text:

00000000004010b0 <.text>:
  4010b0:	stp	x29, x30, [sp, #-224]!
  4010b4:	mov	x29, sp
  4010b8:	stp	x19, x20, [sp, #16]
  4010bc:	adrp	x20, 401000 <warnx@plt>
  4010c0:	add	x20, x20, #0xb49
  4010c4:	mov	w19, w0
  4010c8:	mov	w0, #0x6                   	// #6
  4010cc:	stp	x21, x22, [sp, #32]
  4010d0:	mov	x22, x1
  4010d4:	mov	x1, x20
  4010d8:	stp	x23, x24, [sp, #48]
  4010dc:	adrp	x21, 401000 <warnx@plt>
  4010e0:	add	x21, x21, #0xab9
  4010e4:	stp	x25, x26, [sp, #64]
  4010e8:	stp	x27, x28, [sp, #80]
  4010ec:	bl	401090 <setlocale@plt>
  4010f0:	adrp	x1, 401000 <warnx@plt>
  4010f4:	add	x1, x1, #0xaa7
  4010f8:	mov	x0, x21
  4010fc:	bl	400f10 <bindtextdomain@plt>
  401100:	mov	x0, x21
  401104:	bl	400f70 <textdomain@plt>
  401108:	adrp	x0, 401000 <warnx@plt>
  40110c:	add	x0, x0, #0x85c
  401110:	bl	401a28 <ferror@plt+0x988>
  401114:	mov	x1, x20
  401118:	mov	w0, #0x6                   	// #6
  40111c:	bl	401090 <setlocale@plt>
  401120:	adrp	x0, 401000 <warnx@plt>
  401124:	add	x0, x0, #0xac4
  401128:	bl	401050 <getenv@plt>
  40112c:	cbnz	x0, 4011f8 <ferror@plt+0x158>
  401130:	adrp	x20, 401000 <warnx@plt>
  401134:	add	x20, x20, #0xa7c
  401138:	adrp	x23, 413000 <ferror@plt+0x11f60>
  40113c:	add	x21, x23, #0x168
  401140:	adrp	x26, 401000 <warnx@plt>
  401144:	adrp	x25, 401000 <warnx@plt>
  401148:	adrp	x27, 401000 <warnx@plt>
  40114c:	add	x26, x26, #0xd60
  401150:	add	x25, x25, #0xcf7
  401154:	add	x27, x27, #0xd58
  401158:	mov	w24, #0x0                   	// #0
  40115c:	adrp	x28, 413000 <ferror@plt+0x11f60>
  401160:	str	xzr, [x21, #16]
  401164:	mov	x3, x26
  401168:	mov	x2, x25
  40116c:	mov	x1, x22
  401170:	mov	w0, w19
  401174:	mov	x4, #0x0                   	// #0
  401178:	bl	400f80 <getopt_long@plt>
  40117c:	cmn	w0, #0x1
  401180:	b.ne	40120c <ferror@plt+0x16c>  // b.any
  401184:	adrp	x0, 413000 <ferror@plt+0x11f60>
  401188:	ldr	w1, [x0, #328]
  40118c:	sub	w0, w19, w1
  401190:	sbfiz	x2, x1, #3, #32
  401194:	cmp	w0, #0x1
  401198:	add	x1, x22, w1, sxtw #3
  40119c:	b.eq	401460 <ferror@plt+0x3c0>  // b.none
  4011a0:	cmp	w0, #0x2
  4011a4:	b.ne	401474 <ferror@plt+0x3d4>  // b.any
  4011a8:	ldr	x20, [x1, #8]
  4011ac:	ldr	x0, [x22, x2]
  4011b0:	str	x0, [x21, #16]
  4011b4:	cbz	w24, 4011cc <ferror@plt+0x12c>
  4011b8:	ldr	x0, [x21, #16]
  4011bc:	mov	w1, w24
  4011c0:	bl	400fe0 <strchr@plt>
  4011c4:	cbz	x0, 4011cc <ferror@plt+0x12c>
  4011c8:	strb	wzr, [x0, #1]
  4011cc:	mov	x0, x20
  4011d0:	mov	w2, #0x0                   	// #0
  4011d4:	mov	w1, #0x0                   	// #0
  4011d8:	bl	400ef0 <open@plt>
  4011dc:	mov	w19, w0
  4011e0:	tbz	w0, #31, 401490 <ferror@plt+0x3f0>
  4011e4:	adrp	x1, 401000 <warnx@plt>
  4011e8:	mov	x2, x20
  4011ec:	add	x1, x1, #0xd09
  4011f0:	mov	w0, #0x1                   	// #1
  4011f4:	bl	401080 <err@plt>
  4011f8:	mov	x20, x0
  4011fc:	mov	w1, #0x4                   	// #4
  401200:	bl	400f60 <access@plt>
  401204:	cbnz	w0, 401130 <ferror@plt+0x90>
  401208:	b	401138 <ferror@plt+0x98>
  40120c:	cmp	w0, #0x68
  401210:	b.gt	401278 <ferror@plt+0x1d8>
  401214:	cmp	w0, #0x60
  401218:	b.gt	40125c <ferror@plt+0x1bc>
  40121c:	cmp	w0, #0x56
  401220:	b.eq	4012a4 <ferror@plt+0x204>  // b.none
  401224:	adrp	x0, 413000 <ferror@plt+0x11f60>
  401228:	mov	w2, #0x5                   	// #5
  40122c:	adrp	x1, 401000 <warnx@plt>
  401230:	add	x1, x1, #0xcd0
  401234:	ldr	x19, [x0, #312]
  401238:	mov	x0, #0x0                   	// #0
  40123c:	bl	401020 <dcgettext@plt>
  401240:	adrp	x1, 413000 <ferror@plt+0x11f60>
  401244:	ldr	x2, [x1, #344]
  401248:	mov	x1, x0
  40124c:	mov	x0, x19
  401250:	bl	401070 <fprintf@plt>
  401254:	mov	w0, #0x1                   	// #1
  401258:	b	4012d0 <ferror@plt+0x230>
  40125c:	sub	w4, w0, #0x61
  401260:	cmp	w4, #0x7
  401264:	b.hi	401224 <ferror@plt+0x184>  // b.pmore
  401268:	ldrb	w0, [x27, w4, uxtw]
  40126c:	adr	x1, 401278 <ferror@plt+0x1d8>
  401270:	add	x0, x1, w0, sxtb #2
  401274:	br	x0
  401278:	cmp	w0, #0x74
  40127c:	b.ne	401224 <ferror@plt+0x184>  // b.any
  401280:	ldr	x0, [x28, #320]
  401284:	ldrsb	w24, [x0]
  401288:	b	401164 <ferror@plt+0xc4>
  40128c:	mov	w0, #0x1                   	// #1
  401290:	str	w0, [x21, #12]
  401294:	b	401164 <ferror@plt+0xc4>
  401298:	mov	w0, #0x1                   	// #1
  40129c:	str	w0, [x21, #24]
  4012a0:	b	401164 <ferror@plt+0xc4>
  4012a4:	mov	w2, #0x5                   	// #5
  4012a8:	adrp	x1, 401000 <warnx@plt>
  4012ac:	mov	x0, #0x0                   	// #0
  4012b0:	add	x1, x1, #0xacd
  4012b4:	bl	401020 <dcgettext@plt>
  4012b8:	adrp	x1, 413000 <ferror@plt+0x11f60>
  4012bc:	adrp	x2, 401000 <warnx@plt>
  4012c0:	add	x2, x2, #0xad9
  4012c4:	ldr	x1, [x1, #344]
  4012c8:	bl	401030 <printf@plt>
  4012cc:	mov	w0, #0x0                   	// #0
  4012d0:	bl	400e90 <exit@plt>
  4012d4:	adrp	x0, 413000 <ferror@plt+0x11f60>
  4012d8:	mov	w2, #0x5                   	// #5
  4012dc:	adrp	x1, 401000 <warnx@plt>
  4012e0:	add	x1, x1, #0xaeb
  4012e4:	ldr	x19, [x0, #336]
  4012e8:	mov	x0, #0x0                   	// #0
  4012ec:	bl	401020 <dcgettext@plt>
  4012f0:	mov	x1, x19
  4012f4:	bl	400e80 <fputs@plt>
  4012f8:	mov	w2, #0x5                   	// #5
  4012fc:	adrp	x1, 401000 <warnx@plt>
  401300:	mov	x0, #0x0                   	// #0
  401304:	add	x1, x1, #0xaf4
  401308:	bl	401020 <dcgettext@plt>
  40130c:	adrp	x1, 413000 <ferror@plt+0x11f60>
  401310:	ldr	x2, [x1, #344]
  401314:	mov	x1, x0
  401318:	mov	x0, x19
  40131c:	bl	401070 <fprintf@plt>
  401320:	mov	x1, x19
  401324:	mov	w0, #0xa                   	// #10
  401328:	bl	400ec0 <fputc@plt>
  40132c:	mov	w2, #0x5                   	// #5
  401330:	adrp	x1, 401000 <warnx@plt>
  401334:	mov	x0, #0x0                   	// #0
  401338:	add	x1, x1, #0xb18
  40133c:	bl	401020 <dcgettext@plt>
  401340:	mov	x1, x19
  401344:	bl	400e80 <fputs@plt>
  401348:	mov	w2, #0x5                   	// #5
  40134c:	adrp	x1, 401000 <warnx@plt>
  401350:	mov	x0, #0x0                   	// #0
  401354:	add	x1, x1, #0xb4a
  401358:	bl	401020 <dcgettext@plt>
  40135c:	mov	x1, x19
  401360:	bl	400e80 <fputs@plt>
  401364:	mov	w2, #0x5                   	// #5
  401368:	adrp	x1, 401000 <warnx@plt>
  40136c:	mov	x0, #0x0                   	// #0
  401370:	add	x1, x1, #0xb55
  401374:	bl	401020 <dcgettext@plt>
  401378:	mov	x1, x19
  40137c:	bl	400e80 <fputs@plt>
  401380:	mov	w2, #0x5                   	// #5
  401384:	adrp	x1, 401000 <warnx@plt>
  401388:	mov	x0, #0x0                   	// #0
  40138c:	add	x1, x1, #0xb8f
  401390:	bl	401020 <dcgettext@plt>
  401394:	mov	x1, x19
  401398:	bl	400e80 <fputs@plt>
  40139c:	mov	w2, #0x5                   	// #5
  4013a0:	adrp	x1, 401000 <warnx@plt>
  4013a4:	mov	x0, #0x0                   	// #0
  4013a8:	add	x1, x1, #0xbda
  4013ac:	bl	401020 <dcgettext@plt>
  4013b0:	mov	x1, x19
  4013b4:	bl	400e80 <fputs@plt>
  4013b8:	mov	w2, #0x5                   	// #5
  4013bc:	adrp	x1, 401000 <warnx@plt>
  4013c0:	mov	x0, #0x0                   	// #0
  4013c4:	add	x1, x1, #0xc1c
  4013c8:	bl	401020 <dcgettext@plt>
  4013cc:	mov	x1, x19
  4013d0:	bl	400e80 <fputs@plt>
  4013d4:	mov	x1, x19
  4013d8:	mov	w0, #0xa                   	// #10
  4013dc:	bl	400ec0 <fputc@plt>
  4013e0:	mov	w2, #0x5                   	// #5
  4013e4:	adrp	x1, 401000 <warnx@plt>
  4013e8:	mov	x0, #0x0                   	// #0
  4013ec:	add	x1, x1, #0xc5f
  4013f0:	bl	401020 <dcgettext@plt>
  4013f4:	mov	x19, x0
  4013f8:	mov	w2, #0x5                   	// #5
  4013fc:	adrp	x1, 401000 <warnx@plt>
  401400:	mov	x0, #0x0                   	// #0
  401404:	add	x1, x1, #0xc71
  401408:	bl	401020 <dcgettext@plt>
  40140c:	mov	x4, x0
  401410:	adrp	x3, 401000 <warnx@plt>
  401414:	add	x3, x3, #0xc81
  401418:	mov	x2, x19
  40141c:	adrp	x1, 401000 <warnx@plt>
  401420:	adrp	x0, 401000 <warnx@plt>
  401424:	add	x1, x1, #0xc90
  401428:	add	x0, x0, #0xc9c
  40142c:	bl	401030 <printf@plt>
  401430:	mov	w2, #0x5                   	// #5
  401434:	adrp	x1, 401000 <warnx@plt>
  401438:	mov	x0, #0x0                   	// #0
  40143c:	add	x1, x1, #0xcad
  401440:	bl	401020 <dcgettext@plt>
  401444:	adrp	x1, 401000 <warnx@plt>
  401448:	add	x1, x1, #0xcc8
  40144c:	bl	401030 <printf@plt>
  401450:	b	4012cc <ferror@plt+0x22c>
  401454:	adrp	x20, 401000 <warnx@plt>
  401458:	add	x20, x20, #0xa92
  40145c:	b	401164 <ferror@plt+0xc4>
  401460:	str	w0, [x21, #12]
  401464:	str	w0, [x21, #24]
  401468:	ldr	x0, [x22, x2]
  40146c:	str	x0, [x21, #16]
  401470:	b	4011b4 <ferror@plt+0x114>
  401474:	adrp	x1, 401000 <warnx@plt>
  401478:	add	x1, x1, #0xcff
  40147c:	mov	w2, #0x5                   	// #5
  401480:	mov	x0, #0x0                   	// #0
  401484:	bl	401020 <dcgettext@plt>
  401488:	bl	401000 <warnx@plt>
  40148c:	b	401224 <ferror@plt+0x184>
  401490:	add	x1, sp, #0x60
  401494:	bl	401a38 <ferror@plt+0x998>
  401498:	cbnz	w0, 4011e4 <ferror@plt+0x144>
  40149c:	ldr	x1, [sp, #144]
  4014a0:	mov	w4, w19
  4014a4:	mov	w3, #0x1                   	// #1
  4014a8:	mov	x5, #0x0                   	// #0
  4014ac:	mov	w2, w3
  4014b0:	mov	x0, #0x0                   	// #0
  4014b4:	bl	400fb0 <mmap@plt>
  4014b8:	mov	x19, x0
  4014bc:	cmn	x0, #0x1
  4014c0:	b.eq	4011e4 <ferror@plt+0x144>  // b.none
  4014c4:	ldr	w0, [x21, #12]
  4014c8:	ldr	x20, [sp, #144]
  4014cc:	ldr	x25, [x21, #16]
  4014d0:	add	x22, x19, x20
  4014d4:	cbnz	w0, 401544 <ferror@plt+0x4a4>
  4014d8:	mov	x0, x25
  4014dc:	bl	400e70 <strlen@plt>
  4014e0:	str	w0, [x21, #8]
  4014e4:	b	401514 <ferror@plt+0x474>
  4014e8:	bl	400fa0 <__ctype_b_loc@plt>
  4014ec:	ldr	x0, [x0]
  4014f0:	ldrh	w0, [x0, w26, sxtw #1]
  4014f4:	tst	w28, w0
  4014f8:	b.eq	401500 <ferror@plt+0x460>  // b.none
  4014fc:	strb	w26, [x24], #1
  401500:	ldrsb	w26, [x27], #1
  401504:	cbnz	w26, 4014e8 <ferror@plt+0x448>
  401508:	strb	wzr, [x24]
  40150c:	sub	x24, x24, x25
  401510:	str	w24, [x21, #8]
  401514:	ldr	w21, [x21, #8]
  401518:	add	w21, w21, #0x1
  40151c:	sxtw	x21, w21
  401520:	mov	x0, x21
  401524:	bl	400ee0 <malloc@plt>
  401528:	cmp	x0, #0x0
  40152c:	ccmp	x21, #0x0, #0x4, eq  // eq = none
  401530:	b.eq	401554 <ferror@plt+0x4b4>  // b.none
  401534:	adrp	x1, 401000 <warnx@plt>
  401538:	mov	x2, x21
  40153c:	add	x1, x1, #0xd0c
  401540:	b	4011f0 <ferror@plt+0x150>
  401544:	mov	x24, x25
  401548:	mov	x27, x25
  40154c:	mov	w28, #0x9                   	// #9
  401550:	b	401500 <ferror@plt+0x460>
  401554:	str	x0, [x23, #360]
  401558:	mov	x0, #0x2                   	// #2
  40155c:	sdiv	x20, x20, x0
  401560:	add	x20, x19, x20
  401564:	cmp	x22, x20
  401568:	b.ls	401578 <ferror@plt+0x4d8>  // b.plast
  40156c:	ldrsb	w0, [x20], #1
  401570:	cmp	w0, #0xa
  401574:	b.ne	401564 <ferror@plt+0x4c4>  // b.any
  401578:	mov	x21, x22
  40157c:	mov	x24, #0x2                   	// #2
  401580:	cmp	x20, x21
  401584:	ccmp	x21, x19, #0x0, cc  // cc = lo, ul, last
  401588:	b.hi	4015c4 <ferror@plt+0x524>  // b.pmore
  40158c:	cmp	x22, x19
  401590:	b.hi	40160c <ferror@plt+0x56c>  // b.pmore
  401594:	mov	x19, #0x0                   	// #0
  401598:	ldr	x0, [x23, #360]
  40159c:	bl	400fc0 <free@plt>
  4015a0:	cmp	x19, #0x0
  4015a4:	cset	w0, eq  // eq = none
  4015a8:	ldp	x19, x20, [sp, #16]
  4015ac:	ldp	x21, x22, [sp, #32]
  4015b0:	ldp	x23, x24, [sp, #48]
  4015b4:	ldp	x25, x26, [sp, #64]
  4015b8:	ldp	x27, x28, [sp, #80]
  4015bc:	ldp	x29, x30, [sp], #224
  4015c0:	ret
  4015c4:	mov	x1, x21
  4015c8:	mov	x0, x20
  4015cc:	bl	4018d0 <ferror@plt+0x830>
  4015d0:	cmp	w0, #0x1
  4015d4:	b.eq	4015e0 <ferror@plt+0x540>  // b.none
  4015d8:	mov	x21, x20
  4015dc:	mov	x20, x19
  4015e0:	sub	x0, x21, x20
  4015e4:	sdiv	x0, x0, x24
  4015e8:	add	x0, x20, x0
  4015ec:	cmp	x21, x0
  4015f0:	b.ls	401600 <ferror@plt+0x560>  // b.plast
  4015f4:	ldrsb	w1, [x0], #1
  4015f8:	cmp	w1, #0xa
  4015fc:	b.ne	4015ec <ferror@plt+0x54c>  // b.any
  401600:	mov	x19, x20
  401604:	mov	x20, x0
  401608:	b	401580 <ferror@plt+0x4e0>
  40160c:	mov	x1, x22
  401610:	mov	x0, x19
  401614:	bl	4018d0 <ferror@plt+0x830>
  401618:	cmn	w0, #0x1
  40161c:	b.eq	401594 <ferror@plt+0x4f4>  // b.none
  401620:	cbz	w0, 401640 <ferror@plt+0x5a0>
  401624:	ldrsb	w0, [x19], #1
  401628:	cmp	w0, #0xa
  40162c:	b.eq	40158c <ferror@plt+0x4ec>  // b.none
  401630:	cmp	x22, x19
  401634:	b.ne	401624 <ferror@plt+0x584>  // b.any
  401638:	mov	x19, x22
  40163c:	b	40158c <ferror@plt+0x4ec>
  401640:	mov	x20, x19
  401644:	cbz	x19, 401594 <ferror@plt+0x4f4>
  401648:	cmp	x22, x20
  40164c:	b.ls	401598 <ferror@plt+0x4f8>  // b.plast
  401650:	mov	x1, x22
  401654:	mov	x0, x20
  401658:	bl	4018d0 <ferror@plt+0x830>
  40165c:	cbnz	w0, 401598 <ferror@plt+0x4f8>
  401660:	mov	x1, x22
  401664:	mov	x0, x20
  401668:	bl	4018d0 <ferror@plt+0x830>
  40166c:	cbnz	w0, 4016ac <ferror@plt+0x60c>
  401670:	ldrsb	w0, [x20]
  401674:	bl	401060 <putchar@plt>
  401678:	cmn	w0, #0x1
  40167c:	b.ne	401690 <ferror@plt+0x5f0>  // b.any
  401680:	adrp	x1, 401000 <warnx@plt>
  401684:	mov	w0, #0x1                   	// #1
  401688:	add	x1, x1, #0xd26
  40168c:	bl	401080 <err@plt>
  401690:	ldrsb	w0, [x20], #1
  401694:	cmp	w0, #0xa
  401698:	ccmp	x22, x20, #0x0, ne  // ne = any
  40169c:	b.hi	401670 <ferror@plt+0x5d0>  // b.pmore
  4016a0:	b	401648 <ferror@plt+0x5a8>
  4016a4:	cmp	x22, x20
  4016a8:	b.eq	4016bc <ferror@plt+0x61c>  // b.none
  4016ac:	ldrsb	w0, [x20], #1
  4016b0:	cmp	w0, #0xa
  4016b4:	b.ne	4016a4 <ferror@plt+0x604>  // b.any
  4016b8:	b	401648 <ferror@plt+0x5a8>
  4016bc:	mov	x20, x22
  4016c0:	b	401648 <ferror@plt+0x5a8>
  4016c4:	mov	x29, #0x0                   	// #0
  4016c8:	mov	x30, #0x0                   	// #0
  4016cc:	mov	x5, x0
  4016d0:	ldr	x1, [sp]
  4016d4:	add	x2, sp, #0x8
  4016d8:	mov	x6, sp
  4016dc:	movz	x0, #0x0, lsl #48
  4016e0:	movk	x0, #0x0, lsl #32
  4016e4:	movk	x0, #0x40, lsl #16
  4016e8:	movk	x0, #0x10b0
  4016ec:	movz	x3, #0x0, lsl #48
  4016f0:	movk	x3, #0x0, lsl #32
  4016f4:	movk	x3, #0x40, lsl #16
  4016f8:	movk	x3, #0x19a0
  4016fc:	movz	x4, #0x0, lsl #48
  401700:	movk	x4, #0x0, lsl #32
  401704:	movk	x4, #0x40, lsl #16
  401708:	movk	x4, #0x1a20
  40170c:	bl	400f20 <__libc_start_main@plt>
  401710:	bl	400f50 <abort@plt>
  401714:	adrp	x0, 412000 <ferror@plt+0x10f60>
  401718:	ldr	x0, [x0, #4064]
  40171c:	cbz	x0, 401724 <ferror@plt+0x684>
  401720:	b	400f40 <__gmon_start__@plt>
  401724:	ret
  401728:	adrp	x0, 413000 <ferror@plt+0x11f60>
  40172c:	add	x1, x0, #0x138
  401730:	adrp	x0, 413000 <ferror@plt+0x11f60>
  401734:	add	x0, x0, #0x138
  401738:	cmp	x1, x0
  40173c:	b.eq	401768 <ferror@plt+0x6c8>  // b.none
  401740:	sub	sp, sp, #0x10
  401744:	adrp	x1, 401000 <warnx@plt>
  401748:	ldr	x1, [x1, #2656]
  40174c:	str	x1, [sp, #8]
  401750:	cbz	x1, 401760 <ferror@plt+0x6c0>
  401754:	mov	x16, x1
  401758:	add	sp, sp, #0x10
  40175c:	br	x16
  401760:	add	sp, sp, #0x10
  401764:	ret
  401768:	ret
  40176c:	adrp	x0, 413000 <ferror@plt+0x11f60>
  401770:	add	x1, x0, #0x138
  401774:	adrp	x0, 413000 <ferror@plt+0x11f60>
  401778:	add	x0, x0, #0x138
  40177c:	sub	x1, x1, x0
  401780:	mov	x2, #0x2                   	// #2
  401784:	asr	x1, x1, #3
  401788:	sdiv	x1, x1, x2
  40178c:	cbz	x1, 4017b8 <ferror@plt+0x718>
  401790:	sub	sp, sp, #0x10
  401794:	adrp	x2, 401000 <warnx@plt>
  401798:	ldr	x2, [x2, #2664]
  40179c:	str	x2, [sp, #8]
  4017a0:	cbz	x2, 4017b0 <ferror@plt+0x710>
  4017a4:	mov	x16, x2
  4017a8:	add	sp, sp, #0x10
  4017ac:	br	x16
  4017b0:	add	sp, sp, #0x10
  4017b4:	ret
  4017b8:	ret
  4017bc:	stp	x29, x30, [sp, #-32]!
  4017c0:	mov	x29, sp
  4017c4:	str	x19, [sp, #16]
  4017c8:	adrp	x19, 413000 <ferror@plt+0x11f60>
  4017cc:	ldrb	w0, [x19, #352]
  4017d0:	cbnz	w0, 4017e0 <ferror@plt+0x740>
  4017d4:	bl	401728 <ferror@plt+0x688>
  4017d8:	mov	w0, #0x1                   	// #1
  4017dc:	strb	w0, [x19, #352]
  4017e0:	ldr	x19, [sp, #16]
  4017e4:	ldp	x29, x30, [sp], #32
  4017e8:	ret
  4017ec:	b	40176c <ferror@plt+0x6cc>
  4017f0:	stp	x29, x30, [sp, #-32]!
  4017f4:	mov	x29, sp
  4017f8:	stp	x19, x20, [sp, #16]
  4017fc:	mov	x19, x0
  401800:	bl	401040 <__errno_location@plt>
  401804:	str	wzr, [x0]
  401808:	mov	x20, x0
  40180c:	mov	x0, x19
  401810:	bl	4010a0 <ferror@plt>
  401814:	cbz	w0, 401830 <ferror@plt+0x790>
  401818:	ldr	w0, [x20]
  40181c:	cmp	w0, #0x9
  401820:	csetm	w0, ne  // ne = any
  401824:	ldp	x19, x20, [sp, #16]
  401828:	ldp	x29, x30, [sp], #32
  40182c:	ret
  401830:	mov	x0, x19
  401834:	bl	400ff0 <fflush@plt>
  401838:	cbnz	w0, 401818 <ferror@plt+0x778>
  40183c:	mov	x0, x19
  401840:	bl	400ed0 <fileno@plt>
  401844:	tbnz	w0, #31, 401818 <ferror@plt+0x778>
  401848:	bl	400ea0 <dup@plt>
  40184c:	tbnz	w0, #31, 401818 <ferror@plt+0x778>
  401850:	bl	400f30 <close@plt>
  401854:	cbz	w0, 401824 <ferror@plt+0x784>
  401858:	b	401818 <ferror@plt+0x778>
  40185c:	stp	x29, x30, [sp, #-16]!
  401860:	adrp	x0, 413000 <ferror@plt+0x11f60>
  401864:	mov	x29, sp
  401868:	ldr	x0, [x0, #336]
  40186c:	bl	4017f0 <ferror@plt+0x750>
  401870:	cbz	w0, 4018b8 <ferror@plt+0x818>
  401874:	bl	401040 <__errno_location@plt>
  401878:	ldr	w0, [x0]
  40187c:	cmp	w0, #0x20
  401880:	b.eq	4018b8 <ferror@plt+0x818>  // b.none
  401884:	adrp	x1, 401000 <warnx@plt>
  401888:	mov	w2, #0x5                   	// #5
  40188c:	add	x1, x1, #0xa70
  401890:	cbz	w0, 4018a8 <ferror@plt+0x808>
  401894:	mov	x0, #0x0                   	// #0
  401898:	bl	401020 <dcgettext@plt>
  40189c:	bl	400f90 <warn@plt>
  4018a0:	mov	w0, #0x1                   	// #1
  4018a4:	bl	400e60 <_exit@plt>
  4018a8:	mov	x0, #0x0                   	// #0
  4018ac:	bl	401020 <dcgettext@plt>
  4018b0:	bl	401000 <warnx@plt>
  4018b4:	b	4018a0 <ferror@plt+0x800>
  4018b8:	adrp	x0, 413000 <ferror@plt+0x11f60>
  4018bc:	ldr	x0, [x0, #312]
  4018c0:	bl	4017f0 <ferror@plt+0x750>
  4018c4:	cbnz	w0, 4018a0 <ferror@plt+0x800>
  4018c8:	ldp	x29, x30, [sp], #16
  4018cc:	ret
  4018d0:	stp	x29, x30, [sp, #-96]!
  4018d4:	mov	x29, sp
  4018d8:	stp	x19, x20, [sp, #16]
  4018dc:	mov	x20, x0
  4018e0:	adrp	x0, 413000 <ferror@plt+0x11f60>
  4018e4:	stp	x21, x22, [sp, #32]
  4018e8:	add	x22, x0, #0x168
  4018ec:	stp	x23, x24, [sp, #48]
  4018f0:	ldr	x23, [x0, #360]
  4018f4:	stp	x27, x28, [sp, #80]
  4018f8:	mov	w28, #0x9                   	// #9
  4018fc:	ldp	w21, w27, [x22, #8]
  401900:	mov	x19, x23
  401904:	stp	x25, x26, [sp, #64]
  401908:	mov	x26, x1
  40190c:	mov	w24, w21
  401910:	cmp	x20, x26
  401914:	b.cs	401928 <ferror@plt+0x888>  // b.hs, b.nlast
  401918:	ldrsb	w25, [x20]
  40191c:	cmp	w25, #0xa
  401920:	b.eq	401928 <ferror@plt+0x888>  // b.none
  401924:	cbnz	w24, 40196c <ferror@plt+0x8cc>
  401928:	ldr	w0, [x22, #24]
  40192c:	sxtw	x2, w21
  401930:	strb	wzr, [x19]
  401934:	ldr	x1, [x22, #16]
  401938:	cbz	w0, 401994 <ferror@plt+0x8f4>
  40193c:	mov	x0, x23
  401940:	bl	400fd0 <strncasecmp@plt>
  401944:	lsr	w1, w0, #31
  401948:	cmp	w0, #0x0
  40194c:	csinv	w0, w1, wzr, le
  401950:	ldp	x19, x20, [sp, #16]
  401954:	ldp	x21, x22, [sp, #32]
  401958:	ldp	x23, x24, [sp, #48]
  40195c:	ldp	x25, x26, [sp, #64]
  401960:	ldp	x27, x28, [sp, #80]
  401964:	ldp	x29, x30, [sp], #96
  401968:	ret
  40196c:	cbz	w27, 401984 <ferror@plt+0x8e4>
  401970:	bl	400fa0 <__ctype_b_loc@plt>
  401974:	ldr	x0, [x0]
  401978:	ldrh	w0, [x0, w25, sxtw #1]
  40197c:	tst	w28, w0
  401980:	b.eq	40198c <ferror@plt+0x8ec>  // b.none
  401984:	sub	w24, w24, #0x1
  401988:	strb	w25, [x19], #1
  40198c:	add	x20, x20, #0x1
  401990:	b	401910 <ferror@plt+0x870>
  401994:	mov	x0, x23
  401998:	bl	400f00 <strncmp@plt>
  40199c:	b	401944 <ferror@plt+0x8a4>
  4019a0:	stp	x29, x30, [sp, #-64]!
  4019a4:	mov	x29, sp
  4019a8:	stp	x19, x20, [sp, #16]
  4019ac:	adrp	x20, 412000 <ferror@plt+0x10f60>
  4019b0:	add	x20, x20, #0xdf0
  4019b4:	stp	x21, x22, [sp, #32]
  4019b8:	adrp	x21, 412000 <ferror@plt+0x10f60>
  4019bc:	add	x21, x21, #0xde8
  4019c0:	sub	x20, x20, x21
  4019c4:	mov	w22, w0
  4019c8:	stp	x23, x24, [sp, #48]
  4019cc:	mov	x23, x1
  4019d0:	mov	x24, x2
  4019d4:	bl	400e20 <_exit@plt-0x40>
  4019d8:	cmp	xzr, x20, asr #3
  4019dc:	b.eq	401a08 <ferror@plt+0x968>  // b.none
  4019e0:	asr	x20, x20, #3
  4019e4:	mov	x19, #0x0                   	// #0
  4019e8:	ldr	x3, [x21, x19, lsl #3]
  4019ec:	mov	x2, x24
  4019f0:	add	x19, x19, #0x1
  4019f4:	mov	x1, x23
  4019f8:	mov	w0, w22
  4019fc:	blr	x3
  401a00:	cmp	x20, x19
  401a04:	b.ne	4019e8 <ferror@plt+0x948>  // b.any
  401a08:	ldp	x19, x20, [sp, #16]
  401a0c:	ldp	x21, x22, [sp, #32]
  401a10:	ldp	x23, x24, [sp, #48]
  401a14:	ldp	x29, x30, [sp], #64
  401a18:	ret
  401a1c:	nop
  401a20:	ret
  401a24:	nop
  401a28:	adrp	x2, 413000 <ferror@plt+0x11f60>
  401a2c:	mov	x1, #0x0                   	// #0
  401a30:	ldr	x2, [x2, #304]
  401a34:	b	400eb0 <__cxa_atexit@plt>
  401a38:	mov	x2, x1
  401a3c:	mov	w1, w0
  401a40:	mov	w0, #0x0                   	// #0
  401a44:	b	401010 <__fxstat@plt>

Disassembly of section .fini:

0000000000401a48 <.fini>:
  401a48:	stp	x29, x30, [sp, #-16]!
  401a4c:	mov	x29, sp
  401a50:	ldp	x29, x30, [sp], #16
  401a54:	ret
