Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_hls_real2xfft_top glbl -Oenable_linking_all_libraries -prj hls_real2xfft.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s hls_real2xfft -debug wave 
Multi-threading is on. Using 18 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/AESL_axi_s_din.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_din
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/AESL_axi_s_dout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_dout
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/AESL_deadlock_kernel_monitor_top.v:38]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_hls_real2xfft_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft_data2window_V_RAM_AUTO_2R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_data2window_V_RAM_AUTO_2R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft_data2window_V_RAM_AUTO_2R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_data2window_V_RAM_AUTO_2R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft_fifo_w16_d256_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_fifo_w16_d256_A_ram
INFO: [VRFC 10-311] analyzing module hls_real2xfft_fifo_w16_d256_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft_fifo_w16_d512_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_fifo_w16_d512_A_ram
INFO: [VRFC 10-311] analyzing module hls_real2xfft_fifo_w16_d512_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft_Loop_real2xfft_output_proc3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_Loop_real2xfft_output_proc3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft_Loop_sliding_win_delay_proc1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_Loop_sliding_win_delay_proc1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft_Loop_sliding_win_delay_proc1_delay_line_Array_SHIFTREG_AUTO_0R0W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_Loop_sliding_win_delay_proc1_delay_line_Array_SHIFTREG_AUTO_0R0W_core
INFO: [VRFC 10-311] analyzing module hls_real2xfft_Loop_sliding_win_delay_proc1_delay_line_Array_SHIFTREG_AUTO_0R0W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft_Loop_sliding_win_output_proc2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_Loop_sliding_win_output_proc2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft_mul_mul_16s_15ns_31_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_mul_mul_16s_15ns_31_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module hls_real2xfft_mul_mul_16s_15ns_31_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_regslice_both
INFO: [VRFC 10-311] analyzing module hls_real2xfft_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft_start_for_Loop_sliding_win_output_proc2_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_start_for_Loop_sliding_win_output_proc2_U0_shiftReg
INFO: [VRFC 10-311] analyzing module hls_real2xfft_start_for_Loop_sliding_win_output_proc2_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft_window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft_window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/hls_real2xfft_window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/AESL_deadlock_kernel_monitor_top.v:28]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/AESL_deadlock_idx0_monitor.v:55]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Users/wdb87/Documents/LabA/Using_IP_with_Zynq/lab2/hls_designs/fe_vhls_prj/IPXACTExport/sim/verilog/AESL_deadlock_idx0_monitor.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.hls_real2xfft_data2window_V_RAM_...
Compiling module xil_defaultlib.hls_real2xfft_data2window_V_RAM_...
Compiling module xil_defaultlib.hls_real2xfft_Loop_sliding_win_d...
Compiling module xil_defaultlib.hls_real2xfft_Loop_sliding_win_d...
Compiling module xil_defaultlib.hls_real2xfft_regslice_both(Data...
Compiling module xil_defaultlib.hls_real2xfft_Loop_sliding_win_d...
Compiling module xil_defaultlib.hls_real2xfft_Loop_sliding_win_o...
Compiling module xil_defaultlib.hls_real2xfft_window_fn_ap_fixed...
Compiling module xil_defaultlib.hls_real2xfft_window_fn_ap_fixed...
Compiling module xil_defaultlib.hls_real2xfft_mul_mul_16s_15ns_3...
Compiling module xil_defaultlib.hls_real2xfft_mul_mul_16s_15ns_3...
Compiling module xil_defaultlib.hls_real2xfft_window_fn_ap_fixed...
Compiling module xil_defaultlib.hls_real2xfft_regslice_both(Data...
Compiling module xil_defaultlib.hls_real2xfft_Loop_real2xfft_out...
Compiling module xil_defaultlib.hls_real2xfft_fifo_w16_d256_A_ra...
Compiling module xil_defaultlib.hls_real2xfft_fifo_w16_d256_A
Compiling module xil_defaultlib.hls_real2xfft_fifo_w16_d512_A_ra...
Compiling module xil_defaultlib.hls_real2xfft_fifo_w16_d512_A
Compiling module xil_defaultlib.hls_real2xfft_start_for_Loop_sli...
Compiling module xil_defaultlib.hls_real2xfft_start_for_Loop_sli...
Compiling module xil_defaultlib.hls_real2xfft
Compiling module xil_defaultlib.fifo(DEPTH=512,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_din
Compiling module xil_defaultlib.fifo(DEPTH=512,WIDTH=48)
Compiling module xil_defaultlib.AESL_axi_s_dout
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(IN_CHA...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_report_unit_defaul...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.rewind_loop_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_hls_real2xfft_top
Compiling module work.glbl
Built simulation snapshot hls_real2xfft
