Search.setIndex({"alltitles": {"0.1.0 (2020-12-16)": [[3, "id6"]], "0.2.0 (2021-01-08)": [[3, "id5"]], "0.3.0 (2021-02-21)": [[3, "id4"]], "1.0.0 (2021-09-03)": [[3, "id3"]], "1.0.1 (2021-09-08)": [[3, "id2"]], "1.0.2 (2021-09-26)": [[3, "id1"]], "APB": [[1, null]], "API": [[8, null]], "AXI-Lite": [[2, null]], "Asciidoc": [[4, "asciidoc"], [7, "asciidoc"]], "Avalon-MM": [[0, null]], "Basics": [[8, null]], "Bit field": [[11, "bit-field"]], "BitField": [[12, "bitfield"]], "CHeader": [[4, "cheader"], [7, "cheader"]], "Changelog": [[3, null]], "Code style": [[6, "code-style"]], "Configuration": [[5, null]], "Configuration file": [[4, null]], "Corsair manual": [[8, null]], "Developer\u2019s guide": [[6, null]], "Documentation": [[6, "documentation"]], "EnumValue": [[12, "enumvalue"]], "Enumerated value": [[11, "enumerated-value"]], "Examples": [[9, "examples"]], "Features": [[9, "features"]], "Generator": [[7, "generator"]], "Generators": [[4, "generators"], [7, null]], "Input formats": [[11, "input-formats"]], "Installation": [[6, "installation"]], "Installing": [[9, "installing"]], "Introduction": [[9, null]], "JSON": [[11, "json"]], "Jinja2": [[7, "jinja2"]], "Json": [[4, "json"], [7, "json"]], "LbBridgeVerilog": [[7, "lbbridgeverilog"]], "LbBridgeVhdl": [[7, "lbbridgevhdl"]], "LocalBus": [[10, null]], "Markdown": [[4, "markdown"], [7, "markdown"]], "Miscellaneous": [[8, null]], "Protocol": [[0, "protocol"], [1, "protocol"], [2, "protocol"]], "Protocols": [[8, null]], "Python": [[4, "python"], [7, "python"]], "Read with wait states": [[10, "read-with-wait-states"]], "Register": [[11, "register"], [12, "register"]], "Register map": [[11, null], [12, null]], "RegisterMap": [[12, "registermap"]], "Signals": [[0, "signals"], [1, "signals"], [2, "signals"], [10, "signals"]], "Simple read": [[10, "simple-read"]], "Simple write": [[10, "simple-write"]], "SystemVerilogPackage": [[4, "systemverilogpackage"], [7, "systemverilogpackage"]], "TXT": [[11, "txt"]], "Target sections": [[4, "target-sections"]], "Testing": [[6, "testing"]], "Transfers": [[10, "transfers"]], "Txt": [[4, "txt"], [7, "txt"]], "Using the API": [[9, "using-the-api"]], "Using the CLI": [[9, "using-the-cli"]], "Verilog": [[4, "verilog"], [7, "verilog"]], "VerilogHeader": [[4, "verilogheader"], [7, "verilogheader"]], "Vhdl": [[4, "vhdl"], [7, "vhdl"]], "Wavedrom": [[7, "wavedrom"]], "Write with bytes strobes": [[10, "write-with-bytes-strobes"]], "Write with wait states": [[10, "write-with-wait-states"]], "YAML": [[11, "yaml"]], "Yaml": [[4, "yaml"], [7, "yaml"]], "globcfg section": [[4, "globcfg-section"]]}, "docnames": ["amm", "apb", "axil", "changelog", "config", "config-api", "contributing", "generators-api", "index", "introduction", "lb", "regmap", "regmap-api"], "envversion": {"sphinx": 64, "sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx.ext.viewcode": 1}, "filenames": ["amm.rst", "apb.rst", "axil.rst", "changelog.rst", "config.rst", "config-api.rst", "contributing.rst", "generators-api.rst", "index.rst", "introduction.rst", "lb.rst", "regmap.rst", "regmap-api.rst"], "indexentries": {"access (corsair.bitfield property)": [[12, "corsair.BitField.access", false]], "access (corsair.register property)": [[12, "corsair.Register.access", false]], "add_bitfields() (corsair.register method)": [[12, "corsair.Register.add_bitfields", false]], "add_enums() (corsair.bitfield method)": [[12, "corsair.BitField.add_enums", false]], "add_registers() (corsair.registermap method)": [[12, "corsair.RegisterMap.add_registers", false]], "address (corsair.register property)": [[12, "corsair.Register.address", false]], "as_dict() (corsair.bitfield method)": [[12, "corsair.BitField.as_dict", false]], "as_dict() (corsair.enumvalue method)": [[12, "corsair.EnumValue.as_dict", false]], "as_dict() (corsair.register method)": [[12, "corsair.Register.as_dict", false]], "as_dict() (corsair.registermap method)": [[12, "corsair.RegisterMap.as_dict", false]], "as_str() (corsair.bitfield method)": [[12, "corsair.BitField.as_str", false]], "as_str() (corsair.enumvalue method)": [[12, "corsair.EnumValue.as_str", false]], "as_str() (corsair.register method)": [[12, "corsair.Register.as_str", false]], "as_str() (corsair.registermap method)": [[12, "corsair.RegisterMap.as_str", false]], "asciidoc (class in corsair.generators)": [[7, "corsair.generators.Asciidoc", false]], "bitfield (class in corsair)": [[12, "corsair.BitField", false]], "bitfield_names (corsair.register property)": [[12, "corsair.Register.bitfield_names", false]], "bitfields (corsair.register property)": [[12, "corsair.Register.bitfields", false]], "bits (corsair.bitfield property)": [[12, "corsair.BitField.bits", false]], "byte_strobes (corsair.bitfield property)": [[12, "corsair.BitField.byte_strobes", false]], "cheader (class in corsair.generators)": [[7, "corsair.generators.CHeader", false]], "corsair.config": [[5, "module-corsair.config", false]], "default_globcfg() (in module corsair.config)": [[5, "corsair.config.default_globcfg", false]], "description (corsair.bitfield property)": [[12, "corsair.BitField.description", false]], "description (corsair.enumvalue property)": [[12, "corsair.EnumValue.description", false]], "description (corsair.register property)": [[12, "corsair.Register.description", false]], "draw_regs() (corsair.generators.asciidoc method)": [[7, "corsair.generators.Asciidoc.draw_regs", false]], "draw_regs() (corsair.generators.markdown method)": [[7, "corsair.generators.Markdown.draw_regs", false]], "draw_regs() (corsair.generators.wavedrom method)": [[7, "corsair.generators.Wavedrom.draw_regs", false]], "enum_names (corsair.bitfield property)": [[12, "corsair.BitField.enum_names", false]], "enums (corsair.bitfield property)": [[12, "corsair.BitField.enums", false]], "enumvalue (class in corsair)": [[12, "corsair.EnumValue", false]], "generate() (corsair.generators.asciidoc method)": [[7, "corsair.generators.Asciidoc.generate", false]], "generate() (corsair.generators.cheader method)": [[7, "corsair.generators.CHeader.generate", false]], "generate() (corsair.generators.generator method)": [[7, "corsair.generators.Generator.generate", false]], "generate() (corsair.generators.json method)": [[7, "corsair.generators.Json.generate", false]], "generate() (corsair.generators.lbbridgeverilog method)": [[7, "corsair.generators.LbBridgeVerilog.generate", false]], "generate() (corsair.generators.lbbridgevhdl method)": [[7, "corsair.generators.LbBridgeVhdl.generate", false]], "generate() (corsair.generators.markdown method)": [[7, "corsair.generators.Markdown.generate", false]], "generate() (corsair.generators.python method)": [[7, "corsair.generators.Python.generate", false]], "generate() (corsair.generators.systemverilogpackage method)": [[7, "corsair.generators.SystemVerilogPackage.generate", false]], "generate() (corsair.generators.txt method)": [[7, "corsair.generators.Txt.generate", false]], "generate() (corsair.generators.verilog method)": [[7, "corsair.generators.Verilog.generate", false]], "generate() (corsair.generators.verilogheader method)": [[7, "corsair.generators.VerilogHeader.generate", false]], "generate() (corsair.generators.vhdl method)": [[7, "corsair.generators.Vhdl.generate", false]], "generate() (corsair.generators.yaml method)": [[7, "corsair.generators.Yaml.generate", false]], "generator (class in corsair.generators)": [[7, "corsair.generators.Generator", false]], "hardware (corsair.bitfield property)": [[12, "corsair.BitField.hardware", false]], "is_vector() (corsair.bitfield method)": [[12, "corsair.BitField.is_vector", false]], "jinja2 (class in corsair.generators)": [[7, "corsair.generators.Jinja2", false]], "json (class in corsair.generators)": [[7, "corsair.generators.Json", false]], "lbbridgeverilog (class in corsair.generators)": [[7, "corsair.generators.LbBridgeVerilog", false]], "lbbridgevhdl (class in corsair.generators)": [[7, "corsair.generators.LbBridgeVhdl", false]], "lsb (corsair.bitfield property)": [[12, "corsair.BitField.lsb", false]], "make_target() (corsair.generators.asciidoc method)": [[7, "corsair.generators.Asciidoc.make_target", false]], "make_target() (corsair.generators.cheader method)": [[7, "corsair.generators.CHeader.make_target", false]], "make_target() (corsair.generators.generator method)": [[7, "corsair.generators.Generator.make_target", false]], "make_target() (corsair.generators.json method)": [[7, "corsair.generators.Json.make_target", false]], "make_target() (corsair.generators.lbbridgeverilog method)": [[7, "corsair.generators.LbBridgeVerilog.make_target", false]], "make_target() (corsair.generators.lbbridgevhdl method)": [[7, "corsair.generators.LbBridgeVhdl.make_target", false]], "make_target() (corsair.generators.markdown method)": [[7, "corsair.generators.Markdown.make_target", false]], "make_target() (corsair.generators.python method)": [[7, "corsair.generators.Python.make_target", false]], "make_target() (corsair.generators.systemverilogpackage method)": [[7, "corsair.generators.SystemVerilogPackage.make_target", false]], "make_target() (corsair.generators.txt method)": [[7, "corsair.generators.Txt.make_target", false]], "make_target() (corsair.generators.verilog method)": [[7, "corsair.generators.Verilog.make_target", false]], "make_target() (corsair.generators.verilogheader method)": [[7, "corsair.generators.VerilogHeader.make_target", false]], "make_target() (corsair.generators.vhdl method)": [[7, "corsair.generators.Vhdl.make_target", false]], "make_target() (corsair.generators.yaml method)": [[7, "corsair.generators.Yaml.make_target", false]], "markdown (class in corsair.generators)": [[7, "corsair.generators.Markdown", false]], "mask (corsair.bitfield property)": [[12, "corsair.BitField.mask", false]], "module": [[5, "module-corsair.config", false]], "msb (corsair.bitfield property)": [[12, "corsair.BitField.msb", false]], "name (corsair.bitfield property)": [[12, "corsair.BitField.name", false]], "name (corsair.enumvalue property)": [[12, "corsair.EnumValue.name", false]], "name (corsair.register property)": [[12, "corsair.Register.name", false]], "python (class in corsair.generators)": [[7, "corsair.generators.Python", false]], "read_csrconfig() (in module corsair.config)": [[5, "corsair.config.read_csrconfig", false]], "read_file() (corsair.registermap method)": [[12, "corsair.RegisterMap.read_file", false]], "read_json() (corsair.registermap method)": [[12, "corsair.RegisterMap.read_json", false]], "read_txt() (corsair.registermap method)": [[12, "corsair.RegisterMap.read_txt", false]], "read_yaml() (corsair.registermap method)": [[12, "corsair.RegisterMap.read_yaml", false]], "reg_names (corsair.registermap property)": [[12, "corsair.RegisterMap.reg_names", false]], "register (class in corsair)": [[12, "corsair.Register", false]], "registermap (class in corsair)": [[12, "corsair.RegisterMap", false]], "regs (corsair.registermap property)": [[12, "corsair.RegisterMap.regs", false]], "render() (corsair.generators.asciidoc method)": [[7, "corsair.generators.Asciidoc.render", false]], "render() (corsair.generators.cheader method)": [[7, "corsair.generators.CHeader.render", false]], "render() (corsair.generators.jinja2 method)": [[7, "corsair.generators.Jinja2.render", false]], "render() (corsair.generators.lbbridgeverilog method)": [[7, "corsair.generators.LbBridgeVerilog.render", false]], "render() (corsair.generators.lbbridgevhdl method)": [[7, "corsair.generators.LbBridgeVhdl.render", false]], "render() (corsair.generators.markdown method)": [[7, "corsair.generators.Markdown.render", false]], "render() (corsair.generators.python method)": [[7, "corsair.generators.Python.render", false]], "render() (corsair.generators.systemverilogpackage method)": [[7, "corsair.generators.SystemVerilogPackage.render", false]], "render() (corsair.generators.verilog method)": [[7, "corsair.generators.Verilog.render", false]], "render() (corsair.generators.verilogheader method)": [[7, "corsair.generators.VerilogHeader.render", false]], "render() (corsair.generators.vhdl method)": [[7, "corsair.generators.Vhdl.render", false]], "render_to_file() (corsair.generators.asciidoc method)": [[7, "corsair.generators.Asciidoc.render_to_file", false]], "render_to_file() (corsair.generators.cheader method)": [[7, "corsair.generators.CHeader.render_to_file", false]], "render_to_file() (corsair.generators.jinja2 method)": [[7, "corsair.generators.Jinja2.render_to_file", false]], "render_to_file() (corsair.generators.lbbridgeverilog method)": [[7, "corsair.generators.LbBridgeVerilog.render_to_file", false]], "render_to_file() (corsair.generators.lbbridgevhdl method)": [[7, "corsair.generators.LbBridgeVhdl.render_to_file", false]], "render_to_file() (corsair.generators.markdown method)": [[7, "corsair.generators.Markdown.render_to_file", false]], "render_to_file() (corsair.generators.python method)": [[7, "corsair.generators.Python.render_to_file", false]], "render_to_file() (corsair.generators.systemverilogpackage method)": [[7, "corsair.generators.SystemVerilogPackage.render_to_file", false]], "render_to_file() (corsair.generators.verilog method)": [[7, "corsair.generators.Verilog.render_to_file", false]], "render_to_file() (corsair.generators.verilogheader method)": [[7, "corsair.generators.VerilogHeader.render_to_file", false]], "render_to_file() (corsair.generators.vhdl method)": [[7, "corsair.generators.Vhdl.render_to_file", false]], "reset (corsair.bitfield property)": [[12, "corsair.BitField.reset", false]], "reset (corsair.register property)": [[12, "corsair.Register.reset", false]], "set_globcfg() (in module corsair.config)": [[5, "corsair.config.set_globcfg", false]], "systemverilogpackage (class in corsair.generators)": [[7, "corsair.generators.SystemVerilogPackage", false]], "txt (class in corsair.generators)": [[7, "corsair.generators.Txt", false]], "validate() (corsair.bitfield method)": [[12, "corsair.BitField.validate", false]], "validate() (corsair.enumvalue method)": [[12, "corsair.EnumValue.validate", false]], "validate() (corsair.generators.asciidoc method)": [[7, "corsair.generators.Asciidoc.validate", false]], "validate() (corsair.generators.cheader method)": [[7, "corsair.generators.CHeader.validate", false]], "validate() (corsair.generators.generator method)": [[7, "corsair.generators.Generator.validate", false]], "validate() (corsair.generators.json method)": [[7, "corsair.generators.Json.validate", false]], "validate() (corsair.generators.lbbridgeverilog method)": [[7, "corsair.generators.LbBridgeVerilog.validate", false]], "validate() (corsair.generators.lbbridgevhdl method)": [[7, "corsair.generators.LbBridgeVhdl.validate", false]], "validate() (corsair.generators.markdown method)": [[7, "corsair.generators.Markdown.validate", false]], "validate() (corsair.generators.python method)": [[7, "corsair.generators.Python.validate", false]], "validate() (corsair.generators.systemverilogpackage method)": [[7, "corsair.generators.SystemVerilogPackage.validate", false]], "validate() (corsair.generators.txt method)": [[7, "corsair.generators.Txt.validate", false]], "validate() (corsair.generators.verilog method)": [[7, "corsair.generators.Verilog.validate", false]], "validate() (corsair.generators.verilogheader method)": [[7, "corsair.generators.VerilogHeader.validate", false]], "validate() (corsair.generators.vhdl method)": [[7, "corsair.generators.Vhdl.validate", false]], "validate() (corsair.generators.yaml method)": [[7, "corsair.generators.Yaml.validate", false]], "validate() (corsair.register method)": [[12, "corsair.Register.validate", false]], "validate() (corsair.registermap method)": [[12, "corsair.RegisterMap.validate", false]], "validate_globcfg() (in module corsair.config)": [[5, "corsair.config.validate_globcfg", false]], "value (corsair.enumvalue property)": [[12, "corsair.EnumValue.value", false]], "verilog (class in corsair.generators)": [[7, "corsair.generators.Verilog", false]], "verilogheader (class in corsair.generators)": [[7, "corsair.generators.VerilogHeader", false]], "vhdl (class in corsair.generators)": [[7, "corsair.generators.Vhdl", false]], "wavedrom (class in corsair.generators)": [[7, "corsair.generators.Wavedrom", false]], "width (corsair.bitfield property)": [[12, "corsair.BitField.width", false]], "write_csrconfig() (in module corsair.config)": [[5, "corsair.config.write_csrconfig", false]], "yaml (class in corsair.generators)": [[7, "corsair.generators.Yaml", false]]}, "objects": {"corsair": [[12, 0, 1, "", "BitField"], [12, 0, 1, "", "EnumValue"], [12, 0, 1, "", "Register"], [12, 0, 1, "", "RegisterMap"], [5, 3, 0, "-", "config"]], "corsair.BitField": [[12, 1, 1, "", "access"], [12, 2, 1, "", "add_enums"], [12, 2, 1, "", "as_dict"], [12, 2, 1, "", "as_str"], [12, 1, 1, "", "bits"], [12, 1, 1, "", "byte_strobes"], [12, 1, 1, "", "description"], [12, 1, 1, "", "enum_names"], [12, 1, 1, "", "enums"], [12, 1, 1, "", "hardware"], [12, 2, 1, "", "is_vector"], [12, 1, 1, "", "lsb"], [12, 1, 1, "", "mask"], [12, 1, 1, "", "msb"], [12, 1, 1, "", "name"], [12, 1, 1, "", "reset"], [12, 2, 1, "", "validate"], [12, 1, 1, "", "width"]], "corsair.EnumValue": [[12, 2, 1, "", "as_dict"], [12, 2, 1, "", "as_str"], [12, 1, 1, "", "description"], [12, 1, 1, "", "name"], [12, 2, 1, "", "validate"], [12, 1, 1, "", "value"]], "corsair.Register": [[12, 1, 1, "", "access"], [12, 2, 1, "", "add_bitfields"], [12, 1, 1, "", "address"], [12, 2, 1, "", "as_dict"], [12, 2, 1, "", "as_str"], [12, 1, 1, "", "bitfield_names"], [12, 1, 1, "", "bitfields"], [12, 1, 1, "", "description"], [12, 1, 1, "", "name"], [12, 1, 1, "", "reset"], [12, 2, 1, "", "validate"]], "corsair.RegisterMap": [[12, 2, 1, "", "add_registers"], [12, 2, 1, "", "as_dict"], [12, 2, 1, "", "as_str"], [12, 2, 1, "", "read_file"], [12, 2, 1, "", "read_json"], [12, 2, 1, "", "read_txt"], [12, 2, 1, "", "read_yaml"], [12, 1, 1, "", "reg_names"], [12, 1, 1, "", "regs"], [12, 2, 1, "", "validate"]], "corsair.config": [[5, 4, 1, "", "default_globcfg"], [5, 4, 1, "", "read_csrconfig"], [5, 4, 1, "", "set_globcfg"], [5, 4, 1, "", "validate_globcfg"], [5, 4, 1, "", "write_csrconfig"]], "corsair.generators": [[7, 0, 1, "", "Asciidoc"], [7, 0, 1, "", "CHeader"], [7, 0, 1, "", "Generator"], [7, 0, 1, "", "Jinja2"], [7, 0, 1, "", "Json"], [7, 0, 1, "", "LbBridgeVerilog"], [7, 0, 1, "", "LbBridgeVhdl"], [7, 0, 1, "", "Markdown"], [7, 0, 1, "", "Python"], [7, 0, 1, "", "SystemVerilogPackage"], [7, 0, 1, "", "Txt"], [7, 0, 1, "", "Verilog"], [7, 0, 1, "", "VerilogHeader"], [7, 0, 1, "", "Vhdl"], [7, 0, 1, "", "Wavedrom"], [7, 0, 1, "", "Yaml"]], "corsair.generators.Asciidoc": [[7, 2, 1, "", "draw_regs"], [7, 2, 1, "", "generate"], [7, 2, 1, "", "make_target"], [7, 2, 1, "", "render"], [7, 2, 1, "", "render_to_file"], [7, 2, 1, "", "validate"]], "corsair.generators.CHeader": [[7, 2, 1, "", "generate"], [7, 2, 1, "", "make_target"], [7, 2, 1, "", "render"], [7, 2, 1, "", "render_to_file"], [7, 2, 1, "", "validate"]], "corsair.generators.Generator": [[7, 2, 1, "", "generate"], [7, 2, 1, "", "make_target"], [7, 2, 1, "", "validate"]], "corsair.generators.Jinja2": [[7, 2, 1, "", "render"], [7, 2, 1, "", "render_to_file"]], "corsair.generators.Json": [[7, 2, 1, "", "generate"], [7, 2, 1, "", "make_target"], [7, 2, 1, "", "validate"]], "corsair.generators.LbBridgeVerilog": [[7, 2, 1, "", "generate"], [7, 2, 1, "", "make_target"], [7, 2, 1, "", "render"], [7, 2, 1, "", "render_to_file"], [7, 2, 1, "", "validate"]], "corsair.generators.LbBridgeVhdl": [[7, 2, 1, "", "generate"], [7, 2, 1, "", "make_target"], [7, 2, 1, "", "render"], [7, 2, 1, "", "render_to_file"], [7, 2, 1, "", "validate"]], "corsair.generators.Markdown": [[7, 2, 1, "", "draw_regs"], [7, 2, 1, "", "generate"], [7, 2, 1, "", "make_target"], [7, 2, 1, "", "render"], [7, 2, 1, "", "render_to_file"], [7, 2, 1, "", "validate"]], "corsair.generators.Python": [[7, 2, 1, "", "generate"], [7, 2, 1, "", "make_target"], [7, 2, 1, "", "render"], [7, 2, 1, "", "render_to_file"], [7, 2, 1, "", "validate"]], "corsair.generators.SystemVerilogPackage": [[7, 2, 1, "", "generate"], [7, 2, 1, "", "make_target"], [7, 2, 1, "", "render"], [7, 2, 1, "", "render_to_file"], [7, 2, 1, "", "validate"]], "corsair.generators.Txt": [[7, 2, 1, "", "generate"], [7, 2, 1, "", "make_target"], [7, 2, 1, "", "validate"]], "corsair.generators.Verilog": [[7, 2, 1, "", "generate"], [7, 2, 1, "", "make_target"], [7, 2, 1, "", "render"], [7, 2, 1, "", "render_to_file"], [7, 2, 1, "", "validate"]], "corsair.generators.VerilogHeader": [[7, 2, 1, "", "generate"], [7, 2, 1, "", "make_target"], [7, 2, 1, "", "render"], [7, 2, 1, "", "render_to_file"], [7, 2, 1, "", "validate"]], "corsair.generators.Vhdl": [[7, 2, 1, "", "generate"], [7, 2, 1, "", "make_target"], [7, 2, 1, "", "render"], [7, 2, 1, "", "render_to_file"], [7, 2, 1, "", "validate"]], "corsair.generators.Wavedrom": [[7, 2, 1, "", "draw_regs"]], "corsair.generators.Yaml": [[7, 2, 1, "", "generate"], [7, 2, 1, "", "make_target"], [7, 2, 1, "", "validate"]]}, "objnames": {"0": ["py", "class", "Python class"], "1": ["py", "property", "Python property"], "2": ["py", "method", "Python method"], "3": ["py", "module", "Python module"], "4": ["py", "function", "Python function"]}, "objtypes": {"0": "py:class", "1": "py:property", "2": "py:method", "3": "py:module", "4": "py:function"}, "terms": {"": [8, 11], "0": [1, 2, 4, 7, 8, 11, 12], "01": 8, "02": 8, "03": 8, "08": 8, "09": 8, "0b0110": 10, "0x0000": 11, "0x00000000": 11, "0x00000100": 11, "0x0004": 11, "0x0008": 11, "0x0100": 11, "0x6": 10, "1": [0, 1, 2, 8, 10, 11, 12], "115200": 11, "12": 8, "120": 6, "16": [4, 8, 11], "2": [1, 2, 8, 10, 11], "2020": 8, "2021": 8, "21": 8, "26": 8, "3": [2, 8, 11], "32": [4, 10, 11], "3405645414": 11, "38400": 11, "4": [4, 11], "4092": 11, "8": [6, 11], "9600": 11, "A": 11, "As": [4, 11], "But": 11, "For": 9, "If": [4, 6, 7, 9], "In": [10, 11], "It": [4, 9, 10, 11], "No": [4, 10, 11], "Of": 11, "One": 11, "Or": [4, 6], "The": 11, "Then": 6, "There": [4, 11], "These": [0, 1, 2, 4, 11], "To": [4, 9], "a0": 10, "a1": 10, "abl": 6, "about": [9, 12], "abov": 11, "ac": 2, "access": [4, 7, 10, 11, 12], "access_strob": 3, "act": 10, "action": 3, "activ": [4, 11], "ad": 6, "add": [3, 4, 6, 11, 12], "add_bitfield": 12, "add_enum": 12, "add_regist": 12, "address": [0, 1, 2, 4, 7, 10, 11, 12], "address_align": 4, "address_incr": 4, "address_width": 4, "adoc": 7, "after": [10, 11, 12], "aka": 11, "align": 4, "all": [3, 4, 5, 6, 7, 9, 10, 11, 12], "allow": [7, 9, 11], "almost": 3, "alon": 11, "also": [4, 6, 11], "alwai": [1, 2, 11], "amba": [1, 2], "amm": [4, 7], "an": [3, 11, 12], "ani": [4, 6, 9, 11], "apb": [3, 4, 7, 8, 9, 10, 11], "apb4": [1, 4], "api": 4, "appli": 3, "applic": [6, 11], "ar": [0, 1, 2, 4, 7, 10, 11, 12], "area": 11, "arg": [7, 12], "argument": 4, "arm": [1, 2], "artifact": 9, "as_dict": 12, "as_str": 12, "ascend": 12, "asciidoc": [8, 9], "assert": 10, "assign": 11, "async_neg": 4, "async_po": 4, "asynchron": 4, "attribut": [3, 4, 7, 11, 12], "auto": [4, 6], "automat": [6, 12], "automaticali": 4, "avail": [4, 6], "avalon": [3, 4, 8, 9, 11], "axi": [3, 8, 9, 10, 11], "axi3": 2, "axi4": [2, 4], "axil": [4, 7], "axil2lb": 7, "axil_araddr": 2, "axil_arprot": 2, "axil_arreadi": 2, "axil_arvalid": 2, "axil_awaddr": 2, "axil_awprot": 2, "axil_awreadi": 2, "axil_awvalid": 2, "axil_breadi": 2, "axil_bresp": 2, "axil_bvalid": 2, "axil_rdata": 2, "axil_rreadi": 2, "axil_rresp": 2, "axil_rvalid": 2, "axil_wdata": 2, "axil_wreadi": 2, "axil_wstrb": 2, "axil_wvalid": 2, "b115200": 11, "b38400": 11, "b9600": 11, "bar": 4, "base": [4, 7, 11, 12], "base_address": 4, "basic": [4, 7], "baud": 11, "baudrat": 11, "becom": [10, 11], "befor": [6, 11], "being": [3, 11], "below": [4, 10, 11], "between": 9, "bigger": 11, "bit": [0, 1, 2, 4, 7, 8, 10, 12], "bitfield": [3, 7, 8, 11], "bitfield_nam": 12, "bitfil": 3, "bool": 7, "break": 3, "bridg": [3, 4, 7, 10], "bridge_typ": 7, "bu": [3, 4, 7, 10, 11, 12], "build": [4, 6, 9], "built": 4, "burst": 10, "buse": [0, 1, 2, 4, 10], "byte": [0, 4, 12], "byte_strob": 12, "byteen": 0, "c": [3, 4, 7, 9, 11], "c406": 6, "c_header": 4, "call": [4, 11], "can": [4, 6, 7, 9, 10, 11], "capac": 4, "captur": 11, "case": [4, 11], "catalog": 9, "cd": [3, 6], "cfgpath": 5, "chang": [3, 11], "changelog": 8, "channel": 2, "cheader": 8, "check": [4, 6, 9, 12], "ci": 3, "class": [3, 4, 7, 9, 12], "clean": [6, 9, 11], "clear": [3, 11], "cli": [3, 4, 8], "clock": 11, "clone": 6, "code": [3, 8, 9], "collect": [4, 11], "column": 11, "com": 6, "combin": 11, "combinator": 10, "command": 3, "commit": 6, "common": 10, "complementari": 3, "config": [4, 5], "configur": [3, 8, 9], "consist": 11, "constant": 11, "constatnt": 11, "constructor": 4, "control": [9, 11, 12], "core": [3, 6, 9, 11], "corsair": [4, 5, 6, 7, 9, 10, 12], "cours": 11, "cover": 11, "creat": [4, 5, 7, 9, 12], "creation": 9, "csr": [4, 7, 9, 11, 12], "csr0": 12, "csrconfig": [0, 1, 2, 4, 7, 9, 10], "ctrl": 11, "current": 11, "custom": [4, 9, 10], "custom_gener": 4, "d0": 10, "d1": 10, "data": [0, 1, 2, 4, 10, 11, 12], "data_width": 4, "default": [4, 5], "default_globcfg": [5, 8], "defin": [0, 1, 2, 4, 7, 10, 11], "definit": 9, "demonstr": 9, "depend": 6, "describ": 9, "descript": [0, 1, 2, 4, 10, 11, 12], "design": 10, "detail": [1, 2, 9, 11], "develop": [4, 8], "dictionari": [5, 7, 12], "differ": 4, "direct": [0, 1, 2, 10], "directori": [4, 7, 9], "disabl": 4, "do": [3, 7], "doc": 6, "docstr": 6, "doctest": 6, "document": [0, 1, 2, 3, 4, 7, 8, 9], "don": 4, "done": 11, "doubt": 4, "down": 11, "draw_reg": 7, "drive": 11, "dump": [4, 7], "e": [4, 11], "e402": 6, "e731": 6, "e741": 6, "each": 11, "easi": 9, "effect": [9, 11], "either": 11, "elimin": 9, "emb": 3, "empti": [4, 7], "enabl": [0, 1, 4, 7, 10, 11], "end": [3, 10, 11], "enough": 11, "entir": 3, "entri": 3, "enum": [3, 4, 11, 12], "enum_nam": 12, "enumer": [8, 12], "enumvalu": 8, "environ": 3, "error": [1, 6], "esynr3z": 6, "etc": [3, 10], "ethernet": 11, "even": 4, "everi": [10, 11, 12], "exactrli": 4, "exampl": [3, 4, 8, 10, 11], "execut": 6, "expand": 4, "explain": [4, 7, 9], "explicitli": 9, "extend": 10, "extens": [6, 9, 12], "extern": 9, "f": 11, "fact": [10, 11], "featur": 8, "feild": 12, "few": [4, 11], "field": [4, 7, 8, 12], "fifo": [3, 11], "file": [0, 1, 2, 3, 5, 7, 8, 9, 10, 12], "filenam": 7, "fill": 11, "first": 6, "fix": [3, 11], "flat": 4, "flip": 4, "flop": 4, "flow": [3, 4], "folder": 6, "follow": 9, "foo": 4, "forc": 4, "force_name_cas": 4, "form": 4, "format": [3, 8, 9], "forward": 9, "found": [9, 11], "from": [3, 6, 9, 10, 11, 12], "full": 11, "function": 4, "g": 4, "gener": [3, 8, 9], "get": 9, "git": 6, "github": [3, 6], "gitpython": 6, "global": [4, 5], "globcfg": [0, 1, 2, 5, 8, 10], "globcfg_": 5, "globconfig": 3, "goe": 10, "good": 9, "group": 11, "guid": [3, 8], "h": [4, 7], "ha": [4, 9, 11], "handl": 2, "hardwar": [9, 11, 12], "have": [4, 9, 11], "hdl": [3, 6, 9, 11], "header": [3, 4, 7, 9], "help": 6, "helpful": 4, "here": 9, "high": [4, 10, 11], "hood": 10, "hook": 6, "hovew": 10, "how": [4, 9, 11], "howev": 11, "html": 6, "http": 6, "human": 9, "i": [1, 4, 6, 9, 10, 11], "id": 11, "idea": 11, "ie": 11, "ignor": [4, 6], "ihi0022g": 2, "ihi0024c": 1, "imag": [3, 4, 7], "image_dir": [4, 7], "imgdir": 7, "implement": [1, 2, 3], "inact": 11, "increment": 4, "indent": 12, "index": 8, "inform": [4, 9, 12], "ini": [3, 4], "init": 12, "input": [0, 1, 2, 3, 4, 8, 9, 10], "insid": [4, 9], "instal": [3, 8], "int": [7, 12], "integ": 4, "integr": [10, 11], "intel": 0, "interact": 11, "interest": 4, "interfac": [0, 1, 2, 3, 4, 7, 10, 11], "intern": [7, 9, 10, 11], "introduct": 8, "ioe": 11, "ioea": 11, "ioel": 11, "ip": [9, 11], "is_vector": 12, "issu": [3, 6], "its": 4, "jinja2": [4, 6, 8], "json": [3, 8, 9, 12], "just": [4, 9, 10, 11], "kei": [3, 6, 12], "keyword": 8, "l": 11, "latch": 11, "latest": 9, "lb": [4, 7], "lbbridgeverilog": [4, 8], "lbbridgevhdl": [4, 8], "least": 11, "length": 6, "level": 11, "lifo": 11, "like": 11, "line": [3, 6], "linter": 6, "list": [11, 12], "lite": [3, 4, 8, 9, 10, 11], "ll": 6, "local": [3, 4, 7], "localbu": [4, 8], "lock": 11, "logic": 11, "look": 11, "lot": 3, "low": [4, 10, 11], "lower": 4, "lowercas": 4, "lsb": [11, 12], "m": [6, 9], "made": 11, "mai": 11, "main": 11, "maintain": 9, "make": [6, 9], "make_target": 7, "mani": [3, 4, 11], "mannuali": 4, "map": [0, 1, 2, 3, 4, 7, 8, 9, 10], "markdown": [3, 8, 9, 11], "mask": 12, "max": 6, "md": [4, 7], "memori": 11, "might": 6, "minimum": 10, "minor": 3, "mismatch": 9, "mm": [3, 4, 8, 9, 11], "mnemon": 11, "mode": [4, 7, 11, 12], "modelsim": 6, "modifi": 3, "modul": [3, 5, 6, 9], "more": [3, 4, 9, 10, 11], "most": [11, 12], "msb": 12, "much": 11, "multi": 9, "must": 11, "my": 9, "mycustomgener": 4, "n": [6, 11, 12], "name": [3, 4, 7, 9, 11, 12], "need": 9, "new": 3, "new_bitfield": 12, "new_enum": 12, "new_reg": 12, "next": 11, "none": [4, 7, 11, 12], "normal": 4, "note": [4, 7], "noth": [4, 10, 11], "notifi": 11, "number": 4, "numer": [4, 7], "o": 11, "object": [7, 12], "oc": 11, "offici": [0, 1, 2], "offset": 11, "okai": [1, 2], "ol": 11, "omit": 4, "one": [4, 7, 9, 10, 11], "ones": [4, 11], "onli": [7, 10, 11], "oper": [5, 11], "option": [11, 12], "order": 12, "other": [4, 9, 10, 11], "output": [0, 1, 2, 4, 7, 10, 11], "over": 6, "overlap": 3, "own": [4, 9], "packag": [3, 4, 7, 9], "paddr": 1, "page": [4, 9], "pai": 11, "paramet": [4, 5, 7, 9, 11, 12], "pars": 5, "part": 11, "pass": 4, "path": [4, 6, 7, 9, 12], "penabl": 1, "pep": 6, "pep8": 6, "per": 11, "perform": 11, "permiss": 6, "perspect": 11, "pip": [6, 9], "plain": [9, 11], "pleas": 4, "plenti": [3, 11], "point": [3, 9], "posit": [4, 11, 12], "possibl": 11, "pprot": 1, "prdata": 1, "preadi": 1, "prefix": [4, 7], "preifx": 4, "prettifi": 3, "prevent": 11, "print_convent": [4, 7], "print_imag": [4, 7], "produc": 4, "project": [3, 6, 9], "properti": [11, 12], "prot": 2, "protect": 2, "protocol": [4, 7, 9], "provid": [4, 7], "psel": 1, "pslverr": 1, "pstrb": 1, "pull": 6, "puls": 11, "pwdata": 1, "pwrite": 1, "py": [4, 6, 7], "pycodestyl": 6, "pypi": 9, "pytest": 6, "python": [6, 8, 9], "python3": [6, 9], "pyyaml": 6, "q": 11, "queue": 11, "quit": 11, "r": [6, 9], "raddr": 10, "rdata": 10, "read": [0, 1, 2, 4, 7, 11, 12], "read_csrconfig": [5, 8], "read_fil": [4, 7, 12], "read_json": 12, "read_txt": 12, "read_yaml": 12, "readabl": 9, "readdata": 0, "readdatavalid": 0, "reader": 3, "readi": [1, 2, 10], "refactor": 3, "refer": [0, 1, 2, 4], "refist": 12, "reg": [4, 7, 9, 12], "reg_nam": 12, "regist": [0, 1, 2, 3, 4, 7, 8, 9, 10], "register_reset": 4, "registermap": [7, 8], "regmap": 11, "regs_img": [4, 7], "regs_pkg": [4, 7], "regsit": 4, "relat": [9, 11], "rememb": 4, "ren": 10, "render": [3, 4, 7], "render_to_fil": 7, "repositori": [3, 6, 11], "repres": 12, "request": [0, 6, 10], "requir": 6, "reserv": 3, "reset": [4, 11, 12], "resp": 2, "respons": [2, 10], "return": [4, 5, 7, 12], "review": 6, "rework": 3, "rmap": 7, "ro": 11, "roc": 11, "rolh": 11, "roll": 11, "root": 6, "row": 3, "rule": [4, 11], "run": [3, 6, 9], "rvalid": 10, "rw": [11, 12], "rw1": 11, "rw1c": 11, "said": 11, "same": [4, 10, 11], "save": [4, 5, 7], "scratch": 3, "script": [6, 9], "search": 7, "section": [0, 1, 2, 8, 9, 10], "see": 9, "select": 1, "self": 11, "set": [6, 11], "set_globcfg": [5, 8], "setup": [3, 6], "should": 4, "signal": [8, 11], "signific": [11, 12], "simpl": [4, 11], "simpler": 11, "simpli": 9, "simplic": 11, "simplifi": 10, "singl": [7, 9, 10, 11], "slave": [1, 2], "so": 6, "softwar": [9, 11], "some": [4, 7, 11], "soon": 10, "sort": 12, "sourc": [5, 7, 12], "speak": 6, "special": [4, 10, 11], "specif": [0, 1, 2, 10, 11], "specifi": [4, 5, 9], "sphinx": 6, "spi": 11, "stabl": 9, "standart": 4, "start": [9, 11], "state": 11, "statu": [9, 11, 12], "still": 11, "store": [11, 12], "str": [7, 12], "straight": 9, "stream": 10, "string": [7, 11, 12], "strobe": [1, 2], "structur": 9, "stuck": 11, "style": [4, 8], "support": [3, 9, 10], "sure": 6, "sv": [4, 7], "sync_neg": 4, "sync_po": 4, "synchron": 4, "system": 6, "systemverilog": [3, 4, 7, 9], "systemverilogpackag": 8, "t": [4, 9], "tabl": [3, 4, 7, 9, 11], "target": [5, 7, 8], "task": 4, "templat": [4, 7, 9], "templates_path": 7, "test": [3, 8], "text": [4, 7, 9, 11, 12], "than": [10, 11], "thei": [4, 11], "them": 4, "thi": [4, 9, 11], "thing": [4, 9], "ti": [1, 2], "tick": [10, 11], "time": 10, "timer": 11, "titl": [4, 7], "tool": 9, "track": 11, "transfer": 8, "transform": 11, "true": [4, 7], "try": 9, "turn": 11, "tweak": 3, "two": [4, 5], "txt": [6, 8, 9], "type": [2, 7], "typic": 11, "u": [6, 9, 11], "uart": [9, 11], "uid": 11, "under": [9, 10], "uniqu": [4, 11], "up": 11, "updat": [3, 11], "upper": 4, "uppercas": 4, "us": [0, 1, 2, 4, 5, 6, 7, 8, 10, 11], "usb": 11, "user": 6, "usual": [4, 11], "v": [4, 6, 7], "v_modul": 4, "val": 12, "valid": [0, 2, 4, 5, 7, 10, 12], "validate_globcfg": [5, 8], "valu": [4, 7, 8, 12], "var": 7, "variabl": [7, 11], "variou": 9, "vaue": 12, "verbos": 11, "verilog": [3, 8, 9], "veriloghead": 8, "version": [1, 9], "vh": [4, 7], "vhd": [4, 7], "vhdl": [3, 8, 9], "via": [3, 7], "virtual": 10, "visibl": 6, "w504": 6, "wa": [3, 4, 7, 10, 11], "waddr": 10, "wai": 4, "wait": 0, "waitrequest": 0, "warn": 6, "wavedrom": [4, 6, 8], "waveform": 10, "wdata": 10, "wen": 10, "were": 4, "when": 11, "where": [3, 4, 7], "while": 4, "who": 11, "wide": 10, "width": [0, 1, 2, 4, 10, 11, 12], "without": 4, "wo": 11, "word": 10, "work": 9, "workflow": 9, "wosc": 11, "wreadi": 10, "write": [0, 1, 2, 11, 12], "write_csrconfig": [5, 8], "write_lock": 3, "writedata": 0, "writer": 3, "written": 11, "wrong": [4, 7], "wstrb": 10, "xdist": 6, "yaml": [3, 8, 9, 12], "you": [4, 6, 9, 10, 11], "your": [4, 6, 9, 10], "zero": 11}, "titles": ["Avalon-MM", "APB", "AXI-Lite", "Changelog", "Configuration file", "Configuration", "Developer\u2019s guide", "Generators", "Corsair manual", "Introduction", "LocalBus", "Register map", "Register map"], "titleterms": {"": 6, "0": 3, "01": 3, "02": 3, "03": 3, "08": 3, "09": 3, "1": 3, "12": 3, "16": 3, "2": 3, "2020": 3, "2021": 3, "21": 3, "26": 3, "3": 3, "apb": 1, "api": [8, 9], "asciidoc": [4, 7], "avalon": 0, "axi": 2, "basic": 8, "bit": 11, "bitfield": 12, "byte": 10, "changelog": 3, "cheader": [4, 7], "cli": 9, "code": 6, "configur": [4, 5], "corsair": 8, "develop": 6, "document": 6, "enumer": 11, "enumvalu": 12, "exampl": 9, "featur": 9, "field": 11, "file": 4, "format": 11, "gener": [4, 7], "globcfg": 4, "guid": 6, "input": 11, "instal": [6, 9], "introduct": 9, "jinja2": 7, "json": [4, 7, 11], "lbbridgeverilog": 7, "lbbridgevhdl": 7, "lite": 2, "localbu": 10, "manual": 8, "map": [11, 12], "markdown": [4, 7], "miscellan": 8, "mm": 0, "protocol": [0, 1, 2, 8], "python": [4, 7], "read": 10, "regist": [11, 12], "registermap": 12, "section": 4, "signal": [0, 1, 2, 10], "simpl": 10, "state": 10, "strobe": 10, "style": 6, "systemverilogpackag": [4, 7], "target": 4, "test": 6, "transfer": 10, "txt": [4, 7, 11], "us": 9, "valu": 11, "verilog": [4, 7], "veriloghead": [4, 7], "vhdl": [4, 7], "wait": 10, "wavedrom": 7, "write": 10, "yaml": [4, 7, 11]}})