git clone --depth 1 --no-tags https://github.com/XuBovey/neuai_edu_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411742736
git clone --depth 1 --no-tags https://github.com/zhufu811/hand_remote.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411212017
git clone --depth 1 --no-tags https://github.com/germancq/ELUKS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420070038
git clone --depth 1 --no-tags https://github.com/ReeceBank/EEE3095S_Tut6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419725648
git clone --depth 1 --no-tags https://github.com/Katherine2/dic-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420017771
git clone --depth 1 --no-tags https://github.com/nkosinathintuli/eee3096s-tut-06.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420101818
git clone --depth 1 --no-tags https://github.com/alexhodges42/openroad_test_lfsr.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417163447
git clone --depth 1 --no-tags https://github.com/saiharishk/Counter-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414527429
git clone --depth 1 --no-tags https://github.com/jrmoulton/Verilog-Mux.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414715212
git clone --depth 1 --no-tags https://github.com/lu1198373615/MonikaSystem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414898953
git clone --depth 1 --no-tags https://github.com/stormteeth/FPGA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414128814
git clone --depth 1 --no-tags https://github.com/lastpower65/NTUEE_CVSD_2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416548832
git clone --depth 1 --no-tags https://github.com/sidharth-jha/RISC-V-Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417467227
git clone --depth 1 --no-tags https://github.com/solmannn/alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411457613
git clone --depth 1 --no-tags https://github.com/devTryer31/ProcSysArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411047660
git clone --depth 1 --no-tags https://github.com/HAMS10/DE10_NANO_SoC_GHRD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411933980
git clone --depth 1 --no-tags https://github.com/chrisjinyu/Sample-RTL-Testbenches-Python-Scripts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411003069
git clone --depth 1 --no-tags https://github.com/Aya-Mahmoud-99/Matrix_Multiplier_FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411643534
git clone --depth 1 --no-tags https://github.com/gacneves/mips-based-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411690007
git clone --depth 1 --no-tags https://github.com/Tatev2919/dual_7seg_display_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410899557
git clone --depth 1 --no-tags https://github.com/KangKaiChen/5-Stage-Pipeline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412764869
git clone --depth 1 --no-tags https://github.com/joaopbarret/MicrowaveProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410336773
git clone --depth 1 --no-tags https://github.com/AndreyGarro/ClockAlarm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413123847
git clone --depth 1 --no-tags https://github.com/Vaishnavi1627/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414072390
git clone --depth 1 --no-tags https://github.com/VLSIlearner/smart_majority_function.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409582258
git clone --depth 1 --no-tags https://github.com/AntonioRas/ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409768503
git clone --depth 1 --no-tags https://github.com/Shinaaaaaa/RISC-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410158191
git clone --depth 1 --no-tags https://github.com/Bitil8747/MooreMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408373535
git clone --depth 1 --no-tags https://github.com/DECAfpga/DECA_board_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410401493
git clone --depth 1 --no-tags https://github.com/ken01235/SNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419068299
git clone --depth 1 --no-tags https://github.com/rf-andrey/verilog-reaction-tester.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416506680
git clone --depth 1 --no-tags https://github.com/sujoykrmandal/Digital-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416391082
git clone --depth 1 --no-tags https://github.com/wickerwaka/TiledOSD_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416565854
git clone --depth 1 --no-tags https://github.com/PhilLinYang/SM3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415767003
git clone --depth 1 --no-tags https://github.com/AJGKooK/Finite-State-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415702868
git clone --depth 1 --no-tags https://github.com/e-phantom/xilinx_clocking_wizard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417165359
git clone --depth 1 --no-tags https://github.com/HyunjoonJeon/mars_rover.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416910639
git clone --depth 1 --no-tags https://github.com/YellowFlash26/EEEPrac6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420131332
git clone --depth 1 --no-tags https://github.com/vsingh2201/EECS2021_F21_Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420265632
git clone --depth 1 --no-tags https://github.com/JoeRock1298/SDP-laboratories.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420084008
git clone --depth 1 --no-tags https://github.com/saiharishk/4-bit-Binary-to-BCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414510065
git clone --depth 1 --no-tags https://github.com/saiharishk/2-digit-BCD-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414523377
git clone --depth 1 --no-tags https://github.com/imgmz29/Project-Checkpoint3-Regfile.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414385870
git clone --depth 1 --no-tags https://github.com/Tommy-Davies/AES-128-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413629212
git clone --depth 1 --no-tags https://github.com/NewGamezzz/VivadoLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414848008
git clone --depth 1 --no-tags https://github.com/bcleto/histogramming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413809202
git clone --depth 1 --no-tags https://github.com/rupal13g/Universal-Gates-NAND-and-NOR-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414461259
git clone --depth 1 --no-tags https://github.com/rykovv/array-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415144914
git clone --depth 1 --no-tags https://github.com/wnmusic/Tek2445B.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415275006
git clone --depth 1 --no-tags https://github.com/CorvusPrudens/Corisc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418284997
git clone --depth 1 --no-tags https://github.com/snmarathe/single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414603796
git clone --depth 1 --no-tags https://github.com/wonoho/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414455496
git clone --depth 1 --no-tags https://github.com/DRbean264/ECE550-Project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412231794
git clone --depth 1 --no-tags https://github.com/AliothPL/Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/412816066
git clone --depth 1 --no-tags https://github.com/saiharishk/Number-of-zeroes-in-8-bit-input.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414498056
git clone --depth 1 --no-tags https://github.com/amandaalvesguimaraes/StopwatchProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415061349
git clone --depth 1 --no-tags https://github.com/SarthakHa/SingleCycleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415774199
git clone --depth 1 --no-tags https://github.com/ssysm/cmpen270_design_project_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415775429
git clone --depth 1 --no-tags https://github.com/Vaishnavi1627/Sync-fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419963536
git clone --depth 1 --no-tags https://github.com/TheRandomWalk/FPGA-FM-Morse-Transmitter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420243895
git clone --depth 1 --no-tags https://github.com/zakirhussainvlsi/opensourceeda.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416595280
git clone --depth 1 --no-tags https://github.com/andy-yang-1/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416288572
git clone --depth 1 --no-tags https://github.com/Mylesthemonster/ee216a.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418789016
git clone --depth 1 --no-tags https://github.com/Actual-real-final-version/FYP_code_public.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419571832
git clone --depth 1 --no-tags https://github.com/1190202002/alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419684473
git clone --depth 1 --no-tags https://github.com/vinodhiniceg/LVDT_project-ID-337.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420126310
git clone --depth 1 --no-tags https://github.com/umutesa/eee3096s_tut6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420195986
git clone --depth 1 --no-tags https://github.com/stellaw1/Lab3-ipod-assembly.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420536587
git clone --depth 1 --no-tags https://github.com/memzer0x/CTF-Challenges.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415723952
git clone --depth 1 --no-tags https://github.com/akteigland/phys332_fa21.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416033679
git clone --depth 1 --no-tags https://github.com/grantnedwards/CPU_Design_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416073745
git clone --depth 1 --no-tags https://github.com/KL-Huang/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416749097
git clone --depth 1 --no-tags https://github.com/seanchang74/Verilog_Class.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416959673
git clone --depth 1 --no-tags https://github.com/HyunjoonJeon/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416945247
git clone --depth 1 --no-tags https://github.com/alimirsaeidy/DigitalLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410517928
git clone --depth 1 --no-tags https://github.com/fhideous/MIET_RISC-V_CORE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410349625
git clone --depth 1 --no-tags https://github.com/sarathsundarh/ddco.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409065633
git clone --depth 1 --no-tags https://github.com/adriaantaal/XEM6310Spartan6HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409722760
git clone --depth 1 --no-tags https://github.com/yanaerobe/srash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409463015
git clone --depth 1 --no-tags https://github.com/guyrupt/Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410839493
git clone --depth 1 --no-tags https://github.com/ALAN-Hu-1999/ELEC402_project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413274522
git clone --depth 1 --no-tags https://github.com/a20815579/VSD_hw1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414289400
git clone --depth 1 --no-tags https://github.com/Nevindu/WISC-SP13-Processor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409069630
git clone --depth 1 --no-tags https://github.com/VLSIlearner/UART_rx_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409580086
git clone --depth 1 --no-tags https://github.com/jessie900309/NTUE_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416953703
git clone --depth 1 --no-tags https://github.com/Bitil8747/MealyMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408372387
git clone --depth 1 --no-tags https://github.com/Taiwanisnotchina/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408111407
git clone --depth 1 --no-tags https://github.com/tslotboom/cme433_lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408244554
git clone --depth 1 --no-tags https://github.com/ee-ortiz/sed.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408158589
git clone --depth 1 --no-tags https://github.com/danielhonrales/DanielsAndFriends.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415795347
git clone --depth 1 --no-tags https://github.com/yang22711/codedlock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414480408
git clone --depth 1 --no-tags https://github.com/haiot4105/rns-verilog-generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416728214
git clone --depth 1 --no-tags https://github.com/Chi-you/NCKU_CA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418514311
git clone --depth 1 --no-tags https://github.com/gracelouiseharris/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418738386
git clone --depth 1 --no-tags https://github.com/t5pathak/Two_Stage_MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418976683
git clone --depth 1 --no-tags https://github.com/sabelosiba/EEEWorkPack6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420032310
git clone --depth 1 --no-tags https://github.com/park-geun-hyeong/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419202924
