// Seed: 1354020652
module module_0 (
    id_1[-1'h0 :-1],
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output logic [7:0] id_1;
  logic id_4;
endmodule
module module_1 #(
    parameter id_3 = 32'd58
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  inout wire id_2;
  input wire id_1;
  for (id_4 = id_1; id_4; id_4[-1 :-1] = -1) logic [7:0] id_5, id_6;
  logic id_7, id_8;
  assign id_4 = id_5[id_3];
  logic id_9;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_7
  );
endmodule
