==39246== Cachegrind, a cache and branch-prediction profiler
==39246== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39246== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39246== Command: ./sift .
==39246== 
--39246-- warning: L3 cache found, using its data for the LL simulation.
--39246-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39246-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==39246== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39246== (see section Limitations in user manual)
==39246== NOTE: further instances of this message will not be shown
==39246== 
==39246== I   refs:      3,167,698,658
==39246== I1  misses:        7,878,915
==39246== LLi misses:            2,627
==39246== I1  miss rate:          0.25%
==39246== LLi miss rate:          0.00%
==39246== 
==39246== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39246== D1  misses:      181,305,109  (161,359,907 rd   +  19,945,202 wr)
==39246== LLd misses:        3,610,145  (  1,839,809 rd   +   1,770,336 wr)
==39246== D1  miss rate:          18.6% (       23.9%     +         6.7%  )
==39246== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39246== 
==39246== LL refs:         189,184,024  (169,238,822 rd   +  19,945,202 wr)
==39246== LL misses:         3,612,772  (  1,842,436 rd   +   1,770,336 wr)
==39246== LL miss rate:            0.1% (        0.0%     +         0.6%  )
