<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>FreeNOS: lib/libarch/intel/IntelCore.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">FreeNOS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_13895465283c43eed28fe5a799a5e070.html">libarch</a></li><li class="navelem"><a class="el" href="dir_284674cbefddc6e2ad20546d594f15d7.html">intel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">IntelCore.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="IntelCore_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (C) 2015 Niek Linnenbank</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * This program is free software: you can redistribute it and/or modify</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * it under the terms of the GNU General Public License as published by</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * the Free Software Foundation, either version 3 of the License, or</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * (at your option) any later version.</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * This program is distributed in the hope that it will be useful,</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * GNU General Public License for more details.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * You should have received a copy of the GNU General Public License</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * along with this program.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#ifndef __LIBARCH_INTEL_CPU_H</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#define __LIBARCH_INTEL_CPU_H</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="Types_8h.html">Types.h</a>&gt;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="Macros_8h.html">Macros.h</a>&gt;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="Core_8h.html">Core.h</a>&gt;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="IntelIO_8h.html">IntelIO.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="group__libarch__intel.html#gad40cbce85ce7899cd0c75161402e38c1">   42</a></span>&#160;<span class="preprocessor">#define IRQ_REG(state) \</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">    ((state)-&gt;vector - 0x20)</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="group__libarch__intel.html#ga45a03679a0d2ba19c56c33f29930cd3d">   50</a></span>&#160;<span class="keyword">inline</span> <a class="code" href="group__libstd.html#gad758b7a5c3f18ed79d2fcd23d9f16357">u64</a> <a class="code" href="group__libarch__intel.html#ga45a03679a0d2ba19c56c33f29930cd3d">timestamp</a>()</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;{</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> <span class="keywordtype">long</span> val;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="keyword">asm</span> <span class="keyword">volatile</span> (<span class="stringliteral">&quot;rdtsc\n&quot;</span> : <span class="stringliteral">&quot;=A&quot;</span>(val));</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <span class="keywordflow">return</span> val;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;}</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group__libarch__intel.html#ga457a67952196f5789ccbbc41f51bee63">   60</a></span>&#160;<span class="preprocessor">#define cpu_reboot() \</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">({ \</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">    IntelIO io; \</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">    io.outb(0x64, 0xfe); \</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">})</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group__libarch__intel.html#ga98ef8e3c92758fa816e387be789caa2a">   72</a></span>&#160;<span class="preprocessor">#define cpu_shutdown() \</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">({ \</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">    IntelIO io; \</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">    io.outw(0xB004, 0x0 | 0x2000); \</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">})</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__libarch__intel.html#ga89e1b35bd6cbaf15cc0d33631acac076">   81</a></span>&#160;<span class="preprocessor">#define idle() \</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">    asm volatile (&quot;hlt&quot;);</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__libarch__intel.html#ga259cbd03832451d55ec4510adb9a30b7">   89</a></span>&#160;<span class="preprocessor">#define ltr(sel) \</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">({ \</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">    u16 tr = sel; \</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">    asm volatile (&quot;ltr %0\n&quot; :: &quot;r&quot;(tr)); \</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">})</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group__libarch__intel.html#gaaa9e76e7379f66086d8967a394e4df7d">  100</a></span>&#160;<span class="preprocessor">#define tlb_flush(addr) \</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">    asm volatile(&quot;invlpg (%0)&quot; ::&quot;r&quot; (addr) : &quot;memory&quot;)</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group__libarch__intel.html#ga0062c2a6469dd0b117a2d61529912cc9">  106</a></span>&#160;<span class="preprocessor">#define tlb_flush_all() \</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">    asm volatile(&quot;mov %cr3, %eax\n&quot; \</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">                 &quot;mov %eax, %cr3\n&quot;)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__libarch__intel.html#gac5d15f274bc9b1e96230f3d3c60fd1f8">  114</a></span>&#160;<span class="preprocessor">#define sti() \</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">    asm volatile (&quot;sti&quot;)</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group__libarch__intel.html#ga68c330e94fe121eba993e5a5973c3162">  120</a></span>&#160;<span class="preprocessor">#define cli() \</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">    asm volatile (&quot;cli&quot;);</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group__libarch__intel.html#ga6a0439b28db6fee1e7eb3d1b56d3294a">  126</a></span>&#160;<span class="preprocessor">#define irq_enable() \</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">    sti()</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group__libarch__intel.html#gacd9ccf0612b51a0f07d76826341e469b">  134</a></span>&#160;<span class="preprocessor">#define irq_disable()                           \</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">({                                              \</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">    ulong ret;                                  \</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">                                                \</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">    asm volatile (&quot;pushfl\n&quot;                    \</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">                  &quot;popl %0&quot; : &quot;=g&quot; (ret) :);    \</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">    cli();                                      \</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">    ret;                                        \</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">})</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group__libarch__intel.html#ga5c651822d60cc1fd8b8991d7cf28945f">  149</a></span>&#160;<span class="preprocessor">#define irq_restore(saved)                      \</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">    asm volatile (&quot;push %0\n&quot;                   \</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">                  &quot;popfl\n&quot; :: &quot;g&quot; (saved))</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group__libarch__intel.html#gabba33c00bef628f1a1933d680aca6683">  158</a></span>&#160;<span class="preprocessor">#define INTEL_DIVZERO   0</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group__libarch__intel.html#ga61c3b3e52e0d53826ed1228c5bc58ae5">  159</a></span>&#160;<span class="preprocessor">#define INTEL_DEBUGEX   1</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group__libarch__intel.html#ga9ddad0475efd92e24ae33d02d32b54ad">  160</a></span>&#160;<span class="preprocessor">#define INTEL_NMI       2</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group__libarch__intel.html#gaa35703f7f5e1b18e8e6ed06abb4b24cc">  161</a></span>&#160;<span class="preprocessor">#define INTEL_BREAKP    3</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group__libarch__intel.html#gafd728766d70cd6696344ecfd07e4f1db">  162</a></span>&#160;<span class="preprocessor">#define INTEL_OVERFLOW  4</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group__libarch__intel.html#gae4ce11f95570225d70813712c42fc6fe">  163</a></span>&#160;<span class="preprocessor">#define INTEL_BOUNDS    5</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group__libarch__intel.html#ga606492d9afb4b587fac5538bd2817244">  164</a></span>&#160;<span class="preprocessor">#define INTEL_OPCODE    6</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group__libarch__intel.html#gaed1421e2fa42bf438c98fbc77e9b1dd7">  165</a></span>&#160;<span class="preprocessor">#define INTEL_DEVERR    7</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group__libarch__intel.html#ga280f489bd491693d810a9e54ba3984e9">  166</a></span>&#160;<span class="preprocessor">#define INTEL_DOUBLEF   8</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group__libarch__intel.html#ga30a1448fdecadb65270627e7c6fb97a9">  167</a></span>&#160;<span class="preprocessor">#define INTEL_COSEG     9</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group__libarch__intel.html#gaf59274b4e1878c6f05dc99b22e33c8cd">  168</a></span>&#160;<span class="preprocessor">#define INTEL_TSSERR    10</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group__libarch__intel.html#gaa694b2ff2b782e8f562de148e4064226">  169</a></span>&#160;<span class="preprocessor">#define INTEL_SEGERR    11</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group__libarch__intel.html#ga2735a0761d095bea4e6a83ff9794f4fc">  170</a></span>&#160;<span class="preprocessor">#define INTEL_STACKERR  12</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group__libarch__intel.html#ga18547ddbc6882e37ea60933a72d9a862">  171</a></span>&#160;<span class="preprocessor">#define INTEL_GENERR    13</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group__libarch__intel.html#ga2c796e987e498b00f04943a96d0cadf9">  172</a></span>&#160;<span class="preprocessor">#define INTEL_PAGEFAULT 14</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group__libarch__intel.html#gabc1148eb4d5cc4a1ab6ff4324e69aa82">  173</a></span>&#160;<span class="preprocessor">#define INTEL_FLOATERR  16</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group__libarch__intel.html#ga656c2ed399baeb7970824fa8425dfac5">  174</a></span>&#160;<span class="preprocessor">#define INTEL_ALIGNERR  17</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group__libarch__intel.html#gab362fdc02038352335e07db14bc52611">  175</a></span>&#160;<span class="preprocessor">#define INTEL_MACHCHK   18</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group__libarch__intel.html#ga13ae13b7ef0e65a46d90ab7057e2ffb1">  176</a></span>&#160;<span class="preprocessor">#define INTEL_SIMD      19</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group__libarch__intel.html#gaac4b0a4dbb384ff188277b70018b75b6">  177</a></span>&#160;<span class="preprocessor">#define INTEL_VIRTERR   20</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group__libarch__intel.html#ga84a77e05910c193e7156397c22a15c32">  188</a></span>&#160;<span class="preprocessor">#define INTEL_EFLAGS_DEFAULT    (1 &lt;&lt; 1)</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group__libarch__intel.html#ga4e677be23a30e40e2d59519cd834f687">  189</a></span>&#160;<span class="preprocessor">#define INTEL_EFLAGS_IRQ        (1 &lt;&lt; 9)</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="structTSS.html">  203</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structTSS.html">TSS</a></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;{</div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="structTSS.html#ac4037d56c26d77bf5a37cc081807df98">  205</a></span>&#160;    <a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code" href="structTSS.html#ac4037d56c26d77bf5a37cc081807df98">backlink</a>;</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="structTSS.html#a94b9d86ad0e48c7979dec5eb3b42bfb7">  206</a></span>&#160;    <a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code" href="structTSS.html#a3be06d3fac8b523d22573e211cc6fb12">esp0</a>, <a class="code" href="structTSS.html#a94b9d86ad0e48c7979dec5eb3b42bfb7">ss0</a>;</div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="structTSS.html#a44c410c3df42960313638f130dde437e">  207</a></span>&#160;    <a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code" href="structTSS.html#aa7daa3303c4a101d015fcb69260e9f66">esp1</a>, <a class="code" href="structTSS.html#a44c410c3df42960313638f130dde437e">ss1</a>;</div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="structTSS.html#a596a67e27a45954f43cb3ec27d4ac94c">  208</a></span>&#160;    <a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code" href="structTSS.html#a96822ea0befd73ac1ddd79597d67951d">esp2</a>, <a class="code" href="structTSS.html#a596a67e27a45954f43cb3ec27d4ac94c">ss2</a>;</div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="structTSS.html#ab835380c43500a1448c5faa396221e68">  209</a></span>&#160;    <a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code" href="structTSS.html#ab835380c43500a1448c5faa396221e68">cr3</a>;</div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="structTSS.html#ab5a1bfb1c728f277df2d55bc9f2d44b3">  210</a></span>&#160;    <a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code" href="structTSS.html#ab5a1bfb1c728f277df2d55bc9f2d44b3">eip</a>;</div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="structTSS.html#afac77f68a4e46eadbba05aec49185369">  211</a></span>&#160;    <a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code" href="structTSS.html#afac77f68a4e46eadbba05aec49185369">eflags</a>;</div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="structTSS.html#a7810cf10c5c18913d1296d68bd2c41a0">  212</a></span>&#160;    <a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code" href="structTSS.html#a7b5215c34cf6396c9d1efd90a942290a">eax</a>,<a class="code" href="structTSS.html#a0d76d0496322cbdb1d1036111ec28d0f">ecx</a>,<a class="code" href="structTSS.html#a7810cf10c5c18913d1296d68bd2c41a0">edx</a>,<a class="code" href="structTSS.html#af0db21676efed106e5c85c1a68ea49c7">ebx</a>;</div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="structTSS.html#a45738eff5c457b4d75da381bf86aca86">  213</a></span>&#160;    <a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code" href="structTSS.html#a45738eff5c457b4d75da381bf86aca86">esp</a>, <a class="code" href="structTSS.html#aa8939a5a6b3698753e6c10963a1ef7f9">ebp</a>;</div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="structTSS.html#a3603c480d826f49e5fb5725dbbe5bc1d">  214</a></span>&#160;    <a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code" href="structTSS.html#a3603c480d826f49e5fb5725dbbe5bc1d">esi</a>, <a class="code" href="structTSS.html#a04c8f7da3033d5a75c563c32db74e691">edi</a>;</div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="structTSS.html#af6a8e480a75cb56612af9f56a9dabb0f">  215</a></span>&#160;    <a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code" href="structTSS.html#a01a27d8cb3f1dade15a1d632bcb03c2d">es</a>, <a class="code" href="structTSS.html#aaf40b27831ed5152f68ba93444db117f">cs</a>, <a class="code" href="structTSS.html#af6a8e480a75cb56612af9f56a9dabb0f">ss</a>, <a class="code" href="structTSS.html#ad4eaf242c6bed0d10f18bd47f1eb2beb">ds</a>, <a class="code" href="structTSS.html#a816330925410326bd44d8c289963e405">fs</a>, <a class="code" href="structTSS.html#a35c1af84573212064bbc5739d306a4d6">gs</a>;</div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="structTSS.html#ad4716efff2615d2ec88266d5ff71ec31">  216</a></span>&#160;    <a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code" href="structTSS.html#ad4716efff2615d2ec88266d5ff71ec31">ldt</a>;</div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="structTSS.html#ab587fdecf8cc7d0d3745220ee9399195">  217</a></span>&#160;    <a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code" href="structTSS.html#ab587fdecf8cc7d0d3745220ee9399195">bitmap</a>;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;}</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<a class="code" href="group__libarch__intel.html#gac4c5823e3b08ae1cee6b21b9ce9ec1db">TSS</a>;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="structSegment.html">  224</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structSegment.html">Segment</a></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;{</div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="structSegment.html#a2d7b6098a247172d3ed7a8a8fc642af0">  226</a></span>&#160;    <a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code" href="structSegment.html#a2d7b6098a247172d3ed7a8a8fc642af0">limitLow</a>:16;</div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="structSegment.html#a39e4d943f7d6a555353ad499a7be4775">  227</a></span>&#160;    <a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code" href="structSegment.html#a39e4d943f7d6a555353ad499a7be4775">baseLow</a>:16;</div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="structSegment.html#a2884569722558d9cf4cf5994c4be3507">  228</a></span>&#160;    <a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code" href="structSegment.html#a2884569722558d9cf4cf5994c4be3507">baseMid</a>:8;</div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="structSegment.html#ac1128edd92186154692cfa24cd024dfe">  229</a></span>&#160;    <a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code" href="structSegment.html#ac1128edd92186154692cfa24cd024dfe">type</a>:5;</div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="structSegment.html#a27e18428baf5f42d456aeeb6b595ef77">  230</a></span>&#160;    <a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code" href="structSegment.html#a27e18428baf5f42d456aeeb6b595ef77">privilege</a>:2;</div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="structSegment.html#a69e51b306eadeb66175dd6e4933b650d">  231</a></span>&#160;    <a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code" href="structSegment.html#a69e51b306eadeb66175dd6e4933b650d">present</a>:1;</div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="structSegment.html#a2a94e7ff3e49c3ebf510a55aac2c6604">  232</a></span>&#160;    <a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code" href="structSegment.html#a2a94e7ff3e49c3ebf510a55aac2c6604">limitHigh</a>:4;</div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="structSegment.html#aea513bddfd08f5dae4c284a107656b4f">  233</a></span>&#160;    <a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code" href="structSegment.html#aea513bddfd08f5dae4c284a107656b4f">granularity</a>:4;</div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="structSegment.html#a74200408d6e5fb8d9c0dae2074309922">  234</a></span>&#160;    <a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code" href="structSegment.html#a74200408d6e5fb8d9c0dae2074309922">baseHigh</a>:8;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;}</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<a class="code" href="group__libarch__intel.html#gadf2d2b28b06d179ec17996320cfea771">Segment</a>;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="structSegRegs.html">  241</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structSegRegs.html">SegRegs</a></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;{</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <span class="comment">/* Segments. */</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="structSegRegs.html#a1f0391f327074b79a209d2e18d996257">  244</a></span>&#160;    <a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code" href="structTSS.html#a35c1af84573212064bbc5739d306a4d6">gs</a>, <a class="code" href="structTSS.html#a816330925410326bd44d8c289963e405">fs</a>, <a class="code" href="structTSS.html#a01a27d8cb3f1dade15a1d632bcb03c2d">es</a>, <a class="code" href="structTSS.html#ad4eaf242c6bed0d10f18bd47f1eb2beb">ds</a>, <a class="code" href="structSegRegs.html#a1f0391f327074b79a209d2e18d996257">ss0</a>;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;}</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<a class="code" href="group__libarch__intel.html#gabe4a5047117ee53c4ee10a7e24ddb2e7">SegRegs</a>;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="structCPURegs.html">  251</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structCPURegs.html">CPURegs</a></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;{</div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="structCPURegs.html#a299cc37e8758318fbc6663eb4fa267b9">  253</a></span>&#160;    <a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code" href="structTSS.html#a04c8f7da3033d5a75c563c32db74e691">edi</a>, <a class="code" href="structTSS.html#a3603c480d826f49e5fb5725dbbe5bc1d">esi</a>, <a class="code" href="structTSS.html#aa8939a5a6b3698753e6c10963a1ef7f9">ebp</a>, <a class="code" href="structCPURegs.html#a299cc37e8758318fbc6663eb4fa267b9">esp0</a>, <a class="code" href="structTSS.html#af0db21676efed106e5c85c1a68ea49c7">ebx</a>, <a class="code" href="structTSS.html#a7810cf10c5c18913d1296d68bd2c41a0">edx</a>, <a class="code" href="structTSS.html#a0d76d0496322cbdb1d1036111ec28d0f">ecx</a>, <a class="code" href="structTSS.html#a7b5215c34cf6396c9d1efd90a942290a">eax</a>;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;}</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<a class="code" href="group__libarch__intel.html#ga52dc0b3c453efffdaa3914a5475e42c5">CPURegs</a>;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="structIRQRegs0.html">  263</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structIRQRegs0.html">IRQRegs0</a></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;{</div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="structIRQRegs0.html#aca0b22a2e14b27727475e43c0518b4ae">  265</a></span>&#160;    <a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code" href="structIRQRegs0.html#aca0b22a2e14b27727475e43c0518b4ae">eip</a>, <a class="code" href="structTSS.html#aaf40b27831ed5152f68ba93444db117f">cs</a>, <a class="code" href="structTSS.html#afac77f68a4e46eadbba05aec49185369">eflags</a>;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;}</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<a class="code" href="group__libarch__intel.html#gacfd97ea16b396d79c7e2bd20cd47c04c">IRQRegs0</a>;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="structIRQRegs3.html">  280</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structIRQRegs3.html">IRQRegs3</a></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;{</div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="structIRQRegs3.html#a53f525bab5f9439c0c89f468b569f479">  282</a></span>&#160;    <a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code" href="structTSS.html#ab5a1bfb1c728f277df2d55bc9f2d44b3">eip</a>, <a class="code" href="structTSS.html#aaf40b27831ed5152f68ba93444db117f">cs</a>, <a class="code" href="structTSS.html#afac77f68a4e46eadbba05aec49185369">eflags</a>, esp3, <a class="code" href="structIRQRegs3.html#a53f525bab5f9439c0c89f468b569f479">ss3</a>;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;}</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<a class="code" href="group__libarch__intel.html#gab90bd5f5863f5328c0666d35ae1d9ab4">IRQRegs3</a>;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="structCPUState.html">CPUState</a></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;{</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <span class="comment">/* Segments. */</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="structCPUState.html#a96f6c2370f8ae625dcac95ae58580ca8">  292</a></span>&#160;    <a class="code" href="structSegRegs.html">SegRegs</a> <a class="code" href="structCPUState.html#a96f6c2370f8ae625dcac95ae58580ca8">seg</a>;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;    <span class="comment">/* By pusha */</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="structCPUState.html#ae3351ca9ccba7525654ed66edf17de13">  295</a></span>&#160;    <a class="code" href="structCPURegs.html">CPURegs</a> <a class="code" href="structCPUState.html#ae3351ca9ccba7525654ed66edf17de13">regs</a>;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <span class="comment">/* Vector/error arguments. */</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="structCPUState.html#a3e6a354cd06b56a11fc8c98a31c489a4">  298</a></span>&#160;    <a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code" href="structCPUState.html#a3e6a354cd06b56a11fc8c98a31c489a4">vector</a>, error;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <span class="comment">/* Pushed by processor. */</span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="structCPUState.html#a72712e73ceca2b4179ef5148c17bcebd">  301</a></span>&#160;    <a class="code" href="structIRQRegs3.html">IRQRegs3</a> <a class="code" href="structCPUState.html#a72712e73ceca2b4179ef5148c17bcebd">irq</a>;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;}</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<a class="code" href="group__libarch__intel.html#gaa008da74b2f15851922ca94235078a41">CPUState</a>;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="classIntelCore.html">  308</a></span>&#160;<span class="keyword">class </span><a class="code" href="classIntelCore.html">IntelCore</a> : <span class="keyword">public</span> <a class="code" href="classCore.html">Core</a></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;{</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    <span class="keywordtype">void</span> logException(<a class="code" href="structCPUState.html">CPUState</a> *state) <span class="keyword">const</span>;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;    <span class="keywordtype">void</span> logState(<a class="code" href="structCPUState.html">CPUState</a> *state) <span class="keyword">const</span>;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="keywordtype">void</span> logRegister(<span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="bin_2mpiprime_2Main_8cpp.html#ad53db8acabbf75e31bf23d9f20a2c847">name</a>, <a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> reg) <span class="keyword">const</span>;</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;    <span class="keyword">volatile</span> <a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> readCR2() <span class="keyword">const</span>;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <span class="keyword">volatile</span> <a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> readCR3() <span class="keyword">const</span>;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    <span class="keywordtype">void</span> writeCR3(<a class="code" href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a> <a class="code" href="structTSS.html#ab835380c43500a1448c5faa396221e68">cr3</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;};</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#ifdef __KERNEL__</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="keyword">extern</span> <a class="code" href="structSegment.html">Segment</a> <a class="code" href="group__libarch__intel.html#gad5f5ef12903571239ba4a14b2cc0cd50">gdt</a>[];</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="keyword">extern</span> <a class="code" href="structTSS.html">TSS</a> <a class="code" href="group__libarch__intel.html#ga9c9469a45df9f77fd7d96bd4b9aea9a3">kernelTss</a>;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="keyword">extern</span> <a class="code" href="group__libstd.html#ga153192b394630b5bbd32e3a430673674">Address</a> <a class="code" href="group__libarch__intel.html#ga6f226a202f333e109f3e9e401b7d46d2">kernelPageDir</a>[];</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __KERNEL__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __LIBARCH_INTEL_CPU_H */</span><span class="preprocessor"></span></div><div class="ttc" id="structTSS_html_a816330925410326bd44d8c289963e405"><div class="ttname"><a href="structTSS.html#a816330925410326bd44d8c289963e405">TSS::fs</a></div><div class="ttdeci">u32 fs</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00215">IntelCore.h:215</a></div></div>
<div class="ttc" id="group__libarch__intel_html_gadf2d2b28b06d179ec17996320cfea771"><div class="ttname"><a href="group__libarch__intel.html#gadf2d2b28b06d179ec17996320cfea771">Segment</a></div><div class="ttdeci">struct Segment Segment</div><div class="ttdoc">Segment descriptor used in the GDT. </div></div>
<div class="ttc" id="group__libstd_html_gad758b7a5c3f18ed79d2fcd23d9f16357"><div class="ttname"><a href="group__libstd.html#gad758b7a5c3f18ed79d2fcd23d9f16357">u64</a></div><div class="ttdeci">unsigned long long u64</div><div class="ttdoc">Unsigned 64-bit number. </div><div class="ttdef"><b>Definition:</b> <a href="Types_8h_source.html#l00050">Types.h:50</a></div></div>
<div class="ttc" id="group__libarch__intel_html_ga52dc0b3c453efffdaa3914a5475e42c5"><div class="ttname"><a href="group__libarch__intel.html#ga52dc0b3c453efffdaa3914a5475e42c5">CPURegs</a></div><div class="ttdeci">struct CPURegs CPURegs</div><div class="ttdoc">Structure represents the pusha/popa format. </div></div>
<div class="ttc" id="Types_8h_html"><div class="ttname"><a href="Types_8h.html">Types.h</a></div></div>
<div class="ttc" id="structSegment_html_a2d7b6098a247172d3ed7a8a8fc642af0"><div class="ttname"><a href="structSegment.html#a2d7b6098a247172d3ed7a8a8fc642af0">Segment::limitLow</a></div><div class="ttdeci">u32 limitLow</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00226">IntelCore.h:226</a></div></div>
<div class="ttc" id="structTSS_html"><div class="ttname"><a href="structTSS.html">TSS</a></div><div class="ttdoc">Intel&amp;#39;s Task State Segment. </div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00203">IntelCore.h:203</a></div></div>
<div class="ttc" id="structSegment_html_aea513bddfd08f5dae4c284a107656b4f"><div class="ttname"><a href="structSegment.html#aea513bddfd08f5dae4c284a107656b4f">Segment::granularity</a></div><div class="ttdeci">u32 granularity</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00233">IntelCore.h:233</a></div></div>
<div class="ttc" id="group__libarch__intel_html_ga45a03679a0d2ba19c56c33f29930cd3d"><div class="ttname"><a href="group__libarch__intel.html#ga45a03679a0d2ba19c56c33f29930cd3d">timestamp</a></div><div class="ttdeci">u64 timestamp()</div><div class="ttdoc">Reads the CPU&amp;#39;s timestamp counter. </div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00050">IntelCore.h:50</a></div></div>
<div class="ttc" id="group__libstd_html_ga153192b394630b5bbd32e3a430673674"><div class="ttname"><a href="group__libstd.html#ga153192b394630b5bbd32e3a430673674">Address</a></div><div class="ttdeci">unsigned long Address</div><div class="ttdoc">A memory address. </div><div class="ttdef"><b>Definition:</b> <a href="Types_8h_source.html#l00131">Types.h:131</a></div></div>
<div class="ttc" id="bin_2mpiprime_2Main_8cpp_html_ad53db8acabbf75e31bf23d9f20a2c847"><div class="ttname"><a href="bin_2mpiprime_2Main_8cpp.html#ad53db8acabbf75e31bf23d9f20a2c847">name</a></div><div class="ttdeci">static char name[64]</div><div class="ttdef"><b>Definition:</b> <a href="bin_2mpiprime_2Main_8cpp_source.html#l00033">Main.cpp:33</a></div></div>
<div class="ttc" id="structTSS_html_a01a27d8cb3f1dade15a1d632bcb03c2d"><div class="ttname"><a href="structTSS.html#a01a27d8cb3f1dade15a1d632bcb03c2d">TSS::es</a></div><div class="ttdeci">u32 es</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00215">IntelCore.h:215</a></div></div>
<div class="ttc" id="structTSS_html_ad4716efff2615d2ec88266d5ff71ec31"><div class="ttname"><a href="structTSS.html#ad4716efff2615d2ec88266d5ff71ec31">TSS::ldt</a></div><div class="ttdeci">u32 ldt</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00216">IntelCore.h:216</a></div></div>
<div class="ttc" id="group__libarch__intel_html_ga6f226a202f333e109f3e9e401b7d46d2"><div class="ttname"><a href="group__libarch__intel.html#ga6f226a202f333e109f3e9e401b7d46d2">kernelPageDir</a></div><div class="ttdeci">Address kernelPageDir[]</div><div class="ttdoc">Kernel page directory. </div></div>
<div class="ttc" id="structTSS_html_a3603c480d826f49e5fb5725dbbe5bc1d"><div class="ttname"><a href="structTSS.html#a3603c480d826f49e5fb5725dbbe5bc1d">TSS::esi</a></div><div class="ttdeci">u32 esi</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00214">IntelCore.h:214</a></div></div>
<div class="ttc" id="structCPUState_html_a96f6c2370f8ae625dcac95ae58580ca8"><div class="ttname"><a href="structCPUState.html#a96f6c2370f8ae625dcac95ae58580ca8">CPUState::seg</a></div><div class="ttdeci">SegRegs seg</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00292">IntelCore.h:292</a></div></div>
<div class="ttc" id="group__libarch__intel_html_gabe4a5047117ee53c4ee10a7e24ddb2e7"><div class="ttname"><a href="group__libarch__intel.html#gabe4a5047117ee53c4ee10a7e24ddb2e7">SegRegs</a></div><div class="ttdeci">struct SegRegs SegRegs</div><div class="ttdoc">Segmentation registers. </div></div>
<div class="ttc" id="structTSS_html_a04c8f7da3033d5a75c563c32db74e691"><div class="ttname"><a href="structTSS.html#a04c8f7da3033d5a75c563c32db74e691">TSS::edi</a></div><div class="ttdeci">u32 edi</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00214">IntelCore.h:214</a></div></div>
<div class="ttc" id="classCore_html"><div class="ttname"><a href="classCore.html">Core</a></div><div class="ttdoc">Generic Core implementation. </div><div class="ttdef"><b>Definition:</b> <a href="Core_8h_source.html#l00165">Core.h:165</a></div></div>
<div class="ttc" id="group__libarch__intel_html_gaa008da74b2f15851922ca94235078a41"><div class="ttname"><a href="group__libarch__intel.html#gaa008da74b2f15851922ca94235078a41">CPUState</a></div><div class="ttdeci">struct CPUState CPUState</div><div class="ttdoc">Contains all the CPU registers. </div></div>
<div class="ttc" id="structIRQRegs0_html_aca0b22a2e14b27727475e43c0518b4ae"><div class="ttname"><a href="structIRQRegs0.html#aca0b22a2e14b27727475e43c0518b4ae">IRQRegs0::eip</a></div><div class="ttdeci">u32 eip</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00265">IntelCore.h:265</a></div></div>
<div class="ttc" id="group__libarch__intel_html_ga9c9469a45df9f77fd7d96bd4b9aea9a3"><div class="ttname"><a href="group__libarch__intel.html#ga9c9469a45df9f77fd7d96bd4b9aea9a3">kernelTss</a></div><div class="ttdeci">TSS kernelTss</div><div class="ttdoc">Task State Segment. </div></div>
<div class="ttc" id="structSegment_html_a69e51b306eadeb66175dd6e4933b650d"><div class="ttname"><a href="structSegment.html#a69e51b306eadeb66175dd6e4933b650d">Segment::present</a></div><div class="ttdeci">u32 present</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00231">IntelCore.h:231</a></div></div>
<div class="ttc" id="structSegment_html_a2a94e7ff3e49c3ebf510a55aac2c6604"><div class="ttname"><a href="structSegment.html#a2a94e7ff3e49c3ebf510a55aac2c6604">Segment::limitHigh</a></div><div class="ttdeci">u32 limitHigh</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00232">IntelCore.h:232</a></div></div>
<div class="ttc" id="Core_8h_html"><div class="ttname"><a href="Core_8h.html">Core.h</a></div></div>
<div class="ttc" id="group__libarch__intel_html_gac4c5823e3b08ae1cee6b21b9ce9ec1db"><div class="ttname"><a href="group__libarch__intel.html#gac4c5823e3b08ae1cee6b21b9ce9ec1db">TSS</a></div><div class="ttdeci">struct TSS TSS</div><div class="ttdoc">Intel&amp;#39;s Task State Segment. </div></div>
<div class="ttc" id="structTSS_html_a7b5215c34cf6396c9d1efd90a942290a"><div class="ttname"><a href="structTSS.html#a7b5215c34cf6396c9d1efd90a942290a">TSS::eax</a></div><div class="ttdeci">u32 eax</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00212">IntelCore.h:212</a></div></div>
<div class="ttc" id="structTSS_html_a0d76d0496322cbdb1d1036111ec28d0f"><div class="ttname"><a href="structTSS.html#a0d76d0496322cbdb1d1036111ec28d0f">TSS::ecx</a></div><div class="ttdeci">u32 ecx</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00212">IntelCore.h:212</a></div></div>
<div class="ttc" id="structSegment_html_a2884569722558d9cf4cf5994c4be3507"><div class="ttname"><a href="structSegment.html#a2884569722558d9cf4cf5994c4be3507">Segment::baseMid</a></div><div class="ttdeci">u32 baseMid</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00228">IntelCore.h:228</a></div></div>
<div class="ttc" id="IntelIO_8h_html"><div class="ttname"><a href="IntelIO_8h.html">IntelIO.h</a></div></div>
<div class="ttc" id="structCPURegs_html"><div class="ttname"><a href="structCPURegs.html">CPURegs</a></div><div class="ttdoc">Structure represents the pusha/popa format. </div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00251">IntelCore.h:251</a></div></div>
<div class="ttc" id="group__libarch__intel_html_gab90bd5f5863f5328c0666d35ae1d9ab4"><div class="ttname"><a href="group__libarch__intel.html#gab90bd5f5863f5328c0666d35ae1d9ab4">IRQRegs3</a></div><div class="ttdeci">struct IRQRegs3 IRQRegs3</div><div class="ttdoc">Unprivileged Interrupt Registers (ring 3) </div></div>
<div class="ttc" id="structTSS_html_a94b9d86ad0e48c7979dec5eb3b42bfb7"><div class="ttname"><a href="structTSS.html#a94b9d86ad0e48c7979dec5eb3b42bfb7">TSS::ss0</a></div><div class="ttdeci">u32 ss0</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00206">IntelCore.h:206</a></div></div>
<div class="ttc" id="structSegRegs_html"><div class="ttname"><a href="structSegRegs.html">SegRegs</a></div><div class="ttdoc">Segmentation registers. </div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00241">IntelCore.h:241</a></div></div>
<div class="ttc" id="structTSS_html_aa7daa3303c4a101d015fcb69260e9f66"><div class="ttname"><a href="structTSS.html#aa7daa3303c4a101d015fcb69260e9f66">TSS::esp1</a></div><div class="ttdeci">u32 esp1</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00207">IntelCore.h:207</a></div></div>
<div class="ttc" id="structTSS_html_a45738eff5c457b4d75da381bf86aca86"><div class="ttname"><a href="structTSS.html#a45738eff5c457b4d75da381bf86aca86">TSS::esp</a></div><div class="ttdeci">u32 esp</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00213">IntelCore.h:213</a></div></div>
<div class="ttc" id="structTSS_html_a7810cf10c5c18913d1296d68bd2c41a0"><div class="ttname"><a href="structTSS.html#a7810cf10c5c18913d1296d68bd2c41a0">TSS::edx</a></div><div class="ttdeci">u32 edx</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00212">IntelCore.h:212</a></div></div>
<div class="ttc" id="structSegment_html_a39e4d943f7d6a555353ad499a7be4775"><div class="ttname"><a href="structSegment.html#a39e4d943f7d6a555353ad499a7be4775">Segment::baseLow</a></div><div class="ttdeci">u32 baseLow</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00227">IntelCore.h:227</a></div></div>
<div class="ttc" id="structSegment_html"><div class="ttname"><a href="structSegment.html">Segment</a></div><div class="ttdoc">Segment descriptor used in the GDT. </div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00224">IntelCore.h:224</a></div></div>
<div class="ttc" id="structTSS_html_ac4037d56c26d77bf5a37cc081807df98"><div class="ttname"><a href="structTSS.html#ac4037d56c26d77bf5a37cc081807df98">TSS::backlink</a></div><div class="ttdeci">u32 backlink</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00205">IntelCore.h:205</a></div></div>
<div class="ttc" id="structSegment_html_a74200408d6e5fb8d9c0dae2074309922"><div class="ttname"><a href="structSegment.html#a74200408d6e5fb8d9c0dae2074309922">Segment::baseHigh</a></div><div class="ttdeci">u32 baseHigh</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00234">IntelCore.h:234</a></div></div>
<div class="ttc" id="structTSS_html_a44c410c3df42960313638f130dde437e"><div class="ttname"><a href="structTSS.html#a44c410c3df42960313638f130dde437e">TSS::ss1</a></div><div class="ttdeci">u32 ss1</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00207">IntelCore.h:207</a></div></div>
<div class="ttc" id="group__libarch__intel_html_gacfd97ea16b396d79c7e2bd20cd47c04c"><div class="ttname"><a href="group__libarch__intel.html#gacfd97ea16b396d79c7e2bd20cd47c04c">IRQRegs0</a></div><div class="ttdeci">struct IRQRegs0 IRQRegs0</div><div class="ttdoc">Privileged Interrupt Registers (ring 0) </div></div>
<div class="ttc" id="Macros_8h_html"><div class="ttname"><a href="Macros_8h.html">Macros.h</a></div></div>
<div class="ttc" id="structTSS_html_ab835380c43500a1448c5faa396221e68"><div class="ttname"><a href="structTSS.html#ab835380c43500a1448c5faa396221e68">TSS::cr3</a></div><div class="ttdeci">u32 cr3</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00209">IntelCore.h:209</a></div></div>
<div class="ttc" id="structCPUState_html"><div class="ttname"><a href="structCPUState.html">CPUState</a></div><div class="ttdoc">Contains all the CPU registers. </div><div class="ttdef"><b>Definition:</b> <a href="ARMCore_8h_source.html#l00215">ARMCore.h:215</a></div></div>
<div class="ttc" id="structTSS_html_a35c1af84573212064bbc5739d306a4d6"><div class="ttname"><a href="structTSS.html#a35c1af84573212064bbc5739d306a4d6">TSS::gs</a></div><div class="ttdeci">u32 gs</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00215">IntelCore.h:215</a></div></div>
<div class="ttc" id="structCPUState_html_a3e6a354cd06b56a11fc8c98a31c489a4"><div class="ttname"><a href="structCPUState.html#a3e6a354cd06b56a11fc8c98a31c489a4">CPUState::vector</a></div><div class="ttdeci">u32 vector</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00298">IntelCore.h:298</a></div></div>
<div class="ttc" id="structCPUState_html_a72712e73ceca2b4179ef5148c17bcebd"><div class="ttname"><a href="structCPUState.html#a72712e73ceca2b4179ef5148c17bcebd">CPUState::irq</a></div><div class="ttdeci">IRQRegs3 irq</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00301">IntelCore.h:301</a></div></div>
<div class="ttc" id="structIRQRegs0_html"><div class="ttname"><a href="structIRQRegs0.html">IRQRegs0</a></div><div class="ttdoc">Privileged Interrupt Registers (ring 0) </div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00263">IntelCore.h:263</a></div></div>
<div class="ttc" id="group__libarch__intel_html_gad5f5ef12903571239ba4a14b2cc0cd50"><div class="ttname"><a href="group__libarch__intel.html#gad5f5ef12903571239ba4a14b2cc0cd50">gdt</a></div><div class="ttdeci">Segment gdt[]</div><div class="ttdoc">Global Descriptor Table. </div></div>
<div class="ttc" id="structTSS_html_a96822ea0befd73ac1ddd79597d67951d"><div class="ttname"><a href="structTSS.html#a96822ea0befd73ac1ddd79597d67951d">TSS::esp2</a></div><div class="ttdeci">u32 esp2</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00208">IntelCore.h:208</a></div></div>
<div class="ttc" id="structSegRegs_html_a1f0391f327074b79a209d2e18d996257"><div class="ttname"><a href="structSegRegs.html#a1f0391f327074b79a209d2e18d996257">SegRegs::ss0</a></div><div class="ttdeci">u32 ss0</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00244">IntelCore.h:244</a></div></div>
<div class="ttc" id="structIRQRegs3_html"><div class="ttname"><a href="structIRQRegs3.html">IRQRegs3</a></div><div class="ttdoc">Unprivileged Interrupt Registers (ring 3) </div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00280">IntelCore.h:280</a></div></div>
<div class="ttc" id="structTSS_html_aaf40b27831ed5152f68ba93444db117f"><div class="ttname"><a href="structTSS.html#aaf40b27831ed5152f68ba93444db117f">TSS::cs</a></div><div class="ttdeci">u32 cs</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00215">IntelCore.h:215</a></div></div>
<div class="ttc" id="structTSS_html_a596a67e27a45954f43cb3ec27d4ac94c"><div class="ttname"><a href="structTSS.html#a596a67e27a45954f43cb3ec27d4ac94c">TSS::ss2</a></div><div class="ttdeci">u32 ss2</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00208">IntelCore.h:208</a></div></div>
<div class="ttc" id="structTSS_html_ad4eaf242c6bed0d10f18bd47f1eb2beb"><div class="ttname"><a href="structTSS.html#ad4eaf242c6bed0d10f18bd47f1eb2beb">TSS::ds</a></div><div class="ttdeci">u32 ds</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00215">IntelCore.h:215</a></div></div>
<div class="ttc" id="structTSS_html_af0db21676efed106e5c85c1a68ea49c7"><div class="ttname"><a href="structTSS.html#af0db21676efed106e5c85c1a68ea49c7">TSS::ebx</a></div><div class="ttdeci">u32 ebx</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00212">IntelCore.h:212</a></div></div>
<div class="ttc" id="group__libstd_html_ga10e94b422ef0c20dcdec20d31a1f5049"><div class="ttname"><a href="group__libstd.html#ga10e94b422ef0c20dcdec20d31a1f5049">u32</a></div><div class="ttdeci">unsigned int u32</div><div class="ttdoc">Unsigned 32-bit number. </div><div class="ttdef"><b>Definition:</b> <a href="Types_8h_source.html#l00053">Types.h:53</a></div></div>
<div class="ttc" id="structTSS_html_afac77f68a4e46eadbba05aec49185369"><div class="ttname"><a href="structTSS.html#afac77f68a4e46eadbba05aec49185369">TSS::eflags</a></div><div class="ttdeci">u32 eflags</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00211">IntelCore.h:211</a></div></div>
<div class="ttc" id="structCPUState_html_ae3351ca9ccba7525654ed66edf17de13"><div class="ttname"><a href="structCPUState.html#ae3351ca9ccba7525654ed66edf17de13">CPUState::regs</a></div><div class="ttdeci">CPURegs regs</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00295">IntelCore.h:295</a></div></div>
<div class="ttc" id="structTSS_html_a3be06d3fac8b523d22573e211cc6fb12"><div class="ttname"><a href="structTSS.html#a3be06d3fac8b523d22573e211cc6fb12">TSS::esp0</a></div><div class="ttdeci">u32 esp0</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00206">IntelCore.h:206</a></div></div>
<div class="ttc" id="structIRQRegs3_html_a53f525bab5f9439c0c89f468b569f479"><div class="ttname"><a href="structIRQRegs3.html#a53f525bab5f9439c0c89f468b569f479">IRQRegs3::ss3</a></div><div class="ttdeci">u32 ss3</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00282">IntelCore.h:282</a></div></div>
<div class="ttc" id="structSegment_html_a27e18428baf5f42d456aeeb6b595ef77"><div class="ttname"><a href="structSegment.html#a27e18428baf5f42d456aeeb6b595ef77">Segment::privilege</a></div><div class="ttdeci">u32 privilege</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00230">IntelCore.h:230</a></div></div>
<div class="ttc" id="structCPURegs_html_a299cc37e8758318fbc6663eb4fa267b9"><div class="ttname"><a href="structCPURegs.html#a299cc37e8758318fbc6663eb4fa267b9">CPURegs::esp0</a></div><div class="ttdeci">u32 esp0</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00253">IntelCore.h:253</a></div></div>
<div class="ttc" id="structTSS_html_af6a8e480a75cb56612af9f56a9dabb0f"><div class="ttname"><a href="structTSS.html#af6a8e480a75cb56612af9f56a9dabb0f">TSS::ss</a></div><div class="ttdeci">u32 ss</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00215">IntelCore.h:215</a></div></div>
<div class="ttc" id="structTSS_html_ab5a1bfb1c728f277df2d55bc9f2d44b3"><div class="ttname"><a href="structTSS.html#ab5a1bfb1c728f277df2d55bc9f2d44b3">TSS::eip</a></div><div class="ttdeci">u32 eip</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00210">IntelCore.h:210</a></div></div>
<div class="ttc" id="structTSS_html_aa8939a5a6b3698753e6c10963a1ef7f9"><div class="ttname"><a href="structTSS.html#aa8939a5a6b3698753e6c10963a1ef7f9">TSS::ebp</a></div><div class="ttdeci">u32 ebp</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00213">IntelCore.h:213</a></div></div>
<div class="ttc" id="classIntelCore_html"><div class="ttname"><a href="classIntelCore.html">IntelCore</a></div><div class="ttdoc">Intel CPU Core. </div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00308">IntelCore.h:308</a></div></div>
<div class="ttc" id="structTSS_html_ab587fdecf8cc7d0d3745220ee9399195"><div class="ttname"><a href="structTSS.html#ab587fdecf8cc7d0d3745220ee9399195">TSS::bitmap</a></div><div class="ttdeci">u32 bitmap</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00217">IntelCore.h:217</a></div></div>
<div class="ttc" id="structSegment_html_ac1128edd92186154692cfa24cd024dfe"><div class="ttname"><a href="structSegment.html#ac1128edd92186154692cfa24cd024dfe">Segment::type</a></div><div class="ttdeci">u32 type</div><div class="ttdef"><b>Definition:</b> <a href="IntelCore_8h_source.html#l00229">IntelCore.h:229</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
