

================================================================
== Vitis HLS Report for 'ThreadPE_Pipeline_TFLOOP3'
================================================================
* Date:           Thu Dec 21 15:30:54 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        PHC_v23_v16_NPC
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k410t-fbg900-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.361 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- TFLOOP3  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.02>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%index_1 = alloca i32 1"   --->   Operation 5 'alloca' 'index_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%lhs = alloca i32 1"   --->   Operation 6 'alloca' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%J_current_1 = alloca i32 1"   --->   Operation 7 'alloca' 'J_current_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read2732 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read27"   --->   Operation 8 'read' 'p_read2732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read2131 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read21"   --->   Operation 9 'read' 'p_read2131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read1530 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read15"   --->   Operation 10 'read' 'p_read1530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read929 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read9"   --->   Operation 11 'read' 'p_read929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read2628 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read26"   --->   Operation 12 'read' 'p_read2628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read2027 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read20"   --->   Operation 13 'read' 'p_read2027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read1426 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read14"   --->   Operation 14 'read' 'p_read1426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read825 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read8"   --->   Operation 15 'read' 'p_read825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read2524 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read25"   --->   Operation 16 'read' 'p_read2524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read19"   --->   Operation 17 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read1322 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read13"   --->   Operation 18 'read' 'p_read1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read721 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7"   --->   Operation 19 'read' 'p_read721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read2420 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read24"   --->   Operation 20 'read' 'p_read2420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_806 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read18"   --->   Operation 21 'read' 'p_read_806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read1218 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read12"   --->   Operation 22 'read' 'p_read1218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read617 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6"   --->   Operation 23 'read' 'p_read617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read2316 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read23"   --->   Operation 24 'read' 'p_read2316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read1715 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read17"   --->   Operation 25 'read' 'p_read1715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read1114 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read11"   --->   Operation 26 'read' 'p_read1114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read513 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5"   --->   Operation 27 'read' 'p_read513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read2212 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read22"   --->   Operation 28 'read' 'p_read2212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read1611 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read16"   --->   Operation 29 'read' 'p_read1611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read1010 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read10"   --->   Operation 30 'read' 'p_read1010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read39 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3"   --->   Operation 31 'read' 'p_read39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read338 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read33"   --->   Operation 32 'read' 'p_read338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read327 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read32"   --->   Operation 33 'read' 'p_read327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read306 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read30"   --->   Operation 34 'read' 'p_read306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read295 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read29"   --->   Operation 35 'read' 'p_read295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%assignmentbegintemp_V_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %assignmentbegintemp_V"   --->   Operation 36 'read' 'assignmentbegintemp_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%index_0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %index_0"   --->   Operation 37 'read' 'index_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%branch_0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %branch_0"   --->   Operation 38 'read' 'branch_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty"   --->   Operation 39 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%write_flag84_0_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %write_flag84_0"   --->   Operation 40 'read' 'write_flag84_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.02ns)   --->   "%store_ln0 = store i32 %tmp, i32 %J_current_1"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 42 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %branch_0_read, i8 %lhs"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 43 [1/1] (1.02ns)   --->   "%store_ln0 = store i8 %index_0_read, i8 %index_1"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 44 [1/1] (1.02ns)   --->   "%br_ln0 = br void %while.cond26"   --->   Operation 44 'br' 'br_ln0' <Predicate = true> <Delay = 1.02>

State 2 <SV = 1> <Delay = 5.36>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%write_flag84_1 = phi i1 1, void %V22.i10.i17252369149.exit134, i1 %write_flag84_0_read, void %newFuncRoot"   --->   Operation 45 'phi' 'write_flag84_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%index_1_load = load i8 %index_1" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:69]   --->   Operation 46 'load' 'index_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%lhs_1 = load i8 %lhs"   --->   Operation 47 'load' 'lhs_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 48 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln232 = sext i8 %lhs_1"   --->   Operation 49 'sext' 'sext_ln232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%helpedList_0_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %helpedList_0"   --->   Operation 50 'read' 'helpedList_0_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%helpedList_1_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %helpedList_1"   --->   Operation 51 'read' 'helpedList_1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%helpedList_2_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %helpedList_2"   --->   Operation 52 'read' 'helpedList_2_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%helpedList_3_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %helpedList_3"   --->   Operation 53 'read' 'helpedList_3_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.06ns)   --->   "%rhs = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i8, i8 %helpedList_0_read, i8 %helpedList_1_read, i8 %helpedList_2_read, i8 %helpedList_3_read, i8 %index_1_load"   --->   Operation 54 'mux' 'rhs' <Predicate = true> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln232_1 = sext i8 %rhs"   --->   Operation 55 'sext' 'sext_ln232_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.39ns)   --->   "%ret_V = add i9 %sext_ln232_1, i9 %sext_ln232"   --->   Operation 56 'add' 'ret_V' <Predicate = true> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.25ns)   --->   "%icmp_ln1077 = icmp_sgt  i9 %ret_V, i9 25"   --->   Operation 57 'icmp' 'icmp_ln1077' <Predicate = true> <Delay = 1.25> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (1.22ns)   --->   "%icmp_ln1081 = icmp_sgt  i8 %index_1_load, i8 %assignmentbegintemp_V_read"   --->   Operation 58 'icmp' 'icmp_ln1081' <Predicate = true> <Delay = 1.22> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.61ns)   --->   "%and_ln51 = and i1 %icmp_ln1077, i1 %icmp_ln1081" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:51]   --->   Operation 59 'and' 'and_ln51' <Predicate = true> <Delay = 0.61> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i8 %index_1_load" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:69]   --->   Operation 60 'trunc' 'trunc_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %and_ln51, void %while.end63.exitStub, void %while.body34" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:51]   --->   Operation 61 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:53]   --->   Operation 62 'specloopname' 'specloopname_ln53' <Predicate = (and_ln51)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.64ns)   --->   "%switch_ln53 = switch i2 %trunc_ln69, void %V22.i10.i17252369149.case.3138, i2 0, void %V22.i10.i17252369149.case.0135, i2 1, void %V22.i10.i17252369149.case.1136, i2 2, void %V22.i10.i17252369149.case.2137" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:53]   --->   Operation 63 'switch' 'switch_ln53' <Predicate = (and_ln51)> <Delay = 0.64>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_2, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:53]   --->   Operation 64 'write' 'write_ln53' <Predicate = (and_ln51 & trunc_ln69 == 2)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_2, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:54]   --->   Operation 65 'write' 'write_ln54' <Predicate = (and_ln51 & trunc_ln69 == 2)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln54 = br void %V22.i10.i17252369149.exit134" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:54]   --->   Operation 66 'br' 'br_ln54' <Predicate = (and_ln51 & trunc_ln69 == 2)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_1, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:53]   --->   Operation 67 'write' 'write_ln53' <Predicate = (and_ln51 & trunc_ln69 == 1)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_1, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:54]   --->   Operation 68 'write' 'write_ln54' <Predicate = (and_ln51 & trunc_ln69 == 1)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln54 = br void %V22.i10.i17252369149.exit134" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:54]   --->   Operation 69 'br' 'br_ln54' <Predicate = (and_ln51 & trunc_ln69 == 1)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_0, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:53]   --->   Operation 70 'write' 'write_ln53' <Predicate = (and_ln51 & trunc_ln69 == 0)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_0, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:54]   --->   Operation 71 'write' 'write_ln54' <Predicate = (and_ln51 & trunc_ln69 == 0)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln54 = br void %V22.i10.i17252369149.exit134" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:54]   --->   Operation 72 'br' 'br_ln54' <Predicate = (and_ln51 & trunc_ln69 == 0)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %location_3, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:53]   --->   Operation 73 'write' 'write_ln53' <Predicate = (and_ln51 & trunc_ln69 == 3)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %helpedList_3, i8 0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:54]   --->   Operation 74 'write' 'write_ln54' <Predicate = (and_ln51 & trunc_ln69 == 3)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln54 = br void %V22.i10.i17252369149.exit134" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:54]   --->   Operation 75 'br' 'br_ln54' <Predicate = (and_ln51 & trunc_ln69 == 3)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%J_current_1_load_1 = load i32 %J_current_1"   --->   Operation 76 'load' 'J_current_1_load_1' <Predicate = (and_ln51)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.06ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i8, i32 %p_read295, i32 %p_read306, i32 %p_read327, i32 %p_read338, i8 %index_1_load"   --->   Operation 77 'mux' 'tmp_s' <Predicate = (and_ln51)> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (1.78ns)   --->   "%sub_ln859 = sub i32 %J_current_1_load_1, i32 %tmp_s"   --->   Operation 78 'sub' 'sub_ln859' <Predicate = (and_ln51)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (1.39ns)   --->   "%add_ln75 = add i8 %index_1_load, i8 255"   --->   Operation 79 'add' 'add_ln75' <Predicate = (and_ln51)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (1.06ns)   --->   "%tmp_170 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i8, i16 %p_read39, i16 %p_read1010, i16 %p_read1611, i16 %p_read2212, i8 %add_ln75" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:62]   --->   Operation 80 'mux' 'tmp_170' <Predicate = (and_ln51)> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_0, i16 %tmp_170" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:62]   --->   Operation 81 'write' 'write_ln62' <Predicate = (and_ln51)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.06ns)   --->   "%tmp_171 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i8, i16 %p_read513, i16 %p_read1114, i16 %p_read1715, i16 %p_read2316, i8 %add_ln75" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:62]   --->   Operation 82 'mux' 'tmp_171' <Predicate = (and_ln51)> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_1, i16 %tmp_171" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:62]   --->   Operation 83 'write' 'write_ln62' <Predicate = (and_ln51)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.06ns)   --->   "%tmp_172 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i8, i16 %p_read617, i16 %p_read1218, i16 %p_read_806, i16 %p_read2420, i8 %add_ln75" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:62]   --->   Operation 84 'mux' 'tmp_172' <Predicate = (and_ln51)> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_2, i16 %tmp_172" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:62]   --->   Operation 85 'write' 'write_ln62' <Predicate = (and_ln51)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.06ns)   --->   "%tmp_173 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i8, i16 %p_read721, i16 %p_read1322, i16 %p_read, i16 %p_read2524, i8 %add_ln75" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:62]   --->   Operation 86 'mux' 'tmp_173' <Predicate = (and_ln51)> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_3, i16 %tmp_173" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:62]   --->   Operation 87 'write' 'write_ln62' <Predicate = (and_ln51)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.06ns)   --->   "%tmp_174 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i8, i16 %p_read825, i16 %p_read1426, i16 %p_read2027, i16 %p_read2628, i8 %add_ln75" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:62]   --->   Operation 88 'mux' 'tmp_174' <Predicate = (and_ln51)> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_4, i16 %tmp_174" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:62]   --->   Operation 89 'write' 'write_ln62' <Predicate = (and_ln51)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.06ns)   --->   "%tmp_175 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i8, i16 %p_read929, i16 %p_read1530, i16 %p_read2131, i16 %p_read2732, i8 %add_ln75" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:62]   --->   Operation 90 'mux' 'tmp_175' <Predicate = (and_ln51)> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln62 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %xn_current_5, i16 %tmp_175" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:62]   --->   Operation 91 'write' 'write_ln62' <Predicate = (and_ln51)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.02ns)   --->   "%store_ln51 = store i32 %sub_ln859, i32 %J_current_1" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:51]   --->   Operation 92 'store' 'store_ln51' <Predicate = (and_ln51)> <Delay = 1.02>
ST_2 : Operation 93 [1/1] (1.02ns)   --->   "%store_ln51 = store i8 %add_ln75, i8 %index_1" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:51]   --->   Operation 93 'store' 'store_ln51' <Predicate = (and_ln51)> <Delay = 1.02>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%J_current_1_load = load i32 %J_current_1"   --->   Operation 101 'load' 'J_current_1_load' <Predicate = (!and_ln51)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %write_flag84_1_out, i1 %write_flag84_1"   --->   Operation 102 'write' 'write_ln0' <Predicate = (!and_ln51)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %J_current_1_out, i32 %J_current_1_load"   --->   Operation 103 'write' 'write_ln0' <Predicate = (!and_ln51)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %lhs_out, i8 %lhs_1"   --->   Operation 104 'write' 'write_ln0' <Predicate = (!and_ln51)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %index_1_out, i8 %index_1_load" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:69]   --->   Operation 105 'write' 'write_ln69' <Predicate = (!and_ln51)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%write_ln232 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %rhs_out, i8 %rhs"   --->   Operation 106 'write' 'write_ln232' <Predicate = (!and_ln51)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %trunc_ln6_out, i2 %trunc_ln69" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:69]   --->   Operation 107 'write' 'write_ln69' <Predicate = (!and_ln51)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 108 'ret' 'ret_ln0' <Predicate = (!and_ln51)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.09>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%location_0_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %location_0" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:58]   --->   Operation 94 'read' 'location_0_read' <Predicate = (and_ln51)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%location_1_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %location_1" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:58]   --->   Operation 95 'read' 'location_1_read' <Predicate = (and_ln51)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%location_2_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %location_2" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:58]   --->   Operation 96 'read' 'location_2_read' <Predicate = (and_ln51)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%location_3_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %location_3" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:58]   --->   Operation 97 'read' 'location_3_read' <Predicate = (and_ln51)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.06ns)   --->   "%tmp_169 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i8, i8 %location_0_read, i8 %location_1_read, i8 %location_2_read, i8 %location_3_read, i8 %add_ln75" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:58]   --->   Operation 98 'mux' 'tmp_169' <Predicate = (and_ln51)> <Delay = 1.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (1.02ns)   --->   "%store_ln51 = store i8 %tmp_169, i8 %lhs" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:51]   --->   Operation 99 'store' 'store_ln51' <Predicate = (and_ln51)> <Delay = 1.02>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln51 = br void %while.cond26" [../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:51]   --->   Operation 100 'br' 'br_ln51' <Predicate = (and_ln51)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.03ns
The critical path consists of the following:
	'alloca' operation ('J_current_1') [56]  (0 ns)
	'store' operation ('store_ln0') of variable 'tmp' on local variable 'J_current_1' [90]  (1.03 ns)

 <State 2>: 5.36ns
The critical path consists of the following:
	'load' operation ('index_1_load', ../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:69) on local variable 'index_1' [96]  (0 ns)
	'mux' operation ('rhs') [104]  (1.07 ns)
	'add' operation ('ret.V') [106]  (1.39 ns)
	'icmp' operation ('icmp_ln1077') [107]  (1.26 ns)
	'and' operation ('and_ln51', ../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:51) [109]  (0.616 ns)
	blocking operation 1.03 ns on control path)

 <State 3>: 2.09ns
The critical path consists of the following:
	wire read operation ('location_0_read', ../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:58) on port 'location_0' (../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:58) [136]  (0 ns)
	'mux' operation ('tmp_169', ../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:58) [140]  (1.07 ns)
	'store' operation ('store_ln51', ../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:51) of variable 'tmp_169', ../Cpp/PHC_v23_v16_NPC/ThreadFunction.cpp:58 on local variable 'lhs' [154]  (1.03 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
