
Module5_I2C_TempSensorDriver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a580  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  0800a740  0800a740  0001a740  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a850  0800a850  00020098  2**0
                  CONTENTS
  4 .ARM          00000008  0800a850  0800a850  0001a850  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a858  0800a858  00020098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a858  0800a858  0001a858  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a85c  0800a85c  0001a85c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000098  20000000  0800a860  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000013ac  20000098  0800a8f8  00020098  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001444  0800a8f8  00021444  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200c8  2**0
                  CONTENTS, READONLY
 13 .debug_info   000233a7  00000000  00000000  0002010b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004032  00000000  00000000  000434b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001f18  00000000  00000000  000474e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001860  00000000  00000000  00049400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002e5bc  00000000  00000000  0004ac60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00025700  00000000  00000000  0007921c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001314a0  00000000  00000000  0009e91c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00008bf8  00000000  00000000  001cfdbc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  001d89b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000098 	.word	0x20000098
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800a728 	.word	0x0800a728

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	2000009c 	.word	0x2000009c
 80001fc:	0800a728 	.word	0x0800a728

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_d2iz>:
 8000628:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800062c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000630:	d215      	bcs.n	800065e <__aeabi_d2iz+0x36>
 8000632:	d511      	bpl.n	8000658 <__aeabi_d2iz+0x30>
 8000634:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000638:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800063c:	d912      	bls.n	8000664 <__aeabi_d2iz+0x3c>
 800063e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000642:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000646:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800064a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800064e:	fa23 f002 	lsr.w	r0, r3, r2
 8000652:	bf18      	it	ne
 8000654:	4240      	negne	r0, r0
 8000656:	4770      	bx	lr
 8000658:	f04f 0000 	mov.w	r0, #0
 800065c:	4770      	bx	lr
 800065e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000662:	d105      	bne.n	8000670 <__aeabi_d2iz+0x48>
 8000664:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000668:	bf08      	it	eq
 800066a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800066e:	4770      	bx	lr
 8000670:	f04f 0000 	mov.w	r0, #0
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop

08000678 <__aeabi_uldivmod>:
 8000678:	b953      	cbnz	r3, 8000690 <__aeabi_uldivmod+0x18>
 800067a:	b94a      	cbnz	r2, 8000690 <__aeabi_uldivmod+0x18>
 800067c:	2900      	cmp	r1, #0
 800067e:	bf08      	it	eq
 8000680:	2800      	cmpeq	r0, #0
 8000682:	bf1c      	itt	ne
 8000684:	f04f 31ff 	movne.w	r1, #4294967295
 8000688:	f04f 30ff 	movne.w	r0, #4294967295
 800068c:	f000 b970 	b.w	8000970 <__aeabi_idiv0>
 8000690:	f1ad 0c08 	sub.w	ip, sp, #8
 8000694:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000698:	f000 f806 	bl	80006a8 <__udivmoddi4>
 800069c:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006a4:	b004      	add	sp, #16
 80006a6:	4770      	bx	lr

080006a8 <__udivmoddi4>:
 80006a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80006ac:	9e08      	ldr	r6, [sp, #32]
 80006ae:	460d      	mov	r5, r1
 80006b0:	4604      	mov	r4, r0
 80006b2:	460f      	mov	r7, r1
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d14a      	bne.n	800074e <__udivmoddi4+0xa6>
 80006b8:	428a      	cmp	r2, r1
 80006ba:	4694      	mov	ip, r2
 80006bc:	d965      	bls.n	800078a <__udivmoddi4+0xe2>
 80006be:	fab2 f382 	clz	r3, r2
 80006c2:	b143      	cbz	r3, 80006d6 <__udivmoddi4+0x2e>
 80006c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80006c8:	f1c3 0220 	rsb	r2, r3, #32
 80006cc:	409f      	lsls	r7, r3
 80006ce:	fa20 f202 	lsr.w	r2, r0, r2
 80006d2:	4317      	orrs	r7, r2
 80006d4:	409c      	lsls	r4, r3
 80006d6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80006da:	fa1f f58c 	uxth.w	r5, ip
 80006de:	fbb7 f1fe 	udiv	r1, r7, lr
 80006e2:	0c22      	lsrs	r2, r4, #16
 80006e4:	fb0e 7711 	mls	r7, lr, r1, r7
 80006e8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80006ec:	fb01 f005 	mul.w	r0, r1, r5
 80006f0:	4290      	cmp	r0, r2
 80006f2:	d90a      	bls.n	800070a <__udivmoddi4+0x62>
 80006f4:	eb1c 0202 	adds.w	r2, ip, r2
 80006f8:	f101 37ff 	add.w	r7, r1, #4294967295
 80006fc:	f080 811c 	bcs.w	8000938 <__udivmoddi4+0x290>
 8000700:	4290      	cmp	r0, r2
 8000702:	f240 8119 	bls.w	8000938 <__udivmoddi4+0x290>
 8000706:	3902      	subs	r1, #2
 8000708:	4462      	add	r2, ip
 800070a:	1a12      	subs	r2, r2, r0
 800070c:	b2a4      	uxth	r4, r4
 800070e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000712:	fb0e 2210 	mls	r2, lr, r0, r2
 8000716:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800071a:	fb00 f505 	mul.w	r5, r0, r5
 800071e:	42a5      	cmp	r5, r4
 8000720:	d90a      	bls.n	8000738 <__udivmoddi4+0x90>
 8000722:	eb1c 0404 	adds.w	r4, ip, r4
 8000726:	f100 32ff 	add.w	r2, r0, #4294967295
 800072a:	f080 8107 	bcs.w	800093c <__udivmoddi4+0x294>
 800072e:	42a5      	cmp	r5, r4
 8000730:	f240 8104 	bls.w	800093c <__udivmoddi4+0x294>
 8000734:	4464      	add	r4, ip
 8000736:	3802      	subs	r0, #2
 8000738:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800073c:	1b64      	subs	r4, r4, r5
 800073e:	2100      	movs	r1, #0
 8000740:	b11e      	cbz	r6, 800074a <__udivmoddi4+0xa2>
 8000742:	40dc      	lsrs	r4, r3
 8000744:	2300      	movs	r3, #0
 8000746:	e9c6 4300 	strd	r4, r3, [r6]
 800074a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800074e:	428b      	cmp	r3, r1
 8000750:	d908      	bls.n	8000764 <__udivmoddi4+0xbc>
 8000752:	2e00      	cmp	r6, #0
 8000754:	f000 80ed 	beq.w	8000932 <__udivmoddi4+0x28a>
 8000758:	2100      	movs	r1, #0
 800075a:	e9c6 0500 	strd	r0, r5, [r6]
 800075e:	4608      	mov	r0, r1
 8000760:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000764:	fab3 f183 	clz	r1, r3
 8000768:	2900      	cmp	r1, #0
 800076a:	d149      	bne.n	8000800 <__udivmoddi4+0x158>
 800076c:	42ab      	cmp	r3, r5
 800076e:	d302      	bcc.n	8000776 <__udivmoddi4+0xce>
 8000770:	4282      	cmp	r2, r0
 8000772:	f200 80f8 	bhi.w	8000966 <__udivmoddi4+0x2be>
 8000776:	1a84      	subs	r4, r0, r2
 8000778:	eb65 0203 	sbc.w	r2, r5, r3
 800077c:	2001      	movs	r0, #1
 800077e:	4617      	mov	r7, r2
 8000780:	2e00      	cmp	r6, #0
 8000782:	d0e2      	beq.n	800074a <__udivmoddi4+0xa2>
 8000784:	e9c6 4700 	strd	r4, r7, [r6]
 8000788:	e7df      	b.n	800074a <__udivmoddi4+0xa2>
 800078a:	b902      	cbnz	r2, 800078e <__udivmoddi4+0xe6>
 800078c:	deff      	udf	#255	; 0xff
 800078e:	fab2 f382 	clz	r3, r2
 8000792:	2b00      	cmp	r3, #0
 8000794:	f040 8090 	bne.w	80008b8 <__udivmoddi4+0x210>
 8000798:	1a8a      	subs	r2, r1, r2
 800079a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800079e:	fa1f fe8c 	uxth.w	lr, ip
 80007a2:	2101      	movs	r1, #1
 80007a4:	fbb2 f5f7 	udiv	r5, r2, r7
 80007a8:	fb07 2015 	mls	r0, r7, r5, r2
 80007ac:	0c22      	lsrs	r2, r4, #16
 80007ae:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80007b2:	fb0e f005 	mul.w	r0, lr, r5
 80007b6:	4290      	cmp	r0, r2
 80007b8:	d908      	bls.n	80007cc <__udivmoddi4+0x124>
 80007ba:	eb1c 0202 	adds.w	r2, ip, r2
 80007be:	f105 38ff 	add.w	r8, r5, #4294967295
 80007c2:	d202      	bcs.n	80007ca <__udivmoddi4+0x122>
 80007c4:	4290      	cmp	r0, r2
 80007c6:	f200 80cb 	bhi.w	8000960 <__udivmoddi4+0x2b8>
 80007ca:	4645      	mov	r5, r8
 80007cc:	1a12      	subs	r2, r2, r0
 80007ce:	b2a4      	uxth	r4, r4
 80007d0:	fbb2 f0f7 	udiv	r0, r2, r7
 80007d4:	fb07 2210 	mls	r2, r7, r0, r2
 80007d8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80007dc:	fb0e fe00 	mul.w	lr, lr, r0
 80007e0:	45a6      	cmp	lr, r4
 80007e2:	d908      	bls.n	80007f6 <__udivmoddi4+0x14e>
 80007e4:	eb1c 0404 	adds.w	r4, ip, r4
 80007e8:	f100 32ff 	add.w	r2, r0, #4294967295
 80007ec:	d202      	bcs.n	80007f4 <__udivmoddi4+0x14c>
 80007ee:	45a6      	cmp	lr, r4
 80007f0:	f200 80bb 	bhi.w	800096a <__udivmoddi4+0x2c2>
 80007f4:	4610      	mov	r0, r2
 80007f6:	eba4 040e 	sub.w	r4, r4, lr
 80007fa:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80007fe:	e79f      	b.n	8000740 <__udivmoddi4+0x98>
 8000800:	f1c1 0720 	rsb	r7, r1, #32
 8000804:	408b      	lsls	r3, r1
 8000806:	fa22 fc07 	lsr.w	ip, r2, r7
 800080a:	ea4c 0c03 	orr.w	ip, ip, r3
 800080e:	fa05 f401 	lsl.w	r4, r5, r1
 8000812:	fa20 f307 	lsr.w	r3, r0, r7
 8000816:	40fd      	lsrs	r5, r7
 8000818:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800081c:	4323      	orrs	r3, r4
 800081e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000822:	fa1f fe8c 	uxth.w	lr, ip
 8000826:	fb09 5518 	mls	r5, r9, r8, r5
 800082a:	0c1c      	lsrs	r4, r3, #16
 800082c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000830:	fb08 f50e 	mul.w	r5, r8, lr
 8000834:	42a5      	cmp	r5, r4
 8000836:	fa02 f201 	lsl.w	r2, r2, r1
 800083a:	fa00 f001 	lsl.w	r0, r0, r1
 800083e:	d90b      	bls.n	8000858 <__udivmoddi4+0x1b0>
 8000840:	eb1c 0404 	adds.w	r4, ip, r4
 8000844:	f108 3aff 	add.w	sl, r8, #4294967295
 8000848:	f080 8088 	bcs.w	800095c <__udivmoddi4+0x2b4>
 800084c:	42a5      	cmp	r5, r4
 800084e:	f240 8085 	bls.w	800095c <__udivmoddi4+0x2b4>
 8000852:	f1a8 0802 	sub.w	r8, r8, #2
 8000856:	4464      	add	r4, ip
 8000858:	1b64      	subs	r4, r4, r5
 800085a:	b29d      	uxth	r5, r3
 800085c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000860:	fb09 4413 	mls	r4, r9, r3, r4
 8000864:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000868:	fb03 fe0e 	mul.w	lr, r3, lr
 800086c:	45a6      	cmp	lr, r4
 800086e:	d908      	bls.n	8000882 <__udivmoddi4+0x1da>
 8000870:	eb1c 0404 	adds.w	r4, ip, r4
 8000874:	f103 35ff 	add.w	r5, r3, #4294967295
 8000878:	d26c      	bcs.n	8000954 <__udivmoddi4+0x2ac>
 800087a:	45a6      	cmp	lr, r4
 800087c:	d96a      	bls.n	8000954 <__udivmoddi4+0x2ac>
 800087e:	3b02      	subs	r3, #2
 8000880:	4464      	add	r4, ip
 8000882:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000886:	fba3 9502 	umull	r9, r5, r3, r2
 800088a:	eba4 040e 	sub.w	r4, r4, lr
 800088e:	42ac      	cmp	r4, r5
 8000890:	46c8      	mov	r8, r9
 8000892:	46ae      	mov	lr, r5
 8000894:	d356      	bcc.n	8000944 <__udivmoddi4+0x29c>
 8000896:	d053      	beq.n	8000940 <__udivmoddi4+0x298>
 8000898:	b156      	cbz	r6, 80008b0 <__udivmoddi4+0x208>
 800089a:	ebb0 0208 	subs.w	r2, r0, r8
 800089e:	eb64 040e 	sbc.w	r4, r4, lr
 80008a2:	fa04 f707 	lsl.w	r7, r4, r7
 80008a6:	40ca      	lsrs	r2, r1
 80008a8:	40cc      	lsrs	r4, r1
 80008aa:	4317      	orrs	r7, r2
 80008ac:	e9c6 7400 	strd	r7, r4, [r6]
 80008b0:	4618      	mov	r0, r3
 80008b2:	2100      	movs	r1, #0
 80008b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008b8:	f1c3 0120 	rsb	r1, r3, #32
 80008bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80008c0:	fa20 f201 	lsr.w	r2, r0, r1
 80008c4:	fa25 f101 	lsr.w	r1, r5, r1
 80008c8:	409d      	lsls	r5, r3
 80008ca:	432a      	orrs	r2, r5
 80008cc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80008d0:	fa1f fe8c 	uxth.w	lr, ip
 80008d4:	fbb1 f0f7 	udiv	r0, r1, r7
 80008d8:	fb07 1510 	mls	r5, r7, r0, r1
 80008dc:	0c11      	lsrs	r1, r2, #16
 80008de:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80008e2:	fb00 f50e 	mul.w	r5, r0, lr
 80008e6:	428d      	cmp	r5, r1
 80008e8:	fa04 f403 	lsl.w	r4, r4, r3
 80008ec:	d908      	bls.n	8000900 <__udivmoddi4+0x258>
 80008ee:	eb1c 0101 	adds.w	r1, ip, r1
 80008f2:	f100 38ff 	add.w	r8, r0, #4294967295
 80008f6:	d22f      	bcs.n	8000958 <__udivmoddi4+0x2b0>
 80008f8:	428d      	cmp	r5, r1
 80008fa:	d92d      	bls.n	8000958 <__udivmoddi4+0x2b0>
 80008fc:	3802      	subs	r0, #2
 80008fe:	4461      	add	r1, ip
 8000900:	1b49      	subs	r1, r1, r5
 8000902:	b292      	uxth	r2, r2
 8000904:	fbb1 f5f7 	udiv	r5, r1, r7
 8000908:	fb07 1115 	mls	r1, r7, r5, r1
 800090c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000910:	fb05 f10e 	mul.w	r1, r5, lr
 8000914:	4291      	cmp	r1, r2
 8000916:	d908      	bls.n	800092a <__udivmoddi4+0x282>
 8000918:	eb1c 0202 	adds.w	r2, ip, r2
 800091c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000920:	d216      	bcs.n	8000950 <__udivmoddi4+0x2a8>
 8000922:	4291      	cmp	r1, r2
 8000924:	d914      	bls.n	8000950 <__udivmoddi4+0x2a8>
 8000926:	3d02      	subs	r5, #2
 8000928:	4462      	add	r2, ip
 800092a:	1a52      	subs	r2, r2, r1
 800092c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000930:	e738      	b.n	80007a4 <__udivmoddi4+0xfc>
 8000932:	4631      	mov	r1, r6
 8000934:	4630      	mov	r0, r6
 8000936:	e708      	b.n	800074a <__udivmoddi4+0xa2>
 8000938:	4639      	mov	r1, r7
 800093a:	e6e6      	b.n	800070a <__udivmoddi4+0x62>
 800093c:	4610      	mov	r0, r2
 800093e:	e6fb      	b.n	8000738 <__udivmoddi4+0x90>
 8000940:	4548      	cmp	r0, r9
 8000942:	d2a9      	bcs.n	8000898 <__udivmoddi4+0x1f0>
 8000944:	ebb9 0802 	subs.w	r8, r9, r2
 8000948:	eb65 0e0c 	sbc.w	lr, r5, ip
 800094c:	3b01      	subs	r3, #1
 800094e:	e7a3      	b.n	8000898 <__udivmoddi4+0x1f0>
 8000950:	4645      	mov	r5, r8
 8000952:	e7ea      	b.n	800092a <__udivmoddi4+0x282>
 8000954:	462b      	mov	r3, r5
 8000956:	e794      	b.n	8000882 <__udivmoddi4+0x1da>
 8000958:	4640      	mov	r0, r8
 800095a:	e7d1      	b.n	8000900 <__udivmoddi4+0x258>
 800095c:	46d0      	mov	r8, sl
 800095e:	e77b      	b.n	8000858 <__udivmoddi4+0x1b0>
 8000960:	3d02      	subs	r5, #2
 8000962:	4462      	add	r2, ip
 8000964:	e732      	b.n	80007cc <__udivmoddi4+0x124>
 8000966:	4608      	mov	r0, r1
 8000968:	e70a      	b.n	8000780 <__udivmoddi4+0xd8>
 800096a:	4464      	add	r4, ip
 800096c:	3802      	subs	r0, #2
 800096e:	e742      	b.n	80007f6 <__udivmoddi4+0x14e>

08000970 <__aeabi_idiv0>:
 8000970:	4770      	bx	lr
 8000972:	bf00      	nop

08000974 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000974:	b480      	push	{r7}
 8000976:	b083      	sub	sp, #12
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	f103 0208 	add.w	r2, r3, #8
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	f04f 32ff 	mov.w	r2, #4294967295
 800098c:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	f103 0208 	add.w	r2, r3, #8
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	f103 0208 	add.w	r2, r3, #8
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	2200      	movs	r2, #0
 80009a6:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80009a8:	bf00      	nop
 80009aa:	370c      	adds	r7, #12
 80009ac:	46bd      	mov	sp, r7
 80009ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b2:	4770      	bx	lr

080009b4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80009b4:	b480      	push	{r7}
 80009b6:	b083      	sub	sp, #12
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	2200      	movs	r2, #0
 80009c0:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80009c2:	bf00      	nop
 80009c4:	370c      	adds	r7, #12
 80009c6:	46bd      	mov	sp, r7
 80009c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009cc:	4770      	bx	lr

080009ce <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80009ce:	b480      	push	{r7}
 80009d0:	b085      	sub	sp, #20
 80009d2:	af00      	add	r7, sp, #0
 80009d4:	6078      	str	r0, [r7, #4]
 80009d6:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80009d8:	683b      	ldr	r3, [r7, #0]
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80009de:	68bb      	ldr	r3, [r7, #8]
 80009e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80009e4:	d103      	bne.n	80009ee <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	691b      	ldr	r3, [r3, #16]
 80009ea:	60fb      	str	r3, [r7, #12]
 80009ec:	e00c      	b.n	8000a08 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	3308      	adds	r3, #8
 80009f2:	60fb      	str	r3, [r7, #12]
 80009f4:	e002      	b.n	80009fc <vListInsert+0x2e>
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	685b      	ldr	r3, [r3, #4]
 80009fa:	60fb      	str	r3, [r7, #12]
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	685b      	ldr	r3, [r3, #4]
 8000a00:	681b      	ldr	r3, [r3, #0]
 8000a02:	68ba      	ldr	r2, [r7, #8]
 8000a04:	429a      	cmp	r2, r3
 8000a06:	d2f6      	bcs.n	80009f6 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	685a      	ldr	r2, [r3, #4]
 8000a0c:	683b      	ldr	r3, [r7, #0]
 8000a0e:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8000a10:	683b      	ldr	r3, [r7, #0]
 8000a12:	685b      	ldr	r3, [r3, #4]
 8000a14:	683a      	ldr	r2, [r7, #0]
 8000a16:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8000a18:	683b      	ldr	r3, [r7, #0]
 8000a1a:	68fa      	ldr	r2, [r7, #12]
 8000a1c:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8000a1e:	68fb      	ldr	r3, [r7, #12]
 8000a20:	683a      	ldr	r2, [r7, #0]
 8000a22:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8000a24:	683b      	ldr	r3, [r7, #0]
 8000a26:	687a      	ldr	r2, [r7, #4]
 8000a28:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	1c5a      	adds	r2, r3, #1
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	601a      	str	r2, [r3, #0]
}
 8000a34:	bf00      	nop
 8000a36:	3714      	adds	r7, #20
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3e:	4770      	bx	lr

08000a40 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8000a40:	b480      	push	{r7}
 8000a42:	b085      	sub	sp, #20
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	691b      	ldr	r3, [r3, #16]
 8000a4c:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	685b      	ldr	r3, [r3, #4]
 8000a52:	687a      	ldr	r2, [r7, #4]
 8000a54:	6892      	ldr	r2, [r2, #8]
 8000a56:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	689b      	ldr	r3, [r3, #8]
 8000a5c:	687a      	ldr	r2, [r7, #4]
 8000a5e:	6852      	ldr	r2, [r2, #4]
 8000a60:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	685b      	ldr	r3, [r3, #4]
 8000a66:	687a      	ldr	r2, [r7, #4]
 8000a68:	429a      	cmp	r2, r3
 8000a6a:	d103      	bne.n	8000a74 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	689a      	ldr	r2, [r3, #8]
 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	2200      	movs	r2, #0
 8000a78:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8000a7a:	68fb      	ldr	r3, [r7, #12]
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	1e5a      	subs	r2, r3, #1
 8000a80:	68fb      	ldr	r3, [r7, #12]
 8000a82:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	681b      	ldr	r3, [r3, #0]
}
 8000a88:	4618      	mov	r0, r3
 8000a8a:	3714      	adds	r7, #20
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a92:	4770      	bx	lr

08000a94 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b08c      	sub	sp, #48	; 0x30
 8000a98:	af04      	add	r7, sp, #16
 8000a9a:	60f8      	str	r0, [r7, #12]
 8000a9c:	60b9      	str	r1, [r7, #8]
 8000a9e:	603b      	str	r3, [r7, #0]
 8000aa0:	4613      	mov	r3, r2
 8000aa2:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8000aa4:	88fb      	ldrh	r3, [r7, #6]
 8000aa6:	009b      	lsls	r3, r3, #2
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f001 f93f 	bl	8001d2c <pvPortMalloc>
 8000aae:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 8000ab0:	697b      	ldr	r3, [r7, #20]
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d013      	beq.n	8000ade <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8000ab6:	2054      	movs	r0, #84	; 0x54
 8000ab8:	f001 f938 	bl	8001d2c <pvPortMalloc>
 8000abc:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 8000abe:	69fb      	ldr	r3, [r7, #28]
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d008      	beq.n	8000ad6 <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8000ac4:	2254      	movs	r2, #84	; 0x54
 8000ac6:	2100      	movs	r1, #0
 8000ac8:	69f8      	ldr	r0, [r7, #28]
 8000aca:	f009 f96f 	bl	8009dac <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8000ace:	69fb      	ldr	r3, [r7, #28]
 8000ad0:	697a      	ldr	r2, [r7, #20]
 8000ad2:	631a      	str	r2, [r3, #48]	; 0x30
 8000ad4:	e005      	b.n	8000ae2 <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8000ad6:	6978      	ldr	r0, [r7, #20]
 8000ad8:	f001 f9e2 	bl	8001ea0 <vPortFree>
 8000adc:	e001      	b.n	8000ae2 <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8000ae2:	69fb      	ldr	r3, [r7, #28]
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d013      	beq.n	8000b10 <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8000ae8:	88fa      	ldrh	r2, [r7, #6]
 8000aea:	2300      	movs	r3, #0
 8000aec:	9303      	str	r3, [sp, #12]
 8000aee:	69fb      	ldr	r3, [r7, #28]
 8000af0:	9302      	str	r3, [sp, #8]
 8000af2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000af4:	9301      	str	r3, [sp, #4]
 8000af6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000af8:	9300      	str	r3, [sp, #0]
 8000afa:	683b      	ldr	r3, [r7, #0]
 8000afc:	68b9      	ldr	r1, [r7, #8]
 8000afe:	68f8      	ldr	r0, [r7, #12]
 8000b00:	f000 f80e 	bl	8000b20 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8000b04:	69f8      	ldr	r0, [r7, #28]
 8000b06:	f000 f891 	bl	8000c2c <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	61bb      	str	r3, [r7, #24]
 8000b0e:	e002      	b.n	8000b16 <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8000b10:	f04f 33ff 	mov.w	r3, #4294967295
 8000b14:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8000b16:	69bb      	ldr	r3, [r7, #24]
    }
 8000b18:	4618      	mov	r0, r3
 8000b1a:	3720      	adds	r7, #32
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}

08000b20 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b088      	sub	sp, #32
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	60f8      	str	r0, [r7, #12]
 8000b28:	60b9      	str	r1, [r7, #8]
 8000b2a:	607a      	str	r2, [r7, #4]
 8000b2c:	603b      	str	r3, [r7, #0]
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8000b2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000b30:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000b38:	3b01      	subs	r3, #1
 8000b3a:	009b      	lsls	r3, r3, #2
 8000b3c:	4413      	add	r3, r2
 8000b3e:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8000b40:	69bb      	ldr	r3, [r7, #24]
 8000b42:	f023 0307 	bic.w	r3, r3, #7
 8000b46:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8000b48:	69bb      	ldr	r3, [r7, #24]
 8000b4a:	f003 0307 	and.w	r3, r3, #7
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d00a      	beq.n	8000b68 <prvInitialiseNewTask+0x48>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000b52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000b56:	f383 8811 	msr	BASEPRI, r3
 8000b5a:	f3bf 8f6f 	isb	sy
 8000b5e:	f3bf 8f4f 	dsb	sy
 8000b62:	617b      	str	r3, [r7, #20]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8000b64:	bf00      	nop
 8000b66:	e7fe      	b.n	8000b66 <prvInitialiseNewTask+0x46>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8000b68:	68bb      	ldr	r3, [r7, #8]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d01e      	beq.n	8000bac <prvInitialiseNewTask+0x8c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8000b6e:	2300      	movs	r3, #0
 8000b70:	61fb      	str	r3, [r7, #28]
 8000b72:	e012      	b.n	8000b9a <prvInitialiseNewTask+0x7a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8000b74:	68ba      	ldr	r2, [r7, #8]
 8000b76:	69fb      	ldr	r3, [r7, #28]
 8000b78:	4413      	add	r3, r2
 8000b7a:	7819      	ldrb	r1, [r3, #0]
 8000b7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000b7e:	69fb      	ldr	r3, [r7, #28]
 8000b80:	4413      	add	r3, r2
 8000b82:	3334      	adds	r3, #52	; 0x34
 8000b84:	460a      	mov	r2, r1
 8000b86:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8000b88:	68ba      	ldr	r2, [r7, #8]
 8000b8a:	69fb      	ldr	r3, [r7, #28]
 8000b8c:	4413      	add	r3, r2
 8000b8e:	781b      	ldrb	r3, [r3, #0]
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d006      	beq.n	8000ba2 <prvInitialiseNewTask+0x82>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8000b94:	69fb      	ldr	r3, [r7, #28]
 8000b96:	3301      	adds	r3, #1
 8000b98:	61fb      	str	r3, [r7, #28]
 8000b9a:	69fb      	ldr	r3, [r7, #28]
 8000b9c:	2b0f      	cmp	r3, #15
 8000b9e:	d9e9      	bls.n	8000b74 <prvInitialiseNewTask+0x54>
 8000ba0:	e000      	b.n	8000ba4 <prvInitialiseNewTask+0x84>
            {
                break;
 8000ba2:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8000ba4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8000bac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000bae:	2b06      	cmp	r3, #6
 8000bb0:	d90a      	bls.n	8000bc8 <prvInitialiseNewTask+0xa8>
        __asm volatile
 8000bb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000bb6:	f383 8811 	msr	BASEPRI, r3
 8000bba:	f3bf 8f6f 	isb	sy
 8000bbe:	f3bf 8f4f 	dsb	sy
 8000bc2:	613b      	str	r3, [r7, #16]
    }
 8000bc4:	bf00      	nop
 8000bc6:	e7fe      	b.n	8000bc6 <prvInitialiseNewTask+0xa6>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8000bc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000bca:	2b06      	cmp	r3, #6
 8000bcc:	d901      	bls.n	8000bd2 <prvInitialiseNewTask+0xb2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8000bce:	2306      	movs	r3, #6
 8000bd0:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8000bd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000bd4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000bd6:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8000bd8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000bda:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000bdc:	645a      	str	r2, [r3, #68]	; 0x44
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8000bde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000be0:	3304      	adds	r3, #4
 8000be2:	4618      	mov	r0, r3
 8000be4:	f7ff fee6 	bl	80009b4 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8000be8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000bea:	3318      	adds	r3, #24
 8000bec:	4618      	mov	r0, r3
 8000bee:	f7ff fee1 	bl	80009b4 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8000bf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000bf4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000bf6:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000bf8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000bfa:	f1c3 0207 	rsb	r2, r3, #7
 8000bfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c00:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8000c02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c04:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000c06:	625a      	str	r2, [r3, #36]	; 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8000c08:	683a      	ldr	r2, [r7, #0]
 8000c0a:	68f9      	ldr	r1, [r7, #12]
 8000c0c:	69b8      	ldr	r0, [r7, #24]
 8000c0e:	f000 fe3f 	bl	8001890 <pxPortInitialiseStack>
 8000c12:	4602      	mov	r2, r0
 8000c14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000c16:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8000c18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d002      	beq.n	8000c24 <prvInitialiseNewTask+0x104>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8000c1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000c22:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8000c24:	bf00      	nop
 8000c26:	3720      	adds	r7, #32
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	bd80      	pop	{r7, pc}

08000c2c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b084      	sub	sp, #16
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8000c34:	f000 ff58 	bl	8001ae8 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8000c38:	4b3e      	ldr	r3, [pc, #248]	; (8000d34 <prvAddNewTaskToReadyList+0x108>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	3301      	adds	r3, #1
 8000c3e:	4a3d      	ldr	r2, [pc, #244]	; (8000d34 <prvAddNewTaskToReadyList+0x108>)
 8000c40:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8000c42:	4b3d      	ldr	r3, [pc, #244]	; (8000d38 <prvAddNewTaskToReadyList+0x10c>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d109      	bne.n	8000c5e <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8000c4a:	4a3b      	ldr	r2, [pc, #236]	; (8000d38 <prvAddNewTaskToReadyList+0x10c>)
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8000c50:	4b38      	ldr	r3, [pc, #224]	; (8000d34 <prvAddNewTaskToReadyList+0x108>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	2b01      	cmp	r3, #1
 8000c56:	d110      	bne.n	8000c7a <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8000c58:	f000 fb9e 	bl	8001398 <prvInitialiseTaskLists>
 8000c5c:	e00d      	b.n	8000c7a <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8000c5e:	4b37      	ldr	r3, [pc, #220]	; (8000d3c <prvAddNewTaskToReadyList+0x110>)
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d109      	bne.n	8000c7a <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8000c66:	4b34      	ldr	r3, [pc, #208]	; (8000d38 <prvAddNewTaskToReadyList+0x10c>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c70:	429a      	cmp	r2, r3
 8000c72:	d802      	bhi.n	8000c7a <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8000c74:	4a30      	ldr	r2, [pc, #192]	; (8000d38 <prvAddNewTaskToReadyList+0x10c>)
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8000c7a:	4b31      	ldr	r3, [pc, #196]	; (8000d40 <prvAddNewTaskToReadyList+0x114>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	3301      	adds	r3, #1
 8000c80:	4a2f      	ldr	r2, [pc, #188]	; (8000d40 <prvAddNewTaskToReadyList+0x114>)
 8000c82:	6013      	str	r3, [r2, #0]
            pxNewTCB->uxTCBNumber = uxTaskNumber;
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c88:	2201      	movs	r2, #1
 8000c8a:	409a      	lsls	r2, r3
 8000c8c:	4b2d      	ldr	r3, [pc, #180]	; (8000d44 <prvAddNewTaskToReadyList+0x118>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4313      	orrs	r3, r2
 8000c92:	4a2c      	ldr	r2, [pc, #176]	; (8000d44 <prvAddNewTaskToReadyList+0x118>)
 8000c94:	6013      	str	r3, [r2, #0]
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000c9a:	492b      	ldr	r1, [pc, #172]	; (8000d48 <prvAddNewTaskToReadyList+0x11c>)
 8000c9c:	4613      	mov	r3, r2
 8000c9e:	009b      	lsls	r3, r3, #2
 8000ca0:	4413      	add	r3, r2
 8000ca2:	009b      	lsls	r3, r3, #2
 8000ca4:	440b      	add	r3, r1
 8000ca6:	3304      	adds	r3, #4
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	60fb      	str	r3, [r7, #12]
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	68fa      	ldr	r2, [r7, #12]
 8000cb0:	609a      	str	r2, [r3, #8]
 8000cb2:	68fb      	ldr	r3, [r7, #12]
 8000cb4:	689a      	ldr	r2, [r3, #8]
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	60da      	str	r2, [r3, #12]
 8000cba:	68fb      	ldr	r3, [r7, #12]
 8000cbc:	689b      	ldr	r3, [r3, #8]
 8000cbe:	687a      	ldr	r2, [r7, #4]
 8000cc0:	3204      	adds	r2, #4
 8000cc2:	605a      	str	r2, [r3, #4]
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	1d1a      	adds	r2, r3, #4
 8000cc8:	68fb      	ldr	r3, [r7, #12]
 8000cca:	609a      	str	r2, [r3, #8]
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000cd0:	4613      	mov	r3, r2
 8000cd2:	009b      	lsls	r3, r3, #2
 8000cd4:	4413      	add	r3, r2
 8000cd6:	009b      	lsls	r3, r3, #2
 8000cd8:	4a1b      	ldr	r2, [pc, #108]	; (8000d48 <prvAddNewTaskToReadyList+0x11c>)
 8000cda:	441a      	add	r2, r3
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	615a      	str	r2, [r3, #20]
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000ce4:	4918      	ldr	r1, [pc, #96]	; (8000d48 <prvAddNewTaskToReadyList+0x11c>)
 8000ce6:	4613      	mov	r3, r2
 8000ce8:	009b      	lsls	r3, r3, #2
 8000cea:	4413      	add	r3, r2
 8000cec:	009b      	lsls	r3, r3, #2
 8000cee:	440b      	add	r3, r1
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	1c59      	adds	r1, r3, #1
 8000cf4:	4814      	ldr	r0, [pc, #80]	; (8000d48 <prvAddNewTaskToReadyList+0x11c>)
 8000cf6:	4613      	mov	r3, r2
 8000cf8:	009b      	lsls	r3, r3, #2
 8000cfa:	4413      	add	r3, r2
 8000cfc:	009b      	lsls	r3, r3, #2
 8000cfe:	4403      	add	r3, r0
 8000d00:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8000d02:	f000 ff21 	bl	8001b48 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8000d06:	4b0d      	ldr	r3, [pc, #52]	; (8000d3c <prvAddNewTaskToReadyList+0x110>)
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d00e      	beq.n	8000d2c <prvAddNewTaskToReadyList+0x100>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8000d0e:	4b0a      	ldr	r3, [pc, #40]	; (8000d38 <prvAddNewTaskToReadyList+0x10c>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d18:	429a      	cmp	r2, r3
 8000d1a:	d207      	bcs.n	8000d2c <prvAddNewTaskToReadyList+0x100>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8000d1c:	4b0b      	ldr	r3, [pc, #44]	; (8000d4c <prvAddNewTaskToReadyList+0x120>)
 8000d1e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000d22:	601a      	str	r2, [r3, #0]
 8000d24:	f3bf 8f4f 	dsb	sy
 8000d28:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8000d2c:	bf00      	nop
 8000d2e:	3710      	adds	r7, #16
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	200001b4 	.word	0x200001b4
 8000d38:	200000b4 	.word	0x200000b4
 8000d3c:	200001c0 	.word	0x200001c0
 8000d40:	200001d0 	.word	0x200001d0
 8000d44:	200001bc 	.word	0x200001bc
 8000d48:	200000b8 	.word	0x200000b8
 8000d4c:	e000ed04 	.word	0xe000ed04

08000d50 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b084      	sub	sp, #16
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d017      	beq.n	8000d92 <vTaskDelay+0x42>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 8000d62:	4b13      	ldr	r3, [pc, #76]	; (8000db0 <vTaskDelay+0x60>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d00a      	beq.n	8000d80 <vTaskDelay+0x30>
        __asm volatile
 8000d6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000d6e:	f383 8811 	msr	BASEPRI, r3
 8000d72:	f3bf 8f6f 	isb	sy
 8000d76:	f3bf 8f4f 	dsb	sy
 8000d7a:	60bb      	str	r3, [r7, #8]
    }
 8000d7c:	bf00      	nop
 8000d7e:	e7fe      	b.n	8000d7e <vTaskDelay+0x2e>
            vTaskSuspendAll();
 8000d80:	f000 f866 	bl	8000e50 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8000d84:	2100      	movs	r1, #0
 8000d86:	6878      	ldr	r0, [r7, #4]
 8000d88:	f000 fd02 	bl	8001790 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8000d8c:	f000 f86e 	bl	8000e6c <xTaskResumeAll>
 8000d90:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8000d92:	68fb      	ldr	r3, [r7, #12]
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d107      	bne.n	8000da8 <vTaskDelay+0x58>
        {
            portYIELD_WITHIN_API();
 8000d98:	4b06      	ldr	r3, [pc, #24]	; (8000db4 <vTaskDelay+0x64>)
 8000d9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000d9e:	601a      	str	r2, [r3, #0]
 8000da0:	f3bf 8f4f 	dsb	sy
 8000da4:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8000da8:	bf00      	nop
 8000daa:	3710      	adds	r7, #16
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd80      	pop	{r7, pc}
 8000db0:	200001dc 	.word	0x200001dc
 8000db4:	e000ed04 	.word	0xe000ed04

08000db8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b086      	sub	sp, #24
 8000dbc:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 8000dbe:	4b1d      	ldr	r3, [pc, #116]	; (8000e34 <vTaskStartScheduler+0x7c>)
 8000dc0:	9301      	str	r3, [sp, #4]
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	9300      	str	r3, [sp, #0]
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	2280      	movs	r2, #128	; 0x80
 8000dca:	491b      	ldr	r1, [pc, #108]	; (8000e38 <vTaskStartScheduler+0x80>)
 8000dcc:	481b      	ldr	r0, [pc, #108]	; (8000e3c <vTaskStartScheduler+0x84>)
 8000dce:	f7ff fe61 	bl	8000a94 <xTaskCreate>
 8000dd2:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8000dd4:	68fb      	ldr	r3, [r7, #12]
 8000dd6:	2b01      	cmp	r3, #1
 8000dd8:	d116      	bne.n	8000e08 <vTaskStartScheduler+0x50>
        __asm volatile
 8000dda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000dde:	f383 8811 	msr	BASEPRI, r3
 8000de2:	f3bf 8f6f 	isb	sy
 8000de6:	f3bf 8f4f 	dsb	sy
 8000dea:	60bb      	str	r3, [r7, #8]
    }
 8000dec:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8000dee:	4b14      	ldr	r3, [pc, #80]	; (8000e40 <vTaskStartScheduler+0x88>)
 8000df0:	f04f 32ff 	mov.w	r2, #4294967295
 8000df4:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8000df6:	4b13      	ldr	r3, [pc, #76]	; (8000e44 <vTaskStartScheduler+0x8c>)
 8000df8:	2201      	movs	r2, #1
 8000dfa:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8000dfc:	4b12      	ldr	r3, [pc, #72]	; (8000e48 <vTaskStartScheduler+0x90>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8000e02:	f000 fdcf 	bl	80019a4 <xPortStartScheduler>
 8000e06:	e00e      	b.n	8000e26 <vTaskStartScheduler+0x6e>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e0e:	d10a      	bne.n	8000e26 <vTaskStartScheduler+0x6e>
        __asm volatile
 8000e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000e14:	f383 8811 	msr	BASEPRI, r3
 8000e18:	f3bf 8f6f 	isb	sy
 8000e1c:	f3bf 8f4f 	dsb	sy
 8000e20:	607b      	str	r3, [r7, #4]
    }
 8000e22:	bf00      	nop
 8000e24:	e7fe      	b.n	8000e24 <vTaskStartScheduler+0x6c>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8000e26:	4b09      	ldr	r3, [pc, #36]	; (8000e4c <vTaskStartScheduler+0x94>)
 8000e28:	681b      	ldr	r3, [r3, #0]
}
 8000e2a:	bf00      	nop
 8000e2c:	3710      	adds	r7, #16
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop
 8000e34:	200001d8 	.word	0x200001d8
 8000e38:	0800a740 	.word	0x0800a740
 8000e3c:	08001369 	.word	0x08001369
 8000e40:	200001d4 	.word	0x200001d4
 8000e44:	200001c0 	.word	0x200001c0
 8000e48:	200001b8 	.word	0x200001b8
 8000e4c:	20000000 	.word	0x20000000

08000e50 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8000e54:	4b04      	ldr	r3, [pc, #16]	; (8000e68 <vTaskSuspendAll+0x18>)
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	3301      	adds	r3, #1
 8000e5a:	4a03      	ldr	r2, [pc, #12]	; (8000e68 <vTaskSuspendAll+0x18>)
 8000e5c:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8000e5e:	bf00      	nop
 8000e60:	46bd      	mov	sp, r7
 8000e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e66:	4770      	bx	lr
 8000e68:	200001dc 	.word	0x200001dc

08000e6c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b088      	sub	sp, #32
 8000e70:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8000e72:	2300      	movs	r3, #0
 8000e74:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8000e76:	2300      	movs	r3, #0
 8000e78:	61bb      	str	r3, [r7, #24]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8000e7a:	4b71      	ldr	r3, [pc, #452]	; (8001040 <xTaskResumeAll+0x1d4>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d10a      	bne.n	8000e98 <xTaskResumeAll+0x2c>
        __asm volatile
 8000e82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000e86:	f383 8811 	msr	BASEPRI, r3
 8000e8a:	f3bf 8f6f 	isb	sy
 8000e8e:	f3bf 8f4f 	dsb	sy
 8000e92:	607b      	str	r3, [r7, #4]
    }
 8000e94:	bf00      	nop
 8000e96:	e7fe      	b.n	8000e96 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8000e98:	f000 fe26 	bl	8001ae8 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8000e9c:	4b68      	ldr	r3, [pc, #416]	; (8001040 <xTaskResumeAll+0x1d4>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	3b01      	subs	r3, #1
 8000ea2:	4a67      	ldr	r2, [pc, #412]	; (8001040 <xTaskResumeAll+0x1d4>)
 8000ea4:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8000ea6:	4b66      	ldr	r3, [pc, #408]	; (8001040 <xTaskResumeAll+0x1d4>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	f040 80c0 	bne.w	8001030 <xTaskResumeAll+0x1c4>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8000eb0:	4b64      	ldr	r3, [pc, #400]	; (8001044 <xTaskResumeAll+0x1d8>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	f000 80bb 	beq.w	8001030 <xTaskResumeAll+0x1c4>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8000eba:	e08a      	b.n	8000fd2 <xTaskResumeAll+0x166>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8000ebc:	4b62      	ldr	r3, [pc, #392]	; (8001048 <xTaskResumeAll+0x1dc>)
 8000ebe:	68db      	ldr	r3, [r3, #12]
 8000ec0:	68db      	ldr	r3, [r3, #12]
 8000ec2:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8000ec4:	69fb      	ldr	r3, [r7, #28]
 8000ec6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ec8:	613b      	str	r3, [r7, #16]
 8000eca:	69fb      	ldr	r3, [r7, #28]
 8000ecc:	69db      	ldr	r3, [r3, #28]
 8000ece:	69fa      	ldr	r2, [r7, #28]
 8000ed0:	6a12      	ldr	r2, [r2, #32]
 8000ed2:	609a      	str	r2, [r3, #8]
 8000ed4:	69fb      	ldr	r3, [r7, #28]
 8000ed6:	6a1b      	ldr	r3, [r3, #32]
 8000ed8:	69fa      	ldr	r2, [r7, #28]
 8000eda:	69d2      	ldr	r2, [r2, #28]
 8000edc:	605a      	str	r2, [r3, #4]
 8000ede:	693b      	ldr	r3, [r7, #16]
 8000ee0:	685a      	ldr	r2, [r3, #4]
 8000ee2:	69fb      	ldr	r3, [r7, #28]
 8000ee4:	3318      	adds	r3, #24
 8000ee6:	429a      	cmp	r2, r3
 8000ee8:	d103      	bne.n	8000ef2 <xTaskResumeAll+0x86>
 8000eea:	69fb      	ldr	r3, [r7, #28]
 8000eec:	6a1a      	ldr	r2, [r3, #32]
 8000eee:	693b      	ldr	r3, [r7, #16]
 8000ef0:	605a      	str	r2, [r3, #4]
 8000ef2:	69fb      	ldr	r3, [r7, #28]
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	629a      	str	r2, [r3, #40]	; 0x28
 8000ef8:	693b      	ldr	r3, [r7, #16]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	1e5a      	subs	r2, r3, #1
 8000efe:	693b      	ldr	r3, [r7, #16]
 8000f00:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8000f02:	69fb      	ldr	r3, [r7, #28]
 8000f04:	695b      	ldr	r3, [r3, #20]
 8000f06:	60fb      	str	r3, [r7, #12]
 8000f08:	69fb      	ldr	r3, [r7, #28]
 8000f0a:	689b      	ldr	r3, [r3, #8]
 8000f0c:	69fa      	ldr	r2, [r7, #28]
 8000f0e:	68d2      	ldr	r2, [r2, #12]
 8000f10:	609a      	str	r2, [r3, #8]
 8000f12:	69fb      	ldr	r3, [r7, #28]
 8000f14:	68db      	ldr	r3, [r3, #12]
 8000f16:	69fa      	ldr	r2, [r7, #28]
 8000f18:	6892      	ldr	r2, [r2, #8]
 8000f1a:	605a      	str	r2, [r3, #4]
 8000f1c:	68fb      	ldr	r3, [r7, #12]
 8000f1e:	685a      	ldr	r2, [r3, #4]
 8000f20:	69fb      	ldr	r3, [r7, #28]
 8000f22:	3304      	adds	r3, #4
 8000f24:	429a      	cmp	r2, r3
 8000f26:	d103      	bne.n	8000f30 <xTaskResumeAll+0xc4>
 8000f28:	69fb      	ldr	r3, [r7, #28]
 8000f2a:	68da      	ldr	r2, [r3, #12]
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	605a      	str	r2, [r3, #4]
 8000f30:	69fb      	ldr	r3, [r7, #28]
 8000f32:	2200      	movs	r2, #0
 8000f34:	615a      	str	r2, [r3, #20]
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	1e5a      	subs	r2, r3, #1
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8000f40:	69fb      	ldr	r3, [r7, #28]
 8000f42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f44:	2201      	movs	r2, #1
 8000f46:	409a      	lsls	r2, r3
 8000f48:	4b40      	ldr	r3, [pc, #256]	; (800104c <xTaskResumeAll+0x1e0>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4313      	orrs	r3, r2
 8000f4e:	4a3f      	ldr	r2, [pc, #252]	; (800104c <xTaskResumeAll+0x1e0>)
 8000f50:	6013      	str	r3, [r2, #0]
 8000f52:	69fb      	ldr	r3, [r7, #28]
 8000f54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f56:	493e      	ldr	r1, [pc, #248]	; (8001050 <xTaskResumeAll+0x1e4>)
 8000f58:	4613      	mov	r3, r2
 8000f5a:	009b      	lsls	r3, r3, #2
 8000f5c:	4413      	add	r3, r2
 8000f5e:	009b      	lsls	r3, r3, #2
 8000f60:	440b      	add	r3, r1
 8000f62:	3304      	adds	r3, #4
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	60bb      	str	r3, [r7, #8]
 8000f68:	69fb      	ldr	r3, [r7, #28]
 8000f6a:	68ba      	ldr	r2, [r7, #8]
 8000f6c:	609a      	str	r2, [r3, #8]
 8000f6e:	68bb      	ldr	r3, [r7, #8]
 8000f70:	689a      	ldr	r2, [r3, #8]
 8000f72:	69fb      	ldr	r3, [r7, #28]
 8000f74:	60da      	str	r2, [r3, #12]
 8000f76:	68bb      	ldr	r3, [r7, #8]
 8000f78:	689b      	ldr	r3, [r3, #8]
 8000f7a:	69fa      	ldr	r2, [r7, #28]
 8000f7c:	3204      	adds	r2, #4
 8000f7e:	605a      	str	r2, [r3, #4]
 8000f80:	69fb      	ldr	r3, [r7, #28]
 8000f82:	1d1a      	adds	r2, r3, #4
 8000f84:	68bb      	ldr	r3, [r7, #8]
 8000f86:	609a      	str	r2, [r3, #8]
 8000f88:	69fb      	ldr	r3, [r7, #28]
 8000f8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f8c:	4613      	mov	r3, r2
 8000f8e:	009b      	lsls	r3, r3, #2
 8000f90:	4413      	add	r3, r2
 8000f92:	009b      	lsls	r3, r3, #2
 8000f94:	4a2e      	ldr	r2, [pc, #184]	; (8001050 <xTaskResumeAll+0x1e4>)
 8000f96:	441a      	add	r2, r3
 8000f98:	69fb      	ldr	r3, [r7, #28]
 8000f9a:	615a      	str	r2, [r3, #20]
 8000f9c:	69fb      	ldr	r3, [r7, #28]
 8000f9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000fa0:	492b      	ldr	r1, [pc, #172]	; (8001050 <xTaskResumeAll+0x1e4>)
 8000fa2:	4613      	mov	r3, r2
 8000fa4:	009b      	lsls	r3, r3, #2
 8000fa6:	4413      	add	r3, r2
 8000fa8:	009b      	lsls	r3, r3, #2
 8000faa:	440b      	add	r3, r1
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	1c59      	adds	r1, r3, #1
 8000fb0:	4827      	ldr	r0, [pc, #156]	; (8001050 <xTaskResumeAll+0x1e4>)
 8000fb2:	4613      	mov	r3, r2
 8000fb4:	009b      	lsls	r3, r3, #2
 8000fb6:	4413      	add	r3, r2
 8000fb8:	009b      	lsls	r3, r3, #2
 8000fba:	4403      	add	r3, r0
 8000fbc:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8000fbe:	69fb      	ldr	r3, [r7, #28]
 8000fc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000fc2:	4b24      	ldr	r3, [pc, #144]	; (8001054 <xTaskResumeAll+0x1e8>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fc8:	429a      	cmp	r2, r3
 8000fca:	d302      	bcc.n	8000fd2 <xTaskResumeAll+0x166>
                    {
                        xYieldPending = pdTRUE;
 8000fcc:	4b22      	ldr	r3, [pc, #136]	; (8001058 <xTaskResumeAll+0x1ec>)
 8000fce:	2201      	movs	r2, #1
 8000fd0:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8000fd2:	4b1d      	ldr	r3, [pc, #116]	; (8001048 <xTaskResumeAll+0x1dc>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	f47f af70 	bne.w	8000ebc <xTaskResumeAll+0x50>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8000fdc:	69fb      	ldr	r3, [r7, #28]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d001      	beq.n	8000fe6 <xTaskResumeAll+0x17a>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8000fe2:	f000 fa57 	bl	8001494 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8000fe6:	4b1d      	ldr	r3, [pc, #116]	; (800105c <xTaskResumeAll+0x1f0>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	617b      	str	r3, [r7, #20]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8000fec:	697b      	ldr	r3, [r7, #20]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d010      	beq.n	8001014 <xTaskResumeAll+0x1a8>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8000ff2:	f000 f847 	bl	8001084 <xTaskIncrementTick>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d002      	beq.n	8001002 <xTaskResumeAll+0x196>
                            {
                                xYieldPending = pdTRUE;
 8000ffc:	4b16      	ldr	r3, [pc, #88]	; (8001058 <xTaskResumeAll+0x1ec>)
 8000ffe:	2201      	movs	r2, #1
 8001000:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	3b01      	subs	r3, #1
 8001006:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8001008:	697b      	ldr	r3, [r7, #20]
 800100a:	2b00      	cmp	r3, #0
 800100c:	d1f1      	bne.n	8000ff2 <xTaskResumeAll+0x186>

                        xPendedTicks = 0;
 800100e:	4b13      	ldr	r3, [pc, #76]	; (800105c <xTaskResumeAll+0x1f0>)
 8001010:	2200      	movs	r2, #0
 8001012:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8001014:	4b10      	ldr	r3, [pc, #64]	; (8001058 <xTaskResumeAll+0x1ec>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	2b00      	cmp	r3, #0
 800101a:	d009      	beq.n	8001030 <xTaskResumeAll+0x1c4>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 800101c:	2301      	movs	r3, #1
 800101e:	61bb      	str	r3, [r7, #24]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8001020:	4b0f      	ldr	r3, [pc, #60]	; (8001060 <xTaskResumeAll+0x1f4>)
 8001022:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001026:	601a      	str	r2, [r3, #0]
 8001028:	f3bf 8f4f 	dsb	sy
 800102c:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8001030:	f000 fd8a 	bl	8001b48 <vPortExitCritical>

    return xAlreadyYielded;
 8001034:	69bb      	ldr	r3, [r7, #24]
}
 8001036:	4618      	mov	r0, r3
 8001038:	3720      	adds	r7, #32
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	200001dc 	.word	0x200001dc
 8001044:	200001b4 	.word	0x200001b4
 8001048:	20000174 	.word	0x20000174
 800104c:	200001bc 	.word	0x200001bc
 8001050:	200000b8 	.word	0x200000b8
 8001054:	200000b4 	.word	0x200000b4
 8001058:	200001c8 	.word	0x200001c8
 800105c:	200001c4 	.word	0x200001c4
 8001060:	e000ed04 	.word	0xe000ed04

08001064 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8001064:	b480      	push	{r7}
 8001066:	b083      	sub	sp, #12
 8001068:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 800106a:	4b05      	ldr	r3, [pc, #20]	; (8001080 <xTaskGetTickCount+0x1c>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8001070:	687b      	ldr	r3, [r7, #4]
}
 8001072:	4618      	mov	r0, r3
 8001074:	370c      	adds	r7, #12
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr
 800107e:	bf00      	nop
 8001080:	200001b8 	.word	0x200001b8

08001084 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b08a      	sub	sp, #40	; 0x28
 8001088:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800108a:	2300      	movs	r3, #0
 800108c:	627b      	str	r3, [r7, #36]	; 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800108e:	4b7d      	ldr	r3, [pc, #500]	; (8001284 <xTaskIncrementTick+0x200>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	2b00      	cmp	r3, #0
 8001094:	f040 80ec 	bne.w	8001270 <xTaskIncrementTick+0x1ec>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8001098:	4b7b      	ldr	r3, [pc, #492]	; (8001288 <xTaskIncrementTick+0x204>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	3301      	adds	r3, #1
 800109e:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80010a0:	4a79      	ldr	r2, [pc, #484]	; (8001288 <xTaskIncrementTick+0x204>)
 80010a2:	6a3b      	ldr	r3, [r7, #32]
 80010a4:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80010a6:	6a3b      	ldr	r3, [r7, #32]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d120      	bne.n	80010ee <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 80010ac:	4b77      	ldr	r3, [pc, #476]	; (800128c <xTaskIncrementTick+0x208>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d00a      	beq.n	80010cc <xTaskIncrementTick+0x48>
        __asm volatile
 80010b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80010ba:	f383 8811 	msr	BASEPRI, r3
 80010be:	f3bf 8f6f 	isb	sy
 80010c2:	f3bf 8f4f 	dsb	sy
 80010c6:	607b      	str	r3, [r7, #4]
    }
 80010c8:	bf00      	nop
 80010ca:	e7fe      	b.n	80010ca <xTaskIncrementTick+0x46>
 80010cc:	4b6f      	ldr	r3, [pc, #444]	; (800128c <xTaskIncrementTick+0x208>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	61fb      	str	r3, [r7, #28]
 80010d2:	4b6f      	ldr	r3, [pc, #444]	; (8001290 <xTaskIncrementTick+0x20c>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	4a6d      	ldr	r2, [pc, #436]	; (800128c <xTaskIncrementTick+0x208>)
 80010d8:	6013      	str	r3, [r2, #0]
 80010da:	4a6d      	ldr	r2, [pc, #436]	; (8001290 <xTaskIncrementTick+0x20c>)
 80010dc:	69fb      	ldr	r3, [r7, #28]
 80010de:	6013      	str	r3, [r2, #0]
 80010e0:	4b6c      	ldr	r3, [pc, #432]	; (8001294 <xTaskIncrementTick+0x210>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	3301      	adds	r3, #1
 80010e6:	4a6b      	ldr	r2, [pc, #428]	; (8001294 <xTaskIncrementTick+0x210>)
 80010e8:	6013      	str	r3, [r2, #0]
 80010ea:	f000 f9d3 	bl	8001494 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80010ee:	4b6a      	ldr	r3, [pc, #424]	; (8001298 <xTaskIncrementTick+0x214>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	6a3a      	ldr	r2, [r7, #32]
 80010f4:	429a      	cmp	r2, r3
 80010f6:	f0c0 80a6 	bcc.w	8001246 <xTaskIncrementTick+0x1c2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80010fa:	4b64      	ldr	r3, [pc, #400]	; (800128c <xTaskIncrementTick+0x208>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d104      	bne.n	800110e <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001104:	4b64      	ldr	r3, [pc, #400]	; (8001298 <xTaskIncrementTick+0x214>)
 8001106:	f04f 32ff 	mov.w	r2, #4294967295
 800110a:	601a      	str	r2, [r3, #0]
                    break;
 800110c:	e09b      	b.n	8001246 <xTaskIncrementTick+0x1c2>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800110e:	4b5f      	ldr	r3, [pc, #380]	; (800128c <xTaskIncrementTick+0x208>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	68db      	ldr	r3, [r3, #12]
 8001114:	68db      	ldr	r3, [r3, #12]
 8001116:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001118:	69bb      	ldr	r3, [r7, #24]
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 800111e:	6a3a      	ldr	r2, [r7, #32]
 8001120:	697b      	ldr	r3, [r7, #20]
 8001122:	429a      	cmp	r2, r3
 8001124:	d203      	bcs.n	800112e <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8001126:	4a5c      	ldr	r2, [pc, #368]	; (8001298 <xTaskIncrementTick+0x214>)
 8001128:	697b      	ldr	r3, [r7, #20]
 800112a:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 800112c:	e08b      	b.n	8001246 <xTaskIncrementTick+0x1c2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800112e:	69bb      	ldr	r3, [r7, #24]
 8001130:	695b      	ldr	r3, [r3, #20]
 8001132:	613b      	str	r3, [r7, #16]
 8001134:	69bb      	ldr	r3, [r7, #24]
 8001136:	689b      	ldr	r3, [r3, #8]
 8001138:	69ba      	ldr	r2, [r7, #24]
 800113a:	68d2      	ldr	r2, [r2, #12]
 800113c:	609a      	str	r2, [r3, #8]
 800113e:	69bb      	ldr	r3, [r7, #24]
 8001140:	68db      	ldr	r3, [r3, #12]
 8001142:	69ba      	ldr	r2, [r7, #24]
 8001144:	6892      	ldr	r2, [r2, #8]
 8001146:	605a      	str	r2, [r3, #4]
 8001148:	693b      	ldr	r3, [r7, #16]
 800114a:	685a      	ldr	r2, [r3, #4]
 800114c:	69bb      	ldr	r3, [r7, #24]
 800114e:	3304      	adds	r3, #4
 8001150:	429a      	cmp	r2, r3
 8001152:	d103      	bne.n	800115c <xTaskIncrementTick+0xd8>
 8001154:	69bb      	ldr	r3, [r7, #24]
 8001156:	68da      	ldr	r2, [r3, #12]
 8001158:	693b      	ldr	r3, [r7, #16]
 800115a:	605a      	str	r2, [r3, #4]
 800115c:	69bb      	ldr	r3, [r7, #24]
 800115e:	2200      	movs	r2, #0
 8001160:	615a      	str	r2, [r3, #20]
 8001162:	693b      	ldr	r3, [r7, #16]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	1e5a      	subs	r2, r3, #1
 8001168:	693b      	ldr	r3, [r7, #16]
 800116a:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800116c:	69bb      	ldr	r3, [r7, #24]
 800116e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001170:	2b00      	cmp	r3, #0
 8001172:	d01e      	beq.n	80011b2 <xTaskIncrementTick+0x12e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8001174:	69bb      	ldr	r3, [r7, #24]
 8001176:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001178:	60fb      	str	r3, [r7, #12]
 800117a:	69bb      	ldr	r3, [r7, #24]
 800117c:	69db      	ldr	r3, [r3, #28]
 800117e:	69ba      	ldr	r2, [r7, #24]
 8001180:	6a12      	ldr	r2, [r2, #32]
 8001182:	609a      	str	r2, [r3, #8]
 8001184:	69bb      	ldr	r3, [r7, #24]
 8001186:	6a1b      	ldr	r3, [r3, #32]
 8001188:	69ba      	ldr	r2, [r7, #24]
 800118a:	69d2      	ldr	r2, [r2, #28]
 800118c:	605a      	str	r2, [r3, #4]
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	685a      	ldr	r2, [r3, #4]
 8001192:	69bb      	ldr	r3, [r7, #24]
 8001194:	3318      	adds	r3, #24
 8001196:	429a      	cmp	r2, r3
 8001198:	d103      	bne.n	80011a2 <xTaskIncrementTick+0x11e>
 800119a:	69bb      	ldr	r3, [r7, #24]
 800119c:	6a1a      	ldr	r2, [r3, #32]
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	605a      	str	r2, [r3, #4]
 80011a2:	69bb      	ldr	r3, [r7, #24]
 80011a4:	2200      	movs	r2, #0
 80011a6:	629a      	str	r2, [r3, #40]	; 0x28
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	1e5a      	subs	r2, r3, #1
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80011b2:	69bb      	ldr	r3, [r7, #24]
 80011b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011b6:	2201      	movs	r2, #1
 80011b8:	409a      	lsls	r2, r3
 80011ba:	4b38      	ldr	r3, [pc, #224]	; (800129c <xTaskIncrementTick+0x218>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	4313      	orrs	r3, r2
 80011c0:	4a36      	ldr	r2, [pc, #216]	; (800129c <xTaskIncrementTick+0x218>)
 80011c2:	6013      	str	r3, [r2, #0]
 80011c4:	69bb      	ldr	r3, [r7, #24]
 80011c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80011c8:	4935      	ldr	r1, [pc, #212]	; (80012a0 <xTaskIncrementTick+0x21c>)
 80011ca:	4613      	mov	r3, r2
 80011cc:	009b      	lsls	r3, r3, #2
 80011ce:	4413      	add	r3, r2
 80011d0:	009b      	lsls	r3, r3, #2
 80011d2:	440b      	add	r3, r1
 80011d4:	3304      	adds	r3, #4
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	60bb      	str	r3, [r7, #8]
 80011da:	69bb      	ldr	r3, [r7, #24]
 80011dc:	68ba      	ldr	r2, [r7, #8]
 80011de:	609a      	str	r2, [r3, #8]
 80011e0:	68bb      	ldr	r3, [r7, #8]
 80011e2:	689a      	ldr	r2, [r3, #8]
 80011e4:	69bb      	ldr	r3, [r7, #24]
 80011e6:	60da      	str	r2, [r3, #12]
 80011e8:	68bb      	ldr	r3, [r7, #8]
 80011ea:	689b      	ldr	r3, [r3, #8]
 80011ec:	69ba      	ldr	r2, [r7, #24]
 80011ee:	3204      	adds	r2, #4
 80011f0:	605a      	str	r2, [r3, #4]
 80011f2:	69bb      	ldr	r3, [r7, #24]
 80011f4:	1d1a      	adds	r2, r3, #4
 80011f6:	68bb      	ldr	r3, [r7, #8]
 80011f8:	609a      	str	r2, [r3, #8]
 80011fa:	69bb      	ldr	r3, [r7, #24]
 80011fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80011fe:	4613      	mov	r3, r2
 8001200:	009b      	lsls	r3, r3, #2
 8001202:	4413      	add	r3, r2
 8001204:	009b      	lsls	r3, r3, #2
 8001206:	4a26      	ldr	r2, [pc, #152]	; (80012a0 <xTaskIncrementTick+0x21c>)
 8001208:	441a      	add	r2, r3
 800120a:	69bb      	ldr	r3, [r7, #24]
 800120c:	615a      	str	r2, [r3, #20]
 800120e:	69bb      	ldr	r3, [r7, #24]
 8001210:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001212:	4923      	ldr	r1, [pc, #140]	; (80012a0 <xTaskIncrementTick+0x21c>)
 8001214:	4613      	mov	r3, r2
 8001216:	009b      	lsls	r3, r3, #2
 8001218:	4413      	add	r3, r2
 800121a:	009b      	lsls	r3, r3, #2
 800121c:	440b      	add	r3, r1
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	1c59      	adds	r1, r3, #1
 8001222:	481f      	ldr	r0, [pc, #124]	; (80012a0 <xTaskIncrementTick+0x21c>)
 8001224:	4613      	mov	r3, r2
 8001226:	009b      	lsls	r3, r3, #2
 8001228:	4413      	add	r3, r2
 800122a:	009b      	lsls	r3, r3, #2
 800122c:	4403      	add	r3, r0
 800122e:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8001230:	69bb      	ldr	r3, [r7, #24]
 8001232:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001234:	4b1b      	ldr	r3, [pc, #108]	; (80012a4 <xTaskIncrementTick+0x220>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800123a:	429a      	cmp	r2, r3
 800123c:	f67f af5d 	bls.w	80010fa <xTaskIncrementTick+0x76>
                        {
                            xSwitchRequired = pdTRUE;
 8001240:	2301      	movs	r3, #1
 8001242:	627b      	str	r3, [r7, #36]	; 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001244:	e759      	b.n	80010fa <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8001246:	4b17      	ldr	r3, [pc, #92]	; (80012a4 <xTaskIncrementTick+0x220>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800124c:	4914      	ldr	r1, [pc, #80]	; (80012a0 <xTaskIncrementTick+0x21c>)
 800124e:	4613      	mov	r3, r2
 8001250:	009b      	lsls	r3, r3, #2
 8001252:	4413      	add	r3, r2
 8001254:	009b      	lsls	r3, r3, #2
 8001256:	440b      	add	r3, r1
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	2b01      	cmp	r3, #1
 800125c:	d901      	bls.n	8001262 <xTaskIncrementTick+0x1de>
            {
                xSwitchRequired = pdTRUE;
 800125e:	2301      	movs	r3, #1
 8001260:	627b      	str	r3, [r7, #36]	; 0x24
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 8001262:	4b11      	ldr	r3, [pc, #68]	; (80012a8 <xTaskIncrementTick+0x224>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d007      	beq.n	800127a <xTaskIncrementTick+0x1f6>
            {
                xSwitchRequired = pdTRUE;
 800126a:	2301      	movs	r3, #1
 800126c:	627b      	str	r3, [r7, #36]	; 0x24
 800126e:	e004      	b.n	800127a <xTaskIncrementTick+0x1f6>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8001270:	4b0e      	ldr	r3, [pc, #56]	; (80012ac <xTaskIncrementTick+0x228>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	3301      	adds	r3, #1
 8001276:	4a0d      	ldr	r2, [pc, #52]	; (80012ac <xTaskIncrementTick+0x228>)
 8001278:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 800127a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800127c:	4618      	mov	r0, r3
 800127e:	3728      	adds	r7, #40	; 0x28
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	200001dc 	.word	0x200001dc
 8001288:	200001b8 	.word	0x200001b8
 800128c:	2000016c 	.word	0x2000016c
 8001290:	20000170 	.word	0x20000170
 8001294:	200001cc 	.word	0x200001cc
 8001298:	200001d4 	.word	0x200001d4
 800129c:	200001bc 	.word	0x200001bc
 80012a0:	200000b8 	.word	0x200000b8
 80012a4:	200000b4 	.word	0x200000b4
 80012a8:	200001c8 	.word	0x200001c8
 80012ac:	200001c4 	.word	0x200001c4

080012b0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80012b0:	b480      	push	{r7}
 80012b2:	b087      	sub	sp, #28
 80012b4:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80012b6:	4b27      	ldr	r3, [pc, #156]	; (8001354 <vTaskSwitchContext+0xa4>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d003      	beq.n	80012c6 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80012be:	4b26      	ldr	r3, [pc, #152]	; (8001358 <vTaskSwitchContext+0xa8>)
 80012c0:	2201      	movs	r2, #1
 80012c2:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 80012c4:	e03f      	b.n	8001346 <vTaskSwitchContext+0x96>
        xYieldPending = pdFALSE;
 80012c6:	4b24      	ldr	r3, [pc, #144]	; (8001358 <vTaskSwitchContext+0xa8>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80012cc:	4b23      	ldr	r3, [pc, #140]	; (800135c <vTaskSwitchContext+0xac>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	fab3 f383 	clz	r3, r3
 80012d8:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 80012da:	7afb      	ldrb	r3, [r7, #11]
 80012dc:	f1c3 031f 	rsb	r3, r3, #31
 80012e0:	617b      	str	r3, [r7, #20]
 80012e2:	491f      	ldr	r1, [pc, #124]	; (8001360 <vTaskSwitchContext+0xb0>)
 80012e4:	697a      	ldr	r2, [r7, #20]
 80012e6:	4613      	mov	r3, r2
 80012e8:	009b      	lsls	r3, r3, #2
 80012ea:	4413      	add	r3, r2
 80012ec:	009b      	lsls	r3, r3, #2
 80012ee:	440b      	add	r3, r1
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d10a      	bne.n	800130c <vTaskSwitchContext+0x5c>
        __asm volatile
 80012f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80012fa:	f383 8811 	msr	BASEPRI, r3
 80012fe:	f3bf 8f6f 	isb	sy
 8001302:	f3bf 8f4f 	dsb	sy
 8001306:	607b      	str	r3, [r7, #4]
    }
 8001308:	bf00      	nop
 800130a:	e7fe      	b.n	800130a <vTaskSwitchContext+0x5a>
 800130c:	697a      	ldr	r2, [r7, #20]
 800130e:	4613      	mov	r3, r2
 8001310:	009b      	lsls	r3, r3, #2
 8001312:	4413      	add	r3, r2
 8001314:	009b      	lsls	r3, r3, #2
 8001316:	4a12      	ldr	r2, [pc, #72]	; (8001360 <vTaskSwitchContext+0xb0>)
 8001318:	4413      	add	r3, r2
 800131a:	613b      	str	r3, [r7, #16]
 800131c:	693b      	ldr	r3, [r7, #16]
 800131e:	685b      	ldr	r3, [r3, #4]
 8001320:	685a      	ldr	r2, [r3, #4]
 8001322:	693b      	ldr	r3, [r7, #16]
 8001324:	605a      	str	r2, [r3, #4]
 8001326:	693b      	ldr	r3, [r7, #16]
 8001328:	685a      	ldr	r2, [r3, #4]
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	3308      	adds	r3, #8
 800132e:	429a      	cmp	r2, r3
 8001330:	d104      	bne.n	800133c <vTaskSwitchContext+0x8c>
 8001332:	693b      	ldr	r3, [r7, #16]
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	685a      	ldr	r2, [r3, #4]
 8001338:	693b      	ldr	r3, [r7, #16]
 800133a:	605a      	str	r2, [r3, #4]
 800133c:	693b      	ldr	r3, [r7, #16]
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	68db      	ldr	r3, [r3, #12]
 8001342:	4a08      	ldr	r2, [pc, #32]	; (8001364 <vTaskSwitchContext+0xb4>)
 8001344:	6013      	str	r3, [r2, #0]
}
 8001346:	bf00      	nop
 8001348:	371c      	adds	r7, #28
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr
 8001352:	bf00      	nop
 8001354:	200001dc 	.word	0x200001dc
 8001358:	200001c8 	.word	0x200001c8
 800135c:	200001bc 	.word	0x200001bc
 8001360:	200000b8 	.word	0x200000b8
 8001364:	200000b4 	.word	0x200000b4

08001368 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8001370:	f000 f852 	bl	8001418 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8001374:	4b06      	ldr	r3, [pc, #24]	; (8001390 <prvIdleTask+0x28>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	2b01      	cmp	r3, #1
 800137a:	d9f9      	bls.n	8001370 <prvIdleTask+0x8>
            {
                taskYIELD();
 800137c:	4b05      	ldr	r3, [pc, #20]	; (8001394 <prvIdleTask+0x2c>)
 800137e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001382:	601a      	str	r2, [r3, #0]
 8001384:	f3bf 8f4f 	dsb	sy
 8001388:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 800138c:	e7f0      	b.n	8001370 <prvIdleTask+0x8>
 800138e:	bf00      	nop
 8001390:	200000b8 	.word	0x200000b8
 8001394:	e000ed04 	.word	0xe000ed04

08001398 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b082      	sub	sp, #8
 800139c:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800139e:	2300      	movs	r3, #0
 80013a0:	607b      	str	r3, [r7, #4]
 80013a2:	e00c      	b.n	80013be <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80013a4:	687a      	ldr	r2, [r7, #4]
 80013a6:	4613      	mov	r3, r2
 80013a8:	009b      	lsls	r3, r3, #2
 80013aa:	4413      	add	r3, r2
 80013ac:	009b      	lsls	r3, r3, #2
 80013ae:	4a12      	ldr	r2, [pc, #72]	; (80013f8 <prvInitialiseTaskLists+0x60>)
 80013b0:	4413      	add	r3, r2
 80013b2:	4618      	mov	r0, r3
 80013b4:	f7ff fade 	bl	8000974 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	3301      	adds	r3, #1
 80013bc:	607b      	str	r3, [r7, #4]
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	2b06      	cmp	r3, #6
 80013c2:	d9ef      	bls.n	80013a4 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80013c4:	480d      	ldr	r0, [pc, #52]	; (80013fc <prvInitialiseTaskLists+0x64>)
 80013c6:	f7ff fad5 	bl	8000974 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80013ca:	480d      	ldr	r0, [pc, #52]	; (8001400 <prvInitialiseTaskLists+0x68>)
 80013cc:	f7ff fad2 	bl	8000974 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80013d0:	480c      	ldr	r0, [pc, #48]	; (8001404 <prvInitialiseTaskLists+0x6c>)
 80013d2:	f7ff facf 	bl	8000974 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 80013d6:	480c      	ldr	r0, [pc, #48]	; (8001408 <prvInitialiseTaskLists+0x70>)
 80013d8:	f7ff facc 	bl	8000974 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 80013dc:	480b      	ldr	r0, [pc, #44]	; (800140c <prvInitialiseTaskLists+0x74>)
 80013de:	f7ff fac9 	bl	8000974 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80013e2:	4b0b      	ldr	r3, [pc, #44]	; (8001410 <prvInitialiseTaskLists+0x78>)
 80013e4:	4a05      	ldr	r2, [pc, #20]	; (80013fc <prvInitialiseTaskLists+0x64>)
 80013e6:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80013e8:	4b0a      	ldr	r3, [pc, #40]	; (8001414 <prvInitialiseTaskLists+0x7c>)
 80013ea:	4a05      	ldr	r2, [pc, #20]	; (8001400 <prvInitialiseTaskLists+0x68>)
 80013ec:	601a      	str	r2, [r3, #0]
}
 80013ee:	bf00      	nop
 80013f0:	3708      	adds	r7, #8
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	200000b8 	.word	0x200000b8
 80013fc:	20000144 	.word	0x20000144
 8001400:	20000158 	.word	0x20000158
 8001404:	20000174 	.word	0x20000174
 8001408:	20000188 	.word	0x20000188
 800140c:	200001a0 	.word	0x200001a0
 8001410:	2000016c 	.word	0x2000016c
 8001414:	20000170 	.word	0x20000170

08001418 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800141e:	e019      	b.n	8001454 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 8001420:	f000 fb62 	bl	8001ae8 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001424:	4b10      	ldr	r3, [pc, #64]	; (8001468 <prvCheckTasksWaitingTermination+0x50>)
 8001426:	68db      	ldr	r3, [r3, #12]
 8001428:	68db      	ldr	r3, [r3, #12]
 800142a:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	3304      	adds	r3, #4
 8001430:	4618      	mov	r0, r3
 8001432:	f7ff fb05 	bl	8000a40 <uxListRemove>
                --uxCurrentNumberOfTasks;
 8001436:	4b0d      	ldr	r3, [pc, #52]	; (800146c <prvCheckTasksWaitingTermination+0x54>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	3b01      	subs	r3, #1
 800143c:	4a0b      	ldr	r2, [pc, #44]	; (800146c <prvCheckTasksWaitingTermination+0x54>)
 800143e:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 8001440:	4b0b      	ldr	r3, [pc, #44]	; (8001470 <prvCheckTasksWaitingTermination+0x58>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	3b01      	subs	r3, #1
 8001446:	4a0a      	ldr	r2, [pc, #40]	; (8001470 <prvCheckTasksWaitingTermination+0x58>)
 8001448:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 800144a:	f000 fb7d 	bl	8001b48 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 800144e:	6878      	ldr	r0, [r7, #4]
 8001450:	f000 f810 	bl	8001474 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8001454:	4b06      	ldr	r3, [pc, #24]	; (8001470 <prvCheckTasksWaitingTermination+0x58>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	2b00      	cmp	r3, #0
 800145a:	d1e1      	bne.n	8001420 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 800145c:	bf00      	nop
 800145e:	bf00      	nop
 8001460:	3708      	adds	r7, #8
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
 8001466:	bf00      	nop
 8001468:	20000188 	.word	0x20000188
 800146c:	200001b4 	.word	0x200001b4
 8001470:	2000019c 	.word	0x2000019c

08001474 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001480:	4618      	mov	r0, r3
 8001482:	f000 fd0d 	bl	8001ea0 <vPortFree>
            vPortFree( pxTCB );
 8001486:	6878      	ldr	r0, [r7, #4]
 8001488:	f000 fd0a 	bl	8001ea0 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 800148c:	bf00      	nop
 800148e:	3708      	adds	r7, #8
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}

08001494 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001498:	4b0a      	ldr	r3, [pc, #40]	; (80014c4 <prvResetNextTaskUnblockTime+0x30>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d104      	bne.n	80014ac <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80014a2:	4b09      	ldr	r3, [pc, #36]	; (80014c8 <prvResetNextTaskUnblockTime+0x34>)
 80014a4:	f04f 32ff 	mov.w	r2, #4294967295
 80014a8:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80014aa:	e005      	b.n	80014b8 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80014ac:	4b05      	ldr	r3, [pc, #20]	; (80014c4 <prvResetNextTaskUnblockTime+0x30>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	68db      	ldr	r3, [r3, #12]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	4a04      	ldr	r2, [pc, #16]	; (80014c8 <prvResetNextTaskUnblockTime+0x34>)
 80014b6:	6013      	str	r3, [r2, #0]
}
 80014b8:	bf00      	nop
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr
 80014c2:	bf00      	nop
 80014c4:	2000016c 	.word	0x2000016c
 80014c8:	200001d4 	.word	0x200001d4

080014cc <xTaskGenericNotifyFromISR>:
                                          UBaseType_t uxIndexToNotify,
                                          uint32_t ulValue,
                                          eNotifyAction eAction,
                                          uint32_t * pulPreviousNotificationValue,
                                          BaseType_t * pxHigherPriorityTaskWoken )
    {
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b092      	sub	sp, #72	; 0x48
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	60f8      	str	r0, [r7, #12]
 80014d4:	60b9      	str	r1, [r7, #8]
 80014d6:	607a      	str	r2, [r7, #4]
 80014d8:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        uint8_t ucOriginalNotifyState;
        BaseType_t xReturn = pdPASS;
 80014da:	2301      	movs	r3, #1
 80014dc:	647b      	str	r3, [r7, #68]	; 0x44
        UBaseType_t uxSavedInterruptStatus;

        configASSERT( xTaskToNotify );
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d10a      	bne.n	80014fa <xTaskGenericNotifyFromISR+0x2e>
        __asm volatile
 80014e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80014e8:	f383 8811 	msr	BASEPRI, r3
 80014ec:	f3bf 8f6f 	isb	sy
 80014f0:	f3bf 8f4f 	dsb	sy
 80014f4:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 80014f6:	bf00      	nop
 80014f8:	e7fe      	b.n	80014f8 <xTaskGenericNotifyFromISR+0x2c>
        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 80014fa:	68bb      	ldr	r3, [r7, #8]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d00a      	beq.n	8001516 <xTaskGenericNotifyFromISR+0x4a>
        __asm volatile
 8001500:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001504:	f383 8811 	msr	BASEPRI, r3
 8001508:	f3bf 8f6f 	isb	sy
 800150c:	f3bf 8f4f 	dsb	sy
 8001510:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8001512:	bf00      	nop
 8001514:	e7fe      	b.n	8001514 <xTaskGenericNotifyFromISR+0x48>
         * below the maximum system call interrupt priority.  FreeRTOS maintains a
         * separate interrupt safe API to ensure interrupt entry is as fast and as
         * simple as possible.  More information (albeit Cortex-M specific) is
         * provided on the following link:
         * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001516:	f000 fbc9 	bl	8001cac <vPortValidateInterruptPriority>

        pxTCB = xTaskToNotify;
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	643b      	str	r3, [r7, #64]	; 0x40

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 800151e:	f3ef 8211 	mrs	r2, BASEPRI
 8001522:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001526:	f383 8811 	msr	BASEPRI, r3
 800152a:	f3bf 8f6f 	isb	sy
 800152e:	f3bf 8f4f 	dsb	sy
 8001532:	623a      	str	r2, [r7, #32]
 8001534:	61fb      	str	r3, [r7, #28]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 8001536:	6a3b      	ldr	r3, [r7, #32]

        uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001538:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
            if( pulPreviousNotificationValue != NULL )
 800153a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800153c:	2b00      	cmp	r3, #0
 800153e:	d007      	beq.n	8001550 <xTaskGenericNotifyFromISR+0x84>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 8001540:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001542:	68bb      	ldr	r3, [r7, #8]
 8001544:	3312      	adds	r3, #18
 8001546:	009b      	lsls	r3, r3, #2
 8001548:	4413      	add	r3, r2
 800154a:	685a      	ldr	r2, [r3, #4]
 800154c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800154e:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 8001550:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001552:	68bb      	ldr	r3, [r7, #8]
 8001554:	4413      	add	r3, r2
 8001556:	3350      	adds	r3, #80	; 0x50
 8001558:	781b      	ldrb	r3, [r3, #0]
 800155a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 800155e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001560:	68bb      	ldr	r3, [r7, #8]
 8001562:	4413      	add	r3, r2
 8001564:	3350      	adds	r3, #80	; 0x50
 8001566:	2202      	movs	r2, #2
 8001568:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 800156a:	78fb      	ldrb	r3, [r7, #3]
 800156c:	2b04      	cmp	r3, #4
 800156e:	d841      	bhi.n	80015f4 <xTaskGenericNotifyFromISR+0x128>
 8001570:	a201      	add	r2, pc, #4	; (adr r2, 8001578 <xTaskGenericNotifyFromISR+0xac>)
 8001572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001576:	bf00      	nop
 8001578:	08001613 	.word	0x08001613
 800157c:	0800158d 	.word	0x0800158d
 8001580:	080015ab 	.word	0x080015ab
 8001584:	080015c7 	.word	0x080015c7
 8001588:	080015d7 	.word	0x080015d7
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 800158c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800158e:	68bb      	ldr	r3, [r7, #8]
 8001590:	3312      	adds	r3, #18
 8001592:	009b      	lsls	r3, r3, #2
 8001594:	4413      	add	r3, r2
 8001596:	685a      	ldr	r2, [r3, #4]
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	431a      	orrs	r2, r3
 800159c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800159e:	68bb      	ldr	r3, [r7, #8]
 80015a0:	3312      	adds	r3, #18
 80015a2:	009b      	lsls	r3, r3, #2
 80015a4:	440b      	add	r3, r1
 80015a6:	605a      	str	r2, [r3, #4]
                    break;
 80015a8:	e036      	b.n	8001618 <xTaskGenericNotifyFromISR+0x14c>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 80015aa:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80015ac:	68bb      	ldr	r3, [r7, #8]
 80015ae:	3312      	adds	r3, #18
 80015b0:	009b      	lsls	r3, r3, #2
 80015b2:	4413      	add	r3, r2
 80015b4:	685b      	ldr	r3, [r3, #4]
 80015b6:	1c5a      	adds	r2, r3, #1
 80015b8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80015ba:	68bb      	ldr	r3, [r7, #8]
 80015bc:	3312      	adds	r3, #18
 80015be:	009b      	lsls	r3, r3, #2
 80015c0:	440b      	add	r3, r1
 80015c2:	605a      	str	r2, [r3, #4]
                    break;
 80015c4:	e028      	b.n	8001618 <xTaskGenericNotifyFromISR+0x14c>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 80015c6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80015c8:	68bb      	ldr	r3, [r7, #8]
 80015ca:	3312      	adds	r3, #18
 80015cc:	009b      	lsls	r3, r3, #2
 80015ce:	4413      	add	r3, r2
 80015d0:	687a      	ldr	r2, [r7, #4]
 80015d2:	605a      	str	r2, [r3, #4]
                    break;
 80015d4:	e020      	b.n	8001618 <xTaskGenericNotifyFromISR+0x14c>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80015d6:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80015da:	2b02      	cmp	r3, #2
 80015dc:	d007      	beq.n	80015ee <xTaskGenericNotifyFromISR+0x122>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 80015de:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80015e0:	68bb      	ldr	r3, [r7, #8]
 80015e2:	3312      	adds	r3, #18
 80015e4:	009b      	lsls	r3, r3, #2
 80015e6:	4413      	add	r3, r2
 80015e8:	687a      	ldr	r2, [r7, #4]
 80015ea:	605a      	str	r2, [r3, #4]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 80015ec:	e014      	b.n	8001618 <xTaskGenericNotifyFromISR+0x14c>
                        xReturn = pdFAIL;
 80015ee:	2300      	movs	r3, #0
 80015f0:	647b      	str	r3, [r7, #68]	; 0x44
                    break;
 80015f2:	e011      	b.n	8001618 <xTaskGenericNotifyFromISR+0x14c>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 80015f4:	4b5f      	ldr	r3, [pc, #380]	; (8001774 <xTaskGenericNotifyFromISR+0x2a8>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d00c      	beq.n	8001616 <xTaskGenericNotifyFromISR+0x14a>
        __asm volatile
 80015fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001600:	f383 8811 	msr	BASEPRI, r3
 8001604:	f3bf 8f6f 	isb	sy
 8001608:	f3bf 8f4f 	dsb	sy
 800160c:	61bb      	str	r3, [r7, #24]
    }
 800160e:	bf00      	nop
 8001610:	e7fe      	b.n	8001610 <xTaskGenericNotifyFromISR+0x144>
                    break;
 8001612:	bf00      	nop
 8001614:	e000      	b.n	8001618 <xTaskGenericNotifyFromISR+0x14c>
                    break;
 8001616:	bf00      	nop

            traceTASK_NOTIFY_FROM_ISR( uxIndexToNotify );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8001618:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800161c:	2b01      	cmp	r3, #1
 800161e:	f040 809e 	bne.w	800175e <xTaskGenericNotifyFromISR+0x292>
            {
                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8001622:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001624:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001626:	2b00      	cmp	r3, #0
 8001628:	d00a      	beq.n	8001640 <xTaskGenericNotifyFromISR+0x174>
        __asm volatile
 800162a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800162e:	f383 8811 	msr	BASEPRI, r3
 8001632:	f3bf 8f6f 	isb	sy
 8001636:	f3bf 8f4f 	dsb	sy
 800163a:	617b      	str	r3, [r7, #20]
    }
 800163c:	bf00      	nop
 800163e:	e7fe      	b.n	800163e <xTaskGenericNotifyFromISR+0x172>

                if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001640:	4b4d      	ldr	r3, [pc, #308]	; (8001778 <xTaskGenericNotifyFromISR+0x2ac>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d15e      	bne.n	8001706 <xTaskGenericNotifyFromISR+0x23a>
                {
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8001648:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800164a:	695b      	ldr	r3, [r3, #20]
 800164c:	633b      	str	r3, [r7, #48]	; 0x30
 800164e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001650:	689b      	ldr	r3, [r3, #8]
 8001652:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001654:	68d2      	ldr	r2, [r2, #12]
 8001656:	609a      	str	r2, [r3, #8]
 8001658:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800165a:	68db      	ldr	r3, [r3, #12]
 800165c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800165e:	6892      	ldr	r2, [r2, #8]
 8001660:	605a      	str	r2, [r3, #4]
 8001662:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001664:	685a      	ldr	r2, [r3, #4]
 8001666:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001668:	3304      	adds	r3, #4
 800166a:	429a      	cmp	r2, r3
 800166c:	d103      	bne.n	8001676 <xTaskGenericNotifyFromISR+0x1aa>
 800166e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001670:	68da      	ldr	r2, [r3, #12]
 8001672:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001674:	605a      	str	r2, [r3, #4]
 8001676:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001678:	2200      	movs	r2, #0
 800167a:	615a      	str	r2, [r3, #20]
 800167c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	1e5a      	subs	r2, r3, #1
 8001682:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001684:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8001686:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800168a:	2201      	movs	r2, #1
 800168c:	409a      	lsls	r2, r3
 800168e:	4b3b      	ldr	r3, [pc, #236]	; (800177c <xTaskGenericNotifyFromISR+0x2b0>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	4313      	orrs	r3, r2
 8001694:	4a39      	ldr	r2, [pc, #228]	; (800177c <xTaskGenericNotifyFromISR+0x2b0>)
 8001696:	6013      	str	r3, [r2, #0]
 8001698:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800169a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800169c:	4938      	ldr	r1, [pc, #224]	; (8001780 <xTaskGenericNotifyFromISR+0x2b4>)
 800169e:	4613      	mov	r3, r2
 80016a0:	009b      	lsls	r3, r3, #2
 80016a2:	4413      	add	r3, r2
 80016a4:	009b      	lsls	r3, r3, #2
 80016a6:	440b      	add	r3, r1
 80016a8:	3304      	adds	r3, #4
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80016ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80016b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80016b2:	609a      	str	r2, [r3, #8]
 80016b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016b6:	689a      	ldr	r2, [r3, #8]
 80016b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80016ba:	60da      	str	r2, [r3, #12]
 80016bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016be:	689b      	ldr	r3, [r3, #8]
 80016c0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80016c2:	3204      	adds	r2, #4
 80016c4:	605a      	str	r2, [r3, #4]
 80016c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80016c8:	1d1a      	adds	r2, r3, #4
 80016ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016cc:	609a      	str	r2, [r3, #8]
 80016ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80016d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80016d2:	4613      	mov	r3, r2
 80016d4:	009b      	lsls	r3, r3, #2
 80016d6:	4413      	add	r3, r2
 80016d8:	009b      	lsls	r3, r3, #2
 80016da:	4a29      	ldr	r2, [pc, #164]	; (8001780 <xTaskGenericNotifyFromISR+0x2b4>)
 80016dc:	441a      	add	r2, r3
 80016de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80016e0:	615a      	str	r2, [r3, #20]
 80016e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80016e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80016e6:	4926      	ldr	r1, [pc, #152]	; (8001780 <xTaskGenericNotifyFromISR+0x2b4>)
 80016e8:	4613      	mov	r3, r2
 80016ea:	009b      	lsls	r3, r3, #2
 80016ec:	4413      	add	r3, r2
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	440b      	add	r3, r1
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	1c59      	adds	r1, r3, #1
 80016f6:	4822      	ldr	r0, [pc, #136]	; (8001780 <xTaskGenericNotifyFromISR+0x2b4>)
 80016f8:	4613      	mov	r3, r2
 80016fa:	009b      	lsls	r3, r3, #2
 80016fc:	4413      	add	r3, r2
 80016fe:	009b      	lsls	r3, r3, #2
 8001700:	4403      	add	r3, r0
 8001702:	6019      	str	r1, [r3, #0]
 8001704:	e01b      	b.n	800173e <xTaskGenericNotifyFromISR+0x272>
                }
                else
                {
                    /* The delayed and ready lists cannot be accessed, so hold
                     * this task pending until the scheduler is resumed. */
                    listINSERT_END( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8001706:	4b1f      	ldr	r3, [pc, #124]	; (8001784 <xTaskGenericNotifyFromISR+0x2b8>)
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	637b      	str	r3, [r7, #52]	; 0x34
 800170c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800170e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001710:	61da      	str	r2, [r3, #28]
 8001712:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001714:	689a      	ldr	r2, [r3, #8]
 8001716:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001718:	621a      	str	r2, [r3, #32]
 800171a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800171c:	689b      	ldr	r3, [r3, #8]
 800171e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001720:	3218      	adds	r2, #24
 8001722:	605a      	str	r2, [r3, #4]
 8001724:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001726:	f103 0218 	add.w	r2, r3, #24
 800172a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800172c:	609a      	str	r2, [r3, #8]
 800172e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001730:	4a14      	ldr	r2, [pc, #80]	; (8001784 <xTaskGenericNotifyFromISR+0x2b8>)
 8001732:	629a      	str	r2, [r3, #40]	; 0x28
 8001734:	4b13      	ldr	r3, [pc, #76]	; (8001784 <xTaskGenericNotifyFromISR+0x2b8>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	3301      	adds	r3, #1
 800173a:	4a12      	ldr	r2, [pc, #72]	; (8001784 <xTaskGenericNotifyFromISR+0x2b8>)
 800173c:	6013      	str	r3, [r2, #0]
                }

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800173e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001740:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001742:	4b11      	ldr	r3, [pc, #68]	; (8001788 <xTaskGenericNotifyFromISR+0x2bc>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001748:	429a      	cmp	r2, r3
 800174a:	d908      	bls.n	800175e <xTaskGenericNotifyFromISR+0x292>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    if( pxHigherPriorityTaskWoken != NULL )
 800174c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800174e:	2b00      	cmp	r3, #0
 8001750:	d002      	beq.n	8001758 <xTaskGenericNotifyFromISR+0x28c>
                    {
                        *pxHigherPriorityTaskWoken = pdTRUE;
 8001752:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001754:	2201      	movs	r2, #1
 8001756:	601a      	str	r2, [r3, #0]
                    }

                    /* Mark that a yield is pending in case the user is not
                     * using the "xHigherPriorityTaskWoken" parameter to an ISR
                     * safe FreeRTOS function. */
                    xYieldPending = pdTRUE;
 8001758:	4b0c      	ldr	r3, [pc, #48]	; (800178c <xTaskGenericNotifyFromISR+0x2c0>)
 800175a:	2201      	movs	r2, #1
 800175c:	601a      	str	r2, [r3, #0]
 800175e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001760:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8001762:	693b      	ldr	r3, [r7, #16]
 8001764:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8001768:	bf00      	nop
                }
            }
        }
        portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

        return xReturn;
 800176a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    }
 800176c:	4618      	mov	r0, r3
 800176e:	3748      	adds	r7, #72	; 0x48
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}
 8001774:	200001b8 	.word	0x200001b8
 8001778:	200001dc 	.word	0x200001dc
 800177c:	200001bc 	.word	0x200001bc
 8001780:	200000b8 	.word	0x200000b8
 8001784:	20000174 	.word	0x20000174
 8001788:	200000b4 	.word	0x200000b4
 800178c:	200001c8 	.word	0x200001c8

08001790 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b086      	sub	sp, #24
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800179a:	4b36      	ldr	r3, [pc, #216]	; (8001874 <prvAddCurrentTaskToDelayedList+0xe4>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80017a0:	4b35      	ldr	r3, [pc, #212]	; (8001878 <prvAddCurrentTaskToDelayedList+0xe8>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	3304      	adds	r3, #4
 80017a6:	4618      	mov	r0, r3
 80017a8:	f7ff f94a 	bl	8000a40 <uxListRemove>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d10b      	bne.n	80017ca <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80017b2:	4b31      	ldr	r3, [pc, #196]	; (8001878 <prvAddCurrentTaskToDelayedList+0xe8>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017b8:	2201      	movs	r2, #1
 80017ba:	fa02 f303 	lsl.w	r3, r2, r3
 80017be:	43da      	mvns	r2, r3
 80017c0:	4b2e      	ldr	r3, [pc, #184]	; (800187c <prvAddCurrentTaskToDelayedList+0xec>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4013      	ands	r3, r2
 80017c6:	4a2d      	ldr	r2, [pc, #180]	; (800187c <prvAddCurrentTaskToDelayedList+0xec>)
 80017c8:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017d0:	d124      	bne.n	800181c <prvAddCurrentTaskToDelayedList+0x8c>
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d021      	beq.n	800181c <prvAddCurrentTaskToDelayedList+0x8c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80017d8:	4b29      	ldr	r3, [pc, #164]	; (8001880 <prvAddCurrentTaskToDelayedList+0xf0>)
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	613b      	str	r3, [r7, #16]
 80017de:	4b26      	ldr	r3, [pc, #152]	; (8001878 <prvAddCurrentTaskToDelayedList+0xe8>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	693a      	ldr	r2, [r7, #16]
 80017e4:	609a      	str	r2, [r3, #8]
 80017e6:	4b24      	ldr	r3, [pc, #144]	; (8001878 <prvAddCurrentTaskToDelayedList+0xe8>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	693a      	ldr	r2, [r7, #16]
 80017ec:	6892      	ldr	r2, [r2, #8]
 80017ee:	60da      	str	r2, [r3, #12]
 80017f0:	4b21      	ldr	r3, [pc, #132]	; (8001878 <prvAddCurrentTaskToDelayedList+0xe8>)
 80017f2:	681a      	ldr	r2, [r3, #0]
 80017f4:	693b      	ldr	r3, [r7, #16]
 80017f6:	689b      	ldr	r3, [r3, #8]
 80017f8:	3204      	adds	r2, #4
 80017fa:	605a      	str	r2, [r3, #4]
 80017fc:	4b1e      	ldr	r3, [pc, #120]	; (8001878 <prvAddCurrentTaskToDelayedList+0xe8>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	1d1a      	adds	r2, r3, #4
 8001802:	693b      	ldr	r3, [r7, #16]
 8001804:	609a      	str	r2, [r3, #8]
 8001806:	4b1c      	ldr	r3, [pc, #112]	; (8001878 <prvAddCurrentTaskToDelayedList+0xe8>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4a1d      	ldr	r2, [pc, #116]	; (8001880 <prvAddCurrentTaskToDelayedList+0xf0>)
 800180c:	615a      	str	r2, [r3, #20]
 800180e:	4b1c      	ldr	r3, [pc, #112]	; (8001880 <prvAddCurrentTaskToDelayedList+0xf0>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	3301      	adds	r3, #1
 8001814:	4a1a      	ldr	r2, [pc, #104]	; (8001880 <prvAddCurrentTaskToDelayedList+0xf0>)
 8001816:	6013      	str	r3, [r2, #0]
 8001818:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 800181a:	e026      	b.n	800186a <prvAddCurrentTaskToDelayedList+0xda>
            xTimeToWake = xConstTickCount + xTicksToWait;
 800181c:	697a      	ldr	r2, [r7, #20]
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	4413      	add	r3, r2
 8001822:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8001824:	4b14      	ldr	r3, [pc, #80]	; (8001878 <prvAddCurrentTaskToDelayedList+0xe8>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	68fa      	ldr	r2, [r7, #12]
 800182a:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 800182c:	68fa      	ldr	r2, [r7, #12]
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	429a      	cmp	r2, r3
 8001832:	d209      	bcs.n	8001848 <prvAddCurrentTaskToDelayedList+0xb8>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001834:	4b13      	ldr	r3, [pc, #76]	; (8001884 <prvAddCurrentTaskToDelayedList+0xf4>)
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	4b0f      	ldr	r3, [pc, #60]	; (8001878 <prvAddCurrentTaskToDelayedList+0xe8>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	3304      	adds	r3, #4
 800183e:	4619      	mov	r1, r3
 8001840:	4610      	mov	r0, r2
 8001842:	f7ff f8c4 	bl	80009ce <vListInsert>
}
 8001846:	e010      	b.n	800186a <prvAddCurrentTaskToDelayedList+0xda>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8001848:	4b0f      	ldr	r3, [pc, #60]	; (8001888 <prvAddCurrentTaskToDelayedList+0xf8>)
 800184a:	681a      	ldr	r2, [r3, #0]
 800184c:	4b0a      	ldr	r3, [pc, #40]	; (8001878 <prvAddCurrentTaskToDelayedList+0xe8>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	3304      	adds	r3, #4
 8001852:	4619      	mov	r1, r3
 8001854:	4610      	mov	r0, r2
 8001856:	f7ff f8ba 	bl	80009ce <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 800185a:	4b0c      	ldr	r3, [pc, #48]	; (800188c <prvAddCurrentTaskToDelayedList+0xfc>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	68fa      	ldr	r2, [r7, #12]
 8001860:	429a      	cmp	r2, r3
 8001862:	d202      	bcs.n	800186a <prvAddCurrentTaskToDelayedList+0xda>
                    xNextTaskUnblockTime = xTimeToWake;
 8001864:	4a09      	ldr	r2, [pc, #36]	; (800188c <prvAddCurrentTaskToDelayedList+0xfc>)
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	6013      	str	r3, [r2, #0]
}
 800186a:	bf00      	nop
 800186c:	3718      	adds	r7, #24
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	200001b8 	.word	0x200001b8
 8001878:	200000b4 	.word	0x200000b4
 800187c:	200001bc 	.word	0x200001bc
 8001880:	200001a0 	.word	0x200001a0
 8001884:	20000170 	.word	0x20000170
 8001888:	2000016c 	.word	0x2000016c
 800188c:	200001d4 	.word	0x200001d4

08001890 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8001890:	b480      	push	{r7}
 8001892:	b085      	sub	sp, #20
 8001894:	af00      	add	r7, sp, #0
 8001896:	60f8      	str	r0, [r7, #12]
 8001898:	60b9      	str	r1, [r7, #8]
 800189a:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	3b04      	subs	r3, #4
 80018a0:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80018a8:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	3b04      	subs	r3, #4
 80018ae:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 80018b0:	68bb      	ldr	r3, [r7, #8]
 80018b2:	f023 0201 	bic.w	r2, r3, #1
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	3b04      	subs	r3, #4
 80018be:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 80018c0:	4a0c      	ldr	r2, [pc, #48]	; (80018f4 <pxPortInitialiseStack+0x64>)
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	3b14      	subs	r3, #20
 80018ca:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 80018cc:	687a      	ldr	r2, [r7, #4]
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	3b04      	subs	r3, #4
 80018d6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	f06f 0202 	mvn.w	r2, #2
 80018de:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	3b20      	subs	r3, #32
 80018e4:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80018e6:	68fb      	ldr	r3, [r7, #12]
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	3714      	adds	r7, #20
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr
 80018f4:	080018f9 	.word	0x080018f9

080018f8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80018f8:	b480      	push	{r7}
 80018fa:	b085      	sub	sp, #20
 80018fc:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 80018fe:	2300      	movs	r3, #0
 8001900:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8001902:	4b12      	ldr	r3, [pc, #72]	; (800194c <prvTaskExitError+0x54>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f1b3 3fff 	cmp.w	r3, #4294967295
 800190a:	d00a      	beq.n	8001922 <prvTaskExitError+0x2a>
        __asm volatile
 800190c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001910:	f383 8811 	msr	BASEPRI, r3
 8001914:	f3bf 8f6f 	isb	sy
 8001918:	f3bf 8f4f 	dsb	sy
 800191c:	60fb      	str	r3, [r7, #12]
    }
 800191e:	bf00      	nop
 8001920:	e7fe      	b.n	8001920 <prvTaskExitError+0x28>
        __asm volatile
 8001922:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001926:	f383 8811 	msr	BASEPRI, r3
 800192a:	f3bf 8f6f 	isb	sy
 800192e:	f3bf 8f4f 	dsb	sy
 8001932:	60bb      	str	r3, [r7, #8]
    }
 8001934:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8001936:	bf00      	nop
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d0fc      	beq.n	8001938 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 800193e:	bf00      	nop
 8001940:	bf00      	nop
 8001942:	3714      	adds	r7, #20
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr
 800194c:	20000004 	.word	0x20000004

08001950 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8001950:	4b07      	ldr	r3, [pc, #28]	; (8001970 <pxCurrentTCBConst2>)
 8001952:	6819      	ldr	r1, [r3, #0]
 8001954:	6808      	ldr	r0, [r1, #0]
 8001956:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800195a:	f380 8809 	msr	PSP, r0
 800195e:	f3bf 8f6f 	isb	sy
 8001962:	f04f 0000 	mov.w	r0, #0
 8001966:	f380 8811 	msr	BASEPRI, r0
 800196a:	4770      	bx	lr
 800196c:	f3af 8000 	nop.w

08001970 <pxCurrentTCBConst2>:
 8001970:	200000b4 	.word	0x200000b4
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8001974:	bf00      	nop
 8001976:	bf00      	nop

08001978 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8001978:	4808      	ldr	r0, [pc, #32]	; (800199c <prvPortStartFirstTask+0x24>)
 800197a:	6800      	ldr	r0, [r0, #0]
 800197c:	6800      	ldr	r0, [r0, #0]
 800197e:	f380 8808 	msr	MSP, r0
 8001982:	f04f 0000 	mov.w	r0, #0
 8001986:	f380 8814 	msr	CONTROL, r0
 800198a:	b662      	cpsie	i
 800198c:	b661      	cpsie	f
 800198e:	f3bf 8f4f 	dsb	sy
 8001992:	f3bf 8f6f 	isb	sy
 8001996:	df00      	svc	0
 8001998:	bf00      	nop
 800199a:	0000      	.short	0x0000
 800199c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 80019a0:	bf00      	nop
 80019a2:	bf00      	nop

080019a4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b086      	sub	sp, #24
 80019a8:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80019aa:	4b46      	ldr	r3, [pc, #280]	; (8001ac4 <xPortStartScheduler+0x120>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4a46      	ldr	r2, [pc, #280]	; (8001ac8 <xPortStartScheduler+0x124>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d10a      	bne.n	80019ca <xPortStartScheduler+0x26>
        __asm volatile
 80019b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019b8:	f383 8811 	msr	BASEPRI, r3
 80019bc:	f3bf 8f6f 	isb	sy
 80019c0:	f3bf 8f4f 	dsb	sy
 80019c4:	613b      	str	r3, [r7, #16]
    }
 80019c6:	bf00      	nop
 80019c8:	e7fe      	b.n	80019c8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80019ca:	4b3e      	ldr	r3, [pc, #248]	; (8001ac4 <xPortStartScheduler+0x120>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4a3f      	ldr	r2, [pc, #252]	; (8001acc <xPortStartScheduler+0x128>)
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d10a      	bne.n	80019ea <xPortStartScheduler+0x46>
        __asm volatile
 80019d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019d8:	f383 8811 	msr	BASEPRI, r3
 80019dc:	f3bf 8f6f 	isb	sy
 80019e0:	f3bf 8f4f 	dsb	sy
 80019e4:	60fb      	str	r3, [r7, #12]
    }
 80019e6:	bf00      	nop
 80019e8:	e7fe      	b.n	80019e8 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80019ea:	4b39      	ldr	r3, [pc, #228]	; (8001ad0 <xPortStartScheduler+0x12c>)
 80019ec:	617b      	str	r3, [r7, #20]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 80019ee:	697b      	ldr	r3, [r7, #20]
 80019f0:	781b      	ldrb	r3, [r3, #0]
 80019f2:	b2db      	uxtb	r3, r3
 80019f4:	607b      	str	r3, [r7, #4]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	22ff      	movs	r2, #255	; 0xff
 80019fa:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	781b      	ldrb	r3, [r3, #0]
 8001a00:	b2db      	uxtb	r3, r3
 8001a02:	70fb      	strb	r3, [r7, #3]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8001a04:	78fb      	ldrb	r3, [r7, #3]
 8001a06:	b2db      	uxtb	r3, r3
 8001a08:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8001a0c:	b2da      	uxtb	r2, r3
 8001a0e:	4b31      	ldr	r3, [pc, #196]	; (8001ad4 <xPortStartScheduler+0x130>)
 8001a10:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8001a12:	4b31      	ldr	r3, [pc, #196]	; (8001ad8 <xPortStartScheduler+0x134>)
 8001a14:	2207      	movs	r2, #7
 8001a16:	601a      	str	r2, [r3, #0]

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8001a18:	e009      	b.n	8001a2e <xPortStartScheduler+0x8a>
        {
            ulMaxPRIGROUPValue--;
 8001a1a:	4b2f      	ldr	r3, [pc, #188]	; (8001ad8 <xPortStartScheduler+0x134>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	3b01      	subs	r3, #1
 8001a20:	4a2d      	ldr	r2, [pc, #180]	; (8001ad8 <xPortStartScheduler+0x134>)
 8001a22:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8001a24:	78fb      	ldrb	r3, [r7, #3]
 8001a26:	b2db      	uxtb	r3, r3
 8001a28:	005b      	lsls	r3, r3, #1
 8001a2a:	b2db      	uxtb	r3, r3
 8001a2c:	70fb      	strb	r3, [r7, #3]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8001a2e:	78fb      	ldrb	r3, [r7, #3]
 8001a30:	b2db      	uxtb	r3, r3
 8001a32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a36:	2b80      	cmp	r3, #128	; 0x80
 8001a38:	d0ef      	beq.n	8001a1a <xPortStartScheduler+0x76>
        #ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8001a3a:	4b27      	ldr	r3, [pc, #156]	; (8001ad8 <xPortStartScheduler+0x134>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f1c3 0307 	rsb	r3, r3, #7
 8001a42:	2b04      	cmp	r3, #4
 8001a44:	d00a      	beq.n	8001a5c <xPortStartScheduler+0xb8>
        __asm volatile
 8001a46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a4a:	f383 8811 	msr	BASEPRI, r3
 8001a4e:	f3bf 8f6f 	isb	sy
 8001a52:	f3bf 8f4f 	dsb	sy
 8001a56:	60bb      	str	r3, [r7, #8]
    }
 8001a58:	bf00      	nop
 8001a5a:	e7fe      	b.n	8001a5a <xPortStartScheduler+0xb6>
        }
        #endif

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8001a5c:	4b1e      	ldr	r3, [pc, #120]	; (8001ad8 <xPortStartScheduler+0x134>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	021b      	lsls	r3, r3, #8
 8001a62:	4a1d      	ldr	r2, [pc, #116]	; (8001ad8 <xPortStartScheduler+0x134>)
 8001a64:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8001a66:	4b1c      	ldr	r3, [pc, #112]	; (8001ad8 <xPortStartScheduler+0x134>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001a6e:	4a1a      	ldr	r2, [pc, #104]	; (8001ad8 <xPortStartScheduler+0x134>)
 8001a70:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	b2da      	uxtb	r2, r3
 8001a76:	697b      	ldr	r3, [r7, #20]
 8001a78:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8001a7a:	4b18      	ldr	r3, [pc, #96]	; (8001adc <xPortStartScheduler+0x138>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4a17      	ldr	r2, [pc, #92]	; (8001adc <xPortStartScheduler+0x138>)
 8001a80:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001a84:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8001a86:	4b15      	ldr	r3, [pc, #84]	; (8001adc <xPortStartScheduler+0x138>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4a14      	ldr	r2, [pc, #80]	; (8001adc <xPortStartScheduler+0x138>)
 8001a8c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8001a90:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8001a92:	f000 f8db 	bl	8001c4c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8001a96:	4b12      	ldr	r3, [pc, #72]	; (8001ae0 <xPortStartScheduler+0x13c>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8001a9c:	f000 f8fa 	bl	8001c94 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8001aa0:	4b10      	ldr	r3, [pc, #64]	; (8001ae4 <xPortStartScheduler+0x140>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a0f      	ldr	r2, [pc, #60]	; (8001ae4 <xPortStartScheduler+0x140>)
 8001aa6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8001aaa:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8001aac:	f7ff ff64 	bl	8001978 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8001ab0:	f7ff fbfe 	bl	80012b0 <vTaskSwitchContext>
    prvTaskExitError();
 8001ab4:	f7ff ff20 	bl	80018f8 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8001ab8:	2300      	movs	r3, #0
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	3718      	adds	r7, #24
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	e000ed00 	.word	0xe000ed00
 8001ac8:	410fc271 	.word	0x410fc271
 8001acc:	410fc270 	.word	0x410fc270
 8001ad0:	e000e400 	.word	0xe000e400
 8001ad4:	200001e0 	.word	0x200001e0
 8001ad8:	200001e4 	.word	0x200001e4
 8001adc:	e000ed20 	.word	0xe000ed20
 8001ae0:	20000004 	.word	0x20000004
 8001ae4:	e000ef34 	.word	0xe000ef34

08001ae8 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
        __asm volatile
 8001aee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001af2:	f383 8811 	msr	BASEPRI, r3
 8001af6:	f3bf 8f6f 	isb	sy
 8001afa:	f3bf 8f4f 	dsb	sy
 8001afe:	607b      	str	r3, [r7, #4]
    }
 8001b00:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8001b02:	4b0f      	ldr	r3, [pc, #60]	; (8001b40 <vPortEnterCritical+0x58>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	3301      	adds	r3, #1
 8001b08:	4a0d      	ldr	r2, [pc, #52]	; (8001b40 <vPortEnterCritical+0x58>)
 8001b0a:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8001b0c:	4b0c      	ldr	r3, [pc, #48]	; (8001b40 <vPortEnterCritical+0x58>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	2b01      	cmp	r3, #1
 8001b12:	d10f      	bne.n	8001b34 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8001b14:	4b0b      	ldr	r3, [pc, #44]	; (8001b44 <vPortEnterCritical+0x5c>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	b2db      	uxtb	r3, r3
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d00a      	beq.n	8001b34 <vPortEnterCritical+0x4c>
        __asm volatile
 8001b1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b22:	f383 8811 	msr	BASEPRI, r3
 8001b26:	f3bf 8f6f 	isb	sy
 8001b2a:	f3bf 8f4f 	dsb	sy
 8001b2e:	603b      	str	r3, [r7, #0]
    }
 8001b30:	bf00      	nop
 8001b32:	e7fe      	b.n	8001b32 <vPortEnterCritical+0x4a>
    }
}
 8001b34:	bf00      	nop
 8001b36:	370c      	adds	r7, #12
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr
 8001b40:	20000004 	.word	0x20000004
 8001b44:	e000ed04 	.word	0xe000ed04

08001b48 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b083      	sub	sp, #12
 8001b4c:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8001b4e:	4b12      	ldr	r3, [pc, #72]	; (8001b98 <vPortExitCritical+0x50>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d10a      	bne.n	8001b6c <vPortExitCritical+0x24>
        __asm volatile
 8001b56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b5a:	f383 8811 	msr	BASEPRI, r3
 8001b5e:	f3bf 8f6f 	isb	sy
 8001b62:	f3bf 8f4f 	dsb	sy
 8001b66:	607b      	str	r3, [r7, #4]
    }
 8001b68:	bf00      	nop
 8001b6a:	e7fe      	b.n	8001b6a <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8001b6c:	4b0a      	ldr	r3, [pc, #40]	; (8001b98 <vPortExitCritical+0x50>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	3b01      	subs	r3, #1
 8001b72:	4a09      	ldr	r2, [pc, #36]	; (8001b98 <vPortExitCritical+0x50>)
 8001b74:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8001b76:	4b08      	ldr	r3, [pc, #32]	; (8001b98 <vPortExitCritical+0x50>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d105      	bne.n	8001b8a <vPortExitCritical+0x42>
 8001b7e:	2300      	movs	r3, #0
 8001b80:	603b      	str	r3, [r7, #0]
        __asm volatile
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	f383 8811 	msr	BASEPRI, r3
    }
 8001b88:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8001b8a:	bf00      	nop
 8001b8c:	370c      	adds	r7, #12
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	20000004 	.word	0x20000004
 8001b9c:	00000000 	.word	0x00000000

08001ba0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8001ba0:	f3ef 8009 	mrs	r0, PSP
 8001ba4:	f3bf 8f6f 	isb	sy
 8001ba8:	4b15      	ldr	r3, [pc, #84]	; (8001c00 <pxCurrentTCBConst>)
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	f01e 0f10 	tst.w	lr, #16
 8001bb0:	bf08      	it	eq
 8001bb2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8001bb6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001bba:	6010      	str	r0, [r2, #0]
 8001bbc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8001bc0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8001bc4:	f380 8811 	msr	BASEPRI, r0
 8001bc8:	f3bf 8f4f 	dsb	sy
 8001bcc:	f3bf 8f6f 	isb	sy
 8001bd0:	f7ff fb6e 	bl	80012b0 <vTaskSwitchContext>
 8001bd4:	f04f 0000 	mov.w	r0, #0
 8001bd8:	f380 8811 	msr	BASEPRI, r0
 8001bdc:	bc09      	pop	{r0, r3}
 8001bde:	6819      	ldr	r1, [r3, #0]
 8001be0:	6808      	ldr	r0, [r1, #0]
 8001be2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001be6:	f01e 0f10 	tst.w	lr, #16
 8001bea:	bf08      	it	eq
 8001bec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8001bf0:	f380 8809 	msr	PSP, r0
 8001bf4:	f3bf 8f6f 	isb	sy
 8001bf8:	4770      	bx	lr
 8001bfa:	bf00      	nop
 8001bfc:	f3af 8000 	nop.w

08001c00 <pxCurrentTCBConst>:
 8001c00:	200000b4 	.word	0x200000b4
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8001c04:	bf00      	nop
 8001c06:	bf00      	nop

08001c08 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
        __asm volatile
 8001c0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c12:	f383 8811 	msr	BASEPRI, r3
 8001c16:	f3bf 8f6f 	isb	sy
 8001c1a:	f3bf 8f4f 	dsb	sy
 8001c1e:	607b      	str	r3, [r7, #4]
    }
 8001c20:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8001c22:	f7ff fa2f 	bl	8001084 <xTaskIncrementTick>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d003      	beq.n	8001c34 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8001c2c:	4b06      	ldr	r3, [pc, #24]	; (8001c48 <SysTick_Handler+0x40>)
 8001c2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001c32:	601a      	str	r2, [r3, #0]
 8001c34:	2300      	movs	r3, #0
 8001c36:	603b      	str	r3, [r7, #0]
        __asm volatile
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	f383 8811 	msr	BASEPRI, r3
    }
 8001c3e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8001c40:	bf00      	nop
 8001c42:	3708      	adds	r7, #8
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	e000ed04 	.word	0xe000ed04

08001c4c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8001c50:	4b0b      	ldr	r3, [pc, #44]	; (8001c80 <vPortSetupTimerInterrupt+0x34>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8001c56:	4b0b      	ldr	r3, [pc, #44]	; (8001c84 <vPortSetupTimerInterrupt+0x38>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8001c5c:	4b0a      	ldr	r3, [pc, #40]	; (8001c88 <vPortSetupTimerInterrupt+0x3c>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a0a      	ldr	r2, [pc, #40]	; (8001c8c <vPortSetupTimerInterrupt+0x40>)
 8001c62:	fba2 2303 	umull	r2, r3, r2, r3
 8001c66:	099b      	lsrs	r3, r3, #6
 8001c68:	4a09      	ldr	r2, [pc, #36]	; (8001c90 <vPortSetupTimerInterrupt+0x44>)
 8001c6a:	3b01      	subs	r3, #1
 8001c6c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8001c6e:	4b04      	ldr	r3, [pc, #16]	; (8001c80 <vPortSetupTimerInterrupt+0x34>)
 8001c70:	2207      	movs	r2, #7
 8001c72:	601a      	str	r2, [r3, #0]
}
 8001c74:	bf00      	nop
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr
 8001c7e:	bf00      	nop
 8001c80:	e000e010 	.word	0xe000e010
 8001c84:	e000e018 	.word	0xe000e018
 8001c88:	2000003c 	.word	0x2000003c
 8001c8c:	10624dd3 	.word	0x10624dd3
 8001c90:	e000e014 	.word	0xe000e014

08001c94 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8001c94:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8001ca4 <vPortEnableVFP+0x10>
 8001c98:	6801      	ldr	r1, [r0, #0]
 8001c9a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8001c9e:	6001      	str	r1, [r0, #0]
 8001ca0:	4770      	bx	lr
 8001ca2:	0000      	.short	0x0000
 8001ca4:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8001ca8:	bf00      	nop
 8001caa:	bf00      	nop

08001cac <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8001cac:	b480      	push	{r7}
 8001cae:	b085      	sub	sp, #20
 8001cb0:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8001cb2:	f3ef 8305 	mrs	r3, IPSR
 8001cb6:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	2b0f      	cmp	r3, #15
 8001cbc:	d914      	bls.n	8001ce8 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8001cbe:	4a17      	ldr	r2, [pc, #92]	; (8001d1c <vPortValidateInterruptPriority+0x70>)
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	4413      	add	r3, r2
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8001cc8:	4b15      	ldr	r3, [pc, #84]	; (8001d20 <vPortValidateInterruptPriority+0x74>)
 8001cca:	781b      	ldrb	r3, [r3, #0]
 8001ccc:	7afa      	ldrb	r2, [r7, #11]
 8001cce:	429a      	cmp	r2, r3
 8001cd0:	d20a      	bcs.n	8001ce8 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 8001cd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001cd6:	f383 8811 	msr	BASEPRI, r3
 8001cda:	f3bf 8f6f 	isb	sy
 8001cde:	f3bf 8f4f 	dsb	sy
 8001ce2:	607b      	str	r3, [r7, #4]
    }
 8001ce4:	bf00      	nop
 8001ce6:	e7fe      	b.n	8001ce6 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8001ce8:	4b0e      	ldr	r3, [pc, #56]	; (8001d24 <vPortValidateInterruptPriority+0x78>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001cf0:	4b0d      	ldr	r3, [pc, #52]	; (8001d28 <vPortValidateInterruptPriority+0x7c>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d90a      	bls.n	8001d0e <vPortValidateInterruptPriority+0x62>
        __asm volatile
 8001cf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001cfc:	f383 8811 	msr	BASEPRI, r3
 8001d00:	f3bf 8f6f 	isb	sy
 8001d04:	f3bf 8f4f 	dsb	sy
 8001d08:	603b      	str	r3, [r7, #0]
    }
 8001d0a:	bf00      	nop
 8001d0c:	e7fe      	b.n	8001d0c <vPortValidateInterruptPriority+0x60>
    }
 8001d0e:	bf00      	nop
 8001d10:	3714      	adds	r7, #20
 8001d12:	46bd      	mov	sp, r7
 8001d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d18:	4770      	bx	lr
 8001d1a:	bf00      	nop
 8001d1c:	e000e3f0 	.word	0xe000e3f0
 8001d20:	200001e0 	.word	0x200001e0
 8001d24:	e000ed0c 	.word	0xe000ed0c
 8001d28:	200001e4 	.word	0x200001e4

08001d2c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b08a      	sub	sp, #40	; 0x28
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8001d34:	2300      	movs	r3, #0
 8001d36:	61fb      	str	r3, [r7, #28]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 8001d38:	f7ff f88a 	bl	8000e50 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8001d3c:	4b53      	ldr	r3, [pc, #332]	; (8001e8c <pvPortMalloc+0x160>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d101      	bne.n	8001d48 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8001d44:	f000 f908 	bl	8001f58 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d012      	beq.n	8001d74 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8001d4e:	2208      	movs	r2, #8
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	f003 0307 	and.w	r3, r3, #7
 8001d56:	1ad3      	subs	r3, r2, r3
 8001d58:	3308      	adds	r3, #8
 8001d5a:	61bb      	str	r3, [r7, #24]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8001d5c:	69bb      	ldr	r3, [r7, #24]
 8001d5e:	43db      	mvns	r3, r3
 8001d60:	687a      	ldr	r2, [r7, #4]
 8001d62:	429a      	cmp	r2, r3
 8001d64:	d804      	bhi.n	8001d70 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 8001d66:	687a      	ldr	r2, [r7, #4]
 8001d68:	69bb      	ldr	r3, [r7, #24]
 8001d6a:	4413      	add	r3, r2
 8001d6c:	607b      	str	r3, [r7, #4]
 8001d6e:	e001      	b.n	8001d74 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 8001d70:	2300      	movs	r3, #0
 8001d72:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	db70      	blt.n	8001e5c <pvPortMalloc+0x130>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d06d      	beq.n	8001e5c <pvPortMalloc+0x130>
 8001d80:	4b43      	ldr	r3, [pc, #268]	; (8001e90 <pvPortMalloc+0x164>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	687a      	ldr	r2, [r7, #4]
 8001d86:	429a      	cmp	r2, r3
 8001d88:	d868      	bhi.n	8001e5c <pvPortMalloc+0x130>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8001d8a:	4b42      	ldr	r3, [pc, #264]	; (8001e94 <pvPortMalloc+0x168>)
 8001d8c:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8001d8e:	4b41      	ldr	r3, [pc, #260]	; (8001e94 <pvPortMalloc+0x168>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001d94:	e004      	b.n	8001da0 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 8001d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d98:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8001d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	687a      	ldr	r2, [r7, #4]
 8001da6:	429a      	cmp	r2, r3
 8001da8:	d903      	bls.n	8001db2 <pvPortMalloc+0x86>
 8001daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d1f1      	bne.n	8001d96 <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8001db2:	4b36      	ldr	r3, [pc, #216]	; (8001e8c <pvPortMalloc+0x160>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001db8:	429a      	cmp	r2, r3
 8001dba:	d04f      	beq.n	8001e5c <pvPortMalloc+0x130>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001dbc:	6a3b      	ldr	r3, [r7, #32]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	2208      	movs	r2, #8
 8001dc2:	4413      	add	r3, r2
 8001dc4:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dc8:	681a      	ldr	r2, [r3, #0]
 8001dca:	6a3b      	ldr	r3, [r7, #32]
 8001dcc:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dd0:	685a      	ldr	r2, [r3, #4]
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	1ad2      	subs	r2, r2, r3
 8001dd6:	2308      	movs	r3, #8
 8001dd8:	005b      	lsls	r3, r3, #1
 8001dda:	429a      	cmp	r2, r3
 8001ddc:	d91f      	bls.n	8001e1e <pvPortMalloc+0xf2>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001dde:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	4413      	add	r3, r2
 8001de4:	617b      	str	r3, [r7, #20]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001de6:	697b      	ldr	r3, [r7, #20]
 8001de8:	f003 0307 	and.w	r3, r3, #7
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d00a      	beq.n	8001e06 <pvPortMalloc+0xda>
        __asm volatile
 8001df0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001df4:	f383 8811 	msr	BASEPRI, r3
 8001df8:	f3bf 8f6f 	isb	sy
 8001dfc:	f3bf 8f4f 	dsb	sy
 8001e00:	613b      	str	r3, [r7, #16]
    }
 8001e02:	bf00      	nop
 8001e04:	e7fe      	b.n	8001e04 <pvPortMalloc+0xd8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e08:	685a      	ldr	r2, [r3, #4]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	1ad2      	subs	r2, r2, r3
 8001e0e:	697b      	ldr	r3, [r7, #20]
 8001e10:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8001e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e14:	687a      	ldr	r2, [r7, #4]
 8001e16:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001e18:	6978      	ldr	r0, [r7, #20]
 8001e1a:	f000 f8f9 	bl	8002010 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001e1e:	4b1c      	ldr	r3, [pc, #112]	; (8001e90 <pvPortMalloc+0x164>)
 8001e20:	681a      	ldr	r2, [r3, #0]
 8001e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	1ad3      	subs	r3, r2, r3
 8001e28:	4a19      	ldr	r2, [pc, #100]	; (8001e90 <pvPortMalloc+0x164>)
 8001e2a:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001e2c:	4b18      	ldr	r3, [pc, #96]	; (8001e90 <pvPortMalloc+0x164>)
 8001e2e:	681a      	ldr	r2, [r3, #0]
 8001e30:	4b19      	ldr	r3, [pc, #100]	; (8001e98 <pvPortMalloc+0x16c>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	429a      	cmp	r2, r3
 8001e36:	d203      	bcs.n	8001e40 <pvPortMalloc+0x114>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8001e38:	4b15      	ldr	r3, [pc, #84]	; (8001e90 <pvPortMalloc+0x164>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a16      	ldr	r2, [pc, #88]	; (8001e98 <pvPortMalloc+0x16c>)
 8001e3e:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8001e40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e4a:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8001e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e4e:	2200      	movs	r2, #0
 8001e50:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8001e52:	4b12      	ldr	r3, [pc, #72]	; (8001e9c <pvPortMalloc+0x170>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	3301      	adds	r3, #1
 8001e58:	4a10      	ldr	r2, [pc, #64]	; (8001e9c <pvPortMalloc+0x170>)
 8001e5a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8001e5c:	f7ff f806 	bl	8000e6c <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8001e60:	69fb      	ldr	r3, [r7, #28]
 8001e62:	f003 0307 	and.w	r3, r3, #7
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d00a      	beq.n	8001e80 <pvPortMalloc+0x154>
        __asm volatile
 8001e6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e6e:	f383 8811 	msr	BASEPRI, r3
 8001e72:	f3bf 8f6f 	isb	sy
 8001e76:	f3bf 8f4f 	dsb	sy
 8001e7a:	60fb      	str	r3, [r7, #12]
    }
 8001e7c:	bf00      	nop
 8001e7e:	e7fe      	b.n	8001e7e <pvPortMalloc+0x152>
    return pvReturn;
 8001e80:	69fb      	ldr	r3, [r7, #28]
}
 8001e82:	4618      	mov	r0, r3
 8001e84:	3728      	adds	r7, #40	; 0x28
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	20000da8 	.word	0x20000da8
 8001e90:	20000dac 	.word	0x20000dac
 8001e94:	20000da0 	.word	0x20000da0
 8001e98:	20000db0 	.word	0x20000db0
 8001e9c:	20000db4 	.word	0x20000db4

08001ea0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b086      	sub	sp, #24
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d049      	beq.n	8001f46 <vPortFree+0xa6>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8001eb2:	2308      	movs	r3, #8
 8001eb4:	425b      	negs	r3, r3
 8001eb6:	697a      	ldr	r2, [r7, #20]
 8001eb8:	4413      	add	r3, r2
 8001eba:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	613b      	str	r3, [r7, #16]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8001ec0:	693b      	ldr	r3, [r7, #16]
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	db0a      	blt.n	8001ede <vPortFree+0x3e>
        __asm volatile
 8001ec8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001ecc:	f383 8811 	msr	BASEPRI, r3
 8001ed0:	f3bf 8f6f 	isb	sy
 8001ed4:	f3bf 8f4f 	dsb	sy
 8001ed8:	60fb      	str	r3, [r7, #12]
    }
 8001eda:	bf00      	nop
 8001edc:	e7fe      	b.n	8001edc <vPortFree+0x3c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8001ede:	693b      	ldr	r3, [r7, #16]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d00a      	beq.n	8001efc <vPortFree+0x5c>
        __asm volatile
 8001ee6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001eea:	f383 8811 	msr	BASEPRI, r3
 8001eee:	f3bf 8f6f 	isb	sy
 8001ef2:	f3bf 8f4f 	dsb	sy
 8001ef6:	60bb      	str	r3, [r7, #8]
    }
 8001ef8:	bf00      	nop
 8001efa:	e7fe      	b.n	8001efa <vPortFree+0x5a>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8001efc:	693b      	ldr	r3, [r7, #16]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	0fdb      	lsrs	r3, r3, #31
 8001f02:	f003 0301 	and.w	r3, r3, #1
 8001f06:	b2db      	uxtb	r3, r3
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d01c      	beq.n	8001f46 <vPortFree+0xa6>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8001f0c:	693b      	ldr	r3, [r7, #16]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d118      	bne.n	8001f46 <vPortFree+0xa6>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8001f14:	693b      	ldr	r3, [r7, #16]
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001f1c:	693b      	ldr	r3, [r7, #16]
 8001f1e:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 8001f20:	f7fe ff96 	bl	8000e50 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8001f24:	693b      	ldr	r3, [r7, #16]
 8001f26:	685a      	ldr	r2, [r3, #4]
 8001f28:	4b09      	ldr	r3, [pc, #36]	; (8001f50 <vPortFree+0xb0>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4413      	add	r3, r2
 8001f2e:	4a08      	ldr	r2, [pc, #32]	; (8001f50 <vPortFree+0xb0>)
 8001f30:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001f32:	6938      	ldr	r0, [r7, #16]
 8001f34:	f000 f86c 	bl	8002010 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8001f38:	4b06      	ldr	r3, [pc, #24]	; (8001f54 <vPortFree+0xb4>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	3301      	adds	r3, #1
 8001f3e:	4a05      	ldr	r2, [pc, #20]	; (8001f54 <vPortFree+0xb4>)
 8001f40:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8001f42:	f7fe ff93 	bl	8000e6c <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8001f46:	bf00      	nop
 8001f48:	3718      	adds	r7, #24
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	20000dac 	.word	0x20000dac
 8001f54:	20000db8 	.word	0x20000db8

08001f58 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b085      	sub	sp, #20
 8001f5c:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8001f5e:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001f62:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8001f64:	4b25      	ldr	r3, [pc, #148]	; (8001ffc <prvHeapInit+0xa4>)
 8001f66:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	f003 0307 	and.w	r3, r3, #7
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d00c      	beq.n	8001f8c <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	3307      	adds	r3, #7
 8001f76:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	f023 0307 	bic.w	r3, r3, #7
 8001f7e:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 8001f80:	68ba      	ldr	r2, [r7, #8]
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	1ad3      	subs	r3, r2, r3
 8001f86:	4a1d      	ldr	r2, [pc, #116]	; (8001ffc <prvHeapInit+0xa4>)
 8001f88:	4413      	add	r3, r2
 8001f8a:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001f90:	4a1b      	ldr	r2, [pc, #108]	; (8002000 <prvHeapInit+0xa8>)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8001f96:	4b1a      	ldr	r3, [pc, #104]	; (8002000 <prvHeapInit+0xa8>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	68ba      	ldr	r2, [r7, #8]
 8001fa0:	4413      	add	r3, r2
 8001fa2:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8001fa4:	2208      	movs	r2, #8
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	1a9b      	subs	r3, r3, r2
 8001faa:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	f023 0307 	bic.w	r3, r3, #7
 8001fb2:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	4a13      	ldr	r2, [pc, #76]	; (8002004 <prvHeapInit+0xac>)
 8001fb8:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8001fba:	4b12      	ldr	r3, [pc, #72]	; (8002004 <prvHeapInit+0xac>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8001fc2:	4b10      	ldr	r3, [pc, #64]	; (8002004 <prvHeapInit+0xac>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	68fa      	ldr	r2, [r7, #12]
 8001fd2:	1ad2      	subs	r2, r2, r3
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001fd8:	4b0a      	ldr	r3, [pc, #40]	; (8002004 <prvHeapInit+0xac>)
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	4a08      	ldr	r2, [pc, #32]	; (8002008 <prvHeapInit+0xb0>)
 8001fe6:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	4a07      	ldr	r2, [pc, #28]	; (800200c <prvHeapInit+0xb4>)
 8001fee:	6013      	str	r3, [r2, #0]
}
 8001ff0:	bf00      	nop
 8001ff2:	3714      	adds	r7, #20
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffa:	4770      	bx	lr
 8001ffc:	200001e8 	.word	0x200001e8
 8002000:	20000da0 	.word	0x20000da0
 8002004:	20000da8 	.word	0x20000da8
 8002008:	20000db0 	.word	0x20000db0
 800200c:	20000dac 	.word	0x20000dac

08002010 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8002010:	b480      	push	{r7}
 8002012:	b085      	sub	sp, #20
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8002018:	4b28      	ldr	r3, [pc, #160]	; (80020bc <prvInsertBlockIntoFreeList+0xac>)
 800201a:	60fb      	str	r3, [r7, #12]
 800201c:	e002      	b.n	8002024 <prvInsertBlockIntoFreeList+0x14>
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	60fb      	str	r3, [r7, #12]
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	687a      	ldr	r2, [r7, #4]
 800202a:	429a      	cmp	r2, r3
 800202c:	d8f7      	bhi.n	800201e <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	68ba      	ldr	r2, [r7, #8]
 8002038:	4413      	add	r3, r2
 800203a:	687a      	ldr	r2, [r7, #4]
 800203c:	429a      	cmp	r2, r3
 800203e:	d108      	bne.n	8002052 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	685a      	ldr	r2, [r3, #4]
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	441a      	add	r2, r3
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	68ba      	ldr	r2, [r7, #8]
 800205c:	441a      	add	r2, r3
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	429a      	cmp	r2, r3
 8002064:	d118      	bne.n	8002098 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	681a      	ldr	r2, [r3, #0]
 800206a:	4b15      	ldr	r3, [pc, #84]	; (80020c0 <prvInsertBlockIntoFreeList+0xb0>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	429a      	cmp	r2, r3
 8002070:	d00d      	beq.n	800208e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	685a      	ldr	r2, [r3, #4]
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	685b      	ldr	r3, [r3, #4]
 800207c:	441a      	add	r2, r3
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	681a      	ldr	r2, [r3, #0]
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	601a      	str	r2, [r3, #0]
 800208c:	e008      	b.n	80020a0 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800208e:	4b0c      	ldr	r3, [pc, #48]	; (80020c0 <prvInsertBlockIntoFreeList+0xb0>)
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	601a      	str	r2, [r3, #0]
 8002096:	e003      	b.n	80020a0 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	681a      	ldr	r2, [r3, #0]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80020a0:	68fa      	ldr	r2, [r7, #12]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	429a      	cmp	r2, r3
 80020a6:	d002      	beq.n	80020ae <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	687a      	ldr	r2, [r7, #4]
 80020ac:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80020ae:	bf00      	nop
 80020b0:	3714      	adds	r7, #20
 80020b2:	46bd      	mov	sp, r7
 80020b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b8:	4770      	bx	lr
 80020ba:	bf00      	nop
 80020bc:	20000da0 	.word	0x20000da0
 80020c0:	20000da8 	.word	0x20000da8

080020c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b084      	sub	sp, #16
 80020c8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020ca:	f001 fccc 	bl	8003a66 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020ce:	f000 f86d 	bl	80021ac <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80020d2:	f000 f8c9 	bl	8002268 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020d6:	f000 fc1b 	bl	8002910 <MX_GPIO_Init>
  MX_ADC1_Init();
 80020da:	f000 f8f5 	bl	80022c8 <MX_ADC1_Init>
  MX_DFSDM1_Init();
 80020de:	f000 f957 	bl	8002390 <MX_DFSDM1_Init>
  MX_I2C1_Init();
 80020e2:	f000 f98d 	bl	8002400 <MX_I2C1_Init>
  MX_I2C2_Init();
 80020e6:	f000 f9c9 	bl	800247c <MX_I2C2_Init>
  MX_OCTOSPI1_Init();
 80020ea:	f000 fa05 	bl	80024f8 <MX_OCTOSPI1_Init>
  MX_SPI1_Init();
 80020ee:	f000 fa59 	bl	80025a4 <MX_SPI1_Init>
  MX_SPI3_Init();
 80020f2:	f000 fa95 	bl	8002620 <MX_SPI3_Init>
  MX_UART4_Init();
 80020f6:	f000 fad1 	bl	800269c <MX_UART4_Init>
  MX_USART1_UART_Init();
 80020fa:	f000 fb1b 	bl	8002734 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80020fe:	f000 fb65 	bl	80027cc <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8002102:	f000 fbb1 	bl	8002868 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_USB_Init();
 8002106:	f000 fbfb 	bl	8002900 <MX_USB_OTG_FS_USB_Init>
  /* USER CODE BEGIN 2 */
 MyLED2_init();
 800210a:	f000 fd53 	bl	8002bb4 <MyLED2_init>
 MyButton_init();
 800210e:	f000 fd83 	bl	8002c18 <MyButton_init>
 MyUART1_init();
 8002112:	f000 fdc9 	bl	8002ca8 <MyUART1_init>
 //BSP_TSENSOR_Init();
 MyTSENSOR_init();
 8002116:	f000 fe9d 	bl	8002e54 <MyTSENSOR_init>

 HAL_UART_Transmit(&huart1, (uint8_t *)msg, strlen(msg), 1000);
 800211a:	481a      	ldr	r0, [pc, #104]	; (8002184 <main+0xc0>)
 800211c:	f7fe f870 	bl	8000200 <strlen>
 8002120:	4603      	mov	r3, r0
 8002122:	b29a      	uxth	r2, r3
 8002124:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002128:	4916      	ldr	r1, [pc, #88]	; (8002184 <main+0xc0>)
 800212a:	4817      	ldr	r0, [pc, #92]	; (8002188 <main+0xc4>)
 800212c:	f006 fbbe 	bl	80088ac <HAL_UART_Transmit>

 flag = xTaskCreate(SOS_Transmit, "SOS_Transmit", 200, (void *) 300, 3, &pSOS_Transmit);
 8002130:	4b16      	ldr	r3, [pc, #88]	; (800218c <main+0xc8>)
 8002132:	9301      	str	r3, [sp, #4]
 8002134:	2303      	movs	r3, #3
 8002136:	9300      	str	r3, [sp, #0]
 8002138:	f44f 7396 	mov.w	r3, #300	; 0x12c
 800213c:	22c8      	movs	r2, #200	; 0xc8
 800213e:	4914      	ldr	r1, [pc, #80]	; (8002190 <main+0xcc>)
 8002140:	4814      	ldr	r0, [pc, #80]	; (8002194 <main+0xd0>)
 8002142:	f7fe fca7 	bl	8000a94 <xTaskCreate>
 8002146:	6078      	str	r0, [r7, #4]
 if(flag!=pdPASS)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2b01      	cmp	r3, #1
 800214c:	d001      	beq.n	8002152 <main+0x8e>
 {
	 Error_Handler();
 800214e:	f000 ffc3 	bl	80030d8 <Error_Handler>
 }
 LastWakeTime=xTaskGetTickCount();
 8002152:	f7fe ff87 	bl	8001064 <xTaskGetTickCount>
 8002156:	4603      	mov	r3, r0
 8002158:	4a0f      	ldr	r2, [pc, #60]	; (8002198 <main+0xd4>)
 800215a:	6013      	str	r3, [r2, #0]

 HAL_UART_Receive_IT(&huart1, &receiveBuf, 1);
 pUARTQueue = xQueueCreate(10, sizeof(uint8_t));
*/

 flag_tempSensor = xTaskCreate(TempSensorRead, "TempSensorRead", 200, "\r\n Temperature Sensor Reading!!!", 3, &pTempSensorRead);
 800215c:	4b0f      	ldr	r3, [pc, #60]	; (800219c <main+0xd8>)
 800215e:	9301      	str	r3, [sp, #4]
 8002160:	2303      	movs	r3, #3
 8002162:	9300      	str	r3, [sp, #0]
 8002164:	4b0e      	ldr	r3, [pc, #56]	; (80021a0 <main+0xdc>)
 8002166:	22c8      	movs	r2, #200	; 0xc8
 8002168:	490e      	ldr	r1, [pc, #56]	; (80021a4 <main+0xe0>)
 800216a:	480f      	ldr	r0, [pc, #60]	; (80021a8 <main+0xe4>)
 800216c:	f7fe fc92 	bl	8000a94 <xTaskCreate>
 8002170:	6038      	str	r0, [r7, #0]
 if(flag_tempSensor!=pdPASS)
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	2b01      	cmp	r3, #1
 8002176:	d001      	beq.n	800217c <main+0xb8>
  {
 	 Error_Handler();
 8002178:	f000 ffae 	bl	80030d8 <Error_Handler>
  }
 //start Scheduler
 vTaskStartScheduler();
 800217c:	f7fe fe1c 	bl	8000db8 <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002180:	e7fe      	b.n	8002180 <main+0xbc>
 8002182:	bf00      	nop
 8002184:	20000008 	.word	0x20000008
 8002188:	200010c4 	.word	0x200010c4
 800218c:	20000dbc 	.word	0x20000dbc
 8002190:	0800a748 	.word	0x0800a748
 8002194:	08002d69 	.word	0x08002d69
 8002198:	20000dc0 	.word	0x20000dc0
 800219c:	20000dcc 	.word	0x20000dcc
 80021a0:	0800a758 	.word	0x0800a758
 80021a4:	0800a77c 	.word	0x0800a77c
 80021a8:	08002ec5 	.word	0x08002ec5

080021ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b096      	sub	sp, #88	; 0x58
 80021b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80021b2:	f107 0314 	add.w	r3, r7, #20
 80021b6:	2244      	movs	r2, #68	; 0x44
 80021b8:	2100      	movs	r1, #0
 80021ba:	4618      	mov	r0, r3
 80021bc:	f007 fdf6 	bl	8009dac <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021c0:	463b      	mov	r3, r7
 80021c2:	2200      	movs	r2, #0
 80021c4:	601a      	str	r2, [r3, #0]
 80021c6:	605a      	str	r2, [r3, #4]
 80021c8:	609a      	str	r2, [r3, #8]
 80021ca:	60da      	str	r2, [r3, #12]
 80021cc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80021ce:	f44f 7000 	mov.w	r0, #512	; 0x200
 80021d2:	f004 faef 	bl	80067b4 <HAL_PWREx_ControlVoltageScaling>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d001      	beq.n	80021e0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80021dc:	f000 ff7c 	bl	80030d8 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80021e0:	f004 fab8 	bl	8006754 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80021e4:	4b1f      	ldr	r3, [pc, #124]	; (8002264 <SystemClock_Config+0xb8>)
 80021e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80021ea:	4a1e      	ldr	r2, [pc, #120]	; (8002264 <SystemClock_Config+0xb8>)
 80021ec:	f023 0318 	bic.w	r3, r3, #24
 80021f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE
 80021f4:	2316      	movs	r3, #22
 80021f6:	617b      	str	r3, [r7, #20]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80021f8:	2301      	movs	r3, #1
 80021fa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80021fc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002200:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002202:	2340      	movs	r3, #64	; 0x40
 8002204:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002206:	2301      	movs	r3, #1
 8002208:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800220a:	2300      	movs	r3, #0
 800220c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800220e:	2360      	movs	r3, #96	; 0x60
 8002210:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002212:	2300      	movs	r3, #0
 8002214:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002216:	f107 0314 	add.w	r3, r7, #20
 800221a:	4618      	mov	r0, r3
 800221c:	f004 fb6e 	bl	80068fc <HAL_RCC_OscConfig>
 8002220:	4603      	mov	r3, r0
 8002222:	2b00      	cmp	r3, #0
 8002224:	d001      	beq.n	800222a <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8002226:	f000 ff57 	bl	80030d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800222a:	230f      	movs	r3, #15
 800222c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800222e:	2301      	movs	r3, #1
 8002230:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002232:	2300      	movs	r3, #0
 8002234:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002236:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 800223a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 800223c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002240:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002242:	463b      	mov	r3, r7
 8002244:	2100      	movs	r1, #0
 8002246:	4618      	mov	r0, r3
 8002248:	f004 ff72 	bl	8007130 <HAL_RCC_ClockConfig>
 800224c:	4603      	mov	r3, r0
 800224e:	2b00      	cmp	r3, #0
 8002250:	d001      	beq.n	8002256 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8002252:	f000 ff41 	bl	80030d8 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8002256:	f005 fd8b 	bl	8007d70 <HAL_RCCEx_EnableMSIPLLMode>
}
 800225a:	bf00      	nop
 800225c:	3758      	adds	r7, #88	; 0x58
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	40021000 	.word	0x40021000

08002268 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b0a6      	sub	sp, #152	; 0x98
 800226c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800226e:	1d3b      	adds	r3, r7, #4
 8002270:	2294      	movs	r2, #148	; 0x94
 8002272:	2100      	movs	r1, #0
 8002274:	4618      	mov	r0, r3
 8002276:	f007 fd99 	bl	8009dac <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_ADC;
 800227a:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800227e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8002280:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002284:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8002288:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800228c:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800228e:	2301      	movs	r3, #1
 8002290:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002292:	2301      	movs	r3, #1
 8002294:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8002296:	2318      	movs	r3, #24
 8002298:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 800229a:	2302      	movs	r3, #2
 800229c:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800229e:	2302      	movs	r3, #2
 80022a0:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80022a2:	2302      	movs	r3, #2
 80022a4:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 80022a6:	f04f 7388 	mov.w	r3, #17825792	; 0x1100000
 80022aa:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022ac:	1d3b      	adds	r3, r7, #4
 80022ae:	4618      	mov	r0, r3
 80022b0:	f005 fa2e 	bl	8007710 <HAL_RCCEx_PeriphCLKConfig>
 80022b4:	4603      	mov	r3, r0
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d001      	beq.n	80022be <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 80022ba:	f000 ff0d 	bl	80030d8 <Error_Handler>
  }
}
 80022be:	bf00      	nop
 80022c0:	3798      	adds	r7, #152	; 0x98
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
	...

080022c8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	b086      	sub	sp, #24
 80022cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80022ce:	463b      	mov	r3, r7
 80022d0:	2200      	movs	r2, #0
 80022d2:	601a      	str	r2, [r3, #0]
 80022d4:	605a      	str	r2, [r3, #4]
 80022d6:	609a      	str	r2, [r3, #8]
 80022d8:	60da      	str	r2, [r3, #12]
 80022da:	611a      	str	r2, [r3, #16]
 80022dc:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80022de:	4b29      	ldr	r3, [pc, #164]	; (8002384 <MX_ADC1_Init+0xbc>)
 80022e0:	4a29      	ldr	r2, [pc, #164]	; (8002388 <MX_ADC1_Init+0xc0>)
 80022e2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80022e4:	4b27      	ldr	r3, [pc, #156]	; (8002384 <MX_ADC1_Init+0xbc>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80022ea:	4b26      	ldr	r3, [pc, #152]	; (8002384 <MX_ADC1_Init+0xbc>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80022f0:	4b24      	ldr	r3, [pc, #144]	; (8002384 <MX_ADC1_Init+0xbc>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80022f6:	4b23      	ldr	r3, [pc, #140]	; (8002384 <MX_ADC1_Init+0xbc>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80022fc:	4b21      	ldr	r3, [pc, #132]	; (8002384 <MX_ADC1_Init+0xbc>)
 80022fe:	2204      	movs	r2, #4
 8002300:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002302:	4b20      	ldr	r3, [pc, #128]	; (8002384 <MX_ADC1_Init+0xbc>)
 8002304:	2200      	movs	r2, #0
 8002306:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002308:	4b1e      	ldr	r3, [pc, #120]	; (8002384 <MX_ADC1_Init+0xbc>)
 800230a:	2200      	movs	r2, #0
 800230c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800230e:	4b1d      	ldr	r3, [pc, #116]	; (8002384 <MX_ADC1_Init+0xbc>)
 8002310:	2201      	movs	r2, #1
 8002312:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002314:	4b1b      	ldr	r3, [pc, #108]	; (8002384 <MX_ADC1_Init+0xbc>)
 8002316:	2200      	movs	r2, #0
 8002318:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800231c:	4b19      	ldr	r3, [pc, #100]	; (8002384 <MX_ADC1_Init+0xbc>)
 800231e:	2200      	movs	r2, #0
 8002320:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002322:	4b18      	ldr	r3, [pc, #96]	; (8002384 <MX_ADC1_Init+0xbc>)
 8002324:	2200      	movs	r2, #0
 8002326:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002328:	4b16      	ldr	r3, [pc, #88]	; (8002384 <MX_ADC1_Init+0xbc>)
 800232a:	2200      	movs	r2, #0
 800232c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002330:	4b14      	ldr	r3, [pc, #80]	; (8002384 <MX_ADC1_Init+0xbc>)
 8002332:	2200      	movs	r2, #0
 8002334:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8002336:	4b13      	ldr	r3, [pc, #76]	; (8002384 <MX_ADC1_Init+0xbc>)
 8002338:	2200      	movs	r2, #0
 800233a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800233e:	4811      	ldr	r0, [pc, #68]	; (8002384 <MX_ADC1_Init+0xbc>)
 8002340:	f001 fd6a 	bl	8003e18 <HAL_ADC_Init>
 8002344:	4603      	mov	r3, r0
 8002346:	2b00      	cmp	r3, #0
 8002348:	d001      	beq.n	800234e <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 800234a:	f000 fec5 	bl	80030d8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800234e:	4b0f      	ldr	r3, [pc, #60]	; (800238c <MX_ADC1_Init+0xc4>)
 8002350:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002352:	2306      	movs	r3, #6
 8002354:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8002356:	2300      	movs	r3, #0
 8002358:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800235a:	237f      	movs	r3, #127	; 0x7f
 800235c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800235e:	2304      	movs	r3, #4
 8002360:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8002362:	2300      	movs	r3, #0
 8002364:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002366:	463b      	mov	r3, r7
 8002368:	4619      	mov	r1, r3
 800236a:	4806      	ldr	r0, [pc, #24]	; (8002384 <MX_ADC1_Init+0xbc>)
 800236c:	f001 fe9a 	bl	80040a4 <HAL_ADC_ConfigChannel>
 8002370:	4603      	mov	r3, r0
 8002372:	2b00      	cmp	r3, #0
 8002374:	d001      	beq.n	800237a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8002376:	f000 feaf 	bl	80030d8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800237a:	bf00      	nop
 800237c:	3718      	adds	r7, #24
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	20000dd0 	.word	0x20000dd0
 8002388:	50040000 	.word	0x50040000
 800238c:	04300002 	.word	0x04300002

08002390 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 8002394:	4b18      	ldr	r3, [pc, #96]	; (80023f8 <MX_DFSDM1_Init+0x68>)
 8002396:	4a19      	ldr	r2, [pc, #100]	; (80023fc <MX_DFSDM1_Init+0x6c>)
 8002398:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 800239a:	4b17      	ldr	r3, [pc, #92]	; (80023f8 <MX_DFSDM1_Init+0x68>)
 800239c:	2201      	movs	r2, #1
 800239e:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 80023a0:	4b15      	ldr	r3, [pc, #84]	; (80023f8 <MX_DFSDM1_Init+0x68>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel2.Init.OutputClock.Divider = 2;
 80023a6:	4b14      	ldr	r3, [pc, #80]	; (80023f8 <MX_DFSDM1_Init+0x68>)
 80023a8:	2202      	movs	r2, #2
 80023aa:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 80023ac:	4b12      	ldr	r3, [pc, #72]	; (80023f8 <MX_DFSDM1_Init+0x68>)
 80023ae:	2200      	movs	r2, #0
 80023b0:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 80023b2:	4b11      	ldr	r3, [pc, #68]	; (80023f8 <MX_DFSDM1_Init+0x68>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 80023b8:	4b0f      	ldr	r3, [pc, #60]	; (80023f8 <MX_DFSDM1_Init+0x68>)
 80023ba:	2200      	movs	r2, #0
 80023bc:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 80023be:	4b0e      	ldr	r3, [pc, #56]	; (80023f8 <MX_DFSDM1_Init+0x68>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 80023c4:	4b0c      	ldr	r3, [pc, #48]	; (80023f8 <MX_DFSDM1_Init+0x68>)
 80023c6:	2204      	movs	r2, #4
 80023c8:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 80023ca:	4b0b      	ldr	r3, [pc, #44]	; (80023f8 <MX_DFSDM1_Init+0x68>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 80023d0:	4b09      	ldr	r3, [pc, #36]	; (80023f8 <MX_DFSDM1_Init+0x68>)
 80023d2:	2201      	movs	r2, #1
 80023d4:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel2.Init.Offset = 0;
 80023d6:	4b08      	ldr	r3, [pc, #32]	; (80023f8 <MX_DFSDM1_Init+0x68>)
 80023d8:	2200      	movs	r2, #0
 80023da:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x00;
 80023dc:	4b06      	ldr	r3, [pc, #24]	; (80023f8 <MX_DFSDM1_Init+0x68>)
 80023de:	2200      	movs	r2, #0
 80023e0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 80023e2:	4805      	ldr	r0, [pc, #20]	; (80023f8 <MX_DFSDM1_Init+0x68>)
 80023e4:	f002 fb3c 	bl	8004a60 <HAL_DFSDM_ChannelInit>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d001      	beq.n	80023f2 <MX_DFSDM1_Init+0x62>
  {
    Error_Handler();
 80023ee:	f000 fe73 	bl	80030d8 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 80023f2:	bf00      	nop
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	20000e38 	.word	0x20000e38
 80023fc:	40016040 	.word	0x40016040

08002400 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002404:	4b1b      	ldr	r3, [pc, #108]	; (8002474 <MX_I2C1_Init+0x74>)
 8002406:	4a1c      	ldr	r2, [pc, #112]	; (8002478 <MX_I2C1_Init+0x78>)
 8002408:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000E14;
 800240a:	4b1a      	ldr	r3, [pc, #104]	; (8002474 <MX_I2C1_Init+0x74>)
 800240c:	f640 6214 	movw	r2, #3604	; 0xe14
 8002410:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002412:	4b18      	ldr	r3, [pc, #96]	; (8002474 <MX_I2C1_Init+0x74>)
 8002414:	2200      	movs	r2, #0
 8002416:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002418:	4b16      	ldr	r3, [pc, #88]	; (8002474 <MX_I2C1_Init+0x74>)
 800241a:	2201      	movs	r2, #1
 800241c:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800241e:	4b15      	ldr	r3, [pc, #84]	; (8002474 <MX_I2C1_Init+0x74>)
 8002420:	2200      	movs	r2, #0
 8002422:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002424:	4b13      	ldr	r3, [pc, #76]	; (8002474 <MX_I2C1_Init+0x74>)
 8002426:	2200      	movs	r2, #0
 8002428:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800242a:	4b12      	ldr	r3, [pc, #72]	; (8002474 <MX_I2C1_Init+0x74>)
 800242c:	2200      	movs	r2, #0
 800242e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002430:	4b10      	ldr	r3, [pc, #64]	; (8002474 <MX_I2C1_Init+0x74>)
 8002432:	2200      	movs	r2, #0
 8002434:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002436:	4b0f      	ldr	r3, [pc, #60]	; (8002474 <MX_I2C1_Init+0x74>)
 8002438:	2200      	movs	r2, #0
 800243a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800243c:	480d      	ldr	r0, [pc, #52]	; (8002474 <MX_I2C1_Init+0x74>)
 800243e:	f002 fe99 	bl	8005174 <HAL_I2C_Init>
 8002442:	4603      	mov	r3, r0
 8002444:	2b00      	cmp	r3, #0
 8002446:	d001      	beq.n	800244c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002448:	f000 fe46 	bl	80030d8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800244c:	2100      	movs	r1, #0
 800244e:	4809      	ldr	r0, [pc, #36]	; (8002474 <MX_I2C1_Init+0x74>)
 8002450:	f003 fc12 	bl	8005c78 <HAL_I2CEx_ConfigAnalogFilter>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d001      	beq.n	800245e <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 800245a:	f000 fe3d 	bl	80030d8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800245e:	2100      	movs	r1, #0
 8002460:	4804      	ldr	r0, [pc, #16]	; (8002474 <MX_I2C1_Init+0x74>)
 8002462:	f003 fc54 	bl	8005d0e <HAL_I2CEx_ConfigDigitalFilter>
 8002466:	4603      	mov	r3, r0
 8002468:	2b00      	cmp	r3, #0
 800246a:	d001      	beq.n	8002470 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 800246c:	f000 fe34 	bl	80030d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002470:	bf00      	nop
 8002472:	bd80      	pop	{r7, pc}
 8002474:	20000e70 	.word	0x20000e70
 8002478:	40005400 	.word	0x40005400

0800247c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002480:	4b1b      	ldr	r3, [pc, #108]	; (80024f0 <MX_I2C2_Init+0x74>)
 8002482:	4a1c      	ldr	r2, [pc, #112]	; (80024f4 <MX_I2C2_Init+0x78>)
 8002484:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00000E14;
 8002486:	4b1a      	ldr	r3, [pc, #104]	; (80024f0 <MX_I2C2_Init+0x74>)
 8002488:	f640 6214 	movw	r2, #3604	; 0xe14
 800248c:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800248e:	4b18      	ldr	r3, [pc, #96]	; (80024f0 <MX_I2C2_Init+0x74>)
 8002490:	2200      	movs	r2, #0
 8002492:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002494:	4b16      	ldr	r3, [pc, #88]	; (80024f0 <MX_I2C2_Init+0x74>)
 8002496:	2201      	movs	r2, #1
 8002498:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800249a:	4b15      	ldr	r3, [pc, #84]	; (80024f0 <MX_I2C2_Init+0x74>)
 800249c:	2200      	movs	r2, #0
 800249e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80024a0:	4b13      	ldr	r3, [pc, #76]	; (80024f0 <MX_I2C2_Init+0x74>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80024a6:	4b12      	ldr	r3, [pc, #72]	; (80024f0 <MX_I2C2_Init+0x74>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80024ac:	4b10      	ldr	r3, [pc, #64]	; (80024f0 <MX_I2C2_Init+0x74>)
 80024ae:	2200      	movs	r2, #0
 80024b0:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80024b2:	4b0f      	ldr	r3, [pc, #60]	; (80024f0 <MX_I2C2_Init+0x74>)
 80024b4:	2200      	movs	r2, #0
 80024b6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80024b8:	480d      	ldr	r0, [pc, #52]	; (80024f0 <MX_I2C2_Init+0x74>)
 80024ba:	f002 fe5b 	bl	8005174 <HAL_I2C_Init>
 80024be:	4603      	mov	r3, r0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d001      	beq.n	80024c8 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80024c4:	f000 fe08 	bl	80030d8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80024c8:	2100      	movs	r1, #0
 80024ca:	4809      	ldr	r0, [pc, #36]	; (80024f0 <MX_I2C2_Init+0x74>)
 80024cc:	f003 fbd4 	bl	8005c78 <HAL_I2CEx_ConfigAnalogFilter>
 80024d0:	4603      	mov	r3, r0
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d001      	beq.n	80024da <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 80024d6:	f000 fdff 	bl	80030d8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80024da:	2100      	movs	r1, #0
 80024dc:	4804      	ldr	r0, [pc, #16]	; (80024f0 <MX_I2C2_Init+0x74>)
 80024de:	f003 fc16 	bl	8005d0e <HAL_I2CEx_ConfigDigitalFilter>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d001      	beq.n	80024ec <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 80024e8:	f000 fdf6 	bl	80030d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80024ec:	bf00      	nop
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	20000ec4 	.word	0x20000ec4
 80024f4:	40005800 	.word	0x40005800

080024f8 <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b086      	sub	sp, #24
 80024fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef OSPIM_Cfg_Struct = {0};
 80024fe:	1d3b      	adds	r3, r7, #4
 8002500:	2200      	movs	r2, #0
 8002502:	601a      	str	r2, [r3, #0]
 8002504:	605a      	str	r2, [r3, #4]
 8002506:	609a      	str	r2, [r3, #8]
 8002508:	60da      	str	r2, [r3, #12]
 800250a:	611a      	str	r2, [r3, #16]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 800250c:	4b23      	ldr	r3, [pc, #140]	; (800259c <MX_OCTOSPI1_Init+0xa4>)
 800250e:	4a24      	ldr	r2, [pc, #144]	; (80025a0 <MX_OCTOSPI1_Init+0xa8>)
 8002510:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 8002512:	4b22      	ldr	r3, [pc, #136]	; (800259c <MX_OCTOSPI1_Init+0xa4>)
 8002514:	2201      	movs	r2, #1
 8002516:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8002518:	4b20      	ldr	r3, [pc, #128]	; (800259c <MX_OCTOSPI1_Init+0xa4>)
 800251a:	2200      	movs	r2, #0
 800251c:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MACRONIX;
 800251e:	4b1f      	ldr	r3, [pc, #124]	; (800259c <MX_OCTOSPI1_Init+0xa4>)
 8002520:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002524:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 8002526:	4b1d      	ldr	r3, [pc, #116]	; (800259c <MX_OCTOSPI1_Init+0xa4>)
 8002528:	2220      	movs	r2, #32
 800252a:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 800252c:	4b1b      	ldr	r3, [pc, #108]	; (800259c <MX_OCTOSPI1_Init+0xa4>)
 800252e:	2201      	movs	r2, #1
 8002530:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8002532:	4b1a      	ldr	r3, [pc, #104]	; (800259c <MX_OCTOSPI1_Init+0xa4>)
 8002534:	2200      	movs	r2, #0
 8002536:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8002538:	4b18      	ldr	r3, [pc, #96]	; (800259c <MX_OCTOSPI1_Init+0xa4>)
 800253a:	2200      	movs	r2, #0
 800253c:	61da      	str	r2, [r3, #28]
  hospi1.Init.ClockPrescaler = 1;
 800253e:	4b17      	ldr	r3, [pc, #92]	; (800259c <MX_OCTOSPI1_Init+0xa4>)
 8002540:	2201      	movs	r2, #1
 8002542:	621a      	str	r2, [r3, #32]
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8002544:	4b15      	ldr	r3, [pc, #84]	; (800259c <MX_OCTOSPI1_Init+0xa4>)
 8002546:	2200      	movs	r2, #0
 8002548:	625a      	str	r2, [r3, #36]	; 0x24
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 800254a:	4b14      	ldr	r3, [pc, #80]	; (800259c <MX_OCTOSPI1_Init+0xa4>)
 800254c:	2200      	movs	r2, #0
 800254e:	629a      	str	r2, [r3, #40]	; 0x28
  hospi1.Init.ChipSelectBoundary = 0;
 8002550:	4b12      	ldr	r3, [pc, #72]	; (800259c <MX_OCTOSPI1_Init+0xa4>)
 8002552:	2200      	movs	r2, #0
 8002554:	62da      	str	r2, [r3, #44]	; 0x2c
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 8002556:	4b11      	ldr	r3, [pc, #68]	; (800259c <MX_OCTOSPI1_Init+0xa4>)
 8002558:	2208      	movs	r2, #8
 800255a:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 800255c:	480f      	ldr	r0, [pc, #60]	; (800259c <MX_OCTOSPI1_Init+0xa4>)
 800255e:	f003 fc23 	bl	8005da8 <HAL_OSPI_Init>
 8002562:	4603      	mov	r3, r0
 8002564:	2b00      	cmp	r3, #0
 8002566:	d001      	beq.n	800256c <MX_OCTOSPI1_Init+0x74>
  {
    Error_Handler();
 8002568:	f000 fdb6 	bl	80030d8 <Error_Handler>
  }
  OSPIM_Cfg_Struct.ClkPort = 1;
 800256c:	2301      	movs	r3, #1
 800256e:	607b      	str	r3, [r7, #4]
  OSPIM_Cfg_Struct.NCSPort = 1;
 8002570:	2301      	movs	r3, #1
 8002572:	60fb      	str	r3, [r7, #12]
  OSPIM_Cfg_Struct.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 8002574:	f04f 1301 	mov.w	r3, #65537	; 0x10001
 8002578:	613b      	str	r3, [r7, #16]
  if (HAL_OSPIM_Config(&hospi1, &OSPIM_Cfg_Struct, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800257a:	1d3b      	adds	r3, r7, #4
 800257c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002580:	4619      	mov	r1, r3
 8002582:	4806      	ldr	r0, [pc, #24]	; (800259c <MX_OCTOSPI1_Init+0xa4>)
 8002584:	f003 fcca 	bl	8005f1c <HAL_OSPIM_Config>
 8002588:	4603      	mov	r3, r0
 800258a:	2b00      	cmp	r3, #0
 800258c:	d001      	beq.n	8002592 <MX_OCTOSPI1_Init+0x9a>
  {
    Error_Handler();
 800258e:	f000 fda3 	bl	80030d8 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 8002592:	bf00      	nop
 8002594:	3718      	adds	r7, #24
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	20000f18 	.word	0x20000f18
 80025a0:	a0001000 	.word	0xa0001000

080025a4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80025a8:	4b1b      	ldr	r3, [pc, #108]	; (8002618 <MX_SPI1_Init+0x74>)
 80025aa:	4a1c      	ldr	r2, [pc, #112]	; (800261c <MX_SPI1_Init+0x78>)
 80025ac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80025ae:	4b1a      	ldr	r3, [pc, #104]	; (8002618 <MX_SPI1_Init+0x74>)
 80025b0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80025b4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80025b6:	4b18      	ldr	r3, [pc, #96]	; (8002618 <MX_SPI1_Init+0x74>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80025bc:	4b16      	ldr	r3, [pc, #88]	; (8002618 <MX_SPI1_Init+0x74>)
 80025be:	f44f 7240 	mov.w	r2, #768	; 0x300
 80025c2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80025c4:	4b14      	ldr	r3, [pc, #80]	; (8002618 <MX_SPI1_Init+0x74>)
 80025c6:	2200      	movs	r2, #0
 80025c8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80025ca:	4b13      	ldr	r3, [pc, #76]	; (8002618 <MX_SPI1_Init+0x74>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80025d0:	4b11      	ldr	r3, [pc, #68]	; (8002618 <MX_SPI1_Init+0x74>)
 80025d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80025d6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80025d8:	4b0f      	ldr	r3, [pc, #60]	; (8002618 <MX_SPI1_Init+0x74>)
 80025da:	2208      	movs	r2, #8
 80025dc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80025de:	4b0e      	ldr	r3, [pc, #56]	; (8002618 <MX_SPI1_Init+0x74>)
 80025e0:	2200      	movs	r2, #0
 80025e2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80025e4:	4b0c      	ldr	r3, [pc, #48]	; (8002618 <MX_SPI1_Init+0x74>)
 80025e6:	2200      	movs	r2, #0
 80025e8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025ea:	4b0b      	ldr	r3, [pc, #44]	; (8002618 <MX_SPI1_Init+0x74>)
 80025ec:	2200      	movs	r2, #0
 80025ee:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80025f0:	4b09      	ldr	r3, [pc, #36]	; (8002618 <MX_SPI1_Init+0x74>)
 80025f2:	2207      	movs	r2, #7
 80025f4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80025f6:	4b08      	ldr	r3, [pc, #32]	; (8002618 <MX_SPI1_Init+0x74>)
 80025f8:	2200      	movs	r2, #0
 80025fa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80025fc:	4b06      	ldr	r3, [pc, #24]	; (8002618 <MX_SPI1_Init+0x74>)
 80025fe:	2208      	movs	r2, #8
 8002600:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002602:	4805      	ldr	r0, [pc, #20]	; (8002618 <MX_SPI1_Init+0x74>)
 8002604:	f005 fdac 	bl	8008160 <HAL_SPI_Init>
 8002608:	4603      	mov	r3, r0
 800260a:	2b00      	cmp	r3, #0
 800260c:	d001      	beq.n	8002612 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800260e:	f000 fd63 	bl	80030d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002612:	bf00      	nop
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	20000f68 	.word	0x20000f68
 800261c:	40013000 	.word	0x40013000

08002620 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8002624:	4b1b      	ldr	r3, [pc, #108]	; (8002694 <MX_SPI3_Init+0x74>)
 8002626:	4a1c      	ldr	r2, [pc, #112]	; (8002698 <MX_SPI3_Init+0x78>)
 8002628:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800262a:	4b1a      	ldr	r3, [pc, #104]	; (8002694 <MX_SPI3_Init+0x74>)
 800262c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002630:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8002632:	4b18      	ldr	r3, [pc, #96]	; (8002694 <MX_SPI3_Init+0x74>)
 8002634:	2200      	movs	r2, #0
 8002636:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8002638:	4b16      	ldr	r3, [pc, #88]	; (8002694 <MX_SPI3_Init+0x74>)
 800263a:	f44f 7240 	mov.w	r2, #768	; 0x300
 800263e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002640:	4b14      	ldr	r3, [pc, #80]	; (8002694 <MX_SPI3_Init+0x74>)
 8002642:	2200      	movs	r2, #0
 8002644:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002646:	4b13      	ldr	r3, [pc, #76]	; (8002694 <MX_SPI3_Init+0x74>)
 8002648:	2200      	movs	r2, #0
 800264a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800264c:	4b11      	ldr	r3, [pc, #68]	; (8002694 <MX_SPI3_Init+0x74>)
 800264e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002652:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002654:	4b0f      	ldr	r3, [pc, #60]	; (8002694 <MX_SPI3_Init+0x74>)
 8002656:	2208      	movs	r2, #8
 8002658:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800265a:	4b0e      	ldr	r3, [pc, #56]	; (8002694 <MX_SPI3_Init+0x74>)
 800265c:	2200      	movs	r2, #0
 800265e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002660:	4b0c      	ldr	r3, [pc, #48]	; (8002694 <MX_SPI3_Init+0x74>)
 8002662:	2200      	movs	r2, #0
 8002664:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002666:	4b0b      	ldr	r3, [pc, #44]	; (8002694 <MX_SPI3_Init+0x74>)
 8002668:	2200      	movs	r2, #0
 800266a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 800266c:	4b09      	ldr	r3, [pc, #36]	; (8002694 <MX_SPI3_Init+0x74>)
 800266e:	2207      	movs	r2, #7
 8002670:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002672:	4b08      	ldr	r3, [pc, #32]	; (8002694 <MX_SPI3_Init+0x74>)
 8002674:	2200      	movs	r2, #0
 8002676:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002678:	4b06      	ldr	r3, [pc, #24]	; (8002694 <MX_SPI3_Init+0x74>)
 800267a:	2208      	movs	r2, #8
 800267c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800267e:	4805      	ldr	r0, [pc, #20]	; (8002694 <MX_SPI3_Init+0x74>)
 8002680:	f005 fd6e 	bl	8008160 <HAL_SPI_Init>
 8002684:	4603      	mov	r3, r0
 8002686:	2b00      	cmp	r3, #0
 8002688:	d001      	beq.n	800268e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800268a:	f000 fd25 	bl	80030d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800268e:	bf00      	nop
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	20000fcc 	.word	0x20000fcc
 8002698:	40003c00 	.word	0x40003c00

0800269c <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80026a0:	4b22      	ldr	r3, [pc, #136]	; (800272c <MX_UART4_Init+0x90>)
 80026a2:	4a23      	ldr	r2, [pc, #140]	; (8002730 <MX_UART4_Init+0x94>)
 80026a4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80026a6:	4b21      	ldr	r3, [pc, #132]	; (800272c <MX_UART4_Init+0x90>)
 80026a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80026ac:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80026ae:	4b1f      	ldr	r3, [pc, #124]	; (800272c <MX_UART4_Init+0x90>)
 80026b0:	2200      	movs	r2, #0
 80026b2:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80026b4:	4b1d      	ldr	r3, [pc, #116]	; (800272c <MX_UART4_Init+0x90>)
 80026b6:	2200      	movs	r2, #0
 80026b8:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80026ba:	4b1c      	ldr	r3, [pc, #112]	; (800272c <MX_UART4_Init+0x90>)
 80026bc:	2200      	movs	r2, #0
 80026be:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80026c0:	4b1a      	ldr	r3, [pc, #104]	; (800272c <MX_UART4_Init+0x90>)
 80026c2:	220c      	movs	r2, #12
 80026c4:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026c6:	4b19      	ldr	r3, [pc, #100]	; (800272c <MX_UART4_Init+0x90>)
 80026c8:	2200      	movs	r2, #0
 80026ca:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80026cc:	4b17      	ldr	r3, [pc, #92]	; (800272c <MX_UART4_Init+0x90>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80026d2:	4b16      	ldr	r3, [pc, #88]	; (800272c <MX_UART4_Init+0x90>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80026d8:	4b14      	ldr	r3, [pc, #80]	; (800272c <MX_UART4_Init+0x90>)
 80026da:	2200      	movs	r2, #0
 80026dc:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80026de:	4b13      	ldr	r3, [pc, #76]	; (800272c <MX_UART4_Init+0x90>)
 80026e0:	2200      	movs	r2, #0
 80026e2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80026e4:	4811      	ldr	r0, [pc, #68]	; (800272c <MX_UART4_Init+0x90>)
 80026e6:	f006 f891 	bl	800880c <HAL_UART_Init>
 80026ea:	4603      	mov	r3, r0
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d001      	beq.n	80026f4 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 80026f0:	f000 fcf2 	bl	80030d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80026f4:	2100      	movs	r1, #0
 80026f6:	480d      	ldr	r0, [pc, #52]	; (800272c <MX_UART4_Init+0x90>)
 80026f8:	f007 fa59 	bl	8009bae <HAL_UARTEx_SetTxFifoThreshold>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d001      	beq.n	8002706 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8002702:	f000 fce9 	bl	80030d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002706:	2100      	movs	r1, #0
 8002708:	4808      	ldr	r0, [pc, #32]	; (800272c <MX_UART4_Init+0x90>)
 800270a:	f007 fa8e 	bl	8009c2a <HAL_UARTEx_SetRxFifoThreshold>
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	d001      	beq.n	8002718 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8002714:	f000 fce0 	bl	80030d8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8002718:	4804      	ldr	r0, [pc, #16]	; (800272c <MX_UART4_Init+0x90>)
 800271a:	f007 fa0f 	bl	8009b3c <HAL_UARTEx_DisableFifoMode>
 800271e:	4603      	mov	r3, r0
 8002720:	2b00      	cmp	r3, #0
 8002722:	d001      	beq.n	8002728 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8002724:	f000 fcd8 	bl	80030d8 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002728:	bf00      	nop
 800272a:	bd80      	pop	{r7, pc}
 800272c:	20001030 	.word	0x20001030
 8002730:	40004c00 	.word	0x40004c00

08002734 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002738:	4b22      	ldr	r3, [pc, #136]	; (80027c4 <MX_USART1_UART_Init+0x90>)
 800273a:	4a23      	ldr	r2, [pc, #140]	; (80027c8 <MX_USART1_UART_Init+0x94>)
 800273c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800273e:	4b21      	ldr	r3, [pc, #132]	; (80027c4 <MX_USART1_UART_Init+0x90>)
 8002740:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002744:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002746:	4b1f      	ldr	r3, [pc, #124]	; (80027c4 <MX_USART1_UART_Init+0x90>)
 8002748:	2200      	movs	r2, #0
 800274a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800274c:	4b1d      	ldr	r3, [pc, #116]	; (80027c4 <MX_USART1_UART_Init+0x90>)
 800274e:	2200      	movs	r2, #0
 8002750:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002752:	4b1c      	ldr	r3, [pc, #112]	; (80027c4 <MX_USART1_UART_Init+0x90>)
 8002754:	2200      	movs	r2, #0
 8002756:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002758:	4b1a      	ldr	r3, [pc, #104]	; (80027c4 <MX_USART1_UART_Init+0x90>)
 800275a:	220c      	movs	r2, #12
 800275c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800275e:	4b19      	ldr	r3, [pc, #100]	; (80027c4 <MX_USART1_UART_Init+0x90>)
 8002760:	2200      	movs	r2, #0
 8002762:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002764:	4b17      	ldr	r3, [pc, #92]	; (80027c4 <MX_USART1_UART_Init+0x90>)
 8002766:	2200      	movs	r2, #0
 8002768:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800276a:	4b16      	ldr	r3, [pc, #88]	; (80027c4 <MX_USART1_UART_Init+0x90>)
 800276c:	2200      	movs	r2, #0
 800276e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002770:	4b14      	ldr	r3, [pc, #80]	; (80027c4 <MX_USART1_UART_Init+0x90>)
 8002772:	2200      	movs	r2, #0
 8002774:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002776:	4b13      	ldr	r3, [pc, #76]	; (80027c4 <MX_USART1_UART_Init+0x90>)
 8002778:	2200      	movs	r2, #0
 800277a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800277c:	4811      	ldr	r0, [pc, #68]	; (80027c4 <MX_USART1_UART_Init+0x90>)
 800277e:	f006 f845 	bl	800880c <HAL_UART_Init>
 8002782:	4603      	mov	r3, r0
 8002784:	2b00      	cmp	r3, #0
 8002786:	d001      	beq.n	800278c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002788:	f000 fca6 	bl	80030d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800278c:	2100      	movs	r1, #0
 800278e:	480d      	ldr	r0, [pc, #52]	; (80027c4 <MX_USART1_UART_Init+0x90>)
 8002790:	f007 fa0d 	bl	8009bae <HAL_UARTEx_SetTxFifoThreshold>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d001      	beq.n	800279e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800279a:	f000 fc9d 	bl	80030d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800279e:	2100      	movs	r1, #0
 80027a0:	4808      	ldr	r0, [pc, #32]	; (80027c4 <MX_USART1_UART_Init+0x90>)
 80027a2:	f007 fa42 	bl	8009c2a <HAL_UARTEx_SetRxFifoThreshold>
 80027a6:	4603      	mov	r3, r0
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d001      	beq.n	80027b0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80027ac:	f000 fc94 	bl	80030d8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80027b0:	4804      	ldr	r0, [pc, #16]	; (80027c4 <MX_USART1_UART_Init+0x90>)
 80027b2:	f007 f9c3 	bl	8009b3c <HAL_UARTEx_DisableFifoMode>
 80027b6:	4603      	mov	r3, r0
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d001      	beq.n	80027c0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80027bc:	f000 fc8c 	bl	80030d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80027c0:	bf00      	nop
 80027c2:	bd80      	pop	{r7, pc}
 80027c4:	200010c4 	.word	0x200010c4
 80027c8:	40013800 	.word	0x40013800

080027cc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80027d0:	4b23      	ldr	r3, [pc, #140]	; (8002860 <MX_USART2_UART_Init+0x94>)
 80027d2:	4a24      	ldr	r2, [pc, #144]	; (8002864 <MX_USART2_UART_Init+0x98>)
 80027d4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80027d6:	4b22      	ldr	r3, [pc, #136]	; (8002860 <MX_USART2_UART_Init+0x94>)
 80027d8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80027dc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80027de:	4b20      	ldr	r3, [pc, #128]	; (8002860 <MX_USART2_UART_Init+0x94>)
 80027e0:	2200      	movs	r2, #0
 80027e2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80027e4:	4b1e      	ldr	r3, [pc, #120]	; (8002860 <MX_USART2_UART_Init+0x94>)
 80027e6:	2200      	movs	r2, #0
 80027e8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80027ea:	4b1d      	ldr	r3, [pc, #116]	; (8002860 <MX_USART2_UART_Init+0x94>)
 80027ec:	2200      	movs	r2, #0
 80027ee:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80027f0:	4b1b      	ldr	r3, [pc, #108]	; (8002860 <MX_USART2_UART_Init+0x94>)
 80027f2:	220c      	movs	r2, #12
 80027f4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 80027f6:	4b1a      	ldr	r3, [pc, #104]	; (8002860 <MX_USART2_UART_Init+0x94>)
 80027f8:	f44f 7240 	mov.w	r2, #768	; 0x300
 80027fc:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80027fe:	4b18      	ldr	r3, [pc, #96]	; (8002860 <MX_USART2_UART_Init+0x94>)
 8002800:	2200      	movs	r2, #0
 8002802:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002804:	4b16      	ldr	r3, [pc, #88]	; (8002860 <MX_USART2_UART_Init+0x94>)
 8002806:	2200      	movs	r2, #0
 8002808:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800280a:	4b15      	ldr	r3, [pc, #84]	; (8002860 <MX_USART2_UART_Init+0x94>)
 800280c:	2200      	movs	r2, #0
 800280e:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002810:	4b13      	ldr	r3, [pc, #76]	; (8002860 <MX_USART2_UART_Init+0x94>)
 8002812:	2200      	movs	r2, #0
 8002814:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002816:	4812      	ldr	r0, [pc, #72]	; (8002860 <MX_USART2_UART_Init+0x94>)
 8002818:	f005 fff8 	bl	800880c <HAL_UART_Init>
 800281c:	4603      	mov	r3, r0
 800281e:	2b00      	cmp	r3, #0
 8002820:	d001      	beq.n	8002826 <MX_USART2_UART_Init+0x5a>
  {
    Error_Handler();
 8002822:	f000 fc59 	bl	80030d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002826:	2100      	movs	r1, #0
 8002828:	480d      	ldr	r0, [pc, #52]	; (8002860 <MX_USART2_UART_Init+0x94>)
 800282a:	f007 f9c0 	bl	8009bae <HAL_UARTEx_SetTxFifoThreshold>
 800282e:	4603      	mov	r3, r0
 8002830:	2b00      	cmp	r3, #0
 8002832:	d001      	beq.n	8002838 <MX_USART2_UART_Init+0x6c>
  {
    Error_Handler();
 8002834:	f000 fc50 	bl	80030d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002838:	2100      	movs	r1, #0
 800283a:	4809      	ldr	r0, [pc, #36]	; (8002860 <MX_USART2_UART_Init+0x94>)
 800283c:	f007 f9f5 	bl	8009c2a <HAL_UARTEx_SetRxFifoThreshold>
 8002840:	4603      	mov	r3, r0
 8002842:	2b00      	cmp	r3, #0
 8002844:	d001      	beq.n	800284a <MX_USART2_UART_Init+0x7e>
  {
    Error_Handler();
 8002846:	f000 fc47 	bl	80030d8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800284a:	4805      	ldr	r0, [pc, #20]	; (8002860 <MX_USART2_UART_Init+0x94>)
 800284c:	f007 f976 	bl	8009b3c <HAL_UARTEx_DisableFifoMode>
 8002850:	4603      	mov	r3, r0
 8002852:	2b00      	cmp	r3, #0
 8002854:	d001      	beq.n	800285a <MX_USART2_UART_Init+0x8e>
  {
    Error_Handler();
 8002856:	f000 fc3f 	bl	80030d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800285a:	bf00      	nop
 800285c:	bd80      	pop	{r7, pc}
 800285e:	bf00      	nop
 8002860:	20001158 	.word	0x20001158
 8002864:	40004400 	.word	0x40004400

08002868 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800286c:	4b22      	ldr	r3, [pc, #136]	; (80028f8 <MX_USART3_UART_Init+0x90>)
 800286e:	4a23      	ldr	r2, [pc, #140]	; (80028fc <MX_USART3_UART_Init+0x94>)
 8002870:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002872:	4b21      	ldr	r3, [pc, #132]	; (80028f8 <MX_USART3_UART_Init+0x90>)
 8002874:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002878:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800287a:	4b1f      	ldr	r3, [pc, #124]	; (80028f8 <MX_USART3_UART_Init+0x90>)
 800287c:	2200      	movs	r2, #0
 800287e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002880:	4b1d      	ldr	r3, [pc, #116]	; (80028f8 <MX_USART3_UART_Init+0x90>)
 8002882:	2200      	movs	r2, #0
 8002884:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002886:	4b1c      	ldr	r3, [pc, #112]	; (80028f8 <MX_USART3_UART_Init+0x90>)
 8002888:	2200      	movs	r2, #0
 800288a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800288c:	4b1a      	ldr	r3, [pc, #104]	; (80028f8 <MX_USART3_UART_Init+0x90>)
 800288e:	220c      	movs	r2, #12
 8002890:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002892:	4b19      	ldr	r3, [pc, #100]	; (80028f8 <MX_USART3_UART_Init+0x90>)
 8002894:	2200      	movs	r2, #0
 8002896:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002898:	4b17      	ldr	r3, [pc, #92]	; (80028f8 <MX_USART3_UART_Init+0x90>)
 800289a:	2200      	movs	r2, #0
 800289c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800289e:	4b16      	ldr	r3, [pc, #88]	; (80028f8 <MX_USART3_UART_Init+0x90>)
 80028a0:	2200      	movs	r2, #0
 80028a2:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80028a4:	4b14      	ldr	r3, [pc, #80]	; (80028f8 <MX_USART3_UART_Init+0x90>)
 80028a6:	2200      	movs	r2, #0
 80028a8:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80028aa:	4b13      	ldr	r3, [pc, #76]	; (80028f8 <MX_USART3_UART_Init+0x90>)
 80028ac:	2200      	movs	r2, #0
 80028ae:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80028b0:	4811      	ldr	r0, [pc, #68]	; (80028f8 <MX_USART3_UART_Init+0x90>)
 80028b2:	f005 ffab 	bl	800880c <HAL_UART_Init>
 80028b6:	4603      	mov	r3, r0
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d001      	beq.n	80028c0 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 80028bc:	f000 fc0c 	bl	80030d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80028c0:	2100      	movs	r1, #0
 80028c2:	480d      	ldr	r0, [pc, #52]	; (80028f8 <MX_USART3_UART_Init+0x90>)
 80028c4:	f007 f973 	bl	8009bae <HAL_UARTEx_SetTxFifoThreshold>
 80028c8:	4603      	mov	r3, r0
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d001      	beq.n	80028d2 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 80028ce:	f000 fc03 	bl	80030d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80028d2:	2100      	movs	r1, #0
 80028d4:	4808      	ldr	r0, [pc, #32]	; (80028f8 <MX_USART3_UART_Init+0x90>)
 80028d6:	f007 f9a8 	bl	8009c2a <HAL_UARTEx_SetRxFifoThreshold>
 80028da:	4603      	mov	r3, r0
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d001      	beq.n	80028e4 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 80028e0:	f000 fbfa 	bl	80030d8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 80028e4:	4804      	ldr	r0, [pc, #16]	; (80028f8 <MX_USART3_UART_Init+0x90>)
 80028e6:	f007 f929 	bl	8009b3c <HAL_UARTEx_DisableFifoMode>
 80028ea:	4603      	mov	r3, r0
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d001      	beq.n	80028f4 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 80028f0:	f000 fbf2 	bl	80030d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80028f4:	bf00      	nop
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	200011ec 	.word	0x200011ec
 80028fc:	40004800 	.word	0x40004800

08002900 <MX_USB_OTG_FS_USB_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_USB_Init(void)
{
 8002900:	b480      	push	{r7}
 8002902:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 1 */
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8002904:	bf00      	nop
 8002906:	46bd      	mov	sp, r7
 8002908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290c:	4770      	bx	lr
	...

08002910 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002910:	b580      	push	{r7, lr}
 8002912:	b08c      	sub	sp, #48	; 0x30
 8002914:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002916:	f107 031c 	add.w	r3, r7, #28
 800291a:	2200      	movs	r2, #0
 800291c:	601a      	str	r2, [r3, #0]
 800291e:	605a      	str	r2, [r3, #4]
 8002920:	609a      	str	r2, [r3, #8]
 8002922:	60da      	str	r2, [r3, #12]
 8002924:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002926:	4b9e      	ldr	r3, [pc, #632]	; (8002ba0 <MX_GPIO_Init+0x290>)
 8002928:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800292a:	4a9d      	ldr	r2, [pc, #628]	; (8002ba0 <MX_GPIO_Init+0x290>)
 800292c:	f043 0310 	orr.w	r3, r3, #16
 8002930:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002932:	4b9b      	ldr	r3, [pc, #620]	; (8002ba0 <MX_GPIO_Init+0x290>)
 8002934:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002936:	f003 0310 	and.w	r3, r3, #16
 800293a:	61bb      	str	r3, [r7, #24]
 800293c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800293e:	4b98      	ldr	r3, [pc, #608]	; (8002ba0 <MX_GPIO_Init+0x290>)
 8002940:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002942:	4a97      	ldr	r2, [pc, #604]	; (8002ba0 <MX_GPIO_Init+0x290>)
 8002944:	f043 0304 	orr.w	r3, r3, #4
 8002948:	64d3      	str	r3, [r2, #76]	; 0x4c
 800294a:	4b95      	ldr	r3, [pc, #596]	; (8002ba0 <MX_GPIO_Init+0x290>)
 800294c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800294e:	f003 0304 	and.w	r3, r3, #4
 8002952:	617b      	str	r3, [r7, #20]
 8002954:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002956:	4b92      	ldr	r3, [pc, #584]	; (8002ba0 <MX_GPIO_Init+0x290>)
 8002958:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800295a:	4a91      	ldr	r2, [pc, #580]	; (8002ba0 <MX_GPIO_Init+0x290>)
 800295c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002960:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002962:	4b8f      	ldr	r3, [pc, #572]	; (8002ba0 <MX_GPIO_Init+0x290>)
 8002964:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002966:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800296a:	613b      	str	r3, [r7, #16]
 800296c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800296e:	4b8c      	ldr	r3, [pc, #560]	; (8002ba0 <MX_GPIO_Init+0x290>)
 8002970:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002972:	4a8b      	ldr	r2, [pc, #556]	; (8002ba0 <MX_GPIO_Init+0x290>)
 8002974:	f043 0301 	orr.w	r3, r3, #1
 8002978:	64d3      	str	r3, [r2, #76]	; 0x4c
 800297a:	4b89      	ldr	r3, [pc, #548]	; (8002ba0 <MX_GPIO_Init+0x290>)
 800297c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800297e:	f003 0301 	and.w	r3, r3, #1
 8002982:	60fb      	str	r3, [r7, #12]
 8002984:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002986:	4b86      	ldr	r3, [pc, #536]	; (8002ba0 <MX_GPIO_Init+0x290>)
 8002988:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800298a:	4a85      	ldr	r2, [pc, #532]	; (8002ba0 <MX_GPIO_Init+0x290>)
 800298c:	f043 0302 	orr.w	r3, r3, #2
 8002990:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002992:	4b83      	ldr	r3, [pc, #524]	; (8002ba0 <MX_GPIO_Init+0x290>)
 8002994:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002996:	f003 0302 	and.w	r3, r3, #2
 800299a:	60bb      	str	r3, [r7, #8]
 800299c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800299e:	4b80      	ldr	r3, [pc, #512]	; (8002ba0 <MX_GPIO_Init+0x290>)
 80029a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029a2:	4a7f      	ldr	r2, [pc, #508]	; (8002ba0 <MX_GPIO_Init+0x290>)
 80029a4:	f043 0308 	orr.w	r3, r3, #8
 80029a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029aa:	4b7d      	ldr	r3, [pc, #500]	; (8002ba0 <MX_GPIO_Init+0x290>)
 80029ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029ae:	f003 0308 	and.w	r3, r3, #8
 80029b2:	607b      	str	r3, [r7, #4]
 80029b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ST25DV04K_RF_DISABLE_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin, GPIO_PIN_RESET);
 80029b6:	2200      	movs	r2, #0
 80029b8:	f240 1105 	movw	r1, #261	; 0x105
 80029bc:	4879      	ldr	r0, [pc, #484]	; (8002ba4 <MX_GPIO_Init+0x294>)
 80029be:	f002 fba9 	bl	8005114 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|ARD_D4_Pin|ARD_D7_Pin|SPBTLE_RF_RST_Pin
 80029c2:	2200      	movs	r2, #0
 80029c4:	f248 111c 	movw	r1, #33052	; 0x811c
 80029c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029cc:	f002 fba2 	bl	8005114 <HAL_GPIO_WritePin>
                          |ARD_D9_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 80029d0:	2200      	movs	r2, #0
 80029d2:	f24f 0134 	movw	r1, #61492	; 0xf034
 80029d6:	4874      	ldr	r0, [pc, #464]	; (8002ba8 <MX_GPIO_Init+0x298>)
 80029d8:	f002 fb9c 	bl	8005114 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|PMOD_SPI2_SCK_Pin|STSAFE_A110_RESET_Pin, GPIO_PIN_RESET);
 80029dc:	2200      	movs	r2, #0
 80029de:	f242 0183 	movw	r1, #8323	; 0x2083
 80029e2:	4872      	ldr	r0, [pc, #456]	; (8002bac <MX_GPIO_Init+0x29c>)
 80029e4:	f002 fb96 	bl	8005114 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 80029e8:	2200      	movs	r2, #0
 80029ea:	f44f 7110 	mov.w	r1, #576	; 0x240
 80029ee:	4870      	ldr	r0, [pc, #448]	; (8002bb0 <MX_GPIO_Init+0x2a0>)
 80029f0:	f002 fb90 	bl	8005114 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ST25DV04K_RF_DISABLE_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ST25DV04K_RF_DISABLE_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 80029f4:	f240 1305 	movw	r3, #261	; 0x105
 80029f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029fa:	2301      	movs	r3, #1
 80029fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029fe:	2300      	movs	r3, #0
 8002a00:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a02:	2300      	movs	r3, #0
 8002a04:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002a06:	f107 031c 	add.w	r3, r7, #28
 8002a0a:	4619      	mov	r1, r3
 8002a0c:	4865      	ldr	r0, [pc, #404]	; (8002ba4 <MX_GPIO_Init+0x294>)
 8002a0e:	f002 f9ef 	bl	8004df0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin ST25DV04K_GPO_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin
                           ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|ST25DV04K_GPO_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin
 8002a12:	237a      	movs	r3, #122	; 0x7a
 8002a14:	61fb      	str	r3, [r7, #28]
                          |ISM43362_DRDY_EXTI1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002a16:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002a1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002a20:	f107 031c 	add.w	r3, r7, #28
 8002a24:	4619      	mov	r1, r3
 8002a26:	485f      	ldr	r0, [pc, #380]	; (8002ba4 <MX_GPIO_Init+0x294>)
 8002a28:	f002 f9e2 	bl	8004df0 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_EXTI13_Pin VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin|VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8002a2c:	f44f 5306 	mov.w	r3, #8576	; 0x2180
 8002a30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002a32:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002a36:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a3c:	f107 031c 	add.w	r3, r7, #28
 8002a40:	4619      	mov	r1, r3
 8002a42:	485b      	ldr	r0, [pc, #364]	; (8002bb0 <MX_GPIO_Init+0x2a0>)
 8002a44:	f002 f9d4 	bl	8004df0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin ARD_D4_Pin ARD_D7_Pin SPBTLE_RF_RST_Pin
                           ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|ARD_D4_Pin|ARD_D7_Pin|SPBTLE_RF_RST_Pin
 8002a48:	f248 131c 	movw	r3, #33052	; 0x811c
 8002a4c:	61fb      	str	r3, [r7, #28]
                          |ARD_D9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a4e:	2301      	movs	r3, #1
 8002a50:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a52:	2300      	movs	r3, #0
 8002a54:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a56:	2300      	movs	r3, #0
 8002a58:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a5a:	f107 031c 	add.w	r3, r7, #28
 8002a5e:	4619      	mov	r1, r3
 8002a60:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a64:	f002 f9c4 	bl	8004df0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002a6c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002a70:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a72:	2300      	movs	r3, #0
 8002a74:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8002a76:	f107 031c 	add.w	r3, r7, #28
 8002a7a:	4619      	mov	r1, r3
 8002a7c:	484a      	ldr	r0, [pc, #296]	; (8002ba8 <MX_GPIO_Init+0x298>)
 8002a7e:	f002 f9b7 	bl	8004df0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8002a82:	2302      	movs	r3, #2
 8002a84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a86:	2302      	movs	r3, #2
 8002a88:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002a92:	2302      	movs	r3, #2
 8002a94:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8002a96:	f107 031c 	add.w	r3, r7, #28
 8002a9a:	4619      	mov	r1, r3
 8002a9c:	4842      	ldr	r0, [pc, #264]	; (8002ba8 <MX_GPIO_Init+0x298>)
 8002a9e:	f002 f9a7 	bl	8004df0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin SPSGRF_915_SDN_Pin
                           ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|SPSGRF_915_SDN_Pin
 8002aa2:	f24b 0334 	movw	r3, #45108	; 0xb034
 8002aa6:	61fb      	str	r3, [r7, #28]
                          |ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aac:	2300      	movs	r3, #0
 8002aae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ab4:	f107 031c 	add.w	r3, r7, #28
 8002ab8:	4619      	mov	r1, r3
 8002aba:	483b      	ldr	r0, [pc, #236]	; (8002ba8 <MX_GPIO_Init+0x298>)
 8002abc:	f002 f998 	bl	8004df0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin;
 8002ac0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002ac4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aca:	2300      	movs	r3, #0
 8002acc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ace:	2303      	movs	r3, #3
 8002ad0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8002ad2:	f107 031c 	add.w	r3, r7, #28
 8002ad6:	4619      	mov	r1, r3
 8002ad8:	4833      	ldr	r0, [pc, #204]	; (8002ba8 <MX_GPIO_Init+0x298>)
 8002ada:	f002 f989 	bl	8004df0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI10_Pin LSM6DSL_INT1_EXTI11_Pin USB_OTG_FS_PWR_EN_Pin ARD_D2_Pin
                           HTS221_DRDY_EXTI15_Pin PMOD_IRQ_EXTI2_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI10_Pin|LSM6DSL_INT1_EXTI11_Pin|USB_OTG_FS_PWR_EN_Pin|ARD_D2_Pin
 8002ade:	f64d 4304 	movw	r3, #56324	; 0xdc04
 8002ae2:	61fb      	str	r3, [r7, #28]
                          |HTS221_DRDY_EXTI15_Pin|PMOD_IRQ_EXTI2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002ae4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002ae8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aea:	2300      	movs	r3, #0
 8002aec:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002aee:	f107 031c 	add.w	r3, r7, #28
 8002af2:	4619      	mov	r1, r3
 8002af4:	482d      	ldr	r0, [pc, #180]	; (8002bac <MX_GPIO_Init+0x29c>)
 8002af6:	f002 f97b 	bl	8004df0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin PMOD_SPI2_SCK_Pin STSAFE_A110_RESET_Pin */
  GPIO_InitStruct.Pin = SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|PMOD_SPI2_SCK_Pin|STSAFE_A110_RESET_Pin;
 8002afa:	f242 0383 	movw	r3, #8323	; 0x2083
 8002afe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b00:	2301      	movs	r3, #1
 8002b02:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b04:	2300      	movs	r3, #0
 8002b06:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b08:	2300      	movs	r3, #0
 8002b0a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b0c:	f107 031c 	add.w	r3, r7, #28
 8002b10:	4619      	mov	r1, r3
 8002b12:	4826      	ldr	r0, [pc, #152]	; (8002bac <MX_GPIO_Init+0x29c>)
 8002b14:	f002 f96c 	bl	8004df0 <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 8002b18:	f44f 7310 	mov.w	r3, #576	; 0x240
 8002b1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b22:	2300      	movs	r3, #0
 8002b24:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b26:	2300      	movs	r3, #0
 8002b28:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b2a:	f107 031c 	add.w	r3, r7, #28
 8002b2e:	4619      	mov	r1, r3
 8002b30:	481f      	ldr	r0, [pc, #124]	; (8002bb0 <MX_GPIO_Init+0x2a0>)
 8002b32:	f002 f95d 	bl	8004df0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 8002b36:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002b3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b40:	2300      	movs	r3, #0
 8002b42:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002b44:	f107 031c 	add.w	r3, r7, #28
 8002b48:	4619      	mov	r1, r3
 8002b4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b4e:	f002 f94f 	bl	8004df0 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_ID_Pin USB_OTG_FS_DM_Pin USB_OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 8002b52:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002b56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b58:	2302      	movs	r3, #2
 8002b5a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b60:	2303      	movs	r3, #3
 8002b62:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002b64:	230a      	movs	r3, #10
 8002b66:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b68:	f107 031c 	add.w	r3, r7, #28
 8002b6c:	4619      	mov	r1, r3
 8002b6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b72:	f002 f93d 	bl	8004df0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002b76:	2200      	movs	r2, #0
 8002b78:	2100      	movs	r1, #0
 8002b7a:	2017      	movs	r0, #23
 8002b7c:	f001 ff46 	bl	8004a0c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002b80:	2017      	movs	r0, #23
 8002b82:	f001 ff5f 	bl	8004a44 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 6, 0);
 8002b86:	2200      	movs	r2, #0
 8002b88:	2106      	movs	r1, #6
 8002b8a:	2028      	movs	r0, #40	; 0x28
 8002b8c:	f001 ff3e 	bl	8004a0c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002b90:	2028      	movs	r0, #40	; 0x28
 8002b92:	f001 ff57 	bl	8004a44 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002b96:	bf00      	nop
 8002b98:	3730      	adds	r7, #48	; 0x30
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	bf00      	nop
 8002ba0:	40021000 	.word	0x40021000
 8002ba4:	48001000 	.word	0x48001000
 8002ba8:	48000400 	.word	0x48000400
 8002bac:	48000c00 	.word	0x48000c00
 8002bb0:	48000800 	.word	0x48000800

08002bb4 <MyLED2_init>:

/* USER CODE BEGIN 4 */
static void MyLED2_init(void)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	af00      	add	r7, sp, #0
  //Configure the MODE register
  //01:general purpose output
  //MODER Bit 29 and Bit 28
  //Reset both bits 28 and 29 to 0
	GPIOB->MODER &=~(0x3 <<28);
 8002bb8:	4b16      	ldr	r3, [pc, #88]	; (8002c14 <MyLED2_init+0x60>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a15      	ldr	r2, [pc, #84]	; (8002c14 <MyLED2_init+0x60>)
 8002bbe:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8002bc2:	6013      	str	r3, [r2, #0]
  //Set the values to 1
	GPIOB->MODER |=(0x1 <<28);
 8002bc4:	4b13      	ldr	r3, [pc, #76]	; (8002c14 <MyLED2_init+0x60>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a12      	ldr	r2, [pc, #72]	; (8002c14 <MyLED2_init+0x60>)
 8002bca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bce:	6013      	str	r3, [r2, #0]

  //Configure the output type register
  //0:Push-Pull
  //OTYPER Bit 14 to 0
	GPIOB->OTYPER &=~(1<<14);
 8002bd0:	4b10      	ldr	r3, [pc, #64]	; (8002c14 <MyLED2_init+0x60>)
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	4a0f      	ldr	r2, [pc, #60]	; (8002c14 <MyLED2_init+0x60>)
 8002bd6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002bda:	6053      	str	r3, [r2, #4]

  //Configure the speed register
  //11:Very high speed
  //OSPEEDR Bit 29 and Bit 28
  //Reset both bits 28 and 29 to 0
	GPIOB->OSPEEDR &=~(0x3 <<28);
 8002bdc:	4b0d      	ldr	r3, [pc, #52]	; (8002c14 <MyLED2_init+0x60>)
 8002bde:	689b      	ldr	r3, [r3, #8]
 8002be0:	4a0c      	ldr	r2, [pc, #48]	; (8002c14 <MyLED2_init+0x60>)
 8002be2:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8002be6:	6093      	str	r3, [r2, #8]
  //Set the values to 1
	GPIOB->OSPEEDR |=(0x1 <<28);
 8002be8:	4b0a      	ldr	r3, [pc, #40]	; (8002c14 <MyLED2_init+0x60>)
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	4a09      	ldr	r2, [pc, #36]	; (8002c14 <MyLED2_init+0x60>)
 8002bee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bf2:	6093      	str	r3, [r2, #8]

  //Configure pull-up/pull-down register
  //00: no pull-up/pull-down
  //PUPDR Bit 29 and Bit 28
  //Reset both bits 28 and 29 to 0
	GPIOB->PUPDR &=~(0x3 <<28);
 8002bf4:	4b07      	ldr	r3, [pc, #28]	; (8002c14 <MyLED2_init+0x60>)
 8002bf6:	68db      	ldr	r3, [r3, #12]
 8002bf8:	4a06      	ldr	r2, [pc, #24]	; (8002c14 <MyLED2_init+0x60>)
 8002bfa:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8002bfe:	60d3      	str	r3, [r2, #12]
  //Set the values to 0
	GPIOB->PUPDR |=(0x0 <<28);
 8002c00:	4b04      	ldr	r3, [pc, #16]	; (8002c14 <MyLED2_init+0x60>)
 8002c02:	4a04      	ldr	r2, [pc, #16]	; (8002c14 <MyLED2_init+0x60>)
 8002c04:	68db      	ldr	r3, [r3, #12]
 8002c06:	60d3      	str	r3, [r2, #12]

}
 8002c08:	bf00      	nop
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr
 8002c12:	bf00      	nop
 8002c14:	48000400 	.word	0x48000400

08002c18 <MyButton_init>:

static void MyButton_init(void)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b083      	sub	sp, #12
 8002c1c:	af00      	add	r7, sp, #0
  //Button is Port C, Pin 13, EXTI13
  //Configure SYSCLK
	__HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c1e:	4b1d      	ldr	r3, [pc, #116]	; (8002c94 <MyButton_init+0x7c>)
 8002c20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c22:	4a1c      	ldr	r2, [pc, #112]	; (8002c94 <MyButton_init+0x7c>)
 8002c24:	f043 0301 	orr.w	r3, r3, #1
 8002c28:	6613      	str	r3, [r2, #96]	; 0x60
 8002c2a:	4b1a      	ldr	r3, [pc, #104]	; (8002c94 <MyButton_init+0x7c>)
 8002c2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c2e:	f003 0301 	and.w	r3, r3, #1
 8002c32:	607b      	str	r3, [r7, #4]
 8002c34:	687b      	ldr	r3, [r7, #4]

  //Configure the MODE register
  //00:input mode
  //MODER Bit 27 and Bit 26
  //Reset both bits 27 and 26 to 0
	GPIOC->MODER &=~(0x3 <<26);
 8002c36:	4b18      	ldr	r3, [pc, #96]	; (8002c98 <MyButton_init+0x80>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a17      	ldr	r2, [pc, #92]	; (8002c98 <MyButton_init+0x80>)
 8002c3c:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8002c40:	6013      	str	r3, [r2, #0]

  //Configure pull-up/pull-down register
  //00: no pull-up/pull-down
  //PUPDR Bit 27 and Bit 26
  //Reset both bits 27 and 26 to 0
	GPIOC->PUPDR &=~(0x3 <<26);
 8002c42:	4b15      	ldr	r3, [pc, #84]	; (8002c98 <MyButton_init+0x80>)
 8002c44:	68db      	ldr	r3, [r3, #12]
 8002c46:	4a14      	ldr	r2, [pc, #80]	; (8002c98 <MyButton_init+0x80>)
 8002c48:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8002c4c:	60d3      	str	r3, [r2, #12]
  //Set the values to 0
	GPIOC->PUPDR |=(0x0 <<26);
 8002c4e:	4b12      	ldr	r3, [pc, #72]	; (8002c98 <MyButton_init+0x80>)
 8002c50:	4a11      	ldr	r2, [pc, #68]	; (8002c98 <MyButton_init+0x80>)
 8002c52:	68db      	ldr	r3, [r3, #12]
 8002c54:	60d3      	str	r3, [r2, #12]

  //sysconfig Register
  //EXTI13, Choose port C
  //Configure the External Interrupt Configuration Register
  //SYSCFG_EXTICR4 :only 2nd bit in EXTICR[3] is set to 1
	SYSCFG->EXTICR[3]|=(0x1<<5);
 8002c56:	4b11      	ldr	r3, [pc, #68]	; (8002c9c <MyButton_init+0x84>)
 8002c58:	695b      	ldr	r3, [r3, #20]
 8002c5a:	4a10      	ldr	r2, [pc, #64]	; (8002c9c <MyButton_init+0x84>)
 8002c5c:	f043 0320 	orr.w	r3, r3, #32
 8002c60:	6153      	str	r3, [r2, #20]

  //Configure the falling trigger selection register
  //EXTI_FTSR
	EXTI->FTSR1 |=(0x1 <<13) ;
 8002c62:	4b0f      	ldr	r3, [pc, #60]	; (8002ca0 <MyButton_init+0x88>)
 8002c64:	68db      	ldr	r3, [r3, #12]
 8002c66:	4a0e      	ldr	r2, [pc, #56]	; (8002ca0 <MyButton_init+0x88>)
 8002c68:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002c6c:	60d3      	str	r3, [r2, #12]

  //Configure the Interrupt Mask Register
  //EXTI_IMR
	EXTI->IMR1 |=(0x1 <<13);
 8002c6e:	4b0c      	ldr	r3, [pc, #48]	; (8002ca0 <MyButton_init+0x88>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a0b      	ldr	r2, [pc, #44]	; (8002ca0 <MyButton_init+0x88>)
 8002c74:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002c78:	6013      	str	r3, [r2, #0]

  //Configure NVIC Set Enable Register
  //NVIC_ISER
  //NVIC->ISER[] Register no. & location based on position
  //NVIC->ISER[(((uint32_t)EXTI15_10_IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)EXTI15_10_IRQn) & 0x1FUL));
	NVIC->ISER[1] |= (0x1 << 8);
 8002c7a:	4b0a      	ldr	r3, [pc, #40]	; (8002ca4 <MyButton_init+0x8c>)
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	4a09      	ldr	r2, [pc, #36]	; (8002ca4 <MyButton_init+0x8c>)
 8002c80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c84:	6053      	str	r3, [r2, #4]
}
 8002c86:	bf00      	nop
 8002c88:	370c      	adds	r7, #12
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c90:	4770      	bx	lr
 8002c92:	bf00      	nop
 8002c94:	40021000 	.word	0x40021000
 8002c98:	48000800 	.word	0x48000800
 8002c9c:	40010000 	.word	0x40010000
 8002ca0:	40010400 	.word	0x40010400
 8002ca4:	e000e100 	.word	0xe000e100

08002ca8 <MyUART1_init>:

static void MyUART1_init(void)
{
 8002ca8:	b480      	push	{r7}
 8002caa:	af00      	add	r7, sp, #0
	//configure UART1 manually excluding Baud Rate Register
	//configuring M bits-Bits 12,28 to 0,0 for 1 start bit, 8 data bits, n stop bits in USART_CR1 register
	huart1.Instance->CR1 &=~(0x1 <<12);
 8002cac:	4b22      	ldr	r3, [pc, #136]	; (8002d38 <MyUART1_init+0x90>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	681a      	ldr	r2, [r3, #0]
 8002cb2:	4b21      	ldr	r3, [pc, #132]	; (8002d38 <MyUART1_init+0x90>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002cba:	601a      	str	r2, [r3, #0]
	huart1.Instance->CR1 &=~(0x1 <<28);
 8002cbc:	4b1e      	ldr	r3, [pc, #120]	; (8002d38 <MyUART1_init+0x90>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	681a      	ldr	r2, [r3, #0]
 8002cc2:	4b1d      	ldr	r3, [pc, #116]	; (8002d38 <MyUART1_init+0x90>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8002cca:	601a      	str	r2, [r3, #0]
	//configuring Bit 15 to 1 for oversampling by 8 in USART_CR1 register
	huart1.Instance->CR1 |=(0x1 <<15);
 8002ccc:	4b1a      	ldr	r3, [pc, #104]	; (8002d38 <MyUART1_init+0x90>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	681a      	ldr	r2, [r3, #0]
 8002cd2:	4b19      	ldr	r3, [pc, #100]	; (8002d38 <MyUART1_init+0x90>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002cda:	601a      	str	r2, [r3, #0]
	//configuring Bit 10 to 0 to disable parity control in USART_CR1 register
	huart1.Instance->CR1 &=~(0x1 <<10);
 8002cdc:	4b16      	ldr	r3, [pc, #88]	; (8002d38 <MyUART1_init+0x90>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	681a      	ldr	r2, [r3, #0]
 8002ce2:	4b15      	ldr	r3, [pc, #84]	; (8002d38 <MyUART1_init+0x90>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002cea:	601a      	str	r2, [r3, #0]
	//configuring Bit 0 to 1 to enable UART in USART_CR1 register
	huart1.Instance->CR1 |=(0x1 <<0);
 8002cec:	4b12      	ldr	r3, [pc, #72]	; (8002d38 <MyUART1_init+0x90>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	681a      	ldr	r2, [r3, #0]
 8002cf2:	4b11      	ldr	r3, [pc, #68]	; (8002d38 <MyUART1_init+0x90>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f042 0201 	orr.w	r2, r2, #1
 8002cfa:	601a      	str	r2, [r3, #0]
	//configuring Bit 3 to 1 to enable Transmitter in USART_CR1 register
	huart1.Instance->CR1 |=(0x1 <<3);
 8002cfc:	4b0e      	ldr	r3, [pc, #56]	; (8002d38 <MyUART1_init+0x90>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	4b0d      	ldr	r3, [pc, #52]	; (8002d38 <MyUART1_init+0x90>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f042 0208 	orr.w	r2, r2, #8
 8002d0a:	601a      	str	r2, [r3, #0]
	//configuring Bit 2 to 1 to enable Receiver in USART_CR1 register
	huart1.Instance->CR1 |=(0x1 <<2);
 8002d0c:	4b0a      	ldr	r3, [pc, #40]	; (8002d38 <MyUART1_init+0x90>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	4b09      	ldr	r3, [pc, #36]	; (8002d38 <MyUART1_init+0x90>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f042 0204 	orr.w	r2, r2, #4
 8002d1a:	601a      	str	r2, [r3, #0]
	//configuring Bits 12,13 to 0,0 for 1 stop bit in USART_CR2 register
	huart1.Instance->CR2 &=(0x3 <<12);
 8002d1c:	4b06      	ldr	r3, [pc, #24]	; (8002d38 <MyUART1_init+0x90>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	685a      	ldr	r2, [r3, #4]
 8002d22:	4b05      	ldr	r3, [pc, #20]	; (8002d38 <MyUART1_init+0x90>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f402 5240 	and.w	r2, r2, #12288	; 0x3000
 8002d2a:	605a      	str	r2, [r3, #4]

}
 8002d2c:	bf00      	nop
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d34:	4770      	bx	lr
 8002d36:	bf00      	nop
 8002d38:	200010c4 	.word	0x200010c4

08002d3c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b084      	sub	sp, #16
 8002d40:	af02      	add	r7, sp, #8
 8002d42:	4603      	mov	r3, r0
 8002d44:	80fb      	strh	r3, [r7, #6]
	//activate the message transmission once a button is pushed
	xTaskNotifyFromISR(pUART_SendMsg, 0, eNoAction, NULL);
 8002d46:	4b07      	ldr	r3, [pc, #28]	; (8002d64 <HAL_GPIO_EXTI_Callback+0x28>)
 8002d48:	6818      	ldr	r0, [r3, #0]
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	9301      	str	r3, [sp, #4]
 8002d4e:	2300      	movs	r3, #0
 8002d50:	9300      	str	r3, [sp, #0]
 8002d52:	2300      	movs	r3, #0
 8002d54:	2200      	movs	r2, #0
 8002d56:	2100      	movs	r1, #0
 8002d58:	f7fe fbb8 	bl	80014cc <xTaskGenericNotifyFromISR>
}
 8002d5c:	bf00      	nop
 8002d5e:	3708      	adds	r7, #8
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}
 8002d64:	20000dc4 	.word	0x20000dc4

08002d68 <SOS_Transmit>:
static void SOS_Transmit(void *parameter)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b086      	sub	sp, #24
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  repeat = 2;
 8002d70:	4b36      	ldr	r3, [pc, #216]	; (8002e4c <SOS_Transmit+0xe4>)
 8002d72:	2202      	movs	r2, #2
 8002d74:	701a      	strb	r2, [r3, #0]
	      //while(repeat>0)
	      while(1)
		  {

	        //sending 's'
	        for(int i=0; i<3; i++)
 8002d76:	2300      	movs	r3, #0
 8002d78:	613b      	str	r3, [r7, #16]
 8002d7a:	e016      	b.n	8002daa <SOS_Transmit+0x42>
	           {
		        //turning up the led for a dot
		        //HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_SET); or
		        //write a 1 to Bit 14 of GPIOB ODR(output data register)
		          GPIOB->ODR |=(1<<14);
 8002d7c:	4b34      	ldr	r3, [pc, #208]	; (8002e50 <SOS_Transmit+0xe8>)
 8002d7e:	695b      	ldr	r3, [r3, #20]
 8002d80:	4a33      	ldr	r2, [pc, #204]	; (8002e50 <SOS_Transmit+0xe8>)
 8002d82:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d86:	6153      	str	r3, [r2, #20]
		          //HAL_Delay(300);
		          vTaskDelay(300);
 8002d88:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002d8c:	f7fd ffe0 	bl	8000d50 <vTaskDelay>

	            //turning the led off for spacing
		        //HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_RESET); or
		        //write a 0 to Bit 14 of GPIOB ODR(output data register)
		          GPIOB->ODR &=~(1<<14);
 8002d90:	4b2f      	ldr	r3, [pc, #188]	; (8002e50 <SOS_Transmit+0xe8>)
 8002d92:	695b      	ldr	r3, [r3, #20]
 8002d94:	4a2e      	ldr	r2, [pc, #184]	; (8002e50 <SOS_Transmit+0xe8>)
 8002d96:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002d9a:	6153      	str	r3, [r2, #20]
		          vTaskDelay(300);
 8002d9c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002da0:	f7fd ffd6 	bl	8000d50 <vTaskDelay>
	        for(int i=0; i<3; i++)
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	3301      	adds	r3, #1
 8002da8:	613b      	str	r3, [r7, #16]
 8002daa:	693b      	ldr	r3, [r7, #16]
 8002dac:	2b02      	cmp	r3, #2
 8002dae:	dde5      	ble.n	8002d7c <SOS_Transmit+0x14>
	            }
	         //3 time units between characters
	         // HAL_Delay(300*2);
	         vTaskDelay(300*2);
 8002db0:	f44f 7016 	mov.w	r0, #600	; 0x258
 8002db4:	f7fd ffcc 	bl	8000d50 <vTaskDelay>

	         //sending 'o'
	         for(int i=0; i<3; i++)
 8002db8:	2300      	movs	r3, #0
 8002dba:	60fb      	str	r3, [r7, #12]
 8002dbc:	e016      	b.n	8002dec <SOS_Transmit+0x84>
	 	       {
	 		    //turning up the led for a dash
	 		    //HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_SET);
		        //write a 1 to Bit 14 of GPIOB ODR(output data register)
		  	    GPIOB->ODR |=(1<<14);
 8002dbe:	4b24      	ldr	r3, [pc, #144]	; (8002e50 <SOS_Transmit+0xe8>)
 8002dc0:	695b      	ldr	r3, [r3, #20]
 8002dc2:	4a23      	ldr	r2, [pc, #140]	; (8002e50 <SOS_Transmit+0xe8>)
 8002dc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002dc8:	6153      	str	r3, [r2, #20]
	 		    //HAL_Delay(300*3);
		  	    vTaskDelay(300*3);
 8002dca:	f44f 7061 	mov.w	r0, #900	; 0x384
 8002dce:	f7fd ffbf 	bl	8000d50 <vTaskDelay>
	 	        //turning the led off for spacing
	 		    //HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_RESET);
	 		    //write a 0 to Bit 14 of GPIOB ODR(output data register)
	 		    GPIOB->ODR &=~(1<<14);
 8002dd2:	4b1f      	ldr	r3, [pc, #124]	; (8002e50 <SOS_Transmit+0xe8>)
 8002dd4:	695b      	ldr	r3, [r3, #20]
 8002dd6:	4a1e      	ldr	r2, [pc, #120]	; (8002e50 <SOS_Transmit+0xe8>)
 8002dd8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002ddc:	6153      	str	r3, [r2, #20]
	 		    //HAL_Delay(300);
	 		    vTaskDelay(300);
 8002dde:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002de2:	f7fd ffb5 	bl	8000d50 <vTaskDelay>
	         for(int i=0; i<3; i++)
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	3301      	adds	r3, #1
 8002dea:	60fb      	str	r3, [r7, #12]
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	2b02      	cmp	r3, #2
 8002df0:	dde5      	ble.n	8002dbe <SOS_Transmit+0x56>
	 	       }
	 	     //3 time units between characters
	         //HAL_Delay(300*2);
	         vTaskDelay(300*2);
 8002df2:	f44f 7016 	mov.w	r0, #600	; 0x258
 8002df6:	f7fd ffab 	bl	8000d50 <vTaskDelay>
	         //sending 's'
	         for(int i=0; i<3; i++)
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	617b      	str	r3, [r7, #20]
 8002dfe:	e016      	b.n	8002e2e <SOS_Transmit+0xc6>
	 		  {
	 			  //turning up the led for a dot
	 			  //HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_SET);
		         //write a 1 to Bit 14 of GPIOB ODR(output data register)
		  		  GPIOB->ODR |=(1<<14);
 8002e00:	4b13      	ldr	r3, [pc, #76]	; (8002e50 <SOS_Transmit+0xe8>)
 8002e02:	695b      	ldr	r3, [r3, #20]
 8002e04:	4a12      	ldr	r2, [pc, #72]	; (8002e50 <SOS_Transmit+0xe8>)
 8002e06:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e0a:	6153      	str	r3, [r2, #20]
		       // HAL_Delay(300);
		  		vTaskDelay(300);
 8002e0c:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002e10:	f7fd ff9e 	bl	8000d50 <vTaskDelay>
	 		      //turning the led off for spacing
	 			  //HAL_GPIO_WritePin(GPIOB, LED2_Pin, GPIO_PIN_RESET);
		          //write a 0 to Bit 14 of GPIOB ODR(output data register)
		          GPIOB->ODR &=~(1<<14);
 8002e14:	4b0e      	ldr	r3, [pc, #56]	; (8002e50 <SOS_Transmit+0xe8>)
 8002e16:	695b      	ldr	r3, [r3, #20]
 8002e18:	4a0d      	ldr	r2, [pc, #52]	; (8002e50 <SOS_Transmit+0xe8>)
 8002e1a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002e1e:	6153      	str	r3, [r2, #20]
		        //HAL_Delay(300);
		          vTaskDelay(300);
 8002e20:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002e24:	f7fd ff94 	bl	8000d50 <vTaskDelay>
	         for(int i=0; i<3; i++)
 8002e28:	697b      	ldr	r3, [r7, #20]
 8002e2a:	3301      	adds	r3, #1
 8002e2c:	617b      	str	r3, [r7, #20]
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	2b02      	cmp	r3, #2
 8002e32:	dde5      	ble.n	8002e00 <SOS_Transmit+0x98>
	 		  }
	         //7 time units between words
	 	     // HAL_Delay(300*6);
	         vTaskDelay(300*6);
 8002e34:	f44f 60e1 	mov.w	r0, #1800	; 0x708
 8002e38:	f7fd ff8a 	bl	8000d50 <vTaskDelay>
             repeat--;
 8002e3c:	4b03      	ldr	r3, [pc, #12]	; (8002e4c <SOS_Transmit+0xe4>)
 8002e3e:	781b      	ldrb	r3, [r3, #0]
 8002e40:	3b01      	subs	r3, #1
 8002e42:	b2da      	uxtb	r2, r3
 8002e44:	4b01      	ldr	r3, [pc, #4]	; (8002e4c <SOS_Transmit+0xe4>)
 8002e46:	701a      	strb	r2, [r3, #0]
	        for(int i=0; i<3; i++)
 8002e48:	e795      	b.n	8002d76 <SOS_Transmit+0xe>
 8002e4a:	bf00      	nop
 8002e4c:	20000dc8 	.word	0x20000dc8
 8002e50:	48000400 	.word	0x48000400

08002e54 <MyTSENSOR_init>:
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
	}
}

static void MyTSENSOR_init()
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b086      	sub	sp, #24
 8002e58:	af04      	add	r7, sp, #16
	uint8_t tmp;
	//read CTRL_REG1(0x20)
	//Device address:0xBF
	//HAL_I2C_Mem_Read(hi2c, DevAddress, MemAddress, MemAddSize, pData, Size, Timeout);
	HAL_I2C_Mem_Read(&hi2c2, 0xBF, 0x20, 0x1U, &tmp,1, 1000);
 8002e5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e5e:	9302      	str	r3, [sp, #8]
 8002e60:	2301      	movs	r3, #1
 8002e62:	9301      	str	r3, [sp, #4]
 8002e64:	1dfb      	adds	r3, r7, #7
 8002e66:	9300      	str	r3, [sp, #0]
 8002e68:	2301      	movs	r3, #1
 8002e6a:	2220      	movs	r2, #32
 8002e6c:	21bf      	movs	r1, #191	; 0xbf
 8002e6e:	4814      	ldr	r0, [pc, #80]	; (8002ec0 <MyTSENSOR_init+0x6c>)
 8002e70:	f002 fb30 	bl	80054d4 <HAL_I2C_Mem_Read>

	//configure BDU:1 //BDU: Bit 2
	tmp |= (1<<0x02);
 8002e74:	79fb      	ldrb	r3, [r7, #7]
 8002e76:	f043 0304 	orr.w	r3, r3, #4
 8002e7a:	b2db      	uxtb	r3, r3
 8002e7c:	71fb      	strb	r3, [r7, #7]

	//Set ODR to 1Hz //ODR:01 //ODR:Bit 1 and 0
	tmp &= ~ 0x03;
 8002e7e:	79fb      	ldrb	r3, [r7, #7]
 8002e80:	f023 0303 	bic.w	r3, r3, #3
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	71fb      	strb	r3, [r7, #7]
	tmp |= (1<<0x00);
 8002e88:	79fb      	ldrb	r3, [r7, #7]
 8002e8a:	f043 0301 	orr.w	r3, r3, #1
 8002e8e:	b2db      	uxtb	r3, r3
 8002e90:	71fb      	strb	r3, [r7, #7]

	//Activate the device PD:1
	tmp |= (1<<0x07);
 8002e92:	79fb      	ldrb	r3, [r7, #7]
 8002e94:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002e98:	b2db      	uxtb	r3, r3
 8002e9a:	71fb      	strb	r3, [r7, #7]

	//write CTRL_REG1(0x20)
	//Device address:0xBE
	//HAL_I2C_Mem_Write(hi2c, DevAddress, MemAddress, MemAddSize, pData, Size, Timeout);
	HAL_I2C_Mem_Write(&hi2c2, 0xBF, 0x20, 0x1U, &tmp,1, 1000);
 8002e9c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ea0:	9302      	str	r3, [sp, #8]
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	9301      	str	r3, [sp, #4]
 8002ea6:	1dfb      	adds	r3, r7, #7
 8002ea8:	9300      	str	r3, [sp, #0]
 8002eaa:	2301      	movs	r3, #1
 8002eac:	2220      	movs	r2, #32
 8002eae:	21bf      	movs	r1, #191	; 0xbf
 8002eb0:	4803      	ldr	r0, [pc, #12]	; (8002ec0 <MyTSENSOR_init+0x6c>)
 8002eb2:	f002 f9fb 	bl	80052ac <HAL_I2C_Mem_Write>
}
 8002eb6:	bf00      	nop
 8002eb8:	3708      	adds	r7, #8
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	bd80      	pop	{r7, pc}
 8002ebe:	bf00      	nop
 8002ec0:	20000ec4 	.word	0x20000ec4

08002ec4 <TempSensorRead>:

static void TempSensorRead(void *parameter)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b0a2      	sub	sp, #136	; 0x88
 8002ec8:	af02      	add	r7, sp, #8
 8002eca:	6078      	str	r0, [r7, #4]
  char tempReading[100];
  float tempValue =0;
 8002ecc:	f04f 0300 	mov.w	r3, #0
 8002ed0:	67fb      	str	r3, [r7, #124]	; 0x7c
  while(1)
  {
	  //tempValue = BSP_TSENSOR_ReadTemp();
	  tempValue = MyTSENSOR_ReadTemp();
 8002ed2:	f000 f851 	bl	8002f78 <MyTSENSOR_ReadTemp>
 8002ed6:	ed87 0a1f 	vstr	s0, [r7, #124]	; 0x7c
	  int tempValueInt=tempValue;
 8002eda:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8002ede:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ee2:	ee17 3a90 	vmov	r3, s15
 8002ee6:	67bb      	str	r3, [r7, #120]	; 0x78
	  float tempValueFrac=0;
 8002ee8:	f04f 0300 	mov.w	r3, #0
 8002eec:	677b      	str	r3, [r7, #116]	; 0x74

	  tempValueFrac = tempValue - tempValueInt;
 8002eee:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002ef0:	ee07 3a90 	vmov	s15, r3
 8002ef4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ef8:	ed97 7a1f 	vldr	s14, [r7, #124]	; 0x7c
 8002efc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f00:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
	  int tempValueFrac2digits = trunc(tempValueFrac * 100);
 8002f04:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8002f08:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8002f6c <TempSensorRead+0xa8>
 8002f0c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f10:	ee17 0a90 	vmov	r0, s15
 8002f14:	f7fd fb30 	bl	8000578 <__aeabi_f2d>
 8002f18:	4602      	mov	r2, r0
 8002f1a:	460b      	mov	r3, r1
 8002f1c:	ec43 2b10 	vmov	d0, r2, r3
 8002f20:	f007 fbc8 	bl	800a6b4 <trunc>
 8002f24:	ec53 2b10 	vmov	r2, r3, d0
 8002f28:	4610      	mov	r0, r2
 8002f2a:	4619      	mov	r1, r3
 8002f2c:	f7fd fb7c 	bl	8000628 <__aeabi_d2iz>
 8002f30:	4603      	mov	r3, r0
 8002f32:	673b      	str	r3, [r7, #112]	; 0x70

	  snprintf(tempReading, 100, "\r\n TEMPERATURE = %1d.%0.2d \n\r", tempValueInt, tempValueFrac2digits);
 8002f34:	f107 000c 	add.w	r0, r7, #12
 8002f38:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002f3a:	9300      	str	r3, [sp, #0]
 8002f3c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002f3e:	4a0c      	ldr	r2, [pc, #48]	; (8002f70 <TempSensorRead+0xac>)
 8002f40:	2164      	movs	r1, #100	; 0x64
 8002f42:	f006 feff 	bl	8009d44 <sniprintf>
      HAL_UART_Transmit(&huart1, (uint8_t *)tempReading, strlen(tempReading), 1000);
 8002f46:	f107 030c 	add.w	r3, r7, #12
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	f7fd f958 	bl	8000200 <strlen>
 8002f50:	4603      	mov	r3, r0
 8002f52:	b29a      	uxth	r2, r3
 8002f54:	f107 010c 	add.w	r1, r7, #12
 8002f58:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f5c:	4805      	ldr	r0, [pc, #20]	; (8002f74 <TempSensorRead+0xb0>)
 8002f5e:	f005 fca5 	bl	80088ac <HAL_UART_Transmit>

      vTaskDelay(5000);
 8002f62:	f241 3088 	movw	r0, #5000	; 0x1388
 8002f66:	f7fd fef3 	bl	8000d50 <vTaskDelay>
  {
 8002f6a:	e7b2      	b.n	8002ed2 <TempSensorRead+0xe>
 8002f6c:	42c80000 	.word	0x42c80000
 8002f70:	0800a78c 	.word	0x0800a78c
 8002f74:	200010c4 	.word	0x200010c4

08002f78 <MyTSENSOR_ReadTemp>:
  }
}

static float MyTSENSOR_ReadTemp()
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b08c      	sub	sp, #48	; 0x30
 8002f7c:	af04      	add	r7, sp, #16
	  float tmp_f;

	  //SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
	  //HTS221_T0_DEGC_X8: Address 32
	  //HAL_I2C_Mem_Read(hi2c, DevAddress, MemAddress, MemAddSize, pData, Size, Timeout);
	  HAL_I2C_Mem_Read(&hi2c2, 0xBF, 0x32 | 0x80, 0x1U, buffer, 2, 1000);
 8002f7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f82:	9302      	str	r3, [sp, #8]
 8002f84:	2302      	movs	r3, #2
 8002f86:	9301      	str	r3, [sp, #4]
 8002f88:	f107 0308 	add.w	r3, r7, #8
 8002f8c:	9300      	str	r3, [sp, #0]
 8002f8e:	2301      	movs	r3, #1
 8002f90:	22b2      	movs	r2, #178	; 0xb2
 8002f92:	21bf      	movs	r1, #191	; 0xbf
 8002f94:	4846      	ldr	r0, [pc, #280]	; (80030b0 <MyTSENSOR_ReadTemp+0x138>)
 8002f96:	f002 fa9d 	bl	80054d4 <HAL_I2C_Mem_Read>

	  //tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
	  //HTS221_T0_T1_DEGC_H2: Address 0x35
	  //HAL_I2C_Mem_Read(hi2c, DevAddress, MemAddress, MemAddSize, pData, Size, Timeout);
	  HAL_I2C_Mem_Read(&hi2c2, 0xBF, 0x35, 0x1U, &tmp,1, 1000);
 8002f9a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f9e:	9302      	str	r3, [sp, #8]
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	9301      	str	r3, [sp, #4]
 8002fa4:	1dfb      	adds	r3, r7, #7
 8002fa6:	9300      	str	r3, [sp, #0]
 8002fa8:	2301      	movs	r3, #1
 8002faa:	2235      	movs	r2, #53	; 0x35
 8002fac:	21bf      	movs	r1, #191	; 0xbf
 8002fae:	4840      	ldr	r0, [pc, #256]	; (80030b0 <MyTSENSOR_ReadTemp+0x138>)
 8002fb0:	f002 fa90 	bl	80054d4 <HAL_I2C_Mem_Read>


	  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 8002fb4:	79fb      	ldrb	r3, [r7, #7]
 8002fb6:	021b      	lsls	r3, r3, #8
 8002fb8:	b21b      	sxth	r3, r3
 8002fba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002fbe:	b21a      	sxth	r2, r3
 8002fc0:	7a3b      	ldrb	r3, [r7, #8]
 8002fc2:	b21b      	sxth	r3, r3
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	83fb      	strh	r3, [r7, #30]
	  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8002fc8:	79fb      	ldrb	r3, [r7, #7]
 8002fca:	019b      	lsls	r3, r3, #6
 8002fcc:	b21b      	sxth	r3, r3
 8002fce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002fd2:	b21a      	sxth	r2, r3
 8002fd4:	7a7b      	ldrb	r3, [r7, #9]
 8002fd6:	b21b      	sxth	r3, r3
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	83bb      	strh	r3, [r7, #28]
	  T0_degC = T0_degC_x8_u16 >> 3;
 8002fdc:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8002fe0:	10db      	asrs	r3, r3, #3
 8002fe2:	837b      	strh	r3, [r7, #26]
	  T1_degC = T1_degC_x8_u16 >> 3;
 8002fe4:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8002fe8:	10db      	asrs	r3, r3, #3
 8002fea:	833b      	strh	r3, [r7, #24]

	  //SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
	  //HTS221_T0_OUT_L: Address 0x3C
	  //HAL_I2C_Mem_Read(hi2c, DevAddress, MemAddress, MemAddSize, pData, Size, Timeout);
	  HAL_I2C_Mem_Read(&hi2c2, 0xBF, 0x3C | 0x80, 0x1U, buffer, 4, 1000);
 8002fec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ff0:	9302      	str	r3, [sp, #8]
 8002ff2:	2304      	movs	r3, #4
 8002ff4:	9301      	str	r3, [sp, #4]
 8002ff6:	f107 0308 	add.w	r3, r7, #8
 8002ffa:	9300      	str	r3, [sp, #0]
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	22bc      	movs	r2, #188	; 0xbc
 8003000:	21bf      	movs	r1, #191	; 0xbf
 8003002:	482b      	ldr	r0, [pc, #172]	; (80030b0 <MyTSENSOR_ReadTemp+0x138>)
 8003004:	f002 fa66 	bl	80054d4 <HAL_I2C_Mem_Read>


	  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8003008:	7a7b      	ldrb	r3, [r7, #9]
 800300a:	021b      	lsls	r3, r3, #8
 800300c:	b21a      	sxth	r2, r3
 800300e:	7a3b      	ldrb	r3, [r7, #8]
 8003010:	b21b      	sxth	r3, r3
 8003012:	4313      	orrs	r3, r2
 8003014:	82fb      	strh	r3, [r7, #22]
	  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 8003016:	7afb      	ldrb	r3, [r7, #11]
 8003018:	021b      	lsls	r3, r3, #8
 800301a:	b21a      	sxth	r2, r3
 800301c:	7abb      	ldrb	r3, [r7, #10]
 800301e:	b21b      	sxth	r3, r3
 8003020:	4313      	orrs	r3, r2
 8003022:	82bb      	strh	r3, [r7, #20]

	  //SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
      //HTS221_TEMP_OUT_L_REG: Address 0x2A
	  //HAL_I2C_Mem_Read(hi2c, DevAddress, MemAddress, MemAddSize, pData, Size, Timeout);
	  HAL_I2C_Mem_Read(&hi2c2, 0xBF, 0x2A | 0x80, 0x1U, buffer, 2, 1000);
 8003024:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003028:	9302      	str	r3, [sp, #8]
 800302a:	2302      	movs	r3, #2
 800302c:	9301      	str	r3, [sp, #4]
 800302e:	f107 0308 	add.w	r3, r7, #8
 8003032:	9300      	str	r3, [sp, #0]
 8003034:	2301      	movs	r3, #1
 8003036:	22aa      	movs	r2, #170	; 0xaa
 8003038:	21bf      	movs	r1, #191	; 0xbf
 800303a:	481d      	ldr	r0, [pc, #116]	; (80030b0 <MyTSENSOR_ReadTemp+0x138>)
 800303c:	f002 fa4a 	bl	80054d4 <HAL_I2C_Mem_Read>


	  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8003040:	7a7b      	ldrb	r3, [r7, #9]
 8003042:	021b      	lsls	r3, r3, #8
 8003044:	b21a      	sxth	r2, r3
 8003046:	7a3b      	ldrb	r3, [r7, #8]
 8003048:	b21b      	sxth	r3, r3
 800304a:	4313      	orrs	r3, r2
 800304c:	827b      	strh	r3, [r7, #18]

	  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 800304e:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8003052:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003056:	1ad3      	subs	r3, r2, r3
 8003058:	ee07 3a90 	vmov	s15, r3
 800305c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003060:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8003064:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8003068:	1ad3      	subs	r3, r2, r3
 800306a:	ee07 3a90 	vmov	s15, r3
 800306e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003072:	ee67 6a27 	vmul.f32	s13, s14, s15
 8003076:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800307a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800307e:	1ad3      	subs	r3, r2, r3
 8003080:	ee07 3a90 	vmov	s15, r3
 8003084:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003088:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800308c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8003090:	ee07 3a90 	vmov	s15, r3
 8003094:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003098:	ee77 7a27 	vadd.f32	s15, s14, s15
 800309c:	edc7 7a03 	vstr	s15, [r7, #12]

	  return tmp_f;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	ee07 3a90 	vmov	s15, r3
}
 80030a6:	eeb0 0a67 	vmov.f32	s0, s15
 80030aa:	3720      	adds	r7, #32
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}
 80030b0:	20000ec4 	.word	0x20000ec4

080030b4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b082      	sub	sp, #8
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4a04      	ldr	r2, [pc, #16]	; (80030d4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d101      	bne.n	80030ca <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80030c6:	f000 fce7 	bl	8003a98 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80030ca:	bf00      	nop
 80030cc:	3708      	adds	r7, #8
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}
 80030d2:	bf00      	nop
 80030d4:	40001000 	.word	0x40001000

080030d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80030d8:	b480      	push	{r7}
 80030da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80030dc:	b672      	cpsid	i
}
 80030de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80030e0:	e7fe      	b.n	80030e0 <Error_Handler+0x8>
	...

080030e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b083      	sub	sp, #12
 80030e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030ea:	4b0f      	ldr	r3, [pc, #60]	; (8003128 <HAL_MspInit+0x44>)
 80030ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030ee:	4a0e      	ldr	r2, [pc, #56]	; (8003128 <HAL_MspInit+0x44>)
 80030f0:	f043 0301 	orr.w	r3, r3, #1
 80030f4:	6613      	str	r3, [r2, #96]	; 0x60
 80030f6:	4b0c      	ldr	r3, [pc, #48]	; (8003128 <HAL_MspInit+0x44>)
 80030f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030fa:	f003 0301 	and.w	r3, r3, #1
 80030fe:	607b      	str	r3, [r7, #4]
 8003100:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003102:	4b09      	ldr	r3, [pc, #36]	; (8003128 <HAL_MspInit+0x44>)
 8003104:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003106:	4a08      	ldr	r2, [pc, #32]	; (8003128 <HAL_MspInit+0x44>)
 8003108:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800310c:	6593      	str	r3, [r2, #88]	; 0x58
 800310e:	4b06      	ldr	r3, [pc, #24]	; (8003128 <HAL_MspInit+0x44>)
 8003110:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003112:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003116:	603b      	str	r3, [r7, #0]
 8003118:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800311a:	bf00      	nop
 800311c:	370c      	adds	r7, #12
 800311e:	46bd      	mov	sp, r7
 8003120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003124:	4770      	bx	lr
 8003126:	bf00      	nop
 8003128:	40021000 	.word	0x40021000

0800312c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b08a      	sub	sp, #40	; 0x28
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003134:	f107 0314 	add.w	r3, r7, #20
 8003138:	2200      	movs	r2, #0
 800313a:	601a      	str	r2, [r3, #0]
 800313c:	605a      	str	r2, [r3, #4]
 800313e:	609a      	str	r2, [r3, #8]
 8003140:	60da      	str	r2, [r3, #12]
 8003142:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a15      	ldr	r2, [pc, #84]	; (80031a0 <HAL_ADC_MspInit+0x74>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d123      	bne.n	8003196 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800314e:	4b15      	ldr	r3, [pc, #84]	; (80031a4 <HAL_ADC_MspInit+0x78>)
 8003150:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003152:	4a14      	ldr	r2, [pc, #80]	; (80031a4 <HAL_ADC_MspInit+0x78>)
 8003154:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003158:	64d3      	str	r3, [r2, #76]	; 0x4c
 800315a:	4b12      	ldr	r3, [pc, #72]	; (80031a4 <HAL_ADC_MspInit+0x78>)
 800315c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800315e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003162:	613b      	str	r3, [r7, #16]
 8003164:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003166:	4b0f      	ldr	r3, [pc, #60]	; (80031a4 <HAL_ADC_MspInit+0x78>)
 8003168:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800316a:	4a0e      	ldr	r2, [pc, #56]	; (80031a4 <HAL_ADC_MspInit+0x78>)
 800316c:	f043 0304 	orr.w	r3, r3, #4
 8003170:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003172:	4b0c      	ldr	r3, [pc, #48]	; (80031a4 <HAL_ADC_MspInit+0x78>)
 8003174:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003176:	f003 0304 	and.w	r3, r3, #4
 800317a:	60fb      	str	r3, [r7, #12]
 800317c:	68fb      	ldr	r3, [r7, #12]
    PC2     ------> ADC1_IN3
    PC3     ------> ADC1_IN4
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    */
    GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 800317e:	233f      	movs	r3, #63	; 0x3f
 8003180:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8003182:	230b      	movs	r3, #11
 8003184:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003186:	2300      	movs	r3, #0
 8003188:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800318a:	f107 0314 	add.w	r3, r7, #20
 800318e:	4619      	mov	r1, r3
 8003190:	4805      	ldr	r0, [pc, #20]	; (80031a8 <HAL_ADC_MspInit+0x7c>)
 8003192:	f001 fe2d 	bl	8004df0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003196:	bf00      	nop
 8003198:	3728      	adds	r7, #40	; 0x28
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}
 800319e:	bf00      	nop
 80031a0:	50040000 	.word	0x50040000
 80031a4:	40021000 	.word	0x40021000
 80031a8:	48000800 	.word	0x48000800

080031ac <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b0ae      	sub	sp, #184	; 0xb8
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031b4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80031b8:	2200      	movs	r2, #0
 80031ba:	601a      	str	r2, [r3, #0]
 80031bc:	605a      	str	r2, [r3, #4]
 80031be:	609a      	str	r2, [r3, #8]
 80031c0:	60da      	str	r2, [r3, #12]
 80031c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80031c4:	f107 0310 	add.w	r3, r7, #16
 80031c8:	2294      	movs	r2, #148	; 0x94
 80031ca:	2100      	movs	r1, #0
 80031cc:	4618      	mov	r0, r3
 80031ce:	f006 fded 	bl	8009dac <memset>
  if(DFSDM1_Init == 0)
 80031d2:	4b25      	ldr	r3, [pc, #148]	; (8003268 <HAL_DFSDM_ChannelMspInit+0xbc>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d142      	bne.n	8003260 <HAL_DFSDM_ChannelMspInit+0xb4>

  /* USER CODE END DFSDM1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 80031da:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80031de:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 80031e0:	2300      	movs	r3, #0
 80031e2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80031e6:	f107 0310 	add.w	r3, r7, #16
 80031ea:	4618      	mov	r0, r3
 80031ec:	f004 fa90 	bl	8007710 <HAL_RCCEx_PeriphCLKConfig>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d001      	beq.n	80031fa <HAL_DFSDM_ChannelMspInit+0x4e>
    {
      Error_Handler();
 80031f6:	f7ff ff6f 	bl	80030d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_DFSDM1_CLK_ENABLE();
 80031fa:	4b1c      	ldr	r3, [pc, #112]	; (800326c <HAL_DFSDM_ChannelMspInit+0xc0>)
 80031fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031fe:	4a1b      	ldr	r2, [pc, #108]	; (800326c <HAL_DFSDM_ChannelMspInit+0xc0>)
 8003200:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003204:	6613      	str	r3, [r2, #96]	; 0x60
 8003206:	4b19      	ldr	r3, [pc, #100]	; (800326c <HAL_DFSDM_ChannelMspInit+0xc0>)
 8003208:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800320a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800320e:	60fb      	str	r3, [r7, #12]
 8003210:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003212:	4b16      	ldr	r3, [pc, #88]	; (800326c <HAL_DFSDM_ChannelMspInit+0xc0>)
 8003214:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003216:	4a15      	ldr	r2, [pc, #84]	; (800326c <HAL_DFSDM_ChannelMspInit+0xc0>)
 8003218:	f043 0310 	orr.w	r3, r3, #16
 800321c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800321e:	4b13      	ldr	r3, [pc, #76]	; (800326c <HAL_DFSDM_ChannelMspInit+0xc0>)
 8003220:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003222:	f003 0310 	and.w	r3, r3, #16
 8003226:	60bb      	str	r3, [r7, #8]
 8003228:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 800322a:	f44f 7320 	mov.w	r3, #640	; 0x280
 800322e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003232:	2302      	movs	r3, #2
 8003234:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003238:	2300      	movs	r3, #0
 800323a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800323e:	2300      	movs	r3, #0
 8003240:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8003244:	2306      	movs	r3, #6
 8003246:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800324a:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800324e:	4619      	mov	r1, r3
 8003250:	4807      	ldr	r0, [pc, #28]	; (8003270 <HAL_DFSDM_ChannelMspInit+0xc4>)
 8003252:	f001 fdcd 	bl	8004df0 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8003256:	4b04      	ldr	r3, [pc, #16]	; (8003268 <HAL_DFSDM_ChannelMspInit+0xbc>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	3301      	adds	r3, #1
 800325c:	4a02      	ldr	r2, [pc, #8]	; (8003268 <HAL_DFSDM_ChannelMspInit+0xbc>)
 800325e:	6013      	str	r3, [r2, #0]
  }

}
 8003260:	bf00      	nop
 8003262:	37b8      	adds	r7, #184	; 0xb8
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}
 8003268:	20001280 	.word	0x20001280
 800326c:	40021000 	.word	0x40021000
 8003270:	48001000 	.word	0x48001000

08003274 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b0b0      	sub	sp, #192	; 0xc0
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800327c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8003280:	2200      	movs	r2, #0
 8003282:	601a      	str	r2, [r3, #0]
 8003284:	605a      	str	r2, [r3, #4]
 8003286:	609a      	str	r2, [r3, #8]
 8003288:	60da      	str	r2, [r3, #12]
 800328a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800328c:	f107 0318 	add.w	r3, r7, #24
 8003290:	2294      	movs	r2, #148	; 0x94
 8003292:	2100      	movs	r1, #0
 8003294:	4618      	mov	r0, r3
 8003296:	f006 fd89 	bl	8009dac <memset>
  if(hi2c->Instance==I2C1)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a42      	ldr	r2, [pc, #264]	; (80033a8 <HAL_I2C_MspInit+0x134>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d13c      	bne.n	800331e <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80032a4:	2340      	movs	r3, #64	; 0x40
 80032a6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80032a8:	2300      	movs	r3, #0
 80032aa:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80032ac:	f107 0318 	add.w	r3, r7, #24
 80032b0:	4618      	mov	r0, r3
 80032b2:	f004 fa2d 	bl	8007710 <HAL_RCCEx_PeriphCLKConfig>
 80032b6:	4603      	mov	r3, r0
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d001      	beq.n	80032c0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80032bc:	f7ff ff0c 	bl	80030d8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032c0:	4b3a      	ldr	r3, [pc, #232]	; (80033ac <HAL_I2C_MspInit+0x138>)
 80032c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032c4:	4a39      	ldr	r2, [pc, #228]	; (80033ac <HAL_I2C_MspInit+0x138>)
 80032c6:	f043 0302 	orr.w	r3, r3, #2
 80032ca:	64d3      	str	r3, [r2, #76]	; 0x4c
 80032cc:	4b37      	ldr	r3, [pc, #220]	; (80033ac <HAL_I2C_MspInit+0x138>)
 80032ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032d0:	f003 0302 	and.w	r3, r3, #2
 80032d4:	617b      	str	r3, [r7, #20]
 80032d6:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 80032d8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80032dc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80032e0:	2312      	movs	r3, #18
 80032e2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80032e6:	2301      	movs	r3, #1
 80032e8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032ec:	2303      	movs	r3, #3
 80032ee:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80032f2:	2304      	movs	r3, #4
 80032f4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032f8:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80032fc:	4619      	mov	r1, r3
 80032fe:	482c      	ldr	r0, [pc, #176]	; (80033b0 <HAL_I2C_MspInit+0x13c>)
 8003300:	f001 fd76 	bl	8004df0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003304:	4b29      	ldr	r3, [pc, #164]	; (80033ac <HAL_I2C_MspInit+0x138>)
 8003306:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003308:	4a28      	ldr	r2, [pc, #160]	; (80033ac <HAL_I2C_MspInit+0x138>)
 800330a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800330e:	6593      	str	r3, [r2, #88]	; 0x58
 8003310:	4b26      	ldr	r3, [pc, #152]	; (80033ac <HAL_I2C_MspInit+0x138>)
 8003312:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003314:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003318:	613b      	str	r3, [r7, #16]
 800331a:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800331c:	e040      	b.n	80033a0 <HAL_I2C_MspInit+0x12c>
  else if(hi2c->Instance==I2C2)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a24      	ldr	r2, [pc, #144]	; (80033b4 <HAL_I2C_MspInit+0x140>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d13b      	bne.n	80033a0 <HAL_I2C_MspInit+0x12c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8003328:	2380      	movs	r3, #128	; 0x80
 800332a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800332c:	2300      	movs	r3, #0
 800332e:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003330:	f107 0318 	add.w	r3, r7, #24
 8003334:	4618      	mov	r0, r3
 8003336:	f004 f9eb 	bl	8007710 <HAL_RCCEx_PeriphCLKConfig>
 800333a:	4603      	mov	r3, r0
 800333c:	2b00      	cmp	r3, #0
 800333e:	d001      	beq.n	8003344 <HAL_I2C_MspInit+0xd0>
      Error_Handler();
 8003340:	f7ff feca 	bl	80030d8 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003344:	4b19      	ldr	r3, [pc, #100]	; (80033ac <HAL_I2C_MspInit+0x138>)
 8003346:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003348:	4a18      	ldr	r2, [pc, #96]	; (80033ac <HAL_I2C_MspInit+0x138>)
 800334a:	f043 0302 	orr.w	r3, r3, #2
 800334e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003350:	4b16      	ldr	r3, [pc, #88]	; (80033ac <HAL_I2C_MspInit+0x138>)
 8003352:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003354:	f003 0302 	and.w	r3, r3, #2
 8003358:	60fb      	str	r3, [r7, #12]
 800335a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 800335c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003360:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003364:	2312      	movs	r3, #18
 8003366:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800336a:	2301      	movs	r3, #1
 800336c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003370:	2303      	movs	r3, #3
 8003372:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003376:	2304      	movs	r3, #4
 8003378:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800337c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8003380:	4619      	mov	r1, r3
 8003382:	480b      	ldr	r0, [pc, #44]	; (80033b0 <HAL_I2C_MspInit+0x13c>)
 8003384:	f001 fd34 	bl	8004df0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003388:	4b08      	ldr	r3, [pc, #32]	; (80033ac <HAL_I2C_MspInit+0x138>)
 800338a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800338c:	4a07      	ldr	r2, [pc, #28]	; (80033ac <HAL_I2C_MspInit+0x138>)
 800338e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003392:	6593      	str	r3, [r2, #88]	; 0x58
 8003394:	4b05      	ldr	r3, [pc, #20]	; (80033ac <HAL_I2C_MspInit+0x138>)
 8003396:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003398:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800339c:	60bb      	str	r3, [r7, #8]
 800339e:	68bb      	ldr	r3, [r7, #8]
}
 80033a0:	bf00      	nop
 80033a2:	37c0      	adds	r7, #192	; 0xc0
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}
 80033a8:	40005400 	.word	0x40005400
 80033ac:	40021000 	.word	0x40021000
 80033b0:	48000400 	.word	0x48000400
 80033b4:	40005800 	.word	0x40005800

080033b8 <HAL_OSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hospi: OSPI handle pointer
* @retval None
*/
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b0b0      	sub	sp, #192	; 0xc0
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033c0:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80033c4:	2200      	movs	r2, #0
 80033c6:	601a      	str	r2, [r3, #0]
 80033c8:	605a      	str	r2, [r3, #4]
 80033ca:	609a      	str	r2, [r3, #8]
 80033cc:	60da      	str	r2, [r3, #12]
 80033ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80033d0:	f107 0318 	add.w	r3, r7, #24
 80033d4:	2294      	movs	r2, #148	; 0x94
 80033d6:	2100      	movs	r1, #0
 80033d8:	4618      	mov	r0, r3
 80033da:	f006 fce7 	bl	8009dac <memset>
  if(hospi->Instance==OCTOSPI1)
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4a28      	ldr	r2, [pc, #160]	; (8003484 <HAL_OSPI_MspInit+0xcc>)
 80033e4:	4293      	cmp	r3, r2
 80033e6:	d149      	bne.n	800347c <HAL_OSPI_MspInit+0xc4>

  /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 80033e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80033ec:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 80033ee:	2300      	movs	r3, #0
 80033f0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80033f4:	f107 0318 	add.w	r3, r7, #24
 80033f8:	4618      	mov	r0, r3
 80033fa:	f004 f989 	bl	8007710 <HAL_RCCEx_PeriphCLKConfig>
 80033fe:	4603      	mov	r3, r0
 8003400:	2b00      	cmp	r3, #0
 8003402:	d001      	beq.n	8003408 <HAL_OSPI_MspInit+0x50>
    {
      Error_Handler();
 8003404:	f7ff fe68 	bl	80030d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 8003408:	4b1f      	ldr	r3, [pc, #124]	; (8003488 <HAL_OSPI_MspInit+0xd0>)
 800340a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800340c:	4a1e      	ldr	r2, [pc, #120]	; (8003488 <HAL_OSPI_MspInit+0xd0>)
 800340e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003412:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003414:	4b1c      	ldr	r3, [pc, #112]	; (8003488 <HAL_OSPI_MspInit+0xd0>)
 8003416:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003418:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800341c:	617b      	str	r3, [r7, #20]
 800341e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 8003420:	4b19      	ldr	r3, [pc, #100]	; (8003488 <HAL_OSPI_MspInit+0xd0>)
 8003422:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003424:	4a18      	ldr	r2, [pc, #96]	; (8003488 <HAL_OSPI_MspInit+0xd0>)
 8003426:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800342a:	6513      	str	r3, [r2, #80]	; 0x50
 800342c:	4b16      	ldr	r3, [pc, #88]	; (8003488 <HAL_OSPI_MspInit+0xd0>)
 800342e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003430:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003434:	613b      	str	r3, [r7, #16]
 8003436:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003438:	4b13      	ldr	r3, [pc, #76]	; (8003488 <HAL_OSPI_MspInit+0xd0>)
 800343a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800343c:	4a12      	ldr	r2, [pc, #72]	; (8003488 <HAL_OSPI_MspInit+0xd0>)
 800343e:	f043 0310 	orr.w	r3, r3, #16
 8003442:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003444:	4b10      	ldr	r3, [pc, #64]	; (8003488 <HAL_OSPI_MspInit+0xd0>)
 8003446:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003448:	f003 0310 	and.w	r3, r3, #16
 800344c:	60fb      	str	r3, [r7, #12]
 800344e:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> OCTOSPIM_P1_IO0
    PE13     ------> OCTOSPIM_P1_IO1
    PE14     ------> OCTOSPIM_P1_IO2
    PE15     ------> OCTOSPIM_P1_IO3
    */
    GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 8003450:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8003454:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003458:	2302      	movs	r3, #2
 800345a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800345e:	2300      	movs	r3, #0
 8003460:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003464:	2303      	movs	r3, #3
 8003466:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 800346a:	230a      	movs	r3, #10
 800346c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003470:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8003474:	4619      	mov	r1, r3
 8003476:	4805      	ldr	r0, [pc, #20]	; (800348c <HAL_OSPI_MspInit+0xd4>)
 8003478:	f001 fcba 	bl	8004df0 <HAL_GPIO_Init>
  /* USER CODE BEGIN OCTOSPI1_MspInit 1 */

  /* USER CODE END OCTOSPI1_MspInit 1 */
  }

}
 800347c:	bf00      	nop
 800347e:	37c0      	adds	r7, #192	; 0xc0
 8003480:	46bd      	mov	sp, r7
 8003482:	bd80      	pop	{r7, pc}
 8003484:	a0001000 	.word	0xa0001000
 8003488:	40021000 	.word	0x40021000
 800348c:	48001000 	.word	0x48001000

08003490 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b08c      	sub	sp, #48	; 0x30
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003498:	f107 031c 	add.w	r3, r7, #28
 800349c:	2200      	movs	r2, #0
 800349e:	601a      	str	r2, [r3, #0]
 80034a0:	605a      	str	r2, [r3, #4]
 80034a2:	609a      	str	r2, [r3, #8]
 80034a4:	60da      	str	r2, [r3, #12]
 80034a6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4a2f      	ldr	r2, [pc, #188]	; (800356c <HAL_SPI_MspInit+0xdc>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d129      	bne.n	8003506 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80034b2:	4b2f      	ldr	r3, [pc, #188]	; (8003570 <HAL_SPI_MspInit+0xe0>)
 80034b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034b6:	4a2e      	ldr	r2, [pc, #184]	; (8003570 <HAL_SPI_MspInit+0xe0>)
 80034b8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80034bc:	6613      	str	r3, [r2, #96]	; 0x60
 80034be:	4b2c      	ldr	r3, [pc, #176]	; (8003570 <HAL_SPI_MspInit+0xe0>)
 80034c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80034c2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80034c6:	61bb      	str	r3, [r7, #24]
 80034c8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034ca:	4b29      	ldr	r3, [pc, #164]	; (8003570 <HAL_SPI_MspInit+0xe0>)
 80034cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034ce:	4a28      	ldr	r2, [pc, #160]	; (8003570 <HAL_SPI_MspInit+0xe0>)
 80034d0:	f043 0301 	orr.w	r3, r3, #1
 80034d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80034d6:	4b26      	ldr	r3, [pc, #152]	; (8003570 <HAL_SPI_MspInit+0xe0>)
 80034d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034da:	f003 0301 	and.w	r3, r3, #1
 80034de:	617b      	str	r3, [r7, #20]
 80034e0:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 80034e2:	23e0      	movs	r3, #224	; 0xe0
 80034e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034e6:	2302      	movs	r3, #2
 80034e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034ea:	2300      	movs	r3, #0
 80034ec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034ee:	2303      	movs	r3, #3
 80034f0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80034f2:	2305      	movs	r3, #5
 80034f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034f6:	f107 031c 	add.w	r3, r7, #28
 80034fa:	4619      	mov	r1, r3
 80034fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003500:	f001 fc76 	bl	8004df0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8003504:	e02d      	b.n	8003562 <HAL_SPI_MspInit+0xd2>
  else if(hspi->Instance==SPI3)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a1a      	ldr	r2, [pc, #104]	; (8003574 <HAL_SPI_MspInit+0xe4>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d128      	bne.n	8003562 <HAL_SPI_MspInit+0xd2>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003510:	4b17      	ldr	r3, [pc, #92]	; (8003570 <HAL_SPI_MspInit+0xe0>)
 8003512:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003514:	4a16      	ldr	r2, [pc, #88]	; (8003570 <HAL_SPI_MspInit+0xe0>)
 8003516:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800351a:	6593      	str	r3, [r2, #88]	; 0x58
 800351c:	4b14      	ldr	r3, [pc, #80]	; (8003570 <HAL_SPI_MspInit+0xe0>)
 800351e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003520:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003524:	613b      	str	r3, [r7, #16]
 8003526:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003528:	4b11      	ldr	r3, [pc, #68]	; (8003570 <HAL_SPI_MspInit+0xe0>)
 800352a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800352c:	4a10      	ldr	r2, [pc, #64]	; (8003570 <HAL_SPI_MspInit+0xe0>)
 800352e:	f043 0304 	orr.w	r3, r3, #4
 8003532:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003534:	4b0e      	ldr	r3, [pc, #56]	; (8003570 <HAL_SPI_MspInit+0xe0>)
 8003536:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003538:	f003 0304 	and.w	r3, r3, #4
 800353c:	60fb      	str	r3, [r7, #12]
 800353e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 8003540:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8003544:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003546:	2302      	movs	r3, #2
 8003548:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800354a:	2300      	movs	r3, #0
 800354c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800354e:	2303      	movs	r3, #3
 8003550:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003552:	2306      	movs	r3, #6
 8003554:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003556:	f107 031c 	add.w	r3, r7, #28
 800355a:	4619      	mov	r1, r3
 800355c:	4806      	ldr	r0, [pc, #24]	; (8003578 <HAL_SPI_MspInit+0xe8>)
 800355e:	f001 fc47 	bl	8004df0 <HAL_GPIO_Init>
}
 8003562:	bf00      	nop
 8003564:	3730      	adds	r7, #48	; 0x30
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}
 800356a:	bf00      	nop
 800356c:	40013000 	.word	0x40013000
 8003570:	40021000 	.word	0x40021000
 8003574:	40003c00 	.word	0x40003c00
 8003578:	48000800 	.word	0x48000800

0800357c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b0b4      	sub	sp, #208	; 0xd0
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003584:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8003588:	2200      	movs	r2, #0
 800358a:	601a      	str	r2, [r3, #0]
 800358c:	605a      	str	r2, [r3, #4]
 800358e:	609a      	str	r2, [r3, #8]
 8003590:	60da      	str	r2, [r3, #12]
 8003592:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003594:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003598:	2294      	movs	r2, #148	; 0x94
 800359a:	2100      	movs	r1, #0
 800359c:	4618      	mov	r0, r3
 800359e:	f006 fc05 	bl	8009dac <memset>
  if(huart->Instance==UART4)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	4a87      	ldr	r2, [pc, #540]	; (80037c4 <HAL_UART_MspInit+0x248>)
 80035a8:	4293      	cmp	r3, r2
 80035aa:	d13c      	bne.n	8003626 <HAL_UART_MspInit+0xaa>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80035ac:	2308      	movs	r3, #8
 80035ae:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80035b0:	2300      	movs	r3, #0
 80035b2:	673b      	str	r3, [r7, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80035b4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80035b8:	4618      	mov	r0, r3
 80035ba:	f004 f8a9 	bl	8007710 <HAL_RCCEx_PeriphCLKConfig>
 80035be:	4603      	mov	r3, r0
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d001      	beq.n	80035c8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80035c4:	f7ff fd88 	bl	80030d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80035c8:	4b7f      	ldr	r3, [pc, #508]	; (80037c8 <HAL_UART_MspInit+0x24c>)
 80035ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035cc:	4a7e      	ldr	r2, [pc, #504]	; (80037c8 <HAL_UART_MspInit+0x24c>)
 80035ce:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80035d2:	6593      	str	r3, [r2, #88]	; 0x58
 80035d4:	4b7c      	ldr	r3, [pc, #496]	; (80037c8 <HAL_UART_MspInit+0x24c>)
 80035d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035d8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80035dc:	627b      	str	r3, [r7, #36]	; 0x24
 80035de:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035e0:	4b79      	ldr	r3, [pc, #484]	; (80037c8 <HAL_UART_MspInit+0x24c>)
 80035e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035e4:	4a78      	ldr	r2, [pc, #480]	; (80037c8 <HAL_UART_MspInit+0x24c>)
 80035e6:	f043 0301 	orr.w	r3, r3, #1
 80035ea:	64d3      	str	r3, [r2, #76]	; 0x4c
 80035ec:	4b76      	ldr	r3, [pc, #472]	; (80037c8 <HAL_UART_MspInit+0x24c>)
 80035ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80035f0:	f003 0301 	and.w	r3, r3, #1
 80035f4:	623b      	str	r3, [r7, #32]
 80035f6:	6a3b      	ldr	r3, [r7, #32]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 80035f8:	2303      	movs	r3, #3
 80035fa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035fe:	2302      	movs	r3, #2
 8003600:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003604:	2300      	movs	r3, #0
 8003606:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800360a:	2303      	movs	r3, #3
 800360c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003610:	2308      	movs	r3, #8
 8003612:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003616:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800361a:	4619      	mov	r1, r3
 800361c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003620:	f001 fbe6 	bl	8004df0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003624:	e0ca      	b.n	80037bc <HAL_UART_MspInit+0x240>
  else if(huart->Instance==USART1)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a68      	ldr	r2, [pc, #416]	; (80037cc <HAL_UART_MspInit+0x250>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d143      	bne.n	80036b8 <HAL_UART_MspInit+0x13c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003630:	2301      	movs	r3, #1
 8003632:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8003634:	2300      	movs	r3, #0
 8003636:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003638:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800363c:	4618      	mov	r0, r3
 800363e:	f004 f867 	bl	8007710 <HAL_RCCEx_PeriphCLKConfig>
 8003642:	4603      	mov	r3, r0
 8003644:	2b00      	cmp	r3, #0
 8003646:	d001      	beq.n	800364c <HAL_UART_MspInit+0xd0>
      Error_Handler();
 8003648:	f7ff fd46 	bl	80030d8 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 800364c:	4b5e      	ldr	r3, [pc, #376]	; (80037c8 <HAL_UART_MspInit+0x24c>)
 800364e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003650:	4a5d      	ldr	r2, [pc, #372]	; (80037c8 <HAL_UART_MspInit+0x24c>)
 8003652:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003656:	6613      	str	r3, [r2, #96]	; 0x60
 8003658:	4b5b      	ldr	r3, [pc, #364]	; (80037c8 <HAL_UART_MspInit+0x24c>)
 800365a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800365c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003660:	61fb      	str	r3, [r7, #28]
 8003662:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003664:	4b58      	ldr	r3, [pc, #352]	; (80037c8 <HAL_UART_MspInit+0x24c>)
 8003666:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003668:	4a57      	ldr	r2, [pc, #348]	; (80037c8 <HAL_UART_MspInit+0x24c>)
 800366a:	f043 0302 	orr.w	r3, r3, #2
 800366e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003670:	4b55      	ldr	r3, [pc, #340]	; (80037c8 <HAL_UART_MspInit+0x24c>)
 8003672:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003674:	f003 0302 	and.w	r3, r3, #2
 8003678:	61bb      	str	r3, [r7, #24]
 800367a:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 800367c:	23c0      	movs	r3, #192	; 0xc0
 800367e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003682:	2302      	movs	r3, #2
 8003684:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003688:	2300      	movs	r3, #0
 800368a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800368e:	2303      	movs	r3, #3
 8003690:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003694:	2307      	movs	r3, #7
 8003696:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800369a:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800369e:	4619      	mov	r1, r3
 80036a0:	484b      	ldr	r0, [pc, #300]	; (80037d0 <HAL_UART_MspInit+0x254>)
 80036a2:	f001 fba5 	bl	8004df0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 6, 0);
 80036a6:	2200      	movs	r2, #0
 80036a8:	2106      	movs	r1, #6
 80036aa:	2025      	movs	r0, #37	; 0x25
 80036ac:	f001 f9ae 	bl	8004a0c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80036b0:	2025      	movs	r0, #37	; 0x25
 80036b2:	f001 f9c7 	bl	8004a44 <HAL_NVIC_EnableIRQ>
}
 80036b6:	e081      	b.n	80037bc <HAL_UART_MspInit+0x240>
  else if(huart->Instance==USART2)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a45      	ldr	r2, [pc, #276]	; (80037d4 <HAL_UART_MspInit+0x258>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d13b      	bne.n	800373a <HAL_UART_MspInit+0x1be>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80036c2:	2302      	movs	r3, #2
 80036c4:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80036c6:	2300      	movs	r3, #0
 80036c8:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80036ca:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80036ce:	4618      	mov	r0, r3
 80036d0:	f004 f81e 	bl	8007710 <HAL_RCCEx_PeriphCLKConfig>
 80036d4:	4603      	mov	r3, r0
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d001      	beq.n	80036de <HAL_UART_MspInit+0x162>
      Error_Handler();
 80036da:	f7ff fcfd 	bl	80030d8 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80036de:	4b3a      	ldr	r3, [pc, #232]	; (80037c8 <HAL_UART_MspInit+0x24c>)
 80036e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036e2:	4a39      	ldr	r2, [pc, #228]	; (80037c8 <HAL_UART_MspInit+0x24c>)
 80036e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036e8:	6593      	str	r3, [r2, #88]	; 0x58
 80036ea:	4b37      	ldr	r3, [pc, #220]	; (80037c8 <HAL_UART_MspInit+0x24c>)
 80036ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036f2:	617b      	str	r3, [r7, #20]
 80036f4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80036f6:	4b34      	ldr	r3, [pc, #208]	; (80037c8 <HAL_UART_MspInit+0x24c>)
 80036f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036fa:	4a33      	ldr	r2, [pc, #204]	; (80037c8 <HAL_UART_MspInit+0x24c>)
 80036fc:	f043 0308 	orr.w	r3, r3, #8
 8003700:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003702:	4b31      	ldr	r3, [pc, #196]	; (80037c8 <HAL_UART_MspInit+0x24c>)
 8003704:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003706:	f003 0308 	and.w	r3, r3, #8
 800370a:	613b      	str	r3, [r7, #16]
 800370c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 800370e:	2378      	movs	r3, #120	; 0x78
 8003710:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003714:	2302      	movs	r3, #2
 8003716:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800371a:	2300      	movs	r3, #0
 800371c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003720:	2303      	movs	r3, #3
 8003722:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003726:	2307      	movs	r3, #7
 8003728:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800372c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8003730:	4619      	mov	r1, r3
 8003732:	4829      	ldr	r0, [pc, #164]	; (80037d8 <HAL_UART_MspInit+0x25c>)
 8003734:	f001 fb5c 	bl	8004df0 <HAL_GPIO_Init>
}
 8003738:	e040      	b.n	80037bc <HAL_UART_MspInit+0x240>
  else if(huart->Instance==USART3)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	4a27      	ldr	r2, [pc, #156]	; (80037dc <HAL_UART_MspInit+0x260>)
 8003740:	4293      	cmp	r3, r2
 8003742:	d13b      	bne.n	80037bc <HAL_UART_MspInit+0x240>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003744:	2304      	movs	r3, #4
 8003746:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8003748:	2300      	movs	r3, #0
 800374a:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800374c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003750:	4618      	mov	r0, r3
 8003752:	f003 ffdd 	bl	8007710 <HAL_RCCEx_PeriphCLKConfig>
 8003756:	4603      	mov	r3, r0
 8003758:	2b00      	cmp	r3, #0
 800375a:	d001      	beq.n	8003760 <HAL_UART_MspInit+0x1e4>
      Error_Handler();
 800375c:	f7ff fcbc 	bl	80030d8 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003760:	4b19      	ldr	r3, [pc, #100]	; (80037c8 <HAL_UART_MspInit+0x24c>)
 8003762:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003764:	4a18      	ldr	r2, [pc, #96]	; (80037c8 <HAL_UART_MspInit+0x24c>)
 8003766:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800376a:	6593      	str	r3, [r2, #88]	; 0x58
 800376c:	4b16      	ldr	r3, [pc, #88]	; (80037c8 <HAL_UART_MspInit+0x24c>)
 800376e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003770:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003774:	60fb      	str	r3, [r7, #12]
 8003776:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003778:	4b13      	ldr	r3, [pc, #76]	; (80037c8 <HAL_UART_MspInit+0x24c>)
 800377a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800377c:	4a12      	ldr	r2, [pc, #72]	; (80037c8 <HAL_UART_MspInit+0x24c>)
 800377e:	f043 0308 	orr.w	r3, r3, #8
 8003782:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003784:	4b10      	ldr	r3, [pc, #64]	; (80037c8 <HAL_UART_MspInit+0x24c>)
 8003786:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003788:	f003 0308 	and.w	r3, r3, #8
 800378c:	60bb      	str	r3, [r7, #8]
 800378e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 8003790:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003794:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003798:	2302      	movs	r3, #2
 800379a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800379e:	2300      	movs	r3, #0
 80037a0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037a4:	2303      	movs	r3, #3
 80037a6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80037aa:	2307      	movs	r3, #7
 80037ac:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80037b0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80037b4:	4619      	mov	r1, r3
 80037b6:	4808      	ldr	r0, [pc, #32]	; (80037d8 <HAL_UART_MspInit+0x25c>)
 80037b8:	f001 fb1a 	bl	8004df0 <HAL_GPIO_Init>
}
 80037bc:	bf00      	nop
 80037be:	37d0      	adds	r7, #208	; 0xd0
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bd80      	pop	{r7, pc}
 80037c4:	40004c00 	.word	0x40004c00
 80037c8:	40021000 	.word	0x40021000
 80037cc:	40013800 	.word	0x40013800
 80037d0:	48000400 	.word	0x48000400
 80037d4:	40004400 	.word	0x40004400
 80037d8:	48000c00 	.word	0x48000c00
 80037dc:	40004800 	.word	0x40004800

080037e0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b08e      	sub	sp, #56	; 0x38
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80037e8:	2300      	movs	r3, #0
 80037ea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80037ee:	4b34      	ldr	r3, [pc, #208]	; (80038c0 <HAL_InitTick+0xe0>)
 80037f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037f2:	4a33      	ldr	r2, [pc, #204]	; (80038c0 <HAL_InitTick+0xe0>)
 80037f4:	f043 0310 	orr.w	r3, r3, #16
 80037f8:	6593      	str	r3, [r2, #88]	; 0x58
 80037fa:	4b31      	ldr	r3, [pc, #196]	; (80038c0 <HAL_InitTick+0xe0>)
 80037fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037fe:	f003 0310 	and.w	r3, r3, #16
 8003802:	60fb      	str	r3, [r7, #12]
 8003804:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003806:	f107 0210 	add.w	r2, r7, #16
 800380a:	f107 0314 	add.w	r3, r7, #20
 800380e:	4611      	mov	r1, r2
 8003810:	4618      	mov	r0, r3
 8003812:	f003 fe8b 	bl	800752c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8003816:	6a3b      	ldr	r3, [r7, #32]
 8003818:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800381a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800381c:	2b00      	cmp	r3, #0
 800381e:	d103      	bne.n	8003828 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8003820:	f003 fe58 	bl	80074d4 <HAL_RCC_GetPCLK1Freq>
 8003824:	6378      	str	r0, [r7, #52]	; 0x34
 8003826:	e004      	b.n	8003832 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8003828:	f003 fe54 	bl	80074d4 <HAL_RCC_GetPCLK1Freq>
 800382c:	4603      	mov	r3, r0
 800382e:	005b      	lsls	r3, r3, #1
 8003830:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003832:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003834:	4a23      	ldr	r2, [pc, #140]	; (80038c4 <HAL_InitTick+0xe4>)
 8003836:	fba2 2303 	umull	r2, r3, r2, r3
 800383a:	0c9b      	lsrs	r3, r3, #18
 800383c:	3b01      	subs	r3, #1
 800383e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8003840:	4b21      	ldr	r3, [pc, #132]	; (80038c8 <HAL_InitTick+0xe8>)
 8003842:	4a22      	ldr	r2, [pc, #136]	; (80038cc <HAL_InitTick+0xec>)
 8003844:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8003846:	4b20      	ldr	r3, [pc, #128]	; (80038c8 <HAL_InitTick+0xe8>)
 8003848:	f240 32e7 	movw	r2, #999	; 0x3e7
 800384c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800384e:	4a1e      	ldr	r2, [pc, #120]	; (80038c8 <HAL_InitTick+0xe8>)
 8003850:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003852:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8003854:	4b1c      	ldr	r3, [pc, #112]	; (80038c8 <HAL_InitTick+0xe8>)
 8003856:	2200      	movs	r2, #0
 8003858:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800385a:	4b1b      	ldr	r3, [pc, #108]	; (80038c8 <HAL_InitTick+0xe8>)
 800385c:	2200      	movs	r2, #0
 800385e:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003860:	4b19      	ldr	r3, [pc, #100]	; (80038c8 <HAL_InitTick+0xe8>)
 8003862:	2200      	movs	r2, #0
 8003864:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8003866:	4818      	ldr	r0, [pc, #96]	; (80038c8 <HAL_InitTick+0xe8>)
 8003868:	f004 fd1d 	bl	80082a6 <HAL_TIM_Base_Init>
 800386c:	4603      	mov	r3, r0
 800386e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8003872:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003876:	2b00      	cmp	r3, #0
 8003878:	d11b      	bne.n	80038b2 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 800387a:	4813      	ldr	r0, [pc, #76]	; (80038c8 <HAL_InitTick+0xe8>)
 800387c:	f004 fd74 	bl	8008368 <HAL_TIM_Base_Start_IT>
 8003880:	4603      	mov	r3, r0
 8003882:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8003886:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800388a:	2b00      	cmp	r3, #0
 800388c:	d111      	bne.n	80038b2 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800388e:	2036      	movs	r0, #54	; 0x36
 8003890:	f001 f8d8 	bl	8004a44 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2b0f      	cmp	r3, #15
 8003898:	d808      	bhi.n	80038ac <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 800389a:	2200      	movs	r2, #0
 800389c:	6879      	ldr	r1, [r7, #4]
 800389e:	2036      	movs	r0, #54	; 0x36
 80038a0:	f001 f8b4 	bl	8004a0c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80038a4:	4a0a      	ldr	r2, [pc, #40]	; (80038d0 <HAL_InitTick+0xf0>)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6013      	str	r3, [r2, #0]
 80038aa:	e002      	b.n	80038b2 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 80038ac:	2301      	movs	r3, #1
 80038ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80038b2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 80038b6:	4618      	mov	r0, r3
 80038b8:	3738      	adds	r7, #56	; 0x38
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}
 80038be:	bf00      	nop
 80038c0:	40021000 	.word	0x40021000
 80038c4:	431bde83 	.word	0x431bde83
 80038c8:	20001284 	.word	0x20001284
 80038cc:	40001000 	.word	0x40001000
 80038d0:	20000040 	.word	0x20000040

080038d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80038d4:	b480      	push	{r7}
 80038d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80038d8:	e7fe      	b.n	80038d8 <NMI_Handler+0x4>

080038da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80038da:	b480      	push	{r7}
 80038dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80038de:	e7fe      	b.n	80038de <HardFault_Handler+0x4>

080038e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80038e0:	b480      	push	{r7}
 80038e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80038e4:	e7fe      	b.n	80038e4 <MemManage_Handler+0x4>

080038e6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80038e6:	b480      	push	{r7}
 80038e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80038ea:	e7fe      	b.n	80038ea <BusFault_Handler+0x4>

080038ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80038ec:	b480      	push	{r7}
 80038ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80038f0:	e7fe      	b.n	80038f0 <UsageFault_Handler+0x4>

080038f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80038f2:	b480      	push	{r7}
 80038f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80038f6:	bf00      	nop
 80038f8:	46bd      	mov	sp, r7
 80038fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fe:	4770      	bx	lr

08003900 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 8003904:	2020      	movs	r0, #32
 8003906:	f001 fc1d 	bl	8005144 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(SPBTLE_RF_IRQ_EXTI6_Pin);
 800390a:	2040      	movs	r0, #64	; 0x40
 800390c:	f001 fc1a 	bl	8005144 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8003910:	2080      	movs	r0, #128	; 0x80
 8003912:	f001 fc17 	bl	8005144 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 8003916:	f44f 7080 	mov.w	r0, #256	; 0x100
 800391a:	f001 fc13 	bl	8005144 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800391e:	bf00      	nop
 8003920:	bd80      	pop	{r7, pc}
	...

08003924 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003928:	4802      	ldr	r0, [pc, #8]	; (8003934 <USART1_IRQHandler+0x10>)
 800392a:	f005 f84f 	bl	80089cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800392e:	bf00      	nop
 8003930:	bd80      	pop	{r7, pc}
 8003932:	bf00      	nop
 8003934:	200010c4 	.word	0x200010c4

08003938 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI10_Pin);
 800393c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003940:	f001 fc00 	bl	8005144 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8003944:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003948:	f001 fbfc 	bl	8005144 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USB_OTG_FS_PWR_EN_Pin);
 800394c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003950:	f001 fbf8 	bl	8005144 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 8003954:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003958:	f001 fbf4 	bl	8005144 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 800395c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003960:	f001 fbf0 	bl	8005144 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 8003964:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003968:	f001 fbec 	bl	8005144 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800396c:	bf00      	nop
 800396e:	bd80      	pop	{r7, pc}

08003970 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003974:	4802      	ldr	r0, [pc, #8]	; (8003980 <TIM6_DAC_IRQHandler+0x10>)
 8003976:	f004 fd67 	bl	8008448 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800397a:	bf00      	nop
 800397c:	bd80      	pop	{r7, pc}
 800397e:	bf00      	nop
 8003980:	20001284 	.word	0x20001284

08003984 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	b086      	sub	sp, #24
 8003988:	af00      	add	r7, sp, #0
 800398a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800398c:	4a14      	ldr	r2, [pc, #80]	; (80039e0 <_sbrk+0x5c>)
 800398e:	4b15      	ldr	r3, [pc, #84]	; (80039e4 <_sbrk+0x60>)
 8003990:	1ad3      	subs	r3, r2, r3
 8003992:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003994:	697b      	ldr	r3, [r7, #20]
 8003996:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003998:	4b13      	ldr	r3, [pc, #76]	; (80039e8 <_sbrk+0x64>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d102      	bne.n	80039a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80039a0:	4b11      	ldr	r3, [pc, #68]	; (80039e8 <_sbrk+0x64>)
 80039a2:	4a12      	ldr	r2, [pc, #72]	; (80039ec <_sbrk+0x68>)
 80039a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80039a6:	4b10      	ldr	r3, [pc, #64]	; (80039e8 <_sbrk+0x64>)
 80039a8:	681a      	ldr	r2, [r3, #0]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	4413      	add	r3, r2
 80039ae:	693a      	ldr	r2, [r7, #16]
 80039b0:	429a      	cmp	r2, r3
 80039b2:	d207      	bcs.n	80039c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80039b4:	f006 fa02 	bl	8009dbc <__errno>
 80039b8:	4603      	mov	r3, r0
 80039ba:	220c      	movs	r2, #12
 80039bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80039be:	f04f 33ff 	mov.w	r3, #4294967295
 80039c2:	e009      	b.n	80039d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80039c4:	4b08      	ldr	r3, [pc, #32]	; (80039e8 <_sbrk+0x64>)
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80039ca:	4b07      	ldr	r3, [pc, #28]	; (80039e8 <_sbrk+0x64>)
 80039cc:	681a      	ldr	r2, [r3, #0]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	4413      	add	r3, r2
 80039d2:	4a05      	ldr	r2, [pc, #20]	; (80039e8 <_sbrk+0x64>)
 80039d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80039d6:	68fb      	ldr	r3, [r7, #12]
}
 80039d8:	4618      	mov	r0, r3
 80039da:	3718      	adds	r7, #24
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}
 80039e0:	200a0000 	.word	0x200a0000
 80039e4:	00000400 	.word	0x00000400
 80039e8:	200012d0 	.word	0x200012d0
 80039ec:	20001448 	.word	0x20001448

080039f0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80039f0:	b480      	push	{r7}
 80039f2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80039f4:	4b06      	ldr	r3, [pc, #24]	; (8003a10 <SystemInit+0x20>)
 80039f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039fa:	4a05      	ldr	r2, [pc, #20]	; (8003a10 <SystemInit+0x20>)
 80039fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003a00:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8003a04:	bf00      	nop
 8003a06:	46bd      	mov	sp, r7
 8003a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0c:	4770      	bx	lr
 8003a0e:	bf00      	nop
 8003a10:	e000ed00 	.word	0xe000ed00

08003a14 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8003a14:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003a4c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003a18:	f7ff ffea 	bl	80039f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003a1c:	480c      	ldr	r0, [pc, #48]	; (8003a50 <LoopForever+0x6>)
  ldr r1, =_edata
 8003a1e:	490d      	ldr	r1, [pc, #52]	; (8003a54 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003a20:	4a0d      	ldr	r2, [pc, #52]	; (8003a58 <LoopForever+0xe>)
  movs r3, #0
 8003a22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003a24:	e002      	b.n	8003a2c <LoopCopyDataInit>

08003a26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003a26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003a28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003a2a:	3304      	adds	r3, #4

08003a2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003a2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003a2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003a30:	d3f9      	bcc.n	8003a26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003a32:	4a0a      	ldr	r2, [pc, #40]	; (8003a5c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003a34:	4c0a      	ldr	r4, [pc, #40]	; (8003a60 <LoopForever+0x16>)
  movs r3, #0
 8003a36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003a38:	e001      	b.n	8003a3e <LoopFillZerobss>

08003a3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003a3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003a3c:	3204      	adds	r2, #4

08003a3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003a3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003a40:	d3fb      	bcc.n	8003a3a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003a42:	f006 f9c1 	bl	8009dc8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003a46:	f7fe fb3d 	bl	80020c4 <main>

08003a4a <LoopForever>:

LoopForever:
    b LoopForever
 8003a4a:	e7fe      	b.n	8003a4a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003a4c:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8003a50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003a54:	20000098 	.word	0x20000098
  ldr r2, =_sidata
 8003a58:	0800a860 	.word	0x0800a860
  ldr r2, =_sbss
 8003a5c:	20000098 	.word	0x20000098
  ldr r4, =_ebss
 8003a60:	20001444 	.word	0x20001444

08003a64 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003a64:	e7fe      	b.n	8003a64 <ADC1_IRQHandler>

08003a66 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003a66:	b580      	push	{r7, lr}
 8003a68:	b082      	sub	sp, #8
 8003a6a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003a70:	2003      	movs	r0, #3
 8003a72:	f000 ffc0 	bl	80049f6 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003a76:	200f      	movs	r0, #15
 8003a78:	f7ff feb2 	bl	80037e0 <HAL_InitTick>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d002      	beq.n	8003a88 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003a82:	2301      	movs	r3, #1
 8003a84:	71fb      	strb	r3, [r7, #7]
 8003a86:	e001      	b.n	8003a8c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003a88:	f7ff fb2c 	bl	80030e4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003a8c:	79fb      	ldrb	r3, [r7, #7]
}
 8003a8e:	4618      	mov	r0, r3
 8003a90:	3708      	adds	r7, #8
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bd80      	pop	{r7, pc}
	...

08003a98 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003a9c:	4b06      	ldr	r3, [pc, #24]	; (8003ab8 <HAL_IncTick+0x20>)
 8003a9e:	781b      	ldrb	r3, [r3, #0]
 8003aa0:	461a      	mov	r2, r3
 8003aa2:	4b06      	ldr	r3, [pc, #24]	; (8003abc <HAL_IncTick+0x24>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4413      	add	r3, r2
 8003aa8:	4a04      	ldr	r2, [pc, #16]	; (8003abc <HAL_IncTick+0x24>)
 8003aaa:	6013      	str	r3, [r2, #0]
}
 8003aac:	bf00      	nop
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab4:	4770      	bx	lr
 8003ab6:	bf00      	nop
 8003ab8:	20000044 	.word	0x20000044
 8003abc:	200012d4 	.word	0x200012d4

08003ac0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	af00      	add	r7, sp, #0
  return uwTick;
 8003ac4:	4b03      	ldr	r3, [pc, #12]	; (8003ad4 <HAL_GetTick+0x14>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	46bd      	mov	sp, r7
 8003acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad0:	4770      	bx	lr
 8003ad2:	bf00      	nop
 8003ad4:	200012d4 	.word	0x200012d4

08003ad8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003ad8:	b480      	push	{r7}
 8003ada:	b083      	sub	sp, #12
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
 8003ae0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	431a      	orrs	r2, r3
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	609a      	str	r2, [r3, #8]
}
 8003af2:	bf00      	nop
 8003af4:	370c      	adds	r7, #12
 8003af6:	46bd      	mov	sp, r7
 8003af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afc:	4770      	bx	lr

08003afe <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003afe:	b480      	push	{r7}
 8003b00:	b083      	sub	sp, #12
 8003b02:	af00      	add	r7, sp, #0
 8003b04:	6078      	str	r0, [r7, #4]
 8003b06:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	689b      	ldr	r3, [r3, #8]
 8003b0c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	431a      	orrs	r2, r3
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	609a      	str	r2, [r3, #8]
}
 8003b18:	bf00      	nop
 8003b1a:	370c      	adds	r7, #12
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b22:	4770      	bx	lr

08003b24 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003b24:	b480      	push	{r7}
 8003b26:	b083      	sub	sp, #12
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	689b      	ldr	r3, [r3, #8]
 8003b30:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003b34:	4618      	mov	r0, r3
 8003b36:	370c      	adds	r7, #12
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3e:	4770      	bx	lr

08003b40 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003b40:	b480      	push	{r7}
 8003b42:	b087      	sub	sp, #28
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	60f8      	str	r0, [r7, #12]
 8003b48:	60b9      	str	r1, [r7, #8]
 8003b4a:	607a      	str	r2, [r7, #4]
 8003b4c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	3360      	adds	r3, #96	; 0x60
 8003b52:	461a      	mov	r2, r3
 8003b54:	68bb      	ldr	r3, [r7, #8]
 8003b56:	009b      	lsls	r3, r3, #2
 8003b58:	4413      	add	r3, r2
 8003b5a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	681a      	ldr	r2, [r3, #0]
 8003b60:	4b08      	ldr	r3, [pc, #32]	; (8003b84 <LL_ADC_SetOffset+0x44>)
 8003b62:	4013      	ands	r3, r2
 8003b64:	687a      	ldr	r2, [r7, #4]
 8003b66:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8003b6a:	683a      	ldr	r2, [r7, #0]
 8003b6c:	430a      	orrs	r2, r1
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003b74:	697b      	ldr	r3, [r7, #20]
 8003b76:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003b78:	bf00      	nop
 8003b7a:	371c      	adds	r7, #28
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b82:	4770      	bx	lr
 8003b84:	03fff000 	.word	0x03fff000

08003b88 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b085      	sub	sp, #20
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
 8003b90:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	3360      	adds	r3, #96	; 0x60
 8003b96:	461a      	mov	r2, r3
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	009b      	lsls	r3, r3, #2
 8003b9c:	4413      	add	r3, r2
 8003b9e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	3714      	adds	r7, #20
 8003bac:	46bd      	mov	sp, r7
 8003bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb2:	4770      	bx	lr

08003bb4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003bb4:	b480      	push	{r7}
 8003bb6:	b087      	sub	sp, #28
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	60f8      	str	r0, [r7, #12]
 8003bbc:	60b9      	str	r1, [r7, #8]
 8003bbe:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	3360      	adds	r3, #96	; 0x60
 8003bc4:	461a      	mov	r2, r3
 8003bc6:	68bb      	ldr	r3, [r7, #8]
 8003bc8:	009b      	lsls	r3, r3, #2
 8003bca:	4413      	add	r3, r2
 8003bcc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003bce:	697b      	ldr	r3, [r7, #20]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	431a      	orrs	r2, r3
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003bde:	bf00      	nop
 8003be0:	371c      	adds	r7, #28
 8003be2:	46bd      	mov	sp, r7
 8003be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be8:	4770      	bx	lr

08003bea <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8003bea:	b480      	push	{r7}
 8003bec:	b083      	sub	sp, #12
 8003bee:	af00      	add	r7, sp, #0
 8003bf0:	6078      	str	r0, [r7, #4]
 8003bf2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	695b      	ldr	r3, [r3, #20]
 8003bf8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	431a      	orrs	r2, r3
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	615a      	str	r2, [r3, #20]
}
 8003c04:	bf00      	nop
 8003c06:	370c      	adds	r7, #12
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0e:	4770      	bx	lr

08003c10 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003c10:	b480      	push	{r7}
 8003c12:	b087      	sub	sp, #28
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	60f8      	str	r0, [r7, #12]
 8003c18:	60b9      	str	r1, [r7, #8]
 8003c1a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	3330      	adds	r3, #48	; 0x30
 8003c20:	461a      	mov	r2, r3
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	0a1b      	lsrs	r3, r3, #8
 8003c26:	009b      	lsls	r3, r3, #2
 8003c28:	f003 030c 	and.w	r3, r3, #12
 8003c2c:	4413      	add	r3, r2
 8003c2e:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003c30:	697b      	ldr	r3, [r7, #20]
 8003c32:	681a      	ldr	r2, [r3, #0]
 8003c34:	68bb      	ldr	r3, [r7, #8]
 8003c36:	f003 031f 	and.w	r3, r3, #31
 8003c3a:	211f      	movs	r1, #31
 8003c3c:	fa01 f303 	lsl.w	r3, r1, r3
 8003c40:	43db      	mvns	r3, r3
 8003c42:	401a      	ands	r2, r3
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	0e9b      	lsrs	r3, r3, #26
 8003c48:	f003 011f 	and.w	r1, r3, #31
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	f003 031f 	and.w	r3, r3, #31
 8003c52:	fa01 f303 	lsl.w	r3, r1, r3
 8003c56:	431a      	orrs	r2, r3
 8003c58:	697b      	ldr	r3, [r7, #20]
 8003c5a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003c5c:	bf00      	nop
 8003c5e:	371c      	adds	r7, #28
 8003c60:	46bd      	mov	sp, r7
 8003c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c66:	4770      	bx	lr

08003c68 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b087      	sub	sp, #28
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	60f8      	str	r0, [r7, #12]
 8003c70:	60b9      	str	r1, [r7, #8]
 8003c72:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	3314      	adds	r3, #20
 8003c78:	461a      	mov	r2, r3
 8003c7a:	68bb      	ldr	r3, [r7, #8]
 8003c7c:	0e5b      	lsrs	r3, r3, #25
 8003c7e:	009b      	lsls	r3, r3, #2
 8003c80:	f003 0304 	and.w	r3, r3, #4
 8003c84:	4413      	add	r3, r2
 8003c86:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003c88:	697b      	ldr	r3, [r7, #20]
 8003c8a:	681a      	ldr	r2, [r3, #0]
 8003c8c:	68bb      	ldr	r3, [r7, #8]
 8003c8e:	0d1b      	lsrs	r3, r3, #20
 8003c90:	f003 031f 	and.w	r3, r3, #31
 8003c94:	2107      	movs	r1, #7
 8003c96:	fa01 f303 	lsl.w	r3, r1, r3
 8003c9a:	43db      	mvns	r3, r3
 8003c9c:	401a      	ands	r2, r3
 8003c9e:	68bb      	ldr	r3, [r7, #8]
 8003ca0:	0d1b      	lsrs	r3, r3, #20
 8003ca2:	f003 031f 	and.w	r3, r3, #31
 8003ca6:	6879      	ldr	r1, [r7, #4]
 8003ca8:	fa01 f303 	lsl.w	r3, r1, r3
 8003cac:	431a      	orrs	r2, r3
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003cb2:	bf00      	nop
 8003cb4:	371c      	adds	r7, #28
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbc:	4770      	bx	lr
	...

08003cc0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b085      	sub	sp, #20
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	60f8      	str	r0, [r7, #12]
 8003cc8:	60b9      	str	r1, [r7, #8]
 8003cca:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cd8:	43db      	mvns	r3, r3
 8003cda:	401a      	ands	r2, r3
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	f003 0318 	and.w	r3, r3, #24
 8003ce2:	4908      	ldr	r1, [pc, #32]	; (8003d04 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003ce4:	40d9      	lsrs	r1, r3
 8003ce6:	68bb      	ldr	r3, [r7, #8]
 8003ce8:	400b      	ands	r3, r1
 8003cea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cee:	431a      	orrs	r2, r3
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003cf6:	bf00      	nop
 8003cf8:	3714      	adds	r7, #20
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d00:	4770      	bx	lr
 8003d02:	bf00      	nop
 8003d04:	0007ffff 	.word	0x0007ffff

08003d08 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	b083      	sub	sp, #12
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	689b      	ldr	r3, [r3, #8]
 8003d14:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8003d18:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003d1c:	687a      	ldr	r2, [r7, #4]
 8003d1e:	6093      	str	r3, [r2, #8]
}
 8003d20:	bf00      	nop
 8003d22:	370c      	adds	r7, #12
 8003d24:	46bd      	mov	sp, r7
 8003d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2a:	4770      	bx	lr

08003d2c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b083      	sub	sp, #12
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	689b      	ldr	r3, [r3, #8]
 8003d38:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003d3c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003d40:	d101      	bne.n	8003d46 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003d42:	2301      	movs	r3, #1
 8003d44:	e000      	b.n	8003d48 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003d46:	2300      	movs	r3, #0
}
 8003d48:	4618      	mov	r0, r3
 8003d4a:	370c      	adds	r7, #12
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d52:	4770      	bx	lr

08003d54 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b083      	sub	sp, #12
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	689b      	ldr	r3, [r3, #8]
 8003d60:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8003d64:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003d68:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003d70:	bf00      	nop
 8003d72:	370c      	adds	r7, #12
 8003d74:	46bd      	mov	sp, r7
 8003d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7a:	4770      	bx	lr

08003d7c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	b083      	sub	sp, #12
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	689b      	ldr	r3, [r3, #8]
 8003d88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d8c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003d90:	d101      	bne.n	8003d96 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003d92:	2301      	movs	r3, #1
 8003d94:	e000      	b.n	8003d98 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003d96:	2300      	movs	r3, #0
}
 8003d98:	4618      	mov	r0, r3
 8003d9a:	370c      	adds	r7, #12
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da2:	4770      	bx	lr

08003da4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003da4:	b480      	push	{r7}
 8003da6:	b083      	sub	sp, #12
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	689b      	ldr	r3, [r3, #8]
 8003db0:	f003 0301 	and.w	r3, r3, #1
 8003db4:	2b01      	cmp	r3, #1
 8003db6:	d101      	bne.n	8003dbc <LL_ADC_IsEnabled+0x18>
 8003db8:	2301      	movs	r3, #1
 8003dba:	e000      	b.n	8003dbe <LL_ADC_IsEnabled+0x1a>
 8003dbc:	2300      	movs	r3, #0
}
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	370c      	adds	r7, #12
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc8:	4770      	bx	lr

08003dca <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003dca:	b480      	push	{r7}
 8003dcc:	b083      	sub	sp, #12
 8003dce:	af00      	add	r7, sp, #0
 8003dd0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	689b      	ldr	r3, [r3, #8]
 8003dd6:	f003 0304 	and.w	r3, r3, #4
 8003dda:	2b04      	cmp	r3, #4
 8003ddc:	d101      	bne.n	8003de2 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003dde:	2301      	movs	r3, #1
 8003de0:	e000      	b.n	8003de4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003de2:	2300      	movs	r3, #0
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	370c      	adds	r7, #12
 8003de8:	46bd      	mov	sp, r7
 8003dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dee:	4770      	bx	lr

08003df0 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003df0:	b480      	push	{r7}
 8003df2:	b083      	sub	sp, #12
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	689b      	ldr	r3, [r3, #8]
 8003dfc:	f003 0308 	and.w	r3, r3, #8
 8003e00:	2b08      	cmp	r3, #8
 8003e02:	d101      	bne.n	8003e08 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003e04:	2301      	movs	r3, #1
 8003e06:	e000      	b.n	8003e0a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003e08:	2300      	movs	r3, #0
}
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	370c      	adds	r7, #12
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e14:	4770      	bx	lr
	...

08003e18 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b088      	sub	sp, #32
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e20:	2300      	movs	r3, #0
 8003e22:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003e24:	2300      	movs	r3, #0
 8003e26:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d101      	bne.n	8003e32 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	e129      	b.n	8004086 <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	691b      	ldr	r3, [r3, #16]
 8003e36:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d109      	bne.n	8003e54 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003e40:	6878      	ldr	r0, [r7, #4]
 8003e42:	f7ff f973 	bl	800312c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2200      	movs	r2, #0
 8003e4a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2200      	movs	r2, #0
 8003e50:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	4618      	mov	r0, r3
 8003e5a:	f7ff ff67 	bl	8003d2c <LL_ADC_IsDeepPowerDownEnabled>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d004      	beq.n	8003e6e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	4618      	mov	r0, r3
 8003e6a:	f7ff ff4d 	bl	8003d08 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4618      	mov	r0, r3
 8003e74:	f7ff ff82 	bl	8003d7c <LL_ADC_IsInternalRegulatorEnabled>
 8003e78:	4603      	mov	r3, r0
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d115      	bne.n	8003eaa <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4618      	mov	r0, r3
 8003e84:	f7ff ff66 	bl	8003d54 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003e88:	4b81      	ldr	r3, [pc, #516]	; (8004090 <HAL_ADC_Init+0x278>)
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	099b      	lsrs	r3, r3, #6
 8003e8e:	4a81      	ldr	r2, [pc, #516]	; (8004094 <HAL_ADC_Init+0x27c>)
 8003e90:	fba2 2303 	umull	r2, r3, r2, r3
 8003e94:	099b      	lsrs	r3, r3, #6
 8003e96:	3301      	adds	r3, #1
 8003e98:	005b      	lsls	r3, r3, #1
 8003e9a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003e9c:	e002      	b.n	8003ea4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	3b01      	subs	r3, #1
 8003ea2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d1f9      	bne.n	8003e9e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f7ff ff64 	bl	8003d7c <LL_ADC_IsInternalRegulatorEnabled>
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d10d      	bne.n	8003ed6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ebe:	f043 0210 	orr.w	r2, r3, #16
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003eca:	f043 0201 	orr.w	r2, r3, #1
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4618      	mov	r0, r3
 8003edc:	f7ff ff75 	bl	8003dca <LL_ADC_REG_IsConversionOngoing>
 8003ee0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ee6:	f003 0310 	and.w	r3, r3, #16
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	f040 80c2 	bne.w	8004074 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003ef0:	697b      	ldr	r3, [r7, #20]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	f040 80be 	bne.w	8004074 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003efc:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003f00:	f043 0202 	orr.w	r2, r3, #2
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	f7ff ff49 	bl	8003da4 <LL_ADC_IsEnabled>
 8003f12:	4603      	mov	r3, r0
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d10b      	bne.n	8003f30 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003f18:	485f      	ldr	r0, [pc, #380]	; (8004098 <HAL_ADC_Init+0x280>)
 8003f1a:	f7ff ff43 	bl	8003da4 <LL_ADC_IsEnabled>
 8003f1e:	4603      	mov	r3, r0
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d105      	bne.n	8003f30 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	4619      	mov	r1, r3
 8003f2a:	485c      	ldr	r0, [pc, #368]	; (800409c <HAL_ADC_Init+0x284>)
 8003f2c:	f7ff fdd4 	bl	8003ad8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	7e5b      	ldrb	r3, [r3, #25]
 8003f34:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003f3a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003f40:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8003f46:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f4e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003f50:	4313      	orrs	r3, r2
 8003f52:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f5a:	2b01      	cmp	r3, #1
 8003f5c:	d106      	bne.n	8003f6c <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f62:	3b01      	subs	r3, #1
 8003f64:	045b      	lsls	r3, r3, #17
 8003f66:	69ba      	ldr	r2, [r7, #24]
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d009      	beq.n	8003f88 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f78:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f80:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003f82:	69ba      	ldr	r2, [r7, #24]
 8003f84:	4313      	orrs	r3, r2
 8003f86:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	68da      	ldr	r2, [r3, #12]
 8003f8e:	4b44      	ldr	r3, [pc, #272]	; (80040a0 <HAL_ADC_Init+0x288>)
 8003f90:	4013      	ands	r3, r2
 8003f92:	687a      	ldr	r2, [r7, #4]
 8003f94:	6812      	ldr	r2, [r2, #0]
 8003f96:	69b9      	ldr	r1, [r7, #24]
 8003f98:	430b      	orrs	r3, r1
 8003f9a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	f7ff ff25 	bl	8003df0 <LL_ADC_INJ_IsConversionOngoing>
 8003fa6:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003fa8:	697b      	ldr	r3, [r7, #20]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d140      	bne.n	8004030 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d13d      	bne.n	8004030 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	7e1b      	ldrb	r3, [r3, #24]
 8003fbc:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003fbe:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003fc6:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003fc8:	4313      	orrs	r3, r2
 8003fca:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	68db      	ldr	r3, [r3, #12]
 8003fd2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003fd6:	f023 0306 	bic.w	r3, r3, #6
 8003fda:	687a      	ldr	r2, [r7, #4]
 8003fdc:	6812      	ldr	r2, [r2, #0]
 8003fde:	69b9      	ldr	r1, [r7, #24]
 8003fe0:	430b      	orrs	r3, r1
 8003fe2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003fea:	2b01      	cmp	r3, #1
 8003fec:	d118      	bne.n	8004020 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	691b      	ldr	r3, [r3, #16]
 8003ff4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003ff8:	f023 0304 	bic.w	r3, r3, #4
 8003ffc:	687a      	ldr	r2, [r7, #4]
 8003ffe:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8004000:	687a      	ldr	r2, [r7, #4]
 8004002:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004004:	4311      	orrs	r1, r2
 8004006:	687a      	ldr	r2, [r7, #4]
 8004008:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800400a:	4311      	orrs	r1, r2
 800400c:	687a      	ldr	r2, [r7, #4]
 800400e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004010:	430a      	orrs	r2, r1
 8004012:	431a      	orrs	r2, r3
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f042 0201 	orr.w	r2, r2, #1
 800401c:	611a      	str	r2, [r3, #16]
 800401e:	e007      	b.n	8004030 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	691a      	ldr	r2, [r3, #16]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f022 0201 	bic.w	r2, r2, #1
 800402e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	691b      	ldr	r3, [r3, #16]
 8004034:	2b01      	cmp	r3, #1
 8004036:	d10c      	bne.n	8004052 <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800403e:	f023 010f 	bic.w	r1, r3, #15
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	69db      	ldr	r3, [r3, #28]
 8004046:	1e5a      	subs	r2, r3, #1
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	430a      	orrs	r2, r1
 800404e:	631a      	str	r2, [r3, #48]	; 0x30
 8004050:	e007      	b.n	8004062 <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f022 020f 	bic.w	r2, r2, #15
 8004060:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004066:	f023 0303 	bic.w	r3, r3, #3
 800406a:	f043 0201 	orr.w	r2, r3, #1
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	659a      	str	r2, [r3, #88]	; 0x58
 8004072:	e007      	b.n	8004084 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004078:	f043 0210 	orr.w	r2, r3, #16
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004084:	7ffb      	ldrb	r3, [r7, #31]
}
 8004086:	4618      	mov	r0, r3
 8004088:	3720      	adds	r7, #32
 800408a:	46bd      	mov	sp, r7
 800408c:	bd80      	pop	{r7, pc}
 800408e:	bf00      	nop
 8004090:	2000003c 	.word	0x2000003c
 8004094:	053e2d63 	.word	0x053e2d63
 8004098:	50040000 	.word	0x50040000
 800409c:	50040300 	.word	0x50040300
 80040a0:	fff0c007 	.word	0xfff0c007

080040a4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b0b6      	sub	sp, #216	; 0xd8
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
 80040ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80040ae:	2300      	movs	r3, #0
 80040b0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80040b4:	2300      	movs	r3, #0
 80040b6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80040be:	2b01      	cmp	r3, #1
 80040c0:	d101      	bne.n	80040c6 <HAL_ADC_ConfigChannel+0x22>
 80040c2:	2302      	movs	r3, #2
 80040c4:	e3d5      	b.n	8004872 <HAL_ADC_ConfigChannel+0x7ce>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2201      	movs	r2, #1
 80040ca:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	4618      	mov	r0, r3
 80040d4:	f7ff fe79 	bl	8003dca <LL_ADC_REG_IsConversionOngoing>
 80040d8:	4603      	mov	r3, r0
 80040da:	2b00      	cmp	r3, #0
 80040dc:	f040 83ba 	bne.w	8004854 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	2b05      	cmp	r3, #5
 80040ee:	d824      	bhi.n	800413a <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	3b02      	subs	r3, #2
 80040f6:	2b03      	cmp	r3, #3
 80040f8:	d81b      	bhi.n	8004132 <HAL_ADC_ConfigChannel+0x8e>
 80040fa:	a201      	add	r2, pc, #4	; (adr r2, 8004100 <HAL_ADC_ConfigChannel+0x5c>)
 80040fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004100:	08004111 	.word	0x08004111
 8004104:	08004119 	.word	0x08004119
 8004108:	08004121 	.word	0x08004121
 800410c:	08004129 	.word	0x08004129
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8004110:	230c      	movs	r3, #12
 8004112:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8004116:	e010      	b.n	800413a <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8004118:	2312      	movs	r3, #18
 800411a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 800411e:	e00c      	b.n	800413a <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8004120:	2318      	movs	r3, #24
 8004122:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8004126:	e008      	b.n	800413a <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8004128:	f44f 7380 	mov.w	r3, #256	; 0x100
 800412c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8004130:	e003      	b.n	800413a <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8004132:	2306      	movs	r3, #6
 8004134:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8004138:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6818      	ldr	r0, [r3, #0]
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	461a      	mov	r2, r3
 8004144:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8004148:	f7ff fd62 	bl	8003c10 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4618      	mov	r0, r3
 8004152:	f7ff fe3a 	bl	8003dca <LL_ADC_REG_IsConversionOngoing>
 8004156:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4618      	mov	r0, r3
 8004160:	f7ff fe46 	bl	8003df0 <LL_ADC_INJ_IsConversionOngoing>
 8004164:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004168:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800416c:	2b00      	cmp	r3, #0
 800416e:	f040 81bf 	bne.w	80044f0 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004172:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004176:	2b00      	cmp	r3, #0
 8004178:	f040 81ba 	bne.w	80044f0 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800417c:	683b      	ldr	r3, [r7, #0]
 800417e:	689b      	ldr	r3, [r3, #8]
 8004180:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004184:	d10f      	bne.n	80041a6 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6818      	ldr	r0, [r3, #0]
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	2200      	movs	r2, #0
 8004190:	4619      	mov	r1, r3
 8004192:	f7ff fd69 	bl	8003c68 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800419e:	4618      	mov	r0, r3
 80041a0:	f7ff fd23 	bl	8003bea <LL_ADC_SetSamplingTimeCommonConfig>
 80041a4:	e00e      	b.n	80041c4 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6818      	ldr	r0, [r3, #0]
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	6819      	ldr	r1, [r3, #0]
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	689b      	ldr	r3, [r3, #8]
 80041b2:	461a      	mov	r2, r3
 80041b4:	f7ff fd58 	bl	8003c68 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	2100      	movs	r1, #0
 80041be:	4618      	mov	r0, r3
 80041c0:	f7ff fd13 	bl	8003bea <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	695a      	ldr	r2, [r3, #20]
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	68db      	ldr	r3, [r3, #12]
 80041ce:	08db      	lsrs	r3, r3, #3
 80041d0:	f003 0303 	and.w	r3, r3, #3
 80041d4:	005b      	lsls	r3, r3, #1
 80041d6:	fa02 f303 	lsl.w	r3, r2, r3
 80041da:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	691b      	ldr	r3, [r3, #16]
 80041e2:	2b04      	cmp	r3, #4
 80041e4:	d00a      	beq.n	80041fc <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6818      	ldr	r0, [r3, #0]
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	6919      	ldr	r1, [r3, #16]
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	681a      	ldr	r2, [r3, #0]
 80041f2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80041f6:	f7ff fca3 	bl	8003b40 <LL_ADC_SetOffset>
 80041fa:	e179      	b.n	80044f0 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	2100      	movs	r1, #0
 8004202:	4618      	mov	r0, r3
 8004204:	f7ff fcc0 	bl	8003b88 <LL_ADC_GetOffsetChannel>
 8004208:	4603      	mov	r3, r0
 800420a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800420e:	2b00      	cmp	r3, #0
 8004210:	d10a      	bne.n	8004228 <HAL_ADC_ConfigChannel+0x184>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	2100      	movs	r1, #0
 8004218:	4618      	mov	r0, r3
 800421a:	f7ff fcb5 	bl	8003b88 <LL_ADC_GetOffsetChannel>
 800421e:	4603      	mov	r3, r0
 8004220:	0e9b      	lsrs	r3, r3, #26
 8004222:	f003 021f 	and.w	r2, r3, #31
 8004226:	e01e      	b.n	8004266 <HAL_ADC_ConfigChannel+0x1c2>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	2100      	movs	r1, #0
 800422e:	4618      	mov	r0, r3
 8004230:	f7ff fcaa 	bl	8003b88 <LL_ADC_GetOffsetChannel>
 8004234:	4603      	mov	r3, r0
 8004236:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800423a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800423e:	fa93 f3a3 	rbit	r3, r3
 8004242:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004246:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800424a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800424e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004252:	2b00      	cmp	r3, #0
 8004254:	d101      	bne.n	800425a <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8004256:	2320      	movs	r3, #32
 8004258:	e004      	b.n	8004264 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 800425a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800425e:	fab3 f383 	clz	r3, r3
 8004262:	b2db      	uxtb	r3, r3
 8004264:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800426e:	2b00      	cmp	r3, #0
 8004270:	d105      	bne.n	800427e <HAL_ADC_ConfigChannel+0x1da>
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	0e9b      	lsrs	r3, r3, #26
 8004278:	f003 031f 	and.w	r3, r3, #31
 800427c:	e018      	b.n	80042b0 <HAL_ADC_ConfigChannel+0x20c>
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004286:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800428a:	fa93 f3a3 	rbit	r3, r3
 800428e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 8004292:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004296:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 800429a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d101      	bne.n	80042a6 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 80042a2:	2320      	movs	r3, #32
 80042a4:	e004      	b.n	80042b0 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 80042a6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80042aa:	fab3 f383 	clz	r3, r3
 80042ae:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80042b0:	429a      	cmp	r2, r3
 80042b2:	d106      	bne.n	80042c2 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	2200      	movs	r2, #0
 80042ba:	2100      	movs	r1, #0
 80042bc:	4618      	mov	r0, r3
 80042be:	f7ff fc79 	bl	8003bb4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	2101      	movs	r1, #1
 80042c8:	4618      	mov	r0, r3
 80042ca:	f7ff fc5d 	bl	8003b88 <LL_ADC_GetOffsetChannel>
 80042ce:	4603      	mov	r3, r0
 80042d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d10a      	bne.n	80042ee <HAL_ADC_ConfigChannel+0x24a>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	2101      	movs	r1, #1
 80042de:	4618      	mov	r0, r3
 80042e0:	f7ff fc52 	bl	8003b88 <LL_ADC_GetOffsetChannel>
 80042e4:	4603      	mov	r3, r0
 80042e6:	0e9b      	lsrs	r3, r3, #26
 80042e8:	f003 021f 	and.w	r2, r3, #31
 80042ec:	e01e      	b.n	800432c <HAL_ADC_ConfigChannel+0x288>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	2101      	movs	r1, #1
 80042f4:	4618      	mov	r0, r3
 80042f6:	f7ff fc47 	bl	8003b88 <LL_ADC_GetOffsetChannel>
 80042fa:	4603      	mov	r3, r0
 80042fc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004300:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004304:	fa93 f3a3 	rbit	r3, r3
 8004308:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 800430c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004310:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8004314:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004318:	2b00      	cmp	r3, #0
 800431a:	d101      	bne.n	8004320 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 800431c:	2320      	movs	r3, #32
 800431e:	e004      	b.n	800432a <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8004320:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004324:	fab3 f383 	clz	r3, r3
 8004328:	b2db      	uxtb	r3, r3
 800432a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004334:	2b00      	cmp	r3, #0
 8004336:	d105      	bne.n	8004344 <HAL_ADC_ConfigChannel+0x2a0>
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	0e9b      	lsrs	r3, r3, #26
 800433e:	f003 031f 	and.w	r3, r3, #31
 8004342:	e018      	b.n	8004376 <HAL_ADC_ConfigChannel+0x2d2>
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800434c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004350:	fa93 f3a3 	rbit	r3, r3
 8004354:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 8004358:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800435c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 8004360:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004364:	2b00      	cmp	r3, #0
 8004366:	d101      	bne.n	800436c <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8004368:	2320      	movs	r3, #32
 800436a:	e004      	b.n	8004376 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 800436c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004370:	fab3 f383 	clz	r3, r3
 8004374:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004376:	429a      	cmp	r2, r3
 8004378:	d106      	bne.n	8004388 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	2200      	movs	r2, #0
 8004380:	2101      	movs	r1, #1
 8004382:	4618      	mov	r0, r3
 8004384:	f7ff fc16 	bl	8003bb4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	2102      	movs	r1, #2
 800438e:	4618      	mov	r0, r3
 8004390:	f7ff fbfa 	bl	8003b88 <LL_ADC_GetOffsetChannel>
 8004394:	4603      	mov	r3, r0
 8004396:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800439a:	2b00      	cmp	r3, #0
 800439c:	d10a      	bne.n	80043b4 <HAL_ADC_ConfigChannel+0x310>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	2102      	movs	r1, #2
 80043a4:	4618      	mov	r0, r3
 80043a6:	f7ff fbef 	bl	8003b88 <LL_ADC_GetOffsetChannel>
 80043aa:	4603      	mov	r3, r0
 80043ac:	0e9b      	lsrs	r3, r3, #26
 80043ae:	f003 021f 	and.w	r2, r3, #31
 80043b2:	e01e      	b.n	80043f2 <HAL_ADC_ConfigChannel+0x34e>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	2102      	movs	r1, #2
 80043ba:	4618      	mov	r0, r3
 80043bc:	f7ff fbe4 	bl	8003b88 <LL_ADC_GetOffsetChannel>
 80043c0:	4603      	mov	r3, r0
 80043c2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043c6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80043ca:	fa93 f3a3 	rbit	r3, r3
 80043ce:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 80043d2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80043d6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 80043da:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d101      	bne.n	80043e6 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 80043e2:	2320      	movs	r3, #32
 80043e4:	e004      	b.n	80043f0 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 80043e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80043ea:	fab3 f383 	clz	r3, r3
 80043ee:	b2db      	uxtb	r3, r3
 80043f0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d105      	bne.n	800440a <HAL_ADC_ConfigChannel+0x366>
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	0e9b      	lsrs	r3, r3, #26
 8004404:	f003 031f 	and.w	r3, r3, #31
 8004408:	e014      	b.n	8004434 <HAL_ADC_ConfigChannel+0x390>
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004410:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004412:	fa93 f3a3 	rbit	r3, r3
 8004416:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8004418:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800441a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 800441e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004422:	2b00      	cmp	r3, #0
 8004424:	d101      	bne.n	800442a <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8004426:	2320      	movs	r3, #32
 8004428:	e004      	b.n	8004434 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 800442a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800442e:	fab3 f383 	clz	r3, r3
 8004432:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004434:	429a      	cmp	r2, r3
 8004436:	d106      	bne.n	8004446 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	2200      	movs	r2, #0
 800443e:	2102      	movs	r1, #2
 8004440:	4618      	mov	r0, r3
 8004442:	f7ff fbb7 	bl	8003bb4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	2103      	movs	r1, #3
 800444c:	4618      	mov	r0, r3
 800444e:	f7ff fb9b 	bl	8003b88 <LL_ADC_GetOffsetChannel>
 8004452:	4603      	mov	r3, r0
 8004454:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004458:	2b00      	cmp	r3, #0
 800445a:	d10a      	bne.n	8004472 <HAL_ADC_ConfigChannel+0x3ce>
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	2103      	movs	r1, #3
 8004462:	4618      	mov	r0, r3
 8004464:	f7ff fb90 	bl	8003b88 <LL_ADC_GetOffsetChannel>
 8004468:	4603      	mov	r3, r0
 800446a:	0e9b      	lsrs	r3, r3, #26
 800446c:	f003 021f 	and.w	r2, r3, #31
 8004470:	e017      	b.n	80044a2 <HAL_ADC_ConfigChannel+0x3fe>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	2103      	movs	r1, #3
 8004478:	4618      	mov	r0, r3
 800447a:	f7ff fb85 	bl	8003b88 <LL_ADC_GetOffsetChannel>
 800447e:	4603      	mov	r3, r0
 8004480:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004482:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004484:	fa93 f3a3 	rbit	r3, r3
 8004488:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800448a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800448c:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 800448e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004490:	2b00      	cmp	r3, #0
 8004492:	d101      	bne.n	8004498 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8004494:	2320      	movs	r3, #32
 8004496:	e003      	b.n	80044a0 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8004498:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800449a:	fab3 f383 	clz	r3, r3
 800449e:	b2db      	uxtb	r3, r3
 80044a0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d105      	bne.n	80044ba <HAL_ADC_ConfigChannel+0x416>
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	0e9b      	lsrs	r3, r3, #26
 80044b4:	f003 031f 	and.w	r3, r3, #31
 80044b8:	e011      	b.n	80044de <HAL_ADC_ConfigChannel+0x43a>
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044c0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80044c2:	fa93 f3a3 	rbit	r3, r3
 80044c6:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 80044c8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80044ca:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 80044cc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d101      	bne.n	80044d6 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 80044d2:	2320      	movs	r3, #32
 80044d4:	e003      	b.n	80044de <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 80044d6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80044d8:	fab3 f383 	clz	r3, r3
 80044dc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80044de:	429a      	cmp	r2, r3
 80044e0:	d106      	bne.n	80044f0 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	2200      	movs	r2, #0
 80044e8:	2103      	movs	r1, #3
 80044ea:	4618      	mov	r0, r3
 80044ec:	f7ff fb62 	bl	8003bb4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4618      	mov	r0, r3
 80044f6:	f7ff fc55 	bl	8003da4 <LL_ADC_IsEnabled>
 80044fa:	4603      	mov	r3, r0
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	f040 813f 	bne.w	8004780 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6818      	ldr	r0, [r3, #0]
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	6819      	ldr	r1, [r3, #0]
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	68db      	ldr	r3, [r3, #12]
 800450e:	461a      	mov	r2, r3
 8004510:	f7ff fbd6 	bl	8003cc0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	68db      	ldr	r3, [r3, #12]
 8004518:	4a8e      	ldr	r2, [pc, #568]	; (8004754 <HAL_ADC_ConfigChannel+0x6b0>)
 800451a:	4293      	cmp	r3, r2
 800451c:	f040 8130 	bne.w	8004780 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800452c:	2b00      	cmp	r3, #0
 800452e:	d10b      	bne.n	8004548 <HAL_ADC_ConfigChannel+0x4a4>
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	0e9b      	lsrs	r3, r3, #26
 8004536:	3301      	adds	r3, #1
 8004538:	f003 031f 	and.w	r3, r3, #31
 800453c:	2b09      	cmp	r3, #9
 800453e:	bf94      	ite	ls
 8004540:	2301      	movls	r3, #1
 8004542:	2300      	movhi	r3, #0
 8004544:	b2db      	uxtb	r3, r3
 8004546:	e019      	b.n	800457c <HAL_ADC_ConfigChannel+0x4d8>
 8004548:	683b      	ldr	r3, [r7, #0]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800454e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004550:	fa93 f3a3 	rbit	r3, r3
 8004554:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8004556:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004558:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 800455a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800455c:	2b00      	cmp	r3, #0
 800455e:	d101      	bne.n	8004564 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8004560:	2320      	movs	r3, #32
 8004562:	e003      	b.n	800456c <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8004564:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004566:	fab3 f383 	clz	r3, r3
 800456a:	b2db      	uxtb	r3, r3
 800456c:	3301      	adds	r3, #1
 800456e:	f003 031f 	and.w	r3, r3, #31
 8004572:	2b09      	cmp	r3, #9
 8004574:	bf94      	ite	ls
 8004576:	2301      	movls	r3, #1
 8004578:	2300      	movhi	r3, #0
 800457a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800457c:	2b00      	cmp	r3, #0
 800457e:	d079      	beq.n	8004674 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004588:	2b00      	cmp	r3, #0
 800458a:	d107      	bne.n	800459c <HAL_ADC_ConfigChannel+0x4f8>
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	0e9b      	lsrs	r3, r3, #26
 8004592:	3301      	adds	r3, #1
 8004594:	069b      	lsls	r3, r3, #26
 8004596:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800459a:	e015      	b.n	80045c8 <HAL_ADC_ConfigChannel+0x524>
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80045a4:	fa93 f3a3 	rbit	r3, r3
 80045a8:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 80045aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80045ac:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 80045ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d101      	bne.n	80045b8 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 80045b4:	2320      	movs	r3, #32
 80045b6:	e003      	b.n	80045c0 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 80045b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80045ba:	fab3 f383 	clz	r3, r3
 80045be:	b2db      	uxtb	r3, r3
 80045c0:	3301      	adds	r3, #1
 80045c2:	069b      	lsls	r3, r3, #26
 80045c4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d109      	bne.n	80045e8 <HAL_ADC_ConfigChannel+0x544>
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	0e9b      	lsrs	r3, r3, #26
 80045da:	3301      	adds	r3, #1
 80045dc:	f003 031f 	and.w	r3, r3, #31
 80045e0:	2101      	movs	r1, #1
 80045e2:	fa01 f303 	lsl.w	r3, r1, r3
 80045e6:	e017      	b.n	8004618 <HAL_ADC_ConfigChannel+0x574>
 80045e8:	683b      	ldr	r3, [r7, #0]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80045f0:	fa93 f3a3 	rbit	r3, r3
 80045f4:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 80045f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80045f8:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 80045fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d101      	bne.n	8004604 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8004600:	2320      	movs	r3, #32
 8004602:	e003      	b.n	800460c <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8004604:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004606:	fab3 f383 	clz	r3, r3
 800460a:	b2db      	uxtb	r3, r3
 800460c:	3301      	adds	r3, #1
 800460e:	f003 031f 	and.w	r3, r3, #31
 8004612:	2101      	movs	r1, #1
 8004614:	fa01 f303 	lsl.w	r3, r1, r3
 8004618:	ea42 0103 	orr.w	r1, r2, r3
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004624:	2b00      	cmp	r3, #0
 8004626:	d10a      	bne.n	800463e <HAL_ADC_ConfigChannel+0x59a>
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	0e9b      	lsrs	r3, r3, #26
 800462e:	3301      	adds	r3, #1
 8004630:	f003 021f 	and.w	r2, r3, #31
 8004634:	4613      	mov	r3, r2
 8004636:	005b      	lsls	r3, r3, #1
 8004638:	4413      	add	r3, r2
 800463a:	051b      	lsls	r3, r3, #20
 800463c:	e018      	b.n	8004670 <HAL_ADC_ConfigChannel+0x5cc>
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004644:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004646:	fa93 f3a3 	rbit	r3, r3
 800464a:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 800464c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800464e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8004650:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004652:	2b00      	cmp	r3, #0
 8004654:	d101      	bne.n	800465a <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8004656:	2320      	movs	r3, #32
 8004658:	e003      	b.n	8004662 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 800465a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800465c:	fab3 f383 	clz	r3, r3
 8004660:	b2db      	uxtb	r3, r3
 8004662:	3301      	adds	r3, #1
 8004664:	f003 021f 	and.w	r2, r3, #31
 8004668:	4613      	mov	r3, r2
 800466a:	005b      	lsls	r3, r3, #1
 800466c:	4413      	add	r3, r2
 800466e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004670:	430b      	orrs	r3, r1
 8004672:	e080      	b.n	8004776 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800467c:	2b00      	cmp	r3, #0
 800467e:	d107      	bne.n	8004690 <HAL_ADC_ConfigChannel+0x5ec>
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	0e9b      	lsrs	r3, r3, #26
 8004686:	3301      	adds	r3, #1
 8004688:	069b      	lsls	r3, r3, #26
 800468a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800468e:	e015      	b.n	80046bc <HAL_ADC_ConfigChannel+0x618>
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004696:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004698:	fa93 f3a3 	rbit	r3, r3
 800469c:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 800469e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 80046a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d101      	bne.n	80046ac <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 80046a8:	2320      	movs	r3, #32
 80046aa:	e003      	b.n	80046b4 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 80046ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046ae:	fab3 f383 	clz	r3, r3
 80046b2:	b2db      	uxtb	r3, r3
 80046b4:	3301      	adds	r3, #1
 80046b6:	069b      	lsls	r3, r3, #26
 80046b8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d109      	bne.n	80046dc <HAL_ADC_ConfigChannel+0x638>
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	0e9b      	lsrs	r3, r3, #26
 80046ce:	3301      	adds	r3, #1
 80046d0:	f003 031f 	and.w	r3, r3, #31
 80046d4:	2101      	movs	r1, #1
 80046d6:	fa01 f303 	lsl.w	r3, r1, r3
 80046da:	e017      	b.n	800470c <HAL_ADC_ConfigChannel+0x668>
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046e2:	69fb      	ldr	r3, [r7, #28]
 80046e4:	fa93 f3a3 	rbit	r3, r3
 80046e8:	61bb      	str	r3, [r7, #24]
  return result;
 80046ea:	69bb      	ldr	r3, [r7, #24]
 80046ec:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80046ee:	6a3b      	ldr	r3, [r7, #32]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d101      	bne.n	80046f8 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 80046f4:	2320      	movs	r3, #32
 80046f6:	e003      	b.n	8004700 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 80046f8:	6a3b      	ldr	r3, [r7, #32]
 80046fa:	fab3 f383 	clz	r3, r3
 80046fe:	b2db      	uxtb	r3, r3
 8004700:	3301      	adds	r3, #1
 8004702:	f003 031f 	and.w	r3, r3, #31
 8004706:	2101      	movs	r1, #1
 8004708:	fa01 f303 	lsl.w	r3, r1, r3
 800470c:	ea42 0103 	orr.w	r1, r2, r3
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004718:	2b00      	cmp	r3, #0
 800471a:	d10d      	bne.n	8004738 <HAL_ADC_ConfigChannel+0x694>
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	0e9b      	lsrs	r3, r3, #26
 8004722:	3301      	adds	r3, #1
 8004724:	f003 021f 	and.w	r2, r3, #31
 8004728:	4613      	mov	r3, r2
 800472a:	005b      	lsls	r3, r3, #1
 800472c:	4413      	add	r3, r2
 800472e:	3b1e      	subs	r3, #30
 8004730:	051b      	lsls	r3, r3, #20
 8004732:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004736:	e01d      	b.n	8004774 <HAL_ADC_ConfigChannel+0x6d0>
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800473e:	693b      	ldr	r3, [r7, #16]
 8004740:	fa93 f3a3 	rbit	r3, r3
 8004744:	60fb      	str	r3, [r7, #12]
  return result;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800474a:	697b      	ldr	r3, [r7, #20]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d103      	bne.n	8004758 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8004750:	2320      	movs	r3, #32
 8004752:	e005      	b.n	8004760 <HAL_ADC_ConfigChannel+0x6bc>
 8004754:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	fab3 f383 	clz	r3, r3
 800475e:	b2db      	uxtb	r3, r3
 8004760:	3301      	adds	r3, #1
 8004762:	f003 021f 	and.w	r2, r3, #31
 8004766:	4613      	mov	r3, r2
 8004768:	005b      	lsls	r3, r3, #1
 800476a:	4413      	add	r3, r2
 800476c:	3b1e      	subs	r3, #30
 800476e:	051b      	lsls	r3, r3, #20
 8004770:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004774:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8004776:	683a      	ldr	r2, [r7, #0]
 8004778:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800477a:	4619      	mov	r1, r3
 800477c:	f7ff fa74 	bl	8003c68 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	681a      	ldr	r2, [r3, #0]
 8004784:	4b3d      	ldr	r3, [pc, #244]	; (800487c <HAL_ADC_ConfigChannel+0x7d8>)
 8004786:	4013      	ands	r3, r2
 8004788:	2b00      	cmp	r3, #0
 800478a:	d06c      	beq.n	8004866 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800478c:	483c      	ldr	r0, [pc, #240]	; (8004880 <HAL_ADC_ConfigChannel+0x7dc>)
 800478e:	f7ff f9c9 	bl	8003b24 <LL_ADC_GetCommonPathInternalCh>
 8004792:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4a3a      	ldr	r2, [pc, #232]	; (8004884 <HAL_ADC_ConfigChannel+0x7e0>)
 800479c:	4293      	cmp	r3, r2
 800479e:	d127      	bne.n	80047f0 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80047a0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80047a4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d121      	bne.n	80047f0 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a35      	ldr	r2, [pc, #212]	; (8004888 <HAL_ADC_ConfigChannel+0x7e4>)
 80047b2:	4293      	cmp	r3, r2
 80047b4:	d157      	bne.n	8004866 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80047b6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80047ba:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80047be:	4619      	mov	r1, r3
 80047c0:	482f      	ldr	r0, [pc, #188]	; (8004880 <HAL_ADC_ConfigChannel+0x7dc>)
 80047c2:	f7ff f99c 	bl	8003afe <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80047c6:	4b31      	ldr	r3, [pc, #196]	; (800488c <HAL_ADC_ConfigChannel+0x7e8>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	099b      	lsrs	r3, r3, #6
 80047cc:	4a30      	ldr	r2, [pc, #192]	; (8004890 <HAL_ADC_ConfigChannel+0x7ec>)
 80047ce:	fba2 2303 	umull	r2, r3, r2, r3
 80047d2:	099b      	lsrs	r3, r3, #6
 80047d4:	1c5a      	adds	r2, r3, #1
 80047d6:	4613      	mov	r3, r2
 80047d8:	005b      	lsls	r3, r3, #1
 80047da:	4413      	add	r3, r2
 80047dc:	009b      	lsls	r3, r3, #2
 80047de:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80047e0:	e002      	b.n	80047e8 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	3b01      	subs	r3, #1
 80047e6:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d1f9      	bne.n	80047e2 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80047ee:	e03a      	b.n	8004866 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	4a27      	ldr	r2, [pc, #156]	; (8004894 <HAL_ADC_ConfigChannel+0x7f0>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d113      	bne.n	8004822 <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80047fa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80047fe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004802:	2b00      	cmp	r3, #0
 8004804:	d10d      	bne.n	8004822 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	4a1f      	ldr	r2, [pc, #124]	; (8004888 <HAL_ADC_ConfigChannel+0x7e4>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d12a      	bne.n	8004866 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004810:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004814:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004818:	4619      	mov	r1, r3
 800481a:	4819      	ldr	r0, [pc, #100]	; (8004880 <HAL_ADC_ConfigChannel+0x7dc>)
 800481c:	f7ff f96f 	bl	8003afe <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004820:	e021      	b.n	8004866 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4a1c      	ldr	r2, [pc, #112]	; (8004898 <HAL_ADC_ConfigChannel+0x7f4>)
 8004828:	4293      	cmp	r3, r2
 800482a:	d11c      	bne.n	8004866 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800482c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004830:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004834:	2b00      	cmp	r3, #0
 8004836:	d116      	bne.n	8004866 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4a12      	ldr	r2, [pc, #72]	; (8004888 <HAL_ADC_ConfigChannel+0x7e4>)
 800483e:	4293      	cmp	r3, r2
 8004840:	d111      	bne.n	8004866 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004842:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004846:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800484a:	4619      	mov	r1, r3
 800484c:	480c      	ldr	r0, [pc, #48]	; (8004880 <HAL_ADC_ConfigChannel+0x7dc>)
 800484e:	f7ff f956 	bl	8003afe <LL_ADC_SetCommonPathInternalCh>
 8004852:	e008      	b.n	8004866 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004858:	f043 0220 	orr.w	r2, r3, #32
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8004860:	2301      	movs	r3, #1
 8004862:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2200      	movs	r2, #0
 800486a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 800486e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8004872:	4618      	mov	r0, r3
 8004874:	37d8      	adds	r7, #216	; 0xd8
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}
 800487a:	bf00      	nop
 800487c:	80080000 	.word	0x80080000
 8004880:	50040300 	.word	0x50040300
 8004884:	c7520000 	.word	0xc7520000
 8004888:	50040000 	.word	0x50040000
 800488c:	2000003c 	.word	0x2000003c
 8004890:	053e2d63 	.word	0x053e2d63
 8004894:	cb840000 	.word	0xcb840000
 8004898:	80000001 	.word	0x80000001

0800489c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800489c:	b480      	push	{r7}
 800489e:	b085      	sub	sp, #20
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	f003 0307 	and.w	r3, r3, #7
 80048aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80048ac:	4b0c      	ldr	r3, [pc, #48]	; (80048e0 <__NVIC_SetPriorityGrouping+0x44>)
 80048ae:	68db      	ldr	r3, [r3, #12]
 80048b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80048b2:	68ba      	ldr	r2, [r7, #8]
 80048b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80048b8:	4013      	ands	r3, r2
 80048ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80048c0:	68bb      	ldr	r3, [r7, #8]
 80048c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80048c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80048c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80048cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80048ce:	4a04      	ldr	r2, [pc, #16]	; (80048e0 <__NVIC_SetPriorityGrouping+0x44>)
 80048d0:	68bb      	ldr	r3, [r7, #8]
 80048d2:	60d3      	str	r3, [r2, #12]
}
 80048d4:	bf00      	nop
 80048d6:	3714      	adds	r7, #20
 80048d8:	46bd      	mov	sp, r7
 80048da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048de:	4770      	bx	lr
 80048e0:	e000ed00 	.word	0xe000ed00

080048e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80048e4:	b480      	push	{r7}
 80048e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80048e8:	4b04      	ldr	r3, [pc, #16]	; (80048fc <__NVIC_GetPriorityGrouping+0x18>)
 80048ea:	68db      	ldr	r3, [r3, #12]
 80048ec:	0a1b      	lsrs	r3, r3, #8
 80048ee:	f003 0307 	and.w	r3, r3, #7
}
 80048f2:	4618      	mov	r0, r3
 80048f4:	46bd      	mov	sp, r7
 80048f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048fa:	4770      	bx	lr
 80048fc:	e000ed00 	.word	0xe000ed00

08004900 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004900:	b480      	push	{r7}
 8004902:	b083      	sub	sp, #12
 8004904:	af00      	add	r7, sp, #0
 8004906:	4603      	mov	r3, r0
 8004908:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800490a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800490e:	2b00      	cmp	r3, #0
 8004910:	db0b      	blt.n	800492a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004912:	79fb      	ldrb	r3, [r7, #7]
 8004914:	f003 021f 	and.w	r2, r3, #31
 8004918:	4907      	ldr	r1, [pc, #28]	; (8004938 <__NVIC_EnableIRQ+0x38>)
 800491a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800491e:	095b      	lsrs	r3, r3, #5
 8004920:	2001      	movs	r0, #1
 8004922:	fa00 f202 	lsl.w	r2, r0, r2
 8004926:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800492a:	bf00      	nop
 800492c:	370c      	adds	r7, #12
 800492e:	46bd      	mov	sp, r7
 8004930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004934:	4770      	bx	lr
 8004936:	bf00      	nop
 8004938:	e000e100 	.word	0xe000e100

0800493c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800493c:	b480      	push	{r7}
 800493e:	b083      	sub	sp, #12
 8004940:	af00      	add	r7, sp, #0
 8004942:	4603      	mov	r3, r0
 8004944:	6039      	str	r1, [r7, #0]
 8004946:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004948:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800494c:	2b00      	cmp	r3, #0
 800494e:	db0a      	blt.n	8004966 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	b2da      	uxtb	r2, r3
 8004954:	490c      	ldr	r1, [pc, #48]	; (8004988 <__NVIC_SetPriority+0x4c>)
 8004956:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800495a:	0112      	lsls	r2, r2, #4
 800495c:	b2d2      	uxtb	r2, r2
 800495e:	440b      	add	r3, r1
 8004960:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004964:	e00a      	b.n	800497c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	b2da      	uxtb	r2, r3
 800496a:	4908      	ldr	r1, [pc, #32]	; (800498c <__NVIC_SetPriority+0x50>)
 800496c:	79fb      	ldrb	r3, [r7, #7]
 800496e:	f003 030f 	and.w	r3, r3, #15
 8004972:	3b04      	subs	r3, #4
 8004974:	0112      	lsls	r2, r2, #4
 8004976:	b2d2      	uxtb	r2, r2
 8004978:	440b      	add	r3, r1
 800497a:	761a      	strb	r2, [r3, #24]
}
 800497c:	bf00      	nop
 800497e:	370c      	adds	r7, #12
 8004980:	46bd      	mov	sp, r7
 8004982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004986:	4770      	bx	lr
 8004988:	e000e100 	.word	0xe000e100
 800498c:	e000ed00 	.word	0xe000ed00

08004990 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004990:	b480      	push	{r7}
 8004992:	b089      	sub	sp, #36	; 0x24
 8004994:	af00      	add	r7, sp, #0
 8004996:	60f8      	str	r0, [r7, #12]
 8004998:	60b9      	str	r1, [r7, #8]
 800499a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	f003 0307 	and.w	r3, r3, #7
 80049a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80049a4:	69fb      	ldr	r3, [r7, #28]
 80049a6:	f1c3 0307 	rsb	r3, r3, #7
 80049aa:	2b04      	cmp	r3, #4
 80049ac:	bf28      	it	cs
 80049ae:	2304      	movcs	r3, #4
 80049b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80049b2:	69fb      	ldr	r3, [r7, #28]
 80049b4:	3304      	adds	r3, #4
 80049b6:	2b06      	cmp	r3, #6
 80049b8:	d902      	bls.n	80049c0 <NVIC_EncodePriority+0x30>
 80049ba:	69fb      	ldr	r3, [r7, #28]
 80049bc:	3b03      	subs	r3, #3
 80049be:	e000      	b.n	80049c2 <NVIC_EncodePriority+0x32>
 80049c0:	2300      	movs	r3, #0
 80049c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049c4:	f04f 32ff 	mov.w	r2, #4294967295
 80049c8:	69bb      	ldr	r3, [r7, #24]
 80049ca:	fa02 f303 	lsl.w	r3, r2, r3
 80049ce:	43da      	mvns	r2, r3
 80049d0:	68bb      	ldr	r3, [r7, #8]
 80049d2:	401a      	ands	r2, r3
 80049d4:	697b      	ldr	r3, [r7, #20]
 80049d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80049d8:	f04f 31ff 	mov.w	r1, #4294967295
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	fa01 f303 	lsl.w	r3, r1, r3
 80049e2:	43d9      	mvns	r1, r3
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049e8:	4313      	orrs	r3, r2
         );
}
 80049ea:	4618      	mov	r0, r3
 80049ec:	3724      	adds	r7, #36	; 0x24
 80049ee:	46bd      	mov	sp, r7
 80049f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f4:	4770      	bx	lr

080049f6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80049f6:	b580      	push	{r7, lr}
 80049f8:	b082      	sub	sp, #8
 80049fa:	af00      	add	r7, sp, #0
 80049fc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80049fe:	6878      	ldr	r0, [r7, #4]
 8004a00:	f7ff ff4c 	bl	800489c <__NVIC_SetPriorityGrouping>
}
 8004a04:	bf00      	nop
 8004a06:	3708      	adds	r7, #8
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	bd80      	pop	{r7, pc}

08004a0c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b086      	sub	sp, #24
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	4603      	mov	r3, r0
 8004a14:	60b9      	str	r1, [r7, #8]
 8004a16:	607a      	str	r2, [r7, #4]
 8004a18:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004a1e:	f7ff ff61 	bl	80048e4 <__NVIC_GetPriorityGrouping>
 8004a22:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004a24:	687a      	ldr	r2, [r7, #4]
 8004a26:	68b9      	ldr	r1, [r7, #8]
 8004a28:	6978      	ldr	r0, [r7, #20]
 8004a2a:	f7ff ffb1 	bl	8004990 <NVIC_EncodePriority>
 8004a2e:	4602      	mov	r2, r0
 8004a30:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a34:	4611      	mov	r1, r2
 8004a36:	4618      	mov	r0, r3
 8004a38:	f7ff ff80 	bl	800493c <__NVIC_SetPriority>
}
 8004a3c:	bf00      	nop
 8004a3e:	3718      	adds	r7, #24
 8004a40:	46bd      	mov	sp, r7
 8004a42:	bd80      	pop	{r7, pc}

08004a44 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b082      	sub	sp, #8
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	4603      	mov	r3, r0
 8004a4c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004a52:	4618      	mov	r0, r3
 8004a54:	f7ff ff54 	bl	8004900 <__NVIC_EnableIRQ>
}
 8004a58:	bf00      	nop
 8004a5a:	3708      	adds	r7, #8
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	bd80      	pop	{r7, pc}

08004a60 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b082      	sub	sp, #8
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d101      	bne.n	8004a72 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8004a6e:	2301      	movs	r3, #1
 8004a70:	e0ac      	b.n	8004bcc <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	4618      	mov	r0, r3
 8004a78:	f000 f8b2 	bl	8004be0 <DFSDM_GetChannelFromInstance>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	4a55      	ldr	r2, [pc, #340]	; (8004bd4 <HAL_DFSDM_ChannelInit+0x174>)
 8004a80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d001      	beq.n	8004a8c <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	e09f      	b.n	8004bcc <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8004a8c:	6878      	ldr	r0, [r7, #4]
 8004a8e:	f7fe fb8d 	bl	80031ac <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8004a92:	4b51      	ldr	r3, [pc, #324]	; (8004bd8 <HAL_DFSDM_ChannelInit+0x178>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	3301      	adds	r3, #1
 8004a98:	4a4f      	ldr	r2, [pc, #316]	; (8004bd8 <HAL_DFSDM_ChannelInit+0x178>)
 8004a9a:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8004a9c:	4b4e      	ldr	r3, [pc, #312]	; (8004bd8 <HAL_DFSDM_ChannelInit+0x178>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	2b01      	cmp	r3, #1
 8004aa2:	d125      	bne.n	8004af0 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8004aa4:	4b4d      	ldr	r3, [pc, #308]	; (8004bdc <HAL_DFSDM_ChannelInit+0x17c>)
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	4a4c      	ldr	r2, [pc, #304]	; (8004bdc <HAL_DFSDM_ChannelInit+0x17c>)
 8004aaa:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004aae:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8004ab0:	4b4a      	ldr	r3, [pc, #296]	; (8004bdc <HAL_DFSDM_ChannelInit+0x17c>)
 8004ab2:	681a      	ldr	r2, [r3, #0]
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	689b      	ldr	r3, [r3, #8]
 8004ab8:	4948      	ldr	r1, [pc, #288]	; (8004bdc <HAL_DFSDM_ChannelInit+0x17c>)
 8004aba:	4313      	orrs	r3, r2
 8004abc:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8004abe:	4b47      	ldr	r3, [pc, #284]	; (8004bdc <HAL_DFSDM_ChannelInit+0x17c>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a46      	ldr	r2, [pc, #280]	; (8004bdc <HAL_DFSDM_ChannelInit+0x17c>)
 8004ac4:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8004ac8:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	791b      	ldrb	r3, [r3, #4]
 8004ace:	2b01      	cmp	r3, #1
 8004ad0:	d108      	bne.n	8004ae4 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8004ad2:	4b42      	ldr	r3, [pc, #264]	; (8004bdc <HAL_DFSDM_ChannelInit+0x17c>)
 8004ad4:	681a      	ldr	r2, [r3, #0]
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	68db      	ldr	r3, [r3, #12]
 8004ada:	3b01      	subs	r3, #1
 8004adc:	041b      	lsls	r3, r3, #16
 8004ade:	493f      	ldr	r1, [pc, #252]	; (8004bdc <HAL_DFSDM_ChannelInit+0x17c>)
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8004ae4:	4b3d      	ldr	r3, [pc, #244]	; (8004bdc <HAL_DFSDM_ChannelInit+0x17c>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a3c      	ldr	r2, [pc, #240]	; (8004bdc <HAL_DFSDM_ChannelInit+0x17c>)
 8004aea:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004aee:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8004afe:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	6819      	ldr	r1, [r3, #0]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8004b0e:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8004b14:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	430a      	orrs	r2, r1
 8004b1c:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	681a      	ldr	r2, [r3, #0]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f022 020f 	bic.w	r2, r2, #15
 8004b2c:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	6819      	ldr	r1, [r3, #0]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8004b3c:	431a      	orrs	r2, r3
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	430a      	orrs	r2, r1
 8004b44:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	689a      	ldr	r2, [r3, #8]
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8004b54:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	6899      	ldr	r1, [r3, #8]
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b64:	3b01      	subs	r3, #1
 8004b66:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8004b68:	431a      	orrs	r2, r3
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	430a      	orrs	r2, r1
 8004b70:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	685a      	ldr	r2, [r3, #4]
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f002 0207 	and.w	r2, r2, #7
 8004b80:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	6859      	ldr	r1, [r3, #4]
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b8c:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b92:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8004b94:	431a      	orrs	r2, r3
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	430a      	orrs	r2, r1
 8004b9c:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	681a      	ldr	r2, [r3, #0]
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004bac:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2201      	movs	r2, #1
 8004bb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	4618      	mov	r0, r3
 8004bbc:	f000 f810 	bl	8004be0 <DFSDM_GetChannelFromInstance>
 8004bc0:	4602      	mov	r2, r0
 8004bc2:	4904      	ldr	r1, [pc, #16]	; (8004bd4 <HAL_DFSDM_ChannelInit+0x174>)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 8004bca:	2300      	movs	r3, #0
}
 8004bcc:	4618      	mov	r0, r3
 8004bce:	3708      	adds	r7, #8
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bd80      	pop	{r7, pc}
 8004bd4:	200012dc 	.word	0x200012dc
 8004bd8:	200012d8 	.word	0x200012d8
 8004bdc:	40016000 	.word	0x40016000

08004be0 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 8004be0:	b480      	push	{r7}
 8004be2:	b085      	sub	sp, #20
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	4a1c      	ldr	r2, [pc, #112]	; (8004c5c <DFSDM_GetChannelFromInstance+0x7c>)
 8004bec:	4293      	cmp	r3, r2
 8004bee:	d102      	bne.n	8004bf6 <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	60fb      	str	r3, [r7, #12]
 8004bf4:	e02b      	b.n	8004c4e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	4a19      	ldr	r2, [pc, #100]	; (8004c60 <DFSDM_GetChannelFromInstance+0x80>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d102      	bne.n	8004c04 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 8004bfe:	2301      	movs	r3, #1
 8004c00:	60fb      	str	r3, [r7, #12]
 8004c02:	e024      	b.n	8004c4e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	4a17      	ldr	r2, [pc, #92]	; (8004c64 <DFSDM_GetChannelFromInstance+0x84>)
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	d102      	bne.n	8004c12 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 8004c0c:	2302      	movs	r3, #2
 8004c0e:	60fb      	str	r3, [r7, #12]
 8004c10:	e01d      	b.n	8004c4e <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	4a14      	ldr	r2, [pc, #80]	; (8004c68 <DFSDM_GetChannelFromInstance+0x88>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d102      	bne.n	8004c20 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 8004c1a:	2304      	movs	r3, #4
 8004c1c:	60fb      	str	r3, [r7, #12]
 8004c1e:	e016      	b.n	8004c4e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	4a12      	ldr	r2, [pc, #72]	; (8004c6c <DFSDM_GetChannelFromInstance+0x8c>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d102      	bne.n	8004c2e <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 8004c28:	2305      	movs	r3, #5
 8004c2a:	60fb      	str	r3, [r7, #12]
 8004c2c:	e00f      	b.n	8004c4e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	4a0f      	ldr	r2, [pc, #60]	; (8004c70 <DFSDM_GetChannelFromInstance+0x90>)
 8004c32:	4293      	cmp	r3, r2
 8004c34:	d102      	bne.n	8004c3c <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 8004c36:	2306      	movs	r3, #6
 8004c38:	60fb      	str	r3, [r7, #12]
 8004c3a:	e008      	b.n	8004c4e <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	4a0d      	ldr	r2, [pc, #52]	; (8004c74 <DFSDM_GetChannelFromInstance+0x94>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d102      	bne.n	8004c4a <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8004c44:	2307      	movs	r3, #7
 8004c46:	60fb      	str	r3, [r7, #12]
 8004c48:	e001      	b.n	8004c4e <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8004c4a:	2303      	movs	r3, #3
 8004c4c:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
}
 8004c50:	4618      	mov	r0, r3
 8004c52:	3714      	adds	r7, #20
 8004c54:	46bd      	mov	sp, r7
 8004c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5a:	4770      	bx	lr
 8004c5c:	40016000 	.word	0x40016000
 8004c60:	40016020 	.word	0x40016020
 8004c64:	40016040 	.word	0x40016040
 8004c68:	40016080 	.word	0x40016080
 8004c6c:	400160a0 	.word	0x400160a0
 8004c70:	400160c0 	.word	0x400160c0
 8004c74:	400160e0 	.word	0x400160e0

08004c78 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004c78:	b480      	push	{r7}
 8004c7a:	b085      	sub	sp, #20
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c80:	2300      	movs	r3, #0
 8004c82:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004c8a:	b2db      	uxtb	r3, r3
 8004c8c:	2b02      	cmp	r3, #2
 8004c8e:	d008      	beq.n	8004ca2 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2204      	movs	r2, #4
 8004c94:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	e040      	b.n	8004d24 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	681a      	ldr	r2, [r3, #0]
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	f022 020e 	bic.w	r2, r2, #14
 8004cb0:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004cbc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004cc0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	681a      	ldr	r2, [r3, #0]
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f022 0201 	bic.w	r2, r2, #1
 8004cd0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cd6:	f003 021c 	and.w	r2, r3, #28
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cde:	2101      	movs	r1, #1
 8004ce0:	fa01 f202 	lsl.w	r2, r1, r2
 8004ce4:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cea:	687a      	ldr	r2, [r7, #4]
 8004cec:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004cee:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d00c      	beq.n	8004d12 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cfc:	681a      	ldr	r2, [r3, #0]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d02:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004d06:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d0c:	687a      	ldr	r2, [r7, #4]
 8004d0e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004d10:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2201      	movs	r2, #1
 8004d16:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8004d22:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004d24:	4618      	mov	r0, r3
 8004d26:	3714      	adds	r7, #20
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2e:	4770      	bx	lr

08004d30 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	b084      	sub	sp, #16
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d38:	2300      	movs	r3, #0
 8004d3a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004d42:	b2db      	uxtb	r3, r3
 8004d44:	2b02      	cmp	r3, #2
 8004d46:	d005      	beq.n	8004d54 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2204      	movs	r2, #4
 8004d4c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	73fb      	strb	r3, [r7, #15]
 8004d52:	e047      	b.n	8004de4 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	681a      	ldr	r2, [r3, #0]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f022 020e 	bic.w	r2, r2, #14
 8004d62:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	681a      	ldr	r2, [r3, #0]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f022 0201 	bic.w	r2, r2, #1
 8004d72:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d78:	681a      	ldr	r2, [r3, #0]
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004d7e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004d82:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d88:	f003 021c 	and.w	r2, r3, #28
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d90:	2101      	movs	r1, #1
 8004d92:	fa01 f202 	lsl.w	r2, r1, r2
 8004d96:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d9c:	687a      	ldr	r2, [r7, #4]
 8004d9e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004da0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d00c      	beq.n	8004dc4 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dae:	681a      	ldr	r2, [r3, #0]
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004db4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004db8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004dbe:	687a      	ldr	r2, [r7, #4]
 8004dc0:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004dc2:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d003      	beq.n	8004de4 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004de0:	6878      	ldr	r0, [r7, #4]
 8004de2:	4798      	blx	r3
    }
  }
  return status;
 8004de4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004de6:	4618      	mov	r0, r3
 8004de8:	3710      	adds	r7, #16
 8004dea:	46bd      	mov	sp, r7
 8004dec:	bd80      	pop	{r7, pc}
	...

08004df0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004df0:	b480      	push	{r7}
 8004df2:	b087      	sub	sp, #28
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
 8004df8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004dfe:	e166      	b.n	80050ce <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	681a      	ldr	r2, [r3, #0]
 8004e04:	2101      	movs	r1, #1
 8004e06:	697b      	ldr	r3, [r7, #20]
 8004e08:	fa01 f303 	lsl.w	r3, r1, r3
 8004e0c:	4013      	ands	r3, r2
 8004e0e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	f000 8158 	beq.w	80050c8 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	f003 0303 	and.w	r3, r3, #3
 8004e20:	2b01      	cmp	r3, #1
 8004e22:	d005      	beq.n	8004e30 <HAL_GPIO_Init+0x40>
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	685b      	ldr	r3, [r3, #4]
 8004e28:	f003 0303 	and.w	r3, r3, #3
 8004e2c:	2b02      	cmp	r3, #2
 8004e2e:	d130      	bne.n	8004e92 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	689b      	ldr	r3, [r3, #8]
 8004e34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004e36:	697b      	ldr	r3, [r7, #20]
 8004e38:	005b      	lsls	r3, r3, #1
 8004e3a:	2203      	movs	r2, #3
 8004e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004e40:	43db      	mvns	r3, r3
 8004e42:	693a      	ldr	r2, [r7, #16]
 8004e44:	4013      	ands	r3, r2
 8004e46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	68da      	ldr	r2, [r3, #12]
 8004e4c:	697b      	ldr	r3, [r7, #20]
 8004e4e:	005b      	lsls	r3, r3, #1
 8004e50:	fa02 f303 	lsl.w	r3, r2, r3
 8004e54:	693a      	ldr	r2, [r7, #16]
 8004e56:	4313      	orrs	r3, r2
 8004e58:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	693a      	ldr	r2, [r7, #16]
 8004e5e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004e66:	2201      	movs	r2, #1
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e6e:	43db      	mvns	r3, r3
 8004e70:	693a      	ldr	r2, [r7, #16]
 8004e72:	4013      	ands	r3, r2
 8004e74:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	091b      	lsrs	r3, r3, #4
 8004e7c:	f003 0201 	and.w	r2, r3, #1
 8004e80:	697b      	ldr	r3, [r7, #20]
 8004e82:	fa02 f303 	lsl.w	r3, r2, r3
 8004e86:	693a      	ldr	r2, [r7, #16]
 8004e88:	4313      	orrs	r3, r2
 8004e8a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	693a      	ldr	r2, [r7, #16]
 8004e90:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	f003 0303 	and.w	r3, r3, #3
 8004e9a:	2b03      	cmp	r3, #3
 8004e9c:	d017      	beq.n	8004ece <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	68db      	ldr	r3, [r3, #12]
 8004ea2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	005b      	lsls	r3, r3, #1
 8004ea8:	2203      	movs	r2, #3
 8004eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8004eae:	43db      	mvns	r3, r3
 8004eb0:	693a      	ldr	r2, [r7, #16]
 8004eb2:	4013      	ands	r3, r2
 8004eb4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	689a      	ldr	r2, [r3, #8]
 8004eba:	697b      	ldr	r3, [r7, #20]
 8004ebc:	005b      	lsls	r3, r3, #1
 8004ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8004ec2:	693a      	ldr	r2, [r7, #16]
 8004ec4:	4313      	orrs	r3, r2
 8004ec6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	693a      	ldr	r2, [r7, #16]
 8004ecc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	f003 0303 	and.w	r3, r3, #3
 8004ed6:	2b02      	cmp	r3, #2
 8004ed8:	d123      	bne.n	8004f22 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	08da      	lsrs	r2, r3, #3
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	3208      	adds	r2, #8
 8004ee2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ee6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004ee8:	697b      	ldr	r3, [r7, #20]
 8004eea:	f003 0307 	and.w	r3, r3, #7
 8004eee:	009b      	lsls	r3, r3, #2
 8004ef0:	220f      	movs	r2, #15
 8004ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ef6:	43db      	mvns	r3, r3
 8004ef8:	693a      	ldr	r2, [r7, #16]
 8004efa:	4013      	ands	r3, r2
 8004efc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	691a      	ldr	r2, [r3, #16]
 8004f02:	697b      	ldr	r3, [r7, #20]
 8004f04:	f003 0307 	and.w	r3, r3, #7
 8004f08:	009b      	lsls	r3, r3, #2
 8004f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f0e:	693a      	ldr	r2, [r7, #16]
 8004f10:	4313      	orrs	r3, r2
 8004f12:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004f14:	697b      	ldr	r3, [r7, #20]
 8004f16:	08da      	lsrs	r2, r3, #3
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	3208      	adds	r2, #8
 8004f1c:	6939      	ldr	r1, [r7, #16]
 8004f1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	005b      	lsls	r3, r3, #1
 8004f2c:	2203      	movs	r2, #3
 8004f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f32:	43db      	mvns	r3, r3
 8004f34:	693a      	ldr	r2, [r7, #16]
 8004f36:	4013      	ands	r3, r2
 8004f38:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	f003 0203 	and.w	r2, r3, #3
 8004f42:	697b      	ldr	r3, [r7, #20]
 8004f44:	005b      	lsls	r3, r3, #1
 8004f46:	fa02 f303 	lsl.w	r3, r2, r3
 8004f4a:	693a      	ldr	r2, [r7, #16]
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	693a      	ldr	r2, [r7, #16]
 8004f54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	f000 80b2 	beq.w	80050c8 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004f64:	4b61      	ldr	r3, [pc, #388]	; (80050ec <HAL_GPIO_Init+0x2fc>)
 8004f66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f68:	4a60      	ldr	r2, [pc, #384]	; (80050ec <HAL_GPIO_Init+0x2fc>)
 8004f6a:	f043 0301 	orr.w	r3, r3, #1
 8004f6e:	6613      	str	r3, [r2, #96]	; 0x60
 8004f70:	4b5e      	ldr	r3, [pc, #376]	; (80050ec <HAL_GPIO_Init+0x2fc>)
 8004f72:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f74:	f003 0301 	and.w	r3, r3, #1
 8004f78:	60bb      	str	r3, [r7, #8]
 8004f7a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004f7c:	4a5c      	ldr	r2, [pc, #368]	; (80050f0 <HAL_GPIO_Init+0x300>)
 8004f7e:	697b      	ldr	r3, [r7, #20]
 8004f80:	089b      	lsrs	r3, r3, #2
 8004f82:	3302      	adds	r3, #2
 8004f84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f88:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004f8a:	697b      	ldr	r3, [r7, #20]
 8004f8c:	f003 0303 	and.w	r3, r3, #3
 8004f90:	009b      	lsls	r3, r3, #2
 8004f92:	220f      	movs	r2, #15
 8004f94:	fa02 f303 	lsl.w	r3, r2, r3
 8004f98:	43db      	mvns	r3, r3
 8004f9a:	693a      	ldr	r2, [r7, #16]
 8004f9c:	4013      	ands	r3, r2
 8004f9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004fa6:	d02b      	beq.n	8005000 <HAL_GPIO_Init+0x210>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	4a52      	ldr	r2, [pc, #328]	; (80050f4 <HAL_GPIO_Init+0x304>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d025      	beq.n	8004ffc <HAL_GPIO_Init+0x20c>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	4a51      	ldr	r2, [pc, #324]	; (80050f8 <HAL_GPIO_Init+0x308>)
 8004fb4:	4293      	cmp	r3, r2
 8004fb6:	d01f      	beq.n	8004ff8 <HAL_GPIO_Init+0x208>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	4a50      	ldr	r2, [pc, #320]	; (80050fc <HAL_GPIO_Init+0x30c>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d019      	beq.n	8004ff4 <HAL_GPIO_Init+0x204>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	4a4f      	ldr	r2, [pc, #316]	; (8005100 <HAL_GPIO_Init+0x310>)
 8004fc4:	4293      	cmp	r3, r2
 8004fc6:	d013      	beq.n	8004ff0 <HAL_GPIO_Init+0x200>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	4a4e      	ldr	r2, [pc, #312]	; (8005104 <HAL_GPIO_Init+0x314>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d00d      	beq.n	8004fec <HAL_GPIO_Init+0x1fc>
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	4a4d      	ldr	r2, [pc, #308]	; (8005108 <HAL_GPIO_Init+0x318>)
 8004fd4:	4293      	cmp	r3, r2
 8004fd6:	d007      	beq.n	8004fe8 <HAL_GPIO_Init+0x1f8>
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	4a4c      	ldr	r2, [pc, #304]	; (800510c <HAL_GPIO_Init+0x31c>)
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	d101      	bne.n	8004fe4 <HAL_GPIO_Init+0x1f4>
 8004fe0:	2307      	movs	r3, #7
 8004fe2:	e00e      	b.n	8005002 <HAL_GPIO_Init+0x212>
 8004fe4:	2308      	movs	r3, #8
 8004fe6:	e00c      	b.n	8005002 <HAL_GPIO_Init+0x212>
 8004fe8:	2306      	movs	r3, #6
 8004fea:	e00a      	b.n	8005002 <HAL_GPIO_Init+0x212>
 8004fec:	2305      	movs	r3, #5
 8004fee:	e008      	b.n	8005002 <HAL_GPIO_Init+0x212>
 8004ff0:	2304      	movs	r3, #4
 8004ff2:	e006      	b.n	8005002 <HAL_GPIO_Init+0x212>
 8004ff4:	2303      	movs	r3, #3
 8004ff6:	e004      	b.n	8005002 <HAL_GPIO_Init+0x212>
 8004ff8:	2302      	movs	r3, #2
 8004ffa:	e002      	b.n	8005002 <HAL_GPIO_Init+0x212>
 8004ffc:	2301      	movs	r3, #1
 8004ffe:	e000      	b.n	8005002 <HAL_GPIO_Init+0x212>
 8005000:	2300      	movs	r3, #0
 8005002:	697a      	ldr	r2, [r7, #20]
 8005004:	f002 0203 	and.w	r2, r2, #3
 8005008:	0092      	lsls	r2, r2, #2
 800500a:	4093      	lsls	r3, r2
 800500c:	693a      	ldr	r2, [r7, #16]
 800500e:	4313      	orrs	r3, r2
 8005010:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005012:	4937      	ldr	r1, [pc, #220]	; (80050f0 <HAL_GPIO_Init+0x300>)
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	089b      	lsrs	r3, r3, #2
 8005018:	3302      	adds	r3, #2
 800501a:	693a      	ldr	r2, [r7, #16]
 800501c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005020:	4b3b      	ldr	r3, [pc, #236]	; (8005110 <HAL_GPIO_Init+0x320>)
 8005022:	689b      	ldr	r3, [r3, #8]
 8005024:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	43db      	mvns	r3, r3
 800502a:	693a      	ldr	r2, [r7, #16]
 800502c:	4013      	ands	r3, r2
 800502e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005038:	2b00      	cmp	r3, #0
 800503a:	d003      	beq.n	8005044 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 800503c:	693a      	ldr	r2, [r7, #16]
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	4313      	orrs	r3, r2
 8005042:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005044:	4a32      	ldr	r2, [pc, #200]	; (8005110 <HAL_GPIO_Init+0x320>)
 8005046:	693b      	ldr	r3, [r7, #16]
 8005048:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800504a:	4b31      	ldr	r3, [pc, #196]	; (8005110 <HAL_GPIO_Init+0x320>)
 800504c:	68db      	ldr	r3, [r3, #12]
 800504e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	43db      	mvns	r3, r3
 8005054:	693a      	ldr	r2, [r7, #16]
 8005056:	4013      	ands	r3, r2
 8005058:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005062:	2b00      	cmp	r3, #0
 8005064:	d003      	beq.n	800506e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8005066:	693a      	ldr	r2, [r7, #16]
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	4313      	orrs	r3, r2
 800506c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800506e:	4a28      	ldr	r2, [pc, #160]	; (8005110 <HAL_GPIO_Init+0x320>)
 8005070:	693b      	ldr	r3, [r7, #16]
 8005072:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005074:	4b26      	ldr	r3, [pc, #152]	; (8005110 <HAL_GPIO_Init+0x320>)
 8005076:	685b      	ldr	r3, [r3, #4]
 8005078:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	43db      	mvns	r3, r3
 800507e:	693a      	ldr	r2, [r7, #16]
 8005080:	4013      	ands	r3, r2
 8005082:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	685b      	ldr	r3, [r3, #4]
 8005088:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800508c:	2b00      	cmp	r3, #0
 800508e:	d003      	beq.n	8005098 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8005090:	693a      	ldr	r2, [r7, #16]
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	4313      	orrs	r3, r2
 8005096:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005098:	4a1d      	ldr	r2, [pc, #116]	; (8005110 <HAL_GPIO_Init+0x320>)
 800509a:	693b      	ldr	r3, [r7, #16]
 800509c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800509e:	4b1c      	ldr	r3, [pc, #112]	; (8005110 <HAL_GPIO_Init+0x320>)
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	43db      	mvns	r3, r3
 80050a8:	693a      	ldr	r2, [r7, #16]
 80050aa:	4013      	ands	r3, r2
 80050ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	685b      	ldr	r3, [r3, #4]
 80050b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d003      	beq.n	80050c2 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80050ba:	693a      	ldr	r2, [r7, #16]
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	4313      	orrs	r3, r2
 80050c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80050c2:	4a13      	ldr	r2, [pc, #76]	; (8005110 <HAL_GPIO_Init+0x320>)
 80050c4:	693b      	ldr	r3, [r7, #16]
 80050c6:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80050c8:	697b      	ldr	r3, [r7, #20]
 80050ca:	3301      	adds	r3, #1
 80050cc:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	681a      	ldr	r2, [r3, #0]
 80050d2:	697b      	ldr	r3, [r7, #20]
 80050d4:	fa22 f303 	lsr.w	r3, r2, r3
 80050d8:	2b00      	cmp	r3, #0
 80050da:	f47f ae91 	bne.w	8004e00 <HAL_GPIO_Init+0x10>
  }
}
 80050de:	bf00      	nop
 80050e0:	bf00      	nop
 80050e2:	371c      	adds	r7, #28
 80050e4:	46bd      	mov	sp, r7
 80050e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ea:	4770      	bx	lr
 80050ec:	40021000 	.word	0x40021000
 80050f0:	40010000 	.word	0x40010000
 80050f4:	48000400 	.word	0x48000400
 80050f8:	48000800 	.word	0x48000800
 80050fc:	48000c00 	.word	0x48000c00
 8005100:	48001000 	.word	0x48001000
 8005104:	48001400 	.word	0x48001400
 8005108:	48001800 	.word	0x48001800
 800510c:	48001c00 	.word	0x48001c00
 8005110:	40010400 	.word	0x40010400

08005114 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005114:	b480      	push	{r7}
 8005116:	b083      	sub	sp, #12
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
 800511c:	460b      	mov	r3, r1
 800511e:	807b      	strh	r3, [r7, #2]
 8005120:	4613      	mov	r3, r2
 8005122:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005124:	787b      	ldrb	r3, [r7, #1]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d003      	beq.n	8005132 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800512a:	887a      	ldrh	r2, [r7, #2]
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005130:	e002      	b.n	8005138 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005132:	887a      	ldrh	r2, [r7, #2]
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005138:	bf00      	nop
 800513a:	370c      	adds	r7, #12
 800513c:	46bd      	mov	sp, r7
 800513e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005142:	4770      	bx	lr

08005144 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b082      	sub	sp, #8
 8005148:	af00      	add	r7, sp, #0
 800514a:	4603      	mov	r3, r0
 800514c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800514e:	4b08      	ldr	r3, [pc, #32]	; (8005170 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005150:	695a      	ldr	r2, [r3, #20]
 8005152:	88fb      	ldrh	r3, [r7, #6]
 8005154:	4013      	ands	r3, r2
 8005156:	2b00      	cmp	r3, #0
 8005158:	d006      	beq.n	8005168 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800515a:	4a05      	ldr	r2, [pc, #20]	; (8005170 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800515c:	88fb      	ldrh	r3, [r7, #6]
 800515e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005160:	88fb      	ldrh	r3, [r7, #6]
 8005162:	4618      	mov	r0, r3
 8005164:	f7fd fdea 	bl	8002d3c <HAL_GPIO_EXTI_Callback>
  }
}
 8005168:	bf00      	nop
 800516a:	3708      	adds	r7, #8
 800516c:	46bd      	mov	sp, r7
 800516e:	bd80      	pop	{r7, pc}
 8005170:	40010400 	.word	0x40010400

08005174 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b082      	sub	sp, #8
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d101      	bne.n	8005186 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	e08d      	b.n	80052a2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800518c:	b2db      	uxtb	r3, r3
 800518e:	2b00      	cmp	r3, #0
 8005190:	d106      	bne.n	80051a0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2200      	movs	r2, #0
 8005196:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800519a:	6878      	ldr	r0, [r7, #4]
 800519c:	f7fe f86a 	bl	8003274 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2224      	movs	r2, #36	; 0x24
 80051a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	681a      	ldr	r2, [r3, #0]
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f022 0201 	bic.w	r2, r2, #1
 80051b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	685a      	ldr	r2, [r3, #4]
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80051c4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	689a      	ldr	r2, [r3, #8]
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80051d4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	68db      	ldr	r3, [r3, #12]
 80051da:	2b01      	cmp	r3, #1
 80051dc:	d107      	bne.n	80051ee <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	689a      	ldr	r2, [r3, #8]
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80051ea:	609a      	str	r2, [r3, #8]
 80051ec:	e006      	b.n	80051fc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	689a      	ldr	r2, [r3, #8]
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80051fa:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	68db      	ldr	r3, [r3, #12]
 8005200:	2b02      	cmp	r3, #2
 8005202:	d108      	bne.n	8005216 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	685a      	ldr	r2, [r3, #4]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005212:	605a      	str	r2, [r3, #4]
 8005214:	e007      	b.n	8005226 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	685a      	ldr	r2, [r3, #4]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005224:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	685b      	ldr	r3, [r3, #4]
 800522c:	687a      	ldr	r2, [r7, #4]
 800522e:	6812      	ldr	r2, [r2, #0]
 8005230:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005234:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005238:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	68da      	ldr	r2, [r3, #12]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005248:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	691a      	ldr	r2, [r3, #16]
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	695b      	ldr	r3, [r3, #20]
 8005252:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	699b      	ldr	r3, [r3, #24]
 800525a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	430a      	orrs	r2, r1
 8005262:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	69d9      	ldr	r1, [r3, #28]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6a1a      	ldr	r2, [r3, #32]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	430a      	orrs	r2, r1
 8005272:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	681a      	ldr	r2, [r3, #0]
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f042 0201 	orr.w	r2, r2, #1
 8005282:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2200      	movs	r2, #0
 8005288:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2220      	movs	r2, #32
 800528e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2200      	movs	r2, #0
 8005296:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2200      	movs	r2, #0
 800529c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80052a0:	2300      	movs	r3, #0
}
 80052a2:	4618      	mov	r0, r3
 80052a4:	3708      	adds	r7, #8
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}
	...

080052ac <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b088      	sub	sp, #32
 80052b0:	af02      	add	r7, sp, #8
 80052b2:	60f8      	str	r0, [r7, #12]
 80052b4:	4608      	mov	r0, r1
 80052b6:	4611      	mov	r1, r2
 80052b8:	461a      	mov	r2, r3
 80052ba:	4603      	mov	r3, r0
 80052bc:	817b      	strh	r3, [r7, #10]
 80052be:	460b      	mov	r3, r1
 80052c0:	813b      	strh	r3, [r7, #8]
 80052c2:	4613      	mov	r3, r2
 80052c4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80052cc:	b2db      	uxtb	r3, r3
 80052ce:	2b20      	cmp	r3, #32
 80052d0:	f040 80f9 	bne.w	80054c6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80052d4:	6a3b      	ldr	r3, [r7, #32]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d002      	beq.n	80052e0 <HAL_I2C_Mem_Write+0x34>
 80052da:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d105      	bne.n	80052ec <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80052e6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80052e8:	2301      	movs	r3, #1
 80052ea:	e0ed      	b.n	80054c8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80052f2:	2b01      	cmp	r3, #1
 80052f4:	d101      	bne.n	80052fa <HAL_I2C_Mem_Write+0x4e>
 80052f6:	2302      	movs	r3, #2
 80052f8:	e0e6      	b.n	80054c8 <HAL_I2C_Mem_Write+0x21c>
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	2201      	movs	r2, #1
 80052fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005302:	f7fe fbdd 	bl	8003ac0 <HAL_GetTick>
 8005306:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005308:	697b      	ldr	r3, [r7, #20]
 800530a:	9300      	str	r3, [sp, #0]
 800530c:	2319      	movs	r3, #25
 800530e:	2201      	movs	r2, #1
 8005310:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005314:	68f8      	ldr	r0, [r7, #12]
 8005316:	f000 fac3 	bl	80058a0 <I2C_WaitOnFlagUntilTimeout>
 800531a:	4603      	mov	r3, r0
 800531c:	2b00      	cmp	r3, #0
 800531e:	d001      	beq.n	8005324 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005320:	2301      	movs	r3, #1
 8005322:	e0d1      	b.n	80054c8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	2221      	movs	r2, #33	; 0x21
 8005328:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2240      	movs	r2, #64	; 0x40
 8005330:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2200      	movs	r2, #0
 8005338:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	6a3a      	ldr	r2, [r7, #32]
 800533e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005344:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	2200      	movs	r2, #0
 800534a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800534c:	88f8      	ldrh	r0, [r7, #6]
 800534e:	893a      	ldrh	r2, [r7, #8]
 8005350:	8979      	ldrh	r1, [r7, #10]
 8005352:	697b      	ldr	r3, [r7, #20]
 8005354:	9301      	str	r3, [sp, #4]
 8005356:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005358:	9300      	str	r3, [sp, #0]
 800535a:	4603      	mov	r3, r0
 800535c:	68f8      	ldr	r0, [r7, #12]
 800535e:	f000 f9d3 	bl	8005708 <I2C_RequestMemoryWrite>
 8005362:	4603      	mov	r3, r0
 8005364:	2b00      	cmp	r3, #0
 8005366:	d005      	beq.n	8005374 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	2200      	movs	r2, #0
 800536c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8005370:	2301      	movs	r3, #1
 8005372:	e0a9      	b.n	80054c8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005378:	b29b      	uxth	r3, r3
 800537a:	2bff      	cmp	r3, #255	; 0xff
 800537c:	d90e      	bls.n	800539c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	22ff      	movs	r2, #255	; 0xff
 8005382:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005388:	b2da      	uxtb	r2, r3
 800538a:	8979      	ldrh	r1, [r7, #10]
 800538c:	2300      	movs	r3, #0
 800538e:	9300      	str	r3, [sp, #0]
 8005390:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005394:	68f8      	ldr	r0, [r7, #12]
 8005396:	f000 fc3d 	bl	8005c14 <I2C_TransferConfig>
 800539a:	e00f      	b.n	80053bc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053a0:	b29a      	uxth	r2, r3
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053aa:	b2da      	uxtb	r2, r3
 80053ac:	8979      	ldrh	r1, [r7, #10]
 80053ae:	2300      	movs	r3, #0
 80053b0:	9300      	str	r3, [sp, #0]
 80053b2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80053b6:	68f8      	ldr	r0, [r7, #12]
 80053b8:	f000 fc2c 	bl	8005c14 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80053bc:	697a      	ldr	r2, [r7, #20]
 80053be:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80053c0:	68f8      	ldr	r0, [r7, #12]
 80053c2:	f000 fabc 	bl	800593e <I2C_WaitOnTXISFlagUntilTimeout>
 80053c6:	4603      	mov	r3, r0
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d001      	beq.n	80053d0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80053cc:	2301      	movs	r3, #1
 80053ce:	e07b      	b.n	80054c8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053d4:	781a      	ldrb	r2, [r3, #0]
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053e0:	1c5a      	adds	r2, r3, #1
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053ea:	b29b      	uxth	r3, r3
 80053ec:	3b01      	subs	r3, #1
 80053ee:	b29a      	uxth	r2, r3
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80053f8:	3b01      	subs	r3, #1
 80053fa:	b29a      	uxth	r2, r3
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005404:	b29b      	uxth	r3, r3
 8005406:	2b00      	cmp	r3, #0
 8005408:	d034      	beq.n	8005474 <HAL_I2C_Mem_Write+0x1c8>
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800540e:	2b00      	cmp	r3, #0
 8005410:	d130      	bne.n	8005474 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005412:	697b      	ldr	r3, [r7, #20]
 8005414:	9300      	str	r3, [sp, #0]
 8005416:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005418:	2200      	movs	r2, #0
 800541a:	2180      	movs	r1, #128	; 0x80
 800541c:	68f8      	ldr	r0, [r7, #12]
 800541e:	f000 fa3f 	bl	80058a0 <I2C_WaitOnFlagUntilTimeout>
 8005422:	4603      	mov	r3, r0
 8005424:	2b00      	cmp	r3, #0
 8005426:	d001      	beq.n	800542c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005428:	2301      	movs	r3, #1
 800542a:	e04d      	b.n	80054c8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005430:	b29b      	uxth	r3, r3
 8005432:	2bff      	cmp	r3, #255	; 0xff
 8005434:	d90e      	bls.n	8005454 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	22ff      	movs	r2, #255	; 0xff
 800543a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005440:	b2da      	uxtb	r2, r3
 8005442:	8979      	ldrh	r1, [r7, #10]
 8005444:	2300      	movs	r3, #0
 8005446:	9300      	str	r3, [sp, #0]
 8005448:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800544c:	68f8      	ldr	r0, [r7, #12]
 800544e:	f000 fbe1 	bl	8005c14 <I2C_TransferConfig>
 8005452:	e00f      	b.n	8005474 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005458:	b29a      	uxth	r2, r3
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005462:	b2da      	uxtb	r2, r3
 8005464:	8979      	ldrh	r1, [r7, #10]
 8005466:	2300      	movs	r3, #0
 8005468:	9300      	str	r3, [sp, #0]
 800546a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800546e:	68f8      	ldr	r0, [r7, #12]
 8005470:	f000 fbd0 	bl	8005c14 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005478:	b29b      	uxth	r3, r3
 800547a:	2b00      	cmp	r3, #0
 800547c:	d19e      	bne.n	80053bc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800547e:	697a      	ldr	r2, [r7, #20]
 8005480:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005482:	68f8      	ldr	r0, [r7, #12]
 8005484:	f000 faa2 	bl	80059cc <I2C_WaitOnSTOPFlagUntilTimeout>
 8005488:	4603      	mov	r3, r0
 800548a:	2b00      	cmp	r3, #0
 800548c:	d001      	beq.n	8005492 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800548e:	2301      	movs	r3, #1
 8005490:	e01a      	b.n	80054c8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	2220      	movs	r2, #32
 8005498:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	6859      	ldr	r1, [r3, #4]
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681a      	ldr	r2, [r3, #0]
 80054a4:	4b0a      	ldr	r3, [pc, #40]	; (80054d0 <HAL_I2C_Mem_Write+0x224>)
 80054a6:	400b      	ands	r3, r1
 80054a8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	2220      	movs	r2, #32
 80054ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	2200      	movs	r2, #0
 80054b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	2200      	movs	r2, #0
 80054be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80054c2:	2300      	movs	r3, #0
 80054c4:	e000      	b.n	80054c8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80054c6:	2302      	movs	r3, #2
  }
}
 80054c8:	4618      	mov	r0, r3
 80054ca:	3718      	adds	r7, #24
 80054cc:	46bd      	mov	sp, r7
 80054ce:	bd80      	pop	{r7, pc}
 80054d0:	fe00e800 	.word	0xfe00e800

080054d4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b088      	sub	sp, #32
 80054d8:	af02      	add	r7, sp, #8
 80054da:	60f8      	str	r0, [r7, #12]
 80054dc:	4608      	mov	r0, r1
 80054de:	4611      	mov	r1, r2
 80054e0:	461a      	mov	r2, r3
 80054e2:	4603      	mov	r3, r0
 80054e4:	817b      	strh	r3, [r7, #10]
 80054e6:	460b      	mov	r3, r1
 80054e8:	813b      	strh	r3, [r7, #8]
 80054ea:	4613      	mov	r3, r2
 80054ec:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80054f4:	b2db      	uxtb	r3, r3
 80054f6:	2b20      	cmp	r3, #32
 80054f8:	f040 80fd 	bne.w	80056f6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80054fc:	6a3b      	ldr	r3, [r7, #32]
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d002      	beq.n	8005508 <HAL_I2C_Mem_Read+0x34>
 8005502:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005504:	2b00      	cmp	r3, #0
 8005506:	d105      	bne.n	8005514 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800550e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8005510:	2301      	movs	r3, #1
 8005512:	e0f1      	b.n	80056f8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800551a:	2b01      	cmp	r3, #1
 800551c:	d101      	bne.n	8005522 <HAL_I2C_Mem_Read+0x4e>
 800551e:	2302      	movs	r3, #2
 8005520:	e0ea      	b.n	80056f8 <HAL_I2C_Mem_Read+0x224>
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	2201      	movs	r2, #1
 8005526:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800552a:	f7fe fac9 	bl	8003ac0 <HAL_GetTick>
 800552e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005530:	697b      	ldr	r3, [r7, #20]
 8005532:	9300      	str	r3, [sp, #0]
 8005534:	2319      	movs	r3, #25
 8005536:	2201      	movs	r2, #1
 8005538:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800553c:	68f8      	ldr	r0, [r7, #12]
 800553e:	f000 f9af 	bl	80058a0 <I2C_WaitOnFlagUntilTimeout>
 8005542:	4603      	mov	r3, r0
 8005544:	2b00      	cmp	r3, #0
 8005546:	d001      	beq.n	800554c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005548:	2301      	movs	r3, #1
 800554a:	e0d5      	b.n	80056f8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	2222      	movs	r2, #34	; 0x22
 8005550:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2240      	movs	r2, #64	; 0x40
 8005558:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	2200      	movs	r2, #0
 8005560:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	6a3a      	ldr	r2, [r7, #32]
 8005566:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800556c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	2200      	movs	r2, #0
 8005572:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005574:	88f8      	ldrh	r0, [r7, #6]
 8005576:	893a      	ldrh	r2, [r7, #8]
 8005578:	8979      	ldrh	r1, [r7, #10]
 800557a:	697b      	ldr	r3, [r7, #20]
 800557c:	9301      	str	r3, [sp, #4]
 800557e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005580:	9300      	str	r3, [sp, #0]
 8005582:	4603      	mov	r3, r0
 8005584:	68f8      	ldr	r0, [r7, #12]
 8005586:	f000 f913 	bl	80057b0 <I2C_RequestMemoryRead>
 800558a:	4603      	mov	r3, r0
 800558c:	2b00      	cmp	r3, #0
 800558e:	d005      	beq.n	800559c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	2200      	movs	r2, #0
 8005594:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8005598:	2301      	movs	r3, #1
 800559a:	e0ad      	b.n	80056f8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055a0:	b29b      	uxth	r3, r3
 80055a2:	2bff      	cmp	r3, #255	; 0xff
 80055a4:	d90e      	bls.n	80055c4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	22ff      	movs	r2, #255	; 0xff
 80055aa:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055b0:	b2da      	uxtb	r2, r3
 80055b2:	8979      	ldrh	r1, [r7, #10]
 80055b4:	4b52      	ldr	r3, [pc, #328]	; (8005700 <HAL_I2C_Mem_Read+0x22c>)
 80055b6:	9300      	str	r3, [sp, #0]
 80055b8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80055bc:	68f8      	ldr	r0, [r7, #12]
 80055be:	f000 fb29 	bl	8005c14 <I2C_TransferConfig>
 80055c2:	e00f      	b.n	80055e4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055c8:	b29a      	uxth	r2, r3
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80055d2:	b2da      	uxtb	r2, r3
 80055d4:	8979      	ldrh	r1, [r7, #10]
 80055d6:	4b4a      	ldr	r3, [pc, #296]	; (8005700 <HAL_I2C_Mem_Read+0x22c>)
 80055d8:	9300      	str	r3, [sp, #0]
 80055da:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80055de:	68f8      	ldr	r0, [r7, #12]
 80055e0:	f000 fb18 	bl	8005c14 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80055e4:	697b      	ldr	r3, [r7, #20]
 80055e6:	9300      	str	r3, [sp, #0]
 80055e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055ea:	2200      	movs	r2, #0
 80055ec:	2104      	movs	r1, #4
 80055ee:	68f8      	ldr	r0, [r7, #12]
 80055f0:	f000 f956 	bl	80058a0 <I2C_WaitOnFlagUntilTimeout>
 80055f4:	4603      	mov	r3, r0
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d001      	beq.n	80055fe <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80055fa:	2301      	movs	r3, #1
 80055fc:	e07c      	b.n	80056f8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005608:	b2d2      	uxtb	r2, r2
 800560a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005610:	1c5a      	adds	r2, r3, #1
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800561a:	3b01      	subs	r3, #1
 800561c:	b29a      	uxth	r2, r3
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005626:	b29b      	uxth	r3, r3
 8005628:	3b01      	subs	r3, #1
 800562a:	b29a      	uxth	r2, r3
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005634:	b29b      	uxth	r3, r3
 8005636:	2b00      	cmp	r3, #0
 8005638:	d034      	beq.n	80056a4 <HAL_I2C_Mem_Read+0x1d0>
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800563e:	2b00      	cmp	r3, #0
 8005640:	d130      	bne.n	80056a4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	9300      	str	r3, [sp, #0]
 8005646:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005648:	2200      	movs	r2, #0
 800564a:	2180      	movs	r1, #128	; 0x80
 800564c:	68f8      	ldr	r0, [r7, #12]
 800564e:	f000 f927 	bl	80058a0 <I2C_WaitOnFlagUntilTimeout>
 8005652:	4603      	mov	r3, r0
 8005654:	2b00      	cmp	r3, #0
 8005656:	d001      	beq.n	800565c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005658:	2301      	movs	r3, #1
 800565a:	e04d      	b.n	80056f8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005660:	b29b      	uxth	r3, r3
 8005662:	2bff      	cmp	r3, #255	; 0xff
 8005664:	d90e      	bls.n	8005684 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	22ff      	movs	r2, #255	; 0xff
 800566a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005670:	b2da      	uxtb	r2, r3
 8005672:	8979      	ldrh	r1, [r7, #10]
 8005674:	2300      	movs	r3, #0
 8005676:	9300      	str	r3, [sp, #0]
 8005678:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800567c:	68f8      	ldr	r0, [r7, #12]
 800567e:	f000 fac9 	bl	8005c14 <I2C_TransferConfig>
 8005682:	e00f      	b.n	80056a4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005688:	b29a      	uxth	r2, r3
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005692:	b2da      	uxtb	r2, r3
 8005694:	8979      	ldrh	r1, [r7, #10]
 8005696:	2300      	movs	r3, #0
 8005698:	9300      	str	r3, [sp, #0]
 800569a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800569e:	68f8      	ldr	r0, [r7, #12]
 80056a0:	f000 fab8 	bl	8005c14 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056a8:	b29b      	uxth	r3, r3
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d19a      	bne.n	80055e4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80056ae:	697a      	ldr	r2, [r7, #20]
 80056b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80056b2:	68f8      	ldr	r0, [r7, #12]
 80056b4:	f000 f98a 	bl	80059cc <I2C_WaitOnSTOPFlagUntilTimeout>
 80056b8:	4603      	mov	r3, r0
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d001      	beq.n	80056c2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80056be:	2301      	movs	r3, #1
 80056c0:	e01a      	b.n	80056f8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	2220      	movs	r2, #32
 80056c8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	6859      	ldr	r1, [r3, #4]
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	681a      	ldr	r2, [r3, #0]
 80056d4:	4b0b      	ldr	r3, [pc, #44]	; (8005704 <HAL_I2C_Mem_Read+0x230>)
 80056d6:	400b      	ands	r3, r1
 80056d8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	2220      	movs	r2, #32
 80056de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2200      	movs	r2, #0
 80056e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	2200      	movs	r2, #0
 80056ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80056f2:	2300      	movs	r3, #0
 80056f4:	e000      	b.n	80056f8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80056f6:	2302      	movs	r3, #2
  }
}
 80056f8:	4618      	mov	r0, r3
 80056fa:	3718      	adds	r7, #24
 80056fc:	46bd      	mov	sp, r7
 80056fe:	bd80      	pop	{r7, pc}
 8005700:	80002400 	.word	0x80002400
 8005704:	fe00e800 	.word	0xfe00e800

08005708 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8005708:	b580      	push	{r7, lr}
 800570a:	b086      	sub	sp, #24
 800570c:	af02      	add	r7, sp, #8
 800570e:	60f8      	str	r0, [r7, #12]
 8005710:	4608      	mov	r0, r1
 8005712:	4611      	mov	r1, r2
 8005714:	461a      	mov	r2, r3
 8005716:	4603      	mov	r3, r0
 8005718:	817b      	strh	r3, [r7, #10]
 800571a:	460b      	mov	r3, r1
 800571c:	813b      	strh	r3, [r7, #8]
 800571e:	4613      	mov	r3, r2
 8005720:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005722:	88fb      	ldrh	r3, [r7, #6]
 8005724:	b2da      	uxtb	r2, r3
 8005726:	8979      	ldrh	r1, [r7, #10]
 8005728:	4b20      	ldr	r3, [pc, #128]	; (80057ac <I2C_RequestMemoryWrite+0xa4>)
 800572a:	9300      	str	r3, [sp, #0]
 800572c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005730:	68f8      	ldr	r0, [r7, #12]
 8005732:	f000 fa6f 	bl	8005c14 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005736:	69fa      	ldr	r2, [r7, #28]
 8005738:	69b9      	ldr	r1, [r7, #24]
 800573a:	68f8      	ldr	r0, [r7, #12]
 800573c:	f000 f8ff 	bl	800593e <I2C_WaitOnTXISFlagUntilTimeout>
 8005740:	4603      	mov	r3, r0
 8005742:	2b00      	cmp	r3, #0
 8005744:	d001      	beq.n	800574a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8005746:	2301      	movs	r3, #1
 8005748:	e02c      	b.n	80057a4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800574a:	88fb      	ldrh	r3, [r7, #6]
 800574c:	2b01      	cmp	r3, #1
 800574e:	d105      	bne.n	800575c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005750:	893b      	ldrh	r3, [r7, #8]
 8005752:	b2da      	uxtb	r2, r3
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	629a      	str	r2, [r3, #40]	; 0x28
 800575a:	e015      	b.n	8005788 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800575c:	893b      	ldrh	r3, [r7, #8]
 800575e:	0a1b      	lsrs	r3, r3, #8
 8005760:	b29b      	uxth	r3, r3
 8005762:	b2da      	uxtb	r2, r3
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800576a:	69fa      	ldr	r2, [r7, #28]
 800576c:	69b9      	ldr	r1, [r7, #24]
 800576e:	68f8      	ldr	r0, [r7, #12]
 8005770:	f000 f8e5 	bl	800593e <I2C_WaitOnTXISFlagUntilTimeout>
 8005774:	4603      	mov	r3, r0
 8005776:	2b00      	cmp	r3, #0
 8005778:	d001      	beq.n	800577e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800577a:	2301      	movs	r3, #1
 800577c:	e012      	b.n	80057a4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800577e:	893b      	ldrh	r3, [r7, #8]
 8005780:	b2da      	uxtb	r2, r3
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005788:	69fb      	ldr	r3, [r7, #28]
 800578a:	9300      	str	r3, [sp, #0]
 800578c:	69bb      	ldr	r3, [r7, #24]
 800578e:	2200      	movs	r2, #0
 8005790:	2180      	movs	r1, #128	; 0x80
 8005792:	68f8      	ldr	r0, [r7, #12]
 8005794:	f000 f884 	bl	80058a0 <I2C_WaitOnFlagUntilTimeout>
 8005798:	4603      	mov	r3, r0
 800579a:	2b00      	cmp	r3, #0
 800579c:	d001      	beq.n	80057a2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800579e:	2301      	movs	r3, #1
 80057a0:	e000      	b.n	80057a4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80057a2:	2300      	movs	r3, #0
}
 80057a4:	4618      	mov	r0, r3
 80057a6:	3710      	adds	r7, #16
 80057a8:	46bd      	mov	sp, r7
 80057aa:	bd80      	pop	{r7, pc}
 80057ac:	80002000 	.word	0x80002000

080057b0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b086      	sub	sp, #24
 80057b4:	af02      	add	r7, sp, #8
 80057b6:	60f8      	str	r0, [r7, #12]
 80057b8:	4608      	mov	r0, r1
 80057ba:	4611      	mov	r1, r2
 80057bc:	461a      	mov	r2, r3
 80057be:	4603      	mov	r3, r0
 80057c0:	817b      	strh	r3, [r7, #10]
 80057c2:	460b      	mov	r3, r1
 80057c4:	813b      	strh	r3, [r7, #8]
 80057c6:	4613      	mov	r3, r2
 80057c8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80057ca:	88fb      	ldrh	r3, [r7, #6]
 80057cc:	b2da      	uxtb	r2, r3
 80057ce:	8979      	ldrh	r1, [r7, #10]
 80057d0:	4b20      	ldr	r3, [pc, #128]	; (8005854 <I2C_RequestMemoryRead+0xa4>)
 80057d2:	9300      	str	r3, [sp, #0]
 80057d4:	2300      	movs	r3, #0
 80057d6:	68f8      	ldr	r0, [r7, #12]
 80057d8:	f000 fa1c 	bl	8005c14 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80057dc:	69fa      	ldr	r2, [r7, #28]
 80057de:	69b9      	ldr	r1, [r7, #24]
 80057e0:	68f8      	ldr	r0, [r7, #12]
 80057e2:	f000 f8ac 	bl	800593e <I2C_WaitOnTXISFlagUntilTimeout>
 80057e6:	4603      	mov	r3, r0
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d001      	beq.n	80057f0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80057ec:	2301      	movs	r3, #1
 80057ee:	e02c      	b.n	800584a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80057f0:	88fb      	ldrh	r3, [r7, #6]
 80057f2:	2b01      	cmp	r3, #1
 80057f4:	d105      	bne.n	8005802 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80057f6:	893b      	ldrh	r3, [r7, #8]
 80057f8:	b2da      	uxtb	r2, r3
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	629a      	str	r2, [r3, #40]	; 0x28
 8005800:	e015      	b.n	800582e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005802:	893b      	ldrh	r3, [r7, #8]
 8005804:	0a1b      	lsrs	r3, r3, #8
 8005806:	b29b      	uxth	r3, r3
 8005808:	b2da      	uxtb	r2, r3
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005810:	69fa      	ldr	r2, [r7, #28]
 8005812:	69b9      	ldr	r1, [r7, #24]
 8005814:	68f8      	ldr	r0, [r7, #12]
 8005816:	f000 f892 	bl	800593e <I2C_WaitOnTXISFlagUntilTimeout>
 800581a:	4603      	mov	r3, r0
 800581c:	2b00      	cmp	r3, #0
 800581e:	d001      	beq.n	8005824 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005820:	2301      	movs	r3, #1
 8005822:	e012      	b.n	800584a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005824:	893b      	ldrh	r3, [r7, #8]
 8005826:	b2da      	uxtb	r2, r3
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800582e:	69fb      	ldr	r3, [r7, #28]
 8005830:	9300      	str	r3, [sp, #0]
 8005832:	69bb      	ldr	r3, [r7, #24]
 8005834:	2200      	movs	r2, #0
 8005836:	2140      	movs	r1, #64	; 0x40
 8005838:	68f8      	ldr	r0, [r7, #12]
 800583a:	f000 f831 	bl	80058a0 <I2C_WaitOnFlagUntilTimeout>
 800583e:	4603      	mov	r3, r0
 8005840:	2b00      	cmp	r3, #0
 8005842:	d001      	beq.n	8005848 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005844:	2301      	movs	r3, #1
 8005846:	e000      	b.n	800584a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005848:	2300      	movs	r3, #0
}
 800584a:	4618      	mov	r0, r3
 800584c:	3710      	adds	r7, #16
 800584e:	46bd      	mov	sp, r7
 8005850:	bd80      	pop	{r7, pc}
 8005852:	bf00      	nop
 8005854:	80002000 	.word	0x80002000

08005858 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005858:	b480      	push	{r7}
 800585a:	b083      	sub	sp, #12
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	699b      	ldr	r3, [r3, #24]
 8005866:	f003 0302 	and.w	r3, r3, #2
 800586a:	2b02      	cmp	r3, #2
 800586c:	d103      	bne.n	8005876 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	2200      	movs	r2, #0
 8005874:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	699b      	ldr	r3, [r3, #24]
 800587c:	f003 0301 	and.w	r3, r3, #1
 8005880:	2b01      	cmp	r3, #1
 8005882:	d007      	beq.n	8005894 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	699a      	ldr	r2, [r3, #24]
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f042 0201 	orr.w	r2, r2, #1
 8005892:	619a      	str	r2, [r3, #24]
  }
}
 8005894:	bf00      	nop
 8005896:	370c      	adds	r7, #12
 8005898:	46bd      	mov	sp, r7
 800589a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589e:	4770      	bx	lr

080058a0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b084      	sub	sp, #16
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	60f8      	str	r0, [r7, #12]
 80058a8:	60b9      	str	r1, [r7, #8]
 80058aa:	603b      	str	r3, [r7, #0]
 80058ac:	4613      	mov	r3, r2
 80058ae:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80058b0:	e031      	b.n	8005916 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058b8:	d02d      	beq.n	8005916 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058ba:	f7fe f901 	bl	8003ac0 <HAL_GetTick>
 80058be:	4602      	mov	r2, r0
 80058c0:	69bb      	ldr	r3, [r7, #24]
 80058c2:	1ad3      	subs	r3, r2, r3
 80058c4:	683a      	ldr	r2, [r7, #0]
 80058c6:	429a      	cmp	r2, r3
 80058c8:	d302      	bcc.n	80058d0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d122      	bne.n	8005916 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	699a      	ldr	r2, [r3, #24]
 80058d6:	68bb      	ldr	r3, [r7, #8]
 80058d8:	4013      	ands	r3, r2
 80058da:	68ba      	ldr	r2, [r7, #8]
 80058dc:	429a      	cmp	r2, r3
 80058de:	bf0c      	ite	eq
 80058e0:	2301      	moveq	r3, #1
 80058e2:	2300      	movne	r3, #0
 80058e4:	b2db      	uxtb	r3, r3
 80058e6:	461a      	mov	r2, r3
 80058e8:	79fb      	ldrb	r3, [r7, #7]
 80058ea:	429a      	cmp	r2, r3
 80058ec:	d113      	bne.n	8005916 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058f2:	f043 0220 	orr.w	r2, r3, #32
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	2220      	movs	r2, #32
 80058fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	2200      	movs	r2, #0
 8005906:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	2200      	movs	r2, #0
 800590e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8005912:	2301      	movs	r3, #1
 8005914:	e00f      	b.n	8005936 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	699a      	ldr	r2, [r3, #24]
 800591c:	68bb      	ldr	r3, [r7, #8]
 800591e:	4013      	ands	r3, r2
 8005920:	68ba      	ldr	r2, [r7, #8]
 8005922:	429a      	cmp	r2, r3
 8005924:	bf0c      	ite	eq
 8005926:	2301      	moveq	r3, #1
 8005928:	2300      	movne	r3, #0
 800592a:	b2db      	uxtb	r3, r3
 800592c:	461a      	mov	r2, r3
 800592e:	79fb      	ldrb	r3, [r7, #7]
 8005930:	429a      	cmp	r2, r3
 8005932:	d0be      	beq.n	80058b2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005934:	2300      	movs	r3, #0
}
 8005936:	4618      	mov	r0, r3
 8005938:	3710      	adds	r7, #16
 800593a:	46bd      	mov	sp, r7
 800593c:	bd80      	pop	{r7, pc}

0800593e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800593e:	b580      	push	{r7, lr}
 8005940:	b084      	sub	sp, #16
 8005942:	af00      	add	r7, sp, #0
 8005944:	60f8      	str	r0, [r7, #12]
 8005946:	60b9      	str	r1, [r7, #8]
 8005948:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800594a:	e033      	b.n	80059b4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800594c:	687a      	ldr	r2, [r7, #4]
 800594e:	68b9      	ldr	r1, [r7, #8]
 8005950:	68f8      	ldr	r0, [r7, #12]
 8005952:	f000 f87f 	bl	8005a54 <I2C_IsErrorOccurred>
 8005956:	4603      	mov	r3, r0
 8005958:	2b00      	cmp	r3, #0
 800595a:	d001      	beq.n	8005960 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800595c:	2301      	movs	r3, #1
 800595e:	e031      	b.n	80059c4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005966:	d025      	beq.n	80059b4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005968:	f7fe f8aa 	bl	8003ac0 <HAL_GetTick>
 800596c:	4602      	mov	r2, r0
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	1ad3      	subs	r3, r2, r3
 8005972:	68ba      	ldr	r2, [r7, #8]
 8005974:	429a      	cmp	r2, r3
 8005976:	d302      	bcc.n	800597e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005978:	68bb      	ldr	r3, [r7, #8]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d11a      	bne.n	80059b4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	699b      	ldr	r3, [r3, #24]
 8005984:	f003 0302 	and.w	r3, r3, #2
 8005988:	2b02      	cmp	r3, #2
 800598a:	d013      	beq.n	80059b4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005990:	f043 0220 	orr.w	r2, r3, #32
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	2220      	movs	r2, #32
 800599c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	2200      	movs	r2, #0
 80059a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	2200      	movs	r2, #0
 80059ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80059b0:	2301      	movs	r3, #1
 80059b2:	e007      	b.n	80059c4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	699b      	ldr	r3, [r3, #24]
 80059ba:	f003 0302 	and.w	r3, r3, #2
 80059be:	2b02      	cmp	r3, #2
 80059c0:	d1c4      	bne.n	800594c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80059c2:	2300      	movs	r3, #0
}
 80059c4:	4618      	mov	r0, r3
 80059c6:	3710      	adds	r7, #16
 80059c8:	46bd      	mov	sp, r7
 80059ca:	bd80      	pop	{r7, pc}

080059cc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b084      	sub	sp, #16
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	60f8      	str	r0, [r7, #12]
 80059d4:	60b9      	str	r1, [r7, #8]
 80059d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80059d8:	e02f      	b.n	8005a3a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80059da:	687a      	ldr	r2, [r7, #4]
 80059dc:	68b9      	ldr	r1, [r7, #8]
 80059de:	68f8      	ldr	r0, [r7, #12]
 80059e0:	f000 f838 	bl	8005a54 <I2C_IsErrorOccurred>
 80059e4:	4603      	mov	r3, r0
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d001      	beq.n	80059ee <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80059ea:	2301      	movs	r3, #1
 80059ec:	e02d      	b.n	8005a4a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059ee:	f7fe f867 	bl	8003ac0 <HAL_GetTick>
 80059f2:	4602      	mov	r2, r0
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	1ad3      	subs	r3, r2, r3
 80059f8:	68ba      	ldr	r2, [r7, #8]
 80059fa:	429a      	cmp	r2, r3
 80059fc:	d302      	bcc.n	8005a04 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80059fe:	68bb      	ldr	r3, [r7, #8]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d11a      	bne.n	8005a3a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	699b      	ldr	r3, [r3, #24]
 8005a0a:	f003 0320 	and.w	r3, r3, #32
 8005a0e:	2b20      	cmp	r3, #32
 8005a10:	d013      	beq.n	8005a3a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a16:	f043 0220 	orr.w	r2, r3, #32
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	2220      	movs	r2, #32
 8005a22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	2200      	movs	r2, #0
 8005a2a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	2200      	movs	r2, #0
 8005a32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8005a36:	2301      	movs	r3, #1
 8005a38:	e007      	b.n	8005a4a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	699b      	ldr	r3, [r3, #24]
 8005a40:	f003 0320 	and.w	r3, r3, #32
 8005a44:	2b20      	cmp	r3, #32
 8005a46:	d1c8      	bne.n	80059da <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005a48:	2300      	movs	r3, #0
}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	3710      	adds	r7, #16
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	bd80      	pop	{r7, pc}
	...

08005a54 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b08a      	sub	sp, #40	; 0x28
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	60f8      	str	r0, [r7, #12]
 8005a5c:	60b9      	str	r1, [r7, #8]
 8005a5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a60:	2300      	movs	r3, #0
 8005a62:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	699b      	ldr	r3, [r3, #24]
 8005a6c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005a6e:	2300      	movs	r3, #0
 8005a70:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005a76:	69bb      	ldr	r3, [r7, #24]
 8005a78:	f003 0310 	and.w	r3, r3, #16
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d068      	beq.n	8005b52 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	2210      	movs	r2, #16
 8005a86:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005a88:	e049      	b.n	8005b1e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005a8a:	68bb      	ldr	r3, [r7, #8]
 8005a8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a90:	d045      	beq.n	8005b1e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005a92:	f7fe f815 	bl	8003ac0 <HAL_GetTick>
 8005a96:	4602      	mov	r2, r0
 8005a98:	69fb      	ldr	r3, [r7, #28]
 8005a9a:	1ad3      	subs	r3, r2, r3
 8005a9c:	68ba      	ldr	r2, [r7, #8]
 8005a9e:	429a      	cmp	r2, r3
 8005aa0:	d302      	bcc.n	8005aa8 <I2C_IsErrorOccurred+0x54>
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d13a      	bne.n	8005b1e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005ab2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005aba:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	699b      	ldr	r3, [r3, #24]
 8005ac2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005ac6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005aca:	d121      	bne.n	8005b10 <I2C_IsErrorOccurred+0xbc>
 8005acc:	697b      	ldr	r3, [r7, #20]
 8005ace:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005ad2:	d01d      	beq.n	8005b10 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005ad4:	7cfb      	ldrb	r3, [r7, #19]
 8005ad6:	2b20      	cmp	r3, #32
 8005ad8:	d01a      	beq.n	8005b10 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	685a      	ldr	r2, [r3, #4]
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005ae8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005aea:	f7fd ffe9 	bl	8003ac0 <HAL_GetTick>
 8005aee:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005af0:	e00e      	b.n	8005b10 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005af2:	f7fd ffe5 	bl	8003ac0 <HAL_GetTick>
 8005af6:	4602      	mov	r2, r0
 8005af8:	69fb      	ldr	r3, [r7, #28]
 8005afa:	1ad3      	subs	r3, r2, r3
 8005afc:	2b19      	cmp	r3, #25
 8005afe:	d907      	bls.n	8005b10 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005b00:	6a3b      	ldr	r3, [r7, #32]
 8005b02:	f043 0320 	orr.w	r3, r3, #32
 8005b06:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005b08:	2301      	movs	r3, #1
 8005b0a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8005b0e:	e006      	b.n	8005b1e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	699b      	ldr	r3, [r3, #24]
 8005b16:	f003 0320 	and.w	r3, r3, #32
 8005b1a:	2b20      	cmp	r3, #32
 8005b1c:	d1e9      	bne.n	8005af2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	699b      	ldr	r3, [r3, #24]
 8005b24:	f003 0320 	and.w	r3, r3, #32
 8005b28:	2b20      	cmp	r3, #32
 8005b2a:	d003      	beq.n	8005b34 <I2C_IsErrorOccurred+0xe0>
 8005b2c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d0aa      	beq.n	8005a8a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005b34:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d103      	bne.n	8005b44 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	2220      	movs	r2, #32
 8005b42:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005b44:	6a3b      	ldr	r3, [r7, #32]
 8005b46:	f043 0304 	orr.w	r3, r3, #4
 8005b4a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005b4c:	2301      	movs	r3, #1
 8005b4e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	699b      	ldr	r3, [r3, #24]
 8005b58:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005b5a:	69bb      	ldr	r3, [r7, #24]
 8005b5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d00b      	beq.n	8005b7c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005b64:	6a3b      	ldr	r3, [r7, #32]
 8005b66:	f043 0301 	orr.w	r3, r3, #1
 8005b6a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005b74:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005b76:	2301      	movs	r3, #1
 8005b78:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005b7c:	69bb      	ldr	r3, [r7, #24]
 8005b7e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d00b      	beq.n	8005b9e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005b86:	6a3b      	ldr	r3, [r7, #32]
 8005b88:	f043 0308 	orr.w	r3, r3, #8
 8005b8c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005b96:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005b98:	2301      	movs	r3, #1
 8005b9a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005b9e:	69bb      	ldr	r3, [r7, #24]
 8005ba0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d00b      	beq.n	8005bc0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005ba8:	6a3b      	ldr	r3, [r7, #32]
 8005baa:	f043 0302 	orr.w	r3, r3, #2
 8005bae:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005bb8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005bba:	2301      	movs	r3, #1
 8005bbc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8005bc0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d01c      	beq.n	8005c02 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005bc8:	68f8      	ldr	r0, [r7, #12]
 8005bca:	f7ff fe45 	bl	8005858 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	6859      	ldr	r1, [r3, #4]
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681a      	ldr	r2, [r3, #0]
 8005bd8:	4b0d      	ldr	r3, [pc, #52]	; (8005c10 <I2C_IsErrorOccurred+0x1bc>)
 8005bda:	400b      	ands	r3, r1
 8005bdc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005be2:	6a3b      	ldr	r3, [r7, #32]
 8005be4:	431a      	orrs	r2, r3
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	2220      	movs	r2, #32
 8005bee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8005c02:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8005c06:	4618      	mov	r0, r3
 8005c08:	3728      	adds	r7, #40	; 0x28
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bd80      	pop	{r7, pc}
 8005c0e:	bf00      	nop
 8005c10:	fe00e800 	.word	0xfe00e800

08005c14 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005c14:	b480      	push	{r7}
 8005c16:	b087      	sub	sp, #28
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	60f8      	str	r0, [r7, #12]
 8005c1c:	607b      	str	r3, [r7, #4]
 8005c1e:	460b      	mov	r3, r1
 8005c20:	817b      	strh	r3, [r7, #10]
 8005c22:	4613      	mov	r3, r2
 8005c24:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005c26:	897b      	ldrh	r3, [r7, #10]
 8005c28:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005c2c:	7a7b      	ldrb	r3, [r7, #9]
 8005c2e:	041b      	lsls	r3, r3, #16
 8005c30:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005c34:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005c3a:	6a3b      	ldr	r3, [r7, #32]
 8005c3c:	4313      	orrs	r3, r2
 8005c3e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005c42:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	685a      	ldr	r2, [r3, #4]
 8005c4a:	6a3b      	ldr	r3, [r7, #32]
 8005c4c:	0d5b      	lsrs	r3, r3, #21
 8005c4e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8005c52:	4b08      	ldr	r3, [pc, #32]	; (8005c74 <I2C_TransferConfig+0x60>)
 8005c54:	430b      	orrs	r3, r1
 8005c56:	43db      	mvns	r3, r3
 8005c58:	ea02 0103 	and.w	r1, r2, r3
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	697a      	ldr	r2, [r7, #20]
 8005c62:	430a      	orrs	r2, r1
 8005c64:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005c66:	bf00      	nop
 8005c68:	371c      	adds	r7, #28
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c70:	4770      	bx	lr
 8005c72:	bf00      	nop
 8005c74:	03ff63ff 	.word	0x03ff63ff

08005c78 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b083      	sub	sp, #12
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
 8005c80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c88:	b2db      	uxtb	r3, r3
 8005c8a:	2b20      	cmp	r3, #32
 8005c8c:	d138      	bne.n	8005d00 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005c94:	2b01      	cmp	r3, #1
 8005c96:	d101      	bne.n	8005c9c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005c98:	2302      	movs	r3, #2
 8005c9a:	e032      	b.n	8005d02 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2201      	movs	r2, #1
 8005ca0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2224      	movs	r2, #36	; 0x24
 8005ca8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	681a      	ldr	r2, [r3, #0]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f022 0201 	bic.w	r2, r2, #1
 8005cba:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	681a      	ldr	r2, [r3, #0]
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005cca:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	6819      	ldr	r1, [r3, #0]
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	683a      	ldr	r2, [r7, #0]
 8005cd8:	430a      	orrs	r2, r1
 8005cda:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	681a      	ldr	r2, [r3, #0]
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f042 0201 	orr.w	r2, r2, #1
 8005cea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2220      	movs	r2, #32
 8005cf0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	e000      	b.n	8005d02 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005d00:	2302      	movs	r3, #2
  }
}
 8005d02:	4618      	mov	r0, r3
 8005d04:	370c      	adds	r7, #12
 8005d06:	46bd      	mov	sp, r7
 8005d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0c:	4770      	bx	lr

08005d0e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005d0e:	b480      	push	{r7}
 8005d10:	b085      	sub	sp, #20
 8005d12:	af00      	add	r7, sp, #0
 8005d14:	6078      	str	r0, [r7, #4]
 8005d16:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005d1e:	b2db      	uxtb	r3, r3
 8005d20:	2b20      	cmp	r3, #32
 8005d22:	d139      	bne.n	8005d98 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005d2a:	2b01      	cmp	r3, #1
 8005d2c:	d101      	bne.n	8005d32 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005d2e:	2302      	movs	r3, #2
 8005d30:	e033      	b.n	8005d9a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2201      	movs	r2, #1
 8005d36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2224      	movs	r2, #36	; 0x24
 8005d3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	681a      	ldr	r2, [r3, #0]
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f022 0201 	bic.w	r2, r2, #1
 8005d50:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005d60:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005d62:	683b      	ldr	r3, [r7, #0]
 8005d64:	021b      	lsls	r3, r3, #8
 8005d66:	68fa      	ldr	r2, [r7, #12]
 8005d68:	4313      	orrs	r3, r2
 8005d6a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	68fa      	ldr	r2, [r7, #12]
 8005d72:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	681a      	ldr	r2, [r3, #0]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f042 0201 	orr.w	r2, r2, #1
 8005d82:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2220      	movs	r2, #32
 8005d88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2200      	movs	r2, #0
 8005d90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005d94:	2300      	movs	r3, #0
 8005d96:	e000      	b.n	8005d9a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005d98:	2302      	movs	r3, #2
  }
}
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	3714      	adds	r7, #20
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da4:	4770      	bx	lr
	...

08005da8 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b086      	sub	sp, #24
 8005dac:	af02      	add	r7, sp, #8
 8005dae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005db0:	2300      	movs	r3, #0
 8005db2:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8005db4:	f7fd fe84 	bl	8003ac0 <HAL_GetTick>
 8005db8:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d102      	bne.n	8005dc6 <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	73fb      	strb	r3, [r7, #15]
 8005dc4:	e092      	b.n	8005eec <HAL_OSPI_Init+0x144>
#if   defined (OCTOSPI_DCR3_MAXTRAN)
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));
#endif

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2200      	movs	r2, #0
 8005dca:	649a      	str	r2, [r3, #72]	; 0x48

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	f040 808b 	bne.w	8005eec <HAL_OSPI_Init+0x144>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 8005dd6:	6878      	ldr	r0, [r7, #4]
 8005dd8:	f7fd faee 	bl	80033b8 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8005ddc:	f241 3188 	movw	r1, #5000	; 0x1388
 8005de0:	6878      	ldr	r0, [r7, #4]
 8005de2:	f000 f88b 	bl	8005efc <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	689a      	ldr	r2, [r3, #8]
 8005dec:	4b42      	ldr	r3, [pc, #264]	; (8005ef8 <HAL_OSPI_Init+0x150>)
 8005dee:	4013      	ands	r3, r2
 8005df0:	687a      	ldr	r2, [r7, #4]
 8005df2:	68d1      	ldr	r1, [r2, #12]
 8005df4:	687a      	ldr	r2, [r7, #4]
 8005df6:	6912      	ldr	r2, [r2, #16]
 8005df8:	3a01      	subs	r2, #1
 8005dfa:	0412      	lsls	r2, r2, #16
 8005dfc:	4311      	orrs	r1, r2
 8005dfe:	687a      	ldr	r2, [r7, #4]
 8005e00:	6952      	ldr	r2, [r2, #20]
 8005e02:	3a01      	subs	r2, #1
 8005e04:	0212      	lsls	r2, r2, #8
 8005e06:	4311      	orrs	r1, r2
 8005e08:	687a      	ldr	r2, [r7, #4]
 8005e0a:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005e0c:	4311      	orrs	r1, r2
 8005e0e:	687a      	ldr	r2, [r7, #4]
 8005e10:	69d2      	ldr	r2, [r2, #28]
 8005e12:	4311      	orrs	r1, r2
 8005e14:	687a      	ldr	r2, [r7, #4]
 8005e16:	6812      	ldr	r2, [r2, #0]
 8005e18:	430b      	orrs	r3, r1
 8005e1a:	6093      	str	r3, [r2, #8]
      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
#else
      /* Configure chip select boundary */
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	0412      	lsls	r2, r2, #16
 8005e26:	611a      	str	r2, [r3, #16]
      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
#endif

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	685b      	ldr	r3, [r3, #4]
 8005e36:	3b01      	subs	r3, #1
 8005e38:	021a      	lsls	r2, r3, #8
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	430a      	orrs	r2, r1
 8005e40:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e46:	9300      	str	r3, [sp, #0]
 8005e48:	68bb      	ldr	r3, [r7, #8]
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	2120      	movs	r1, #32
 8005e4e:	6878      	ldr	r0, [r7, #4]
 8005e50:	f000 fb98 	bl	8006584 <OSPI_WaitFlagStateUntilTimeout>
 8005e54:	4603      	mov	r3, r0
 8005e56:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8005e58:	7bfb      	ldrb	r3, [r7, #15]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d146      	bne.n	8005eec <HAL_OSPI_Init+0x144>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	68db      	ldr	r3, [r3, #12]
 8005e64:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6a1b      	ldr	r3, [r3, #32]
 8005e6c:	1e5a      	subs	r2, r3, #1
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	430a      	orrs	r2, r1
 8005e74:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	689a      	ldr	r2, [r3, #8]
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	430a      	orrs	r2, r1
 8005e8a:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005e94:	f023 41a0 	bic.w	r1, r3, #1342177280	; 0x50000000
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ea0:	431a      	orrs	r2, r3
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	430a      	orrs	r2, r1
 8005ea8:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	681a      	ldr	r2, [r3, #0]
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f042 0201 	orr.w	r2, r2, #1
 8005eba:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	699b      	ldr	r3, [r3, #24]
 8005ec0:	2b02      	cmp	r3, #2
 8005ec2:	d107      	bne.n	8005ed4 <HAL_OSPI_Init+0x12c>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	689a      	ldr	r2, [r3, #8]
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f042 0202 	orr.w	r2, r2, #2
 8005ed2:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	68db      	ldr	r3, [r3, #12]
 8005ed8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005edc:	d103      	bne.n	8005ee6 <HAL_OSPI_Init+0x13e>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2201      	movs	r2, #1
 8005ee2:	645a      	str	r2, [r3, #68]	; 0x44
 8005ee4:	e002      	b.n	8005eec <HAL_OSPI_Init+0x144>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2202      	movs	r2, #2
 8005eea:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
  }

  /* Return function status */
  return status;
 8005eec:	7bfb      	ldrb	r3, [r7, #15]
}
 8005eee:	4618      	mov	r0, r3
 8005ef0:	3710      	adds	r7, #16
 8005ef2:	46bd      	mov	sp, r7
 8005ef4:	bd80      	pop	{r7, pc}
 8005ef6:	bf00      	nop
 8005ef8:	f8e0f8f4 	.word	0xf8e0f8f4

08005efc <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8005efc:	b480      	push	{r7}
 8005efe:	b083      	sub	sp, #12
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
 8005f04:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	683a      	ldr	r2, [r7, #0]
 8005f0a:	64da      	str	r2, [r3, #76]	; 0x4c
  return HAL_OK;
 8005f0c:	2300      	movs	r3, #0
}
 8005f0e:	4618      	mov	r0, r3
 8005f10:	370c      	adds	r7, #12
 8005f12:	46bd      	mov	sp, r7
 8005f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f18:	4770      	bx	lr
	...

08005f1c <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 8005f1c:	b580      	push	{r7, lr}
 8005f1e:	b092      	sub	sp, #72	; 0x48
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	60f8      	str	r0, [r7, #12]
 8005f24:	60b9      	str	r1, [r7, #8]
 8005f26:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f28:	2300      	movs	r3, #0
 8005f2a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 8005f2e:	2300      	movs	r3, #0
 8005f30:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));
#if   defined (OCTOSPIM_CR_MUXEN)
  assert_param(IS_OSPIM_REQ2ACKTIME(cfg->Req2AckTime));
#endif

  if (hospi->Instance == OCTOSPI1)
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	4a08      	ldr	r2, [pc, #32]	; (8005f5c <HAL_OSPIM_Config+0x40>)
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d105      	bne.n	8005f4a <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 8005f3e:	2300      	movs	r3, #0
 8005f40:	643b      	str	r3, [r7, #64]	; 0x40
    other_instance = 1U;
 8005f42:	2301      	movs	r3, #1
 8005f44:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
 8005f48:	e004      	b.n	8005f54 <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	643b      	str	r3, [r7, #64]	; 0x40
    other_instance = 0U;
 8005f4e:	2300      	movs	r3, #0
 8005f50:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8005f54:	2300      	movs	r3, #0
 8005f56:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8005f5a:	e01f      	b.n	8005f9c <HAL_OSPIM_Config+0x80>
 8005f5c:	a0001000 	.word	0xa0001000
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
 8005f60:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005f64:	3301      	adds	r3, #1
 8005f66:	b2d8      	uxtb	r0, r3
 8005f68:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8005f6c:	f107 0114 	add.w	r1, r7, #20
 8005f70:	4613      	mov	r3, r2
 8005f72:	009b      	lsls	r3, r3, #2
 8005f74:	4413      	add	r3, r2
 8005f76:	009b      	lsls	r3, r3, #2
 8005f78:	440b      	add	r3, r1
 8005f7a:	4619      	mov	r1, r3
 8005f7c:	f000 fb3a 	bl	80065f4 <OSPIM_GetConfig>
 8005f80:	4603      	mov	r3, r0
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d005      	beq.n	8005f92 <HAL_OSPIM_Config+0x76>
    {
      status = HAL_ERROR;
 8005f86:	2301      	movs	r3, #1
 8005f88:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	2208      	movs	r2, #8
 8005f90:	649a      	str	r2, [r3, #72]	; 0x48
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8005f92:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005f96:	3301      	adds	r3, #1
 8005f98:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8005f9c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005fa0:	2b01      	cmp	r3, #1
 8005fa2:	d9dd      	bls.n	8005f60 <HAL_OSPIM_Config+0x44>
    }
  }

  if (status == HAL_OK)
 8005fa4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	f040 82de 	bne.w	800656a <HAL_OSPIM_Config+0x64e>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 8005fae:	4bc6      	ldr	r3, [pc, #792]	; (80062c8 <HAL_OSPIM_Config+0x3ac>)
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f003 0301 	and.w	r3, r3, #1
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d00b      	beq.n	8005fd2 <HAL_OSPIM_Config+0xb6>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8005fba:	4bc3      	ldr	r3, [pc, #780]	; (80062c8 <HAL_OSPIM_Config+0x3ac>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4ac2      	ldr	r2, [pc, #776]	; (80062c8 <HAL_OSPIM_Config+0x3ac>)
 8005fc0:	f023 0301 	bic.w	r3, r3, #1
 8005fc4:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 8005fc6:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8005fca:	f043 0301 	orr.w	r3, r3, #1
 8005fce:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 8005fd2:	4bbe      	ldr	r3, [pc, #760]	; (80062cc <HAL_OSPIM_Config+0x3b0>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f003 0301 	and.w	r3, r3, #1
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d00b      	beq.n	8005ff6 <HAL_OSPIM_Config+0xda>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8005fde:	4bbb      	ldr	r3, [pc, #748]	; (80062cc <HAL_OSPIM_Config+0x3b0>)
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	4aba      	ldr	r2, [pc, #744]	; (80062cc <HAL_OSPIM_Config+0x3b0>)
 8005fe4:	f023 0301 	bic.w	r3, r3, #1
 8005fe8:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 8005fea:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8005fee:	f043 0302 	orr.w	r3, r3, #2
 8005ff2:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 8005ff6:	49b6      	ldr	r1, [pc, #728]	; (80062d0 <HAL_OSPIM_Config+0x3b4>)
 8005ff8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005ffa:	4613      	mov	r3, r2
 8005ffc:	009b      	lsls	r3, r3, #2
 8005ffe:	4413      	add	r3, r2
 8006000:	009b      	lsls	r3, r3, #2
 8006002:	3348      	adds	r3, #72	; 0x48
 8006004:	443b      	add	r3, r7
 8006006:	3b2c      	subs	r3, #44	; 0x2c
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	3b01      	subs	r3, #1
 800600c:	009b      	lsls	r3, r3, #2
 800600e:	440b      	add	r3, r1
 8006010:	6859      	ldr	r1, [r3, #4]
 8006012:	48af      	ldr	r0, [pc, #700]	; (80062d0 <HAL_OSPIM_Config+0x3b4>)
 8006014:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006016:	4613      	mov	r3, r2
 8006018:	009b      	lsls	r3, r3, #2
 800601a:	4413      	add	r3, r2
 800601c:	009b      	lsls	r3, r3, #2
 800601e:	3348      	adds	r3, #72	; 0x48
 8006020:	443b      	add	r3, r7
 8006022:	3b2c      	subs	r3, #44	; 0x2c
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	3b01      	subs	r3, #1
 8006028:	f421 7280 	bic.w	r2, r1, #256	; 0x100
 800602c:	009b      	lsls	r3, r3, #2
 800602e:	4403      	add	r3, r0
 8006030:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      if (IOM_cfg[instance].ClkPort != 0U)
 8006032:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006034:	4613      	mov	r3, r2
 8006036:	009b      	lsls	r3, r3, #2
 8006038:	4413      	add	r3, r2
 800603a:	009b      	lsls	r3, r3, #2
 800603c:	3348      	adds	r3, #72	; 0x48
 800603e:	443b      	add	r3, r7
 8006040:	3b34      	subs	r3, #52	; 0x34
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	2b00      	cmp	r3, #0
 8006046:	f000 80a1 	beq.w	800618c <HAL_OSPIM_Config+0x270>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 800604a:	49a1      	ldr	r1, [pc, #644]	; (80062d0 <HAL_OSPIM_Config+0x3b4>)
 800604c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800604e:	4613      	mov	r3, r2
 8006050:	009b      	lsls	r3, r3, #2
 8006052:	4413      	add	r3, r2
 8006054:	009b      	lsls	r3, r3, #2
 8006056:	3348      	adds	r3, #72	; 0x48
 8006058:	443b      	add	r3, r7
 800605a:	3b34      	subs	r3, #52	; 0x34
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	3b01      	subs	r3, #1
 8006060:	009b      	lsls	r3, r3, #2
 8006062:	440b      	add	r3, r1
 8006064:	6859      	ldr	r1, [r3, #4]
 8006066:	489a      	ldr	r0, [pc, #616]	; (80062d0 <HAL_OSPIM_Config+0x3b4>)
 8006068:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800606a:	4613      	mov	r3, r2
 800606c:	009b      	lsls	r3, r3, #2
 800606e:	4413      	add	r3, r2
 8006070:	009b      	lsls	r3, r3, #2
 8006072:	3348      	adds	r3, #72	; 0x48
 8006074:	443b      	add	r3, r7
 8006076:	3b34      	subs	r3, #52	; 0x34
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	3b01      	subs	r3, #1
 800607c:	f021 0201 	bic.w	r2, r1, #1
 8006080:	009b      	lsls	r3, r3, #2
 8006082:	4403      	add	r3, r0
 8006084:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 8006086:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006088:	4613      	mov	r3, r2
 800608a:	009b      	lsls	r3, r3, #2
 800608c:	4413      	add	r3, r2
 800608e:	009b      	lsls	r3, r3, #2
 8006090:	3348      	adds	r3, #72	; 0x48
 8006092:	443b      	add	r3, r7
 8006094:	3b30      	subs	r3, #48	; 0x30
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d01d      	beq.n	80060d8 <HAL_OSPIM_Config+0x1bc>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 800609c:	498c      	ldr	r1, [pc, #560]	; (80062d0 <HAL_OSPIM_Config+0x3b4>)
 800609e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80060a0:	4613      	mov	r3, r2
 80060a2:	009b      	lsls	r3, r3, #2
 80060a4:	4413      	add	r3, r2
 80060a6:	009b      	lsls	r3, r3, #2
 80060a8:	3348      	adds	r3, #72	; 0x48
 80060aa:	443b      	add	r3, r7
 80060ac:	3b30      	subs	r3, #48	; 0x30
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	3b01      	subs	r3, #1
 80060b2:	009b      	lsls	r3, r3, #2
 80060b4:	440b      	add	r3, r1
 80060b6:	6859      	ldr	r1, [r3, #4]
 80060b8:	4885      	ldr	r0, [pc, #532]	; (80062d0 <HAL_OSPIM_Config+0x3b4>)
 80060ba:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80060bc:	4613      	mov	r3, r2
 80060be:	009b      	lsls	r3, r3, #2
 80060c0:	4413      	add	r3, r2
 80060c2:	009b      	lsls	r3, r3, #2
 80060c4:	3348      	adds	r3, #72	; 0x48
 80060c6:	443b      	add	r3, r7
 80060c8:	3b30      	subs	r3, #48	; 0x30
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	3b01      	subs	r3, #1
 80060ce:	f021 0210 	bic.w	r2, r1, #16
 80060d2:	009b      	lsls	r3, r3, #2
 80060d4:	4403      	add	r3, r0
 80060d6:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 80060d8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80060da:	4613      	mov	r3, r2
 80060dc:	009b      	lsls	r3, r3, #2
 80060de:	4413      	add	r3, r2
 80060e0:	009b      	lsls	r3, r3, #2
 80060e2:	3348      	adds	r3, #72	; 0x48
 80060e4:	443b      	add	r3, r7
 80060e6:	3b28      	subs	r3, #40	; 0x28
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d021      	beq.n	8006132 <HAL_OSPIM_Config+0x216>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 80060ee:	4978      	ldr	r1, [pc, #480]	; (80062d0 <HAL_OSPIM_Config+0x3b4>)
 80060f0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80060f2:	4613      	mov	r3, r2
 80060f4:	009b      	lsls	r3, r3, #2
 80060f6:	4413      	add	r3, r2
 80060f8:	009b      	lsls	r3, r3, #2
 80060fa:	3348      	adds	r3, #72	; 0x48
 80060fc:	443b      	add	r3, r7
 80060fe:	3b28      	subs	r3, #40	; 0x28
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	3b01      	subs	r3, #1
 8006104:	f003 0301 	and.w	r3, r3, #1
 8006108:	009b      	lsls	r3, r3, #2
 800610a:	440b      	add	r3, r1
 800610c:	6859      	ldr	r1, [r3, #4]
 800610e:	4870      	ldr	r0, [pc, #448]	; (80062d0 <HAL_OSPIM_Config+0x3b4>)
 8006110:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006112:	4613      	mov	r3, r2
 8006114:	009b      	lsls	r3, r3, #2
 8006116:	4413      	add	r3, r2
 8006118:	009b      	lsls	r3, r3, #2
 800611a:	3348      	adds	r3, #72	; 0x48
 800611c:	443b      	add	r3, r7
 800611e:	3b28      	subs	r3, #40	; 0x28
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	3b01      	subs	r3, #1
 8006124:	f003 0301 	and.w	r3, r3, #1
 8006128:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 800612c:	009b      	lsls	r3, r3, #2
 800612e:	4403      	add	r3, r0
 8006130:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8006132:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006134:	4613      	mov	r3, r2
 8006136:	009b      	lsls	r3, r3, #2
 8006138:	4413      	add	r3, r2
 800613a:	009b      	lsls	r3, r3, #2
 800613c:	3348      	adds	r3, #72	; 0x48
 800613e:	443b      	add	r3, r7
 8006140:	3b24      	subs	r3, #36	; 0x24
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d021      	beq.n	800618c <HAL_OSPIM_Config+0x270>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 8006148:	4961      	ldr	r1, [pc, #388]	; (80062d0 <HAL_OSPIM_Config+0x3b4>)
 800614a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800614c:	4613      	mov	r3, r2
 800614e:	009b      	lsls	r3, r3, #2
 8006150:	4413      	add	r3, r2
 8006152:	009b      	lsls	r3, r3, #2
 8006154:	3348      	adds	r3, #72	; 0x48
 8006156:	443b      	add	r3, r7
 8006158:	3b24      	subs	r3, #36	; 0x24
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	3b01      	subs	r3, #1
 800615e:	f003 0301 	and.w	r3, r3, #1
 8006162:	009b      	lsls	r3, r3, #2
 8006164:	440b      	add	r3, r1
 8006166:	6859      	ldr	r1, [r3, #4]
 8006168:	4859      	ldr	r0, [pc, #356]	; (80062d0 <HAL_OSPIM_Config+0x3b4>)
 800616a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800616c:	4613      	mov	r3, r2
 800616e:	009b      	lsls	r3, r3, #2
 8006170:	4413      	add	r3, r2
 8006172:	009b      	lsls	r3, r3, #2
 8006174:	3348      	adds	r3, #72	; 0x48
 8006176:	443b      	add	r3, r7
 8006178:	3b24      	subs	r3, #36	; 0x24
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	3b01      	subs	r3, #1
 800617e:	f003 0301 	and.w	r3, r3, #1
 8006182:	f021 7280 	bic.w	r2, r1, #16777216	; 0x1000000
 8006186:	009b      	lsls	r3, r3, #2
 8006188:	4403      	add	r3, r0
 800618a:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 800618c:	68bb      	ldr	r3, [r7, #8]
 800618e:	6819      	ldr	r1, [r3, #0]
 8006190:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8006194:	4613      	mov	r3, r2
 8006196:	009b      	lsls	r3, r3, #2
 8006198:	4413      	add	r3, r2
 800619a:	009b      	lsls	r3, r3, #2
 800619c:	3348      	adds	r3, #72	; 0x48
 800619e:	443b      	add	r3, r7
 80061a0:	3b34      	subs	r3, #52	; 0x34
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	4299      	cmp	r1, r3
 80061a6:	d038      	beq.n	800621a <HAL_OSPIM_Config+0x2fe>
 80061a8:	68bb      	ldr	r3, [r7, #8]
 80061aa:	6859      	ldr	r1, [r3, #4]
 80061ac:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80061b0:	4613      	mov	r3, r2
 80061b2:	009b      	lsls	r3, r3, #2
 80061b4:	4413      	add	r3, r2
 80061b6:	009b      	lsls	r3, r3, #2
 80061b8:	3348      	adds	r3, #72	; 0x48
 80061ba:	443b      	add	r3, r7
 80061bc:	3b30      	subs	r3, #48	; 0x30
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4299      	cmp	r1, r3
 80061c2:	d02a      	beq.n	800621a <HAL_OSPIM_Config+0x2fe>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 80061c4:	68bb      	ldr	r3, [r7, #8]
 80061c6:	6899      	ldr	r1, [r3, #8]
 80061c8:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80061cc:	4613      	mov	r3, r2
 80061ce:	009b      	lsls	r3, r3, #2
 80061d0:	4413      	add	r3, r2
 80061d2:	009b      	lsls	r3, r3, #2
 80061d4:	3348      	adds	r3, #72	; 0x48
 80061d6:	443b      	add	r3, r7
 80061d8:	3b2c      	subs	r3, #44	; 0x2c
 80061da:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->DQSPort == IOM_cfg[other_instance].DQSPort)     ||
 80061dc:	4299      	cmp	r1, r3
 80061de:	d01c      	beq.n	800621a <HAL_OSPIM_Config+0x2fe>
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	68d9      	ldr	r1, [r3, #12]
 80061e4:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80061e8:	4613      	mov	r3, r2
 80061ea:	009b      	lsls	r3, r3, #2
 80061ec:	4413      	add	r3, r2
 80061ee:	009b      	lsls	r3, r3, #2
 80061f0:	3348      	adds	r3, #72	; 0x48
 80061f2:	443b      	add	r3, r7
 80061f4:	3b28      	subs	r3, #40	; 0x28
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	4299      	cmp	r1, r3
 80061fa:	d00e      	beq.n	800621a <HAL_OSPIM_Config+0x2fe>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 80061fc:	68bb      	ldr	r3, [r7, #8]
 80061fe:	6919      	ldr	r1, [r3, #16]
 8006200:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8006204:	4613      	mov	r3, r2
 8006206:	009b      	lsls	r3, r3, #2
 8006208:	4413      	add	r3, r2
 800620a:	009b      	lsls	r3, r3, #2
 800620c:	3348      	adds	r3, #72	; 0x48
 800620e:	443b      	add	r3, r7
 8006210:	3b24      	subs	r3, #36	; 0x24
 8006212:	681b      	ldr	r3, [r3, #0]
        (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) || (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8006214:	4299      	cmp	r1, r3
 8006216:	f040 80d3 	bne.w	80063c0 <HAL_OSPIM_Config+0x4a4>
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
      }
      else
      {
#endif
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 800621a:	492d      	ldr	r1, [pc, #180]	; (80062d0 <HAL_OSPIM_Config+0x3b4>)
 800621c:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8006220:	4613      	mov	r3, r2
 8006222:	009b      	lsls	r3, r3, #2
 8006224:	4413      	add	r3, r2
 8006226:	009b      	lsls	r3, r3, #2
 8006228:	3348      	adds	r3, #72	; 0x48
 800622a:	443b      	add	r3, r7
 800622c:	3b34      	subs	r3, #52	; 0x34
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	3b01      	subs	r3, #1
 8006232:	009b      	lsls	r3, r3, #2
 8006234:	440b      	add	r3, r1
 8006236:	6859      	ldr	r1, [r3, #4]
 8006238:	4825      	ldr	r0, [pc, #148]	; (80062d0 <HAL_OSPIM_Config+0x3b4>)
 800623a:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800623e:	4613      	mov	r3, r2
 8006240:	009b      	lsls	r3, r3, #2
 8006242:	4413      	add	r3, r2
 8006244:	009b      	lsls	r3, r3, #2
 8006246:	3348      	adds	r3, #72	; 0x48
 8006248:	443b      	add	r3, r7
 800624a:	3b34      	subs	r3, #52	; 0x34
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	3b01      	subs	r3, #1
 8006250:	f021 0201 	bic.w	r2, r1, #1
 8006254:	009b      	lsls	r3, r3, #2
 8006256:	4403      	add	r3, r0
 8006258:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 800625a:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800625e:	4613      	mov	r3, r2
 8006260:	009b      	lsls	r3, r3, #2
 8006262:	4413      	add	r3, r2
 8006264:	009b      	lsls	r3, r3, #2
 8006266:	3348      	adds	r3, #72	; 0x48
 8006268:	443b      	add	r3, r7
 800626a:	3b30      	subs	r3, #48	; 0x30
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	2b00      	cmp	r3, #0
 8006270:	d01f      	beq.n	80062b2 <HAL_OSPIM_Config+0x396>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 8006272:	4917      	ldr	r1, [pc, #92]	; (80062d0 <HAL_OSPIM_Config+0x3b4>)
 8006274:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8006278:	4613      	mov	r3, r2
 800627a:	009b      	lsls	r3, r3, #2
 800627c:	4413      	add	r3, r2
 800627e:	009b      	lsls	r3, r3, #2
 8006280:	3348      	adds	r3, #72	; 0x48
 8006282:	443b      	add	r3, r7
 8006284:	3b30      	subs	r3, #48	; 0x30
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	3b01      	subs	r3, #1
 800628a:	009b      	lsls	r3, r3, #2
 800628c:	440b      	add	r3, r1
 800628e:	6859      	ldr	r1, [r3, #4]
 8006290:	480f      	ldr	r0, [pc, #60]	; (80062d0 <HAL_OSPIM_Config+0x3b4>)
 8006292:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8006296:	4613      	mov	r3, r2
 8006298:	009b      	lsls	r3, r3, #2
 800629a:	4413      	add	r3, r2
 800629c:	009b      	lsls	r3, r3, #2
 800629e:	3348      	adds	r3, #72	; 0x48
 80062a0:	443b      	add	r3, r7
 80062a2:	3b30      	subs	r3, #48	; 0x30
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	3b01      	subs	r3, #1
 80062a8:	f021 0210 	bic.w	r2, r1, #16
 80062ac:	009b      	lsls	r3, r3, #2
 80062ae:	4403      	add	r3, r0
 80062b0:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 80062b2:	4907      	ldr	r1, [pc, #28]	; (80062d0 <HAL_OSPIM_Config+0x3b4>)
 80062b4:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80062b8:	4613      	mov	r3, r2
 80062ba:	009b      	lsls	r3, r3, #2
 80062bc:	4413      	add	r3, r2
 80062be:	009b      	lsls	r3, r3, #2
 80062c0:	3348      	adds	r3, #72	; 0x48
 80062c2:	443b      	add	r3, r7
 80062c4:	3b2c      	subs	r3, #44	; 0x2c
 80062c6:	e005      	b.n	80062d4 <HAL_OSPIM_Config+0x3b8>
 80062c8:	a0001000 	.word	0xa0001000
 80062cc:	a0001400 	.word	0xa0001400
 80062d0:	50061c00 	.word	0x50061c00
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	3b01      	subs	r3, #1
 80062d8:	009b      	lsls	r3, r3, #2
 80062da:	440b      	add	r3, r1
 80062dc:	6859      	ldr	r1, [r3, #4]
 80062de:	48a6      	ldr	r0, [pc, #664]	; (8006578 <HAL_OSPIM_Config+0x65c>)
 80062e0:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80062e4:	4613      	mov	r3, r2
 80062e6:	009b      	lsls	r3, r3, #2
 80062e8:	4413      	add	r3, r2
 80062ea:	009b      	lsls	r3, r3, #2
 80062ec:	3348      	adds	r3, #72	; 0x48
 80062ee:	443b      	add	r3, r7
 80062f0:	3b2c      	subs	r3, #44	; 0x2c
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	3b01      	subs	r3, #1
 80062f6:	f421 7280 	bic.w	r2, r1, #256	; 0x100
 80062fa:	009b      	lsls	r3, r3, #2
 80062fc:	4403      	add	r3, r0
 80062fe:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8006300:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8006304:	4613      	mov	r3, r2
 8006306:	009b      	lsls	r3, r3, #2
 8006308:	4413      	add	r3, r2
 800630a:	009b      	lsls	r3, r3, #2
 800630c:	3348      	adds	r3, #72	; 0x48
 800630e:	443b      	add	r3, r7
 8006310:	3b28      	subs	r3, #40	; 0x28
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d023      	beq.n	8006360 <HAL_OSPIM_Config+0x444>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8006318:	4997      	ldr	r1, [pc, #604]	; (8006578 <HAL_OSPIM_Config+0x65c>)
 800631a:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800631e:	4613      	mov	r3, r2
 8006320:	009b      	lsls	r3, r3, #2
 8006322:	4413      	add	r3, r2
 8006324:	009b      	lsls	r3, r3, #2
 8006326:	3348      	adds	r3, #72	; 0x48
 8006328:	443b      	add	r3, r7
 800632a:	3b28      	subs	r3, #40	; 0x28
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	3b01      	subs	r3, #1
 8006330:	f003 0301 	and.w	r3, r3, #1
 8006334:	009b      	lsls	r3, r3, #2
 8006336:	440b      	add	r3, r1
 8006338:	6859      	ldr	r1, [r3, #4]
 800633a:	488f      	ldr	r0, [pc, #572]	; (8006578 <HAL_OSPIM_Config+0x65c>)
 800633c:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8006340:	4613      	mov	r3, r2
 8006342:	009b      	lsls	r3, r3, #2
 8006344:	4413      	add	r3, r2
 8006346:	009b      	lsls	r3, r3, #2
 8006348:	3348      	adds	r3, #72	; 0x48
 800634a:	443b      	add	r3, r7
 800634c:	3b28      	subs	r3, #40	; 0x28
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	3b01      	subs	r3, #1
 8006352:	f003 0301 	and.w	r3, r3, #1
 8006356:	f421 3280 	bic.w	r2, r1, #65536	; 0x10000
 800635a:	009b      	lsls	r3, r3, #2
 800635c:	4403      	add	r3, r0
 800635e:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8006360:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8006364:	4613      	mov	r3, r2
 8006366:	009b      	lsls	r3, r3, #2
 8006368:	4413      	add	r3, r2
 800636a:	009b      	lsls	r3, r3, #2
 800636c:	3348      	adds	r3, #72	; 0x48
 800636e:	443b      	add	r3, r7
 8006370:	3b24      	subs	r3, #36	; 0x24
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d023      	beq.n	80063c0 <HAL_OSPIM_Config+0x4a4>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8006378:	497f      	ldr	r1, [pc, #508]	; (8006578 <HAL_OSPIM_Config+0x65c>)
 800637a:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 800637e:	4613      	mov	r3, r2
 8006380:	009b      	lsls	r3, r3, #2
 8006382:	4413      	add	r3, r2
 8006384:	009b      	lsls	r3, r3, #2
 8006386:	3348      	adds	r3, #72	; 0x48
 8006388:	443b      	add	r3, r7
 800638a:	3b24      	subs	r3, #36	; 0x24
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	3b01      	subs	r3, #1
 8006390:	f003 0301 	and.w	r3, r3, #1
 8006394:	009b      	lsls	r3, r3, #2
 8006396:	440b      	add	r3, r1
 8006398:	6859      	ldr	r1, [r3, #4]
 800639a:	4877      	ldr	r0, [pc, #476]	; (8006578 <HAL_OSPIM_Config+0x65c>)
 800639c:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 80063a0:	4613      	mov	r3, r2
 80063a2:	009b      	lsls	r3, r3, #2
 80063a4:	4413      	add	r3, r2
 80063a6:	009b      	lsls	r3, r3, #2
 80063a8:	3348      	adds	r3, #72	; 0x48
 80063aa:	443b      	add	r3, r7
 80063ac:	3b24      	subs	r3, #36	; 0x24
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	3b01      	subs	r3, #1
 80063b2:	f003 0301 	and.w	r3, r3, #1
 80063b6:	f021 7280 	bic.w	r2, r1, #16777216	; 0x1000000
 80063ba:	009b      	lsls	r3, r3, #2
 80063bc:	4403      	add	r3, r0
 80063be:	605a      	str	r2, [r3, #4]
      }
#endif
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 80063c0:	4a6d      	ldr	r2, [pc, #436]	; (8006578 <HAL_OSPIM_Config+0x65c>)
 80063c2:	68bb      	ldr	r3, [r7, #8]
 80063c4:	689b      	ldr	r3, [r3, #8]
 80063c6:	3b01      	subs	r3, #1
 80063c8:	009b      	lsls	r3, r3, #2
 80063ca:	4413      	add	r3, r2
 80063cc:	685b      	ldr	r3, [r3, #4]
 80063ce:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80063d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80063d4:	025b      	lsls	r3, r3, #9
 80063d6:	431a      	orrs	r2, r3
 80063d8:	4967      	ldr	r1, [pc, #412]	; (8006578 <HAL_OSPIM_Config+0x65c>)
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	689b      	ldr	r3, [r3, #8]
 80063de:	3b01      	subs	r3, #1
 80063e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80063e4:	009b      	lsls	r3, r3, #2
 80063e6:	440b      	add	r3, r1
 80063e8:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 80063ea:	4a63      	ldr	r2, [pc, #396]	; (8006578 <HAL_OSPIM_Config+0x65c>)
 80063ec:	68bb      	ldr	r3, [r7, #8]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	3b01      	subs	r3, #1
 80063f2:	009b      	lsls	r3, r3, #2
 80063f4:	4413      	add	r3, r2
 80063f6:	685b      	ldr	r3, [r3, #4]
 80063f8:	f023 0203 	bic.w	r2, r3, #3
 80063fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80063fe:	005b      	lsls	r3, r3, #1
 8006400:	431a      	orrs	r2, r3
 8006402:	495d      	ldr	r1, [pc, #372]	; (8006578 <HAL_OSPIM_Config+0x65c>)
 8006404:	68bb      	ldr	r3, [r7, #8]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	3b01      	subs	r3, #1
 800640a:	f042 0201 	orr.w	r2, r2, #1
 800640e:	009b      	lsls	r3, r3, #2
 8006410:	440b      	add	r3, r1
 8006412:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 8006414:	68bb      	ldr	r3, [r7, #8]
 8006416:	685b      	ldr	r3, [r3, #4]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d014      	beq.n	8006446 <HAL_OSPIM_Config+0x52a>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 800641c:	4a56      	ldr	r2, [pc, #344]	; (8006578 <HAL_OSPIM_Config+0x65c>)
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	685b      	ldr	r3, [r3, #4]
 8006422:	3b01      	subs	r3, #1
 8006424:	009b      	lsls	r3, r3, #2
 8006426:	4413      	add	r3, r2
 8006428:	685b      	ldr	r3, [r3, #4]
 800642a:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800642e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006430:	015b      	lsls	r3, r3, #5
 8006432:	431a      	orrs	r2, r3
 8006434:	4950      	ldr	r1, [pc, #320]	; (8006578 <HAL_OSPIM_Config+0x65c>)
 8006436:	68bb      	ldr	r3, [r7, #8]
 8006438:	685b      	ldr	r3, [r3, #4]
 800643a:	3b01      	subs	r3, #1
 800643c:	f042 0210 	orr.w	r2, r2, #16
 8006440:	009b      	lsls	r3, r3, #2
 8006442:	440b      	add	r3, r1
 8006444:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	68db      	ldr	r3, [r3, #12]
 800644a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800644e:	2b00      	cmp	r3, #0
 8006450:	d019      	beq.n	8006486 <HAL_OSPIM_Config+0x56a>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8006452:	4a49      	ldr	r2, [pc, #292]	; (8006578 <HAL_OSPIM_Config+0x65c>)
 8006454:	68bb      	ldr	r3, [r7, #8]
 8006456:	68db      	ldr	r3, [r3, #12]
 8006458:	3b01      	subs	r3, #1
 800645a:	f003 0301 	and.w	r3, r3, #1
 800645e:	009b      	lsls	r3, r3, #2
 8006460:	4413      	add	r3, r2
 8006462:	685b      	ldr	r3, [r3, #4]
 8006464:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 8006468:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800646a:	049b      	lsls	r3, r3, #18
 800646c:	431a      	orrs	r2, r3
 800646e:	4942      	ldr	r1, [pc, #264]	; (8006578 <HAL_OSPIM_Config+0x65c>)
 8006470:	68bb      	ldr	r3, [r7, #8]
 8006472:	68db      	ldr	r3, [r3, #12]
 8006474:	3b01      	subs	r3, #1
 8006476:	f003 0301 	and.w	r3, r3, #1
 800647a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800647e:	009b      	lsls	r3, r3, #2
 8006480:	440b      	add	r3, r1
 8006482:	605a      	str	r2, [r3, #4]
 8006484:	e01c      	b.n	80064c0 <HAL_OSPIM_Config+0x5a4>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8006486:	68bb      	ldr	r3, [r7, #8]
 8006488:	68db      	ldr	r3, [r3, #12]
 800648a:	2b00      	cmp	r3, #0
 800648c:	d018      	beq.n	80064c0 <HAL_OSPIM_Config+0x5a4>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800648e:	4a3a      	ldr	r2, [pc, #232]	; (8006578 <HAL_OSPIM_Config+0x65c>)
 8006490:	68bb      	ldr	r3, [r7, #8]
 8006492:	68db      	ldr	r3, [r3, #12]
 8006494:	3b01      	subs	r3, #1
 8006496:	f003 0301 	and.w	r3, r3, #1
 800649a:	009b      	lsls	r3, r3, #2
 800649c:	4413      	add	r3, r2
 800649e:	685b      	ldr	r3, [r3, #4]
 80064a0:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 80064a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80064a6:	069b      	lsls	r3, r3, #26
 80064a8:	431a      	orrs	r2, r3
 80064aa:	4933      	ldr	r1, [pc, #204]	; (8006578 <HAL_OSPIM_Config+0x65c>)
 80064ac:	68bb      	ldr	r3, [r7, #8]
 80064ae:	68db      	ldr	r3, [r3, #12]
 80064b0:	3b01      	subs	r3, #1
 80064b2:	f003 0301 	and.w	r3, r3, #1
 80064b6:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80064ba:	009b      	lsls	r3, r3, #2
 80064bc:	440b      	add	r3, r1
 80064be:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	691b      	ldr	r3, [r3, #16]
 80064c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d019      	beq.n	8006500 <HAL_OSPIM_Config+0x5e4>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 80064cc:	4a2a      	ldr	r2, [pc, #168]	; (8006578 <HAL_OSPIM_Config+0x65c>)
 80064ce:	68bb      	ldr	r3, [r7, #8]
 80064d0:	691b      	ldr	r3, [r3, #16]
 80064d2:	3b01      	subs	r3, #1
 80064d4:	f003 0301 	and.w	r3, r3, #1
 80064d8:	009b      	lsls	r3, r3, #2
 80064da:	4413      	add	r3, r2
 80064dc:	685b      	ldr	r3, [r3, #4]
 80064de:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 80064e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80064e4:	049b      	lsls	r3, r3, #18
 80064e6:	431a      	orrs	r2, r3
 80064e8:	4923      	ldr	r1, [pc, #140]	; (8006578 <HAL_OSPIM_Config+0x65c>)
 80064ea:	68bb      	ldr	r3, [r7, #8]
 80064ec:	691b      	ldr	r3, [r3, #16]
 80064ee:	3b01      	subs	r3, #1
 80064f0:	f003 0301 	and.w	r3, r3, #1
 80064f4:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 80064f8:	009b      	lsls	r3, r3, #2
 80064fa:	440b      	add	r3, r1
 80064fc:	605a      	str	r2, [r3, #4]
 80064fe:	e01c      	b.n	800653a <HAL_OSPIM_Config+0x61e>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8006500:	68bb      	ldr	r3, [r7, #8]
 8006502:	691b      	ldr	r3, [r3, #16]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d018      	beq.n	800653a <HAL_OSPIM_Config+0x61e>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8006508:	4a1b      	ldr	r2, [pc, #108]	; (8006578 <HAL_OSPIM_Config+0x65c>)
 800650a:	68bb      	ldr	r3, [r7, #8]
 800650c:	691b      	ldr	r3, [r3, #16]
 800650e:	3b01      	subs	r3, #1
 8006510:	f003 0301 	and.w	r3, r3, #1
 8006514:	009b      	lsls	r3, r3, #2
 8006516:	4413      	add	r3, r2
 8006518:	685b      	ldr	r3, [r3, #4]
 800651a:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800651e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006520:	069b      	lsls	r3, r3, #26
 8006522:	431a      	orrs	r2, r3
 8006524:	4914      	ldr	r1, [pc, #80]	; (8006578 <HAL_OSPIM_Config+0x65c>)
 8006526:	68bb      	ldr	r3, [r7, #8]
 8006528:	691b      	ldr	r3, [r3, #16]
 800652a:	3b01      	subs	r3, #1
 800652c:	f003 0301 	and.w	r3, r3, #1
 8006530:	f042 7240 	orr.w	r2, r2, #50331648	; 0x3000000
 8006534:	009b      	lsls	r3, r3, #2
 8006536:	440b      	add	r3, r1
 8006538:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 800653a:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800653e:	f003 0301 	and.w	r3, r3, #1
 8006542:	2b00      	cmp	r3, #0
 8006544:	d005      	beq.n	8006552 <HAL_OSPIM_Config+0x636>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8006546:	4b0d      	ldr	r3, [pc, #52]	; (800657c <HAL_OSPIM_Config+0x660>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	4a0c      	ldr	r2, [pc, #48]	; (800657c <HAL_OSPIM_Config+0x660>)
 800654c:	f043 0301 	orr.w	r3, r3, #1
 8006550:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 8006552:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8006556:	f003 0302 	and.w	r3, r3, #2
 800655a:	2b00      	cmp	r3, #0
 800655c:	d005      	beq.n	800656a <HAL_OSPIM_Config+0x64e>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 800655e:	4b08      	ldr	r3, [pc, #32]	; (8006580 <HAL_OSPIM_Config+0x664>)
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	4a07      	ldr	r2, [pc, #28]	; (8006580 <HAL_OSPIM_Config+0x664>)
 8006564:	f043 0301 	orr.w	r3, r3, #1
 8006568:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 800656a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 800656e:	4618      	mov	r0, r3
 8006570:	3748      	adds	r7, #72	; 0x48
 8006572:	46bd      	mov	sp, r7
 8006574:	bd80      	pop	{r7, pc}
 8006576:	bf00      	nop
 8006578:	50061c00 	.word	0x50061c00
 800657c:	a0001000 	.word	0xa0001000
 8006580:	a0001400 	.word	0xa0001400

08006584 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8006584:	b580      	push	{r7, lr}
 8006586:	b084      	sub	sp, #16
 8006588:	af00      	add	r7, sp, #0
 800658a:	60f8      	str	r0, [r7, #12]
 800658c:	60b9      	str	r1, [r7, #8]
 800658e:	603b      	str	r3, [r7, #0]
 8006590:	4613      	mov	r3, r2
 8006592:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8006594:	e01a      	b.n	80065cc <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006596:	69bb      	ldr	r3, [r7, #24]
 8006598:	f1b3 3fff 	cmp.w	r3, #4294967295
 800659c:	d016      	beq.n	80065cc <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800659e:	f7fd fa8f 	bl	8003ac0 <HAL_GetTick>
 80065a2:	4602      	mov	r2, r0
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	1ad3      	subs	r3, r2, r3
 80065a8:	69ba      	ldr	r2, [r7, #24]
 80065aa:	429a      	cmp	r2, r3
 80065ac:	d302      	bcc.n	80065b4 <OSPI_WaitFlagStateUntilTimeout+0x30>
 80065ae:	69bb      	ldr	r3, [r7, #24]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d10b      	bne.n	80065cc <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80065ba:	645a      	str	r2, [r3, #68]	; 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80065c0:	f043 0201 	orr.w	r2, r3, #1
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	649a      	str	r2, [r3, #72]	; 0x48

        return HAL_ERROR;
 80065c8:	2301      	movs	r3, #1
 80065ca:	e00e      	b.n	80065ea <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	6a1a      	ldr	r2, [r3, #32]
 80065d2:	68bb      	ldr	r3, [r7, #8]
 80065d4:	4013      	ands	r3, r2
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	bf14      	ite	ne
 80065da:	2301      	movne	r3, #1
 80065dc:	2300      	moveq	r3, #0
 80065de:	b2db      	uxtb	r3, r3
 80065e0:	461a      	mov	r2, r3
 80065e2:	79fb      	ldrb	r3, [r7, #7]
 80065e4:	429a      	cmp	r2, r3
 80065e6:	d1d6      	bne.n	8006596 <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80065e8:	2300      	movs	r3, #0
}
 80065ea:	4618      	mov	r0, r3
 80065ec:	3710      	adds	r7, #16
 80065ee:	46bd      	mov	sp, r7
 80065f0:	bd80      	pop	{r7, pc}
	...

080065f4 <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 80065f4:	b480      	push	{r7}
 80065f6:	b087      	sub	sp, #28
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	4603      	mov	r3, r0
 80065fc:	6039      	str	r1, [r7, #0]
 80065fe:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8006600:	2300      	movs	r3, #0
 8006602:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 8006604:	2300      	movs	r3, #0
 8006606:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 8006608:	79fb      	ldrb	r3, [r7, #7]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d005      	beq.n	800661a <OSPIM_GetConfig+0x26>
 800660e:	79fb      	ldrb	r3, [r7, #7]
 8006610:	2b02      	cmp	r3, #2
 8006612:	d802      	bhi.n	800661a <OSPIM_GetConfig+0x26>
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d102      	bne.n	8006620 <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 800661a:	2301      	movs	r3, #1
 800661c:	75fb      	strb	r3, [r7, #23]
 800661e:	e08e      	b.n	800673e <OSPIM_GetConfig+0x14a>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 8006620:	683b      	ldr	r3, [r7, #0]
 8006622:	2200      	movs	r2, #0
 8006624:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 8006626:	683b      	ldr	r3, [r7, #0]
 8006628:	2200      	movs	r2, #0
 800662a:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	2200      	movs	r2, #0
 8006630:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	2200      	movs	r2, #0
 8006636:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	2200      	movs	r2, #0
 800663c:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 800663e:	79fb      	ldrb	r3, [r7, #7]
 8006640:	2b02      	cmp	r3, #2
 8006642:	d101      	bne.n	8006648 <OSPIM_GetConfig+0x54>
    {
#if   defined (OCTOSPIM_CR_MUXEN)
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
      {
#endif
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 8006644:	4b41      	ldr	r3, [pc, #260]	; (800674c <OSPIM_GetConfig+0x158>)
 8006646:	613b      	str	r3, [r7, #16]
      }
#endif
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8006648:	2300      	movs	r3, #0
 800664a:	60fb      	str	r3, [r7, #12]
 800664c:	e074      	b.n	8006738 <OSPIM_GetConfig+0x144>
    {
      reg = OCTOSPIM->PCR[index];
 800664e:	4a40      	ldr	r2, [pc, #256]	; (8006750 <OSPIM_GetConfig+0x15c>)
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	009b      	lsls	r3, r3, #2
 8006654:	4413      	add	r3, r2
 8006656:	685b      	ldr	r3, [r3, #4]
 8006658:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 800665a:	68bb      	ldr	r3, [r7, #8]
 800665c:	f003 0301 	and.w	r3, r3, #1
 8006660:	2b00      	cmp	r3, #0
 8006662:	d00a      	beq.n	800667a <OSPIM_GetConfig+0x86>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 8006664:	68ba      	ldr	r2, [r7, #8]
 8006666:	693b      	ldr	r3, [r7, #16]
 8006668:	4053      	eors	r3, r2
 800666a:	f003 0302 	and.w	r3, r3, #2
 800666e:	2b00      	cmp	r3, #0
 8006670:	d103      	bne.n	800667a <OSPIM_GetConfig+0x86>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	1c5a      	adds	r2, r3, #1
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 800667a:	68bb      	ldr	r3, [r7, #8]
 800667c:	f003 0310 	and.w	r3, r3, #16
 8006680:	2b00      	cmp	r3, #0
 8006682:	d00a      	beq.n	800669a <OSPIM_GetConfig+0xa6>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 8006684:	68ba      	ldr	r2, [r7, #8]
 8006686:	693b      	ldr	r3, [r7, #16]
 8006688:	4053      	eors	r3, r2
 800668a:	f003 0320 	and.w	r3, r3, #32
 800668e:	2b00      	cmp	r3, #0
 8006690:	d103      	bne.n	800669a <OSPIM_GetConfig+0xa6>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	1c5a      	adds	r2, r3, #1
 8006696:	683b      	ldr	r3, [r7, #0]
 8006698:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 800669a:	68bb      	ldr	r3, [r7, #8]
 800669c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d00a      	beq.n	80066ba <OSPIM_GetConfig+0xc6>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 80066a4:	68ba      	ldr	r2, [r7, #8]
 80066a6:	693b      	ldr	r3, [r7, #16]
 80066a8:	4053      	eors	r3, r2
 80066aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d103      	bne.n	80066ba <OSPIM_GetConfig+0xc6>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	1c5a      	adds	r2, r3, #1
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 80066ba:	68bb      	ldr	r3, [r7, #8]
 80066bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d018      	beq.n	80066f6 <OSPIM_GetConfig+0x102>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 80066c4:	68ba      	ldr	r2, [r7, #8]
 80066c6:	693b      	ldr	r3, [r7, #16]
 80066c8:	4053      	eors	r3, r2
 80066ca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d111      	bne.n	80066f6 <OSPIM_GetConfig+0x102>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 80066d2:	68bb      	ldr	r3, [r7, #8]
 80066d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d106      	bne.n	80066ea <OSPIM_GetConfig+0xf6>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	3301      	adds	r3, #1
 80066e0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80066e4:	683b      	ldr	r3, [r7, #0]
 80066e6:	60da      	str	r2, [r3, #12]
 80066e8:	e005      	b.n	80066f6 <OSPIM_GetConfig+0x102>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	3301      	adds	r3, #1
 80066ee:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80066f2:	683b      	ldr	r3, [r7, #0]
 80066f4:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 80066f6:	68bb      	ldr	r3, [r7, #8]
 80066f8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d018      	beq.n	8006732 <OSPIM_GetConfig+0x13e>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 8006700:	68ba      	ldr	r2, [r7, #8]
 8006702:	693b      	ldr	r3, [r7, #16]
 8006704:	4053      	eors	r3, r2
 8006706:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800670a:	2b00      	cmp	r3, #0
 800670c:	d111      	bne.n	8006732 <OSPIM_GetConfig+0x13e>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 800670e:	68bb      	ldr	r3, [r7, #8]
 8006710:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006714:	2b00      	cmp	r3, #0
 8006716:	d106      	bne.n	8006726 <OSPIM_GetConfig+0x132>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	3301      	adds	r3, #1
 800671c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	611a      	str	r2, [r3, #16]
 8006724:	e005      	b.n	8006732 <OSPIM_GetConfig+0x13e>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	3301      	adds	r3, #1
 800672a:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 800672e:	683b      	ldr	r3, [r7, #0]
 8006730:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	3301      	adds	r3, #1
 8006736:	60fb      	str	r3, [r7, #12]
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	2b01      	cmp	r3, #1
 800673c:	d987      	bls.n	800664e <OSPIM_GetConfig+0x5a>
      }
    }
  }

  /* Return function status */
  return status;
 800673e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006740:	4618      	mov	r0, r3
 8006742:	371c      	adds	r7, #28
 8006744:	46bd      	mov	sp, r7
 8006746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674a:	4770      	bx	lr
 800674c:	04040222 	.word	0x04040222
 8006750:	50061c00 	.word	0x50061c00

08006754 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8006754:	b480      	push	{r7}
 8006756:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006758:	4b05      	ldr	r3, [pc, #20]	; (8006770 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4a04      	ldr	r2, [pc, #16]	; (8006770 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800675e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006762:	6013      	str	r3, [r2, #0]
}
 8006764:	bf00      	nop
 8006766:	46bd      	mov	sp, r7
 8006768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676c:	4770      	bx	lr
 800676e:	bf00      	nop
 8006770:	40007000 	.word	0x40007000

08006774 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006774:	b480      	push	{r7}
 8006776:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006778:	4b0d      	ldr	r3, [pc, #52]	; (80067b0 <HAL_PWREx_GetVoltageRange+0x3c>)
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006780:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006784:	d102      	bne.n	800678c <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8006786:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800678a:	e00b      	b.n	80067a4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 800678c:	4b08      	ldr	r3, [pc, #32]	; (80067b0 <HAL_PWREx_GetVoltageRange+0x3c>)
 800678e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006792:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006796:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800679a:	d102      	bne.n	80067a2 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 800679c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80067a0:	e000      	b.n	80067a4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80067a2:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80067a4:	4618      	mov	r0, r3
 80067a6:	46bd      	mov	sp, r7
 80067a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ac:	4770      	bx	lr
 80067ae:	bf00      	nop
 80067b0:	40007000 	.word	0x40007000

080067b4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80067b4:	b480      	push	{r7}
 80067b6:	b085      	sub	sp, #20
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d141      	bne.n	8006846 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80067c2:	4b4b      	ldr	r3, [pc, #300]	; (80068f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80067ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80067ce:	d131      	bne.n	8006834 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80067d0:	4b47      	ldr	r3, [pc, #284]	; (80068f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80067d6:	4a46      	ldr	r2, [pc, #280]	; (80068f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80067dc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80067e0:	4b43      	ldr	r3, [pc, #268]	; (80068f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80067e8:	4a41      	ldr	r2, [pc, #260]	; (80068f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80067ee:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80067f0:	4b40      	ldr	r3, [pc, #256]	; (80068f4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	2232      	movs	r2, #50	; 0x32
 80067f6:	fb02 f303 	mul.w	r3, r2, r3
 80067fa:	4a3f      	ldr	r2, [pc, #252]	; (80068f8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80067fc:	fba2 2303 	umull	r2, r3, r2, r3
 8006800:	0c9b      	lsrs	r3, r3, #18
 8006802:	3301      	adds	r3, #1
 8006804:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006806:	e002      	b.n	800680e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	3b01      	subs	r3, #1
 800680c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800680e:	4b38      	ldr	r3, [pc, #224]	; (80068f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006810:	695b      	ldr	r3, [r3, #20]
 8006812:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006816:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800681a:	d102      	bne.n	8006822 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d1f2      	bne.n	8006808 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006822:	4b33      	ldr	r3, [pc, #204]	; (80068f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006824:	695b      	ldr	r3, [r3, #20]
 8006826:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800682a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800682e:	d158      	bne.n	80068e2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006830:	2303      	movs	r3, #3
 8006832:	e057      	b.n	80068e4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006834:	4b2e      	ldr	r3, [pc, #184]	; (80068f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006836:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800683a:	4a2d      	ldr	r2, [pc, #180]	; (80068f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800683c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006840:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8006844:	e04d      	b.n	80068e2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800684c:	d141      	bne.n	80068d2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800684e:	4b28      	ldr	r3, [pc, #160]	; (80068f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006856:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800685a:	d131      	bne.n	80068c0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800685c:	4b24      	ldr	r3, [pc, #144]	; (80068f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800685e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006862:	4a23      	ldr	r2, [pc, #140]	; (80068f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006864:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006868:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800686c:	4b20      	ldr	r3, [pc, #128]	; (80068f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006874:	4a1e      	ldr	r2, [pc, #120]	; (80068f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006876:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800687a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800687c:	4b1d      	ldr	r3, [pc, #116]	; (80068f4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	2232      	movs	r2, #50	; 0x32
 8006882:	fb02 f303 	mul.w	r3, r2, r3
 8006886:	4a1c      	ldr	r2, [pc, #112]	; (80068f8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006888:	fba2 2303 	umull	r2, r3, r2, r3
 800688c:	0c9b      	lsrs	r3, r3, #18
 800688e:	3301      	adds	r3, #1
 8006890:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006892:	e002      	b.n	800689a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	3b01      	subs	r3, #1
 8006898:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800689a:	4b15      	ldr	r3, [pc, #84]	; (80068f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800689c:	695b      	ldr	r3, [r3, #20]
 800689e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80068a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80068a6:	d102      	bne.n	80068ae <HAL_PWREx_ControlVoltageScaling+0xfa>
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d1f2      	bne.n	8006894 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80068ae:	4b10      	ldr	r3, [pc, #64]	; (80068f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80068b0:	695b      	ldr	r3, [r3, #20]
 80068b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80068b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80068ba:	d112      	bne.n	80068e2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80068bc:	2303      	movs	r3, #3
 80068be:	e011      	b.n	80068e4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80068c0:	4b0b      	ldr	r3, [pc, #44]	; (80068f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80068c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80068c6:	4a0a      	ldr	r2, [pc, #40]	; (80068f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80068c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80068cc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80068d0:	e007      	b.n	80068e2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80068d2:	4b07      	ldr	r3, [pc, #28]	; (80068f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80068da:	4a05      	ldr	r2, [pc, #20]	; (80068f0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80068dc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80068e0:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80068e2:	2300      	movs	r3, #0
}
 80068e4:	4618      	mov	r0, r3
 80068e6:	3714      	adds	r7, #20
 80068e8:	46bd      	mov	sp, r7
 80068ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ee:	4770      	bx	lr
 80068f0:	40007000 	.word	0x40007000
 80068f4:	2000003c 	.word	0x2000003c
 80068f8:	431bde83 	.word	0x431bde83

080068fc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b088      	sub	sp, #32
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	2b00      	cmp	r3, #0
 8006908:	d102      	bne.n	8006910 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800690a:	2301      	movs	r3, #1
 800690c:	f000 bc08 	b.w	8007120 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006910:	4b96      	ldr	r3, [pc, #600]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 8006912:	689b      	ldr	r3, [r3, #8]
 8006914:	f003 030c 	and.w	r3, r3, #12
 8006918:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800691a:	4b94      	ldr	r3, [pc, #592]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 800691c:	68db      	ldr	r3, [r3, #12]
 800691e:	f003 0303 	and.w	r3, r3, #3
 8006922:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f003 0310 	and.w	r3, r3, #16
 800692c:	2b00      	cmp	r3, #0
 800692e:	f000 80e4 	beq.w	8006afa <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006932:	69bb      	ldr	r3, [r7, #24]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d007      	beq.n	8006948 <HAL_RCC_OscConfig+0x4c>
 8006938:	69bb      	ldr	r3, [r7, #24]
 800693a:	2b0c      	cmp	r3, #12
 800693c:	f040 808b 	bne.w	8006a56 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006940:	697b      	ldr	r3, [r7, #20]
 8006942:	2b01      	cmp	r3, #1
 8006944:	f040 8087 	bne.w	8006a56 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006948:	4b88      	ldr	r3, [pc, #544]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	f003 0302 	and.w	r3, r3, #2
 8006950:	2b00      	cmp	r3, #0
 8006952:	d005      	beq.n	8006960 <HAL_RCC_OscConfig+0x64>
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	699b      	ldr	r3, [r3, #24]
 8006958:	2b00      	cmp	r3, #0
 800695a:	d101      	bne.n	8006960 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800695c:	2301      	movs	r3, #1
 800695e:	e3df      	b.n	8007120 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	6a1a      	ldr	r2, [r3, #32]
 8006964:	4b81      	ldr	r3, [pc, #516]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f003 0308 	and.w	r3, r3, #8
 800696c:	2b00      	cmp	r3, #0
 800696e:	d004      	beq.n	800697a <HAL_RCC_OscConfig+0x7e>
 8006970:	4b7e      	ldr	r3, [pc, #504]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006978:	e005      	b.n	8006986 <HAL_RCC_OscConfig+0x8a>
 800697a:	4b7c      	ldr	r3, [pc, #496]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 800697c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006980:	091b      	lsrs	r3, r3, #4
 8006982:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006986:	4293      	cmp	r3, r2
 8006988:	d223      	bcs.n	80069d2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6a1b      	ldr	r3, [r3, #32]
 800698e:	4618      	mov	r0, r3
 8006990:	f000 fdfe 	bl	8007590 <RCC_SetFlashLatencyFromMSIRange>
 8006994:	4603      	mov	r3, r0
 8006996:	2b00      	cmp	r3, #0
 8006998:	d001      	beq.n	800699e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800699a:	2301      	movs	r3, #1
 800699c:	e3c0      	b.n	8007120 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800699e:	4b73      	ldr	r3, [pc, #460]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	4a72      	ldr	r2, [pc, #456]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 80069a4:	f043 0308 	orr.w	r3, r3, #8
 80069a8:	6013      	str	r3, [r2, #0]
 80069aa:	4b70      	ldr	r3, [pc, #448]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6a1b      	ldr	r3, [r3, #32]
 80069b6:	496d      	ldr	r1, [pc, #436]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 80069b8:	4313      	orrs	r3, r2
 80069ba:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80069bc:	4b6b      	ldr	r3, [pc, #428]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 80069be:	685b      	ldr	r3, [r3, #4]
 80069c0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	69db      	ldr	r3, [r3, #28]
 80069c8:	021b      	lsls	r3, r3, #8
 80069ca:	4968      	ldr	r1, [pc, #416]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 80069cc:	4313      	orrs	r3, r2
 80069ce:	604b      	str	r3, [r1, #4]
 80069d0:	e025      	b.n	8006a1e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80069d2:	4b66      	ldr	r3, [pc, #408]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	4a65      	ldr	r2, [pc, #404]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 80069d8:	f043 0308 	orr.w	r3, r3, #8
 80069dc:	6013      	str	r3, [r2, #0]
 80069de:	4b63      	ldr	r3, [pc, #396]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6a1b      	ldr	r3, [r3, #32]
 80069ea:	4960      	ldr	r1, [pc, #384]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 80069ec:	4313      	orrs	r3, r2
 80069ee:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80069f0:	4b5e      	ldr	r3, [pc, #376]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 80069f2:	685b      	ldr	r3, [r3, #4]
 80069f4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	69db      	ldr	r3, [r3, #28]
 80069fc:	021b      	lsls	r3, r3, #8
 80069fe:	495b      	ldr	r1, [pc, #364]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 8006a00:	4313      	orrs	r3, r2
 8006a02:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006a04:	69bb      	ldr	r3, [r7, #24]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d109      	bne.n	8006a1e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6a1b      	ldr	r3, [r3, #32]
 8006a0e:	4618      	mov	r0, r3
 8006a10:	f000 fdbe 	bl	8007590 <RCC_SetFlashLatencyFromMSIRange>
 8006a14:	4603      	mov	r3, r0
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d001      	beq.n	8006a1e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8006a1a:	2301      	movs	r3, #1
 8006a1c:	e380      	b.n	8007120 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006a1e:	f000 fcc1 	bl	80073a4 <HAL_RCC_GetSysClockFreq>
 8006a22:	4602      	mov	r2, r0
 8006a24:	4b51      	ldr	r3, [pc, #324]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 8006a26:	689b      	ldr	r3, [r3, #8]
 8006a28:	091b      	lsrs	r3, r3, #4
 8006a2a:	f003 030f 	and.w	r3, r3, #15
 8006a2e:	4950      	ldr	r1, [pc, #320]	; (8006b70 <HAL_RCC_OscConfig+0x274>)
 8006a30:	5ccb      	ldrb	r3, [r1, r3]
 8006a32:	f003 031f 	and.w	r3, r3, #31
 8006a36:	fa22 f303 	lsr.w	r3, r2, r3
 8006a3a:	4a4e      	ldr	r2, [pc, #312]	; (8006b74 <HAL_RCC_OscConfig+0x278>)
 8006a3c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006a3e:	4b4e      	ldr	r3, [pc, #312]	; (8006b78 <HAL_RCC_OscConfig+0x27c>)
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	4618      	mov	r0, r3
 8006a44:	f7fc fecc 	bl	80037e0 <HAL_InitTick>
 8006a48:	4603      	mov	r3, r0
 8006a4a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8006a4c:	7bfb      	ldrb	r3, [r7, #15]
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d052      	beq.n	8006af8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8006a52:	7bfb      	ldrb	r3, [r7, #15]
 8006a54:	e364      	b.n	8007120 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	699b      	ldr	r3, [r3, #24]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d032      	beq.n	8006ac4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006a5e:	4b43      	ldr	r3, [pc, #268]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	4a42      	ldr	r2, [pc, #264]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 8006a64:	f043 0301 	orr.w	r3, r3, #1
 8006a68:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006a6a:	f7fd f829 	bl	8003ac0 <HAL_GetTick>
 8006a6e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006a70:	e008      	b.n	8006a84 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006a72:	f7fd f825 	bl	8003ac0 <HAL_GetTick>
 8006a76:	4602      	mov	r2, r0
 8006a78:	693b      	ldr	r3, [r7, #16]
 8006a7a:	1ad3      	subs	r3, r2, r3
 8006a7c:	2b02      	cmp	r3, #2
 8006a7e:	d901      	bls.n	8006a84 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8006a80:	2303      	movs	r3, #3
 8006a82:	e34d      	b.n	8007120 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006a84:	4b39      	ldr	r3, [pc, #228]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	f003 0302 	and.w	r3, r3, #2
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d0f0      	beq.n	8006a72 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006a90:	4b36      	ldr	r3, [pc, #216]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	4a35      	ldr	r2, [pc, #212]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 8006a96:	f043 0308 	orr.w	r3, r3, #8
 8006a9a:	6013      	str	r3, [r2, #0]
 8006a9c:	4b33      	ldr	r3, [pc, #204]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6a1b      	ldr	r3, [r3, #32]
 8006aa8:	4930      	ldr	r1, [pc, #192]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 8006aaa:	4313      	orrs	r3, r2
 8006aac:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006aae:	4b2f      	ldr	r3, [pc, #188]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 8006ab0:	685b      	ldr	r3, [r3, #4]
 8006ab2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	69db      	ldr	r3, [r3, #28]
 8006aba:	021b      	lsls	r3, r3, #8
 8006abc:	492b      	ldr	r1, [pc, #172]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 8006abe:	4313      	orrs	r3, r2
 8006ac0:	604b      	str	r3, [r1, #4]
 8006ac2:	e01a      	b.n	8006afa <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006ac4:	4b29      	ldr	r3, [pc, #164]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	4a28      	ldr	r2, [pc, #160]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 8006aca:	f023 0301 	bic.w	r3, r3, #1
 8006ace:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006ad0:	f7fc fff6 	bl	8003ac0 <HAL_GetTick>
 8006ad4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006ad6:	e008      	b.n	8006aea <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006ad8:	f7fc fff2 	bl	8003ac0 <HAL_GetTick>
 8006adc:	4602      	mov	r2, r0
 8006ade:	693b      	ldr	r3, [r7, #16]
 8006ae0:	1ad3      	subs	r3, r2, r3
 8006ae2:	2b02      	cmp	r3, #2
 8006ae4:	d901      	bls.n	8006aea <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8006ae6:	2303      	movs	r3, #3
 8006ae8:	e31a      	b.n	8007120 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006aea:	4b20      	ldr	r3, [pc, #128]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f003 0302 	and.w	r3, r3, #2
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d1f0      	bne.n	8006ad8 <HAL_RCC_OscConfig+0x1dc>
 8006af6:	e000      	b.n	8006afa <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006af8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f003 0301 	and.w	r3, r3, #1
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d073      	beq.n	8006bee <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8006b06:	69bb      	ldr	r3, [r7, #24]
 8006b08:	2b08      	cmp	r3, #8
 8006b0a:	d005      	beq.n	8006b18 <HAL_RCC_OscConfig+0x21c>
 8006b0c:	69bb      	ldr	r3, [r7, #24]
 8006b0e:	2b0c      	cmp	r3, #12
 8006b10:	d10e      	bne.n	8006b30 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006b12:	697b      	ldr	r3, [r7, #20]
 8006b14:	2b03      	cmp	r3, #3
 8006b16:	d10b      	bne.n	8006b30 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b18:	4b14      	ldr	r3, [pc, #80]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d063      	beq.n	8006bec <HAL_RCC_OscConfig+0x2f0>
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	685b      	ldr	r3, [r3, #4]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d15f      	bne.n	8006bec <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8006b2c:	2301      	movs	r3, #1
 8006b2e:	e2f7      	b.n	8007120 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	685b      	ldr	r3, [r3, #4]
 8006b34:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b38:	d106      	bne.n	8006b48 <HAL_RCC_OscConfig+0x24c>
 8006b3a:	4b0c      	ldr	r3, [pc, #48]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	4a0b      	ldr	r2, [pc, #44]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 8006b40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b44:	6013      	str	r3, [r2, #0]
 8006b46:	e025      	b.n	8006b94 <HAL_RCC_OscConfig+0x298>
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	685b      	ldr	r3, [r3, #4]
 8006b4c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006b50:	d114      	bne.n	8006b7c <HAL_RCC_OscConfig+0x280>
 8006b52:	4b06      	ldr	r3, [pc, #24]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	4a05      	ldr	r2, [pc, #20]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 8006b58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006b5c:	6013      	str	r3, [r2, #0]
 8006b5e:	4b03      	ldr	r3, [pc, #12]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	4a02      	ldr	r2, [pc, #8]	; (8006b6c <HAL_RCC_OscConfig+0x270>)
 8006b64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b68:	6013      	str	r3, [r2, #0]
 8006b6a:	e013      	b.n	8006b94 <HAL_RCC_OscConfig+0x298>
 8006b6c:	40021000 	.word	0x40021000
 8006b70:	0800a7ac 	.word	0x0800a7ac
 8006b74:	2000003c 	.word	0x2000003c
 8006b78:	20000040 	.word	0x20000040
 8006b7c:	4ba0      	ldr	r3, [pc, #640]	; (8006e00 <HAL_RCC_OscConfig+0x504>)
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	4a9f      	ldr	r2, [pc, #636]	; (8006e00 <HAL_RCC_OscConfig+0x504>)
 8006b82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b86:	6013      	str	r3, [r2, #0]
 8006b88:	4b9d      	ldr	r3, [pc, #628]	; (8006e00 <HAL_RCC_OscConfig+0x504>)
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	4a9c      	ldr	r2, [pc, #624]	; (8006e00 <HAL_RCC_OscConfig+0x504>)
 8006b8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006b92:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	685b      	ldr	r3, [r3, #4]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d013      	beq.n	8006bc4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b9c:	f7fc ff90 	bl	8003ac0 <HAL_GetTick>
 8006ba0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006ba2:	e008      	b.n	8006bb6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006ba4:	f7fc ff8c 	bl	8003ac0 <HAL_GetTick>
 8006ba8:	4602      	mov	r2, r0
 8006baa:	693b      	ldr	r3, [r7, #16]
 8006bac:	1ad3      	subs	r3, r2, r3
 8006bae:	2b64      	cmp	r3, #100	; 0x64
 8006bb0:	d901      	bls.n	8006bb6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8006bb2:	2303      	movs	r3, #3
 8006bb4:	e2b4      	b.n	8007120 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006bb6:	4b92      	ldr	r3, [pc, #584]	; (8006e00 <HAL_RCC_OscConfig+0x504>)
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d0f0      	beq.n	8006ba4 <HAL_RCC_OscConfig+0x2a8>
 8006bc2:	e014      	b.n	8006bee <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006bc4:	f7fc ff7c 	bl	8003ac0 <HAL_GetTick>
 8006bc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006bca:	e008      	b.n	8006bde <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006bcc:	f7fc ff78 	bl	8003ac0 <HAL_GetTick>
 8006bd0:	4602      	mov	r2, r0
 8006bd2:	693b      	ldr	r3, [r7, #16]
 8006bd4:	1ad3      	subs	r3, r2, r3
 8006bd6:	2b64      	cmp	r3, #100	; 0x64
 8006bd8:	d901      	bls.n	8006bde <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8006bda:	2303      	movs	r3, #3
 8006bdc:	e2a0      	b.n	8007120 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006bde:	4b88      	ldr	r3, [pc, #544]	; (8006e00 <HAL_RCC_OscConfig+0x504>)
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d1f0      	bne.n	8006bcc <HAL_RCC_OscConfig+0x2d0>
 8006bea:	e000      	b.n	8006bee <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006bec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f003 0302 	and.w	r3, r3, #2
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d060      	beq.n	8006cbc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8006bfa:	69bb      	ldr	r3, [r7, #24]
 8006bfc:	2b04      	cmp	r3, #4
 8006bfe:	d005      	beq.n	8006c0c <HAL_RCC_OscConfig+0x310>
 8006c00:	69bb      	ldr	r3, [r7, #24]
 8006c02:	2b0c      	cmp	r3, #12
 8006c04:	d119      	bne.n	8006c3a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006c06:	697b      	ldr	r3, [r7, #20]
 8006c08:	2b02      	cmp	r3, #2
 8006c0a:	d116      	bne.n	8006c3a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006c0c:	4b7c      	ldr	r3, [pc, #496]	; (8006e00 <HAL_RCC_OscConfig+0x504>)
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d005      	beq.n	8006c24 <HAL_RCC_OscConfig+0x328>
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	68db      	ldr	r3, [r3, #12]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d101      	bne.n	8006c24 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006c20:	2301      	movs	r3, #1
 8006c22:	e27d      	b.n	8007120 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c24:	4b76      	ldr	r3, [pc, #472]	; (8006e00 <HAL_RCC_OscConfig+0x504>)
 8006c26:	685b      	ldr	r3, [r3, #4]
 8006c28:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	691b      	ldr	r3, [r3, #16]
 8006c30:	061b      	lsls	r3, r3, #24
 8006c32:	4973      	ldr	r1, [pc, #460]	; (8006e00 <HAL_RCC_OscConfig+0x504>)
 8006c34:	4313      	orrs	r3, r2
 8006c36:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006c38:	e040      	b.n	8006cbc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	68db      	ldr	r3, [r3, #12]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d023      	beq.n	8006c8a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006c42:	4b6f      	ldr	r3, [pc, #444]	; (8006e00 <HAL_RCC_OscConfig+0x504>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	4a6e      	ldr	r2, [pc, #440]	; (8006e00 <HAL_RCC_OscConfig+0x504>)
 8006c48:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006c4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c4e:	f7fc ff37 	bl	8003ac0 <HAL_GetTick>
 8006c52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006c54:	e008      	b.n	8006c68 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006c56:	f7fc ff33 	bl	8003ac0 <HAL_GetTick>
 8006c5a:	4602      	mov	r2, r0
 8006c5c:	693b      	ldr	r3, [r7, #16]
 8006c5e:	1ad3      	subs	r3, r2, r3
 8006c60:	2b02      	cmp	r3, #2
 8006c62:	d901      	bls.n	8006c68 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006c64:	2303      	movs	r3, #3
 8006c66:	e25b      	b.n	8007120 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006c68:	4b65      	ldr	r3, [pc, #404]	; (8006e00 <HAL_RCC_OscConfig+0x504>)
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d0f0      	beq.n	8006c56 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006c74:	4b62      	ldr	r3, [pc, #392]	; (8006e00 <HAL_RCC_OscConfig+0x504>)
 8006c76:	685b      	ldr	r3, [r3, #4]
 8006c78:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	691b      	ldr	r3, [r3, #16]
 8006c80:	061b      	lsls	r3, r3, #24
 8006c82:	495f      	ldr	r1, [pc, #380]	; (8006e00 <HAL_RCC_OscConfig+0x504>)
 8006c84:	4313      	orrs	r3, r2
 8006c86:	604b      	str	r3, [r1, #4]
 8006c88:	e018      	b.n	8006cbc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006c8a:	4b5d      	ldr	r3, [pc, #372]	; (8006e00 <HAL_RCC_OscConfig+0x504>)
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	4a5c      	ldr	r2, [pc, #368]	; (8006e00 <HAL_RCC_OscConfig+0x504>)
 8006c90:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006c94:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c96:	f7fc ff13 	bl	8003ac0 <HAL_GetTick>
 8006c9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006c9c:	e008      	b.n	8006cb0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006c9e:	f7fc ff0f 	bl	8003ac0 <HAL_GetTick>
 8006ca2:	4602      	mov	r2, r0
 8006ca4:	693b      	ldr	r3, [r7, #16]
 8006ca6:	1ad3      	subs	r3, r2, r3
 8006ca8:	2b02      	cmp	r3, #2
 8006caa:	d901      	bls.n	8006cb0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8006cac:	2303      	movs	r3, #3
 8006cae:	e237      	b.n	8007120 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006cb0:	4b53      	ldr	r3, [pc, #332]	; (8006e00 <HAL_RCC_OscConfig+0x504>)
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d1f0      	bne.n	8006c9e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f003 0308 	and.w	r3, r3, #8
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d03c      	beq.n	8006d42 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	695b      	ldr	r3, [r3, #20]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d01c      	beq.n	8006d0a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006cd0:	4b4b      	ldr	r3, [pc, #300]	; (8006e00 <HAL_RCC_OscConfig+0x504>)
 8006cd2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006cd6:	4a4a      	ldr	r2, [pc, #296]	; (8006e00 <HAL_RCC_OscConfig+0x504>)
 8006cd8:	f043 0301 	orr.w	r3, r3, #1
 8006cdc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ce0:	f7fc feee 	bl	8003ac0 <HAL_GetTick>
 8006ce4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006ce6:	e008      	b.n	8006cfa <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006ce8:	f7fc feea 	bl	8003ac0 <HAL_GetTick>
 8006cec:	4602      	mov	r2, r0
 8006cee:	693b      	ldr	r3, [r7, #16]
 8006cf0:	1ad3      	subs	r3, r2, r3
 8006cf2:	2b02      	cmp	r3, #2
 8006cf4:	d901      	bls.n	8006cfa <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8006cf6:	2303      	movs	r3, #3
 8006cf8:	e212      	b.n	8007120 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006cfa:	4b41      	ldr	r3, [pc, #260]	; (8006e00 <HAL_RCC_OscConfig+0x504>)
 8006cfc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006d00:	f003 0302 	and.w	r3, r3, #2
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d0ef      	beq.n	8006ce8 <HAL_RCC_OscConfig+0x3ec>
 8006d08:	e01b      	b.n	8006d42 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006d0a:	4b3d      	ldr	r3, [pc, #244]	; (8006e00 <HAL_RCC_OscConfig+0x504>)
 8006d0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006d10:	4a3b      	ldr	r2, [pc, #236]	; (8006e00 <HAL_RCC_OscConfig+0x504>)
 8006d12:	f023 0301 	bic.w	r3, r3, #1
 8006d16:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d1a:	f7fc fed1 	bl	8003ac0 <HAL_GetTick>
 8006d1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006d20:	e008      	b.n	8006d34 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006d22:	f7fc fecd 	bl	8003ac0 <HAL_GetTick>
 8006d26:	4602      	mov	r2, r0
 8006d28:	693b      	ldr	r3, [r7, #16]
 8006d2a:	1ad3      	subs	r3, r2, r3
 8006d2c:	2b02      	cmp	r3, #2
 8006d2e:	d901      	bls.n	8006d34 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006d30:	2303      	movs	r3, #3
 8006d32:	e1f5      	b.n	8007120 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006d34:	4b32      	ldr	r3, [pc, #200]	; (8006e00 <HAL_RCC_OscConfig+0x504>)
 8006d36:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006d3a:	f003 0302 	and.w	r3, r3, #2
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d1ef      	bne.n	8006d22 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	f003 0304 	and.w	r3, r3, #4
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	f000 80a6 	beq.w	8006e9c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006d50:	2300      	movs	r3, #0
 8006d52:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006d54:	4b2a      	ldr	r3, [pc, #168]	; (8006e00 <HAL_RCC_OscConfig+0x504>)
 8006d56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d10d      	bne.n	8006d7c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006d60:	4b27      	ldr	r3, [pc, #156]	; (8006e00 <HAL_RCC_OscConfig+0x504>)
 8006d62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d64:	4a26      	ldr	r2, [pc, #152]	; (8006e00 <HAL_RCC_OscConfig+0x504>)
 8006d66:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006d6a:	6593      	str	r3, [r2, #88]	; 0x58
 8006d6c:	4b24      	ldr	r3, [pc, #144]	; (8006e00 <HAL_RCC_OscConfig+0x504>)
 8006d6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d74:	60bb      	str	r3, [r7, #8]
 8006d76:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006d78:	2301      	movs	r3, #1
 8006d7a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006d7c:	4b21      	ldr	r3, [pc, #132]	; (8006e04 <HAL_RCC_OscConfig+0x508>)
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d118      	bne.n	8006dba <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006d88:	4b1e      	ldr	r3, [pc, #120]	; (8006e04 <HAL_RCC_OscConfig+0x508>)
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	4a1d      	ldr	r2, [pc, #116]	; (8006e04 <HAL_RCC_OscConfig+0x508>)
 8006d8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006d92:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006d94:	f7fc fe94 	bl	8003ac0 <HAL_GetTick>
 8006d98:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006d9a:	e008      	b.n	8006dae <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006d9c:	f7fc fe90 	bl	8003ac0 <HAL_GetTick>
 8006da0:	4602      	mov	r2, r0
 8006da2:	693b      	ldr	r3, [r7, #16]
 8006da4:	1ad3      	subs	r3, r2, r3
 8006da6:	2b02      	cmp	r3, #2
 8006da8:	d901      	bls.n	8006dae <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8006daa:	2303      	movs	r3, #3
 8006dac:	e1b8      	b.n	8007120 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006dae:	4b15      	ldr	r3, [pc, #84]	; (8006e04 <HAL_RCC_OscConfig+0x508>)
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d0f0      	beq.n	8006d9c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	689b      	ldr	r3, [r3, #8]
 8006dbe:	2b01      	cmp	r3, #1
 8006dc0:	d108      	bne.n	8006dd4 <HAL_RCC_OscConfig+0x4d8>
 8006dc2:	4b0f      	ldr	r3, [pc, #60]	; (8006e00 <HAL_RCC_OscConfig+0x504>)
 8006dc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006dc8:	4a0d      	ldr	r2, [pc, #52]	; (8006e00 <HAL_RCC_OscConfig+0x504>)
 8006dca:	f043 0301 	orr.w	r3, r3, #1
 8006dce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006dd2:	e029      	b.n	8006e28 <HAL_RCC_OscConfig+0x52c>
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	689b      	ldr	r3, [r3, #8]
 8006dd8:	2b05      	cmp	r3, #5
 8006dda:	d115      	bne.n	8006e08 <HAL_RCC_OscConfig+0x50c>
 8006ddc:	4b08      	ldr	r3, [pc, #32]	; (8006e00 <HAL_RCC_OscConfig+0x504>)
 8006dde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006de2:	4a07      	ldr	r2, [pc, #28]	; (8006e00 <HAL_RCC_OscConfig+0x504>)
 8006de4:	f043 0304 	orr.w	r3, r3, #4
 8006de8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006dec:	4b04      	ldr	r3, [pc, #16]	; (8006e00 <HAL_RCC_OscConfig+0x504>)
 8006dee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006df2:	4a03      	ldr	r2, [pc, #12]	; (8006e00 <HAL_RCC_OscConfig+0x504>)
 8006df4:	f043 0301 	orr.w	r3, r3, #1
 8006df8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006dfc:	e014      	b.n	8006e28 <HAL_RCC_OscConfig+0x52c>
 8006dfe:	bf00      	nop
 8006e00:	40021000 	.word	0x40021000
 8006e04:	40007000 	.word	0x40007000
 8006e08:	4b9d      	ldr	r3, [pc, #628]	; (8007080 <HAL_RCC_OscConfig+0x784>)
 8006e0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e0e:	4a9c      	ldr	r2, [pc, #624]	; (8007080 <HAL_RCC_OscConfig+0x784>)
 8006e10:	f023 0301 	bic.w	r3, r3, #1
 8006e14:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006e18:	4b99      	ldr	r3, [pc, #612]	; (8007080 <HAL_RCC_OscConfig+0x784>)
 8006e1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e1e:	4a98      	ldr	r2, [pc, #608]	; (8007080 <HAL_RCC_OscConfig+0x784>)
 8006e20:	f023 0304 	bic.w	r3, r3, #4
 8006e24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	689b      	ldr	r3, [r3, #8]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d016      	beq.n	8006e5e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e30:	f7fc fe46 	bl	8003ac0 <HAL_GetTick>
 8006e34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006e36:	e00a      	b.n	8006e4e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006e38:	f7fc fe42 	bl	8003ac0 <HAL_GetTick>
 8006e3c:	4602      	mov	r2, r0
 8006e3e:	693b      	ldr	r3, [r7, #16]
 8006e40:	1ad3      	subs	r3, r2, r3
 8006e42:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e46:	4293      	cmp	r3, r2
 8006e48:	d901      	bls.n	8006e4e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8006e4a:	2303      	movs	r3, #3
 8006e4c:	e168      	b.n	8007120 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006e4e:	4b8c      	ldr	r3, [pc, #560]	; (8007080 <HAL_RCC_OscConfig+0x784>)
 8006e50:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e54:	f003 0302 	and.w	r3, r3, #2
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d0ed      	beq.n	8006e38 <HAL_RCC_OscConfig+0x53c>
 8006e5c:	e015      	b.n	8006e8a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e5e:	f7fc fe2f 	bl	8003ac0 <HAL_GetTick>
 8006e62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006e64:	e00a      	b.n	8006e7c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006e66:	f7fc fe2b 	bl	8003ac0 <HAL_GetTick>
 8006e6a:	4602      	mov	r2, r0
 8006e6c:	693b      	ldr	r3, [r7, #16]
 8006e6e:	1ad3      	subs	r3, r2, r3
 8006e70:	f241 3288 	movw	r2, #5000	; 0x1388
 8006e74:	4293      	cmp	r3, r2
 8006e76:	d901      	bls.n	8006e7c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006e78:	2303      	movs	r3, #3
 8006e7a:	e151      	b.n	8007120 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006e7c:	4b80      	ldr	r3, [pc, #512]	; (8007080 <HAL_RCC_OscConfig+0x784>)
 8006e7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e82:	f003 0302 	and.w	r3, r3, #2
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d1ed      	bne.n	8006e66 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006e8a:	7ffb      	ldrb	r3, [r7, #31]
 8006e8c:	2b01      	cmp	r3, #1
 8006e8e:	d105      	bne.n	8006e9c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006e90:	4b7b      	ldr	r3, [pc, #492]	; (8007080 <HAL_RCC_OscConfig+0x784>)
 8006e92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e94:	4a7a      	ldr	r2, [pc, #488]	; (8007080 <HAL_RCC_OscConfig+0x784>)
 8006e96:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006e9a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	f003 0320 	and.w	r3, r3, #32
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d03c      	beq.n	8006f22 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d01c      	beq.n	8006eea <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006eb0:	4b73      	ldr	r3, [pc, #460]	; (8007080 <HAL_RCC_OscConfig+0x784>)
 8006eb2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006eb6:	4a72      	ldr	r2, [pc, #456]	; (8007080 <HAL_RCC_OscConfig+0x784>)
 8006eb8:	f043 0301 	orr.w	r3, r3, #1
 8006ebc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ec0:	f7fc fdfe 	bl	8003ac0 <HAL_GetTick>
 8006ec4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006ec6:	e008      	b.n	8006eda <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006ec8:	f7fc fdfa 	bl	8003ac0 <HAL_GetTick>
 8006ecc:	4602      	mov	r2, r0
 8006ece:	693b      	ldr	r3, [r7, #16]
 8006ed0:	1ad3      	subs	r3, r2, r3
 8006ed2:	2b02      	cmp	r3, #2
 8006ed4:	d901      	bls.n	8006eda <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8006ed6:	2303      	movs	r3, #3
 8006ed8:	e122      	b.n	8007120 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006eda:	4b69      	ldr	r3, [pc, #420]	; (8007080 <HAL_RCC_OscConfig+0x784>)
 8006edc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006ee0:	f003 0302 	and.w	r3, r3, #2
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d0ef      	beq.n	8006ec8 <HAL_RCC_OscConfig+0x5cc>
 8006ee8:	e01b      	b.n	8006f22 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006eea:	4b65      	ldr	r3, [pc, #404]	; (8007080 <HAL_RCC_OscConfig+0x784>)
 8006eec:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006ef0:	4a63      	ldr	r2, [pc, #396]	; (8007080 <HAL_RCC_OscConfig+0x784>)
 8006ef2:	f023 0301 	bic.w	r3, r3, #1
 8006ef6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006efa:	f7fc fde1 	bl	8003ac0 <HAL_GetTick>
 8006efe:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006f00:	e008      	b.n	8006f14 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006f02:	f7fc fddd 	bl	8003ac0 <HAL_GetTick>
 8006f06:	4602      	mov	r2, r0
 8006f08:	693b      	ldr	r3, [r7, #16]
 8006f0a:	1ad3      	subs	r3, r2, r3
 8006f0c:	2b02      	cmp	r3, #2
 8006f0e:	d901      	bls.n	8006f14 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8006f10:	2303      	movs	r3, #3
 8006f12:	e105      	b.n	8007120 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006f14:	4b5a      	ldr	r3, [pc, #360]	; (8007080 <HAL_RCC_OscConfig+0x784>)
 8006f16:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006f1a:	f003 0302 	and.w	r3, r3, #2
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d1ef      	bne.n	8006f02 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	f000 80f9 	beq.w	800711e <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f30:	2b02      	cmp	r3, #2
 8006f32:	f040 80cf 	bne.w	80070d4 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006f36:	4b52      	ldr	r3, [pc, #328]	; (8007080 <HAL_RCC_OscConfig+0x784>)
 8006f38:	68db      	ldr	r3, [r3, #12]
 8006f3a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006f3c:	697b      	ldr	r3, [r7, #20]
 8006f3e:	f003 0203 	and.w	r2, r3, #3
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f46:	429a      	cmp	r2, r3
 8006f48:	d12c      	bne.n	8006fa4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006f4a:	697b      	ldr	r3, [r7, #20]
 8006f4c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f54:	3b01      	subs	r3, #1
 8006f56:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006f58:	429a      	cmp	r2, r3
 8006f5a:	d123      	bne.n	8006fa4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006f5c:	697b      	ldr	r3, [r7, #20]
 8006f5e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f66:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006f68:	429a      	cmp	r2, r3
 8006f6a:	d11b      	bne.n	8006fa4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006f6c:	697b      	ldr	r3, [r7, #20]
 8006f6e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f76:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006f78:	429a      	cmp	r2, r3
 8006f7a:	d113      	bne.n	8006fa4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006f7c:	697b      	ldr	r3, [r7, #20]
 8006f7e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f86:	085b      	lsrs	r3, r3, #1
 8006f88:	3b01      	subs	r3, #1
 8006f8a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006f8c:	429a      	cmp	r2, r3
 8006f8e:	d109      	bne.n	8006fa4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006f90:	697b      	ldr	r3, [r7, #20]
 8006f92:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f9a:	085b      	lsrs	r3, r3, #1
 8006f9c:	3b01      	subs	r3, #1
 8006f9e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006fa0:	429a      	cmp	r2, r3
 8006fa2:	d071      	beq.n	8007088 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006fa4:	69bb      	ldr	r3, [r7, #24]
 8006fa6:	2b0c      	cmp	r3, #12
 8006fa8:	d068      	beq.n	800707c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006faa:	4b35      	ldr	r3, [pc, #212]	; (8007080 <HAL_RCC_OscConfig+0x784>)
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d105      	bne.n	8006fc2 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8006fb6:	4b32      	ldr	r3, [pc, #200]	; (8007080 <HAL_RCC_OscConfig+0x784>)
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d001      	beq.n	8006fc6 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8006fc2:	2301      	movs	r3, #1
 8006fc4:	e0ac      	b.n	8007120 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8006fc6:	4b2e      	ldr	r3, [pc, #184]	; (8007080 <HAL_RCC_OscConfig+0x784>)
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	4a2d      	ldr	r2, [pc, #180]	; (8007080 <HAL_RCC_OscConfig+0x784>)
 8006fcc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006fd0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006fd2:	f7fc fd75 	bl	8003ac0 <HAL_GetTick>
 8006fd6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006fd8:	e008      	b.n	8006fec <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006fda:	f7fc fd71 	bl	8003ac0 <HAL_GetTick>
 8006fde:	4602      	mov	r2, r0
 8006fe0:	693b      	ldr	r3, [r7, #16]
 8006fe2:	1ad3      	subs	r3, r2, r3
 8006fe4:	2b02      	cmp	r3, #2
 8006fe6:	d901      	bls.n	8006fec <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8006fe8:	2303      	movs	r3, #3
 8006fea:	e099      	b.n	8007120 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006fec:	4b24      	ldr	r3, [pc, #144]	; (8007080 <HAL_RCC_OscConfig+0x784>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d1f0      	bne.n	8006fda <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006ff8:	4b21      	ldr	r3, [pc, #132]	; (8007080 <HAL_RCC_OscConfig+0x784>)
 8006ffa:	68da      	ldr	r2, [r3, #12]
 8006ffc:	4b21      	ldr	r3, [pc, #132]	; (8007084 <HAL_RCC_OscConfig+0x788>)
 8006ffe:	4013      	ands	r3, r2
 8007000:	687a      	ldr	r2, [r7, #4]
 8007002:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8007004:	687a      	ldr	r2, [r7, #4]
 8007006:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007008:	3a01      	subs	r2, #1
 800700a:	0112      	lsls	r2, r2, #4
 800700c:	4311      	orrs	r1, r2
 800700e:	687a      	ldr	r2, [r7, #4]
 8007010:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007012:	0212      	lsls	r2, r2, #8
 8007014:	4311      	orrs	r1, r2
 8007016:	687a      	ldr	r2, [r7, #4]
 8007018:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800701a:	0852      	lsrs	r2, r2, #1
 800701c:	3a01      	subs	r2, #1
 800701e:	0552      	lsls	r2, r2, #21
 8007020:	4311      	orrs	r1, r2
 8007022:	687a      	ldr	r2, [r7, #4]
 8007024:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8007026:	0852      	lsrs	r2, r2, #1
 8007028:	3a01      	subs	r2, #1
 800702a:	0652      	lsls	r2, r2, #25
 800702c:	4311      	orrs	r1, r2
 800702e:	687a      	ldr	r2, [r7, #4]
 8007030:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007032:	06d2      	lsls	r2, r2, #27
 8007034:	430a      	orrs	r2, r1
 8007036:	4912      	ldr	r1, [pc, #72]	; (8007080 <HAL_RCC_OscConfig+0x784>)
 8007038:	4313      	orrs	r3, r2
 800703a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800703c:	4b10      	ldr	r3, [pc, #64]	; (8007080 <HAL_RCC_OscConfig+0x784>)
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	4a0f      	ldr	r2, [pc, #60]	; (8007080 <HAL_RCC_OscConfig+0x784>)
 8007042:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007046:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007048:	4b0d      	ldr	r3, [pc, #52]	; (8007080 <HAL_RCC_OscConfig+0x784>)
 800704a:	68db      	ldr	r3, [r3, #12]
 800704c:	4a0c      	ldr	r2, [pc, #48]	; (8007080 <HAL_RCC_OscConfig+0x784>)
 800704e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007052:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007054:	f7fc fd34 	bl	8003ac0 <HAL_GetTick>
 8007058:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800705a:	e008      	b.n	800706e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800705c:	f7fc fd30 	bl	8003ac0 <HAL_GetTick>
 8007060:	4602      	mov	r2, r0
 8007062:	693b      	ldr	r3, [r7, #16]
 8007064:	1ad3      	subs	r3, r2, r3
 8007066:	2b02      	cmp	r3, #2
 8007068:	d901      	bls.n	800706e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800706a:	2303      	movs	r3, #3
 800706c:	e058      	b.n	8007120 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800706e:	4b04      	ldr	r3, [pc, #16]	; (8007080 <HAL_RCC_OscConfig+0x784>)
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007076:	2b00      	cmp	r3, #0
 8007078:	d0f0      	beq.n	800705c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800707a:	e050      	b.n	800711e <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800707c:	2301      	movs	r3, #1
 800707e:	e04f      	b.n	8007120 <HAL_RCC_OscConfig+0x824>
 8007080:	40021000 	.word	0x40021000
 8007084:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007088:	4b27      	ldr	r3, [pc, #156]	; (8007128 <HAL_RCC_OscConfig+0x82c>)
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007090:	2b00      	cmp	r3, #0
 8007092:	d144      	bne.n	800711e <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8007094:	4b24      	ldr	r3, [pc, #144]	; (8007128 <HAL_RCC_OscConfig+0x82c>)
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	4a23      	ldr	r2, [pc, #140]	; (8007128 <HAL_RCC_OscConfig+0x82c>)
 800709a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800709e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80070a0:	4b21      	ldr	r3, [pc, #132]	; (8007128 <HAL_RCC_OscConfig+0x82c>)
 80070a2:	68db      	ldr	r3, [r3, #12]
 80070a4:	4a20      	ldr	r2, [pc, #128]	; (8007128 <HAL_RCC_OscConfig+0x82c>)
 80070a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80070aa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80070ac:	f7fc fd08 	bl	8003ac0 <HAL_GetTick>
 80070b0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80070b2:	e008      	b.n	80070c6 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80070b4:	f7fc fd04 	bl	8003ac0 <HAL_GetTick>
 80070b8:	4602      	mov	r2, r0
 80070ba:	693b      	ldr	r3, [r7, #16]
 80070bc:	1ad3      	subs	r3, r2, r3
 80070be:	2b02      	cmp	r3, #2
 80070c0:	d901      	bls.n	80070c6 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80070c2:	2303      	movs	r3, #3
 80070c4:	e02c      	b.n	8007120 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80070c6:	4b18      	ldr	r3, [pc, #96]	; (8007128 <HAL_RCC_OscConfig+0x82c>)
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d0f0      	beq.n	80070b4 <HAL_RCC_OscConfig+0x7b8>
 80070d2:	e024      	b.n	800711e <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80070d4:	69bb      	ldr	r3, [r7, #24]
 80070d6:	2b0c      	cmp	r3, #12
 80070d8:	d01f      	beq.n	800711a <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80070da:	4b13      	ldr	r3, [pc, #76]	; (8007128 <HAL_RCC_OscConfig+0x82c>)
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	4a12      	ldr	r2, [pc, #72]	; (8007128 <HAL_RCC_OscConfig+0x82c>)
 80070e0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80070e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070e6:	f7fc fceb 	bl	8003ac0 <HAL_GetTick>
 80070ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80070ec:	e008      	b.n	8007100 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80070ee:	f7fc fce7 	bl	8003ac0 <HAL_GetTick>
 80070f2:	4602      	mov	r2, r0
 80070f4:	693b      	ldr	r3, [r7, #16]
 80070f6:	1ad3      	subs	r3, r2, r3
 80070f8:	2b02      	cmp	r3, #2
 80070fa:	d901      	bls.n	8007100 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80070fc:	2303      	movs	r3, #3
 80070fe:	e00f      	b.n	8007120 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007100:	4b09      	ldr	r3, [pc, #36]	; (8007128 <HAL_RCC_OscConfig+0x82c>)
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007108:	2b00      	cmp	r3, #0
 800710a:	d1f0      	bne.n	80070ee <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800710c:	4b06      	ldr	r3, [pc, #24]	; (8007128 <HAL_RCC_OscConfig+0x82c>)
 800710e:	68da      	ldr	r2, [r3, #12]
 8007110:	4905      	ldr	r1, [pc, #20]	; (8007128 <HAL_RCC_OscConfig+0x82c>)
 8007112:	4b06      	ldr	r3, [pc, #24]	; (800712c <HAL_RCC_OscConfig+0x830>)
 8007114:	4013      	ands	r3, r2
 8007116:	60cb      	str	r3, [r1, #12]
 8007118:	e001      	b.n	800711e <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800711a:	2301      	movs	r3, #1
 800711c:	e000      	b.n	8007120 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800711e:	2300      	movs	r3, #0
}
 8007120:	4618      	mov	r0, r3
 8007122:	3720      	adds	r7, #32
 8007124:	46bd      	mov	sp, r7
 8007126:	bd80      	pop	{r7, pc}
 8007128:	40021000 	.word	0x40021000
 800712c:	feeefffc 	.word	0xfeeefffc

08007130 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007130:	b580      	push	{r7, lr}
 8007132:	b086      	sub	sp, #24
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
 8007138:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800713a:	2300      	movs	r3, #0
 800713c:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	2b00      	cmp	r3, #0
 8007142:	d101      	bne.n	8007148 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007144:	2301      	movs	r3, #1
 8007146:	e11d      	b.n	8007384 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007148:	4b90      	ldr	r3, [pc, #576]	; (800738c <HAL_RCC_ClockConfig+0x25c>)
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f003 030f 	and.w	r3, r3, #15
 8007150:	683a      	ldr	r2, [r7, #0]
 8007152:	429a      	cmp	r2, r3
 8007154:	d910      	bls.n	8007178 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007156:	4b8d      	ldr	r3, [pc, #564]	; (800738c <HAL_RCC_ClockConfig+0x25c>)
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	f023 020f 	bic.w	r2, r3, #15
 800715e:	498b      	ldr	r1, [pc, #556]	; (800738c <HAL_RCC_ClockConfig+0x25c>)
 8007160:	683b      	ldr	r3, [r7, #0]
 8007162:	4313      	orrs	r3, r2
 8007164:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007166:	4b89      	ldr	r3, [pc, #548]	; (800738c <HAL_RCC_ClockConfig+0x25c>)
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	f003 030f 	and.w	r3, r3, #15
 800716e:	683a      	ldr	r2, [r7, #0]
 8007170:	429a      	cmp	r2, r3
 8007172:	d001      	beq.n	8007178 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007174:	2301      	movs	r3, #1
 8007176:	e105      	b.n	8007384 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	f003 0302 	and.w	r3, r3, #2
 8007180:	2b00      	cmp	r3, #0
 8007182:	d010      	beq.n	80071a6 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	689a      	ldr	r2, [r3, #8]
 8007188:	4b81      	ldr	r3, [pc, #516]	; (8007390 <HAL_RCC_ClockConfig+0x260>)
 800718a:	689b      	ldr	r3, [r3, #8]
 800718c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007190:	429a      	cmp	r2, r3
 8007192:	d908      	bls.n	80071a6 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007194:	4b7e      	ldr	r3, [pc, #504]	; (8007390 <HAL_RCC_ClockConfig+0x260>)
 8007196:	689b      	ldr	r3, [r3, #8]
 8007198:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	689b      	ldr	r3, [r3, #8]
 80071a0:	497b      	ldr	r1, [pc, #492]	; (8007390 <HAL_RCC_ClockConfig+0x260>)
 80071a2:	4313      	orrs	r3, r2
 80071a4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	f003 0301 	and.w	r3, r3, #1
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d079      	beq.n	80072a6 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	685b      	ldr	r3, [r3, #4]
 80071b6:	2b03      	cmp	r3, #3
 80071b8:	d11e      	bne.n	80071f8 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80071ba:	4b75      	ldr	r3, [pc, #468]	; (8007390 <HAL_RCC_ClockConfig+0x260>)
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d101      	bne.n	80071ca <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 80071c6:	2301      	movs	r3, #1
 80071c8:	e0dc      	b.n	8007384 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80071ca:	f000 fa3b 	bl	8007644 <RCC_GetSysClockFreqFromPLLSource>
 80071ce:	4603      	mov	r3, r0
 80071d0:	4a70      	ldr	r2, [pc, #448]	; (8007394 <HAL_RCC_ClockConfig+0x264>)
 80071d2:	4293      	cmp	r3, r2
 80071d4:	d946      	bls.n	8007264 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80071d6:	4b6e      	ldr	r3, [pc, #440]	; (8007390 <HAL_RCC_ClockConfig+0x260>)
 80071d8:	689b      	ldr	r3, [r3, #8]
 80071da:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d140      	bne.n	8007264 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80071e2:	4b6b      	ldr	r3, [pc, #428]	; (8007390 <HAL_RCC_ClockConfig+0x260>)
 80071e4:	689b      	ldr	r3, [r3, #8]
 80071e6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80071ea:	4a69      	ldr	r2, [pc, #420]	; (8007390 <HAL_RCC_ClockConfig+0x260>)
 80071ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80071f0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80071f2:	2380      	movs	r3, #128	; 0x80
 80071f4:	617b      	str	r3, [r7, #20]
 80071f6:	e035      	b.n	8007264 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	685b      	ldr	r3, [r3, #4]
 80071fc:	2b02      	cmp	r3, #2
 80071fe:	d107      	bne.n	8007210 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007200:	4b63      	ldr	r3, [pc, #396]	; (8007390 <HAL_RCC_ClockConfig+0x260>)
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007208:	2b00      	cmp	r3, #0
 800720a:	d115      	bne.n	8007238 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800720c:	2301      	movs	r3, #1
 800720e:	e0b9      	b.n	8007384 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	685b      	ldr	r3, [r3, #4]
 8007214:	2b00      	cmp	r3, #0
 8007216:	d107      	bne.n	8007228 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007218:	4b5d      	ldr	r3, [pc, #372]	; (8007390 <HAL_RCC_ClockConfig+0x260>)
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f003 0302 	and.w	r3, r3, #2
 8007220:	2b00      	cmp	r3, #0
 8007222:	d109      	bne.n	8007238 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8007224:	2301      	movs	r3, #1
 8007226:	e0ad      	b.n	8007384 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007228:	4b59      	ldr	r3, [pc, #356]	; (8007390 <HAL_RCC_ClockConfig+0x260>)
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007230:	2b00      	cmp	r3, #0
 8007232:	d101      	bne.n	8007238 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8007234:	2301      	movs	r3, #1
 8007236:	e0a5      	b.n	8007384 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8007238:	f000 f8b4 	bl	80073a4 <HAL_RCC_GetSysClockFreq>
 800723c:	4603      	mov	r3, r0
 800723e:	4a55      	ldr	r2, [pc, #340]	; (8007394 <HAL_RCC_ClockConfig+0x264>)
 8007240:	4293      	cmp	r3, r2
 8007242:	d90f      	bls.n	8007264 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8007244:	4b52      	ldr	r3, [pc, #328]	; (8007390 <HAL_RCC_ClockConfig+0x260>)
 8007246:	689b      	ldr	r3, [r3, #8]
 8007248:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800724c:	2b00      	cmp	r3, #0
 800724e:	d109      	bne.n	8007264 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8007250:	4b4f      	ldr	r3, [pc, #316]	; (8007390 <HAL_RCC_ClockConfig+0x260>)
 8007252:	689b      	ldr	r3, [r3, #8]
 8007254:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007258:	4a4d      	ldr	r2, [pc, #308]	; (8007390 <HAL_RCC_ClockConfig+0x260>)
 800725a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800725e:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8007260:	2380      	movs	r3, #128	; 0x80
 8007262:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007264:	4b4a      	ldr	r3, [pc, #296]	; (8007390 <HAL_RCC_ClockConfig+0x260>)
 8007266:	689b      	ldr	r3, [r3, #8]
 8007268:	f023 0203 	bic.w	r2, r3, #3
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	685b      	ldr	r3, [r3, #4]
 8007270:	4947      	ldr	r1, [pc, #284]	; (8007390 <HAL_RCC_ClockConfig+0x260>)
 8007272:	4313      	orrs	r3, r2
 8007274:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007276:	f7fc fc23 	bl	8003ac0 <HAL_GetTick>
 800727a:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800727c:	e00a      	b.n	8007294 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800727e:	f7fc fc1f 	bl	8003ac0 <HAL_GetTick>
 8007282:	4602      	mov	r2, r0
 8007284:	693b      	ldr	r3, [r7, #16]
 8007286:	1ad3      	subs	r3, r2, r3
 8007288:	f241 3288 	movw	r2, #5000	; 0x1388
 800728c:	4293      	cmp	r3, r2
 800728e:	d901      	bls.n	8007294 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8007290:	2303      	movs	r3, #3
 8007292:	e077      	b.n	8007384 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007294:	4b3e      	ldr	r3, [pc, #248]	; (8007390 <HAL_RCC_ClockConfig+0x260>)
 8007296:	689b      	ldr	r3, [r3, #8]
 8007298:	f003 020c 	and.w	r2, r3, #12
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	685b      	ldr	r3, [r3, #4]
 80072a0:	009b      	lsls	r3, r3, #2
 80072a2:	429a      	cmp	r2, r3
 80072a4:	d1eb      	bne.n	800727e <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80072a6:	697b      	ldr	r3, [r7, #20]
 80072a8:	2b80      	cmp	r3, #128	; 0x80
 80072aa:	d105      	bne.n	80072b8 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80072ac:	4b38      	ldr	r3, [pc, #224]	; (8007390 <HAL_RCC_ClockConfig+0x260>)
 80072ae:	689b      	ldr	r3, [r3, #8]
 80072b0:	4a37      	ldr	r2, [pc, #220]	; (8007390 <HAL_RCC_ClockConfig+0x260>)
 80072b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80072b6:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f003 0302 	and.w	r3, r3, #2
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d010      	beq.n	80072e6 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	689a      	ldr	r2, [r3, #8]
 80072c8:	4b31      	ldr	r3, [pc, #196]	; (8007390 <HAL_RCC_ClockConfig+0x260>)
 80072ca:	689b      	ldr	r3, [r3, #8]
 80072cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80072d0:	429a      	cmp	r2, r3
 80072d2:	d208      	bcs.n	80072e6 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80072d4:	4b2e      	ldr	r3, [pc, #184]	; (8007390 <HAL_RCC_ClockConfig+0x260>)
 80072d6:	689b      	ldr	r3, [r3, #8]
 80072d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	689b      	ldr	r3, [r3, #8]
 80072e0:	492b      	ldr	r1, [pc, #172]	; (8007390 <HAL_RCC_ClockConfig+0x260>)
 80072e2:	4313      	orrs	r3, r2
 80072e4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80072e6:	4b29      	ldr	r3, [pc, #164]	; (800738c <HAL_RCC_ClockConfig+0x25c>)
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f003 030f 	and.w	r3, r3, #15
 80072ee:	683a      	ldr	r2, [r7, #0]
 80072f0:	429a      	cmp	r2, r3
 80072f2:	d210      	bcs.n	8007316 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80072f4:	4b25      	ldr	r3, [pc, #148]	; (800738c <HAL_RCC_ClockConfig+0x25c>)
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f023 020f 	bic.w	r2, r3, #15
 80072fc:	4923      	ldr	r1, [pc, #140]	; (800738c <HAL_RCC_ClockConfig+0x25c>)
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	4313      	orrs	r3, r2
 8007302:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007304:	4b21      	ldr	r3, [pc, #132]	; (800738c <HAL_RCC_ClockConfig+0x25c>)
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	f003 030f 	and.w	r3, r3, #15
 800730c:	683a      	ldr	r2, [r7, #0]
 800730e:	429a      	cmp	r2, r3
 8007310:	d001      	beq.n	8007316 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8007312:	2301      	movs	r3, #1
 8007314:	e036      	b.n	8007384 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	f003 0304 	and.w	r3, r3, #4
 800731e:	2b00      	cmp	r3, #0
 8007320:	d008      	beq.n	8007334 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007322:	4b1b      	ldr	r3, [pc, #108]	; (8007390 <HAL_RCC_ClockConfig+0x260>)
 8007324:	689b      	ldr	r3, [r3, #8]
 8007326:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	68db      	ldr	r3, [r3, #12]
 800732e:	4918      	ldr	r1, [pc, #96]	; (8007390 <HAL_RCC_ClockConfig+0x260>)
 8007330:	4313      	orrs	r3, r2
 8007332:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f003 0308 	and.w	r3, r3, #8
 800733c:	2b00      	cmp	r3, #0
 800733e:	d009      	beq.n	8007354 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007340:	4b13      	ldr	r3, [pc, #76]	; (8007390 <HAL_RCC_ClockConfig+0x260>)
 8007342:	689b      	ldr	r3, [r3, #8]
 8007344:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	691b      	ldr	r3, [r3, #16]
 800734c:	00db      	lsls	r3, r3, #3
 800734e:	4910      	ldr	r1, [pc, #64]	; (8007390 <HAL_RCC_ClockConfig+0x260>)
 8007350:	4313      	orrs	r3, r2
 8007352:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007354:	f000 f826 	bl	80073a4 <HAL_RCC_GetSysClockFreq>
 8007358:	4602      	mov	r2, r0
 800735a:	4b0d      	ldr	r3, [pc, #52]	; (8007390 <HAL_RCC_ClockConfig+0x260>)
 800735c:	689b      	ldr	r3, [r3, #8]
 800735e:	091b      	lsrs	r3, r3, #4
 8007360:	f003 030f 	and.w	r3, r3, #15
 8007364:	490c      	ldr	r1, [pc, #48]	; (8007398 <HAL_RCC_ClockConfig+0x268>)
 8007366:	5ccb      	ldrb	r3, [r1, r3]
 8007368:	f003 031f 	and.w	r3, r3, #31
 800736c:	fa22 f303 	lsr.w	r3, r2, r3
 8007370:	4a0a      	ldr	r2, [pc, #40]	; (800739c <HAL_RCC_ClockConfig+0x26c>)
 8007372:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007374:	4b0a      	ldr	r3, [pc, #40]	; (80073a0 <HAL_RCC_ClockConfig+0x270>)
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	4618      	mov	r0, r3
 800737a:	f7fc fa31 	bl	80037e0 <HAL_InitTick>
 800737e:	4603      	mov	r3, r0
 8007380:	73fb      	strb	r3, [r7, #15]

  return status;
 8007382:	7bfb      	ldrb	r3, [r7, #15]
}
 8007384:	4618      	mov	r0, r3
 8007386:	3718      	adds	r7, #24
 8007388:	46bd      	mov	sp, r7
 800738a:	bd80      	pop	{r7, pc}
 800738c:	40022000 	.word	0x40022000
 8007390:	40021000 	.word	0x40021000
 8007394:	04c4b400 	.word	0x04c4b400
 8007398:	0800a7ac 	.word	0x0800a7ac
 800739c:	2000003c 	.word	0x2000003c
 80073a0:	20000040 	.word	0x20000040

080073a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80073a4:	b480      	push	{r7}
 80073a6:	b089      	sub	sp, #36	; 0x24
 80073a8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80073aa:	2300      	movs	r3, #0
 80073ac:	61fb      	str	r3, [r7, #28]
 80073ae:	2300      	movs	r3, #0
 80073b0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80073b2:	4b3e      	ldr	r3, [pc, #248]	; (80074ac <HAL_RCC_GetSysClockFreq+0x108>)
 80073b4:	689b      	ldr	r3, [r3, #8]
 80073b6:	f003 030c 	and.w	r3, r3, #12
 80073ba:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80073bc:	4b3b      	ldr	r3, [pc, #236]	; (80074ac <HAL_RCC_GetSysClockFreq+0x108>)
 80073be:	68db      	ldr	r3, [r3, #12]
 80073c0:	f003 0303 	and.w	r3, r3, #3
 80073c4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80073c6:	693b      	ldr	r3, [r7, #16]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d005      	beq.n	80073d8 <HAL_RCC_GetSysClockFreq+0x34>
 80073cc:	693b      	ldr	r3, [r7, #16]
 80073ce:	2b0c      	cmp	r3, #12
 80073d0:	d121      	bne.n	8007416 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	2b01      	cmp	r3, #1
 80073d6:	d11e      	bne.n	8007416 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80073d8:	4b34      	ldr	r3, [pc, #208]	; (80074ac <HAL_RCC_GetSysClockFreq+0x108>)
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f003 0308 	and.w	r3, r3, #8
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d107      	bne.n	80073f4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80073e4:	4b31      	ldr	r3, [pc, #196]	; (80074ac <HAL_RCC_GetSysClockFreq+0x108>)
 80073e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80073ea:	0a1b      	lsrs	r3, r3, #8
 80073ec:	f003 030f 	and.w	r3, r3, #15
 80073f0:	61fb      	str	r3, [r7, #28]
 80073f2:	e005      	b.n	8007400 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80073f4:	4b2d      	ldr	r3, [pc, #180]	; (80074ac <HAL_RCC_GetSysClockFreq+0x108>)
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	091b      	lsrs	r3, r3, #4
 80073fa:	f003 030f 	and.w	r3, r3, #15
 80073fe:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007400:	4a2b      	ldr	r2, [pc, #172]	; (80074b0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8007402:	69fb      	ldr	r3, [r7, #28]
 8007404:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007408:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800740a:	693b      	ldr	r3, [r7, #16]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d10d      	bne.n	800742c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007410:	69fb      	ldr	r3, [r7, #28]
 8007412:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007414:	e00a      	b.n	800742c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8007416:	693b      	ldr	r3, [r7, #16]
 8007418:	2b04      	cmp	r3, #4
 800741a:	d102      	bne.n	8007422 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800741c:	4b25      	ldr	r3, [pc, #148]	; (80074b4 <HAL_RCC_GetSysClockFreq+0x110>)
 800741e:	61bb      	str	r3, [r7, #24]
 8007420:	e004      	b.n	800742c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8007422:	693b      	ldr	r3, [r7, #16]
 8007424:	2b08      	cmp	r3, #8
 8007426:	d101      	bne.n	800742c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007428:	4b23      	ldr	r3, [pc, #140]	; (80074b8 <HAL_RCC_GetSysClockFreq+0x114>)
 800742a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800742c:	693b      	ldr	r3, [r7, #16]
 800742e:	2b0c      	cmp	r3, #12
 8007430:	d134      	bne.n	800749c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007432:	4b1e      	ldr	r3, [pc, #120]	; (80074ac <HAL_RCC_GetSysClockFreq+0x108>)
 8007434:	68db      	ldr	r3, [r3, #12]
 8007436:	f003 0303 	and.w	r3, r3, #3
 800743a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800743c:	68bb      	ldr	r3, [r7, #8]
 800743e:	2b02      	cmp	r3, #2
 8007440:	d003      	beq.n	800744a <HAL_RCC_GetSysClockFreq+0xa6>
 8007442:	68bb      	ldr	r3, [r7, #8]
 8007444:	2b03      	cmp	r3, #3
 8007446:	d003      	beq.n	8007450 <HAL_RCC_GetSysClockFreq+0xac>
 8007448:	e005      	b.n	8007456 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800744a:	4b1a      	ldr	r3, [pc, #104]	; (80074b4 <HAL_RCC_GetSysClockFreq+0x110>)
 800744c:	617b      	str	r3, [r7, #20]
      break;
 800744e:	e005      	b.n	800745c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8007450:	4b19      	ldr	r3, [pc, #100]	; (80074b8 <HAL_RCC_GetSysClockFreq+0x114>)
 8007452:	617b      	str	r3, [r7, #20]
      break;
 8007454:	e002      	b.n	800745c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8007456:	69fb      	ldr	r3, [r7, #28]
 8007458:	617b      	str	r3, [r7, #20]
      break;
 800745a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800745c:	4b13      	ldr	r3, [pc, #76]	; (80074ac <HAL_RCC_GetSysClockFreq+0x108>)
 800745e:	68db      	ldr	r3, [r3, #12]
 8007460:	091b      	lsrs	r3, r3, #4
 8007462:	f003 030f 	and.w	r3, r3, #15
 8007466:	3301      	adds	r3, #1
 8007468:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800746a:	4b10      	ldr	r3, [pc, #64]	; (80074ac <HAL_RCC_GetSysClockFreq+0x108>)
 800746c:	68db      	ldr	r3, [r3, #12]
 800746e:	0a1b      	lsrs	r3, r3, #8
 8007470:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007474:	697a      	ldr	r2, [r7, #20]
 8007476:	fb03 f202 	mul.w	r2, r3, r2
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007480:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007482:	4b0a      	ldr	r3, [pc, #40]	; (80074ac <HAL_RCC_GetSysClockFreq+0x108>)
 8007484:	68db      	ldr	r3, [r3, #12]
 8007486:	0e5b      	lsrs	r3, r3, #25
 8007488:	f003 0303 	and.w	r3, r3, #3
 800748c:	3301      	adds	r3, #1
 800748e:	005b      	lsls	r3, r3, #1
 8007490:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8007492:	697a      	ldr	r2, [r7, #20]
 8007494:	683b      	ldr	r3, [r7, #0]
 8007496:	fbb2 f3f3 	udiv	r3, r2, r3
 800749a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800749c:	69bb      	ldr	r3, [r7, #24]
}
 800749e:	4618      	mov	r0, r3
 80074a0:	3724      	adds	r7, #36	; 0x24
 80074a2:	46bd      	mov	sp, r7
 80074a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a8:	4770      	bx	lr
 80074aa:	bf00      	nop
 80074ac:	40021000 	.word	0x40021000
 80074b0:	0800a7c4 	.word	0x0800a7c4
 80074b4:	00f42400 	.word	0x00f42400
 80074b8:	007a1200 	.word	0x007a1200

080074bc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80074bc:	b480      	push	{r7}
 80074be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80074c0:	4b03      	ldr	r3, [pc, #12]	; (80074d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80074c2:	681b      	ldr	r3, [r3, #0]
}
 80074c4:	4618      	mov	r0, r3
 80074c6:	46bd      	mov	sp, r7
 80074c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074cc:	4770      	bx	lr
 80074ce:	bf00      	nop
 80074d0:	2000003c 	.word	0x2000003c

080074d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80074d4:	b580      	push	{r7, lr}
 80074d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80074d8:	f7ff fff0 	bl	80074bc <HAL_RCC_GetHCLKFreq>
 80074dc:	4602      	mov	r2, r0
 80074de:	4b06      	ldr	r3, [pc, #24]	; (80074f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80074e0:	689b      	ldr	r3, [r3, #8]
 80074e2:	0a1b      	lsrs	r3, r3, #8
 80074e4:	f003 0307 	and.w	r3, r3, #7
 80074e8:	4904      	ldr	r1, [pc, #16]	; (80074fc <HAL_RCC_GetPCLK1Freq+0x28>)
 80074ea:	5ccb      	ldrb	r3, [r1, r3]
 80074ec:	f003 031f 	and.w	r3, r3, #31
 80074f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80074f4:	4618      	mov	r0, r3
 80074f6:	bd80      	pop	{r7, pc}
 80074f8:	40021000 	.word	0x40021000
 80074fc:	0800a7bc 	.word	0x0800a7bc

08007500 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007500:	b580      	push	{r7, lr}
 8007502:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007504:	f7ff ffda 	bl	80074bc <HAL_RCC_GetHCLKFreq>
 8007508:	4602      	mov	r2, r0
 800750a:	4b06      	ldr	r3, [pc, #24]	; (8007524 <HAL_RCC_GetPCLK2Freq+0x24>)
 800750c:	689b      	ldr	r3, [r3, #8]
 800750e:	0adb      	lsrs	r3, r3, #11
 8007510:	f003 0307 	and.w	r3, r3, #7
 8007514:	4904      	ldr	r1, [pc, #16]	; (8007528 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007516:	5ccb      	ldrb	r3, [r1, r3]
 8007518:	f003 031f 	and.w	r3, r3, #31
 800751c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007520:	4618      	mov	r0, r3
 8007522:	bd80      	pop	{r7, pc}
 8007524:	40021000 	.word	0x40021000
 8007528:	0800a7bc 	.word	0x0800a7bc

0800752c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800752c:	b480      	push	{r7}
 800752e:	b083      	sub	sp, #12
 8007530:	af00      	add	r7, sp, #0
 8007532:	6078      	str	r0, [r7, #4]
 8007534:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	220f      	movs	r2, #15
 800753a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800753c:	4b12      	ldr	r3, [pc, #72]	; (8007588 <HAL_RCC_GetClockConfig+0x5c>)
 800753e:	689b      	ldr	r3, [r3, #8]
 8007540:	f003 0203 	and.w	r2, r3, #3
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8007548:	4b0f      	ldr	r3, [pc, #60]	; (8007588 <HAL_RCC_GetClockConfig+0x5c>)
 800754a:	689b      	ldr	r3, [r3, #8]
 800754c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8007554:	4b0c      	ldr	r3, [pc, #48]	; (8007588 <HAL_RCC_GetClockConfig+0x5c>)
 8007556:	689b      	ldr	r3, [r3, #8]
 8007558:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8007560:	4b09      	ldr	r3, [pc, #36]	; (8007588 <HAL_RCC_GetClockConfig+0x5c>)
 8007562:	689b      	ldr	r3, [r3, #8]
 8007564:	08db      	lsrs	r3, r3, #3
 8007566:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800756e:	4b07      	ldr	r3, [pc, #28]	; (800758c <HAL_RCC_GetClockConfig+0x60>)
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	f003 020f 	and.w	r2, r3, #15
 8007576:	683b      	ldr	r3, [r7, #0]
 8007578:	601a      	str	r2, [r3, #0]
}
 800757a:	bf00      	nop
 800757c:	370c      	adds	r7, #12
 800757e:	46bd      	mov	sp, r7
 8007580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007584:	4770      	bx	lr
 8007586:	bf00      	nop
 8007588:	40021000 	.word	0x40021000
 800758c:	40022000 	.word	0x40022000

08007590 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007590:	b580      	push	{r7, lr}
 8007592:	b086      	sub	sp, #24
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007598:	2300      	movs	r3, #0
 800759a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800759c:	4b27      	ldr	r3, [pc, #156]	; (800763c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800759e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d003      	beq.n	80075b0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80075a8:	f7ff f8e4 	bl	8006774 <HAL_PWREx_GetVoltageRange>
 80075ac:	6178      	str	r0, [r7, #20]
 80075ae:	e014      	b.n	80075da <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80075b0:	4b22      	ldr	r3, [pc, #136]	; (800763c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80075b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075b4:	4a21      	ldr	r2, [pc, #132]	; (800763c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80075b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80075ba:	6593      	str	r3, [r2, #88]	; 0x58
 80075bc:	4b1f      	ldr	r3, [pc, #124]	; (800763c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80075be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80075c4:	60fb      	str	r3, [r7, #12]
 80075c6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80075c8:	f7ff f8d4 	bl	8006774 <HAL_PWREx_GetVoltageRange>
 80075cc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80075ce:	4b1b      	ldr	r3, [pc, #108]	; (800763c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80075d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075d2:	4a1a      	ldr	r2, [pc, #104]	; (800763c <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80075d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80075d8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80075da:	697b      	ldr	r3, [r7, #20]
 80075dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80075e0:	d10b      	bne.n	80075fa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	2b80      	cmp	r3, #128	; 0x80
 80075e6:	d913      	bls.n	8007610 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	2ba0      	cmp	r3, #160	; 0xa0
 80075ec:	d902      	bls.n	80075f4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80075ee:	2302      	movs	r3, #2
 80075f0:	613b      	str	r3, [r7, #16]
 80075f2:	e00d      	b.n	8007610 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80075f4:	2301      	movs	r3, #1
 80075f6:	613b      	str	r3, [r7, #16]
 80075f8:	e00a      	b.n	8007610 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	2b7f      	cmp	r3, #127	; 0x7f
 80075fe:	d902      	bls.n	8007606 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8007600:	2302      	movs	r3, #2
 8007602:	613b      	str	r3, [r7, #16]
 8007604:	e004      	b.n	8007610 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	2b70      	cmp	r3, #112	; 0x70
 800760a:	d101      	bne.n	8007610 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800760c:	2301      	movs	r3, #1
 800760e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007610:	4b0b      	ldr	r3, [pc, #44]	; (8007640 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f023 020f 	bic.w	r2, r3, #15
 8007618:	4909      	ldr	r1, [pc, #36]	; (8007640 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800761a:	693b      	ldr	r3, [r7, #16]
 800761c:	4313      	orrs	r3, r2
 800761e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8007620:	4b07      	ldr	r3, [pc, #28]	; (8007640 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	f003 030f 	and.w	r3, r3, #15
 8007628:	693a      	ldr	r2, [r7, #16]
 800762a:	429a      	cmp	r2, r3
 800762c:	d001      	beq.n	8007632 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800762e:	2301      	movs	r3, #1
 8007630:	e000      	b.n	8007634 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8007632:	2300      	movs	r3, #0
}
 8007634:	4618      	mov	r0, r3
 8007636:	3718      	adds	r7, #24
 8007638:	46bd      	mov	sp, r7
 800763a:	bd80      	pop	{r7, pc}
 800763c:	40021000 	.word	0x40021000
 8007640:	40022000 	.word	0x40022000

08007644 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8007644:	b480      	push	{r7}
 8007646:	b087      	sub	sp, #28
 8007648:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800764a:	4b2d      	ldr	r3, [pc, #180]	; (8007700 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800764c:	68db      	ldr	r3, [r3, #12]
 800764e:	f003 0303 	and.w	r3, r3, #3
 8007652:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	2b03      	cmp	r3, #3
 8007658:	d00b      	beq.n	8007672 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	2b03      	cmp	r3, #3
 800765e:	d825      	bhi.n	80076ac <RCC_GetSysClockFreqFromPLLSource+0x68>
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	2b01      	cmp	r3, #1
 8007664:	d008      	beq.n	8007678 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	2b02      	cmp	r3, #2
 800766a:	d11f      	bne.n	80076ac <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 800766c:	4b25      	ldr	r3, [pc, #148]	; (8007704 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800766e:	613b      	str	r3, [r7, #16]
    break;
 8007670:	e01f      	b.n	80076b2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8007672:	4b25      	ldr	r3, [pc, #148]	; (8007708 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8007674:	613b      	str	r3, [r7, #16]
    break;
 8007676:	e01c      	b.n	80076b2 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007678:	4b21      	ldr	r3, [pc, #132]	; (8007700 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f003 0308 	and.w	r3, r3, #8
 8007680:	2b00      	cmp	r3, #0
 8007682:	d107      	bne.n	8007694 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007684:	4b1e      	ldr	r3, [pc, #120]	; (8007700 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8007686:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800768a:	0a1b      	lsrs	r3, r3, #8
 800768c:	f003 030f 	and.w	r3, r3, #15
 8007690:	617b      	str	r3, [r7, #20]
 8007692:	e005      	b.n	80076a0 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007694:	4b1a      	ldr	r3, [pc, #104]	; (8007700 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	091b      	lsrs	r3, r3, #4
 800769a:	f003 030f 	and.w	r3, r3, #15
 800769e:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80076a0:	4a1a      	ldr	r2, [pc, #104]	; (800770c <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80076a2:	697b      	ldr	r3, [r7, #20]
 80076a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80076a8:	613b      	str	r3, [r7, #16]
    break;
 80076aa:	e002      	b.n	80076b2 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80076ac:	2300      	movs	r3, #0
 80076ae:	613b      	str	r3, [r7, #16]
    break;
 80076b0:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80076b2:	4b13      	ldr	r3, [pc, #76]	; (8007700 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80076b4:	68db      	ldr	r3, [r3, #12]
 80076b6:	091b      	lsrs	r3, r3, #4
 80076b8:	f003 030f 	and.w	r3, r3, #15
 80076bc:	3301      	adds	r3, #1
 80076be:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80076c0:	4b0f      	ldr	r3, [pc, #60]	; (8007700 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80076c2:	68db      	ldr	r3, [r3, #12]
 80076c4:	0a1b      	lsrs	r3, r3, #8
 80076c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80076ca:	693a      	ldr	r2, [r7, #16]
 80076cc:	fb03 f202 	mul.w	r2, r3, r2
 80076d0:	68bb      	ldr	r3, [r7, #8]
 80076d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80076d6:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80076d8:	4b09      	ldr	r3, [pc, #36]	; (8007700 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80076da:	68db      	ldr	r3, [r3, #12]
 80076dc:	0e5b      	lsrs	r3, r3, #25
 80076de:	f003 0303 	and.w	r3, r3, #3
 80076e2:	3301      	adds	r3, #1
 80076e4:	005b      	lsls	r3, r3, #1
 80076e6:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80076e8:	693a      	ldr	r2, [r7, #16]
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80076f0:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80076f2:	683b      	ldr	r3, [r7, #0]
}
 80076f4:	4618      	mov	r0, r3
 80076f6:	371c      	adds	r7, #28
 80076f8:	46bd      	mov	sp, r7
 80076fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fe:	4770      	bx	lr
 8007700:	40021000 	.word	0x40021000
 8007704:	00f42400 	.word	0x00f42400
 8007708:	007a1200 	.word	0x007a1200
 800770c:	0800a7c4 	.word	0x0800a7c4

08007710 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007710:	b580      	push	{r7, lr}
 8007712:	b086      	sub	sp, #24
 8007714:	af00      	add	r7, sp, #0
 8007716:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007718:	2300      	movs	r3, #0
 800771a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800771c:	2300      	movs	r3, #0
 800771e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007728:	2b00      	cmp	r3, #0
 800772a:	d040      	beq.n	80077ae <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007730:	2b80      	cmp	r3, #128	; 0x80
 8007732:	d02a      	beq.n	800778a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8007734:	2b80      	cmp	r3, #128	; 0x80
 8007736:	d825      	bhi.n	8007784 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8007738:	2b60      	cmp	r3, #96	; 0x60
 800773a:	d026      	beq.n	800778a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800773c:	2b60      	cmp	r3, #96	; 0x60
 800773e:	d821      	bhi.n	8007784 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8007740:	2b40      	cmp	r3, #64	; 0x40
 8007742:	d006      	beq.n	8007752 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8007744:	2b40      	cmp	r3, #64	; 0x40
 8007746:	d81d      	bhi.n	8007784 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8007748:	2b00      	cmp	r3, #0
 800774a:	d009      	beq.n	8007760 <HAL_RCCEx_PeriphCLKConfig+0x50>
 800774c:	2b20      	cmp	r3, #32
 800774e:	d010      	beq.n	8007772 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8007750:	e018      	b.n	8007784 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007752:	4b89      	ldr	r3, [pc, #548]	; (8007978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007754:	68db      	ldr	r3, [r3, #12]
 8007756:	4a88      	ldr	r2, [pc, #544]	; (8007978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007758:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800775c:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800775e:	e015      	b.n	800778c <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	3304      	adds	r3, #4
 8007764:	2100      	movs	r1, #0
 8007766:	4618      	mov	r0, r3
 8007768:	f000 fb12 	bl	8007d90 <RCCEx_PLLSAI1_Config>
 800776c:	4603      	mov	r3, r0
 800776e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007770:	e00c      	b.n	800778c <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	3320      	adds	r3, #32
 8007776:	2100      	movs	r1, #0
 8007778:	4618      	mov	r0, r3
 800777a:	f000 fbfd 	bl	8007f78 <RCCEx_PLLSAI2_Config>
 800777e:	4603      	mov	r3, r0
 8007780:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007782:	e003      	b.n	800778c <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007784:	2301      	movs	r3, #1
 8007786:	74fb      	strb	r3, [r7, #19]
      break;
 8007788:	e000      	b.n	800778c <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800778a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800778c:	7cfb      	ldrb	r3, [r7, #19]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d10b      	bne.n	80077aa <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007792:	4b79      	ldr	r3, [pc, #484]	; (8007978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007794:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007798:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80077a0:	4975      	ldr	r1, [pc, #468]	; (8007978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80077a2:	4313      	orrs	r3, r2
 80077a4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80077a8:	e001      	b.n	80077ae <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077aa:	7cfb      	ldrb	r3, [r7, #19]
 80077ac:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d047      	beq.n	800784a <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80077c2:	d030      	beq.n	8007826 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80077c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80077c8:	d82a      	bhi.n	8007820 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80077ca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80077ce:	d02a      	beq.n	8007826 <HAL_RCCEx_PeriphCLKConfig+0x116>
 80077d0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80077d4:	d824      	bhi.n	8007820 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80077d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80077da:	d008      	beq.n	80077ee <HAL_RCCEx_PeriphCLKConfig+0xde>
 80077dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80077e0:	d81e      	bhi.n	8007820 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d00a      	beq.n	80077fc <HAL_RCCEx_PeriphCLKConfig+0xec>
 80077e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80077ea:	d010      	beq.n	800780e <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80077ec:	e018      	b.n	8007820 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80077ee:	4b62      	ldr	r3, [pc, #392]	; (8007978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80077f0:	68db      	ldr	r3, [r3, #12]
 80077f2:	4a61      	ldr	r2, [pc, #388]	; (8007978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80077f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80077f8:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80077fa:	e015      	b.n	8007828 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	3304      	adds	r3, #4
 8007800:	2100      	movs	r1, #0
 8007802:	4618      	mov	r0, r3
 8007804:	f000 fac4 	bl	8007d90 <RCCEx_PLLSAI1_Config>
 8007808:	4603      	mov	r3, r0
 800780a:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800780c:	e00c      	b.n	8007828 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	3320      	adds	r3, #32
 8007812:	2100      	movs	r1, #0
 8007814:	4618      	mov	r0, r3
 8007816:	f000 fbaf 	bl	8007f78 <RCCEx_PLLSAI2_Config>
 800781a:	4603      	mov	r3, r0
 800781c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800781e:	e003      	b.n	8007828 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007820:	2301      	movs	r3, #1
 8007822:	74fb      	strb	r3, [r7, #19]
      break;
 8007824:	e000      	b.n	8007828 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8007826:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007828:	7cfb      	ldrb	r3, [r7, #19]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d10b      	bne.n	8007846 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800782e:	4b52      	ldr	r3, [pc, #328]	; (8007978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007830:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007834:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800783c:	494e      	ldr	r1, [pc, #312]	; (8007978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800783e:	4313      	orrs	r3, r2
 8007840:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8007844:	e001      	b.n	800784a <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007846:	7cfb      	ldrb	r3, [r7, #19]
 8007848:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007852:	2b00      	cmp	r3, #0
 8007854:	f000 809f 	beq.w	8007996 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007858:	2300      	movs	r3, #0
 800785a:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800785c:	4b46      	ldr	r3, [pc, #280]	; (8007978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800785e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007860:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007864:	2b00      	cmp	r3, #0
 8007866:	d101      	bne.n	800786c <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8007868:	2301      	movs	r3, #1
 800786a:	e000      	b.n	800786e <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800786c:	2300      	movs	r3, #0
 800786e:	2b00      	cmp	r3, #0
 8007870:	d00d      	beq.n	800788e <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007872:	4b41      	ldr	r3, [pc, #260]	; (8007978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007874:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007876:	4a40      	ldr	r2, [pc, #256]	; (8007978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007878:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800787c:	6593      	str	r3, [r2, #88]	; 0x58
 800787e:	4b3e      	ldr	r3, [pc, #248]	; (8007978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007880:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007882:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007886:	60bb      	str	r3, [r7, #8]
 8007888:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800788a:	2301      	movs	r3, #1
 800788c:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800788e:	4b3b      	ldr	r3, [pc, #236]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	4a3a      	ldr	r2, [pc, #232]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8007894:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007898:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800789a:	f7fc f911 	bl	8003ac0 <HAL_GetTick>
 800789e:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80078a0:	e009      	b.n	80078b6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80078a2:	f7fc f90d 	bl	8003ac0 <HAL_GetTick>
 80078a6:	4602      	mov	r2, r0
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	1ad3      	subs	r3, r2, r3
 80078ac:	2b02      	cmp	r3, #2
 80078ae:	d902      	bls.n	80078b6 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80078b0:	2303      	movs	r3, #3
 80078b2:	74fb      	strb	r3, [r7, #19]
        break;
 80078b4:	e005      	b.n	80078c2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80078b6:	4b31      	ldr	r3, [pc, #196]	; (800797c <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d0ef      	beq.n	80078a2 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80078c2:	7cfb      	ldrb	r3, [r7, #19]
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d15b      	bne.n	8007980 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80078c8:	4b2b      	ldr	r3, [pc, #172]	; (8007978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80078ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80078d2:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80078d4:	697b      	ldr	r3, [r7, #20]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d01f      	beq.n	800791a <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078e0:	697a      	ldr	r2, [r7, #20]
 80078e2:	429a      	cmp	r2, r3
 80078e4:	d019      	beq.n	800791a <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80078e6:	4b24      	ldr	r3, [pc, #144]	; (8007978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80078e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078f0:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80078f2:	4b21      	ldr	r3, [pc, #132]	; (8007978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80078f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078f8:	4a1f      	ldr	r2, [pc, #124]	; (8007978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80078fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80078fe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007902:	4b1d      	ldr	r3, [pc, #116]	; (8007978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007904:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007908:	4a1b      	ldr	r2, [pc, #108]	; (8007978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800790a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800790e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007912:	4a19      	ldr	r2, [pc, #100]	; (8007978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007914:	697b      	ldr	r3, [r7, #20]
 8007916:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800791a:	697b      	ldr	r3, [r7, #20]
 800791c:	f003 0301 	and.w	r3, r3, #1
 8007920:	2b00      	cmp	r3, #0
 8007922:	d016      	beq.n	8007952 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007924:	f7fc f8cc 	bl	8003ac0 <HAL_GetTick>
 8007928:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800792a:	e00b      	b.n	8007944 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800792c:	f7fc f8c8 	bl	8003ac0 <HAL_GetTick>
 8007930:	4602      	mov	r2, r0
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	1ad3      	subs	r3, r2, r3
 8007936:	f241 3288 	movw	r2, #5000	; 0x1388
 800793a:	4293      	cmp	r3, r2
 800793c:	d902      	bls.n	8007944 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800793e:	2303      	movs	r3, #3
 8007940:	74fb      	strb	r3, [r7, #19]
            break;
 8007942:	e006      	b.n	8007952 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007944:	4b0c      	ldr	r3, [pc, #48]	; (8007978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007946:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800794a:	f003 0302 	and.w	r3, r3, #2
 800794e:	2b00      	cmp	r3, #0
 8007950:	d0ec      	beq.n	800792c <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8007952:	7cfb      	ldrb	r3, [r7, #19]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d10c      	bne.n	8007972 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007958:	4b07      	ldr	r3, [pc, #28]	; (8007978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800795a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800795e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007968:	4903      	ldr	r1, [pc, #12]	; (8007978 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800796a:	4313      	orrs	r3, r2
 800796c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8007970:	e008      	b.n	8007984 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007972:	7cfb      	ldrb	r3, [r7, #19]
 8007974:	74bb      	strb	r3, [r7, #18]
 8007976:	e005      	b.n	8007984 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8007978:	40021000 	.word	0x40021000
 800797c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007980:	7cfb      	ldrb	r3, [r7, #19]
 8007982:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007984:	7c7b      	ldrb	r3, [r7, #17]
 8007986:	2b01      	cmp	r3, #1
 8007988:	d105      	bne.n	8007996 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800798a:	4ba0      	ldr	r3, [pc, #640]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800798c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800798e:	4a9f      	ldr	r2, [pc, #636]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007990:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007994:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f003 0301 	and.w	r3, r3, #1
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d00a      	beq.n	80079b8 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80079a2:	4b9a      	ldr	r3, [pc, #616]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80079a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80079a8:	f023 0203 	bic.w	r2, r3, #3
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80079b0:	4996      	ldr	r1, [pc, #600]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80079b2:	4313      	orrs	r3, r2
 80079b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	f003 0302 	and.w	r3, r3, #2
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d00a      	beq.n	80079da <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80079c4:	4b91      	ldr	r3, [pc, #580]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80079c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80079ca:	f023 020c 	bic.w	r2, r3, #12
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079d2:	498e      	ldr	r1, [pc, #568]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80079d4:	4313      	orrs	r3, r2
 80079d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f003 0304 	and.w	r3, r3, #4
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d00a      	beq.n	80079fc <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80079e6:	4b89      	ldr	r3, [pc, #548]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80079e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80079ec:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80079f4:	4985      	ldr	r1, [pc, #532]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80079f6:	4313      	orrs	r3, r2
 80079f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f003 0308 	and.w	r3, r3, #8
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d00a      	beq.n	8007a1e <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007a08:	4b80      	ldr	r3, [pc, #512]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007a0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a0e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a16:	497d      	ldr	r1, [pc, #500]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007a18:	4313      	orrs	r3, r2
 8007a1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f003 0310 	and.w	r3, r3, #16
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d00a      	beq.n	8007a40 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007a2a:	4b78      	ldr	r3, [pc, #480]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007a2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a30:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007a38:	4974      	ldr	r1, [pc, #464]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007a3a:	4313      	orrs	r3, r2
 8007a3c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	f003 0320 	and.w	r3, r3, #32
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d00a      	beq.n	8007a62 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007a4c:	4b6f      	ldr	r3, [pc, #444]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007a4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a52:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a5a:	496c      	ldr	r1, [pc, #432]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007a5c:	4313      	orrs	r3, r2
 8007a5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d00a      	beq.n	8007a84 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007a6e:	4b67      	ldr	r3, [pc, #412]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007a70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a74:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007a7c:	4963      	ldr	r1, [pc, #396]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007a7e:	4313      	orrs	r3, r2
 8007a80:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d00a      	beq.n	8007aa6 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007a90:	4b5e      	ldr	r3, [pc, #376]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007a92:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a96:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007a9e:	495b      	ldr	r1, [pc, #364]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007aa0:	4313      	orrs	r3, r2
 8007aa2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d00a      	beq.n	8007ac8 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007ab2:	4b56      	ldr	r3, [pc, #344]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007ab4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ab8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ac0:	4952      	ldr	r1, [pc, #328]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007ac2:	4313      	orrs	r3, r2
 8007ac4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d00a      	beq.n	8007aea <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007ad4:	4b4d      	ldr	r3, [pc, #308]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007ad6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ada:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ae2:	494a      	ldr	r1, [pc, #296]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007ae4:	4313      	orrs	r3, r2
 8007ae6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d00a      	beq.n	8007b0c <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007af6:	4b45      	ldr	r3, [pc, #276]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007af8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007afc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b04:	4941      	ldr	r1, [pc, #260]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007b06:	4313      	orrs	r3, r2
 8007b08:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d00a      	beq.n	8007b2e <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007b18:	4b3c      	ldr	r3, [pc, #240]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007b1a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007b1e:	f023 0203 	bic.w	r2, r3, #3
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b26:	4939      	ldr	r1, [pc, #228]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007b28:	4313      	orrs	r3, r2
 8007b2a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d028      	beq.n	8007b8c <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007b3a:	4b34      	ldr	r3, [pc, #208]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007b3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b40:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007b48:	4930      	ldr	r1, [pc, #192]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007b4a:	4313      	orrs	r3, r2
 8007b4c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007b54:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007b58:	d106      	bne.n	8007b68 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007b5a:	4b2c      	ldr	r3, [pc, #176]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007b5c:	68db      	ldr	r3, [r3, #12]
 8007b5e:	4a2b      	ldr	r2, [pc, #172]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007b60:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007b64:	60d3      	str	r3, [r2, #12]
 8007b66:	e011      	b.n	8007b8c <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007b6c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007b70:	d10c      	bne.n	8007b8c <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	3304      	adds	r3, #4
 8007b76:	2101      	movs	r1, #1
 8007b78:	4618      	mov	r0, r3
 8007b7a:	f000 f909 	bl	8007d90 <RCCEx_PLLSAI1_Config>
 8007b7e:	4603      	mov	r3, r0
 8007b80:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8007b82:	7cfb      	ldrb	r3, [r7, #19]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d001      	beq.n	8007b8c <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8007b88:	7cfb      	ldrb	r3, [r7, #19]
 8007b8a:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d04d      	beq.n	8007c34 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007b9c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007ba0:	d108      	bne.n	8007bb4 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8007ba2:	4b1a      	ldr	r3, [pc, #104]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007ba4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007ba8:	4a18      	ldr	r2, [pc, #96]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007baa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007bae:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8007bb2:	e012      	b.n	8007bda <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8007bb4:	4b15      	ldr	r3, [pc, #84]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007bb6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007bba:	4a14      	ldr	r2, [pc, #80]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007bbc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007bc0:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8007bc4:	4b11      	ldr	r3, [pc, #68]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007bc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007bca:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007bd2:	490e      	ldr	r1, [pc, #56]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007bd4:	4313      	orrs	r3, r2
 8007bd6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007bde:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007be2:	d106      	bne.n	8007bf2 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007be4:	4b09      	ldr	r3, [pc, #36]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007be6:	68db      	ldr	r3, [r3, #12]
 8007be8:	4a08      	ldr	r2, [pc, #32]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007bea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007bee:	60d3      	str	r3, [r2, #12]
 8007bf0:	e020      	b.n	8007c34 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007bf6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007bfa:	d109      	bne.n	8007c10 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007bfc:	4b03      	ldr	r3, [pc, #12]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007bfe:	68db      	ldr	r3, [r3, #12]
 8007c00:	4a02      	ldr	r2, [pc, #8]	; (8007c0c <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007c02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007c06:	60d3      	str	r3, [r2, #12]
 8007c08:	e014      	b.n	8007c34 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8007c0a:	bf00      	nop
 8007c0c:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007c14:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007c18:	d10c      	bne.n	8007c34 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	3304      	adds	r3, #4
 8007c1e:	2101      	movs	r1, #1
 8007c20:	4618      	mov	r0, r3
 8007c22:	f000 f8b5 	bl	8007d90 <RCCEx_PLLSAI1_Config>
 8007c26:	4603      	mov	r3, r0
 8007c28:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007c2a:	7cfb      	ldrb	r3, [r7, #19]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d001      	beq.n	8007c34 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8007c30:	7cfb      	ldrb	r3, [r7, #19]
 8007c32:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d028      	beq.n	8007c92 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007c40:	4b4a      	ldr	r3, [pc, #296]	; (8007d6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007c42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c46:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007c4e:	4947      	ldr	r1, [pc, #284]	; (8007d6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007c50:	4313      	orrs	r3, r2
 8007c52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007c5a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007c5e:	d106      	bne.n	8007c6e <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007c60:	4b42      	ldr	r3, [pc, #264]	; (8007d6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007c62:	68db      	ldr	r3, [r3, #12]
 8007c64:	4a41      	ldr	r2, [pc, #260]	; (8007d6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007c66:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007c6a:	60d3      	str	r3, [r2, #12]
 8007c6c:	e011      	b.n	8007c92 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007c72:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007c76:	d10c      	bne.n	8007c92 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	3304      	adds	r3, #4
 8007c7c:	2101      	movs	r1, #1
 8007c7e:	4618      	mov	r0, r3
 8007c80:	f000 f886 	bl	8007d90 <RCCEx_PLLSAI1_Config>
 8007c84:	4603      	mov	r3, r0
 8007c86:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007c88:	7cfb      	ldrb	r3, [r7, #19]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d001      	beq.n	8007c92 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8007c8e:	7cfb      	ldrb	r3, [r7, #19]
 8007c90:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d01e      	beq.n	8007cdc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007c9e:	4b33      	ldr	r3, [pc, #204]	; (8007d6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007ca0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ca4:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007cae:	492f      	ldr	r1, [pc, #188]	; (8007d6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007cb0:	4313      	orrs	r3, r2
 8007cb2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007cbc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007cc0:	d10c      	bne.n	8007cdc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	3304      	adds	r3, #4
 8007cc6:	2102      	movs	r1, #2
 8007cc8:	4618      	mov	r0, r3
 8007cca:	f000 f861 	bl	8007d90 <RCCEx_PLLSAI1_Config>
 8007cce:	4603      	mov	r3, r0
 8007cd0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007cd2:	7cfb      	ldrb	r3, [r7, #19]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d001      	beq.n	8007cdc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8007cd8:	7cfb      	ldrb	r3, [r7, #19]
 8007cda:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d00b      	beq.n	8007d00 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007ce8:	4b20      	ldr	r3, [pc, #128]	; (8007d6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007cea:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007cee:	f023 0204 	bic.w	r2, r3, #4
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007cf8:	491c      	ldr	r1, [pc, #112]	; (8007d6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007cfa:	4313      	orrs	r3, r2
 8007cfc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d00b      	beq.n	8007d24 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8007d0c:	4b17      	ldr	r3, [pc, #92]	; (8007d6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007d0e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007d12:	f023 0218 	bic.w	r2, r3, #24
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d1c:	4913      	ldr	r1, [pc, #76]	; (8007d6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007d1e:	4313      	orrs	r3, r2
 8007d20:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d017      	beq.n	8007d60 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8007d30:	4b0e      	ldr	r3, [pc, #56]	; (8007d6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007d32:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007d36:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007d40:	490a      	ldr	r1, [pc, #40]	; (8007d6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007d42:	4313      	orrs	r3, r2
 8007d44:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007d4e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007d52:	d105      	bne.n	8007d60 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007d54:	4b05      	ldr	r3, [pc, #20]	; (8007d6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007d56:	68db      	ldr	r3, [r3, #12]
 8007d58:	4a04      	ldr	r2, [pc, #16]	; (8007d6c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007d5a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007d5e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8007d60:	7cbb      	ldrb	r3, [r7, #18]
}
 8007d62:	4618      	mov	r0, r3
 8007d64:	3718      	adds	r7, #24
 8007d66:	46bd      	mov	sp, r7
 8007d68:	bd80      	pop	{r7, pc}
 8007d6a:	bf00      	nop
 8007d6c:	40021000 	.word	0x40021000

08007d70 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8007d70:	b480      	push	{r7}
 8007d72:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8007d74:	4b05      	ldr	r3, [pc, #20]	; (8007d8c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	4a04      	ldr	r2, [pc, #16]	; (8007d8c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8007d7a:	f043 0304 	orr.w	r3, r3, #4
 8007d7e:	6013      	str	r3, [r2, #0]
}
 8007d80:	bf00      	nop
 8007d82:	46bd      	mov	sp, r7
 8007d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d88:	4770      	bx	lr
 8007d8a:	bf00      	nop
 8007d8c:	40021000 	.word	0x40021000

08007d90 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007d90:	b580      	push	{r7, lr}
 8007d92:	b084      	sub	sp, #16
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
 8007d98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007d9a:	2300      	movs	r3, #0
 8007d9c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007d9e:	4b72      	ldr	r3, [pc, #456]	; (8007f68 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007da0:	68db      	ldr	r3, [r3, #12]
 8007da2:	f003 0303 	and.w	r3, r3, #3
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d00e      	beq.n	8007dc8 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8007daa:	4b6f      	ldr	r3, [pc, #444]	; (8007f68 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007dac:	68db      	ldr	r3, [r3, #12]
 8007dae:	f003 0203 	and.w	r2, r3, #3
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	429a      	cmp	r2, r3
 8007db8:	d103      	bne.n	8007dc2 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
       ||
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d142      	bne.n	8007e48 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8007dc2:	2301      	movs	r3, #1
 8007dc4:	73fb      	strb	r3, [r7, #15]
 8007dc6:	e03f      	b.n	8007e48 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	2b03      	cmp	r3, #3
 8007dce:	d018      	beq.n	8007e02 <RCCEx_PLLSAI1_Config+0x72>
 8007dd0:	2b03      	cmp	r3, #3
 8007dd2:	d825      	bhi.n	8007e20 <RCCEx_PLLSAI1_Config+0x90>
 8007dd4:	2b01      	cmp	r3, #1
 8007dd6:	d002      	beq.n	8007dde <RCCEx_PLLSAI1_Config+0x4e>
 8007dd8:	2b02      	cmp	r3, #2
 8007dda:	d009      	beq.n	8007df0 <RCCEx_PLLSAI1_Config+0x60>
 8007ddc:	e020      	b.n	8007e20 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007dde:	4b62      	ldr	r3, [pc, #392]	; (8007f68 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	f003 0302 	and.w	r3, r3, #2
 8007de6:	2b00      	cmp	r3, #0
 8007de8:	d11d      	bne.n	8007e26 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8007dea:	2301      	movs	r3, #1
 8007dec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007dee:	e01a      	b.n	8007e26 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007df0:	4b5d      	ldr	r3, [pc, #372]	; (8007f68 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d116      	bne.n	8007e2a <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8007dfc:	2301      	movs	r3, #1
 8007dfe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007e00:	e013      	b.n	8007e2a <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007e02:	4b59      	ldr	r3, [pc, #356]	; (8007f68 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d10f      	bne.n	8007e2e <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007e0e:	4b56      	ldr	r3, [pc, #344]	; (8007f68 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d109      	bne.n	8007e2e <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8007e1a:	2301      	movs	r3, #1
 8007e1c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007e1e:	e006      	b.n	8007e2e <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8007e20:	2301      	movs	r3, #1
 8007e22:	73fb      	strb	r3, [r7, #15]
      break;
 8007e24:	e004      	b.n	8007e30 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8007e26:	bf00      	nop
 8007e28:	e002      	b.n	8007e30 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8007e2a:	bf00      	nop
 8007e2c:	e000      	b.n	8007e30 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8007e2e:	bf00      	nop
    }

    if(status == HAL_OK)
 8007e30:	7bfb      	ldrb	r3, [r7, #15]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d108      	bne.n	8007e48 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8007e36:	4b4c      	ldr	r3, [pc, #304]	; (8007f68 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007e38:	68db      	ldr	r3, [r3, #12]
 8007e3a:	f023 0203 	bic.w	r2, r3, #3
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	4949      	ldr	r1, [pc, #292]	; (8007f68 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007e44:	4313      	orrs	r3, r2
 8007e46:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8007e48:	7bfb      	ldrb	r3, [r7, #15]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	f040 8086 	bne.w	8007f5c <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007e50:	4b45      	ldr	r3, [pc, #276]	; (8007f68 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	4a44      	ldr	r2, [pc, #272]	; (8007f68 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007e56:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007e5a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007e5c:	f7fb fe30 	bl	8003ac0 <HAL_GetTick>
 8007e60:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007e62:	e009      	b.n	8007e78 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007e64:	f7fb fe2c 	bl	8003ac0 <HAL_GetTick>
 8007e68:	4602      	mov	r2, r0
 8007e6a:	68bb      	ldr	r3, [r7, #8]
 8007e6c:	1ad3      	subs	r3, r2, r3
 8007e6e:	2b02      	cmp	r3, #2
 8007e70:	d902      	bls.n	8007e78 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8007e72:	2303      	movs	r3, #3
 8007e74:	73fb      	strb	r3, [r7, #15]
        break;
 8007e76:	e005      	b.n	8007e84 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007e78:	4b3b      	ldr	r3, [pc, #236]	; (8007f68 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d1ef      	bne.n	8007e64 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8007e84:	7bfb      	ldrb	r3, [r7, #15]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d168      	bne.n	8007f5c <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007e8a:	683b      	ldr	r3, [r7, #0]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d113      	bne.n	8007eb8 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007e90:	4b35      	ldr	r3, [pc, #212]	; (8007f68 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007e92:	691a      	ldr	r2, [r3, #16]
 8007e94:	4b35      	ldr	r3, [pc, #212]	; (8007f6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8007e96:	4013      	ands	r3, r2
 8007e98:	687a      	ldr	r2, [r7, #4]
 8007e9a:	6892      	ldr	r2, [r2, #8]
 8007e9c:	0211      	lsls	r1, r2, #8
 8007e9e:	687a      	ldr	r2, [r7, #4]
 8007ea0:	68d2      	ldr	r2, [r2, #12]
 8007ea2:	06d2      	lsls	r2, r2, #27
 8007ea4:	4311      	orrs	r1, r2
 8007ea6:	687a      	ldr	r2, [r7, #4]
 8007ea8:	6852      	ldr	r2, [r2, #4]
 8007eaa:	3a01      	subs	r2, #1
 8007eac:	0112      	lsls	r2, r2, #4
 8007eae:	430a      	orrs	r2, r1
 8007eb0:	492d      	ldr	r1, [pc, #180]	; (8007f68 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007eb2:	4313      	orrs	r3, r2
 8007eb4:	610b      	str	r3, [r1, #16]
 8007eb6:	e02d      	b.n	8007f14 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007eb8:	683b      	ldr	r3, [r7, #0]
 8007eba:	2b01      	cmp	r3, #1
 8007ebc:	d115      	bne.n	8007eea <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007ebe:	4b2a      	ldr	r3, [pc, #168]	; (8007f68 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007ec0:	691a      	ldr	r2, [r3, #16]
 8007ec2:	4b2b      	ldr	r3, [pc, #172]	; (8007f70 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007ec4:	4013      	ands	r3, r2
 8007ec6:	687a      	ldr	r2, [r7, #4]
 8007ec8:	6892      	ldr	r2, [r2, #8]
 8007eca:	0211      	lsls	r1, r2, #8
 8007ecc:	687a      	ldr	r2, [r7, #4]
 8007ece:	6912      	ldr	r2, [r2, #16]
 8007ed0:	0852      	lsrs	r2, r2, #1
 8007ed2:	3a01      	subs	r2, #1
 8007ed4:	0552      	lsls	r2, r2, #21
 8007ed6:	4311      	orrs	r1, r2
 8007ed8:	687a      	ldr	r2, [r7, #4]
 8007eda:	6852      	ldr	r2, [r2, #4]
 8007edc:	3a01      	subs	r2, #1
 8007ede:	0112      	lsls	r2, r2, #4
 8007ee0:	430a      	orrs	r2, r1
 8007ee2:	4921      	ldr	r1, [pc, #132]	; (8007f68 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007ee4:	4313      	orrs	r3, r2
 8007ee6:	610b      	str	r3, [r1, #16]
 8007ee8:	e014      	b.n	8007f14 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007eea:	4b1f      	ldr	r3, [pc, #124]	; (8007f68 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007eec:	691a      	ldr	r2, [r3, #16]
 8007eee:	4b21      	ldr	r3, [pc, #132]	; (8007f74 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007ef0:	4013      	ands	r3, r2
 8007ef2:	687a      	ldr	r2, [r7, #4]
 8007ef4:	6892      	ldr	r2, [r2, #8]
 8007ef6:	0211      	lsls	r1, r2, #8
 8007ef8:	687a      	ldr	r2, [r7, #4]
 8007efa:	6952      	ldr	r2, [r2, #20]
 8007efc:	0852      	lsrs	r2, r2, #1
 8007efe:	3a01      	subs	r2, #1
 8007f00:	0652      	lsls	r2, r2, #25
 8007f02:	4311      	orrs	r1, r2
 8007f04:	687a      	ldr	r2, [r7, #4]
 8007f06:	6852      	ldr	r2, [r2, #4]
 8007f08:	3a01      	subs	r2, #1
 8007f0a:	0112      	lsls	r2, r2, #4
 8007f0c:	430a      	orrs	r2, r1
 8007f0e:	4916      	ldr	r1, [pc, #88]	; (8007f68 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007f10:	4313      	orrs	r3, r2
 8007f12:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007f14:	4b14      	ldr	r3, [pc, #80]	; (8007f68 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	4a13      	ldr	r2, [pc, #76]	; (8007f68 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007f1a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007f1e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007f20:	f7fb fdce 	bl	8003ac0 <HAL_GetTick>
 8007f24:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007f26:	e009      	b.n	8007f3c <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007f28:	f7fb fdca 	bl	8003ac0 <HAL_GetTick>
 8007f2c:	4602      	mov	r2, r0
 8007f2e:	68bb      	ldr	r3, [r7, #8]
 8007f30:	1ad3      	subs	r3, r2, r3
 8007f32:	2b02      	cmp	r3, #2
 8007f34:	d902      	bls.n	8007f3c <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8007f36:	2303      	movs	r3, #3
 8007f38:	73fb      	strb	r3, [r7, #15]
          break;
 8007f3a:	e005      	b.n	8007f48 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007f3c:	4b0a      	ldr	r3, [pc, #40]	; (8007f68 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d0ef      	beq.n	8007f28 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8007f48:	7bfb      	ldrb	r3, [r7, #15]
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d106      	bne.n	8007f5c <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007f4e:	4b06      	ldr	r3, [pc, #24]	; (8007f68 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007f50:	691a      	ldr	r2, [r3, #16]
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	699b      	ldr	r3, [r3, #24]
 8007f56:	4904      	ldr	r1, [pc, #16]	; (8007f68 <RCCEx_PLLSAI1_Config+0x1d8>)
 8007f58:	4313      	orrs	r3, r2
 8007f5a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007f5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f5e:	4618      	mov	r0, r3
 8007f60:	3710      	adds	r7, #16
 8007f62:	46bd      	mov	sp, r7
 8007f64:	bd80      	pop	{r7, pc}
 8007f66:	bf00      	nop
 8007f68:	40021000 	.word	0x40021000
 8007f6c:	07ff800f 	.word	0x07ff800f
 8007f70:	ff9f800f 	.word	0xff9f800f
 8007f74:	f9ff800f 	.word	0xf9ff800f

08007f78 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8007f78:	b580      	push	{r7, lr}
 8007f7a:	b084      	sub	sp, #16
 8007f7c:	af00      	add	r7, sp, #0
 8007f7e:	6078      	str	r0, [r7, #4]
 8007f80:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007f82:	2300      	movs	r3, #0
 8007f84:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007f86:	4b72      	ldr	r3, [pc, #456]	; (8008150 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007f88:	68db      	ldr	r3, [r3, #12]
 8007f8a:	f003 0303 	and.w	r3, r3, #3
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d00e      	beq.n	8007fb0 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8007f92:	4b6f      	ldr	r3, [pc, #444]	; (8008150 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007f94:	68db      	ldr	r3, [r3, #12]
 8007f96:	f003 0203 	and.w	r2, r3, #3
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	429a      	cmp	r2, r3
 8007fa0:	d103      	bne.n	8007faa <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
       ||
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d142      	bne.n	8008030 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8007faa:	2301      	movs	r3, #1
 8007fac:	73fb      	strb	r3, [r7, #15]
 8007fae:	e03f      	b.n	8008030 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	2b03      	cmp	r3, #3
 8007fb6:	d018      	beq.n	8007fea <RCCEx_PLLSAI2_Config+0x72>
 8007fb8:	2b03      	cmp	r3, #3
 8007fba:	d825      	bhi.n	8008008 <RCCEx_PLLSAI2_Config+0x90>
 8007fbc:	2b01      	cmp	r3, #1
 8007fbe:	d002      	beq.n	8007fc6 <RCCEx_PLLSAI2_Config+0x4e>
 8007fc0:	2b02      	cmp	r3, #2
 8007fc2:	d009      	beq.n	8007fd8 <RCCEx_PLLSAI2_Config+0x60>
 8007fc4:	e020      	b.n	8008008 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007fc6:	4b62      	ldr	r3, [pc, #392]	; (8008150 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	f003 0302 	and.w	r3, r3, #2
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d11d      	bne.n	800800e <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8007fd2:	2301      	movs	r3, #1
 8007fd4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007fd6:	e01a      	b.n	800800e <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007fd8:	4b5d      	ldr	r3, [pc, #372]	; (8008150 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d116      	bne.n	8008012 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8007fe4:	2301      	movs	r3, #1
 8007fe6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007fe8:	e013      	b.n	8008012 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007fea:	4b59      	ldr	r3, [pc, #356]	; (8008150 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d10f      	bne.n	8008016 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007ff6:	4b56      	ldr	r3, [pc, #344]	; (8008150 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d109      	bne.n	8008016 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8008002:	2301      	movs	r3, #1
 8008004:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008006:	e006      	b.n	8008016 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8008008:	2301      	movs	r3, #1
 800800a:	73fb      	strb	r3, [r7, #15]
      break;
 800800c:	e004      	b.n	8008018 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800800e:	bf00      	nop
 8008010:	e002      	b.n	8008018 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8008012:	bf00      	nop
 8008014:	e000      	b.n	8008018 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8008016:	bf00      	nop
    }

    if(status == HAL_OK)
 8008018:	7bfb      	ldrb	r3, [r7, #15]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d108      	bne.n	8008030 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800801e:	4b4c      	ldr	r3, [pc, #304]	; (8008150 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008020:	68db      	ldr	r3, [r3, #12]
 8008022:	f023 0203 	bic.w	r2, r3, #3
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	4949      	ldr	r1, [pc, #292]	; (8008150 <RCCEx_PLLSAI2_Config+0x1d8>)
 800802c:	4313      	orrs	r3, r2
 800802e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8008030:	7bfb      	ldrb	r3, [r7, #15]
 8008032:	2b00      	cmp	r3, #0
 8008034:	f040 8086 	bne.w	8008144 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8008038:	4b45      	ldr	r3, [pc, #276]	; (8008150 <RCCEx_PLLSAI2_Config+0x1d8>)
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	4a44      	ldr	r2, [pc, #272]	; (8008150 <RCCEx_PLLSAI2_Config+0x1d8>)
 800803e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008042:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008044:	f7fb fd3c 	bl	8003ac0 <HAL_GetTick>
 8008048:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800804a:	e009      	b.n	8008060 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800804c:	f7fb fd38 	bl	8003ac0 <HAL_GetTick>
 8008050:	4602      	mov	r2, r0
 8008052:	68bb      	ldr	r3, [r7, #8]
 8008054:	1ad3      	subs	r3, r2, r3
 8008056:	2b02      	cmp	r3, #2
 8008058:	d902      	bls.n	8008060 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800805a:	2303      	movs	r3, #3
 800805c:	73fb      	strb	r3, [r7, #15]
        break;
 800805e:	e005      	b.n	800806c <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008060:	4b3b      	ldr	r3, [pc, #236]	; (8008150 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008068:	2b00      	cmp	r3, #0
 800806a:	d1ef      	bne.n	800804c <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800806c:	7bfb      	ldrb	r3, [r7, #15]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d168      	bne.n	8008144 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008072:	683b      	ldr	r3, [r7, #0]
 8008074:	2b00      	cmp	r3, #0
 8008076:	d113      	bne.n	80080a0 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008078:	4b35      	ldr	r3, [pc, #212]	; (8008150 <RCCEx_PLLSAI2_Config+0x1d8>)
 800807a:	695a      	ldr	r2, [r3, #20]
 800807c:	4b35      	ldr	r3, [pc, #212]	; (8008154 <RCCEx_PLLSAI2_Config+0x1dc>)
 800807e:	4013      	ands	r3, r2
 8008080:	687a      	ldr	r2, [r7, #4]
 8008082:	6892      	ldr	r2, [r2, #8]
 8008084:	0211      	lsls	r1, r2, #8
 8008086:	687a      	ldr	r2, [r7, #4]
 8008088:	68d2      	ldr	r2, [r2, #12]
 800808a:	06d2      	lsls	r2, r2, #27
 800808c:	4311      	orrs	r1, r2
 800808e:	687a      	ldr	r2, [r7, #4]
 8008090:	6852      	ldr	r2, [r2, #4]
 8008092:	3a01      	subs	r2, #1
 8008094:	0112      	lsls	r2, r2, #4
 8008096:	430a      	orrs	r2, r1
 8008098:	492d      	ldr	r1, [pc, #180]	; (8008150 <RCCEx_PLLSAI2_Config+0x1d8>)
 800809a:	4313      	orrs	r3, r2
 800809c:	614b      	str	r3, [r1, #20]
 800809e:	e02d      	b.n	80080fc <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80080a0:	683b      	ldr	r3, [r7, #0]
 80080a2:	2b01      	cmp	r3, #1
 80080a4:	d115      	bne.n	80080d2 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80080a6:	4b2a      	ldr	r3, [pc, #168]	; (8008150 <RCCEx_PLLSAI2_Config+0x1d8>)
 80080a8:	695a      	ldr	r2, [r3, #20]
 80080aa:	4b2b      	ldr	r3, [pc, #172]	; (8008158 <RCCEx_PLLSAI2_Config+0x1e0>)
 80080ac:	4013      	ands	r3, r2
 80080ae:	687a      	ldr	r2, [r7, #4]
 80080b0:	6892      	ldr	r2, [r2, #8]
 80080b2:	0211      	lsls	r1, r2, #8
 80080b4:	687a      	ldr	r2, [r7, #4]
 80080b6:	6912      	ldr	r2, [r2, #16]
 80080b8:	0852      	lsrs	r2, r2, #1
 80080ba:	3a01      	subs	r2, #1
 80080bc:	0552      	lsls	r2, r2, #21
 80080be:	4311      	orrs	r1, r2
 80080c0:	687a      	ldr	r2, [r7, #4]
 80080c2:	6852      	ldr	r2, [r2, #4]
 80080c4:	3a01      	subs	r2, #1
 80080c6:	0112      	lsls	r2, r2, #4
 80080c8:	430a      	orrs	r2, r1
 80080ca:	4921      	ldr	r1, [pc, #132]	; (8008150 <RCCEx_PLLSAI2_Config+0x1d8>)
 80080cc:	4313      	orrs	r3, r2
 80080ce:	614b      	str	r3, [r1, #20]
 80080d0:	e014      	b.n	80080fc <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80080d2:	4b1f      	ldr	r3, [pc, #124]	; (8008150 <RCCEx_PLLSAI2_Config+0x1d8>)
 80080d4:	695a      	ldr	r2, [r3, #20]
 80080d6:	4b21      	ldr	r3, [pc, #132]	; (800815c <RCCEx_PLLSAI2_Config+0x1e4>)
 80080d8:	4013      	ands	r3, r2
 80080da:	687a      	ldr	r2, [r7, #4]
 80080dc:	6892      	ldr	r2, [r2, #8]
 80080de:	0211      	lsls	r1, r2, #8
 80080e0:	687a      	ldr	r2, [r7, #4]
 80080e2:	6952      	ldr	r2, [r2, #20]
 80080e4:	0852      	lsrs	r2, r2, #1
 80080e6:	3a01      	subs	r2, #1
 80080e8:	0652      	lsls	r2, r2, #25
 80080ea:	4311      	orrs	r1, r2
 80080ec:	687a      	ldr	r2, [r7, #4]
 80080ee:	6852      	ldr	r2, [r2, #4]
 80080f0:	3a01      	subs	r2, #1
 80080f2:	0112      	lsls	r2, r2, #4
 80080f4:	430a      	orrs	r2, r1
 80080f6:	4916      	ldr	r1, [pc, #88]	; (8008150 <RCCEx_PLLSAI2_Config+0x1d8>)
 80080f8:	4313      	orrs	r3, r2
 80080fa:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80080fc:	4b14      	ldr	r3, [pc, #80]	; (8008150 <RCCEx_PLLSAI2_Config+0x1d8>)
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	4a13      	ldr	r2, [pc, #76]	; (8008150 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008102:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008106:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008108:	f7fb fcda 	bl	8003ac0 <HAL_GetTick>
 800810c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800810e:	e009      	b.n	8008124 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008110:	f7fb fcd6 	bl	8003ac0 <HAL_GetTick>
 8008114:	4602      	mov	r2, r0
 8008116:	68bb      	ldr	r3, [r7, #8]
 8008118:	1ad3      	subs	r3, r2, r3
 800811a:	2b02      	cmp	r3, #2
 800811c:	d902      	bls.n	8008124 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800811e:	2303      	movs	r3, #3
 8008120:	73fb      	strb	r3, [r7, #15]
          break;
 8008122:	e005      	b.n	8008130 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8008124:	4b0a      	ldr	r3, [pc, #40]	; (8008150 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800812c:	2b00      	cmp	r3, #0
 800812e:	d0ef      	beq.n	8008110 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8008130:	7bfb      	ldrb	r3, [r7, #15]
 8008132:	2b00      	cmp	r3, #0
 8008134:	d106      	bne.n	8008144 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8008136:	4b06      	ldr	r3, [pc, #24]	; (8008150 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008138:	695a      	ldr	r2, [r3, #20]
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	699b      	ldr	r3, [r3, #24]
 800813e:	4904      	ldr	r1, [pc, #16]	; (8008150 <RCCEx_PLLSAI2_Config+0x1d8>)
 8008140:	4313      	orrs	r3, r2
 8008142:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8008144:	7bfb      	ldrb	r3, [r7, #15]
}
 8008146:	4618      	mov	r0, r3
 8008148:	3710      	adds	r7, #16
 800814a:	46bd      	mov	sp, r7
 800814c:	bd80      	pop	{r7, pc}
 800814e:	bf00      	nop
 8008150:	40021000 	.word	0x40021000
 8008154:	07ff800f 	.word	0x07ff800f
 8008158:	ff9f800f 	.word	0xff9f800f
 800815c:	f9ff800f 	.word	0xf9ff800f

08008160 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008160:	b580      	push	{r7, lr}
 8008162:	b084      	sub	sp, #16
 8008164:	af00      	add	r7, sp, #0
 8008166:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d101      	bne.n	8008172 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800816e:	2301      	movs	r3, #1
 8008170:	e095      	b.n	800829e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008176:	2b00      	cmp	r3, #0
 8008178:	d108      	bne.n	800818c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	685b      	ldr	r3, [r3, #4]
 800817e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008182:	d009      	beq.n	8008198 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	2200      	movs	r2, #0
 8008188:	61da      	str	r2, [r3, #28]
 800818a:	e005      	b.n	8008198 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	2200      	movs	r2, #0
 8008190:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	2200      	movs	r2, #0
 8008196:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2200      	movs	r2, #0
 800819c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80081a4:	b2db      	uxtb	r3, r3
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d106      	bne.n	80081b8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	2200      	movs	r2, #0
 80081ae:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80081b2:	6878      	ldr	r0, [r7, #4]
 80081b4:	f7fb f96c 	bl	8003490 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	2202      	movs	r2, #2
 80081bc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	681a      	ldr	r2, [r3, #0]
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80081ce:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	68db      	ldr	r3, [r3, #12]
 80081d4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80081d8:	d902      	bls.n	80081e0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80081da:	2300      	movs	r3, #0
 80081dc:	60fb      	str	r3, [r7, #12]
 80081de:	e002      	b.n	80081e6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80081e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80081e4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	68db      	ldr	r3, [r3, #12]
 80081ea:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80081ee:	d007      	beq.n	8008200 <HAL_SPI_Init+0xa0>
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	68db      	ldr	r3, [r3, #12]
 80081f4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80081f8:	d002      	beq.n	8008200 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	2200      	movs	r2, #0
 80081fe:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	685b      	ldr	r3, [r3, #4]
 8008204:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	689b      	ldr	r3, [r3, #8]
 800820c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8008210:	431a      	orrs	r2, r3
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	691b      	ldr	r3, [r3, #16]
 8008216:	f003 0302 	and.w	r3, r3, #2
 800821a:	431a      	orrs	r2, r3
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	695b      	ldr	r3, [r3, #20]
 8008220:	f003 0301 	and.w	r3, r3, #1
 8008224:	431a      	orrs	r2, r3
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	699b      	ldr	r3, [r3, #24]
 800822a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800822e:	431a      	orrs	r2, r3
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	69db      	ldr	r3, [r3, #28]
 8008234:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008238:	431a      	orrs	r2, r3
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	6a1b      	ldr	r3, [r3, #32]
 800823e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008242:	ea42 0103 	orr.w	r1, r2, r3
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800824a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	430a      	orrs	r2, r1
 8008254:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	699b      	ldr	r3, [r3, #24]
 800825a:	0c1b      	lsrs	r3, r3, #16
 800825c:	f003 0204 	and.w	r2, r3, #4
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008264:	f003 0310 	and.w	r3, r3, #16
 8008268:	431a      	orrs	r2, r3
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800826e:	f003 0308 	and.w	r3, r3, #8
 8008272:	431a      	orrs	r2, r3
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	68db      	ldr	r3, [r3, #12]
 8008278:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800827c:	ea42 0103 	orr.w	r1, r2, r3
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	430a      	orrs	r2, r1
 800828c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2200      	movs	r2, #0
 8008292:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2201      	movs	r2, #1
 8008298:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800829c:	2300      	movs	r3, #0
}
 800829e:	4618      	mov	r0, r3
 80082a0:	3710      	adds	r7, #16
 80082a2:	46bd      	mov	sp, r7
 80082a4:	bd80      	pop	{r7, pc}

080082a6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80082a6:	b580      	push	{r7, lr}
 80082a8:	b082      	sub	sp, #8
 80082aa:	af00      	add	r7, sp, #0
 80082ac:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d101      	bne.n	80082b8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80082b4:	2301      	movs	r3, #1
 80082b6:	e049      	b.n	800834c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80082be:	b2db      	uxtb	r3, r3
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d106      	bne.n	80082d2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	2200      	movs	r2, #0
 80082c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80082cc:	6878      	ldr	r0, [r7, #4]
 80082ce:	f000 f841 	bl	8008354 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	2202      	movs	r2, #2
 80082d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681a      	ldr	r2, [r3, #0]
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	3304      	adds	r3, #4
 80082e2:	4619      	mov	r1, r3
 80082e4:	4610      	mov	r0, r2
 80082e6:	f000 f9d9 	bl	800869c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	2201      	movs	r2, #1
 80082ee:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	2201      	movs	r2, #1
 80082f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	2201      	movs	r2, #1
 80082fe:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	2201      	movs	r2, #1
 8008306:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	2201      	movs	r2, #1
 800830e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	2201      	movs	r2, #1
 8008316:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	2201      	movs	r2, #1
 800831e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	2201      	movs	r2, #1
 8008326:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	2201      	movs	r2, #1
 800832e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2201      	movs	r2, #1
 8008336:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	2201      	movs	r2, #1
 800833e:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	2201      	movs	r2, #1
 8008346:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800834a:	2300      	movs	r3, #0
}
 800834c:	4618      	mov	r0, r3
 800834e:	3708      	adds	r7, #8
 8008350:	46bd      	mov	sp, r7
 8008352:	bd80      	pop	{r7, pc}

08008354 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8008354:	b480      	push	{r7}
 8008356:	b083      	sub	sp, #12
 8008358:	af00      	add	r7, sp, #0
 800835a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800835c:	bf00      	nop
 800835e:	370c      	adds	r7, #12
 8008360:	46bd      	mov	sp, r7
 8008362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008366:	4770      	bx	lr

08008368 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008368:	b480      	push	{r7}
 800836a:	b085      	sub	sp, #20
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008376:	b2db      	uxtb	r3, r3
 8008378:	2b01      	cmp	r3, #1
 800837a:	d001      	beq.n	8008380 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800837c:	2301      	movs	r3, #1
 800837e:	e04f      	b.n	8008420 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2202      	movs	r2, #2
 8008384:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	68da      	ldr	r2, [r3, #12]
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	f042 0201 	orr.w	r2, r2, #1
 8008396:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	4a23      	ldr	r2, [pc, #140]	; (800842c <HAL_TIM_Base_Start_IT+0xc4>)
 800839e:	4293      	cmp	r3, r2
 80083a0:	d01d      	beq.n	80083de <HAL_TIM_Base_Start_IT+0x76>
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80083aa:	d018      	beq.n	80083de <HAL_TIM_Base_Start_IT+0x76>
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	4a1f      	ldr	r2, [pc, #124]	; (8008430 <HAL_TIM_Base_Start_IT+0xc8>)
 80083b2:	4293      	cmp	r3, r2
 80083b4:	d013      	beq.n	80083de <HAL_TIM_Base_Start_IT+0x76>
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	4a1e      	ldr	r2, [pc, #120]	; (8008434 <HAL_TIM_Base_Start_IT+0xcc>)
 80083bc:	4293      	cmp	r3, r2
 80083be:	d00e      	beq.n	80083de <HAL_TIM_Base_Start_IT+0x76>
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	4a1c      	ldr	r2, [pc, #112]	; (8008438 <HAL_TIM_Base_Start_IT+0xd0>)
 80083c6:	4293      	cmp	r3, r2
 80083c8:	d009      	beq.n	80083de <HAL_TIM_Base_Start_IT+0x76>
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	4a1b      	ldr	r2, [pc, #108]	; (800843c <HAL_TIM_Base_Start_IT+0xd4>)
 80083d0:	4293      	cmp	r3, r2
 80083d2:	d004      	beq.n	80083de <HAL_TIM_Base_Start_IT+0x76>
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	4a19      	ldr	r2, [pc, #100]	; (8008440 <HAL_TIM_Base_Start_IT+0xd8>)
 80083da:	4293      	cmp	r3, r2
 80083dc:	d115      	bne.n	800840a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	689a      	ldr	r2, [r3, #8]
 80083e4:	4b17      	ldr	r3, [pc, #92]	; (8008444 <HAL_TIM_Base_Start_IT+0xdc>)
 80083e6:	4013      	ands	r3, r2
 80083e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	2b06      	cmp	r3, #6
 80083ee:	d015      	beq.n	800841c <HAL_TIM_Base_Start_IT+0xb4>
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80083f6:	d011      	beq.n	800841c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	681a      	ldr	r2, [r3, #0]
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	f042 0201 	orr.w	r2, r2, #1
 8008406:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008408:	e008      	b.n	800841c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	681a      	ldr	r2, [r3, #0]
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	f042 0201 	orr.w	r2, r2, #1
 8008418:	601a      	str	r2, [r3, #0]
 800841a:	e000      	b.n	800841e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800841c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800841e:	2300      	movs	r3, #0
}
 8008420:	4618      	mov	r0, r3
 8008422:	3714      	adds	r7, #20
 8008424:	46bd      	mov	sp, r7
 8008426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842a:	4770      	bx	lr
 800842c:	40012c00 	.word	0x40012c00
 8008430:	40000400 	.word	0x40000400
 8008434:	40000800 	.word	0x40000800
 8008438:	40000c00 	.word	0x40000c00
 800843c:	40013400 	.word	0x40013400
 8008440:	40014000 	.word	0x40014000
 8008444:	00010007 	.word	0x00010007

08008448 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008448:	b580      	push	{r7, lr}
 800844a:	b084      	sub	sp, #16
 800844c:	af00      	add	r7, sp, #0
 800844e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	68db      	ldr	r3, [r3, #12]
 8008456:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	691b      	ldr	r3, [r3, #16]
 800845e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008460:	68bb      	ldr	r3, [r7, #8]
 8008462:	f003 0302 	and.w	r3, r3, #2
 8008466:	2b00      	cmp	r3, #0
 8008468:	d020      	beq.n	80084ac <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	f003 0302 	and.w	r3, r3, #2
 8008470:	2b00      	cmp	r3, #0
 8008472:	d01b      	beq.n	80084ac <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	f06f 0202 	mvn.w	r2, #2
 800847c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	2201      	movs	r2, #1
 8008482:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	699b      	ldr	r3, [r3, #24]
 800848a:	f003 0303 	and.w	r3, r3, #3
 800848e:	2b00      	cmp	r3, #0
 8008490:	d003      	beq.n	800849a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008492:	6878      	ldr	r0, [r7, #4]
 8008494:	f000 f8e4 	bl	8008660 <HAL_TIM_IC_CaptureCallback>
 8008498:	e005      	b.n	80084a6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800849a:	6878      	ldr	r0, [r7, #4]
 800849c:	f000 f8d6 	bl	800864c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80084a0:	6878      	ldr	r0, [r7, #4]
 80084a2:	f000 f8e7 	bl	8008674 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	2200      	movs	r2, #0
 80084aa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80084ac:	68bb      	ldr	r3, [r7, #8]
 80084ae:	f003 0304 	and.w	r3, r3, #4
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d020      	beq.n	80084f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	f003 0304 	and.w	r3, r3, #4
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d01b      	beq.n	80084f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	f06f 0204 	mvn.w	r2, #4
 80084c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	2202      	movs	r2, #2
 80084ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	699b      	ldr	r3, [r3, #24]
 80084d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d003      	beq.n	80084e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80084de:	6878      	ldr	r0, [r7, #4]
 80084e0:	f000 f8be 	bl	8008660 <HAL_TIM_IC_CaptureCallback>
 80084e4:	e005      	b.n	80084f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80084e6:	6878      	ldr	r0, [r7, #4]
 80084e8:	f000 f8b0 	bl	800864c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80084ec:	6878      	ldr	r0, [r7, #4]
 80084ee:	f000 f8c1 	bl	8008674 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	2200      	movs	r2, #0
 80084f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80084f8:	68bb      	ldr	r3, [r7, #8]
 80084fa:	f003 0308 	and.w	r3, r3, #8
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d020      	beq.n	8008544 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	f003 0308 	and.w	r3, r3, #8
 8008508:	2b00      	cmp	r3, #0
 800850a:	d01b      	beq.n	8008544 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	f06f 0208 	mvn.w	r2, #8
 8008514:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	2204      	movs	r2, #4
 800851a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	69db      	ldr	r3, [r3, #28]
 8008522:	f003 0303 	and.w	r3, r3, #3
 8008526:	2b00      	cmp	r3, #0
 8008528:	d003      	beq.n	8008532 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800852a:	6878      	ldr	r0, [r7, #4]
 800852c:	f000 f898 	bl	8008660 <HAL_TIM_IC_CaptureCallback>
 8008530:	e005      	b.n	800853e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008532:	6878      	ldr	r0, [r7, #4]
 8008534:	f000 f88a 	bl	800864c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008538:	6878      	ldr	r0, [r7, #4]
 800853a:	f000 f89b 	bl	8008674 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	2200      	movs	r2, #0
 8008542:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008544:	68bb      	ldr	r3, [r7, #8]
 8008546:	f003 0310 	and.w	r3, r3, #16
 800854a:	2b00      	cmp	r3, #0
 800854c:	d020      	beq.n	8008590 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	f003 0310 	and.w	r3, r3, #16
 8008554:	2b00      	cmp	r3, #0
 8008556:	d01b      	beq.n	8008590 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	f06f 0210 	mvn.w	r2, #16
 8008560:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	2208      	movs	r2, #8
 8008566:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	69db      	ldr	r3, [r3, #28]
 800856e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008572:	2b00      	cmp	r3, #0
 8008574:	d003      	beq.n	800857e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008576:	6878      	ldr	r0, [r7, #4]
 8008578:	f000 f872 	bl	8008660 <HAL_TIM_IC_CaptureCallback>
 800857c:	e005      	b.n	800858a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800857e:	6878      	ldr	r0, [r7, #4]
 8008580:	f000 f864 	bl	800864c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008584:	6878      	ldr	r0, [r7, #4]
 8008586:	f000 f875 	bl	8008674 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	2200      	movs	r2, #0
 800858e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008590:	68bb      	ldr	r3, [r7, #8]
 8008592:	f003 0301 	and.w	r3, r3, #1
 8008596:	2b00      	cmp	r3, #0
 8008598:	d00c      	beq.n	80085b4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	f003 0301 	and.w	r3, r3, #1
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d007      	beq.n	80085b4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	f06f 0201 	mvn.w	r2, #1
 80085ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80085ae:	6878      	ldr	r0, [r7, #4]
 80085b0:	f7fa fd80 	bl	80030b4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80085b4:	68bb      	ldr	r3, [r7, #8]
 80085b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d00c      	beq.n	80085d8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d007      	beq.n	80085d8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80085d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80085d2:	6878      	ldr	r0, [r7, #4]
 80085d4:	f000 f906 	bl	80087e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80085d8:	68bb      	ldr	r3, [r7, #8]
 80085da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d00c      	beq.n	80085fc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d007      	beq.n	80085fc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80085f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80085f6:	6878      	ldr	r0, [r7, #4]
 80085f8:	f000 f8fe 	bl	80087f8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80085fc:	68bb      	ldr	r3, [r7, #8]
 80085fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008602:	2b00      	cmp	r3, #0
 8008604:	d00c      	beq.n	8008620 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800860c:	2b00      	cmp	r3, #0
 800860e:	d007      	beq.n	8008620 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008618:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800861a:	6878      	ldr	r0, [r7, #4]
 800861c:	f000 f834 	bl	8008688 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008620:	68bb      	ldr	r3, [r7, #8]
 8008622:	f003 0320 	and.w	r3, r3, #32
 8008626:	2b00      	cmp	r3, #0
 8008628:	d00c      	beq.n	8008644 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	f003 0320 	and.w	r3, r3, #32
 8008630:	2b00      	cmp	r3, #0
 8008632:	d007      	beq.n	8008644 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	f06f 0220 	mvn.w	r2, #32
 800863c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800863e:	6878      	ldr	r0, [r7, #4]
 8008640:	f000 f8c6 	bl	80087d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008644:	bf00      	nop
 8008646:	3710      	adds	r7, #16
 8008648:	46bd      	mov	sp, r7
 800864a:	bd80      	pop	{r7, pc}

0800864c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800864c:	b480      	push	{r7}
 800864e:	b083      	sub	sp, #12
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008654:	bf00      	nop
 8008656:	370c      	adds	r7, #12
 8008658:	46bd      	mov	sp, r7
 800865a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865e:	4770      	bx	lr

08008660 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008660:	b480      	push	{r7}
 8008662:	b083      	sub	sp, #12
 8008664:	af00      	add	r7, sp, #0
 8008666:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008668:	bf00      	nop
 800866a:	370c      	adds	r7, #12
 800866c:	46bd      	mov	sp, r7
 800866e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008672:	4770      	bx	lr

08008674 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008674:	b480      	push	{r7}
 8008676:	b083      	sub	sp, #12
 8008678:	af00      	add	r7, sp, #0
 800867a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800867c:	bf00      	nop
 800867e:	370c      	adds	r7, #12
 8008680:	46bd      	mov	sp, r7
 8008682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008686:	4770      	bx	lr

08008688 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008688:	b480      	push	{r7}
 800868a:	b083      	sub	sp, #12
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008690:	bf00      	nop
 8008692:	370c      	adds	r7, #12
 8008694:	46bd      	mov	sp, r7
 8008696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869a:	4770      	bx	lr

0800869c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800869c:	b480      	push	{r7}
 800869e:	b085      	sub	sp, #20
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]
 80086a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	4a40      	ldr	r2, [pc, #256]	; (80087b0 <TIM_Base_SetConfig+0x114>)
 80086b0:	4293      	cmp	r3, r2
 80086b2:	d013      	beq.n	80086dc <TIM_Base_SetConfig+0x40>
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80086ba:	d00f      	beq.n	80086dc <TIM_Base_SetConfig+0x40>
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	4a3d      	ldr	r2, [pc, #244]	; (80087b4 <TIM_Base_SetConfig+0x118>)
 80086c0:	4293      	cmp	r3, r2
 80086c2:	d00b      	beq.n	80086dc <TIM_Base_SetConfig+0x40>
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	4a3c      	ldr	r2, [pc, #240]	; (80087b8 <TIM_Base_SetConfig+0x11c>)
 80086c8:	4293      	cmp	r3, r2
 80086ca:	d007      	beq.n	80086dc <TIM_Base_SetConfig+0x40>
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	4a3b      	ldr	r2, [pc, #236]	; (80087bc <TIM_Base_SetConfig+0x120>)
 80086d0:	4293      	cmp	r3, r2
 80086d2:	d003      	beq.n	80086dc <TIM_Base_SetConfig+0x40>
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	4a3a      	ldr	r2, [pc, #232]	; (80087c0 <TIM_Base_SetConfig+0x124>)
 80086d8:	4293      	cmp	r3, r2
 80086da:	d108      	bne.n	80086ee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80086e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80086e4:	683b      	ldr	r3, [r7, #0]
 80086e6:	685b      	ldr	r3, [r3, #4]
 80086e8:	68fa      	ldr	r2, [r7, #12]
 80086ea:	4313      	orrs	r3, r2
 80086ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	4a2f      	ldr	r2, [pc, #188]	; (80087b0 <TIM_Base_SetConfig+0x114>)
 80086f2:	4293      	cmp	r3, r2
 80086f4:	d01f      	beq.n	8008736 <TIM_Base_SetConfig+0x9a>
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80086fc:	d01b      	beq.n	8008736 <TIM_Base_SetConfig+0x9a>
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	4a2c      	ldr	r2, [pc, #176]	; (80087b4 <TIM_Base_SetConfig+0x118>)
 8008702:	4293      	cmp	r3, r2
 8008704:	d017      	beq.n	8008736 <TIM_Base_SetConfig+0x9a>
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	4a2b      	ldr	r2, [pc, #172]	; (80087b8 <TIM_Base_SetConfig+0x11c>)
 800870a:	4293      	cmp	r3, r2
 800870c:	d013      	beq.n	8008736 <TIM_Base_SetConfig+0x9a>
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	4a2a      	ldr	r2, [pc, #168]	; (80087bc <TIM_Base_SetConfig+0x120>)
 8008712:	4293      	cmp	r3, r2
 8008714:	d00f      	beq.n	8008736 <TIM_Base_SetConfig+0x9a>
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	4a29      	ldr	r2, [pc, #164]	; (80087c0 <TIM_Base_SetConfig+0x124>)
 800871a:	4293      	cmp	r3, r2
 800871c:	d00b      	beq.n	8008736 <TIM_Base_SetConfig+0x9a>
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	4a28      	ldr	r2, [pc, #160]	; (80087c4 <TIM_Base_SetConfig+0x128>)
 8008722:	4293      	cmp	r3, r2
 8008724:	d007      	beq.n	8008736 <TIM_Base_SetConfig+0x9a>
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	4a27      	ldr	r2, [pc, #156]	; (80087c8 <TIM_Base_SetConfig+0x12c>)
 800872a:	4293      	cmp	r3, r2
 800872c:	d003      	beq.n	8008736 <TIM_Base_SetConfig+0x9a>
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	4a26      	ldr	r2, [pc, #152]	; (80087cc <TIM_Base_SetConfig+0x130>)
 8008732:	4293      	cmp	r3, r2
 8008734:	d108      	bne.n	8008748 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800873c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800873e:	683b      	ldr	r3, [r7, #0]
 8008740:	68db      	ldr	r3, [r3, #12]
 8008742:	68fa      	ldr	r2, [r7, #12]
 8008744:	4313      	orrs	r3, r2
 8008746:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800874e:	683b      	ldr	r3, [r7, #0]
 8008750:	695b      	ldr	r3, [r3, #20]
 8008752:	4313      	orrs	r3, r2
 8008754:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	68fa      	ldr	r2, [r7, #12]
 800875a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800875c:	683b      	ldr	r3, [r7, #0]
 800875e:	689a      	ldr	r2, [r3, #8]
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008764:	683b      	ldr	r3, [r7, #0]
 8008766:	681a      	ldr	r2, [r3, #0]
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	4a10      	ldr	r2, [pc, #64]	; (80087b0 <TIM_Base_SetConfig+0x114>)
 8008770:	4293      	cmp	r3, r2
 8008772:	d00f      	beq.n	8008794 <TIM_Base_SetConfig+0xf8>
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	4a12      	ldr	r2, [pc, #72]	; (80087c0 <TIM_Base_SetConfig+0x124>)
 8008778:	4293      	cmp	r3, r2
 800877a:	d00b      	beq.n	8008794 <TIM_Base_SetConfig+0xf8>
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	4a11      	ldr	r2, [pc, #68]	; (80087c4 <TIM_Base_SetConfig+0x128>)
 8008780:	4293      	cmp	r3, r2
 8008782:	d007      	beq.n	8008794 <TIM_Base_SetConfig+0xf8>
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	4a10      	ldr	r2, [pc, #64]	; (80087c8 <TIM_Base_SetConfig+0x12c>)
 8008788:	4293      	cmp	r3, r2
 800878a:	d003      	beq.n	8008794 <TIM_Base_SetConfig+0xf8>
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	4a0f      	ldr	r2, [pc, #60]	; (80087cc <TIM_Base_SetConfig+0x130>)
 8008790:	4293      	cmp	r3, r2
 8008792:	d103      	bne.n	800879c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	691a      	ldr	r2, [r3, #16]
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	2201      	movs	r2, #1
 80087a0:	615a      	str	r2, [r3, #20]
}
 80087a2:	bf00      	nop
 80087a4:	3714      	adds	r7, #20
 80087a6:	46bd      	mov	sp, r7
 80087a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ac:	4770      	bx	lr
 80087ae:	bf00      	nop
 80087b0:	40012c00 	.word	0x40012c00
 80087b4:	40000400 	.word	0x40000400
 80087b8:	40000800 	.word	0x40000800
 80087bc:	40000c00 	.word	0x40000c00
 80087c0:	40013400 	.word	0x40013400
 80087c4:	40014000 	.word	0x40014000
 80087c8:	40014400 	.word	0x40014400
 80087cc:	40014800 	.word	0x40014800

080087d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80087d0:	b480      	push	{r7}
 80087d2:	b083      	sub	sp, #12
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80087d8:	bf00      	nop
 80087da:	370c      	adds	r7, #12
 80087dc:	46bd      	mov	sp, r7
 80087de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e2:	4770      	bx	lr

080087e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80087e4:	b480      	push	{r7}
 80087e6:	b083      	sub	sp, #12
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80087ec:	bf00      	nop
 80087ee:	370c      	adds	r7, #12
 80087f0:	46bd      	mov	sp, r7
 80087f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f6:	4770      	bx	lr

080087f8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80087f8:	b480      	push	{r7}
 80087fa:	b083      	sub	sp, #12
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008800:	bf00      	nop
 8008802:	370c      	adds	r7, #12
 8008804:	46bd      	mov	sp, r7
 8008806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880a:	4770      	bx	lr

0800880c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800880c:	b580      	push	{r7, lr}
 800880e:	b082      	sub	sp, #8
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2b00      	cmp	r3, #0
 8008818:	d101      	bne.n	800881e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800881a:	2301      	movs	r3, #1
 800881c:	e042      	b.n	80088a4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008824:	2b00      	cmp	r3, #0
 8008826:	d106      	bne.n	8008836 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	2200      	movs	r2, #0
 800882c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008830:	6878      	ldr	r0, [r7, #4]
 8008832:	f7fa fea3 	bl	800357c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	2224      	movs	r2, #36	; 0x24
 800883a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	681a      	ldr	r2, [r3, #0]
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	f022 0201 	bic.w	r2, r2, #1
 800884c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008852:	2b00      	cmp	r3, #0
 8008854:	d002      	beq.n	800885c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008856:	6878      	ldr	r0, [r7, #4]
 8008858:	f000 fef8 	bl	800964c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800885c:	6878      	ldr	r0, [r7, #4]
 800885e:	f000 fbf9 	bl	8009054 <UART_SetConfig>
 8008862:	4603      	mov	r3, r0
 8008864:	2b01      	cmp	r3, #1
 8008866:	d101      	bne.n	800886c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008868:	2301      	movs	r3, #1
 800886a:	e01b      	b.n	80088a4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	685a      	ldr	r2, [r3, #4]
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800887a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	689a      	ldr	r2, [r3, #8]
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800888a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	681a      	ldr	r2, [r3, #0]
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	f042 0201 	orr.w	r2, r2, #1
 800889a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800889c:	6878      	ldr	r0, [r7, #4]
 800889e:	f000 ff77 	bl	8009790 <UART_CheckIdleState>
 80088a2:	4603      	mov	r3, r0
}
 80088a4:	4618      	mov	r0, r3
 80088a6:	3708      	adds	r7, #8
 80088a8:	46bd      	mov	sp, r7
 80088aa:	bd80      	pop	{r7, pc}

080088ac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80088ac:	b580      	push	{r7, lr}
 80088ae:	b08a      	sub	sp, #40	; 0x28
 80088b0:	af02      	add	r7, sp, #8
 80088b2:	60f8      	str	r0, [r7, #12]
 80088b4:	60b9      	str	r1, [r7, #8]
 80088b6:	603b      	str	r3, [r7, #0]
 80088b8:	4613      	mov	r3, r2
 80088ba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80088c2:	2b20      	cmp	r3, #32
 80088c4:	d17c      	bne.n	80089c0 <HAL_UART_Transmit+0x114>
  {
    if ((pData == NULL) || (Size == 0U))
 80088c6:	68bb      	ldr	r3, [r7, #8]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d002      	beq.n	80088d2 <HAL_UART_Transmit+0x26>
 80088cc:	88fb      	ldrh	r3, [r7, #6]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d101      	bne.n	80088d6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80088d2:	2301      	movs	r3, #1
 80088d4:	e075      	b.n	80089c2 <HAL_UART_Transmit+0x116>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	2200      	movs	r2, #0
 80088da:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	2221      	movs	r2, #33	; 0x21
 80088e2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80088e6:	f7fb f8eb 	bl	8003ac0 <HAL_GetTick>
 80088ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	88fa      	ldrh	r2, [r7, #6]
 80088f0:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	88fa      	ldrh	r2, [r7, #6]
 80088f8:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	689b      	ldr	r3, [r3, #8]
 8008900:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008904:	d108      	bne.n	8008918 <HAL_UART_Transmit+0x6c>
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	691b      	ldr	r3, [r3, #16]
 800890a:	2b00      	cmp	r3, #0
 800890c:	d104      	bne.n	8008918 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800890e:	2300      	movs	r3, #0
 8008910:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008912:	68bb      	ldr	r3, [r7, #8]
 8008914:	61bb      	str	r3, [r7, #24]
 8008916:	e003      	b.n	8008920 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008918:	68bb      	ldr	r3, [r7, #8]
 800891a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800891c:	2300      	movs	r3, #0
 800891e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008920:	e031      	b.n	8008986 <HAL_UART_Transmit+0xda>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008922:	683b      	ldr	r3, [r7, #0]
 8008924:	9300      	str	r3, [sp, #0]
 8008926:	697b      	ldr	r3, [r7, #20]
 8008928:	2200      	movs	r2, #0
 800892a:	2180      	movs	r1, #128	; 0x80
 800892c:	68f8      	ldr	r0, [r7, #12]
 800892e:	f000 ffd9 	bl	80098e4 <UART_WaitOnFlagUntilTimeout>
 8008932:	4603      	mov	r3, r0
 8008934:	2b00      	cmp	r3, #0
 8008936:	d005      	beq.n	8008944 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	2220      	movs	r2, #32
 800893c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 8008940:	2303      	movs	r3, #3
 8008942:	e03e      	b.n	80089c2 <HAL_UART_Transmit+0x116>
      }
      if (pdata8bits == NULL)
 8008944:	69fb      	ldr	r3, [r7, #28]
 8008946:	2b00      	cmp	r3, #0
 8008948:	d10b      	bne.n	8008962 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800894a:	69bb      	ldr	r3, [r7, #24]
 800894c:	881a      	ldrh	r2, [r3, #0]
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008956:	b292      	uxth	r2, r2
 8008958:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800895a:	69bb      	ldr	r3, [r7, #24]
 800895c:	3302      	adds	r3, #2
 800895e:	61bb      	str	r3, [r7, #24]
 8008960:	e008      	b.n	8008974 <HAL_UART_Transmit+0xc8>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008962:	69fb      	ldr	r3, [r7, #28]
 8008964:	781a      	ldrb	r2, [r3, #0]
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	b292      	uxth	r2, r2
 800896c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800896e:	69fb      	ldr	r3, [r7, #28]
 8008970:	3301      	adds	r3, #1
 8008972:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800897a:	b29b      	uxth	r3, r3
 800897c:	3b01      	subs	r3, #1
 800897e:	b29a      	uxth	r2, r3
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800898c:	b29b      	uxth	r3, r3
 800898e:	2b00      	cmp	r3, #0
 8008990:	d1c7      	bne.n	8008922 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008992:	683b      	ldr	r3, [r7, #0]
 8008994:	9300      	str	r3, [sp, #0]
 8008996:	697b      	ldr	r3, [r7, #20]
 8008998:	2200      	movs	r2, #0
 800899a:	2140      	movs	r1, #64	; 0x40
 800899c:	68f8      	ldr	r0, [r7, #12]
 800899e:	f000 ffa1 	bl	80098e4 <UART_WaitOnFlagUntilTimeout>
 80089a2:	4603      	mov	r3, r0
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d005      	beq.n	80089b4 <HAL_UART_Transmit+0x108>
    {
      huart->gState = HAL_UART_STATE_READY;
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	2220      	movs	r2, #32
 80089ac:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 80089b0:	2303      	movs	r3, #3
 80089b2:	e006      	b.n	80089c2 <HAL_UART_Transmit+0x116>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	2220      	movs	r2, #32
 80089b8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 80089bc:	2300      	movs	r3, #0
 80089be:	e000      	b.n	80089c2 <HAL_UART_Transmit+0x116>
  }
  else
  {
    return HAL_BUSY;
 80089c0:	2302      	movs	r3, #2
  }
}
 80089c2:	4618      	mov	r0, r3
 80089c4:	3720      	adds	r7, #32
 80089c6:	46bd      	mov	sp, r7
 80089c8:	bd80      	pop	{r7, pc}
	...

080089cc <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80089cc:	b580      	push	{r7, lr}
 80089ce:	b0ba      	sub	sp, #232	; 0xe8
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	69db      	ldr	r3, [r3, #28]
 80089da:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	689b      	ldr	r3, [r3, #8]
 80089ee:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80089f2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80089f6:	f640 030f 	movw	r3, #2063	; 0x80f
 80089fa:	4013      	ands	r3, r2
 80089fc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8008a00:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d11b      	bne.n	8008a40 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008a08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008a0c:	f003 0320 	and.w	r3, r3, #32
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d015      	beq.n	8008a40 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008a14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008a18:	f003 0320 	and.w	r3, r3, #32
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d105      	bne.n	8008a2c <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008a20:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008a24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d009      	beq.n	8008a40 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	f000 82e3 	beq.w	8008ffc <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008a3a:	6878      	ldr	r0, [r7, #4]
 8008a3c:	4798      	blx	r3
      }
      return;
 8008a3e:	e2dd      	b.n	8008ffc <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8008a40:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	f000 8123 	beq.w	8008c90 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008a4a:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8008a4e:	4b8d      	ldr	r3, [pc, #564]	; (8008c84 <HAL_UART_IRQHandler+0x2b8>)
 8008a50:	4013      	ands	r3, r2
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d106      	bne.n	8008a64 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008a56:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8008a5a:	4b8b      	ldr	r3, [pc, #556]	; (8008c88 <HAL_UART_IRQHandler+0x2bc>)
 8008a5c:	4013      	ands	r3, r2
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	f000 8116 	beq.w	8008c90 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008a64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008a68:	f003 0301 	and.w	r3, r3, #1
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d011      	beq.n	8008a94 <HAL_UART_IRQHandler+0xc8>
 8008a70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008a74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d00b      	beq.n	8008a94 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	2201      	movs	r2, #1
 8008a82:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008a8a:	f043 0201 	orr.w	r2, r3, #1
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008a94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008a98:	f003 0302 	and.w	r3, r3, #2
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d011      	beq.n	8008ac4 <HAL_UART_IRQHandler+0xf8>
 8008aa0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008aa4:	f003 0301 	and.w	r3, r3, #1
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d00b      	beq.n	8008ac4 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	2202      	movs	r2, #2
 8008ab2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008aba:	f043 0204 	orr.w	r2, r3, #4
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008ac4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008ac8:	f003 0304 	and.w	r3, r3, #4
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d011      	beq.n	8008af4 <HAL_UART_IRQHandler+0x128>
 8008ad0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008ad4:	f003 0301 	and.w	r3, r3, #1
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d00b      	beq.n	8008af4 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	2204      	movs	r2, #4
 8008ae2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008aea:	f043 0202 	orr.w	r2, r3, #2
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008af4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008af8:	f003 0308 	and.w	r3, r3, #8
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d017      	beq.n	8008b30 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008b00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b04:	f003 0320 	and.w	r3, r3, #32
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d105      	bne.n	8008b18 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008b0c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8008b10:	4b5c      	ldr	r3, [pc, #368]	; (8008c84 <HAL_UART_IRQHandler+0x2b8>)
 8008b12:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d00b      	beq.n	8008b30 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	2208      	movs	r2, #8
 8008b1e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b26:	f043 0208 	orr.w	r2, r3, #8
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008b30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b34:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d012      	beq.n	8008b62 <HAL_UART_IRQHandler+0x196>
 8008b3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b40:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d00c      	beq.n	8008b62 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008b50:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b58:	f043 0220 	orr.w	r2, r3, #32
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	f000 8249 	beq.w	8009000 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008b6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b72:	f003 0320 	and.w	r3, r3, #32
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d013      	beq.n	8008ba2 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008b7a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b7e:	f003 0320 	and.w	r3, r3, #32
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d105      	bne.n	8008b92 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008b86:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008b8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d007      	beq.n	8008ba2 <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d003      	beq.n	8008ba2 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008b9e:	6878      	ldr	r0, [r7, #4]
 8008ba0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ba8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	689b      	ldr	r3, [r3, #8]
 8008bb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bb6:	2b40      	cmp	r3, #64	; 0x40
 8008bb8:	d005      	beq.n	8008bc6 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008bba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008bbe:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d054      	beq.n	8008c70 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008bc6:	6878      	ldr	r0, [r7, #4]
 8008bc8:	f000 fef3 	bl	80099b2 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	689b      	ldr	r3, [r3, #8]
 8008bd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bd6:	2b40      	cmp	r3, #64	; 0x40
 8008bd8:	d146      	bne.n	8008c68 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	3308      	adds	r3, #8
 8008be0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008be4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008be8:	e853 3f00 	ldrex	r3, [r3]
 8008bec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008bf0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008bf4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008bf8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	3308      	adds	r3, #8
 8008c02:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008c06:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008c0a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c0e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008c12:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008c16:	e841 2300 	strex	r3, r2, [r1]
 8008c1a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008c1e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	d1d9      	bne.n	8008bda <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d017      	beq.n	8008c60 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008c36:	4a15      	ldr	r2, [pc, #84]	; (8008c8c <HAL_UART_IRQHandler+0x2c0>)
 8008c38:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008c40:	4618      	mov	r0, r3
 8008c42:	f7fc f875 	bl	8004d30 <HAL_DMA_Abort_IT>
 8008c46:	4603      	mov	r3, r0
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d019      	beq.n	8008c80 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008c52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c54:	687a      	ldr	r2, [r7, #4]
 8008c56:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 8008c5a:	4610      	mov	r0, r2
 8008c5c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c5e:	e00f      	b.n	8008c80 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008c60:	6878      	ldr	r0, [r7, #4]
 8008c62:	f000 f9e1 	bl	8009028 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c66:	e00b      	b.n	8008c80 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008c68:	6878      	ldr	r0, [r7, #4]
 8008c6a:	f000 f9dd 	bl	8009028 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c6e:	e007      	b.n	8008c80 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008c70:	6878      	ldr	r0, [r7, #4]
 8008c72:	f000 f9d9 	bl	8009028 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	2200      	movs	r2, #0
 8008c7a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 8008c7e:	e1bf      	b.n	8009000 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c80:	bf00      	nop
    return;
 8008c82:	e1bd      	b.n	8009000 <HAL_UART_IRQHandler+0x634>
 8008c84:	10000001 	.word	0x10000001
 8008c88:	04000120 	.word	0x04000120
 8008c8c:	08009a7f 	.word	0x08009a7f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008c94:	2b01      	cmp	r3, #1
 8008c96:	f040 8153 	bne.w	8008f40 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008c9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008c9e:	f003 0310 	and.w	r3, r3, #16
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	f000 814c 	beq.w	8008f40 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008ca8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008cac:	f003 0310 	and.w	r3, r3, #16
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	f000 8145 	beq.w	8008f40 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	2210      	movs	r2, #16
 8008cbc:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	689b      	ldr	r3, [r3, #8]
 8008cc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008cc8:	2b40      	cmp	r3, #64	; 0x40
 8008cca:	f040 80bb 	bne.w	8008e44 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	685b      	ldr	r3, [r3, #4]
 8008cd8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008cdc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	f000 818f 	beq.w	8009004 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008cec:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008cf0:	429a      	cmp	r2, r3
 8008cf2:	f080 8187 	bcs.w	8009004 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008cfc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	f003 0320 	and.w	r3, r3, #32
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	f040 8087 	bne.w	8008e22 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d1c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008d20:	e853 3f00 	ldrex	r3, [r3]
 8008d24:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008d28:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008d2c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008d30:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	461a      	mov	r2, r3
 8008d3a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8008d3e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8008d42:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d46:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008d4a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008d4e:	e841 2300 	strex	r3, r2, [r1]
 8008d52:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008d56:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d1da      	bne.n	8008d14 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	3308      	adds	r3, #8
 8008d64:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d66:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008d68:	e853 3f00 	ldrex	r3, [r3]
 8008d6c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008d6e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008d70:	f023 0301 	bic.w	r3, r3, #1
 8008d74:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	3308      	adds	r3, #8
 8008d7e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008d82:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008d86:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d88:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008d8a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008d8e:	e841 2300 	strex	r3, r2, [r1]
 8008d92:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008d94:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d1e1      	bne.n	8008d5e <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	3308      	adds	r3, #8
 8008da0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008da2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008da4:	e853 3f00 	ldrex	r3, [r3]
 8008da8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008daa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008dac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008db0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	3308      	adds	r3, #8
 8008dba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008dbe:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008dc0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dc2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008dc4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008dc6:	e841 2300 	strex	r3, r2, [r1]
 8008dca:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008dcc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d1e3      	bne.n	8008d9a <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	2220      	movs	r2, #32
 8008dd6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	2200      	movs	r2, #0
 8008dde:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008de6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008de8:	e853 3f00 	ldrex	r3, [r3]
 8008dec:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008dee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008df0:	f023 0310 	bic.w	r3, r3, #16
 8008df4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	461a      	mov	r2, r3
 8008dfe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008e02:	65bb      	str	r3, [r7, #88]	; 0x58
 8008e04:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e06:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008e08:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008e0a:	e841 2300 	strex	r3, r2, [r1]
 8008e0e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008e10:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d1e4      	bne.n	8008de0 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	f7fb ff2b 	bl	8004c78 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	2202      	movs	r2, #2
 8008e26:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008e34:	b29b      	uxth	r3, r3
 8008e36:	1ad3      	subs	r3, r2, r3
 8008e38:	b29b      	uxth	r3, r3
 8008e3a:	4619      	mov	r1, r3
 8008e3c:	6878      	ldr	r0, [r7, #4]
 8008e3e:	f000 f8fd 	bl	800903c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008e42:	e0df      	b.n	8009004 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008e50:	b29b      	uxth	r3, r3
 8008e52:	1ad3      	subs	r3, r2, r3
 8008e54:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008e5e:	b29b      	uxth	r3, r3
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	f000 80d1 	beq.w	8009008 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8008e66:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	f000 80cc 	beq.w	8009008 <HAL_UART_IRQHandler+0x63c>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e78:	e853 3f00 	ldrex	r3, [r3]
 8008e7c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008e7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e80:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008e84:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	461a      	mov	r2, r3
 8008e8e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8008e92:	647b      	str	r3, [r7, #68]	; 0x44
 8008e94:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e96:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008e98:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008e9a:	e841 2300 	strex	r3, r2, [r1]
 8008e9e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008ea0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d1e4      	bne.n	8008e70 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	3308      	adds	r3, #8
 8008eac:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008eb0:	e853 3f00 	ldrex	r3, [r3]
 8008eb4:	623b      	str	r3, [r7, #32]
   return(result);
 8008eb6:	6a3b      	ldr	r3, [r7, #32]
 8008eb8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008ebc:	f023 0301 	bic.w	r3, r3, #1
 8008ec0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	3308      	adds	r3, #8
 8008eca:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008ece:	633a      	str	r2, [r7, #48]	; 0x30
 8008ed0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ed2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008ed4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008ed6:	e841 2300 	strex	r3, r2, [r1]
 8008eda:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008edc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d1e1      	bne.n	8008ea6 <HAL_UART_IRQHandler+0x4da>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	2220      	movs	r2, #32
 8008ee6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	2200      	movs	r2, #0
 8008eee:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	2200      	movs	r2, #0
 8008ef4:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008efc:	693b      	ldr	r3, [r7, #16]
 8008efe:	e853 3f00 	ldrex	r3, [r3]
 8008f02:	60fb      	str	r3, [r7, #12]
   return(result);
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	f023 0310 	bic.w	r3, r3, #16
 8008f0a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	461a      	mov	r2, r3
 8008f14:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8008f18:	61fb      	str	r3, [r7, #28]
 8008f1a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f1c:	69b9      	ldr	r1, [r7, #24]
 8008f1e:	69fa      	ldr	r2, [r7, #28]
 8008f20:	e841 2300 	strex	r3, r2, [r1]
 8008f24:	617b      	str	r3, [r7, #20]
   return(result);
 8008f26:	697b      	ldr	r3, [r7, #20]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d1e4      	bne.n	8008ef6 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	2202      	movs	r2, #2
 8008f30:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008f32:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008f36:	4619      	mov	r1, r3
 8008f38:	6878      	ldr	r0, [r7, #4]
 8008f3a:	f000 f87f 	bl	800903c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008f3e:	e063      	b.n	8009008 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008f40:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008f44:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d00e      	beq.n	8008f6a <HAL_UART_IRQHandler+0x59e>
 8008f4c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008f50:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d008      	beq.n	8008f6a <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008f60:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008f62:	6878      	ldr	r0, [r7, #4]
 8008f64:	f000 fdcc 	bl	8009b00 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008f68:	e051      	b.n	800900e <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008f6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008f6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d014      	beq.n	8008fa0 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008f76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008f7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d105      	bne.n	8008f8e <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008f82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008f86:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d008      	beq.n	8008fa0 <HAL_UART_IRQHandler+0x5d4>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d03a      	beq.n	800900c <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008f9a:	6878      	ldr	r0, [r7, #4]
 8008f9c:	4798      	blx	r3
    }
    return;
 8008f9e:	e035      	b.n	800900c <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008fa0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008fa4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	d009      	beq.n	8008fc0 <HAL_UART_IRQHandler+0x5f4>
 8008fac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008fb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d003      	beq.n	8008fc0 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8008fb8:	6878      	ldr	r0, [r7, #4]
 8008fba:	f000 fd76 	bl	8009aaa <UART_EndTransmit_IT>
    return;
 8008fbe:	e026      	b.n	800900e <HAL_UART_IRQHandler+0x642>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008fc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008fc4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d009      	beq.n	8008fe0 <HAL_UART_IRQHandler+0x614>
 8008fcc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008fd0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d003      	beq.n	8008fe0 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008fd8:	6878      	ldr	r0, [r7, #4]
 8008fda:	f000 fda5 	bl	8009b28 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008fde:	e016      	b.n	800900e <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008fe0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008fe4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d010      	beq.n	800900e <HAL_UART_IRQHandler+0x642>
 8008fec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	da0c      	bge.n	800900e <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008ff4:	6878      	ldr	r0, [r7, #4]
 8008ff6:	f000 fd8d 	bl	8009b14 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008ffa:	e008      	b.n	800900e <HAL_UART_IRQHandler+0x642>
      return;
 8008ffc:	bf00      	nop
 8008ffe:	e006      	b.n	800900e <HAL_UART_IRQHandler+0x642>
    return;
 8009000:	bf00      	nop
 8009002:	e004      	b.n	800900e <HAL_UART_IRQHandler+0x642>
      return;
 8009004:	bf00      	nop
 8009006:	e002      	b.n	800900e <HAL_UART_IRQHandler+0x642>
      return;
 8009008:	bf00      	nop
 800900a:	e000      	b.n	800900e <HAL_UART_IRQHandler+0x642>
    return;
 800900c:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 800900e:	37e8      	adds	r7, #232	; 0xe8
 8009010:	46bd      	mov	sp, r7
 8009012:	bd80      	pop	{r7, pc}

08009014 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009014:	b480      	push	{r7}
 8009016:	b083      	sub	sp, #12
 8009018:	af00      	add	r7, sp, #0
 800901a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800901c:	bf00      	nop
 800901e:	370c      	adds	r7, #12
 8009020:	46bd      	mov	sp, r7
 8009022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009026:	4770      	bx	lr

08009028 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009028:	b480      	push	{r7}
 800902a:	b083      	sub	sp, #12
 800902c:	af00      	add	r7, sp, #0
 800902e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009030:	bf00      	nop
 8009032:	370c      	adds	r7, #12
 8009034:	46bd      	mov	sp, r7
 8009036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800903a:	4770      	bx	lr

0800903c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800903c:	b480      	push	{r7}
 800903e:	b083      	sub	sp, #12
 8009040:	af00      	add	r7, sp, #0
 8009042:	6078      	str	r0, [r7, #4]
 8009044:	460b      	mov	r3, r1
 8009046:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009048:	bf00      	nop
 800904a:	370c      	adds	r7, #12
 800904c:	46bd      	mov	sp, r7
 800904e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009052:	4770      	bx	lr

08009054 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009054:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009058:	b08c      	sub	sp, #48	; 0x30
 800905a:	af00      	add	r7, sp, #0
 800905c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800905e:	2300      	movs	r3, #0
 8009060:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009064:	697b      	ldr	r3, [r7, #20]
 8009066:	689a      	ldr	r2, [r3, #8]
 8009068:	697b      	ldr	r3, [r7, #20]
 800906a:	691b      	ldr	r3, [r3, #16]
 800906c:	431a      	orrs	r2, r3
 800906e:	697b      	ldr	r3, [r7, #20]
 8009070:	695b      	ldr	r3, [r3, #20]
 8009072:	431a      	orrs	r2, r3
 8009074:	697b      	ldr	r3, [r7, #20]
 8009076:	69db      	ldr	r3, [r3, #28]
 8009078:	4313      	orrs	r3, r2
 800907a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800907c:	697b      	ldr	r3, [r7, #20]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	681a      	ldr	r2, [r3, #0]
 8009082:	4baa      	ldr	r3, [pc, #680]	; (800932c <UART_SetConfig+0x2d8>)
 8009084:	4013      	ands	r3, r2
 8009086:	697a      	ldr	r2, [r7, #20]
 8009088:	6812      	ldr	r2, [r2, #0]
 800908a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800908c:	430b      	orrs	r3, r1
 800908e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009090:	697b      	ldr	r3, [r7, #20]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	685b      	ldr	r3, [r3, #4]
 8009096:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800909a:	697b      	ldr	r3, [r7, #20]
 800909c:	68da      	ldr	r2, [r3, #12]
 800909e:	697b      	ldr	r3, [r7, #20]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	430a      	orrs	r2, r1
 80090a4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80090a6:	697b      	ldr	r3, [r7, #20]
 80090a8:	699b      	ldr	r3, [r3, #24]
 80090aa:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80090ac:	697b      	ldr	r3, [r7, #20]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	4a9f      	ldr	r2, [pc, #636]	; (8009330 <UART_SetConfig+0x2dc>)
 80090b2:	4293      	cmp	r3, r2
 80090b4:	d004      	beq.n	80090c0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80090b6:	697b      	ldr	r3, [r7, #20]
 80090b8:	6a1b      	ldr	r3, [r3, #32]
 80090ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80090bc:	4313      	orrs	r3, r2
 80090be:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80090c0:	697b      	ldr	r3, [r7, #20]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	689b      	ldr	r3, [r3, #8]
 80090c6:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80090ca:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80090ce:	697a      	ldr	r2, [r7, #20]
 80090d0:	6812      	ldr	r2, [r2, #0]
 80090d2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80090d4:	430b      	orrs	r3, r1
 80090d6:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80090d8:	697b      	ldr	r3, [r7, #20]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090de:	f023 010f 	bic.w	r1, r3, #15
 80090e2:	697b      	ldr	r3, [r7, #20]
 80090e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80090e6:	697b      	ldr	r3, [r7, #20]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	430a      	orrs	r2, r1
 80090ec:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80090ee:	697b      	ldr	r3, [r7, #20]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	4a90      	ldr	r2, [pc, #576]	; (8009334 <UART_SetConfig+0x2e0>)
 80090f4:	4293      	cmp	r3, r2
 80090f6:	d125      	bne.n	8009144 <UART_SetConfig+0xf0>
 80090f8:	4b8f      	ldr	r3, [pc, #572]	; (8009338 <UART_SetConfig+0x2e4>)
 80090fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80090fe:	f003 0303 	and.w	r3, r3, #3
 8009102:	2b03      	cmp	r3, #3
 8009104:	d81a      	bhi.n	800913c <UART_SetConfig+0xe8>
 8009106:	a201      	add	r2, pc, #4	; (adr r2, 800910c <UART_SetConfig+0xb8>)
 8009108:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800910c:	0800911d 	.word	0x0800911d
 8009110:	0800912d 	.word	0x0800912d
 8009114:	08009125 	.word	0x08009125
 8009118:	08009135 	.word	0x08009135
 800911c:	2301      	movs	r3, #1
 800911e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009122:	e116      	b.n	8009352 <UART_SetConfig+0x2fe>
 8009124:	2302      	movs	r3, #2
 8009126:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800912a:	e112      	b.n	8009352 <UART_SetConfig+0x2fe>
 800912c:	2304      	movs	r3, #4
 800912e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009132:	e10e      	b.n	8009352 <UART_SetConfig+0x2fe>
 8009134:	2308      	movs	r3, #8
 8009136:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800913a:	e10a      	b.n	8009352 <UART_SetConfig+0x2fe>
 800913c:	2310      	movs	r3, #16
 800913e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009142:	e106      	b.n	8009352 <UART_SetConfig+0x2fe>
 8009144:	697b      	ldr	r3, [r7, #20]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	4a7c      	ldr	r2, [pc, #496]	; (800933c <UART_SetConfig+0x2e8>)
 800914a:	4293      	cmp	r3, r2
 800914c:	d138      	bne.n	80091c0 <UART_SetConfig+0x16c>
 800914e:	4b7a      	ldr	r3, [pc, #488]	; (8009338 <UART_SetConfig+0x2e4>)
 8009150:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009154:	f003 030c 	and.w	r3, r3, #12
 8009158:	2b0c      	cmp	r3, #12
 800915a:	d82d      	bhi.n	80091b8 <UART_SetConfig+0x164>
 800915c:	a201      	add	r2, pc, #4	; (adr r2, 8009164 <UART_SetConfig+0x110>)
 800915e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009162:	bf00      	nop
 8009164:	08009199 	.word	0x08009199
 8009168:	080091b9 	.word	0x080091b9
 800916c:	080091b9 	.word	0x080091b9
 8009170:	080091b9 	.word	0x080091b9
 8009174:	080091a9 	.word	0x080091a9
 8009178:	080091b9 	.word	0x080091b9
 800917c:	080091b9 	.word	0x080091b9
 8009180:	080091b9 	.word	0x080091b9
 8009184:	080091a1 	.word	0x080091a1
 8009188:	080091b9 	.word	0x080091b9
 800918c:	080091b9 	.word	0x080091b9
 8009190:	080091b9 	.word	0x080091b9
 8009194:	080091b1 	.word	0x080091b1
 8009198:	2300      	movs	r3, #0
 800919a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800919e:	e0d8      	b.n	8009352 <UART_SetConfig+0x2fe>
 80091a0:	2302      	movs	r3, #2
 80091a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80091a6:	e0d4      	b.n	8009352 <UART_SetConfig+0x2fe>
 80091a8:	2304      	movs	r3, #4
 80091aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80091ae:	e0d0      	b.n	8009352 <UART_SetConfig+0x2fe>
 80091b0:	2308      	movs	r3, #8
 80091b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80091b6:	e0cc      	b.n	8009352 <UART_SetConfig+0x2fe>
 80091b8:	2310      	movs	r3, #16
 80091ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80091be:	e0c8      	b.n	8009352 <UART_SetConfig+0x2fe>
 80091c0:	697b      	ldr	r3, [r7, #20]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	4a5e      	ldr	r2, [pc, #376]	; (8009340 <UART_SetConfig+0x2ec>)
 80091c6:	4293      	cmp	r3, r2
 80091c8:	d125      	bne.n	8009216 <UART_SetConfig+0x1c2>
 80091ca:	4b5b      	ldr	r3, [pc, #364]	; (8009338 <UART_SetConfig+0x2e4>)
 80091cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80091d0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80091d4:	2b30      	cmp	r3, #48	; 0x30
 80091d6:	d016      	beq.n	8009206 <UART_SetConfig+0x1b2>
 80091d8:	2b30      	cmp	r3, #48	; 0x30
 80091da:	d818      	bhi.n	800920e <UART_SetConfig+0x1ba>
 80091dc:	2b20      	cmp	r3, #32
 80091de:	d00a      	beq.n	80091f6 <UART_SetConfig+0x1a2>
 80091e0:	2b20      	cmp	r3, #32
 80091e2:	d814      	bhi.n	800920e <UART_SetConfig+0x1ba>
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d002      	beq.n	80091ee <UART_SetConfig+0x19a>
 80091e8:	2b10      	cmp	r3, #16
 80091ea:	d008      	beq.n	80091fe <UART_SetConfig+0x1aa>
 80091ec:	e00f      	b.n	800920e <UART_SetConfig+0x1ba>
 80091ee:	2300      	movs	r3, #0
 80091f0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80091f4:	e0ad      	b.n	8009352 <UART_SetConfig+0x2fe>
 80091f6:	2302      	movs	r3, #2
 80091f8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80091fc:	e0a9      	b.n	8009352 <UART_SetConfig+0x2fe>
 80091fe:	2304      	movs	r3, #4
 8009200:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009204:	e0a5      	b.n	8009352 <UART_SetConfig+0x2fe>
 8009206:	2308      	movs	r3, #8
 8009208:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800920c:	e0a1      	b.n	8009352 <UART_SetConfig+0x2fe>
 800920e:	2310      	movs	r3, #16
 8009210:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009214:	e09d      	b.n	8009352 <UART_SetConfig+0x2fe>
 8009216:	697b      	ldr	r3, [r7, #20]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	4a4a      	ldr	r2, [pc, #296]	; (8009344 <UART_SetConfig+0x2f0>)
 800921c:	4293      	cmp	r3, r2
 800921e:	d125      	bne.n	800926c <UART_SetConfig+0x218>
 8009220:	4b45      	ldr	r3, [pc, #276]	; (8009338 <UART_SetConfig+0x2e4>)
 8009222:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009226:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800922a:	2bc0      	cmp	r3, #192	; 0xc0
 800922c:	d016      	beq.n	800925c <UART_SetConfig+0x208>
 800922e:	2bc0      	cmp	r3, #192	; 0xc0
 8009230:	d818      	bhi.n	8009264 <UART_SetConfig+0x210>
 8009232:	2b80      	cmp	r3, #128	; 0x80
 8009234:	d00a      	beq.n	800924c <UART_SetConfig+0x1f8>
 8009236:	2b80      	cmp	r3, #128	; 0x80
 8009238:	d814      	bhi.n	8009264 <UART_SetConfig+0x210>
 800923a:	2b00      	cmp	r3, #0
 800923c:	d002      	beq.n	8009244 <UART_SetConfig+0x1f0>
 800923e:	2b40      	cmp	r3, #64	; 0x40
 8009240:	d008      	beq.n	8009254 <UART_SetConfig+0x200>
 8009242:	e00f      	b.n	8009264 <UART_SetConfig+0x210>
 8009244:	2300      	movs	r3, #0
 8009246:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800924a:	e082      	b.n	8009352 <UART_SetConfig+0x2fe>
 800924c:	2302      	movs	r3, #2
 800924e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009252:	e07e      	b.n	8009352 <UART_SetConfig+0x2fe>
 8009254:	2304      	movs	r3, #4
 8009256:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800925a:	e07a      	b.n	8009352 <UART_SetConfig+0x2fe>
 800925c:	2308      	movs	r3, #8
 800925e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009262:	e076      	b.n	8009352 <UART_SetConfig+0x2fe>
 8009264:	2310      	movs	r3, #16
 8009266:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800926a:	e072      	b.n	8009352 <UART_SetConfig+0x2fe>
 800926c:	697b      	ldr	r3, [r7, #20]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	4a35      	ldr	r2, [pc, #212]	; (8009348 <UART_SetConfig+0x2f4>)
 8009272:	4293      	cmp	r3, r2
 8009274:	d12a      	bne.n	80092cc <UART_SetConfig+0x278>
 8009276:	4b30      	ldr	r3, [pc, #192]	; (8009338 <UART_SetConfig+0x2e4>)
 8009278:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800927c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009280:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009284:	d01a      	beq.n	80092bc <UART_SetConfig+0x268>
 8009286:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800928a:	d81b      	bhi.n	80092c4 <UART_SetConfig+0x270>
 800928c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009290:	d00c      	beq.n	80092ac <UART_SetConfig+0x258>
 8009292:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009296:	d815      	bhi.n	80092c4 <UART_SetConfig+0x270>
 8009298:	2b00      	cmp	r3, #0
 800929a:	d003      	beq.n	80092a4 <UART_SetConfig+0x250>
 800929c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80092a0:	d008      	beq.n	80092b4 <UART_SetConfig+0x260>
 80092a2:	e00f      	b.n	80092c4 <UART_SetConfig+0x270>
 80092a4:	2300      	movs	r3, #0
 80092a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80092aa:	e052      	b.n	8009352 <UART_SetConfig+0x2fe>
 80092ac:	2302      	movs	r3, #2
 80092ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80092b2:	e04e      	b.n	8009352 <UART_SetConfig+0x2fe>
 80092b4:	2304      	movs	r3, #4
 80092b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80092ba:	e04a      	b.n	8009352 <UART_SetConfig+0x2fe>
 80092bc:	2308      	movs	r3, #8
 80092be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80092c2:	e046      	b.n	8009352 <UART_SetConfig+0x2fe>
 80092c4:	2310      	movs	r3, #16
 80092c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80092ca:	e042      	b.n	8009352 <UART_SetConfig+0x2fe>
 80092cc:	697b      	ldr	r3, [r7, #20]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	4a17      	ldr	r2, [pc, #92]	; (8009330 <UART_SetConfig+0x2dc>)
 80092d2:	4293      	cmp	r3, r2
 80092d4:	d13a      	bne.n	800934c <UART_SetConfig+0x2f8>
 80092d6:	4b18      	ldr	r3, [pc, #96]	; (8009338 <UART_SetConfig+0x2e4>)
 80092d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80092dc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80092e0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80092e4:	d01a      	beq.n	800931c <UART_SetConfig+0x2c8>
 80092e6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80092ea:	d81b      	bhi.n	8009324 <UART_SetConfig+0x2d0>
 80092ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80092f0:	d00c      	beq.n	800930c <UART_SetConfig+0x2b8>
 80092f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80092f6:	d815      	bhi.n	8009324 <UART_SetConfig+0x2d0>
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d003      	beq.n	8009304 <UART_SetConfig+0x2b0>
 80092fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009300:	d008      	beq.n	8009314 <UART_SetConfig+0x2c0>
 8009302:	e00f      	b.n	8009324 <UART_SetConfig+0x2d0>
 8009304:	2300      	movs	r3, #0
 8009306:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800930a:	e022      	b.n	8009352 <UART_SetConfig+0x2fe>
 800930c:	2302      	movs	r3, #2
 800930e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009312:	e01e      	b.n	8009352 <UART_SetConfig+0x2fe>
 8009314:	2304      	movs	r3, #4
 8009316:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800931a:	e01a      	b.n	8009352 <UART_SetConfig+0x2fe>
 800931c:	2308      	movs	r3, #8
 800931e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009322:	e016      	b.n	8009352 <UART_SetConfig+0x2fe>
 8009324:	2310      	movs	r3, #16
 8009326:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800932a:	e012      	b.n	8009352 <UART_SetConfig+0x2fe>
 800932c:	cfff69f3 	.word	0xcfff69f3
 8009330:	40008000 	.word	0x40008000
 8009334:	40013800 	.word	0x40013800
 8009338:	40021000 	.word	0x40021000
 800933c:	40004400 	.word	0x40004400
 8009340:	40004800 	.word	0x40004800
 8009344:	40004c00 	.word	0x40004c00
 8009348:	40005000 	.word	0x40005000
 800934c:	2310      	movs	r3, #16
 800934e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009352:	697b      	ldr	r3, [r7, #20]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	4aae      	ldr	r2, [pc, #696]	; (8009610 <UART_SetConfig+0x5bc>)
 8009358:	4293      	cmp	r3, r2
 800935a:	f040 8097 	bne.w	800948c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800935e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009362:	2b08      	cmp	r3, #8
 8009364:	d823      	bhi.n	80093ae <UART_SetConfig+0x35a>
 8009366:	a201      	add	r2, pc, #4	; (adr r2, 800936c <UART_SetConfig+0x318>)
 8009368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800936c:	08009391 	.word	0x08009391
 8009370:	080093af 	.word	0x080093af
 8009374:	08009399 	.word	0x08009399
 8009378:	080093af 	.word	0x080093af
 800937c:	0800939f 	.word	0x0800939f
 8009380:	080093af 	.word	0x080093af
 8009384:	080093af 	.word	0x080093af
 8009388:	080093af 	.word	0x080093af
 800938c:	080093a7 	.word	0x080093a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009390:	f7fe f8a0 	bl	80074d4 <HAL_RCC_GetPCLK1Freq>
 8009394:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009396:	e010      	b.n	80093ba <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009398:	4b9e      	ldr	r3, [pc, #632]	; (8009614 <UART_SetConfig+0x5c0>)
 800939a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800939c:	e00d      	b.n	80093ba <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800939e:	f7fe f801 	bl	80073a4 <HAL_RCC_GetSysClockFreq>
 80093a2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80093a4:	e009      	b.n	80093ba <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80093a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80093aa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80093ac:	e005      	b.n	80093ba <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80093ae:	2300      	movs	r3, #0
 80093b0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80093b2:	2301      	movs	r3, #1
 80093b4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80093b8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80093ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093bc:	2b00      	cmp	r3, #0
 80093be:	f000 8130 	beq.w	8009622 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80093c2:	697b      	ldr	r3, [r7, #20]
 80093c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093c6:	4a94      	ldr	r2, [pc, #592]	; (8009618 <UART_SetConfig+0x5c4>)
 80093c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80093cc:	461a      	mov	r2, r3
 80093ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093d0:	fbb3 f3f2 	udiv	r3, r3, r2
 80093d4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80093d6:	697b      	ldr	r3, [r7, #20]
 80093d8:	685a      	ldr	r2, [r3, #4]
 80093da:	4613      	mov	r3, r2
 80093dc:	005b      	lsls	r3, r3, #1
 80093de:	4413      	add	r3, r2
 80093e0:	69ba      	ldr	r2, [r7, #24]
 80093e2:	429a      	cmp	r2, r3
 80093e4:	d305      	bcc.n	80093f2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80093e6:	697b      	ldr	r3, [r7, #20]
 80093e8:	685b      	ldr	r3, [r3, #4]
 80093ea:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80093ec:	69ba      	ldr	r2, [r7, #24]
 80093ee:	429a      	cmp	r2, r3
 80093f0:	d903      	bls.n	80093fa <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80093f2:	2301      	movs	r3, #1
 80093f4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80093f8:	e113      	b.n	8009622 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80093fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093fc:	2200      	movs	r2, #0
 80093fe:	60bb      	str	r3, [r7, #8]
 8009400:	60fa      	str	r2, [r7, #12]
 8009402:	697b      	ldr	r3, [r7, #20]
 8009404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009406:	4a84      	ldr	r2, [pc, #528]	; (8009618 <UART_SetConfig+0x5c4>)
 8009408:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800940c:	b29b      	uxth	r3, r3
 800940e:	2200      	movs	r2, #0
 8009410:	603b      	str	r3, [r7, #0]
 8009412:	607a      	str	r2, [r7, #4]
 8009414:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009418:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800941c:	f7f7 f92c 	bl	8000678 <__aeabi_uldivmod>
 8009420:	4602      	mov	r2, r0
 8009422:	460b      	mov	r3, r1
 8009424:	4610      	mov	r0, r2
 8009426:	4619      	mov	r1, r3
 8009428:	f04f 0200 	mov.w	r2, #0
 800942c:	f04f 0300 	mov.w	r3, #0
 8009430:	020b      	lsls	r3, r1, #8
 8009432:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009436:	0202      	lsls	r2, r0, #8
 8009438:	6979      	ldr	r1, [r7, #20]
 800943a:	6849      	ldr	r1, [r1, #4]
 800943c:	0849      	lsrs	r1, r1, #1
 800943e:	2000      	movs	r0, #0
 8009440:	460c      	mov	r4, r1
 8009442:	4605      	mov	r5, r0
 8009444:	eb12 0804 	adds.w	r8, r2, r4
 8009448:	eb43 0905 	adc.w	r9, r3, r5
 800944c:	697b      	ldr	r3, [r7, #20]
 800944e:	685b      	ldr	r3, [r3, #4]
 8009450:	2200      	movs	r2, #0
 8009452:	469a      	mov	sl, r3
 8009454:	4693      	mov	fp, r2
 8009456:	4652      	mov	r2, sl
 8009458:	465b      	mov	r3, fp
 800945a:	4640      	mov	r0, r8
 800945c:	4649      	mov	r1, r9
 800945e:	f7f7 f90b 	bl	8000678 <__aeabi_uldivmod>
 8009462:	4602      	mov	r2, r0
 8009464:	460b      	mov	r3, r1
 8009466:	4613      	mov	r3, r2
 8009468:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800946a:	6a3b      	ldr	r3, [r7, #32]
 800946c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009470:	d308      	bcc.n	8009484 <UART_SetConfig+0x430>
 8009472:	6a3b      	ldr	r3, [r7, #32]
 8009474:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009478:	d204      	bcs.n	8009484 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800947a:	697b      	ldr	r3, [r7, #20]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	6a3a      	ldr	r2, [r7, #32]
 8009480:	60da      	str	r2, [r3, #12]
 8009482:	e0ce      	b.n	8009622 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8009484:	2301      	movs	r3, #1
 8009486:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800948a:	e0ca      	b.n	8009622 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800948c:	697b      	ldr	r3, [r7, #20]
 800948e:	69db      	ldr	r3, [r3, #28]
 8009490:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009494:	d166      	bne.n	8009564 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8009496:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800949a:	2b08      	cmp	r3, #8
 800949c:	d827      	bhi.n	80094ee <UART_SetConfig+0x49a>
 800949e:	a201      	add	r2, pc, #4	; (adr r2, 80094a4 <UART_SetConfig+0x450>)
 80094a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094a4:	080094c9 	.word	0x080094c9
 80094a8:	080094d1 	.word	0x080094d1
 80094ac:	080094d9 	.word	0x080094d9
 80094b0:	080094ef 	.word	0x080094ef
 80094b4:	080094df 	.word	0x080094df
 80094b8:	080094ef 	.word	0x080094ef
 80094bc:	080094ef 	.word	0x080094ef
 80094c0:	080094ef 	.word	0x080094ef
 80094c4:	080094e7 	.word	0x080094e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80094c8:	f7fe f804 	bl	80074d4 <HAL_RCC_GetPCLK1Freq>
 80094cc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80094ce:	e014      	b.n	80094fa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80094d0:	f7fe f816 	bl	8007500 <HAL_RCC_GetPCLK2Freq>
 80094d4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80094d6:	e010      	b.n	80094fa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80094d8:	4b4e      	ldr	r3, [pc, #312]	; (8009614 <UART_SetConfig+0x5c0>)
 80094da:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80094dc:	e00d      	b.n	80094fa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80094de:	f7fd ff61 	bl	80073a4 <HAL_RCC_GetSysClockFreq>
 80094e2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80094e4:	e009      	b.n	80094fa <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80094e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80094ea:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80094ec:	e005      	b.n	80094fa <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80094ee:	2300      	movs	r3, #0
 80094f0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80094f2:	2301      	movs	r3, #1
 80094f4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80094f8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80094fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	f000 8090 	beq.w	8009622 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009502:	697b      	ldr	r3, [r7, #20]
 8009504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009506:	4a44      	ldr	r2, [pc, #272]	; (8009618 <UART_SetConfig+0x5c4>)
 8009508:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800950c:	461a      	mov	r2, r3
 800950e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009510:	fbb3 f3f2 	udiv	r3, r3, r2
 8009514:	005a      	lsls	r2, r3, #1
 8009516:	697b      	ldr	r3, [r7, #20]
 8009518:	685b      	ldr	r3, [r3, #4]
 800951a:	085b      	lsrs	r3, r3, #1
 800951c:	441a      	add	r2, r3
 800951e:	697b      	ldr	r3, [r7, #20]
 8009520:	685b      	ldr	r3, [r3, #4]
 8009522:	fbb2 f3f3 	udiv	r3, r2, r3
 8009526:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009528:	6a3b      	ldr	r3, [r7, #32]
 800952a:	2b0f      	cmp	r3, #15
 800952c:	d916      	bls.n	800955c <UART_SetConfig+0x508>
 800952e:	6a3b      	ldr	r3, [r7, #32]
 8009530:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009534:	d212      	bcs.n	800955c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009536:	6a3b      	ldr	r3, [r7, #32]
 8009538:	b29b      	uxth	r3, r3
 800953a:	f023 030f 	bic.w	r3, r3, #15
 800953e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009540:	6a3b      	ldr	r3, [r7, #32]
 8009542:	085b      	lsrs	r3, r3, #1
 8009544:	b29b      	uxth	r3, r3
 8009546:	f003 0307 	and.w	r3, r3, #7
 800954a:	b29a      	uxth	r2, r3
 800954c:	8bfb      	ldrh	r3, [r7, #30]
 800954e:	4313      	orrs	r3, r2
 8009550:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009552:	697b      	ldr	r3, [r7, #20]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	8bfa      	ldrh	r2, [r7, #30]
 8009558:	60da      	str	r2, [r3, #12]
 800955a:	e062      	b.n	8009622 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800955c:	2301      	movs	r3, #1
 800955e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8009562:	e05e      	b.n	8009622 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009564:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009568:	2b08      	cmp	r3, #8
 800956a:	d828      	bhi.n	80095be <UART_SetConfig+0x56a>
 800956c:	a201      	add	r2, pc, #4	; (adr r2, 8009574 <UART_SetConfig+0x520>)
 800956e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009572:	bf00      	nop
 8009574:	08009599 	.word	0x08009599
 8009578:	080095a1 	.word	0x080095a1
 800957c:	080095a9 	.word	0x080095a9
 8009580:	080095bf 	.word	0x080095bf
 8009584:	080095af 	.word	0x080095af
 8009588:	080095bf 	.word	0x080095bf
 800958c:	080095bf 	.word	0x080095bf
 8009590:	080095bf 	.word	0x080095bf
 8009594:	080095b7 	.word	0x080095b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009598:	f7fd ff9c 	bl	80074d4 <HAL_RCC_GetPCLK1Freq>
 800959c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800959e:	e014      	b.n	80095ca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80095a0:	f7fd ffae 	bl	8007500 <HAL_RCC_GetPCLK2Freq>
 80095a4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80095a6:	e010      	b.n	80095ca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80095a8:	4b1a      	ldr	r3, [pc, #104]	; (8009614 <UART_SetConfig+0x5c0>)
 80095aa:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80095ac:	e00d      	b.n	80095ca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80095ae:	f7fd fef9 	bl	80073a4 <HAL_RCC_GetSysClockFreq>
 80095b2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80095b4:	e009      	b.n	80095ca <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80095b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80095ba:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80095bc:	e005      	b.n	80095ca <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80095be:	2300      	movs	r3, #0
 80095c0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80095c2:	2301      	movs	r3, #1
 80095c4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80095c8:	bf00      	nop
    }

    if (pclk != 0U)
 80095ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d028      	beq.n	8009622 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80095d0:	697b      	ldr	r3, [r7, #20]
 80095d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095d4:	4a10      	ldr	r2, [pc, #64]	; (8009618 <UART_SetConfig+0x5c4>)
 80095d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80095da:	461a      	mov	r2, r3
 80095dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095de:	fbb3 f2f2 	udiv	r2, r3, r2
 80095e2:	697b      	ldr	r3, [r7, #20]
 80095e4:	685b      	ldr	r3, [r3, #4]
 80095e6:	085b      	lsrs	r3, r3, #1
 80095e8:	441a      	add	r2, r3
 80095ea:	697b      	ldr	r3, [r7, #20]
 80095ec:	685b      	ldr	r3, [r3, #4]
 80095ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80095f2:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80095f4:	6a3b      	ldr	r3, [r7, #32]
 80095f6:	2b0f      	cmp	r3, #15
 80095f8:	d910      	bls.n	800961c <UART_SetConfig+0x5c8>
 80095fa:	6a3b      	ldr	r3, [r7, #32]
 80095fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009600:	d20c      	bcs.n	800961c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009602:	6a3b      	ldr	r3, [r7, #32]
 8009604:	b29a      	uxth	r2, r3
 8009606:	697b      	ldr	r3, [r7, #20]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	60da      	str	r2, [r3, #12]
 800960c:	e009      	b.n	8009622 <UART_SetConfig+0x5ce>
 800960e:	bf00      	nop
 8009610:	40008000 	.word	0x40008000
 8009614:	00f42400 	.word	0x00f42400
 8009618:	0800a7f4 	.word	0x0800a7f4
      }
      else
      {
        ret = HAL_ERROR;
 800961c:	2301      	movs	r3, #1
 800961e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009622:	697b      	ldr	r3, [r7, #20]
 8009624:	2201      	movs	r2, #1
 8009626:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800962a:	697b      	ldr	r3, [r7, #20]
 800962c:	2201      	movs	r2, #1
 800962e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009632:	697b      	ldr	r3, [r7, #20]
 8009634:	2200      	movs	r2, #0
 8009636:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8009638:	697b      	ldr	r3, [r7, #20]
 800963a:	2200      	movs	r2, #0
 800963c:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800963e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8009642:	4618      	mov	r0, r3
 8009644:	3730      	adds	r7, #48	; 0x30
 8009646:	46bd      	mov	sp, r7
 8009648:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800964c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800964c:	b480      	push	{r7}
 800964e:	b083      	sub	sp, #12
 8009650:	af00      	add	r7, sp, #0
 8009652:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009658:	f003 0308 	and.w	r3, r3, #8
 800965c:	2b00      	cmp	r3, #0
 800965e:	d00a      	beq.n	8009676 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	685b      	ldr	r3, [r3, #4]
 8009666:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	430a      	orrs	r2, r1
 8009674:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800967a:	f003 0301 	and.w	r3, r3, #1
 800967e:	2b00      	cmp	r3, #0
 8009680:	d00a      	beq.n	8009698 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	685b      	ldr	r3, [r3, #4]
 8009688:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	430a      	orrs	r2, r1
 8009696:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800969c:	f003 0302 	and.w	r3, r3, #2
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d00a      	beq.n	80096ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	685b      	ldr	r3, [r3, #4]
 80096aa:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	430a      	orrs	r2, r1
 80096b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80096be:	f003 0304 	and.w	r3, r3, #4
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d00a      	beq.n	80096dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	685b      	ldr	r3, [r3, #4]
 80096cc:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	430a      	orrs	r2, r1
 80096da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80096e0:	f003 0310 	and.w	r3, r3, #16
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d00a      	beq.n	80096fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	689b      	ldr	r3, [r3, #8]
 80096ee:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	430a      	orrs	r2, r1
 80096fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009702:	f003 0320 	and.w	r3, r3, #32
 8009706:	2b00      	cmp	r3, #0
 8009708:	d00a      	beq.n	8009720 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	689b      	ldr	r3, [r3, #8]
 8009710:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	430a      	orrs	r2, r1
 800971e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009724:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009728:	2b00      	cmp	r3, #0
 800972a:	d01a      	beq.n	8009762 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	685b      	ldr	r3, [r3, #4]
 8009732:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	430a      	orrs	r2, r1
 8009740:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009746:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800974a:	d10a      	bne.n	8009762 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	685b      	ldr	r3, [r3, #4]
 8009752:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	430a      	orrs	r2, r1
 8009760:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009766:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800976a:	2b00      	cmp	r3, #0
 800976c:	d00a      	beq.n	8009784 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	685b      	ldr	r3, [r3, #4]
 8009774:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	430a      	orrs	r2, r1
 8009782:	605a      	str	r2, [r3, #4]
  }
}
 8009784:	bf00      	nop
 8009786:	370c      	adds	r7, #12
 8009788:	46bd      	mov	sp, r7
 800978a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800978e:	4770      	bx	lr

08009790 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009790:	b580      	push	{r7, lr}
 8009792:	b098      	sub	sp, #96	; 0x60
 8009794:	af02      	add	r7, sp, #8
 8009796:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	2200      	movs	r2, #0
 800979c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80097a0:	f7fa f98e 	bl	8003ac0 <HAL_GetTick>
 80097a4:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	f003 0308 	and.w	r3, r3, #8
 80097b0:	2b08      	cmp	r3, #8
 80097b2:	d12f      	bne.n	8009814 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80097b4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80097b8:	9300      	str	r3, [sp, #0]
 80097ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80097bc:	2200      	movs	r2, #0
 80097be:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80097c2:	6878      	ldr	r0, [r7, #4]
 80097c4:	f000 f88e 	bl	80098e4 <UART_WaitOnFlagUntilTimeout>
 80097c8:	4603      	mov	r3, r0
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d022      	beq.n	8009814 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097d6:	e853 3f00 	ldrex	r3, [r3]
 80097da:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80097dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80097e2:	653b      	str	r3, [r7, #80]	; 0x50
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	461a      	mov	r2, r3
 80097ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80097ec:	647b      	str	r3, [r7, #68]	; 0x44
 80097ee:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097f0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80097f2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80097f4:	e841 2300 	strex	r3, r2, [r1]
 80097f8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80097fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d1e6      	bne.n	80097ce <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	2220      	movs	r2, #32
 8009804:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	2200      	movs	r2, #0
 800980c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009810:	2303      	movs	r3, #3
 8009812:	e063      	b.n	80098dc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	f003 0304 	and.w	r3, r3, #4
 800981e:	2b04      	cmp	r3, #4
 8009820:	d149      	bne.n	80098b6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009822:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009826:	9300      	str	r3, [sp, #0]
 8009828:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800982a:	2200      	movs	r2, #0
 800982c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009830:	6878      	ldr	r0, [r7, #4]
 8009832:	f000 f857 	bl	80098e4 <UART_WaitOnFlagUntilTimeout>
 8009836:	4603      	mov	r3, r0
 8009838:	2b00      	cmp	r3, #0
 800983a:	d03c      	beq.n	80098b6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009844:	e853 3f00 	ldrex	r3, [r3]
 8009848:	623b      	str	r3, [r7, #32]
   return(result);
 800984a:	6a3b      	ldr	r3, [r7, #32]
 800984c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009850:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	461a      	mov	r2, r3
 8009858:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800985a:	633b      	str	r3, [r7, #48]	; 0x30
 800985c:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800985e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009860:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009862:	e841 2300 	strex	r3, r2, [r1]
 8009866:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009868:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800986a:	2b00      	cmp	r3, #0
 800986c:	d1e6      	bne.n	800983c <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	3308      	adds	r3, #8
 8009874:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009876:	693b      	ldr	r3, [r7, #16]
 8009878:	e853 3f00 	ldrex	r3, [r3]
 800987c:	60fb      	str	r3, [r7, #12]
   return(result);
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	f023 0301 	bic.w	r3, r3, #1
 8009884:	64bb      	str	r3, [r7, #72]	; 0x48
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	3308      	adds	r3, #8
 800988c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800988e:	61fa      	str	r2, [r7, #28]
 8009890:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009892:	69b9      	ldr	r1, [r7, #24]
 8009894:	69fa      	ldr	r2, [r7, #28]
 8009896:	e841 2300 	strex	r3, r2, [r1]
 800989a:	617b      	str	r3, [r7, #20]
   return(result);
 800989c:	697b      	ldr	r3, [r7, #20]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d1e5      	bne.n	800986e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	2220      	movs	r2, #32
 80098a6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	2200      	movs	r2, #0
 80098ae:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80098b2:	2303      	movs	r3, #3
 80098b4:	e012      	b.n	80098dc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	2220      	movs	r2, #32
 80098ba:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	2220      	movs	r2, #32
 80098c2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	2200      	movs	r2, #0
 80098ca:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	2200      	movs	r2, #0
 80098d0:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	2200      	movs	r2, #0
 80098d6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80098da:	2300      	movs	r3, #0
}
 80098dc:	4618      	mov	r0, r3
 80098de:	3758      	adds	r7, #88	; 0x58
 80098e0:	46bd      	mov	sp, r7
 80098e2:	bd80      	pop	{r7, pc}

080098e4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80098e4:	b580      	push	{r7, lr}
 80098e6:	b084      	sub	sp, #16
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	60f8      	str	r0, [r7, #12]
 80098ec:	60b9      	str	r1, [r7, #8]
 80098ee:	603b      	str	r3, [r7, #0]
 80098f0:	4613      	mov	r3, r2
 80098f2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80098f4:	e049      	b.n	800998a <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80098f6:	69bb      	ldr	r3, [r7, #24]
 80098f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098fc:	d045      	beq.n	800998a <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80098fe:	f7fa f8df 	bl	8003ac0 <HAL_GetTick>
 8009902:	4602      	mov	r2, r0
 8009904:	683b      	ldr	r3, [r7, #0]
 8009906:	1ad3      	subs	r3, r2, r3
 8009908:	69ba      	ldr	r2, [r7, #24]
 800990a:	429a      	cmp	r2, r3
 800990c:	d302      	bcc.n	8009914 <UART_WaitOnFlagUntilTimeout+0x30>
 800990e:	69bb      	ldr	r3, [r7, #24]
 8009910:	2b00      	cmp	r3, #0
 8009912:	d101      	bne.n	8009918 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009914:	2303      	movs	r3, #3
 8009916:	e048      	b.n	80099aa <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	f003 0304 	and.w	r3, r3, #4
 8009922:	2b00      	cmp	r3, #0
 8009924:	d031      	beq.n	800998a <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	69db      	ldr	r3, [r3, #28]
 800992c:	f003 0308 	and.w	r3, r3, #8
 8009930:	2b08      	cmp	r3, #8
 8009932:	d110      	bne.n	8009956 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	2208      	movs	r2, #8
 800993a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800993c:	68f8      	ldr	r0, [r7, #12]
 800993e:	f000 f838 	bl	80099b2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	2208      	movs	r2, #8
 8009946:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	2200      	movs	r2, #0
 800994e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8009952:	2301      	movs	r3, #1
 8009954:	e029      	b.n	80099aa <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	69db      	ldr	r3, [r3, #28]
 800995c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009960:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009964:	d111      	bne.n	800998a <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800996e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009970:	68f8      	ldr	r0, [r7, #12]
 8009972:	f000 f81e 	bl	80099b2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	2220      	movs	r2, #32
 800997a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	2200      	movs	r2, #0
 8009982:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8009986:	2303      	movs	r3, #3
 8009988:	e00f      	b.n	80099aa <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	69da      	ldr	r2, [r3, #28]
 8009990:	68bb      	ldr	r3, [r7, #8]
 8009992:	4013      	ands	r3, r2
 8009994:	68ba      	ldr	r2, [r7, #8]
 8009996:	429a      	cmp	r2, r3
 8009998:	bf0c      	ite	eq
 800999a:	2301      	moveq	r3, #1
 800999c:	2300      	movne	r3, #0
 800999e:	b2db      	uxtb	r3, r3
 80099a0:	461a      	mov	r2, r3
 80099a2:	79fb      	ldrb	r3, [r7, #7]
 80099a4:	429a      	cmp	r2, r3
 80099a6:	d0a6      	beq.n	80098f6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80099a8:	2300      	movs	r3, #0
}
 80099aa:	4618      	mov	r0, r3
 80099ac:	3710      	adds	r7, #16
 80099ae:	46bd      	mov	sp, r7
 80099b0:	bd80      	pop	{r7, pc}

080099b2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80099b2:	b480      	push	{r7}
 80099b4:	b095      	sub	sp, #84	; 0x54
 80099b6:	af00      	add	r7, sp, #0
 80099b8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80099c2:	e853 3f00 	ldrex	r3, [r3]
 80099c6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80099c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099ca:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80099ce:	64fb      	str	r3, [r7, #76]	; 0x4c
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	461a      	mov	r2, r3
 80099d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80099d8:	643b      	str	r3, [r7, #64]	; 0x40
 80099da:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099dc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80099de:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80099e0:	e841 2300 	strex	r3, r2, [r1]
 80099e4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80099e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	d1e6      	bne.n	80099ba <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	3308      	adds	r3, #8
 80099f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099f4:	6a3b      	ldr	r3, [r7, #32]
 80099f6:	e853 3f00 	ldrex	r3, [r3]
 80099fa:	61fb      	str	r3, [r7, #28]
   return(result);
 80099fc:	69fb      	ldr	r3, [r7, #28]
 80099fe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009a02:	f023 0301 	bic.w	r3, r3, #1
 8009a06:	64bb      	str	r3, [r7, #72]	; 0x48
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	3308      	adds	r3, #8
 8009a0e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009a10:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009a12:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a14:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009a16:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009a18:	e841 2300 	strex	r3, r2, [r1]
 8009a1c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d1e3      	bne.n	80099ec <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009a28:	2b01      	cmp	r3, #1
 8009a2a:	d118      	bne.n	8009a5e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	e853 3f00 	ldrex	r3, [r3]
 8009a38:	60bb      	str	r3, [r7, #8]
   return(result);
 8009a3a:	68bb      	ldr	r3, [r7, #8]
 8009a3c:	f023 0310 	bic.w	r3, r3, #16
 8009a40:	647b      	str	r3, [r7, #68]	; 0x44
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	461a      	mov	r2, r3
 8009a48:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009a4a:	61bb      	str	r3, [r7, #24]
 8009a4c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a4e:	6979      	ldr	r1, [r7, #20]
 8009a50:	69ba      	ldr	r2, [r7, #24]
 8009a52:	e841 2300 	strex	r3, r2, [r1]
 8009a56:	613b      	str	r3, [r7, #16]
   return(result);
 8009a58:	693b      	ldr	r3, [r7, #16]
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d1e6      	bne.n	8009a2c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	2220      	movs	r2, #32
 8009a62:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	2200      	movs	r2, #0
 8009a6a:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	2200      	movs	r2, #0
 8009a70:	675a      	str	r2, [r3, #116]	; 0x74
}
 8009a72:	bf00      	nop
 8009a74:	3754      	adds	r7, #84	; 0x54
 8009a76:	46bd      	mov	sp, r7
 8009a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a7c:	4770      	bx	lr

08009a7e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009a7e:	b580      	push	{r7, lr}
 8009a80:	b084      	sub	sp, #16
 8009a82:	af00      	add	r7, sp, #0
 8009a84:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a8a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	2200      	movs	r2, #0
 8009a90:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	2200      	movs	r2, #0
 8009a98:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009a9c:	68f8      	ldr	r0, [r7, #12]
 8009a9e:	f7ff fac3 	bl	8009028 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009aa2:	bf00      	nop
 8009aa4:	3710      	adds	r7, #16
 8009aa6:	46bd      	mov	sp, r7
 8009aa8:	bd80      	pop	{r7, pc}

08009aaa <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009aaa:	b580      	push	{r7, lr}
 8009aac:	b088      	sub	sp, #32
 8009aae:	af00      	add	r7, sp, #0
 8009ab0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	e853 3f00 	ldrex	r3, [r3]
 8009abe:	60bb      	str	r3, [r7, #8]
   return(result);
 8009ac0:	68bb      	ldr	r3, [r7, #8]
 8009ac2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009ac6:	61fb      	str	r3, [r7, #28]
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	461a      	mov	r2, r3
 8009ace:	69fb      	ldr	r3, [r7, #28]
 8009ad0:	61bb      	str	r3, [r7, #24]
 8009ad2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ad4:	6979      	ldr	r1, [r7, #20]
 8009ad6:	69ba      	ldr	r2, [r7, #24]
 8009ad8:	e841 2300 	strex	r3, r2, [r1]
 8009adc:	613b      	str	r3, [r7, #16]
   return(result);
 8009ade:	693b      	ldr	r3, [r7, #16]
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d1e6      	bne.n	8009ab2 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	2220      	movs	r2, #32
 8009ae8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	2200      	movs	r2, #0
 8009af0:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009af2:	6878      	ldr	r0, [r7, #4]
 8009af4:	f7ff fa8e 	bl	8009014 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009af8:	bf00      	nop
 8009afa:	3720      	adds	r7, #32
 8009afc:	46bd      	mov	sp, r7
 8009afe:	bd80      	pop	{r7, pc}

08009b00 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009b00:	b480      	push	{r7}
 8009b02:	b083      	sub	sp, #12
 8009b04:	af00      	add	r7, sp, #0
 8009b06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009b08:	bf00      	nop
 8009b0a:	370c      	adds	r7, #12
 8009b0c:	46bd      	mov	sp, r7
 8009b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b12:	4770      	bx	lr

08009b14 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009b14:	b480      	push	{r7}
 8009b16:	b083      	sub	sp, #12
 8009b18:	af00      	add	r7, sp, #0
 8009b1a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009b1c:	bf00      	nop
 8009b1e:	370c      	adds	r7, #12
 8009b20:	46bd      	mov	sp, r7
 8009b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b26:	4770      	bx	lr

08009b28 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009b28:	b480      	push	{r7}
 8009b2a:	b083      	sub	sp, #12
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009b30:	bf00      	nop
 8009b32:	370c      	adds	r7, #12
 8009b34:	46bd      	mov	sp, r7
 8009b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b3a:	4770      	bx	lr

08009b3c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009b3c:	b480      	push	{r7}
 8009b3e:	b085      	sub	sp, #20
 8009b40:	af00      	add	r7, sp, #0
 8009b42:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8009b4a:	2b01      	cmp	r3, #1
 8009b4c:	d101      	bne.n	8009b52 <HAL_UARTEx_DisableFifoMode+0x16>
 8009b4e:	2302      	movs	r3, #2
 8009b50:	e027      	b.n	8009ba2 <HAL_UARTEx_DisableFifoMode+0x66>
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	2201      	movs	r2, #1
 8009b56:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	2224      	movs	r2, #36	; 0x24
 8009b5e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	681a      	ldr	r2, [r3, #0]
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	f022 0201 	bic.w	r2, r2, #1
 8009b78:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8009b80:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	2200      	movs	r2, #0
 8009b86:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	68fa      	ldr	r2, [r7, #12]
 8009b8e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	2220      	movs	r2, #32
 8009b94:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	2200      	movs	r2, #0
 8009b9c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8009ba0:	2300      	movs	r3, #0
}
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	3714      	adds	r7, #20
 8009ba6:	46bd      	mov	sp, r7
 8009ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bac:	4770      	bx	lr

08009bae <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009bae:	b580      	push	{r7, lr}
 8009bb0:	b084      	sub	sp, #16
 8009bb2:	af00      	add	r7, sp, #0
 8009bb4:	6078      	str	r0, [r7, #4]
 8009bb6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8009bbe:	2b01      	cmp	r3, #1
 8009bc0:	d101      	bne.n	8009bc6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009bc2:	2302      	movs	r3, #2
 8009bc4:	e02d      	b.n	8009c22 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	2201      	movs	r2, #1
 8009bca:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	2224      	movs	r2, #36	; 0x24
 8009bd2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	681a      	ldr	r2, [r3, #0]
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	681b      	ldr	r3, [r3, #0]
 8009be8:	f022 0201 	bic.w	r2, r2, #1
 8009bec:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	689b      	ldr	r3, [r3, #8]
 8009bf4:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	683a      	ldr	r2, [r7, #0]
 8009bfe:	430a      	orrs	r2, r1
 8009c00:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009c02:	6878      	ldr	r0, [r7, #4]
 8009c04:	f000 f850 	bl	8009ca8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	68fa      	ldr	r2, [r7, #12]
 8009c0e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	2220      	movs	r2, #32
 8009c14:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	2200      	movs	r2, #0
 8009c1c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8009c20:	2300      	movs	r3, #0
}
 8009c22:	4618      	mov	r0, r3
 8009c24:	3710      	adds	r7, #16
 8009c26:	46bd      	mov	sp, r7
 8009c28:	bd80      	pop	{r7, pc}

08009c2a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009c2a:	b580      	push	{r7, lr}
 8009c2c:	b084      	sub	sp, #16
 8009c2e:	af00      	add	r7, sp, #0
 8009c30:	6078      	str	r0, [r7, #4]
 8009c32:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8009c3a:	2b01      	cmp	r3, #1
 8009c3c:	d101      	bne.n	8009c42 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009c3e:	2302      	movs	r3, #2
 8009c40:	e02d      	b.n	8009c9e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	2201      	movs	r2, #1
 8009c46:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	2224      	movs	r2, #36	; 0x24
 8009c4e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	681a      	ldr	r2, [r3, #0]
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	f022 0201 	bic.w	r2, r2, #1
 8009c68:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	689b      	ldr	r3, [r3, #8]
 8009c70:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	683a      	ldr	r2, [r7, #0]
 8009c7a:	430a      	orrs	r2, r1
 8009c7c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009c7e:	6878      	ldr	r0, [r7, #4]
 8009c80:	f000 f812 	bl	8009ca8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	68fa      	ldr	r2, [r7, #12]
 8009c8a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	2220      	movs	r2, #32
 8009c90:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	2200      	movs	r2, #0
 8009c98:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8009c9c:	2300      	movs	r3, #0
}
 8009c9e:	4618      	mov	r0, r3
 8009ca0:	3710      	adds	r7, #16
 8009ca2:	46bd      	mov	sp, r7
 8009ca4:	bd80      	pop	{r7, pc}
	...

08009ca8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009ca8:	b480      	push	{r7}
 8009caa:	b085      	sub	sp, #20
 8009cac:	af00      	add	r7, sp, #0
 8009cae:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d108      	bne.n	8009cca <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	2201      	movs	r2, #1
 8009cbc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	2201      	movs	r2, #1
 8009cc4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009cc8:	e031      	b.n	8009d2e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009cca:	2308      	movs	r3, #8
 8009ccc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009cce:	2308      	movs	r3, #8
 8009cd0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	689b      	ldr	r3, [r3, #8]
 8009cd8:	0e5b      	lsrs	r3, r3, #25
 8009cda:	b2db      	uxtb	r3, r3
 8009cdc:	f003 0307 	and.w	r3, r3, #7
 8009ce0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	689b      	ldr	r3, [r3, #8]
 8009ce8:	0f5b      	lsrs	r3, r3, #29
 8009cea:	b2db      	uxtb	r3, r3
 8009cec:	f003 0307 	and.w	r3, r3, #7
 8009cf0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009cf2:	7bbb      	ldrb	r3, [r7, #14]
 8009cf4:	7b3a      	ldrb	r2, [r7, #12]
 8009cf6:	4911      	ldr	r1, [pc, #68]	; (8009d3c <UARTEx_SetNbDataToProcess+0x94>)
 8009cf8:	5c8a      	ldrb	r2, [r1, r2]
 8009cfa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009cfe:	7b3a      	ldrb	r2, [r7, #12]
 8009d00:	490f      	ldr	r1, [pc, #60]	; (8009d40 <UARTEx_SetNbDataToProcess+0x98>)
 8009d02:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009d04:	fb93 f3f2 	sdiv	r3, r3, r2
 8009d08:	b29a      	uxth	r2, r3
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009d10:	7bfb      	ldrb	r3, [r7, #15]
 8009d12:	7b7a      	ldrb	r2, [r7, #13]
 8009d14:	4909      	ldr	r1, [pc, #36]	; (8009d3c <UARTEx_SetNbDataToProcess+0x94>)
 8009d16:	5c8a      	ldrb	r2, [r1, r2]
 8009d18:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009d1c:	7b7a      	ldrb	r2, [r7, #13]
 8009d1e:	4908      	ldr	r1, [pc, #32]	; (8009d40 <UARTEx_SetNbDataToProcess+0x98>)
 8009d20:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009d22:	fb93 f3f2 	sdiv	r3, r3, r2
 8009d26:	b29a      	uxth	r2, r3
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8009d2e:	bf00      	nop
 8009d30:	3714      	adds	r7, #20
 8009d32:	46bd      	mov	sp, r7
 8009d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d38:	4770      	bx	lr
 8009d3a:	bf00      	nop
 8009d3c:	0800a80c 	.word	0x0800a80c
 8009d40:	0800a814 	.word	0x0800a814

08009d44 <sniprintf>:
 8009d44:	b40c      	push	{r2, r3}
 8009d46:	b530      	push	{r4, r5, lr}
 8009d48:	4b17      	ldr	r3, [pc, #92]	; (8009da8 <sniprintf+0x64>)
 8009d4a:	1e0c      	subs	r4, r1, #0
 8009d4c:	681d      	ldr	r5, [r3, #0]
 8009d4e:	b09d      	sub	sp, #116	; 0x74
 8009d50:	da08      	bge.n	8009d64 <sniprintf+0x20>
 8009d52:	238b      	movs	r3, #139	; 0x8b
 8009d54:	602b      	str	r3, [r5, #0]
 8009d56:	f04f 30ff 	mov.w	r0, #4294967295
 8009d5a:	b01d      	add	sp, #116	; 0x74
 8009d5c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009d60:	b002      	add	sp, #8
 8009d62:	4770      	bx	lr
 8009d64:	f44f 7302 	mov.w	r3, #520	; 0x208
 8009d68:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009d6c:	bf14      	ite	ne
 8009d6e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009d72:	4623      	moveq	r3, r4
 8009d74:	9304      	str	r3, [sp, #16]
 8009d76:	9307      	str	r3, [sp, #28]
 8009d78:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009d7c:	9002      	str	r0, [sp, #8]
 8009d7e:	9006      	str	r0, [sp, #24]
 8009d80:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009d84:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009d86:	ab21      	add	r3, sp, #132	; 0x84
 8009d88:	a902      	add	r1, sp, #8
 8009d8a:	4628      	mov	r0, r5
 8009d8c:	9301      	str	r3, [sp, #4]
 8009d8e:	f000 f9a1 	bl	800a0d4 <_svfiprintf_r>
 8009d92:	1c43      	adds	r3, r0, #1
 8009d94:	bfbc      	itt	lt
 8009d96:	238b      	movlt	r3, #139	; 0x8b
 8009d98:	602b      	strlt	r3, [r5, #0]
 8009d9a:	2c00      	cmp	r4, #0
 8009d9c:	d0dd      	beq.n	8009d5a <sniprintf+0x16>
 8009d9e:	9b02      	ldr	r3, [sp, #8]
 8009da0:	2200      	movs	r2, #0
 8009da2:	701a      	strb	r2, [r3, #0]
 8009da4:	e7d9      	b.n	8009d5a <sniprintf+0x16>
 8009da6:	bf00      	nop
 8009da8:	20000094 	.word	0x20000094

08009dac <memset>:
 8009dac:	4402      	add	r2, r0
 8009dae:	4603      	mov	r3, r0
 8009db0:	4293      	cmp	r3, r2
 8009db2:	d100      	bne.n	8009db6 <memset+0xa>
 8009db4:	4770      	bx	lr
 8009db6:	f803 1b01 	strb.w	r1, [r3], #1
 8009dba:	e7f9      	b.n	8009db0 <memset+0x4>

08009dbc <__errno>:
 8009dbc:	4b01      	ldr	r3, [pc, #4]	; (8009dc4 <__errno+0x8>)
 8009dbe:	6818      	ldr	r0, [r3, #0]
 8009dc0:	4770      	bx	lr
 8009dc2:	bf00      	nop
 8009dc4:	20000094 	.word	0x20000094

08009dc8 <__libc_init_array>:
 8009dc8:	b570      	push	{r4, r5, r6, lr}
 8009dca:	4d0d      	ldr	r5, [pc, #52]	; (8009e00 <__libc_init_array+0x38>)
 8009dcc:	4c0d      	ldr	r4, [pc, #52]	; (8009e04 <__libc_init_array+0x3c>)
 8009dce:	1b64      	subs	r4, r4, r5
 8009dd0:	10a4      	asrs	r4, r4, #2
 8009dd2:	2600      	movs	r6, #0
 8009dd4:	42a6      	cmp	r6, r4
 8009dd6:	d109      	bne.n	8009dec <__libc_init_array+0x24>
 8009dd8:	4d0b      	ldr	r5, [pc, #44]	; (8009e08 <__libc_init_array+0x40>)
 8009dda:	4c0c      	ldr	r4, [pc, #48]	; (8009e0c <__libc_init_array+0x44>)
 8009ddc:	f000 fca4 	bl	800a728 <_init>
 8009de0:	1b64      	subs	r4, r4, r5
 8009de2:	10a4      	asrs	r4, r4, #2
 8009de4:	2600      	movs	r6, #0
 8009de6:	42a6      	cmp	r6, r4
 8009de8:	d105      	bne.n	8009df6 <__libc_init_array+0x2e>
 8009dea:	bd70      	pop	{r4, r5, r6, pc}
 8009dec:	f855 3b04 	ldr.w	r3, [r5], #4
 8009df0:	4798      	blx	r3
 8009df2:	3601      	adds	r6, #1
 8009df4:	e7ee      	b.n	8009dd4 <__libc_init_array+0xc>
 8009df6:	f855 3b04 	ldr.w	r3, [r5], #4
 8009dfa:	4798      	blx	r3
 8009dfc:	3601      	adds	r6, #1
 8009dfe:	e7f2      	b.n	8009de6 <__libc_init_array+0x1e>
 8009e00:	0800a858 	.word	0x0800a858
 8009e04:	0800a858 	.word	0x0800a858
 8009e08:	0800a858 	.word	0x0800a858
 8009e0c:	0800a85c 	.word	0x0800a85c

08009e10 <__retarget_lock_acquire_recursive>:
 8009e10:	4770      	bx	lr

08009e12 <__retarget_lock_release_recursive>:
 8009e12:	4770      	bx	lr

08009e14 <memcpy>:
 8009e14:	440a      	add	r2, r1
 8009e16:	4291      	cmp	r1, r2
 8009e18:	f100 33ff 	add.w	r3, r0, #4294967295
 8009e1c:	d100      	bne.n	8009e20 <memcpy+0xc>
 8009e1e:	4770      	bx	lr
 8009e20:	b510      	push	{r4, lr}
 8009e22:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009e26:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009e2a:	4291      	cmp	r1, r2
 8009e2c:	d1f9      	bne.n	8009e22 <memcpy+0xe>
 8009e2e:	bd10      	pop	{r4, pc}

08009e30 <_free_r>:
 8009e30:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009e32:	2900      	cmp	r1, #0
 8009e34:	d044      	beq.n	8009ec0 <_free_r+0x90>
 8009e36:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009e3a:	9001      	str	r0, [sp, #4]
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	f1a1 0404 	sub.w	r4, r1, #4
 8009e42:	bfb8      	it	lt
 8009e44:	18e4      	addlt	r4, r4, r3
 8009e46:	f000 f8df 	bl	800a008 <__malloc_lock>
 8009e4a:	4a1e      	ldr	r2, [pc, #120]	; (8009ec4 <_free_r+0x94>)
 8009e4c:	9801      	ldr	r0, [sp, #4]
 8009e4e:	6813      	ldr	r3, [r2, #0]
 8009e50:	b933      	cbnz	r3, 8009e60 <_free_r+0x30>
 8009e52:	6063      	str	r3, [r4, #4]
 8009e54:	6014      	str	r4, [r2, #0]
 8009e56:	b003      	add	sp, #12
 8009e58:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009e5c:	f000 b8da 	b.w	800a014 <__malloc_unlock>
 8009e60:	42a3      	cmp	r3, r4
 8009e62:	d908      	bls.n	8009e76 <_free_r+0x46>
 8009e64:	6825      	ldr	r5, [r4, #0]
 8009e66:	1961      	adds	r1, r4, r5
 8009e68:	428b      	cmp	r3, r1
 8009e6a:	bf01      	itttt	eq
 8009e6c:	6819      	ldreq	r1, [r3, #0]
 8009e6e:	685b      	ldreq	r3, [r3, #4]
 8009e70:	1949      	addeq	r1, r1, r5
 8009e72:	6021      	streq	r1, [r4, #0]
 8009e74:	e7ed      	b.n	8009e52 <_free_r+0x22>
 8009e76:	461a      	mov	r2, r3
 8009e78:	685b      	ldr	r3, [r3, #4]
 8009e7a:	b10b      	cbz	r3, 8009e80 <_free_r+0x50>
 8009e7c:	42a3      	cmp	r3, r4
 8009e7e:	d9fa      	bls.n	8009e76 <_free_r+0x46>
 8009e80:	6811      	ldr	r1, [r2, #0]
 8009e82:	1855      	adds	r5, r2, r1
 8009e84:	42a5      	cmp	r5, r4
 8009e86:	d10b      	bne.n	8009ea0 <_free_r+0x70>
 8009e88:	6824      	ldr	r4, [r4, #0]
 8009e8a:	4421      	add	r1, r4
 8009e8c:	1854      	adds	r4, r2, r1
 8009e8e:	42a3      	cmp	r3, r4
 8009e90:	6011      	str	r1, [r2, #0]
 8009e92:	d1e0      	bne.n	8009e56 <_free_r+0x26>
 8009e94:	681c      	ldr	r4, [r3, #0]
 8009e96:	685b      	ldr	r3, [r3, #4]
 8009e98:	6053      	str	r3, [r2, #4]
 8009e9a:	440c      	add	r4, r1
 8009e9c:	6014      	str	r4, [r2, #0]
 8009e9e:	e7da      	b.n	8009e56 <_free_r+0x26>
 8009ea0:	d902      	bls.n	8009ea8 <_free_r+0x78>
 8009ea2:	230c      	movs	r3, #12
 8009ea4:	6003      	str	r3, [r0, #0]
 8009ea6:	e7d6      	b.n	8009e56 <_free_r+0x26>
 8009ea8:	6825      	ldr	r5, [r4, #0]
 8009eaa:	1961      	adds	r1, r4, r5
 8009eac:	428b      	cmp	r3, r1
 8009eae:	bf04      	itt	eq
 8009eb0:	6819      	ldreq	r1, [r3, #0]
 8009eb2:	685b      	ldreq	r3, [r3, #4]
 8009eb4:	6063      	str	r3, [r4, #4]
 8009eb6:	bf04      	itt	eq
 8009eb8:	1949      	addeq	r1, r1, r5
 8009eba:	6021      	streq	r1, [r4, #0]
 8009ebc:	6054      	str	r4, [r2, #4]
 8009ebe:	e7ca      	b.n	8009e56 <_free_r+0x26>
 8009ec0:	b003      	add	sp, #12
 8009ec2:	bd30      	pop	{r4, r5, pc}
 8009ec4:	2000143c 	.word	0x2000143c

08009ec8 <sbrk_aligned>:
 8009ec8:	b570      	push	{r4, r5, r6, lr}
 8009eca:	4e0e      	ldr	r6, [pc, #56]	; (8009f04 <sbrk_aligned+0x3c>)
 8009ecc:	460c      	mov	r4, r1
 8009ece:	6831      	ldr	r1, [r6, #0]
 8009ed0:	4605      	mov	r5, r0
 8009ed2:	b911      	cbnz	r1, 8009eda <sbrk_aligned+0x12>
 8009ed4:	f000 fba6 	bl	800a624 <_sbrk_r>
 8009ed8:	6030      	str	r0, [r6, #0]
 8009eda:	4621      	mov	r1, r4
 8009edc:	4628      	mov	r0, r5
 8009ede:	f000 fba1 	bl	800a624 <_sbrk_r>
 8009ee2:	1c43      	adds	r3, r0, #1
 8009ee4:	d00a      	beq.n	8009efc <sbrk_aligned+0x34>
 8009ee6:	1cc4      	adds	r4, r0, #3
 8009ee8:	f024 0403 	bic.w	r4, r4, #3
 8009eec:	42a0      	cmp	r0, r4
 8009eee:	d007      	beq.n	8009f00 <sbrk_aligned+0x38>
 8009ef0:	1a21      	subs	r1, r4, r0
 8009ef2:	4628      	mov	r0, r5
 8009ef4:	f000 fb96 	bl	800a624 <_sbrk_r>
 8009ef8:	3001      	adds	r0, #1
 8009efa:	d101      	bne.n	8009f00 <sbrk_aligned+0x38>
 8009efc:	f04f 34ff 	mov.w	r4, #4294967295
 8009f00:	4620      	mov	r0, r4
 8009f02:	bd70      	pop	{r4, r5, r6, pc}
 8009f04:	20001440 	.word	0x20001440

08009f08 <_malloc_r>:
 8009f08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f0c:	1ccd      	adds	r5, r1, #3
 8009f0e:	f025 0503 	bic.w	r5, r5, #3
 8009f12:	3508      	adds	r5, #8
 8009f14:	2d0c      	cmp	r5, #12
 8009f16:	bf38      	it	cc
 8009f18:	250c      	movcc	r5, #12
 8009f1a:	2d00      	cmp	r5, #0
 8009f1c:	4607      	mov	r7, r0
 8009f1e:	db01      	blt.n	8009f24 <_malloc_r+0x1c>
 8009f20:	42a9      	cmp	r1, r5
 8009f22:	d905      	bls.n	8009f30 <_malloc_r+0x28>
 8009f24:	230c      	movs	r3, #12
 8009f26:	603b      	str	r3, [r7, #0]
 8009f28:	2600      	movs	r6, #0
 8009f2a:	4630      	mov	r0, r6
 8009f2c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009f30:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800a004 <_malloc_r+0xfc>
 8009f34:	f000 f868 	bl	800a008 <__malloc_lock>
 8009f38:	f8d8 3000 	ldr.w	r3, [r8]
 8009f3c:	461c      	mov	r4, r3
 8009f3e:	bb5c      	cbnz	r4, 8009f98 <_malloc_r+0x90>
 8009f40:	4629      	mov	r1, r5
 8009f42:	4638      	mov	r0, r7
 8009f44:	f7ff ffc0 	bl	8009ec8 <sbrk_aligned>
 8009f48:	1c43      	adds	r3, r0, #1
 8009f4a:	4604      	mov	r4, r0
 8009f4c:	d155      	bne.n	8009ffa <_malloc_r+0xf2>
 8009f4e:	f8d8 4000 	ldr.w	r4, [r8]
 8009f52:	4626      	mov	r6, r4
 8009f54:	2e00      	cmp	r6, #0
 8009f56:	d145      	bne.n	8009fe4 <_malloc_r+0xdc>
 8009f58:	2c00      	cmp	r4, #0
 8009f5a:	d048      	beq.n	8009fee <_malloc_r+0xe6>
 8009f5c:	6823      	ldr	r3, [r4, #0]
 8009f5e:	4631      	mov	r1, r6
 8009f60:	4638      	mov	r0, r7
 8009f62:	eb04 0903 	add.w	r9, r4, r3
 8009f66:	f000 fb5d 	bl	800a624 <_sbrk_r>
 8009f6a:	4581      	cmp	r9, r0
 8009f6c:	d13f      	bne.n	8009fee <_malloc_r+0xe6>
 8009f6e:	6821      	ldr	r1, [r4, #0]
 8009f70:	1a6d      	subs	r5, r5, r1
 8009f72:	4629      	mov	r1, r5
 8009f74:	4638      	mov	r0, r7
 8009f76:	f7ff ffa7 	bl	8009ec8 <sbrk_aligned>
 8009f7a:	3001      	adds	r0, #1
 8009f7c:	d037      	beq.n	8009fee <_malloc_r+0xe6>
 8009f7e:	6823      	ldr	r3, [r4, #0]
 8009f80:	442b      	add	r3, r5
 8009f82:	6023      	str	r3, [r4, #0]
 8009f84:	f8d8 3000 	ldr.w	r3, [r8]
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d038      	beq.n	8009ffe <_malloc_r+0xf6>
 8009f8c:	685a      	ldr	r2, [r3, #4]
 8009f8e:	42a2      	cmp	r2, r4
 8009f90:	d12b      	bne.n	8009fea <_malloc_r+0xe2>
 8009f92:	2200      	movs	r2, #0
 8009f94:	605a      	str	r2, [r3, #4]
 8009f96:	e00f      	b.n	8009fb8 <_malloc_r+0xb0>
 8009f98:	6822      	ldr	r2, [r4, #0]
 8009f9a:	1b52      	subs	r2, r2, r5
 8009f9c:	d41f      	bmi.n	8009fde <_malloc_r+0xd6>
 8009f9e:	2a0b      	cmp	r2, #11
 8009fa0:	d917      	bls.n	8009fd2 <_malloc_r+0xca>
 8009fa2:	1961      	adds	r1, r4, r5
 8009fa4:	42a3      	cmp	r3, r4
 8009fa6:	6025      	str	r5, [r4, #0]
 8009fa8:	bf18      	it	ne
 8009faa:	6059      	strne	r1, [r3, #4]
 8009fac:	6863      	ldr	r3, [r4, #4]
 8009fae:	bf08      	it	eq
 8009fb0:	f8c8 1000 	streq.w	r1, [r8]
 8009fb4:	5162      	str	r2, [r4, r5]
 8009fb6:	604b      	str	r3, [r1, #4]
 8009fb8:	4638      	mov	r0, r7
 8009fba:	f104 060b 	add.w	r6, r4, #11
 8009fbe:	f000 f829 	bl	800a014 <__malloc_unlock>
 8009fc2:	f026 0607 	bic.w	r6, r6, #7
 8009fc6:	1d23      	adds	r3, r4, #4
 8009fc8:	1af2      	subs	r2, r6, r3
 8009fca:	d0ae      	beq.n	8009f2a <_malloc_r+0x22>
 8009fcc:	1b9b      	subs	r3, r3, r6
 8009fce:	50a3      	str	r3, [r4, r2]
 8009fd0:	e7ab      	b.n	8009f2a <_malloc_r+0x22>
 8009fd2:	42a3      	cmp	r3, r4
 8009fd4:	6862      	ldr	r2, [r4, #4]
 8009fd6:	d1dd      	bne.n	8009f94 <_malloc_r+0x8c>
 8009fd8:	f8c8 2000 	str.w	r2, [r8]
 8009fdc:	e7ec      	b.n	8009fb8 <_malloc_r+0xb0>
 8009fde:	4623      	mov	r3, r4
 8009fe0:	6864      	ldr	r4, [r4, #4]
 8009fe2:	e7ac      	b.n	8009f3e <_malloc_r+0x36>
 8009fe4:	4634      	mov	r4, r6
 8009fe6:	6876      	ldr	r6, [r6, #4]
 8009fe8:	e7b4      	b.n	8009f54 <_malloc_r+0x4c>
 8009fea:	4613      	mov	r3, r2
 8009fec:	e7cc      	b.n	8009f88 <_malloc_r+0x80>
 8009fee:	230c      	movs	r3, #12
 8009ff0:	603b      	str	r3, [r7, #0]
 8009ff2:	4638      	mov	r0, r7
 8009ff4:	f000 f80e 	bl	800a014 <__malloc_unlock>
 8009ff8:	e797      	b.n	8009f2a <_malloc_r+0x22>
 8009ffa:	6025      	str	r5, [r4, #0]
 8009ffc:	e7dc      	b.n	8009fb8 <_malloc_r+0xb0>
 8009ffe:	605b      	str	r3, [r3, #4]
 800a000:	deff      	udf	#255	; 0xff
 800a002:	bf00      	nop
 800a004:	2000143c 	.word	0x2000143c

0800a008 <__malloc_lock>:
 800a008:	4801      	ldr	r0, [pc, #4]	; (800a010 <__malloc_lock+0x8>)
 800a00a:	f7ff bf01 	b.w	8009e10 <__retarget_lock_acquire_recursive>
 800a00e:	bf00      	nop
 800a010:	20001438 	.word	0x20001438

0800a014 <__malloc_unlock>:
 800a014:	4801      	ldr	r0, [pc, #4]	; (800a01c <__malloc_unlock+0x8>)
 800a016:	f7ff befc 	b.w	8009e12 <__retarget_lock_release_recursive>
 800a01a:	bf00      	nop
 800a01c:	20001438 	.word	0x20001438

0800a020 <__ssputs_r>:
 800a020:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a024:	688e      	ldr	r6, [r1, #8]
 800a026:	461f      	mov	r7, r3
 800a028:	42be      	cmp	r6, r7
 800a02a:	680b      	ldr	r3, [r1, #0]
 800a02c:	4682      	mov	sl, r0
 800a02e:	460c      	mov	r4, r1
 800a030:	4690      	mov	r8, r2
 800a032:	d82c      	bhi.n	800a08e <__ssputs_r+0x6e>
 800a034:	898a      	ldrh	r2, [r1, #12]
 800a036:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a03a:	d026      	beq.n	800a08a <__ssputs_r+0x6a>
 800a03c:	6965      	ldr	r5, [r4, #20]
 800a03e:	6909      	ldr	r1, [r1, #16]
 800a040:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a044:	eba3 0901 	sub.w	r9, r3, r1
 800a048:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a04c:	1c7b      	adds	r3, r7, #1
 800a04e:	444b      	add	r3, r9
 800a050:	106d      	asrs	r5, r5, #1
 800a052:	429d      	cmp	r5, r3
 800a054:	bf38      	it	cc
 800a056:	461d      	movcc	r5, r3
 800a058:	0553      	lsls	r3, r2, #21
 800a05a:	d527      	bpl.n	800a0ac <__ssputs_r+0x8c>
 800a05c:	4629      	mov	r1, r5
 800a05e:	f7ff ff53 	bl	8009f08 <_malloc_r>
 800a062:	4606      	mov	r6, r0
 800a064:	b360      	cbz	r0, 800a0c0 <__ssputs_r+0xa0>
 800a066:	6921      	ldr	r1, [r4, #16]
 800a068:	464a      	mov	r2, r9
 800a06a:	f7ff fed3 	bl	8009e14 <memcpy>
 800a06e:	89a3      	ldrh	r3, [r4, #12]
 800a070:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a074:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a078:	81a3      	strh	r3, [r4, #12]
 800a07a:	6126      	str	r6, [r4, #16]
 800a07c:	6165      	str	r5, [r4, #20]
 800a07e:	444e      	add	r6, r9
 800a080:	eba5 0509 	sub.w	r5, r5, r9
 800a084:	6026      	str	r6, [r4, #0]
 800a086:	60a5      	str	r5, [r4, #8]
 800a088:	463e      	mov	r6, r7
 800a08a:	42be      	cmp	r6, r7
 800a08c:	d900      	bls.n	800a090 <__ssputs_r+0x70>
 800a08e:	463e      	mov	r6, r7
 800a090:	6820      	ldr	r0, [r4, #0]
 800a092:	4632      	mov	r2, r6
 800a094:	4641      	mov	r1, r8
 800a096:	f000 faab 	bl	800a5f0 <memmove>
 800a09a:	68a3      	ldr	r3, [r4, #8]
 800a09c:	1b9b      	subs	r3, r3, r6
 800a09e:	60a3      	str	r3, [r4, #8]
 800a0a0:	6823      	ldr	r3, [r4, #0]
 800a0a2:	4433      	add	r3, r6
 800a0a4:	6023      	str	r3, [r4, #0]
 800a0a6:	2000      	movs	r0, #0
 800a0a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0ac:	462a      	mov	r2, r5
 800a0ae:	f000 fac9 	bl	800a644 <_realloc_r>
 800a0b2:	4606      	mov	r6, r0
 800a0b4:	2800      	cmp	r0, #0
 800a0b6:	d1e0      	bne.n	800a07a <__ssputs_r+0x5a>
 800a0b8:	6921      	ldr	r1, [r4, #16]
 800a0ba:	4650      	mov	r0, sl
 800a0bc:	f7ff feb8 	bl	8009e30 <_free_r>
 800a0c0:	230c      	movs	r3, #12
 800a0c2:	f8ca 3000 	str.w	r3, [sl]
 800a0c6:	89a3      	ldrh	r3, [r4, #12]
 800a0c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a0cc:	81a3      	strh	r3, [r4, #12]
 800a0ce:	f04f 30ff 	mov.w	r0, #4294967295
 800a0d2:	e7e9      	b.n	800a0a8 <__ssputs_r+0x88>

0800a0d4 <_svfiprintf_r>:
 800a0d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0d8:	4698      	mov	r8, r3
 800a0da:	898b      	ldrh	r3, [r1, #12]
 800a0dc:	061b      	lsls	r3, r3, #24
 800a0de:	b09d      	sub	sp, #116	; 0x74
 800a0e0:	4607      	mov	r7, r0
 800a0e2:	460d      	mov	r5, r1
 800a0e4:	4614      	mov	r4, r2
 800a0e6:	d50e      	bpl.n	800a106 <_svfiprintf_r+0x32>
 800a0e8:	690b      	ldr	r3, [r1, #16]
 800a0ea:	b963      	cbnz	r3, 800a106 <_svfiprintf_r+0x32>
 800a0ec:	2140      	movs	r1, #64	; 0x40
 800a0ee:	f7ff ff0b 	bl	8009f08 <_malloc_r>
 800a0f2:	6028      	str	r0, [r5, #0]
 800a0f4:	6128      	str	r0, [r5, #16]
 800a0f6:	b920      	cbnz	r0, 800a102 <_svfiprintf_r+0x2e>
 800a0f8:	230c      	movs	r3, #12
 800a0fa:	603b      	str	r3, [r7, #0]
 800a0fc:	f04f 30ff 	mov.w	r0, #4294967295
 800a100:	e0d0      	b.n	800a2a4 <_svfiprintf_r+0x1d0>
 800a102:	2340      	movs	r3, #64	; 0x40
 800a104:	616b      	str	r3, [r5, #20]
 800a106:	2300      	movs	r3, #0
 800a108:	9309      	str	r3, [sp, #36]	; 0x24
 800a10a:	2320      	movs	r3, #32
 800a10c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a110:	f8cd 800c 	str.w	r8, [sp, #12]
 800a114:	2330      	movs	r3, #48	; 0x30
 800a116:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a2bc <_svfiprintf_r+0x1e8>
 800a11a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a11e:	f04f 0901 	mov.w	r9, #1
 800a122:	4623      	mov	r3, r4
 800a124:	469a      	mov	sl, r3
 800a126:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a12a:	b10a      	cbz	r2, 800a130 <_svfiprintf_r+0x5c>
 800a12c:	2a25      	cmp	r2, #37	; 0x25
 800a12e:	d1f9      	bne.n	800a124 <_svfiprintf_r+0x50>
 800a130:	ebba 0b04 	subs.w	fp, sl, r4
 800a134:	d00b      	beq.n	800a14e <_svfiprintf_r+0x7a>
 800a136:	465b      	mov	r3, fp
 800a138:	4622      	mov	r2, r4
 800a13a:	4629      	mov	r1, r5
 800a13c:	4638      	mov	r0, r7
 800a13e:	f7ff ff6f 	bl	800a020 <__ssputs_r>
 800a142:	3001      	adds	r0, #1
 800a144:	f000 80a9 	beq.w	800a29a <_svfiprintf_r+0x1c6>
 800a148:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a14a:	445a      	add	r2, fp
 800a14c:	9209      	str	r2, [sp, #36]	; 0x24
 800a14e:	f89a 3000 	ldrb.w	r3, [sl]
 800a152:	2b00      	cmp	r3, #0
 800a154:	f000 80a1 	beq.w	800a29a <_svfiprintf_r+0x1c6>
 800a158:	2300      	movs	r3, #0
 800a15a:	f04f 32ff 	mov.w	r2, #4294967295
 800a15e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a162:	f10a 0a01 	add.w	sl, sl, #1
 800a166:	9304      	str	r3, [sp, #16]
 800a168:	9307      	str	r3, [sp, #28]
 800a16a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a16e:	931a      	str	r3, [sp, #104]	; 0x68
 800a170:	4654      	mov	r4, sl
 800a172:	2205      	movs	r2, #5
 800a174:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a178:	4850      	ldr	r0, [pc, #320]	; (800a2bc <_svfiprintf_r+0x1e8>)
 800a17a:	f7f6 f849 	bl	8000210 <memchr>
 800a17e:	9a04      	ldr	r2, [sp, #16]
 800a180:	b9d8      	cbnz	r0, 800a1ba <_svfiprintf_r+0xe6>
 800a182:	06d0      	lsls	r0, r2, #27
 800a184:	bf44      	itt	mi
 800a186:	2320      	movmi	r3, #32
 800a188:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a18c:	0711      	lsls	r1, r2, #28
 800a18e:	bf44      	itt	mi
 800a190:	232b      	movmi	r3, #43	; 0x2b
 800a192:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a196:	f89a 3000 	ldrb.w	r3, [sl]
 800a19a:	2b2a      	cmp	r3, #42	; 0x2a
 800a19c:	d015      	beq.n	800a1ca <_svfiprintf_r+0xf6>
 800a19e:	9a07      	ldr	r2, [sp, #28]
 800a1a0:	4654      	mov	r4, sl
 800a1a2:	2000      	movs	r0, #0
 800a1a4:	f04f 0c0a 	mov.w	ip, #10
 800a1a8:	4621      	mov	r1, r4
 800a1aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a1ae:	3b30      	subs	r3, #48	; 0x30
 800a1b0:	2b09      	cmp	r3, #9
 800a1b2:	d94d      	bls.n	800a250 <_svfiprintf_r+0x17c>
 800a1b4:	b1b0      	cbz	r0, 800a1e4 <_svfiprintf_r+0x110>
 800a1b6:	9207      	str	r2, [sp, #28]
 800a1b8:	e014      	b.n	800a1e4 <_svfiprintf_r+0x110>
 800a1ba:	eba0 0308 	sub.w	r3, r0, r8
 800a1be:	fa09 f303 	lsl.w	r3, r9, r3
 800a1c2:	4313      	orrs	r3, r2
 800a1c4:	9304      	str	r3, [sp, #16]
 800a1c6:	46a2      	mov	sl, r4
 800a1c8:	e7d2      	b.n	800a170 <_svfiprintf_r+0x9c>
 800a1ca:	9b03      	ldr	r3, [sp, #12]
 800a1cc:	1d19      	adds	r1, r3, #4
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	9103      	str	r1, [sp, #12]
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	bfbb      	ittet	lt
 800a1d6:	425b      	neglt	r3, r3
 800a1d8:	f042 0202 	orrlt.w	r2, r2, #2
 800a1dc:	9307      	strge	r3, [sp, #28]
 800a1de:	9307      	strlt	r3, [sp, #28]
 800a1e0:	bfb8      	it	lt
 800a1e2:	9204      	strlt	r2, [sp, #16]
 800a1e4:	7823      	ldrb	r3, [r4, #0]
 800a1e6:	2b2e      	cmp	r3, #46	; 0x2e
 800a1e8:	d10c      	bne.n	800a204 <_svfiprintf_r+0x130>
 800a1ea:	7863      	ldrb	r3, [r4, #1]
 800a1ec:	2b2a      	cmp	r3, #42	; 0x2a
 800a1ee:	d134      	bne.n	800a25a <_svfiprintf_r+0x186>
 800a1f0:	9b03      	ldr	r3, [sp, #12]
 800a1f2:	1d1a      	adds	r2, r3, #4
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	9203      	str	r2, [sp, #12]
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	bfb8      	it	lt
 800a1fc:	f04f 33ff 	movlt.w	r3, #4294967295
 800a200:	3402      	adds	r4, #2
 800a202:	9305      	str	r3, [sp, #20]
 800a204:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800a2cc <_svfiprintf_r+0x1f8>
 800a208:	7821      	ldrb	r1, [r4, #0]
 800a20a:	2203      	movs	r2, #3
 800a20c:	4650      	mov	r0, sl
 800a20e:	f7f5 ffff 	bl	8000210 <memchr>
 800a212:	b138      	cbz	r0, 800a224 <_svfiprintf_r+0x150>
 800a214:	9b04      	ldr	r3, [sp, #16]
 800a216:	eba0 000a 	sub.w	r0, r0, sl
 800a21a:	2240      	movs	r2, #64	; 0x40
 800a21c:	4082      	lsls	r2, r0
 800a21e:	4313      	orrs	r3, r2
 800a220:	3401      	adds	r4, #1
 800a222:	9304      	str	r3, [sp, #16]
 800a224:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a228:	4825      	ldr	r0, [pc, #148]	; (800a2c0 <_svfiprintf_r+0x1ec>)
 800a22a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a22e:	2206      	movs	r2, #6
 800a230:	f7f5 ffee 	bl	8000210 <memchr>
 800a234:	2800      	cmp	r0, #0
 800a236:	d038      	beq.n	800a2aa <_svfiprintf_r+0x1d6>
 800a238:	4b22      	ldr	r3, [pc, #136]	; (800a2c4 <_svfiprintf_r+0x1f0>)
 800a23a:	bb1b      	cbnz	r3, 800a284 <_svfiprintf_r+0x1b0>
 800a23c:	9b03      	ldr	r3, [sp, #12]
 800a23e:	3307      	adds	r3, #7
 800a240:	f023 0307 	bic.w	r3, r3, #7
 800a244:	3308      	adds	r3, #8
 800a246:	9303      	str	r3, [sp, #12]
 800a248:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a24a:	4433      	add	r3, r6
 800a24c:	9309      	str	r3, [sp, #36]	; 0x24
 800a24e:	e768      	b.n	800a122 <_svfiprintf_r+0x4e>
 800a250:	fb0c 3202 	mla	r2, ip, r2, r3
 800a254:	460c      	mov	r4, r1
 800a256:	2001      	movs	r0, #1
 800a258:	e7a6      	b.n	800a1a8 <_svfiprintf_r+0xd4>
 800a25a:	2300      	movs	r3, #0
 800a25c:	3401      	adds	r4, #1
 800a25e:	9305      	str	r3, [sp, #20]
 800a260:	4619      	mov	r1, r3
 800a262:	f04f 0c0a 	mov.w	ip, #10
 800a266:	4620      	mov	r0, r4
 800a268:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a26c:	3a30      	subs	r2, #48	; 0x30
 800a26e:	2a09      	cmp	r2, #9
 800a270:	d903      	bls.n	800a27a <_svfiprintf_r+0x1a6>
 800a272:	2b00      	cmp	r3, #0
 800a274:	d0c6      	beq.n	800a204 <_svfiprintf_r+0x130>
 800a276:	9105      	str	r1, [sp, #20]
 800a278:	e7c4      	b.n	800a204 <_svfiprintf_r+0x130>
 800a27a:	fb0c 2101 	mla	r1, ip, r1, r2
 800a27e:	4604      	mov	r4, r0
 800a280:	2301      	movs	r3, #1
 800a282:	e7f0      	b.n	800a266 <_svfiprintf_r+0x192>
 800a284:	ab03      	add	r3, sp, #12
 800a286:	9300      	str	r3, [sp, #0]
 800a288:	462a      	mov	r2, r5
 800a28a:	4b0f      	ldr	r3, [pc, #60]	; (800a2c8 <_svfiprintf_r+0x1f4>)
 800a28c:	a904      	add	r1, sp, #16
 800a28e:	4638      	mov	r0, r7
 800a290:	f3af 8000 	nop.w
 800a294:	1c42      	adds	r2, r0, #1
 800a296:	4606      	mov	r6, r0
 800a298:	d1d6      	bne.n	800a248 <_svfiprintf_r+0x174>
 800a29a:	89ab      	ldrh	r3, [r5, #12]
 800a29c:	065b      	lsls	r3, r3, #25
 800a29e:	f53f af2d 	bmi.w	800a0fc <_svfiprintf_r+0x28>
 800a2a2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a2a4:	b01d      	add	sp, #116	; 0x74
 800a2a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2aa:	ab03      	add	r3, sp, #12
 800a2ac:	9300      	str	r3, [sp, #0]
 800a2ae:	462a      	mov	r2, r5
 800a2b0:	4b05      	ldr	r3, [pc, #20]	; (800a2c8 <_svfiprintf_r+0x1f4>)
 800a2b2:	a904      	add	r1, sp, #16
 800a2b4:	4638      	mov	r0, r7
 800a2b6:	f000 f879 	bl	800a3ac <_printf_i>
 800a2ba:	e7eb      	b.n	800a294 <_svfiprintf_r+0x1c0>
 800a2bc:	0800a81c 	.word	0x0800a81c
 800a2c0:	0800a826 	.word	0x0800a826
 800a2c4:	00000000 	.word	0x00000000
 800a2c8:	0800a021 	.word	0x0800a021
 800a2cc:	0800a822 	.word	0x0800a822

0800a2d0 <_printf_common>:
 800a2d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a2d4:	4616      	mov	r6, r2
 800a2d6:	4699      	mov	r9, r3
 800a2d8:	688a      	ldr	r2, [r1, #8]
 800a2da:	690b      	ldr	r3, [r1, #16]
 800a2dc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a2e0:	4293      	cmp	r3, r2
 800a2e2:	bfb8      	it	lt
 800a2e4:	4613      	movlt	r3, r2
 800a2e6:	6033      	str	r3, [r6, #0]
 800a2e8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a2ec:	4607      	mov	r7, r0
 800a2ee:	460c      	mov	r4, r1
 800a2f0:	b10a      	cbz	r2, 800a2f6 <_printf_common+0x26>
 800a2f2:	3301      	adds	r3, #1
 800a2f4:	6033      	str	r3, [r6, #0]
 800a2f6:	6823      	ldr	r3, [r4, #0]
 800a2f8:	0699      	lsls	r1, r3, #26
 800a2fa:	bf42      	ittt	mi
 800a2fc:	6833      	ldrmi	r3, [r6, #0]
 800a2fe:	3302      	addmi	r3, #2
 800a300:	6033      	strmi	r3, [r6, #0]
 800a302:	6825      	ldr	r5, [r4, #0]
 800a304:	f015 0506 	ands.w	r5, r5, #6
 800a308:	d106      	bne.n	800a318 <_printf_common+0x48>
 800a30a:	f104 0a19 	add.w	sl, r4, #25
 800a30e:	68e3      	ldr	r3, [r4, #12]
 800a310:	6832      	ldr	r2, [r6, #0]
 800a312:	1a9b      	subs	r3, r3, r2
 800a314:	42ab      	cmp	r3, r5
 800a316:	dc26      	bgt.n	800a366 <_printf_common+0x96>
 800a318:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a31c:	1e13      	subs	r3, r2, #0
 800a31e:	6822      	ldr	r2, [r4, #0]
 800a320:	bf18      	it	ne
 800a322:	2301      	movne	r3, #1
 800a324:	0692      	lsls	r2, r2, #26
 800a326:	d42b      	bmi.n	800a380 <_printf_common+0xb0>
 800a328:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a32c:	4649      	mov	r1, r9
 800a32e:	4638      	mov	r0, r7
 800a330:	47c0      	blx	r8
 800a332:	3001      	adds	r0, #1
 800a334:	d01e      	beq.n	800a374 <_printf_common+0xa4>
 800a336:	6823      	ldr	r3, [r4, #0]
 800a338:	6922      	ldr	r2, [r4, #16]
 800a33a:	f003 0306 	and.w	r3, r3, #6
 800a33e:	2b04      	cmp	r3, #4
 800a340:	bf02      	ittt	eq
 800a342:	68e5      	ldreq	r5, [r4, #12]
 800a344:	6833      	ldreq	r3, [r6, #0]
 800a346:	1aed      	subeq	r5, r5, r3
 800a348:	68a3      	ldr	r3, [r4, #8]
 800a34a:	bf0c      	ite	eq
 800a34c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a350:	2500      	movne	r5, #0
 800a352:	4293      	cmp	r3, r2
 800a354:	bfc4      	itt	gt
 800a356:	1a9b      	subgt	r3, r3, r2
 800a358:	18ed      	addgt	r5, r5, r3
 800a35a:	2600      	movs	r6, #0
 800a35c:	341a      	adds	r4, #26
 800a35e:	42b5      	cmp	r5, r6
 800a360:	d11a      	bne.n	800a398 <_printf_common+0xc8>
 800a362:	2000      	movs	r0, #0
 800a364:	e008      	b.n	800a378 <_printf_common+0xa8>
 800a366:	2301      	movs	r3, #1
 800a368:	4652      	mov	r2, sl
 800a36a:	4649      	mov	r1, r9
 800a36c:	4638      	mov	r0, r7
 800a36e:	47c0      	blx	r8
 800a370:	3001      	adds	r0, #1
 800a372:	d103      	bne.n	800a37c <_printf_common+0xac>
 800a374:	f04f 30ff 	mov.w	r0, #4294967295
 800a378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a37c:	3501      	adds	r5, #1
 800a37e:	e7c6      	b.n	800a30e <_printf_common+0x3e>
 800a380:	18e1      	adds	r1, r4, r3
 800a382:	1c5a      	adds	r2, r3, #1
 800a384:	2030      	movs	r0, #48	; 0x30
 800a386:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a38a:	4422      	add	r2, r4
 800a38c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a390:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a394:	3302      	adds	r3, #2
 800a396:	e7c7      	b.n	800a328 <_printf_common+0x58>
 800a398:	2301      	movs	r3, #1
 800a39a:	4622      	mov	r2, r4
 800a39c:	4649      	mov	r1, r9
 800a39e:	4638      	mov	r0, r7
 800a3a0:	47c0      	blx	r8
 800a3a2:	3001      	adds	r0, #1
 800a3a4:	d0e6      	beq.n	800a374 <_printf_common+0xa4>
 800a3a6:	3601      	adds	r6, #1
 800a3a8:	e7d9      	b.n	800a35e <_printf_common+0x8e>
	...

0800a3ac <_printf_i>:
 800a3ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a3b0:	7e0f      	ldrb	r7, [r1, #24]
 800a3b2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a3b4:	2f78      	cmp	r7, #120	; 0x78
 800a3b6:	4691      	mov	r9, r2
 800a3b8:	4680      	mov	r8, r0
 800a3ba:	460c      	mov	r4, r1
 800a3bc:	469a      	mov	sl, r3
 800a3be:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a3c2:	d807      	bhi.n	800a3d4 <_printf_i+0x28>
 800a3c4:	2f62      	cmp	r7, #98	; 0x62
 800a3c6:	d80a      	bhi.n	800a3de <_printf_i+0x32>
 800a3c8:	2f00      	cmp	r7, #0
 800a3ca:	f000 80d4 	beq.w	800a576 <_printf_i+0x1ca>
 800a3ce:	2f58      	cmp	r7, #88	; 0x58
 800a3d0:	f000 80c0 	beq.w	800a554 <_printf_i+0x1a8>
 800a3d4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a3d8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a3dc:	e03a      	b.n	800a454 <_printf_i+0xa8>
 800a3de:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a3e2:	2b15      	cmp	r3, #21
 800a3e4:	d8f6      	bhi.n	800a3d4 <_printf_i+0x28>
 800a3e6:	a101      	add	r1, pc, #4	; (adr r1, 800a3ec <_printf_i+0x40>)
 800a3e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a3ec:	0800a445 	.word	0x0800a445
 800a3f0:	0800a459 	.word	0x0800a459
 800a3f4:	0800a3d5 	.word	0x0800a3d5
 800a3f8:	0800a3d5 	.word	0x0800a3d5
 800a3fc:	0800a3d5 	.word	0x0800a3d5
 800a400:	0800a3d5 	.word	0x0800a3d5
 800a404:	0800a459 	.word	0x0800a459
 800a408:	0800a3d5 	.word	0x0800a3d5
 800a40c:	0800a3d5 	.word	0x0800a3d5
 800a410:	0800a3d5 	.word	0x0800a3d5
 800a414:	0800a3d5 	.word	0x0800a3d5
 800a418:	0800a55d 	.word	0x0800a55d
 800a41c:	0800a485 	.word	0x0800a485
 800a420:	0800a517 	.word	0x0800a517
 800a424:	0800a3d5 	.word	0x0800a3d5
 800a428:	0800a3d5 	.word	0x0800a3d5
 800a42c:	0800a57f 	.word	0x0800a57f
 800a430:	0800a3d5 	.word	0x0800a3d5
 800a434:	0800a485 	.word	0x0800a485
 800a438:	0800a3d5 	.word	0x0800a3d5
 800a43c:	0800a3d5 	.word	0x0800a3d5
 800a440:	0800a51f 	.word	0x0800a51f
 800a444:	682b      	ldr	r3, [r5, #0]
 800a446:	1d1a      	adds	r2, r3, #4
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	602a      	str	r2, [r5, #0]
 800a44c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a450:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a454:	2301      	movs	r3, #1
 800a456:	e09f      	b.n	800a598 <_printf_i+0x1ec>
 800a458:	6820      	ldr	r0, [r4, #0]
 800a45a:	682b      	ldr	r3, [r5, #0]
 800a45c:	0607      	lsls	r7, r0, #24
 800a45e:	f103 0104 	add.w	r1, r3, #4
 800a462:	6029      	str	r1, [r5, #0]
 800a464:	d501      	bpl.n	800a46a <_printf_i+0xbe>
 800a466:	681e      	ldr	r6, [r3, #0]
 800a468:	e003      	b.n	800a472 <_printf_i+0xc6>
 800a46a:	0646      	lsls	r6, r0, #25
 800a46c:	d5fb      	bpl.n	800a466 <_printf_i+0xba>
 800a46e:	f9b3 6000 	ldrsh.w	r6, [r3]
 800a472:	2e00      	cmp	r6, #0
 800a474:	da03      	bge.n	800a47e <_printf_i+0xd2>
 800a476:	232d      	movs	r3, #45	; 0x2d
 800a478:	4276      	negs	r6, r6
 800a47a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a47e:	485a      	ldr	r0, [pc, #360]	; (800a5e8 <_printf_i+0x23c>)
 800a480:	230a      	movs	r3, #10
 800a482:	e012      	b.n	800a4aa <_printf_i+0xfe>
 800a484:	682b      	ldr	r3, [r5, #0]
 800a486:	6820      	ldr	r0, [r4, #0]
 800a488:	1d19      	adds	r1, r3, #4
 800a48a:	6029      	str	r1, [r5, #0]
 800a48c:	0605      	lsls	r5, r0, #24
 800a48e:	d501      	bpl.n	800a494 <_printf_i+0xe8>
 800a490:	681e      	ldr	r6, [r3, #0]
 800a492:	e002      	b.n	800a49a <_printf_i+0xee>
 800a494:	0641      	lsls	r1, r0, #25
 800a496:	d5fb      	bpl.n	800a490 <_printf_i+0xe4>
 800a498:	881e      	ldrh	r6, [r3, #0]
 800a49a:	4853      	ldr	r0, [pc, #332]	; (800a5e8 <_printf_i+0x23c>)
 800a49c:	2f6f      	cmp	r7, #111	; 0x6f
 800a49e:	bf0c      	ite	eq
 800a4a0:	2308      	moveq	r3, #8
 800a4a2:	230a      	movne	r3, #10
 800a4a4:	2100      	movs	r1, #0
 800a4a6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a4aa:	6865      	ldr	r5, [r4, #4]
 800a4ac:	60a5      	str	r5, [r4, #8]
 800a4ae:	2d00      	cmp	r5, #0
 800a4b0:	bfa2      	ittt	ge
 800a4b2:	6821      	ldrge	r1, [r4, #0]
 800a4b4:	f021 0104 	bicge.w	r1, r1, #4
 800a4b8:	6021      	strge	r1, [r4, #0]
 800a4ba:	b90e      	cbnz	r6, 800a4c0 <_printf_i+0x114>
 800a4bc:	2d00      	cmp	r5, #0
 800a4be:	d04b      	beq.n	800a558 <_printf_i+0x1ac>
 800a4c0:	4615      	mov	r5, r2
 800a4c2:	fbb6 f1f3 	udiv	r1, r6, r3
 800a4c6:	fb03 6711 	mls	r7, r3, r1, r6
 800a4ca:	5dc7      	ldrb	r7, [r0, r7]
 800a4cc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a4d0:	4637      	mov	r7, r6
 800a4d2:	42bb      	cmp	r3, r7
 800a4d4:	460e      	mov	r6, r1
 800a4d6:	d9f4      	bls.n	800a4c2 <_printf_i+0x116>
 800a4d8:	2b08      	cmp	r3, #8
 800a4da:	d10b      	bne.n	800a4f4 <_printf_i+0x148>
 800a4dc:	6823      	ldr	r3, [r4, #0]
 800a4de:	07de      	lsls	r6, r3, #31
 800a4e0:	d508      	bpl.n	800a4f4 <_printf_i+0x148>
 800a4e2:	6923      	ldr	r3, [r4, #16]
 800a4e4:	6861      	ldr	r1, [r4, #4]
 800a4e6:	4299      	cmp	r1, r3
 800a4e8:	bfde      	ittt	le
 800a4ea:	2330      	movle	r3, #48	; 0x30
 800a4ec:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a4f0:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a4f4:	1b52      	subs	r2, r2, r5
 800a4f6:	6122      	str	r2, [r4, #16]
 800a4f8:	f8cd a000 	str.w	sl, [sp]
 800a4fc:	464b      	mov	r3, r9
 800a4fe:	aa03      	add	r2, sp, #12
 800a500:	4621      	mov	r1, r4
 800a502:	4640      	mov	r0, r8
 800a504:	f7ff fee4 	bl	800a2d0 <_printf_common>
 800a508:	3001      	adds	r0, #1
 800a50a:	d14a      	bne.n	800a5a2 <_printf_i+0x1f6>
 800a50c:	f04f 30ff 	mov.w	r0, #4294967295
 800a510:	b004      	add	sp, #16
 800a512:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a516:	6823      	ldr	r3, [r4, #0]
 800a518:	f043 0320 	orr.w	r3, r3, #32
 800a51c:	6023      	str	r3, [r4, #0]
 800a51e:	4833      	ldr	r0, [pc, #204]	; (800a5ec <_printf_i+0x240>)
 800a520:	2778      	movs	r7, #120	; 0x78
 800a522:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800a526:	6823      	ldr	r3, [r4, #0]
 800a528:	6829      	ldr	r1, [r5, #0]
 800a52a:	061f      	lsls	r7, r3, #24
 800a52c:	f851 6b04 	ldr.w	r6, [r1], #4
 800a530:	d402      	bmi.n	800a538 <_printf_i+0x18c>
 800a532:	065f      	lsls	r7, r3, #25
 800a534:	bf48      	it	mi
 800a536:	b2b6      	uxthmi	r6, r6
 800a538:	07df      	lsls	r7, r3, #31
 800a53a:	bf48      	it	mi
 800a53c:	f043 0320 	orrmi.w	r3, r3, #32
 800a540:	6029      	str	r1, [r5, #0]
 800a542:	bf48      	it	mi
 800a544:	6023      	strmi	r3, [r4, #0]
 800a546:	b91e      	cbnz	r6, 800a550 <_printf_i+0x1a4>
 800a548:	6823      	ldr	r3, [r4, #0]
 800a54a:	f023 0320 	bic.w	r3, r3, #32
 800a54e:	6023      	str	r3, [r4, #0]
 800a550:	2310      	movs	r3, #16
 800a552:	e7a7      	b.n	800a4a4 <_printf_i+0xf8>
 800a554:	4824      	ldr	r0, [pc, #144]	; (800a5e8 <_printf_i+0x23c>)
 800a556:	e7e4      	b.n	800a522 <_printf_i+0x176>
 800a558:	4615      	mov	r5, r2
 800a55a:	e7bd      	b.n	800a4d8 <_printf_i+0x12c>
 800a55c:	682b      	ldr	r3, [r5, #0]
 800a55e:	6826      	ldr	r6, [r4, #0]
 800a560:	6961      	ldr	r1, [r4, #20]
 800a562:	1d18      	adds	r0, r3, #4
 800a564:	6028      	str	r0, [r5, #0]
 800a566:	0635      	lsls	r5, r6, #24
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	d501      	bpl.n	800a570 <_printf_i+0x1c4>
 800a56c:	6019      	str	r1, [r3, #0]
 800a56e:	e002      	b.n	800a576 <_printf_i+0x1ca>
 800a570:	0670      	lsls	r0, r6, #25
 800a572:	d5fb      	bpl.n	800a56c <_printf_i+0x1c0>
 800a574:	8019      	strh	r1, [r3, #0]
 800a576:	2300      	movs	r3, #0
 800a578:	6123      	str	r3, [r4, #16]
 800a57a:	4615      	mov	r5, r2
 800a57c:	e7bc      	b.n	800a4f8 <_printf_i+0x14c>
 800a57e:	682b      	ldr	r3, [r5, #0]
 800a580:	1d1a      	adds	r2, r3, #4
 800a582:	602a      	str	r2, [r5, #0]
 800a584:	681d      	ldr	r5, [r3, #0]
 800a586:	6862      	ldr	r2, [r4, #4]
 800a588:	2100      	movs	r1, #0
 800a58a:	4628      	mov	r0, r5
 800a58c:	f7f5 fe40 	bl	8000210 <memchr>
 800a590:	b108      	cbz	r0, 800a596 <_printf_i+0x1ea>
 800a592:	1b40      	subs	r0, r0, r5
 800a594:	6060      	str	r0, [r4, #4]
 800a596:	6863      	ldr	r3, [r4, #4]
 800a598:	6123      	str	r3, [r4, #16]
 800a59a:	2300      	movs	r3, #0
 800a59c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a5a0:	e7aa      	b.n	800a4f8 <_printf_i+0x14c>
 800a5a2:	6923      	ldr	r3, [r4, #16]
 800a5a4:	462a      	mov	r2, r5
 800a5a6:	4649      	mov	r1, r9
 800a5a8:	4640      	mov	r0, r8
 800a5aa:	47d0      	blx	sl
 800a5ac:	3001      	adds	r0, #1
 800a5ae:	d0ad      	beq.n	800a50c <_printf_i+0x160>
 800a5b0:	6823      	ldr	r3, [r4, #0]
 800a5b2:	079b      	lsls	r3, r3, #30
 800a5b4:	d413      	bmi.n	800a5de <_printf_i+0x232>
 800a5b6:	68e0      	ldr	r0, [r4, #12]
 800a5b8:	9b03      	ldr	r3, [sp, #12]
 800a5ba:	4298      	cmp	r0, r3
 800a5bc:	bfb8      	it	lt
 800a5be:	4618      	movlt	r0, r3
 800a5c0:	e7a6      	b.n	800a510 <_printf_i+0x164>
 800a5c2:	2301      	movs	r3, #1
 800a5c4:	4632      	mov	r2, r6
 800a5c6:	4649      	mov	r1, r9
 800a5c8:	4640      	mov	r0, r8
 800a5ca:	47d0      	blx	sl
 800a5cc:	3001      	adds	r0, #1
 800a5ce:	d09d      	beq.n	800a50c <_printf_i+0x160>
 800a5d0:	3501      	adds	r5, #1
 800a5d2:	68e3      	ldr	r3, [r4, #12]
 800a5d4:	9903      	ldr	r1, [sp, #12]
 800a5d6:	1a5b      	subs	r3, r3, r1
 800a5d8:	42ab      	cmp	r3, r5
 800a5da:	dcf2      	bgt.n	800a5c2 <_printf_i+0x216>
 800a5dc:	e7eb      	b.n	800a5b6 <_printf_i+0x20a>
 800a5de:	2500      	movs	r5, #0
 800a5e0:	f104 0619 	add.w	r6, r4, #25
 800a5e4:	e7f5      	b.n	800a5d2 <_printf_i+0x226>
 800a5e6:	bf00      	nop
 800a5e8:	0800a82d 	.word	0x0800a82d
 800a5ec:	0800a83e 	.word	0x0800a83e

0800a5f0 <memmove>:
 800a5f0:	4288      	cmp	r0, r1
 800a5f2:	b510      	push	{r4, lr}
 800a5f4:	eb01 0402 	add.w	r4, r1, r2
 800a5f8:	d902      	bls.n	800a600 <memmove+0x10>
 800a5fa:	4284      	cmp	r4, r0
 800a5fc:	4623      	mov	r3, r4
 800a5fe:	d807      	bhi.n	800a610 <memmove+0x20>
 800a600:	1e43      	subs	r3, r0, #1
 800a602:	42a1      	cmp	r1, r4
 800a604:	d008      	beq.n	800a618 <memmove+0x28>
 800a606:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a60a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a60e:	e7f8      	b.n	800a602 <memmove+0x12>
 800a610:	4402      	add	r2, r0
 800a612:	4601      	mov	r1, r0
 800a614:	428a      	cmp	r2, r1
 800a616:	d100      	bne.n	800a61a <memmove+0x2a>
 800a618:	bd10      	pop	{r4, pc}
 800a61a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a61e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a622:	e7f7      	b.n	800a614 <memmove+0x24>

0800a624 <_sbrk_r>:
 800a624:	b538      	push	{r3, r4, r5, lr}
 800a626:	4d06      	ldr	r5, [pc, #24]	; (800a640 <_sbrk_r+0x1c>)
 800a628:	2300      	movs	r3, #0
 800a62a:	4604      	mov	r4, r0
 800a62c:	4608      	mov	r0, r1
 800a62e:	602b      	str	r3, [r5, #0]
 800a630:	f7f9 f9a8 	bl	8003984 <_sbrk>
 800a634:	1c43      	adds	r3, r0, #1
 800a636:	d102      	bne.n	800a63e <_sbrk_r+0x1a>
 800a638:	682b      	ldr	r3, [r5, #0]
 800a63a:	b103      	cbz	r3, 800a63e <_sbrk_r+0x1a>
 800a63c:	6023      	str	r3, [r4, #0]
 800a63e:	bd38      	pop	{r3, r4, r5, pc}
 800a640:	20001434 	.word	0x20001434

0800a644 <_realloc_r>:
 800a644:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a648:	4680      	mov	r8, r0
 800a64a:	4614      	mov	r4, r2
 800a64c:	460e      	mov	r6, r1
 800a64e:	b921      	cbnz	r1, 800a65a <_realloc_r+0x16>
 800a650:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a654:	4611      	mov	r1, r2
 800a656:	f7ff bc57 	b.w	8009f08 <_malloc_r>
 800a65a:	b92a      	cbnz	r2, 800a668 <_realloc_r+0x24>
 800a65c:	f7ff fbe8 	bl	8009e30 <_free_r>
 800a660:	4625      	mov	r5, r4
 800a662:	4628      	mov	r0, r5
 800a664:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a668:	f000 f81b 	bl	800a6a2 <_malloc_usable_size_r>
 800a66c:	4284      	cmp	r4, r0
 800a66e:	4607      	mov	r7, r0
 800a670:	d802      	bhi.n	800a678 <_realloc_r+0x34>
 800a672:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a676:	d812      	bhi.n	800a69e <_realloc_r+0x5a>
 800a678:	4621      	mov	r1, r4
 800a67a:	4640      	mov	r0, r8
 800a67c:	f7ff fc44 	bl	8009f08 <_malloc_r>
 800a680:	4605      	mov	r5, r0
 800a682:	2800      	cmp	r0, #0
 800a684:	d0ed      	beq.n	800a662 <_realloc_r+0x1e>
 800a686:	42bc      	cmp	r4, r7
 800a688:	4622      	mov	r2, r4
 800a68a:	4631      	mov	r1, r6
 800a68c:	bf28      	it	cs
 800a68e:	463a      	movcs	r2, r7
 800a690:	f7ff fbc0 	bl	8009e14 <memcpy>
 800a694:	4631      	mov	r1, r6
 800a696:	4640      	mov	r0, r8
 800a698:	f7ff fbca 	bl	8009e30 <_free_r>
 800a69c:	e7e1      	b.n	800a662 <_realloc_r+0x1e>
 800a69e:	4635      	mov	r5, r6
 800a6a0:	e7df      	b.n	800a662 <_realloc_r+0x1e>

0800a6a2 <_malloc_usable_size_r>:
 800a6a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a6a6:	1f18      	subs	r0, r3, #4
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	bfbc      	itt	lt
 800a6ac:	580b      	ldrlt	r3, [r1, r0]
 800a6ae:	18c0      	addlt	r0, r0, r3
 800a6b0:	4770      	bx	lr
	...

0800a6b4 <trunc>:
 800a6b4:	e92d 48d8 	stmdb	sp!, {r3, r4, r6, r7, fp, lr}
 800a6b8:	ec5c bb10 	vmov	fp, ip, d0
 800a6bc:	f3cc 500a 	ubfx	r0, ip, #20, #11
 800a6c0:	f2a0 31ff 	subw	r1, r0, #1023	; 0x3ff
 800a6c4:	2913      	cmp	r1, #19
 800a6c6:	4664      	mov	r4, ip
 800a6c8:	dc11      	bgt.n	800a6ee <trunc+0x3a>
 800a6ca:	2900      	cmp	r1, #0
 800a6cc:	bfa7      	ittee	ge
 800a6ce:	4b15      	ldrge	r3, [pc, #84]	; (800a724 <trunc+0x70>)
 800a6d0:	fa43 f101 	asrge.w	r1, r3, r1
 800a6d4:	2200      	movlt	r2, #0
 800a6d6:	f00c 4300 	andlt.w	r3, ip, #2147483648	; 0x80000000
 800a6da:	bfa4      	itt	ge
 800a6dc:	2200      	movge	r2, #0
 800a6de:	ea01 030c 	andge.w	r3, r1, ip
 800a6e2:	4693      	mov	fp, r2
 800a6e4:	469c      	mov	ip, r3
 800a6e6:	ec4c bb10 	vmov	d0, fp, ip
 800a6ea:	e8bd 88d8 	ldmia.w	sp!, {r3, r4, r6, r7, fp, pc}
 800a6ee:	2933      	cmp	r1, #51	; 0x33
 800a6f0:	dd0d      	ble.n	800a70e <trunc+0x5a>
 800a6f2:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800a6f6:	d1f6      	bne.n	800a6e6 <trunc+0x32>
 800a6f8:	4663      	mov	r3, ip
 800a6fa:	ee10 2a10 	vmov	r2, s0
 800a6fe:	ee10 0a10 	vmov	r0, s0
 800a702:	4621      	mov	r1, r4
 800a704:	f7f5 fdda 	bl	80002bc <__adddf3>
 800a708:	4683      	mov	fp, r0
 800a70a:	468c      	mov	ip, r1
 800a70c:	e7eb      	b.n	800a6e6 <trunc+0x32>
 800a70e:	f2a0 4013 	subw	r0, r0, #1043	; 0x413
 800a712:	f04f 33ff 	mov.w	r3, #4294967295
 800a716:	40c3      	lsrs	r3, r0
 800a718:	ea2b 0603 	bic.w	r6, fp, r3
 800a71c:	46b3      	mov	fp, r6
 800a71e:	46a4      	mov	ip, r4
 800a720:	e7e1      	b.n	800a6e6 <trunc+0x32>
 800a722:	bf00      	nop
 800a724:	fff00000 	.word	0xfff00000

0800a728 <_init>:
 800a728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a72a:	bf00      	nop
 800a72c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a72e:	bc08      	pop	{r3}
 800a730:	469e      	mov	lr, r3
 800a732:	4770      	bx	lr

0800a734 <_fini>:
 800a734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a736:	bf00      	nop
 800a738:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a73a:	bc08      	pop	{r3}
 800a73c:	469e      	mov	lr, r3
 800a73e:	4770      	bx	lr
