library ieee;
use ieee.std_logic_1164.all;

entity testbench is
end testbench;

architecture test of testbench is

component semaforo is
	generic(max: integer := 12);
	port(t_amarelo, t_verde, t_vermelho: in integer range 0 to max;
		  reset, clk: in std_logic;
		  led_amarelo, led_verde, led_vermelho: out std_logic);
end component;

signal t_amarelo: integer range 0 to 12 := 3;
signal t_verde: integer range 0 to 12 := 6;
signal t_vermelho: integer range 0 to 12 := 10;
signal reset: std_logic;
signal clk: std_logic;
signal led_amarelo: std_logic;
signal led_verde: std_logic;
signal led_vermelho: std_logic;

begin

farolete: semaforo port map(t_amarelo, t_verde, t_vermelho, reset, clk, led_amarelo, led_verde, led_vermelho);

process
begin

wait for 10 ns;
reset <= '1';
wait for 50 ns;
reset <= '0';

for i in 0 to 25 loop
	 clk <= '1';
	 wait for 20 ns;
	 clk <= '0';
	 wait for 20 ns;
end loop;

wait;

end process;

end test;
