Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Mar  1 01:47:01 2025
| Host         : James running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MicroBlaze_wrapper_timing_summary_routed.rpt -pb MicroBlaze_wrapper_timing_summary_routed.pb -rpx MicroBlaze_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MicroBlaze_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  2           
TIMING-6   Critical Warning  No common primary clock between related clocks      3           
TIMING-7   Critical Warning  No common node between related clocks               3           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               349         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.841     -777.452                    686                 5620        0.020        0.000                      0                 5620        1.100        0.000                       0                  2286  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
MicroBlaze_i/clk_wiz_0/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_MicroBlaze_clk_wiz_0_0    {0.000 31.250}       62.500          16.000          
  clkfbout_MicroBlaze_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
clk1Mhz                              {0.000 500.000}      1000.000        1.000           
clk_fpga_0                           {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MicroBlaze_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_MicroBlaze_clk_wiz_0_0         22.521        0.000                      0                  303        0.180        0.000                      0                  303       30.750        0.000                       0                   269  
  clkfbout_MicroBlaze_clk_wiz_0_0                                                                                                                                                      2.845        0.000                       0                     3  
clk1Mhz                                  991.975        0.000                      0                  555        0.066        0.000                      0                  555      499.500        0.000                       0                   170  
clk_fpga_0                                -2.841     -777.452                    686                 4618        0.020        0.000                      0                 4618        1.520        0.000                       0                  1843  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk1Mhz                          clk_out1_MicroBlaze_clk_wiz_0_0       57.836        0.000                      0                    3        0.127        0.000                      0                    3  
clk_out1_MicroBlaze_clk_wiz_0_0  clk1Mhz                               26.818        0.000                      0                  144       30.861        0.000                      0                  144  
clk1Mhz                          clk_fpga_0                             0.107        0.000                      0                  100        1.169        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           clkfbout_MicroBlaze_clk_wiz_0_0                                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MicroBlaze_i/clk_wiz_0/inst/clk_in1
  To Clock:  MicroBlaze_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MicroBlaze_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       22.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.521ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.512ns  (logic 2.369ns (27.830%)  route 6.143ns (72.170%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 32.738 - 31.250 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.657     1.657    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X23Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDRE (Prop_fdre_C_Q)         0.456     2.113 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           1.240     3.353    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]
    SLICE_X25Y31         LUT1 (Prop_lut1_I0_O)        0.124     3.477 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.477    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.027 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.027    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.361 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/O[1]
                         net (fo=1, routed)           0.799     5.160    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[6]
    SLICE_X24Y32         LUT4 (Prop_lut4_I3_O)        0.303     5.463 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_15/O
                         net (fo=1, routed)           1.117     6.580    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_15_n_0
    SLICE_X24Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.124     7.828    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X24Y33         LUT4 (Prop_lut4_I0_O)        0.150     7.978 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.353     9.331    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X27Y31         LUT6 (Prop_lut6_I4_O)        0.328     9.659 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[0]_i_1/O
                         net (fo=2, routed)           0.511    10.169    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[0]_i_1_n_0
    SLICE_X27Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.488    32.738    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X27Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.843    
                         clock uncertainty           -0.089    32.754    
    SLICE_X27Y30         FDRE (Setup_fdre_C_D)       -0.064    32.690    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]
  -------------------------------------------------------------------
                         required time                         32.690    
                         arrival time                         -10.169    
  -------------------------------------------------------------------
                         slack                                 22.521    

Slack (MET) :             22.642ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.393ns  (logic 2.369ns (28.227%)  route 6.024ns (71.773%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 32.739 - 31.250 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.657     1.657    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X23Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDRE (Prop_fdre_C_Q)         0.456     2.113 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           1.240     3.353    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]
    SLICE_X25Y31         LUT1 (Prop_lut1_I0_O)        0.124     3.477 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.477    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.027 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.027    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.361 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/O[1]
                         net (fo=1, routed)           0.799     5.160    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[6]
    SLICE_X24Y32         LUT4 (Prop_lut4_I3_O)        0.303     5.463 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_15/O
                         net (fo=1, routed)           1.117     6.580    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_15_n_0
    SLICE_X24Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.124     7.828    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X24Y33         LUT4 (Prop_lut4_I0_O)        0.150     7.978 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.353     9.331    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X27Y31         LUT6 (Prop_lut6_I4_O)        0.328     9.659 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[0]_i_1/O
                         net (fo=2, routed)           0.391    10.050    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[0]_i_1_n_0
    SLICE_X27Y31         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.489    32.739    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X27Y31         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.844    
                         clock uncertainty           -0.089    32.755    
    SLICE_X27Y31         FDRE (Setup_fdre_C_D)       -0.064    32.691    MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[0]
  -------------------------------------------------------------------
                         required time                         32.691    
                         arrival time                         -10.050    
  -------------------------------------------------------------------
                         slack                                 22.642    

Slack (MET) :             22.696ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.337ns  (logic 2.959ns (35.494%)  route 5.378ns (64.506%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 32.734 - 31.250 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.654     1.654    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X28Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.518     2.172 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/Q
                         net (fo=8, routed)           0.850     3.022    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]
    SLICE_X29Y26         LUT1 (Prop_lut1_I0_O)        0.124     3.146 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_2/O
                         net (fo=1, routed)           0.000     3.146    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_2_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.544 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.544    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.658 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.658    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.772 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.772    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.886 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.886    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.000 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.000    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.114    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.228    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.562 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.807     5.369    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[30]
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.303     5.672 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.670     6.342    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124     6.466 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.088     7.554    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10_n_0
    SLICE_X30Y28         LUT4 (Prop_lut4_I0_O)        0.146     7.700 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.279     8.979    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X26Y25         LUT6 (Prop_lut6_I4_O)        0.328     9.307 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[0]_i_1/O
                         net (fo=2, routed)           0.683     9.991    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[0]_i_1_n_0
    SLICE_X27Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.484    32.734    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X27Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.839    
                         clock uncertainty           -0.089    32.750    
    SLICE_X27Y23         FDRE (Setup_fdre_C_D)       -0.064    32.686    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]
  -------------------------------------------------------------------
                         required time                         32.686    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                 22.696    

Slack (MET) :             22.764ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.266ns  (logic 2.733ns (33.062%)  route 5.533ns (66.938%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 32.732 - 31.250 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.654     1.654    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X28Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.518     2.172 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/Q
                         net (fo=8, routed)           0.850     3.022    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]
    SLICE_X29Y26         LUT1 (Prop_lut1_I0_O)        0.124     3.146 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_2/O
                         net (fo=1, routed)           0.000     3.146    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_2_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.544 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.544    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.658 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.658    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.772 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.772    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.886 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.886    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.000 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.000    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.114    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.228    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.562 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.807     5.369    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[30]
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.303     5.672 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.670     6.342    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124     6.466 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.088     7.554    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10_n_0
    SLICE_X30Y28         LUT3 (Prop_lut3_I2_O)        0.124     7.678 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_5/O
                         net (fo=4, routed)           1.224     8.903    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_5_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I3_O)        0.124     9.027 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_2/O
                         net (fo=2, routed)           0.893     9.920    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_2_n_0
    SLICE_X27Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.482    32.732    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X27Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.837    
                         clock uncertainty           -0.089    32.748    
    SLICE_X27Y25         FDRE (Setup_fdre_C_D)       -0.064    32.684    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]
  -------------------------------------------------------------------
                         required time                         32.684    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                 22.764    

Slack (MET) :             22.864ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.171ns  (logic 2.959ns (36.211%)  route 5.212ns (63.789%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 32.737 - 31.250 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.654     1.654    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X28Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.518     2.172 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/Q
                         net (fo=8, routed)           0.850     3.022    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]
    SLICE_X29Y26         LUT1 (Prop_lut1_I0_O)        0.124     3.146 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_2/O
                         net (fo=1, routed)           0.000     3.146    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_2_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.544 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.544    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.658 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.658    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.772 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.772    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.886 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.886    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.000 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.000    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.114    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.228    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.562 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.807     5.369    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[30]
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.303     5.672 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.670     6.342    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124     6.466 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.088     7.554    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10_n_0
    SLICE_X30Y28         LUT4 (Prop_lut4_I0_O)        0.146     7.700 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.108     8.808    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X26Y24         LUT6 (Prop_lut6_I2_O)        0.328     9.136 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[4]_i_1/O
                         net (fo=2, routed)           0.689     9.825    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[4]_i_1_n_0
    SLICE_X26Y21         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.487    32.737    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y21         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.842    
                         clock uncertainty           -0.089    32.753    
    SLICE_X26Y21         FDRE (Setup_fdre_C_D)       -0.064    32.689    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]
  -------------------------------------------------------------------
                         required time                         32.689    
                         arrival time                          -9.825    
  -------------------------------------------------------------------
                         slack                                 22.864    

Slack (MET) :             22.881ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.207ns  (logic 2.707ns (32.983%)  route 5.500ns (67.017%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 32.739 - 31.250 ) 
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.661     1.661    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X19Y29         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDRE (Prop_fdre_C_Q)         0.456     2.117 f  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           1.202     3.319    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[2]
    SLICE_X18Y29         LUT1 (Prop_lut1_I0_O)        0.124     3.443 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.443    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_i_3_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.993 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.993    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.107 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.107    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__0_n_0
    SLICE_X18Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.221 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.221    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__1_n_0
    SLICE_X18Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.335 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.335    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__2_n_0
    SLICE_X18Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.449 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.449    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__3_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.671 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0_carry__4/O[0]
                         net (fo=1, routed)           0.953     5.624    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter0[21]
    SLICE_X20Y34         LUT4 (Prop_lut4_I0_O)        0.299     5.923 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.802     6.725    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_12_n_0
    SLICE_X20Y33         LUT5 (Prop_lut5_I4_O)        0.124     6.849 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_8/O
                         net (fo=2, routed)           0.807     7.656    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[11]_i_8_n_0
    SLICE_X20Y30         LUT4 (Prop_lut4_I2_O)        0.148     7.804 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.157     8.960    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[7]_i_2_n_0
    SLICE_X17Y30         LUT6 (Prop_lut6_I2_O)        0.328     9.288 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[5]_i_1/O
                         net (fo=2, routed)           0.580     9.868    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[5]_i_1_n_0
    SLICE_X16Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.489    32.739    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X16Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.139    32.878    
                         clock uncertainty           -0.089    32.789    
    SLICE_X16Y30         FDRE (Setup_fdre_C_D)       -0.040    32.749    MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[5]
  -------------------------------------------------------------------
                         required time                         32.749    
                         arrival time                          -9.868    
  -------------------------------------------------------------------
                         slack                                 22.881    

Slack (MET) :             22.935ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.108ns  (logic 2.139ns (26.382%)  route 5.969ns (73.618%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 32.738 - 31.250 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.657     1.657    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X23Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDRE (Prop_fdre_C_Q)         0.456     2.113 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           1.240     3.353    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]
    SLICE_X25Y31         LUT1 (Prop_lut1_I0_O)        0.124     3.477 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.477    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.027 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.027    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.361 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/O[1]
                         net (fo=1, routed)           0.799     5.160    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[6]
    SLICE_X24Y32         LUT4 (Prop_lut4_I3_O)        0.303     5.463 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_15/O
                         net (fo=1, routed)           1.117     6.580    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_15_n_0
    SLICE_X24Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.124     7.828    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X24Y33         LUT3 (Prop_lut3_I2_O)        0.124     7.952 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_5/O
                         net (fo=4, routed)           1.206     9.157    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_5_n_0
    SLICE_X26Y32         LUT5 (Prop_lut5_I3_O)        0.124     9.281 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[9]_i_1/O
                         net (fo=2, routed)           0.484     9.765    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[9]_i_1_n_0
    SLICE_X26Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.488    32.738    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X26Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.843    
                         clock uncertainty           -0.089    32.754    
    SLICE_X26Y30         FDRE (Setup_fdre_C_D)       -0.055    32.699    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[9]
  -------------------------------------------------------------------
                         required time                         32.699    
                         arrival time                          -9.765    
  -------------------------------------------------------------------
                         slack                                 22.935    

Slack (MET) :             22.936ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.094ns  (logic 2.959ns (36.557%)  route 5.135ns (63.443%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 32.732 - 31.250 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.654     1.654    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X28Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.518     2.172 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/Q
                         net (fo=8, routed)           0.850     3.022    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]
    SLICE_X29Y26         LUT1 (Prop_lut1_I0_O)        0.124     3.146 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_2/O
                         net (fo=1, routed)           0.000     3.146    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_2_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.544 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.544    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.658 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.658    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.772 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.772    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.886 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.886    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.000 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.000    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.114    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.228    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.562 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.807     5.369    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[30]
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.303     5.672 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.670     6.342    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124     6.466 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.088     7.554    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10_n_0
    SLICE_X30Y28         LUT4 (Prop_lut4_I0_O)        0.146     7.700 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.279     8.979    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X26Y25         LUT6 (Prop_lut6_I4_O)        0.328     9.307 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[0]_i_1/O
                         net (fo=2, routed)           0.441     9.748    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[0]_i_1_n_0
    SLICE_X26Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.482    32.732    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.837    
                         clock uncertainty           -0.089    32.748    
    SLICE_X26Y25         FDRE (Setup_fdre_C_D)       -0.064    32.684    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]
  -------------------------------------------------------------------
                         required time                         32.684    
                         arrival time                          -9.748    
  -------------------------------------------------------------------
                         slack                                 22.936    

Slack (MET) :             22.948ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.124ns  (logic 2.369ns (29.160%)  route 5.755ns (70.840%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 32.734 - 31.250 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.657     1.657    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X23Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDRE (Prop_fdre_C_Q)         0.456     2.113 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           1.240     3.353    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[2]
    SLICE_X25Y31         LUT1 (Prop_lut1_I0_O)        0.124     3.477 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.477    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_3_n_0
    SLICE_X25Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.027 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.027    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X25Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.361 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/O[1]
                         net (fo=1, routed)           0.799     5.160    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[6]
    SLICE_X24Y32         LUT4 (Prop_lut4_I3_O)        0.303     5.463 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_15/O
                         net (fo=1, routed)           1.117     6.580    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_15_n_0
    SLICE_X24Y37         LUT6 (Prop_lut6_I5_O)        0.124     6.704 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.124     7.828    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X24Y33         LUT4 (Prop_lut4_I0_O)        0.150     7.978 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.145     9.122    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X25Y30         LUT6 (Prop_lut6_I2_O)        0.328     9.450 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_1/O
                         net (fo=2, routed)           0.331     9.781    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_1_n_0
    SLICE_X25Y29         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.484    32.734    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X25Y29         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.139    32.873    
                         clock uncertainty           -0.089    32.784    
    SLICE_X25Y29         FDRE (Setup_fdre_C_D)       -0.055    32.729    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]
  -------------------------------------------------------------------
                         required time                         32.729    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                 22.948    

Slack (MET) :             23.010ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.031ns  (logic 2.733ns (34.029%)  route 5.298ns (65.971%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 32.737 - 31.250 ) 
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.654     1.654    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X28Y25         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.518     2.172 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]/Q
                         net (fo=8, routed)           0.850     3.022    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[3]
    SLICE_X29Y26         LUT1 (Prop_lut1_I0_O)        0.124     3.146 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_2/O
                         net (fo=1, routed)           0.000     3.146    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_2_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.544 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.544    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.658 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.658    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.772 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.772    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.886 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.886    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.000 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.000    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.114 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.114    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__4_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.228 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.228    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__5_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.562 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__6/O[1]
                         net (fo=1, routed)           0.807     5.369    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[30]
    SLICE_X28Y33         LUT4 (Prop_lut4_I3_O)        0.303     5.672 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.670     6.342    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_14_n_0
    SLICE_X30Y32         LUT6 (Prop_lut6_I0_O)        0.124     6.466 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10/O
                         net (fo=2, routed)           1.088     7.554    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_10_n_0
    SLICE_X30Y28         LUT3 (Prop_lut3_I2_O)        0.124     7.678 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_5/O
                         net (fo=4, routed)           0.986     8.665    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_5_n_0
    SLICE_X27Y25         LUT5 (Prop_lut5_I3_O)        0.124     8.789 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[9]_i_1/O
                         net (fo=2, routed)           0.897     9.685    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[9]_i_1_n_0
    SLICE_X26Y21         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.487    32.737    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y21         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.105    32.842    
                         clock uncertainty           -0.089    32.753    
    SLICE_X26Y21         FDRE (Setup_fdre_C_D)       -0.058    32.695    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]
  -------------------------------------------------------------------
                         required time                         32.695    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                 23.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.084%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns = ( 32.071 - 31.250 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 31.805 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.546    31.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    30.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.555    31.805    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X16Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y30         FDRE (Prop_fdre_C_Q)         0.167    31.972 r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[1]/Q
                         net (fo=1, routed)           0.082    32.054    MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave[1]
    SLICE_X17Y30         LUT6 (Prop_lut6_I0_O)        0.045    32.099 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[1]_i_1/O
                         net (fo=2, routed)           0.000    32.099    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[1]_i_1_n_0
    SLICE_X17Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.812    32.062    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    30.693 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.221    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.821    32.071    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X17Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.250    31.821    
    SLICE_X17Y30         FDRE (Hold_fdre_C_D)         0.098    31.919    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[1]
  -------------------------------------------------------------------
                         required time                        -31.919    
                         arrival time                          32.099    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.556     0.556    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X28Y31         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[24]/Q
                         net (fo=5, routed)           0.079     0.799    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[24]
    SLICE_X28Y31         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.928 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.928    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[24]_i_1_n_6
    SLICE_X28Y31         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.822     0.822    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X28Y31         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[25]/C
                         clock pessimism             -0.266     0.556    
    SLICE_X28Y31         FDRE (Hold_fdre_C_D)         0.134     0.690    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564     0.564    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X10Y39         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]/Q
                         net (fo=5, routed)           0.079     0.807    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]
    SLICE_X10Y39         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.936 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.936    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[24]_i_1_n_6
    SLICE_X10Y39         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.832     0.832    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X10Y39         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[25]/C
                         clock pessimism             -0.268     0.564    
    SLICE_X10Y39         FDRE (Hold_fdre_C_D)         0.134     0.698    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.562     0.562    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X10Y35         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]/Q
                         net (fo=5, routed)           0.079     0.805    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]
    SLICE_X10Y35         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.934 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.934    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[8]_i_1_n_6
    SLICE_X10Y35         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.829     0.829    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X10Y35         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[9]/C
                         clock pessimism             -0.267     0.562    
    SLICE_X10Y35         FDRE (Hold_fdre_C_D)         0.134     0.696    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.554     0.554    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X28Y29         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[16]/Q
                         net (fo=5, routed)           0.079     0.797    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[16]
    SLICE_X28Y29         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.926 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.926    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[16]_i_1_n_6
    SLICE_X28Y29         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.820     0.820    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X28Y29         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[17]/C
                         clock pessimism             -0.266     0.554    
    SLICE_X28Y29         FDRE (Hold_fdre_C_D)         0.134     0.688    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.554     0.554    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X28Y29         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[18]/Q
                         net (fo=5, routed)           0.079     0.797    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[18]
    SLICE_X28Y29         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.926 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.926    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[16]_i_1_n_4
    SLICE_X28Y29         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.820     0.820    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X28Y29         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[19]/C
                         clock pessimism             -0.266     0.554    
    SLICE_X28Y29         FDRE (Hold_fdre_C_D)         0.134     0.688    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.555     0.555    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X28Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[22]/Q
                         net (fo=5, routed)           0.079     0.798    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[22]
    SLICE_X28Y30         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.927 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.927    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[20]_i_1_n_4
    SLICE_X28Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.821     0.821    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X28Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[23]/C
                         clock pessimism             -0.266     0.555    
    SLICE_X28Y30         FDRE (Hold_fdre_C_D)         0.134     0.689    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.551     0.551    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X28Y26         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y26         FDRE (Prop_fdre_C_Q)         0.164     0.715 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]/Q
                         net (fo=5, routed)           0.079     0.794    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[6]
    SLICE_X28Y26         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.923 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.923    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[4]_i_1_n_4
    SLICE_X28Y26         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.816     0.816    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X28Y26         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[7]/C
                         clock pessimism             -0.265     0.551    
    SLICE_X28Y26         FDRE (Hold_fdre_C_D)         0.134     0.685    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.555     0.555    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X28Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[20]/Q
                         net (fo=5, routed)           0.079     0.798    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[20]
    SLICE_X28Y30         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.927 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.927    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[20]_i_1_n_6
    SLICE_X28Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.821     0.821    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X28Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[21]/C
                         clock pessimism             -0.266     0.555    
    SLICE_X28Y30         FDRE (Hold_fdre_C_D)         0.134     0.689    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_1/inst/clkCounter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/clkCounter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564     0.564    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X10Y38         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[22]/Q
                         net (fo=5, routed)           0.079     0.807    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[22]
    SLICE_X10Y38         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.936 r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.936    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[20]_i_1_n_4
    SLICE_X10Y38         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.832     0.832    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X10Y38         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/clkCounter_reg[23]/C
                         clock pessimism             -0.268     0.564    
    SLICE_X10Y38         FDRE (Hold_fdre_C_D)         0.134     0.698    MicroBlaze_i/Serializer_1/inst/clkCounter_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y1    MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         62.500      61.251     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X26Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X26Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X27Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X26Y24     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X26Y24     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X27Y24     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X26Y24     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X27Y24     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X26Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X26Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X26Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X26Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X27Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X27Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X26Y24     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X26Y24     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X26Y24     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X26Y24     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X26Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X26Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X26Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X26Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X27Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X27Y25     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X26Y24     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X26Y24     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X26Y24     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X26Y24     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  clkfbout_MicroBlaze_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3    MicroBlaze_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk1Mhz

Setup :            0  Failing Endpoints,  Worst Slack      991.975ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             991.975ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        7.509ns  (logic 2.456ns (32.706%)  route 5.053ns (67.293%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 1501.499 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 501.668 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.668   501.668    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X23Y8          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y8          FDSE (Prop_fdse_C_Q)         0.459   502.127 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/Q
                         net (fo=23, routed)          1.654   503.781    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[5]
    SLICE_X27Y8          LUT1 (Prop_lut1_I0_O)        0.124   503.905 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_23/O
                         net (fo=1, routed)           0.000   503.905    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_23_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   504.437 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000   504.437    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_11_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.551 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.551    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_4_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.665 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.665    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_18_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.779 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000   504.779    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_14_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.893 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000   504.893    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_16_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   505.227 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_15/O[1]
                         net (fo=1, routed)           0.721   505.948    MicroBlaze_i/waveParser_0/inst/wave3Address4[26]
    SLICE_X26Y12         LUT4 (Prop_lut4_I1_O)        0.303   506.251 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_20/O
                         net (fo=1, routed)           0.674   506.925    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_20_n_0
    SLICE_X26Y12         LUT6 (Prop_lut6_I5_O)        0.124   507.049 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_6/O
                         net (fo=1, routed)           0.794   507.843    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_6_n_0
    SLICE_X26Y8          LUT6 (Prop_lut6_I3_O)        0.124   507.967 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=23, routed)          1.211   509.177    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X26Y4          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.499  1501.499    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y4          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.614    
                         clock uncertainty           -0.035  1501.579    
    SLICE_X26Y4          FDRE (Setup_fdre_C_R)       -0.426  1501.153    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[1]
  -------------------------------------------------------------------
                         required time                       1501.153    
                         arrival time                        -509.177    
  -------------------------------------------------------------------
                         slack                                991.975    

Slack (MET) :             992.102ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/wave2Address_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        7.408ns  (logic 2.310ns (31.183%)  route 5.098ns (68.818%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 1501.490 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 501.668 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.668   501.668    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X23Y8          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y8          FDSE (Prop_fdse_C_Q)         0.459   502.127 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/Q
                         net (fo=23, routed)          1.726   503.853    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[5]
    SLICE_X24Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   504.249 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000   504.249    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[2]_i_1_n_0
    SLICE_X24Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.366 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000   504.366    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_13_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.483 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.483    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.600 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.600    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.717 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000   504.717    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.834 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000   504.834    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   505.149 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20/O[3]
                         net (fo=1, routed)           1.146   506.295    MicroBlaze_i/waveParser_0/inst/wave2Address4[29]
    SLICE_X25Y13         LUT4 (Prop_lut4_I1_O)        0.307   506.602 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_22/O
                         net (fo=1, routed)           0.714   507.316    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_22_n_0
    SLICE_X25Y12         LUT6 (Prop_lut6_I5_O)        0.124   507.440 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6/O
                         net (fo=1, routed)           0.616   508.056    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6_n_0
    SLICE_X25Y10         LUT6 (Prop_lut6_I3_O)        0.124   508.180 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1/O
                         net (fo=22, routed)          0.896   509.076    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1_n_0
    SLICE_X25Y14         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.490  1501.490    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X25Y14         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.149  1501.639    
                         clock uncertainty           -0.035  1501.604    
    SLICE_X25Y14         FDRE (Setup_fdre_C_R)       -0.426  1501.177    MicroBlaze_i/waveParser_0/inst/wave2Address_reg[3]
  -------------------------------------------------------------------
                         required time                       1501.178    
                         arrival time                        -509.076    
  -------------------------------------------------------------------
                         slack                                992.102    

Slack (MET) :             992.102ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/wave2Address_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        7.408ns  (logic 2.310ns (31.183%)  route 5.098ns (68.818%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 1501.490 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 501.668 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.668   501.668    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X23Y8          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y8          FDSE (Prop_fdse_C_Q)         0.459   502.127 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/Q
                         net (fo=23, routed)          1.726   503.853    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[5]
    SLICE_X24Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   504.249 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000   504.249    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[2]_i_1_n_0
    SLICE_X24Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.366 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000   504.366    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_13_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.483 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.483    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.600 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.600    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.717 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000   504.717    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.834 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000   504.834    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   505.149 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20/O[3]
                         net (fo=1, routed)           1.146   506.295    MicroBlaze_i/waveParser_0/inst/wave2Address4[29]
    SLICE_X25Y13         LUT4 (Prop_lut4_I1_O)        0.307   506.602 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_22/O
                         net (fo=1, routed)           0.714   507.316    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_22_n_0
    SLICE_X25Y12         LUT6 (Prop_lut6_I5_O)        0.124   507.440 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6/O
                         net (fo=1, routed)           0.616   508.056    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6_n_0
    SLICE_X25Y10         LUT6 (Prop_lut6_I3_O)        0.124   508.180 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1/O
                         net (fo=22, routed)          0.896   509.076    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1_n_0
    SLICE_X25Y14         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.490  1501.490    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X25Y14         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.149  1501.639    
                         clock uncertainty           -0.035  1501.604    
    SLICE_X25Y14         FDRE (Setup_fdre_C_R)       -0.426  1501.177    MicroBlaze_i/waveParser_0/inst/wave2Address_reg[4]
  -------------------------------------------------------------------
                         required time                       1501.178    
                         arrival time                        -509.076    
  -------------------------------------------------------------------
                         slack                                992.102    

Slack (MET) :             992.102ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/wave2Address_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        7.408ns  (logic 2.310ns (31.183%)  route 5.098ns (68.818%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 1501.490 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 501.668 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.668   501.668    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X23Y8          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y8          FDSE (Prop_fdse_C_Q)         0.459   502.127 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/Q
                         net (fo=23, routed)          1.726   503.853    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[5]
    SLICE_X24Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   504.249 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000   504.249    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[2]_i_1_n_0
    SLICE_X24Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.366 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000   504.366    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_13_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.483 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.483    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.600 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.600    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.717 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000   504.717    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.834 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000   504.834    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   505.149 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20/O[3]
                         net (fo=1, routed)           1.146   506.295    MicroBlaze_i/waveParser_0/inst/wave2Address4[29]
    SLICE_X25Y13         LUT4 (Prop_lut4_I1_O)        0.307   506.602 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_22/O
                         net (fo=1, routed)           0.714   507.316    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_22_n_0
    SLICE_X25Y12         LUT6 (Prop_lut6_I5_O)        0.124   507.440 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6/O
                         net (fo=1, routed)           0.616   508.056    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6_n_0
    SLICE_X25Y10         LUT6 (Prop_lut6_I3_O)        0.124   508.180 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1/O
                         net (fo=22, routed)          0.896   509.076    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1_n_0
    SLICE_X25Y14         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.490  1501.490    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X25Y14         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/wave2Address_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.149  1501.639    
                         clock uncertainty           -0.035  1501.604    
    SLICE_X25Y14         FDRE (Setup_fdre_C_R)       -0.426  1501.177    MicroBlaze_i/waveParser_0/inst/wave2Address_reg[5]
  -------------------------------------------------------------------
                         required time                       1501.178    
                         arrival time                        -509.076    
  -------------------------------------------------------------------
                         slack                                992.102    

Slack (MET) :             992.117ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[0]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        7.368ns  (logic 2.456ns (33.333%)  route 4.912ns (66.667%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 1501.499 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 501.668 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.668   501.668    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X23Y8          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y8          FDSE (Prop_fdse_C_Q)         0.459   502.127 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/Q
                         net (fo=23, routed)          1.654   503.781    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[5]
    SLICE_X27Y8          LUT1 (Prop_lut1_I0_O)        0.124   503.905 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_23/O
                         net (fo=1, routed)           0.000   503.905    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_23_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   504.437 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000   504.437    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_11_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.551 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.551    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_4_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.665 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.665    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_18_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.779 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000   504.779    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_14_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.893 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000   504.893    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_16_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   505.227 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_15/O[1]
                         net (fo=1, routed)           0.721   505.948    MicroBlaze_i/waveParser_0/inst/wave3Address4[26]
    SLICE_X26Y12         LUT4 (Prop_lut4_I1_O)        0.303   506.251 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_20/O
                         net (fo=1, routed)           0.674   506.925    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_20_n_0
    SLICE_X26Y12         LUT6 (Prop_lut6_I5_O)        0.124   507.049 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_6/O
                         net (fo=1, routed)           0.794   507.843    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_6_n_0
    SLICE_X26Y8          LUT6 (Prop_lut6_I3_O)        0.124   507.967 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=23, routed)          1.070   509.036    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X26Y6          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.499  1501.499    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y6          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.614    
                         clock uncertainty           -0.035  1501.579    
    SLICE_X26Y6          FDSE (Setup_fdse_C_S)       -0.426  1501.153    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[0]
  -------------------------------------------------------------------
                         required time                       1501.153    
                         arrival time                        -509.036    
  -------------------------------------------------------------------
                         slack                                992.117    

Slack (MET) :             992.117ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        7.368ns  (logic 2.456ns (33.333%)  route 4.912ns (66.667%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 1501.499 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 501.668 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.668   501.668    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X23Y8          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y8          FDSE (Prop_fdse_C_Q)         0.459   502.127 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/Q
                         net (fo=23, routed)          1.654   503.781    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[5]
    SLICE_X27Y8          LUT1 (Prop_lut1_I0_O)        0.124   503.905 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_23/O
                         net (fo=1, routed)           0.000   503.905    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_23_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   504.437 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000   504.437    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_11_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.551 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.551    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_4_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.665 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.665    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_18_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.779 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000   504.779    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_14_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.893 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000   504.893    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_16_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   505.227 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_15/O[1]
                         net (fo=1, routed)           0.721   505.948    MicroBlaze_i/waveParser_0/inst/wave3Address4[26]
    SLICE_X26Y12         LUT4 (Prop_lut4_I1_O)        0.303   506.251 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_20/O
                         net (fo=1, routed)           0.674   506.925    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_20_n_0
    SLICE_X26Y12         LUT6 (Prop_lut6_I5_O)        0.124   507.049 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_6/O
                         net (fo=1, routed)           0.794   507.843    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_6_n_0
    SLICE_X26Y8          LUT6 (Prop_lut6_I3_O)        0.124   507.967 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=23, routed)          1.070   509.036    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X26Y6          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.499  1501.499    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y6          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.614    
                         clock uncertainty           -0.035  1501.579    
    SLICE_X26Y6          FDRE (Setup_fdre_C_R)       -0.426  1501.153    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[5]
  -------------------------------------------------------------------
                         required time                       1501.153    
                         arrival time                        -509.036    
  -------------------------------------------------------------------
                         slack                                992.117    

Slack (MET) :             992.117ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[6]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        7.368ns  (logic 2.456ns (33.333%)  route 4.912ns (66.667%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 1501.499 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 501.668 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.668   501.668    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X23Y8          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y8          FDSE (Prop_fdse_C_Q)         0.459   502.127 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/Q
                         net (fo=23, routed)          1.654   503.781    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[5]
    SLICE_X27Y8          LUT1 (Prop_lut1_I0_O)        0.124   503.905 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_23/O
                         net (fo=1, routed)           0.000   503.905    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_23_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   504.437 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000   504.437    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_11_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.551 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.551    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_4_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.665 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.665    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_18_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.779 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000   504.779    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_14_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.893 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000   504.893    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_16_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   505.227 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_15/O[1]
                         net (fo=1, routed)           0.721   505.948    MicroBlaze_i/waveParser_0/inst/wave3Address4[26]
    SLICE_X26Y12         LUT4 (Prop_lut4_I1_O)        0.303   506.251 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_20/O
                         net (fo=1, routed)           0.674   506.925    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_20_n_0
    SLICE_X26Y12         LUT6 (Prop_lut6_I5_O)        0.124   507.049 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_6/O
                         net (fo=1, routed)           0.794   507.843    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_6_n_0
    SLICE_X26Y8          LUT6 (Prop_lut6_I3_O)        0.124   507.967 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=23, routed)          1.070   509.036    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X26Y6          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.499  1501.499    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y6          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.614    
                         clock uncertainty           -0.035  1501.579    
    SLICE_X26Y6          FDSE (Setup_fdse_C_S)       -0.426  1501.153    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[6]
  -------------------------------------------------------------------
                         required time                       1501.153    
                         arrival time                        -509.036    
  -------------------------------------------------------------------
                         slack                                992.117    

Slack (MET) :             992.117ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[7]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        7.368ns  (logic 2.456ns (33.333%)  route 4.912ns (66.667%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 1501.499 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 501.668 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.668   501.668    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X23Y8          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y8          FDSE (Prop_fdse_C_Q)         0.459   502.127 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/Q
                         net (fo=23, routed)          1.654   503.781    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[5]
    SLICE_X27Y8          LUT1 (Prop_lut1_I0_O)        0.124   503.905 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_23/O
                         net (fo=1, routed)           0.000   503.905    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_23_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   504.437 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000   504.437    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_11_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.551 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.551    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_4_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.665 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.665    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_18_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.779 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000   504.779    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_14_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.893 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000   504.893    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_16_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   505.227 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_15/O[1]
                         net (fo=1, routed)           0.721   505.948    MicroBlaze_i/waveParser_0/inst/wave3Address4[26]
    SLICE_X26Y12         LUT4 (Prop_lut4_I1_O)        0.303   506.251 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_20/O
                         net (fo=1, routed)           0.674   506.925    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_20_n_0
    SLICE_X26Y12         LUT6 (Prop_lut6_I5_O)        0.124   507.049 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_6/O
                         net (fo=1, routed)           0.794   507.843    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_6_n_0
    SLICE_X26Y8          LUT6 (Prop_lut6_I3_O)        0.124   507.967 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=23, routed)          1.070   509.036    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X26Y6          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.499  1501.499    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y6          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.614    
                         clock uncertainty           -0.035  1501.579    
    SLICE_X26Y6          FDSE (Setup_fdse_C_S)       -0.426  1501.153    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[7]
  -------------------------------------------------------------------
                         required time                       1501.153    
                         arrival time                        -509.036    
  -------------------------------------------------------------------
                         slack                                992.117    

Slack (MET) :             992.117ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[8]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        7.368ns  (logic 2.456ns (33.333%)  route 4.912ns (66.667%))
  Logic Levels:           10  (CARRY4=6 LUT1=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 1501.499 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 501.668 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.668   501.668    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X23Y8          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y8          FDSE (Prop_fdse_C_Q)         0.459   502.127 f  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/Q
                         net (fo=23, routed)          1.654   503.781    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[5]
    SLICE_X27Y8          LUT1 (Prop_lut1_I0_O)        0.124   503.905 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_23/O
                         net (fo=1, routed)           0.000   503.905    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_23_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   504.437 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000   504.437    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_11_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.551 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.551    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_4_n_0
    SLICE_X27Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.665 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.665    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_18_n_0
    SLICE_X27Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.779 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_14/CO[3]
                         net (fo=1, routed)           0.000   504.779    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_14_n_0
    SLICE_X27Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   504.893 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000   504.893    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_16_n_0
    SLICE_X27Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   505.227 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[13]_i_15/O[1]
                         net (fo=1, routed)           0.721   505.948    MicroBlaze_i/waveParser_0/inst/wave3Address4[26]
    SLICE_X26Y12         LUT4 (Prop_lut4_I1_O)        0.303   506.251 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_20/O
                         net (fo=1, routed)           0.674   506.925    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_20_n_0
    SLICE_X26Y12         LUT6 (Prop_lut6_I5_O)        0.124   507.049 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_6/O
                         net (fo=1, routed)           0.794   507.843    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_6_n_0
    SLICE_X26Y8          LUT6 (Prop_lut6_I3_O)        0.124   507.967 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1/O
                         net (fo=23, routed)          1.070   509.036    MicroBlaze_i/waveParser_0/inst/waveRef3Address[13]_i_1_n_0
    SLICE_X26Y6          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.499  1501.499    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y6          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.115  1501.614    
                         clock uncertainty           -0.035  1501.579    
    SLICE_X26Y6          FDSE (Setup_fdse_C_S)       -0.426  1501.153    MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[8]
  -------------------------------------------------------------------
                         required time                       1501.153    
                         arrival time                        -509.036    
  -------------------------------------------------------------------
                         slack                                992.117    

Slack (MET) :             992.183ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        7.239ns  (logic 2.310ns (31.911%)  route 4.929ns (68.090%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 1501.495 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 501.668 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.668   501.668    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X23Y8          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y8          FDSE (Prop_fdse_C_Q)         0.459   502.127 r  MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg[5]/Q
                         net (fo=23, routed)          1.726   503.853    MicroBlaze_i/waveParser_0/inst/MemoryAddress_reg_n_0_[5]
    SLICE_X24Y8          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396   504.249 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000   504.249    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[2]_i_1_n_0
    SLICE_X24Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.366 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_13/CO[3]
                         net (fo=1, routed)           0.000   504.366    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_13_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.483 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000   504.483    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_4_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.600 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18/CO[3]
                         net (fo=1, routed)           0.000   504.600    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_18_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.717 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17/CO[3]
                         net (fo=1, routed)           0.000   504.717    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_17_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   504.834 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32/CO[3]
                         net (fo=1, routed)           0.000   504.834    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_32_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   505.149 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[13]_i_20/O[3]
                         net (fo=1, routed)           1.146   506.295    MicroBlaze_i/waveParser_0/inst/wave2Address4[29]
    SLICE_X25Y13         LUT4 (Prop_lut4_I1_O)        0.307   506.602 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_22/O
                         net (fo=1, routed)           0.714   507.316    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_22_n_0
    SLICE_X25Y12         LUT6 (Prop_lut6_I5_O)        0.124   507.440 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6/O
                         net (fo=1, routed)           0.616   508.056    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_6_n_0
    SLICE_X25Y10         LUT6 (Prop_lut6_I3_O)        0.124   508.180 r  MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1/O
                         net (fo=22, routed)          0.727   508.907    MicroBlaze_i/waveParser_0/inst/waveRef2Address[13]_i_1_n_0
    SLICE_X24Y5          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.495  1501.495    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X24Y5          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.149  1501.644    
                         clock uncertainty           -0.035  1501.609    
    SLICE_X24Y5          FDRE (Setup_fdre_C_R)       -0.519  1501.089    MicroBlaze_i/waveParser_0/inst/waveRef2Address_reg[1]
  -------------------------------------------------------------------
                         required time                       1501.090    
                         arrival time                        -508.907    
  -------------------------------------------------------------------
                         slack                                992.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[7]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_0/ADDRARDADDR[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.307ns  (logic 0.146ns (47.564%)  route 0.161ns (52.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 500.563 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.563   500.563    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y6          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y6          FDSE (Prop_fdse_C_Q)         0.146   500.709 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[7]/Q
                         net (fo=2, routed)           0.161   500.870    MicroBlaze_i/BlockRam_0/inst/waveRef3Address[7]
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.872   500.872    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.620    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183   500.803    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_0
  -------------------------------------------------------------------
                         required time                       -500.803    
                         arrival time                         500.870    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[2]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1/ADDRARDADDR[4]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.309ns  (logic 0.146ns (47.275%)  route 0.163ns (52.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 500.873 - 500.000 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 500.563 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.563   500.563    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X27Y4          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDSE (Prop_fdse_C_Q)         0.146   500.709 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[2]/Q
                         net (fo=2, routed)           0.163   500.871    MicroBlaze_i/BlockRam_0/inst/waveRef1Address[2]
    RAMB18_X1Y0          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.873   500.873    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X1Y0          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.621    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183   500.804    MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1
  -------------------------------------------------------------------
                         required time                       -500.804    
                         arrival time                         500.871    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/wave1Address_reg[7]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/ADDRARDADDR[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.328ns  (logic 0.146ns (44.545%)  route 0.182ns (55.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns = ( 500.864 - 500.000 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 500.558 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.558   500.558    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X27Y16         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/wave1Address_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y16         FDSE (Prop_fdse_C_Q)         0.146   500.704 r  MicroBlaze_i/waveParser_0/inst/wave1Address_reg[7]/Q
                         net (fo=4, routed)           0.182   500.885    MicroBlaze_i/BlockRam_0/inst/wave01Address[7]
    RAMB36_X1Y3          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.864   500.864    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y3          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.612    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183   500.795    MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0
  -------------------------------------------------------------------
                         required time                       -500.795    
                         arrival time                         500.885    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/wave1Address_reg[8]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.328ns  (logic 0.146ns (44.452%)  route 0.182ns (55.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns = ( 500.864 - 500.000 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 500.558 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.558   500.558    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X27Y16         FDSE                                         r  MicroBlaze_i/waveParser_0/inst/wave1Address_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y16         FDSE (Prop_fdse_C_Q)         0.146   500.704 r  MicroBlaze_i/waveParser_0/inst/wave1Address_reg[8]/Q
                         net (fo=4, routed)           0.182   500.886    MicroBlaze_i/BlockRam_0/inst/wave01Address[8]
    RAMB36_X1Y3          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.864   500.864    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y3          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.612    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183   500.795    MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0
  -------------------------------------------------------------------
                         required time                       -500.795    
                         arrival time                         500.886    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_0/ADDRARDADDR[12]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.359ns  (logic 0.146ns (40.621%)  route 0.213ns (59.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 500.562 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.562   500.562    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y7          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y7          FDRE (Prop_fdre_C_Q)         0.146   500.708 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[9]/Q
                         net (fo=2, routed)           0.213   500.921    MicroBlaze_i/BlockRam_0/inst/waveRef3Address[9]
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.872   500.872    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.620    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183   500.803    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_0
  -------------------------------------------------------------------
                         required time                       -500.803    
                         arrival time                         500.921    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1/ADDRARDADDR[5]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.363ns  (logic 0.146ns (40.271%)  route 0.217ns (59.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 500.873 - 500.000 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 500.563 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.563   500.563    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X27Y4          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDRE (Prop_fdre_C_Q)         0.146   500.709 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[3]/Q
                         net (fo=2, routed)           0.217   500.925    MicroBlaze_i/BlockRam_0/inst/waveRef1Address[3]
    RAMB18_X1Y0          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.873   500.873    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X1Y0          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.621    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183   500.804    MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1
  -------------------------------------------------------------------
                         required time                       -500.804    
                         arrival time                         500.925    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1/ADDRARDADDR[6]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.363ns  (logic 0.146ns (40.208%)  route 0.217ns (59.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 500.873 - 500.000 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 500.563 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.563   500.563    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X27Y4          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y4          FDRE (Prop_fdre_C_Q)         0.146   500.709 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[4]/Q
                         net (fo=2, routed)           0.217   500.926    MicroBlaze_i/BlockRam_0/inst/waveRef1Address[4]
    RAMB18_X1Y0          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.873   500.873    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X1Y0          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.621    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183   500.804    MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1
  -------------------------------------------------------------------
                         required time                       -500.804    
                         arrival time                         500.926    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[11]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1/ADDRARDADDR[13]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.363ns  (logic 0.146ns (40.195%)  route 0.217ns (59.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns = ( 500.873 - 500.000 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 500.563 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.563   500.563    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X27Y6          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y6          FDSE (Prop_fdse_C_Q)         0.146   500.709 r  MicroBlaze_i/waveParser_0/inst/waveRef1Address_reg[11]/Q
                         net (fo=2, routed)           0.217   500.926    MicroBlaze_i/BlockRam_0/inst/waveRef1Address[11]
    RAMB18_X1Y0          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.873   500.873    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X1Y0          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.621    
    RAMB18_X1Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183   500.804    MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1
  -------------------------------------------------------------------
                         required time                       -500.804    
                         arrival time                         500.926    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[6]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_0/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.365ns  (logic 0.146ns (40.020%)  route 0.219ns (59.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 500.563 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.563   500.563    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y6          FDSE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y6          FDSE (Prop_fdse_C_Q)         0.146   500.709 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[6]/Q
                         net (fo=2, routed)           0.219   500.927    MicroBlaze_i/BlockRam_0/inst/waveRef3Address[6]
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.872   500.872    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.620    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183   500.803    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_0
  -------------------------------------------------------------------
                         required time                       -500.803    
                         arrival time                         500.927    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram4_reg_0/ADDRARDADDR[13]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.367ns  (logic 0.146ns (39.753%)  route 0.221ns (60.255%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.562ns = ( 500.562 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.562   500.562    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X26Y7          FDRE                                         r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y7          FDRE (Prop_fdre_C_Q)         0.146   500.708 r  MicroBlaze_i/waveParser_0/inst/waveRef3Address_reg[10]/Q
                         net (fo=2, routed)           0.221   500.929    MicroBlaze_i/BlockRam_0/inst/waveRef3Address[10]
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.872   500.872    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y1          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram4_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.252   500.620    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183   500.803    MicroBlaze_i/BlockRam_0/inst/Ram4_reg_0
  -------------------------------------------------------------------
                         required time                       -500.803    
                         arrival time                         500.929    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1Mhz
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y3   MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y6   MicroBlaze_i/BlockRam_0/inst/Ram10_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X2Y4   MicroBlaze_i/BlockRam_0/inst/Ram11_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y10  MicroBlaze_i/BlockRam_0/inst/Ram11_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y4   MicroBlaze_i/BlockRam_0/inst/Ram12_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y7   MicroBlaze_i/BlockRam_0/inst/Ram12_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y2   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X0Y4   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X2Y0   MicroBlaze_i/BlockRam_0/inst/Ram2_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y0   MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X7Y32   MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X7Y32   MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X7Y32   MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X7Y32   MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X7Y32   MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X7Y32   MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X7Y32   MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X7Y32   MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X7Y31   MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X7Y31   MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X7Y32   MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X7Y32   MicroBlaze_i/SineWaveGen_0/inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X7Y32   MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X7Y32   MicroBlaze_i/SineWaveGen_0/inst/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X7Y32   MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X7Y32   MicroBlaze_i/SineWaveGen_0/inst/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X7Y32   MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X7Y32   MicroBlaze_i/SineWaveGen_0/inst/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X7Y31   MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X7Y31   MicroBlaze_i/SineWaveGen_0/inst/counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          686  Failing Endpoints,  Worst Slack       -2.841ns,  Total Violation     -777.452ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.841ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[3]_replica/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.798ns  (logic 2.599ns (54.170%)  route 2.199ns (45.830%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 7.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 5.474 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.666     5.474    MicroBlaze_i/CC_0/inst/clk
    SLICE_X18Y16         FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[3]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDRE (Prop_fdre_C_Q)         0.459     5.933 r  MicroBlaze_i/CC_0/inst/count_reg[3]_replica/Q
                         net (fo=9, routed)           0.360     6.293    MicroBlaze_i/AddressFixer_0/inst/count[3]_repN_alias
    SLICE_X19Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.949 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.949    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.063    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.177    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.334 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/CO[1]
                         net (fo=24, routed)          0.749     8.082    MicroBlaze_i/AddressFixer_0/inst/address3_carry__2_n_2
    SLICE_X18Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.861     8.943 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.943    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.748     9.806    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X16Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.930 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.342    10.272    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X18Y22         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.486     7.679    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X18Y22         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
                         clock pessimism              0.265     7.943    
                         clock uncertainty           -0.083     7.860    
    SLICE_X18Y22         FDRE (Setup_fdre_C_R)       -0.429     7.431    MicroBlaze_i/AddressFixer_0/inst/address_reg[11]
  -------------------------------------------------------------------
                         required time                          7.431    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                 -2.841    

Slack (VIOLATED) :        -2.841ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[3]_replica/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.798ns  (logic 2.599ns (54.170%)  route 2.199ns (45.830%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 7.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 5.474 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.666     5.474    MicroBlaze_i/CC_0/inst/clk
    SLICE_X18Y16         FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[3]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDRE (Prop_fdre_C_Q)         0.459     5.933 r  MicroBlaze_i/CC_0/inst/count_reg[3]_replica/Q
                         net (fo=9, routed)           0.360     6.293    MicroBlaze_i/AddressFixer_0/inst/count[3]_repN_alias
    SLICE_X19Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.949 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.949    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.063    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.177    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.334 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/CO[1]
                         net (fo=24, routed)          0.749     8.082    MicroBlaze_i/AddressFixer_0/inst/address3_carry__2_n_2
    SLICE_X18Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.861     8.943 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.943    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.748     9.806    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X16Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.930 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.342    10.272    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X18Y22         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.486     7.679    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X18Y22         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[4]/C
                         clock pessimism              0.265     7.943    
                         clock uncertainty           -0.083     7.860    
    SLICE_X18Y22         FDRE (Setup_fdre_C_R)       -0.429     7.431    MicroBlaze_i/AddressFixer_0/inst/address_reg[4]
  -------------------------------------------------------------------
                         required time                          7.431    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                 -2.841    

Slack (VIOLATED) :        -2.841ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[3]_replica/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.798ns  (logic 2.599ns (54.170%)  route 2.199ns (45.830%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 7.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 5.474 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.666     5.474    MicroBlaze_i/CC_0/inst/clk
    SLICE_X18Y16         FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[3]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDRE (Prop_fdre_C_Q)         0.459     5.933 r  MicroBlaze_i/CC_0/inst/count_reg[3]_replica/Q
                         net (fo=9, routed)           0.360     6.293    MicroBlaze_i/AddressFixer_0/inst/count[3]_repN_alias
    SLICE_X19Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.949 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.949    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.063    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.177    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.334 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/CO[1]
                         net (fo=24, routed)          0.749     8.082    MicroBlaze_i/AddressFixer_0/inst/address3_carry__2_n_2
    SLICE_X18Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.861     8.943 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.943    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.748     9.806    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X16Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.930 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.342    10.272    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X18Y22         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.486     7.679    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X18Y22         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[5]/C
                         clock pessimism              0.265     7.943    
                         clock uncertainty           -0.083     7.860    
    SLICE_X18Y22         FDRE (Setup_fdre_C_R)       -0.429     7.431    MicroBlaze_i/AddressFixer_0/inst/address_reg[5]
  -------------------------------------------------------------------
                         required time                          7.431    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                 -2.841    

Slack (VIOLATED) :        -2.841ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[3]_replica/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.798ns  (logic 2.599ns (54.170%)  route 2.199ns (45.830%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 7.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 5.474 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.666     5.474    MicroBlaze_i/CC_0/inst/clk
    SLICE_X18Y16         FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[3]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDRE (Prop_fdre_C_Q)         0.459     5.933 r  MicroBlaze_i/CC_0/inst/count_reg[3]_replica/Q
                         net (fo=9, routed)           0.360     6.293    MicroBlaze_i/AddressFixer_0/inst/count[3]_repN_alias
    SLICE_X19Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.949 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.949    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.063    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.177    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.334 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/CO[1]
                         net (fo=24, routed)          0.749     8.082    MicroBlaze_i/AddressFixer_0/inst/address3_carry__2_n_2
    SLICE_X18Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.861     8.943 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.943    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.748     9.806    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X16Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.930 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.342    10.272    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X18Y22         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.486     7.679    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X18Y22         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[6]/C
                         clock pessimism              0.265     7.943    
                         clock uncertainty           -0.083     7.860    
    SLICE_X18Y22         FDRE (Setup_fdre_C_R)       -0.429     7.431    MicroBlaze_i/AddressFixer_0/inst/address_reg[6]
  -------------------------------------------------------------------
                         required time                          7.431    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                 -2.841    

Slack (VIOLATED) :        -2.836ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[3]_replica/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.794ns  (logic 2.599ns (54.219%)  route 2.195ns (45.781%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 7.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 5.474 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.666     5.474    MicroBlaze_i/CC_0/inst/clk
    SLICE_X18Y16         FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[3]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDRE (Prop_fdre_C_Q)         0.459     5.933 r  MicroBlaze_i/CC_0/inst/count_reg[3]_replica/Q
                         net (fo=9, routed)           0.360     6.293    MicroBlaze_i/AddressFixer_0/inst/count[3]_repN_alias
    SLICE_X19Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.949 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.949    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.063    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.177    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.334 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/CO[1]
                         net (fo=24, routed)          0.749     8.082    MicroBlaze_i/AddressFixer_0/inst/address3_carry__2_n_2
    SLICE_X18Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.861     8.943 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.943    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.748     9.806    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X16Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.930 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.338    10.268    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X19Y22         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.486     7.679    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X19Y22         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
                         clock pessimism              0.265     7.943    
                         clock uncertainty           -0.083     7.860    
    SLICE_X19Y22         FDRE (Setup_fdre_C_R)       -0.429     7.431    MicroBlaze_i/AddressFixer_0/inst/address_reg[0]
  -------------------------------------------------------------------
                         required time                          7.431    
                         arrival time                         -10.268    
  -------------------------------------------------------------------
                         slack                                 -2.836    

Slack (VIOLATED) :        -2.836ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[3]_replica/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.794ns  (logic 2.599ns (54.219%)  route 2.195ns (45.781%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 7.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 5.474 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.666     5.474    MicroBlaze_i/CC_0/inst/clk
    SLICE_X18Y16         FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[3]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDRE (Prop_fdre_C_Q)         0.459     5.933 r  MicroBlaze_i/CC_0/inst/count_reg[3]_replica/Q
                         net (fo=9, routed)           0.360     6.293    MicroBlaze_i/AddressFixer_0/inst/count[3]_repN_alias
    SLICE_X19Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.949 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.949    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.063    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.177    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.334 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/CO[1]
                         net (fo=24, routed)          0.749     8.082    MicroBlaze_i/AddressFixer_0/inst/address3_carry__2_n_2
    SLICE_X18Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.861     8.943 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.943    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.748     9.806    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X16Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.930 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.338    10.268    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X19Y22         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.486     7.679    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X19Y22         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
                         clock pessimism              0.265     7.943    
                         clock uncertainty           -0.083     7.860    
    SLICE_X19Y22         FDRE (Setup_fdre_C_R)       -0.429     7.431    MicroBlaze_i/AddressFixer_0/inst/address_reg[10]
  -------------------------------------------------------------------
                         required time                          7.431    
                         arrival time                         -10.268    
  -------------------------------------------------------------------
                         slack                                 -2.836    

Slack (VIOLATED) :        -2.836ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[3]_replica/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.794ns  (logic 2.599ns (54.219%)  route 2.195ns (45.781%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 7.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 5.474 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.666     5.474    MicroBlaze_i/CC_0/inst/clk
    SLICE_X18Y16         FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[3]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDRE (Prop_fdre_C_Q)         0.459     5.933 r  MicroBlaze_i/CC_0/inst/count_reg[3]_replica/Q
                         net (fo=9, routed)           0.360     6.293    MicroBlaze_i/AddressFixer_0/inst/count[3]_repN_alias
    SLICE_X19Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.949 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.949    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.063    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.177    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.334 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/CO[1]
                         net (fo=24, routed)          0.749     8.082    MicroBlaze_i/AddressFixer_0/inst/address3_carry__2_n_2
    SLICE_X18Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.861     8.943 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.943    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.748     9.806    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X16Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.930 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.338    10.268    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X19Y22         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.486     7.679    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X19Y22         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[1]/C
                         clock pessimism              0.265     7.943    
                         clock uncertainty           -0.083     7.860    
    SLICE_X19Y22         FDRE (Setup_fdre_C_R)       -0.429     7.431    MicroBlaze_i/AddressFixer_0/inst/address_reg[1]
  -------------------------------------------------------------------
                         required time                          7.431    
                         arrival time                         -10.268    
  -------------------------------------------------------------------
                         slack                                 -2.836    

Slack (VIOLATED) :        -2.836ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[3]_replica/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.794ns  (logic 2.599ns (54.219%)  route 2.195ns (45.781%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 7.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 5.474 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.666     5.474    MicroBlaze_i/CC_0/inst/clk
    SLICE_X18Y16         FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[3]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDRE (Prop_fdre_C_Q)         0.459     5.933 r  MicroBlaze_i/CC_0/inst/count_reg[3]_replica/Q
                         net (fo=9, routed)           0.360     6.293    MicroBlaze_i/AddressFixer_0/inst/count[3]_repN_alias
    SLICE_X19Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.949 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.949    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.063    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.177    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.334 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/CO[1]
                         net (fo=24, routed)          0.749     8.082    MicroBlaze_i/AddressFixer_0/inst/address3_carry__2_n_2
    SLICE_X18Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.861     8.943 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.943    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.748     9.806    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X16Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.930 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.338    10.268    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X19Y22         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.486     7.679    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X19Y22         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[2]/C
                         clock pessimism              0.265     7.943    
                         clock uncertainty           -0.083     7.860    
    SLICE_X19Y22         FDRE (Setup_fdre_C_R)       -0.429     7.431    MicroBlaze_i/AddressFixer_0/inst/address_reg[2]
  -------------------------------------------------------------------
                         required time                          7.431    
                         arrival time                         -10.268    
  -------------------------------------------------------------------
                         slack                                 -2.836    

Slack (VIOLATED) :        -2.836ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[3]_replica/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.794ns  (logic 2.599ns (54.219%)  route 2.195ns (45.781%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 7.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 5.474 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.666     5.474    MicroBlaze_i/CC_0/inst/clk
    SLICE_X18Y16         FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[3]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDRE (Prop_fdre_C_Q)         0.459     5.933 r  MicroBlaze_i/CC_0/inst/count_reg[3]_replica/Q
                         net (fo=9, routed)           0.360     6.293    MicroBlaze_i/AddressFixer_0/inst/count[3]_repN_alias
    SLICE_X19Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.949 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.949    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.063    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.177    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.334 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/CO[1]
                         net (fo=24, routed)          0.749     8.082    MicroBlaze_i/AddressFixer_0/inst/address3_carry__2_n_2
    SLICE_X18Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.861     8.943 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.943    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.748     9.806    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X16Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.930 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.338    10.268    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X19Y22         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.486     7.679    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X19Y22         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[3]/C
                         clock pessimism              0.265     7.943    
                         clock uncertainty           -0.083     7.860    
    SLICE_X19Y22         FDRE (Setup_fdre_C_R)       -0.429     7.431    MicroBlaze_i/AddressFixer_0/inst/address_reg[3]
  -------------------------------------------------------------------
                         required time                          7.431    
                         arrival time                         -10.268    
  -------------------------------------------------------------------
                         slack                                 -2.836    

Slack (VIOLATED) :        -2.836ns  (required time - arrival time)
  Source:                 MicroBlaze_i/CC_0/inst/count_reg[3]_replica/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/AddressFixer_0/inst/address_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        4.794ns  (logic 2.599ns (54.219%)  route 2.195ns (45.781%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 7.679 - 5.000 ) 
    Source Clock Delay      (SCD):    2.974ns = ( 5.474 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.666     5.474    MicroBlaze_i/CC_0/inst/clk
    SLICE_X18Y16         FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[3]_replica/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y16         FDRE (Prop_fdre_C_Q)         0.459     5.933 r  MicroBlaze_i/CC_0/inst/count_reg[3]_replica/Q
                         net (fo=9, routed)           0.360     6.293    MicroBlaze_i/AddressFixer_0/inst/count[3]_repN_alias
    SLICE_X19Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.949 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.949    MicroBlaze_i/AddressFixer_0/inst/address3_carry_n_0
    SLICE_X19Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.063 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.063    MicroBlaze_i/AddressFixer_0/inst/address3_carry__0_n_0
    SLICE_X19Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.177 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.177    MicroBlaze_i/AddressFixer_0/inst/address3_carry__1_n_0
    SLICE_X19Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.334 r  MicroBlaze_i/AddressFixer_0/inst/address3_carry__2/CO[1]
                         net (fo=24, routed)          0.749     8.082    MicroBlaze_i/AddressFixer_0/inst/address3_carry__2_n_2
    SLICE_X18Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.861     8.943 r  MicroBlaze_i/AddressFixer_0/inst/address2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.943    MicroBlaze_i/AddressFixer_0/inst/address2_carry__1_n_0
    SLICE_X18Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.057 f  MicroBlaze_i/AddressFixer_0/inst/address2_carry__2/CO[3]
                         net (fo=1, routed)           0.748     9.806    MicroBlaze_i/AddressFixer_0/inst/address2_carry__2_n_0
    SLICE_X16Y22         LUT2 (Prop_lut2_I1_O)        0.124     9.930 r  MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1/O
                         net (fo=12, routed)          0.338    10.268    MicroBlaze_i/AddressFixer_0/inst/address[13]_i_1_n_0
    SLICE_X19Y22         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.486     7.679    MicroBlaze_i/AddressFixer_0/inst/clk
    SLICE_X19Y22         FDRE                                         r  MicroBlaze_i/AddressFixer_0/inst/address_reg[7]/C
                         clock pessimism              0.265     7.943    
                         clock uncertainty           -0.083     7.860    
    SLICE_X19Y22         FDRE (Setup_fdre_C_R)       -0.429     7.431    MicroBlaze_i/AddressFixer_0/inst/address_reg[7]
  -------------------------------------------------------------------
                         required time                          7.431    
                         arrival time                         -10.268    
  -------------------------------------------------------------------
                         slack                                 -2.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[15].reg3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.395%)  route 0.191ns (50.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.561     0.902    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y47         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y47         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[15]/Q
                         net (fo=1, routed)           0.191     1.233    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In[15]
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.278 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[15].reg3[15]_i_1/O
                         net (fo=1, routed)           0.000     1.278    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.Read_Reg2_In[15]
    SLICE_X21Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[15].reg3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.830     1.200    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[15].reg3_reg[15]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y46         FDRE (Hold_fdre_C_D)         0.092     1.258    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[15].reg3_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.018%)  route 0.220ns (60.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.585     0.926    <hidden>
    SLICE_X2Y46          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  <hidden>
                         net (fo=2, routed)           0.220     1.287    <hidden>
    SLICE_X3Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.853     1.223    <hidden>
    SLICE_X3Y50          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.070     1.264    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.616%)  route 0.168ns (54.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.559     0.900    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X23Y50         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.168     1.209    MicroBlaze_i/proc_sys_reset_0/U0/SEQ/lpf_int
    SLICE_X20Y51         FDSE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.830     1.200    MicroBlaze_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X20Y51         FDSE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y51         FDSE (Hold_fdse_C_S)         0.009     1.175    MicroBlaze_i/proc_sys_reset_0/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.616%)  route 0.168ns (54.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.559     0.900    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X23Y50         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.168     1.209    MicroBlaze_i/proc_sys_reset_0/U0/SEQ/lpf_int
    SLICE_X20Y51         FDSE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.830     1.200    MicroBlaze_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X20Y51         FDSE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/C
                         clock pessimism             -0.034     1.166    
    SLICE_X20Y51         FDSE (Hold_fdse_C_S)         0.009     1.175    MicroBlaze_i/proc_sys_reset_0/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 MicroBlaze_i/CC_0/inst/xcorr_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/XCorrOutputManager_0/inst/XCORR_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        0.376ns  (logic 0.146ns (38.783%)  route 0.230ns (61.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns = ( 3.689 - 2.500 ) 
    Source Clock Delay      (SCD):    0.897ns = ( 3.397 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.556     3.396    MicroBlaze_i/CC_0/inst/clk
    SLICE_X18Y31         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDRE (Prop_fdre_C_Q)         0.146     3.542 r  MicroBlaze_i/CC_0/inst/xcorr_reg[13]/Q
                         net (fo=1, routed)           0.230     3.773    MicroBlaze_i/XCorrOutputManager_0/inst/XCORR_prime[9]
    SLICE_X22Y31         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.819     3.689    MicroBlaze_i/XCorrOutputManager_0/inst/clk
    SLICE_X22Y31         FDRE                                         r  MicroBlaze_i/XCorrOutputManager_0/inst/XCORR_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.034     3.655    
    SLICE_X22Y31         FDRE (Hold_fdre_C_D)         0.077     3.732    MicroBlaze_i/XCorrOutputManager_0/inst/XCORR_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.732    
                         arrival time                           3.773    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.209ns (51.819%)  route 0.194ns (48.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.567     0.908    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X12Y49         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/Q
                         net (fo=4, routed)           0.194     1.266    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg_n_0_[3]
    SLICE_X13Y50         LUT6 (Prop_lut6_I5_O)        0.045     1.311 r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.311    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state[0]_i_1_n_0
    SLICE_X13Y50         FDSE                                         r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.834     1.204    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X13Y50         FDSE                                         r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X13Y50         FDSE (Hold_fdse_C_D)         0.091     1.266    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[22].reg3_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.512%)  route 0.223ns (54.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.560     0.901    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y44         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[22]/Q
                         net (fo=1, routed)           0.223     1.264    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In[22]
    SLICE_X17Y43         LUT5 (Prop_lut5_I0_O)        0.045     1.309 r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[22].reg3[22]_i_1/O
                         net (fo=1, routed)           0.000     1.309    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.Read_Reg2_In[22]
    SLICE_X17Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[22].reg3_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.831     1.201    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[22].reg3_reg[22]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X17Y43         FDRE (Hold_fdre_C_D)         0.091     1.258    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[22].reg3_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[18].reg3_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.482%)  route 0.232ns (55.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.559     0.900    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y40         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[18]/Q
                         net (fo=1, routed)           0.232     1.273    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In[18]
    SLICE_X14Y41         LUT5 (Prop_lut5_I0_O)        0.045     1.318 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[18].reg3[18]_i_1/O
                         net (fo=1, routed)           0.000     1.318    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.Read_Reg2_In[18]
    SLICE_X14Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[18].reg3_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.830     1.200    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X14Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[18].reg3_reg[18]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X14Y41         FDRE (Hold_fdre_C_D)         0.092     1.258    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[18].reg3_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.247ns (58.710%)  route 0.174ns (41.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.586     0.927    <hidden>
    SLICE_X4Y48          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.148     1.075 f  <hidden>
                         net (fo=2, routed)           0.174     1.248    <hidden>
    SLICE_X3Y51          LUT6 (Prop_lut6_I1_O)        0.099     1.347 r  <hidden>
                         net (fo=1, routed)           0.000     1.347    <hidden>
    SLICE_X3Y51          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.853     1.223    <hidden>
    SLICE_X3Y51          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.091     1.285    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.148ns (41.094%)  route 0.212ns (58.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.584     0.925    <hidden>
    SLICE_X0Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.148     1.072 r  <hidden>
                         net (fo=2, routed)           0.212     1.285    <hidden>
    SLICE_X1Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.851     1.221    <hidden>
    SLICE_X1Y50          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.022     1.214    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y3   MicroBlaze_i/BlockRam_0/inst/Ram10_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y6   MicroBlaze_i/BlockRam_0/inst/Ram10_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y4   MicroBlaze_i/BlockRam_0/inst/Ram11_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y10  MicroBlaze_i/BlockRam_0/inst/Ram11_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y4   MicroBlaze_i/BlockRam_0/inst/Ram12_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y7   MicroBlaze_i/BlockRam_0/inst/Ram12_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y2   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y4   MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y0   MicroBlaze_i/BlockRam_0/inst/Ram2_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y0   MicroBlaze_i/BlockRam_0/inst/Ram2_reg_1/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X20Y52  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X20Y52  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X24Y50  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X24Y50  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X19Y22  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X19Y22  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X19Y22  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X19Y22  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X18Y22  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X18Y22  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X20Y52  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X20Y52  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X24Y50  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X24Y50  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X19Y22  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X19Y22  MicroBlaze_i/AddressFixer_0/inst/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X19Y22  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X19Y22  MicroBlaze_i/AddressFixer_0/inst/address_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X18Y22  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X18Y22  MicroBlaze_i/AddressFixer_0/inst/address_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       57.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             57.836ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        4.343ns  (logic 1.020ns (23.486%)  route 3.323ns (76.515%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 563.997 - 562.500 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 501.669 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.669   501.669    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X8Y30          FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.524   502.193 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[2]/Q
                         net (fo=2, routed)           0.890   503.083    MicroBlaze_i/Serializer_1/inst/waveIn[2]
    SLICE_X8Y30          LUT6 (Prop_lut6_I1_O)        0.124   503.207 r  MicroBlaze_i/Serializer_1/inst/MISO_i_17/O
                         net (fo=1, routed)           0.796   504.003    MicroBlaze_i/Serializer_1/inst/MISO_i_17_n_0
    SLICE_X9Y31          LUT3 (Prop_lut3_I2_O)        0.124   504.127 r  MicroBlaze_i/Serializer_1/inst/MISO_i_8/O
                         net (fo=1, routed)           0.783   504.910    MicroBlaze_i/Serializer_1/inst/MISO_i_8_n_0
    SLICE_X10Y31         LUT5 (Prop_lut5_I0_O)        0.124   505.034 r  MicroBlaze_i/Serializer_1/inst/MISO_i_2/O
                         net (fo=1, routed)           0.854   505.888    MicroBlaze_i/Serializer_1/inst/MISO_i_2_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I0_O)        0.124   506.012 r  MicroBlaze_i/Serializer_1/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   506.012    MicroBlaze_i/Serializer_1/inst/MISO_i_1_n_0
    SLICE_X11Y31         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.497   563.997    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X11Y31         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/C
                         clock pessimism              0.000   563.997    
                         clock uncertainty           -0.178   563.819    
    SLICE_X11Y31         FDRE (Setup_fdre_C_D)        0.029   563.848    MicroBlaze_i/Serializer_1/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.848    
                         arrival time                        -506.012    
  -------------------------------------------------------------------
                         slack                                 57.836    

Slack (MET) :             58.237ns  (required time - arrival time)
  Source:                 MicroBlaze_i/testdelaysine_0/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.989ns  (logic 1.020ns (25.568%)  route 2.969ns (74.436%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 563.994 - 562.500 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 501.667 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.667   501.667    MicroBlaze_i/testdelaysine_0/inst/clk1Mhz
    SLICE_X30Y34         FDRE                                         r  MicroBlaze_i/testdelaysine_0/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.524   502.191 r  MicroBlaze_i/testdelaysine_0/inst/wave_reg[2]/Q
                         net (fo=1, routed)           0.666   502.857    MicroBlaze_i/Serializer_2/inst/waveIn[2]
    SLICE_X31Y34         LUT6 (Prop_lut6_I1_O)        0.124   502.981 r  MicroBlaze_i/Serializer_2/inst/MISO_i_17/O
                         net (fo=1, routed)           0.831   503.812    MicroBlaze_i/Serializer_2/inst/MISO_i_17_n_0
    SLICE_X31Y35         LUT3 (Prop_lut3_I2_O)        0.124   503.936 r  MicroBlaze_i/Serializer_2/inst/MISO_i_8/O
                         net (fo=1, routed)           0.669   504.605    MicroBlaze_i/Serializer_2/inst/MISO_i_8_n_0
    SLICE_X30Y35         LUT5 (Prop_lut5_I0_O)        0.124   504.729 r  MicroBlaze_i/Serializer_2/inst/MISO_i_2/O
                         net (fo=1, routed)           0.803   505.532    MicroBlaze_i/Serializer_2/inst/MISO_i_2_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I0_O)        0.124   505.656 r  MicroBlaze_i/Serializer_2/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   505.656    MicroBlaze_i/Serializer_2/inst/MISO_i_1_n_0
    SLICE_X30Y35         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.494   563.994    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X30Y35         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/C
                         clock pessimism              0.000   563.994    
                         clock uncertainty           -0.178   563.816    
    SLICE_X30Y35         FDRE (Setup_fdre_C_D)        0.077   563.893    MicroBlaze_i/Serializer_2/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.893    
                         arrival time                        -505.656    
  -------------------------------------------------------------------
                         slack                                 58.237    

Slack (MET) :             58.888ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.336ns  (logic 1.255ns (37.614%)  route 2.082ns (62.387%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 563.996 - 562.500 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 501.670 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.670   501.670    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X8Y31          FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.484   502.154 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[11]/Q
                         net (fo=2, routed)           1.114   503.268    MicroBlaze_i/Serializer_0/inst/waveIn[11]
    SLICE_X12Y31         LUT4 (Prop_lut4_I1_O)        0.319   503.587 r  MicroBlaze_i/Serializer_0/inst/MISO_i_14/O
                         net (fo=1, routed)           0.165   503.753    MicroBlaze_i/Serializer_0/inst/MISO_i_14_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I0_O)        0.328   504.081 r  MicroBlaze_i/Serializer_0/inst/MISO_i_6/O
                         net (fo=1, routed)           0.802   504.883    MicroBlaze_i/Serializer_0/inst/MISO_i_6_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I4_O)        0.124   505.007 r  MicroBlaze_i/Serializer_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   505.007    MicroBlaze_i/Serializer_0/inst/MISO_i_1_n_0
    SLICE_X12Y30         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.496   563.996    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X12Y30         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/C
                         clock pessimism              0.000   563.996    
                         clock uncertainty           -0.178   563.818    
    SLICE_X12Y30         FDRE (Setup_fdre_C_D)        0.077   563.895    MicroBlaze_i/Serializer_0/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.895    
                         arrival time                        -505.006    
  -------------------------------------------------------------------
                         slack                                 58.888    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.662ns  (logic 0.295ns (44.531%)  route 0.367ns (55.467%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns = ( 500.825 - 500.000 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 500.559 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.559   500.559    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X8Y31          FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.151   500.710 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[5]/Q
                         net (fo=2, routed)           0.176   500.886    MicroBlaze_i/Serializer_1/inst/waveIn[5]
    SLICE_X10Y31         LUT5 (Prop_lut5_I4_O)        0.099   500.985 r  MicroBlaze_i/Serializer_1/inst/MISO_i_7/O
                         net (fo=1, routed)           0.191   501.176    MicroBlaze_i/Serializer_1/inst/MISO_i_7_n_0
    SLICE_X11Y31         LUT6 (Prop_lut6_I5_O)        0.045   501.221 r  MicroBlaze_i/Serializer_1/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.221    MicroBlaze_i/Serializer_1/inst/MISO_i_1_n_0
    SLICE_X11Y31         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.825   500.825    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X11Y31         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/C
                         clock pessimism              0.000   500.825    
                         clock uncertainty            0.178   501.004    
    SLICE_X11Y31         FDRE (Hold_fdre_C_D)         0.091   501.095    MicroBlaze_i/Serializer_1/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.095    
                         arrival time                         501.221    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.774ns  (logic 0.295ns (38.103%)  route 0.479ns (61.896%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns = ( 500.824 - 500.000 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 500.559 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.559   500.559    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X8Y31          FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.151   500.710 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[5]/Q
                         net (fo=2, routed)           0.271   500.981    MicroBlaze_i/Serializer_0/inst/waveIn[5]
    SLICE_X10Y30         LUT5 (Prop_lut5_I4_O)        0.099   501.080 r  MicroBlaze_i/Serializer_0/inst/MISO_i_7/O
                         net (fo=1, routed)           0.208   501.288    MicroBlaze_i/Serializer_0/inst/MISO_i_7_n_0
    SLICE_X12Y30         LUT6 (Prop_lut6_I5_O)        0.045   501.333 r  MicroBlaze_i/Serializer_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.333    MicroBlaze_i/Serializer_0/inst/MISO_i_1_n_0
    SLICE_X12Y30         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.824   500.824    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X12Y30         FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/C
                         clock pessimism              0.000   500.824    
                         clock uncertainty            0.178   501.003    
    SLICE_X12Y30         FDRE (Hold_fdre_C_D)         0.120   501.123    MicroBlaze_i/Serializer_0/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.122    
                         arrival time                         501.333    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 MicroBlaze_i/testdelaysine_0/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.804ns  (logic 0.295ns (36.681%)  route 0.509ns (63.312%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns = ( 500.826 - 500.000 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 500.559 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.559   500.559    MicroBlaze_i/testdelaysine_0/inst/clk1Mhz
    SLICE_X30Y34         FDRE                                         r  MicroBlaze_i/testdelaysine_0/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.151   500.710 r  MicroBlaze_i/testdelaysine_0/inst/wave_reg[5]/Q
                         net (fo=1, routed)           0.287   500.997    MicroBlaze_i/Serializer_2/inst/waveIn[5]
    SLICE_X30Y34         LUT5 (Prop_lut5_I4_O)        0.099   501.096 r  MicroBlaze_i/Serializer_2/inst/MISO_i_7/O
                         net (fo=1, routed)           0.222   501.318    MicroBlaze_i/Serializer_2/inst/MISO_i_7_n_0
    SLICE_X30Y35         LUT6 (Prop_lut6_I5_O)        0.045   501.363 r  MicroBlaze_i/Serializer_2/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.363    MicroBlaze_i/Serializer_2/inst/MISO_i_1_n_0
    SLICE_X30Y35         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.826   500.826    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X30Y35         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/C
                         clock pessimism              0.000   500.826    
                         clock uncertainty            0.178   501.005    
    SLICE_X30Y35         FDRE (Hold_fdre_C_D)         0.120   501.125    MicroBlaze_i/Serializer_2/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.124    
                         arrival time                         501.363    
  -------------------------------------------------------------------
                         slack                                  0.238    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk1Mhz

Setup :            0  Failing Endpoints,  Worst Slack       26.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       30.861ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.818ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram9_reg_1/DIADI[0]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        3.399ns  (logic 0.459ns (13.504%)  route 2.940ns (86.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 501.544 - 500.000 ) 
    Source Clock Delay      (SCD):    1.661ns = ( 470.411 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.661   470.411    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X26Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30         FDRE (Prop_fdre_C_Q)         0.459   470.870 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[9]/Q
                         net (fo=4, routed)           2.940   473.810    MicroBlaze_i/BlockRam_0/inst/inWave3[9]
    RAMB18_X0Y5          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram9_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.544   501.544    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X0Y5          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram9_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.544    
                         clock uncertainty           -0.178   501.365    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737   500.628    MicroBlaze_i/BlockRam_0/inst/Ram9_reg_1
  -------------------------------------------------------------------
                         required time                        500.628    
                         arrival time                        -473.810    
  -------------------------------------------------------------------
                         slack                                 26.818    

Slack (MET) :             27.275ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0/DIADI[1]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        2.938ns  (logic 0.459ns (15.624%)  route 2.479ns (84.376%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 501.539 - 500.000 ) 
    Source Clock Delay      (SCD):    1.661ns = ( 470.411 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.661   470.411    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X26Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30         FDRE (Prop_fdre_C_Q)         0.459   470.870 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[1]/Q
                         net (fo=4, routed)           2.479   473.349    MicroBlaze_i/BlockRam_0/inst/inWave3[1]
    RAMB36_X0Y3          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.539   501.539    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X0Y3          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.539    
                         clock uncertainty           -0.178   501.360    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737   500.623    MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0
  -------------------------------------------------------------------
                         required time                        500.623    
                         arrival time                        -473.349    
  -------------------------------------------------------------------
                         slack                                 27.275    

Slack (MET) :             27.315ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram3_reg_0/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        2.913ns  (logic 0.459ns (15.756%)  route 2.454ns (84.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 501.549 - 500.000 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 470.405 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.655   470.405    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X27Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y23         FDRE (Prop_fdre_C_Q)         0.459   470.864 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/Q
                         net (fo=4, routed)           2.454   473.318    MicroBlaze_i/BlockRam_0/inst/inWave1[7]
    RAMB36_X0Y0          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram3_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.549   501.549    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X0Y0          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram3_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.549    
                         clock uncertainty           -0.178   501.370    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737   500.633    MicroBlaze_i/BlockRam_0/inst/Ram3_reg_0
  -------------------------------------------------------------------
                         required time                        500.633    
                         arrival time                        -473.318    
  -------------------------------------------------------------------
                         slack                                 27.315    

Slack (MET) :             27.344ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        2.869ns  (logic 0.459ns (16.001%)  route 2.410ns (83.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 501.539 - 500.000 ) 
    Source Clock Delay      (SCD):    1.661ns = ( 470.411 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.661   470.411    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X26Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30         FDRE (Prop_fdre_C_Q)         0.459   470.870 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[4]/Q
                         net (fo=4, routed)           2.410   473.280    MicroBlaze_i/BlockRam_0/inst/inWave3[4]
    RAMB36_X0Y3          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.539   501.539    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X0Y3          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.539    
                         clock uncertainty           -0.178   501.360    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737   500.623    MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0
  -------------------------------------------------------------------
                         required time                        500.623    
                         arrival time                        -473.280    
  -------------------------------------------------------------------
                         slack                                 27.344    

Slack (MET) :             27.406ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        2.818ns  (logic 0.459ns (16.291%)  route 2.359ns (83.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 501.544 - 500.000 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 470.405 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.655   470.405    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X27Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y23         FDRE (Prop_fdre_C_Q)         0.459   470.864 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/Q
                         net (fo=4, routed)           2.359   473.223    MicroBlaze_i/BlockRam_0/inst/inWave1[10]
    RAMB18_X0Y4          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.544   501.544    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X0Y4          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.544    
                         clock uncertainty           -0.178   501.365    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737   500.628    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1
  -------------------------------------------------------------------
                         required time                        500.628    
                         arrival time                        -473.223    
  -------------------------------------------------------------------
                         slack                                 27.406    

Slack (MET) :             27.410ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        2.802ns  (logic 0.459ns (16.381%)  route 2.343ns (83.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 501.539 - 500.000 ) 
    Source Clock Delay      (SCD):    1.661ns = ( 470.411 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.661   470.411    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X27Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y30         FDRE (Prop_fdre_C_Q)         0.459   470.870 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[0]/Q
                         net (fo=4, routed)           2.343   473.213    MicroBlaze_i/BlockRam_0/inst/inWave3[0]
    RAMB36_X0Y3          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.539   501.539    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X0Y3          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.539    
                         clock uncertainty           -0.178   501.360    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737   500.623    MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0
  -------------------------------------------------------------------
                         required time                        500.623    
                         arrival time                        -473.213    
  -------------------------------------------------------------------
                         slack                                 27.410    

Slack (MET) :             27.444ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        2.780ns  (logic 0.459ns (16.512%)  route 2.321ns (83.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 501.544 - 500.000 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 470.405 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.655   470.405    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.459   470.864 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/Q
                         net (fo=4, routed)           2.321   473.185    MicroBlaze_i/BlockRam_0/inst/inWave1[11]
    RAMB18_X0Y4          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.544   501.544    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X0Y4          RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.544    
                         clock uncertainty           -0.178   501.365    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737   500.628    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1
  -------------------------------------------------------------------
                         required time                        500.628    
                         arrival time                        -473.185    
  -------------------------------------------------------------------
                         slack                                 27.444    

Slack (MET) :             27.523ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram3_reg_0/DIADI[1]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        2.706ns  (logic 0.459ns (16.965%)  route 2.247ns (83.035%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 501.549 - 500.000 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 470.405 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.655   470.405    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.459   470.864 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/Q
                         net (fo=4, routed)           2.247   473.111    MicroBlaze_i/BlockRam_0/inst/inWave1[1]
    RAMB36_X0Y0          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram3_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.549   501.549    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X0Y0          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram3_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.549    
                         clock uncertainty           -0.178   501.370    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737   500.633    MicroBlaze_i/BlockRam_0/inst/Ram3_reg_0
  -------------------------------------------------------------------
                         required time                        500.633    
                         arrival time                        -473.111    
  -------------------------------------------------------------------
                         slack                                 27.523    

Slack (MET) :             27.525ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0/DIPADIP[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        2.687ns  (logic 0.459ns (17.082%)  route 2.228ns (82.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 501.539 - 500.000 ) 
    Source Clock Delay      (SCD):    1.661ns = ( 470.411 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.661   470.411    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X27Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y30         FDRE (Prop_fdre_C_Q)         0.459   470.870 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[8]/Q
                         net (fo=4, routed)           2.228   473.098    MicroBlaze_i/BlockRam_0/inst/inWave3[8]
    RAMB36_X0Y3          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.539   501.539    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X0Y3          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.539    
                         clock uncertainty           -0.178   501.360    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737   500.623    MicroBlaze_i/BlockRam_0/inst/Ram9_reg_0
  -------------------------------------------------------------------
                         required time                        500.623    
                         arrival time                        -473.098    
  -------------------------------------------------------------------
                         slack                                 27.525    

Slack (MET) :             27.542ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram3_reg_0/DIPADIP[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        2.682ns  (logic 0.459ns (17.114%)  route 2.223ns (82.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.549ns = ( 501.549 - 500.000 ) 
    Source Clock Delay      (SCD):    1.659ns = ( 470.409 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.659   470.409    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y21         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDRE (Prop_fdre_C_Q)         0.459   470.868 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/Q
                         net (fo=4, routed)           2.223   473.091    MicroBlaze_i/BlockRam_0/inst/inWave1[8]
    RAMB36_X0Y0          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram3_reg_0/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.549   501.549    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X0Y0          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram3_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.549    
                         clock uncertainty           -0.178   501.370    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737   500.633    MicroBlaze_i/BlockRam_0/inst/Ram3_reg_0
  -------------------------------------------------------------------
                         required time                        500.633    
                         arrival time                        -473.091    
  -------------------------------------------------------------------
                         slack                                 27.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.861ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.401ns  (logic 0.146ns (36.392%)  route 0.255ns (63.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns = ( 500.868 - 500.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 531.803 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.553   531.803    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X27Y21         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y21         FDRE (Prop_fdre_C_Q)         0.146   531.949 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/Q
                         net (fo=4, routed)           0.255   532.204    MicroBlaze_i/BlockRam_0/inst/inWave1[3]
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.868   500.868    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.868    
                         clock uncertainty            0.178   501.047    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296   501.343    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0
  -------------------------------------------------------------------
                         required time                       -501.343    
                         arrival time                         532.204    
  -------------------------------------------------------------------
                         slack                                 30.861    

Slack (MET) :             30.864ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.405ns  (logic 0.146ns (36.067%)  route 0.259ns (63.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns = ( 500.868 - 500.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 531.803 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.553   531.803    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X27Y21         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y21         FDRE (Prop_fdre_C_Q)         0.146   531.949 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/Q
                         net (fo=4, routed)           0.259   532.207    MicroBlaze_i/BlockRam_0/inst/inWave1[5]
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.868   500.868    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.868    
                         clock uncertainty            0.178   501.047    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296   501.343    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0
  -------------------------------------------------------------------
                         required time                       -501.343    
                         arrival time                         532.207    
  -------------------------------------------------------------------
                         slack                                 30.864    

Slack (MET) :             30.913ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/DIPADIP[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.453ns  (logic 0.146ns (32.210%)  route 0.307ns (67.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns = ( 500.868 - 500.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 531.803 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.553   531.803    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y21         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDRE (Prop_fdre_C_Q)         0.146   531.949 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/Q
                         net (fo=4, routed)           0.307   532.256    MicroBlaze_i/BlockRam_0/inst/inWave1[8]
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.868   500.868    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.868    
                         clock uncertainty            0.178   501.047    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.296   501.343    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0
  -------------------------------------------------------------------
                         required time                       -501.343    
                         arrival time                         532.256    
  -------------------------------------------------------------------
                         slack                                 30.913    

Slack (MET) :             30.916ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram11_reg_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.449ns  (logic 0.146ns (32.535%)  route 0.303ns (67.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns = ( 500.862 - 500.000 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 531.805 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.555   531.805    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X27Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y30         FDRE (Prop_fdre_C_Q)         0.146   531.951 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[10]/Q
                         net (fo=4, routed)           0.303   532.253    MicroBlaze_i/BlockRam_0/inst/inWave3[10]
    RAMB18_X2Y10         RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram11_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.862   500.862    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X2Y10         RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram11_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.862    
                         clock uncertainty            0.178   501.041    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296   501.337    MicroBlaze_i/BlockRam_0/inst/Ram11_reg_1
  -------------------------------------------------------------------
                         required time                       -501.337    
                         arrival time                         532.253    
  -------------------------------------------------------------------
                         slack                                 30.916    

Slack (MET) :             30.938ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram8_reg_0/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.478ns  (logic 0.146ns (30.522%)  route 0.332ns (69.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns = ( 500.866 - 500.000 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 531.801 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.551   531.801    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X21Y29         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.146   531.947 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[2]/Q
                         net (fo=4, routed)           0.332   532.279    MicroBlaze_i/BlockRam_0/inst/inWave2[2]
    RAMB36_X1Y6          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram8_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.866   500.866    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y6          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram8_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.866    
                         clock uncertainty            0.178   501.045    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296   501.341    MicroBlaze_i/BlockRam_0/inst/Ram8_reg_0
  -------------------------------------------------------------------
                         required time                       -501.341    
                         arrival time                         532.279    
  -------------------------------------------------------------------
                         slack                                 30.938    

Slack (MET) :             30.942ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram6_reg_0/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.477ns  (logic 0.146ns (30.597%)  route 0.331ns (69.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns = ( 500.861 - 500.000 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 531.801 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.551   531.801    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X21Y29         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDRE (Prop_fdre_C_Q)         0.146   531.947 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/Q
                         net (fo=4, routed)           0.331   532.278    MicroBlaze_i/BlockRam_0/inst/inWave2[3]
    RAMB36_X1Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram6_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.861   500.861    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram6_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.861    
                         clock uncertainty            0.178   501.040    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296   501.336    MicroBlaze_i/BlockRam_0/inst/Ram6_reg_0
  -------------------------------------------------------------------
                         required time                       -501.336    
                         arrival time                         532.278    
  -------------------------------------------------------------------
                         slack                                 30.942    

Slack (MET) :             30.954ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram6_reg_0/DIPADIP[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.487ns  (logic 0.146ns (29.964%)  route 0.341ns (70.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns = ( 500.861 - 500.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 531.803 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.553   531.803    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X19Y28         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDRE (Prop_fdre_C_Q)         0.146   531.949 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[8]/Q
                         net (fo=4, routed)           0.341   532.290    MicroBlaze_i/BlockRam_0/inst/inWave2[8]
    RAMB36_X1Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram6_reg_0/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.861   500.861    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y5          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram6_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.861    
                         clock uncertainty            0.178   501.040    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.296   501.336    MicroBlaze_i/BlockRam_0/inst/Ram6_reg_0
  -------------------------------------------------------------------
                         required time                       -501.336    
                         arrival time                         532.290    
  -------------------------------------------------------------------
                         slack                                 30.954    

Slack (MET) :             30.959ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram11_reg_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.491ns  (logic 0.146ns (29.735%)  route 0.345ns (70.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns = ( 500.862 - 500.000 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 531.805 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.555   531.805    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X26Y30         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30         FDRE (Prop_fdre_C_Q)         0.146   531.951 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/Q
                         net (fo=4, routed)           0.345   532.296    MicroBlaze_i/BlockRam_0/inst/inWave3[11]
    RAMB18_X2Y10         RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram11_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.862   500.862    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB18_X2Y10         RAMB18E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram11_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.862    
                         clock uncertainty            0.178   501.041    
    RAMB18_X2Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296   501.337    MicroBlaze_i/BlockRam_0/inst/Ram11_reg_1
  -------------------------------------------------------------------
                         required time                       -501.337    
                         arrival time                         532.296    
  -------------------------------------------------------------------
                         slack                                 30.959    

Slack (MET) :             30.962ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.505ns  (logic 0.146ns (28.922%)  route 0.359ns (71.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns = ( 500.868 - 500.000 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 531.801 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.551   531.801    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y23         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.146   531.947 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/Q
                         net (fo=4, routed)           0.359   532.305    MicroBlaze_i/BlockRam_0/inst/inWave1[2]
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.868   500.868    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y2          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.868    
                         clock uncertainty            0.178   501.047    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296   501.343    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_0
  -------------------------------------------------------------------
                         required time                       -501.343    
                         arrival time                         532.305    
  -------------------------------------------------------------------
                         slack                                 30.962    

Slack (MET) :             30.971ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/BlockRam_0/inst/Ram8_reg_0/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.508ns  (logic 0.146ns (28.725%)  route 0.362ns (71.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns = ( 500.866 - 500.000 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 531.804 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.554   531.804    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X18Y29         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y29         FDRE (Prop_fdre_C_Q)         0.146   531.950 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[4]/Q
                         net (fo=4, routed)           0.362   532.312    MicroBlaze_i/BlockRam_0/inst/inWave2[4]
    RAMB36_X1Y6          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram8_reg_0/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.866   500.866    MicroBlaze_i/BlockRam_0/inst/Ram1_reg_1_0
    RAMB36_X1Y6          RAMB36E1                                     r  MicroBlaze_i/BlockRam_0/inst/Ram8_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.866    
                         clock uncertainty            0.178   501.045    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296   501.341    MicroBlaze_i/BlockRam_0/inst/Ram8_reg_0
  -------------------------------------------------------------------
                         required time                       -501.341    
                         arrival time                         532.312    
  -------------------------------------------------------------------
                         slack                                 30.971    





---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/xcorr_reg[32]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.180ns  (logic 0.648ns (20.375%)  route 2.532ns (79.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 505.194 - 502.500 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 501.660 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.660   501.660    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X20Y20         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDRE (Prop_fdre_C_Q)         0.524   502.184 f  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.832   503.016    MicroBlaze_i/CC_0/inst/reset
    SLICE_X20Y20         LUT6 (Prop_lut6_I5_O)        0.124   503.140 r  MicroBlaze_i/CC_0/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.700   504.840    MicroBlaze_i/CC_0/inst/xcorr[35]_i_1_n_0
    SLICE_X12Y36         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[32]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.502   505.194    MicroBlaze_i/CC_0/inst/clk
    SLICE_X12Y36         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[32]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.194    
                         clock uncertainty           -0.083   505.112    
    SLICE_X12Y36         FDRE (Setup_fdre_C_CE)      -0.164   504.948    MicroBlaze_i/CC_0/inst/xcorr_reg[32]
  -------------------------------------------------------------------
                         required time                        504.948    
                         arrival time                        -504.840    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/xcorr_reg[34]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.180ns  (logic 0.648ns (20.375%)  route 2.532ns (79.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 505.194 - 502.500 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 501.660 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.660   501.660    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X20Y20         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDRE (Prop_fdre_C_Q)         0.524   502.184 f  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.832   503.016    MicroBlaze_i/CC_0/inst/reset
    SLICE_X20Y20         LUT6 (Prop_lut6_I5_O)        0.124   503.140 r  MicroBlaze_i/CC_0/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.700   504.840    MicroBlaze_i/CC_0/inst/xcorr[35]_i_1_n_0
    SLICE_X12Y36         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.502   505.194    MicroBlaze_i/CC_0/inst/clk
    SLICE_X12Y36         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[34]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.194    
                         clock uncertainty           -0.083   505.112    
    SLICE_X12Y36         FDRE (Setup_fdre_C_CE)      -0.164   504.948    MicroBlaze_i/CC_0/inst/xcorr_reg[34]
  -------------------------------------------------------------------
                         required time                        504.948    
                         arrival time                        -504.840    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/xcorr_reg[8]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.180ns  (logic 0.648ns (20.375%)  route 2.532ns (79.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 505.194 - 502.500 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 501.660 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.660   501.660    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X20Y20         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDRE (Prop_fdre_C_Q)         0.524   502.184 f  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.832   503.016    MicroBlaze_i/CC_0/inst/reset
    SLICE_X20Y20         LUT6 (Prop_lut6_I5_O)        0.124   503.140 r  MicroBlaze_i/CC_0/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.700   504.840    MicroBlaze_i/CC_0/inst/xcorr[35]_i_1_n_0
    SLICE_X12Y36         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.502   505.194    MicroBlaze_i/CC_0/inst/clk
    SLICE_X12Y36         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.194    
                         clock uncertainty           -0.083   505.112    
    SLICE_X12Y36         FDRE (Setup_fdre_C_CE)      -0.164   504.948    MicroBlaze_i/CC_0/inst/xcorr_reg[8]
  -------------------------------------------------------------------
                         required time                        504.948    
                         arrival time                        -504.840    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/xcorr_reg[9]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.180ns  (logic 0.648ns (20.375%)  route 2.532ns (79.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 505.194 - 502.500 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 501.660 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.660   501.660    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X20Y20         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDRE (Prop_fdre_C_Q)         0.524   502.184 f  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.832   503.016    MicroBlaze_i/CC_0/inst/reset
    SLICE_X20Y20         LUT6 (Prop_lut6_I5_O)        0.124   503.140 r  MicroBlaze_i/CC_0/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.700   504.840    MicroBlaze_i/CC_0/inst/xcorr[35]_i_1_n_0
    SLICE_X12Y36         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.502   505.194    MicroBlaze_i/CC_0/inst/clk
    SLICE_X12Y36         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.194    
                         clock uncertainty           -0.083   505.112    
    SLICE_X12Y36         FDRE (Setup_fdre_C_CE)      -0.164   504.948    MicroBlaze_i/CC_0/inst/xcorr_reg[9]
  -------------------------------------------------------------------
                         required time                        504.948    
                         arrival time                        -504.840    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/xcorr1_reg[17]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        2.927ns  (logic 0.648ns (22.136%)  route 2.279ns (77.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 505.181 - 502.500 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 501.660 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.660   501.660    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X20Y20         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDRE (Prop_fdre_C_Q)         0.524   502.184 f  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.832   503.016    MicroBlaze_i/CC_0/inst/reset
    SLICE_X20Y20         LUT6 (Prop_lut6_I5_O)        0.124   503.140 r  MicroBlaze_i/CC_0/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.447   504.587    MicroBlaze_i/CC_0/inst/xcorr[35]_i_1_n_0
    SLICE_X29Y31         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr1_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.489   505.181    MicroBlaze_i/CC_0/inst/clk
    SLICE_X29Y31         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr1_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.181    
                         clock uncertainty           -0.083   505.099    
    SLICE_X29Y31         FDRE (Setup_fdre_C_CE)      -0.202   504.897    MicroBlaze_i/CC_0/inst/xcorr1_reg[17]
  -------------------------------------------------------------------
                         required time                        504.896    
                         arrival time                        -504.587    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/xcorr1_reg[20]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        2.927ns  (logic 0.648ns (22.136%)  route 2.279ns (77.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 505.181 - 502.500 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 501.660 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.660   501.660    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X20Y20         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDRE (Prop_fdre_C_Q)         0.524   502.184 f  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.832   503.016    MicroBlaze_i/CC_0/inst/reset
    SLICE_X20Y20         LUT6 (Prop_lut6_I5_O)        0.124   503.140 r  MicroBlaze_i/CC_0/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.447   504.587    MicroBlaze_i/CC_0/inst/xcorr[35]_i_1_n_0
    SLICE_X29Y31         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr1_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.489   505.181    MicroBlaze_i/CC_0/inst/clk
    SLICE_X29Y31         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr1_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.181    
                         clock uncertainty           -0.083   505.099    
    SLICE_X29Y31         FDRE (Setup_fdre_C_CE)      -0.202   504.897    MicroBlaze_i/CC_0/inst/xcorr1_reg[20]
  -------------------------------------------------------------------
                         required time                        504.896    
                         arrival time                        -504.587    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/xcorr1_reg[27]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        2.927ns  (logic 0.648ns (22.136%)  route 2.279ns (77.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 505.181 - 502.500 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 501.660 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.660   501.660    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X20Y20         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDRE (Prop_fdre_C_Q)         0.524   502.184 f  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.832   503.016    MicroBlaze_i/CC_0/inst/reset
    SLICE_X20Y20         LUT6 (Prop_lut6_I5_O)        0.124   503.140 r  MicroBlaze_i/CC_0/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.447   504.587    MicroBlaze_i/CC_0/inst/xcorr[35]_i_1_n_0
    SLICE_X29Y31         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr1_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.489   505.181    MicroBlaze_i/CC_0/inst/clk
    SLICE_X29Y31         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr1_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.181    
                         clock uncertainty           -0.083   505.099    
    SLICE_X29Y31         FDRE (Setup_fdre_C_CE)      -0.202   504.897    MicroBlaze_i/CC_0/inst/xcorr1_reg[27]
  -------------------------------------------------------------------
                         required time                        504.896    
                         arrival time                        -504.587    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/xcorr1_reg[9]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        2.927ns  (logic 0.648ns (22.136%)  route 2.279ns (77.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 505.181 - 502.500 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 501.660 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.660   501.660    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X20Y20         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDRE (Prop_fdre_C_Q)         0.524   502.184 f  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.832   503.016    MicroBlaze_i/CC_0/inst/reset
    SLICE_X20Y20         LUT6 (Prop_lut6_I5_O)        0.124   503.140 r  MicroBlaze_i/CC_0/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.447   504.587    MicroBlaze_i/CC_0/inst/xcorr[35]_i_1_n_0
    SLICE_X29Y31         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.489   505.181    MicroBlaze_i/CC_0/inst/clk
    SLICE_X29Y31         FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr1_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.181    
                         clock uncertainty           -0.083   505.099    
    SLICE_X29Y31         FDRE (Setup_fdre_C_CE)      -0.202   504.897    MicroBlaze_i/CC_0/inst/xcorr1_reg[9]
  -------------------------------------------------------------------
                         required time                        504.896    
                         arrival time                        -504.587    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/xcorr_reg[29]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        2.830ns  (logic 0.648ns (22.894%)  route 2.183ns (77.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 505.194 - 502.500 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 501.660 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.660   501.660    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X20Y20         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDRE (Prop_fdre_C_Q)         0.524   502.184 f  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.832   503.016    MicroBlaze_i/CC_0/inst/reset
    SLICE_X20Y20         LUT6 (Prop_lut6_I5_O)        0.124   503.140 r  MicroBlaze_i/CC_0/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.350   504.490    MicroBlaze_i/CC_0/inst/xcorr[35]_i_1_n_0
    SLICE_X9Y35          FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.502   505.194    MicroBlaze_i/CC_0/inst/clk
    SLICE_X9Y35          FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.194    
                         clock uncertainty           -0.083   505.112    
    SLICE_X9Y35          FDRE (Setup_fdre_C_CE)      -0.202   504.910    MicroBlaze_i/CC_0/inst/xcorr_reg[29]
  -------------------------------------------------------------------
                         required time                        504.910    
                         arrival time                        -504.490    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/xcorr_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        2.830ns  (logic 0.648ns (22.894%)  route 2.183ns (77.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 505.194 - 502.500 ) 
    Source Clock Delay      (SCD):    1.660ns = ( 501.660 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.660   501.660    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X20Y20         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDRE (Prop_fdre_C_Q)         0.524   502.184 f  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.832   503.016    MicroBlaze_i/CC_0/inst/reset
    SLICE_X20Y20         LUT6 (Prop_lut6_I5_O)        0.124   503.140 r  MicroBlaze_i/CC_0/inst/xcorr[35]_i_1/O
                         net (fo=64, routed)          1.350   504.490    MicroBlaze_i/CC_0/inst/xcorr[35]_i_1_n_0
    SLICE_X9Y35          FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.502   505.194    MicroBlaze_i/CC_0/inst/clk
    SLICE_X9Y35          FDRE                                         r  MicroBlaze_i/CC_0/inst/xcorr_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.194    
                         clock uncertainty           -0.083   505.112    
    SLICE_X9Y35          FDRE (Setup_fdre_C_CE)      -0.202   504.910    MicroBlaze_i/CC_0/inst/xcorr_reg[7]
  -------------------------------------------------------------------
                         required time                        504.910    
                         arrival time                        -504.490    
  -------------------------------------------------------------------
                         slack                                  0.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.169ns  (arrival time - required time)
  Source:                 MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                            (clock source 'clk1Mhz'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@997.500ns - clk1Mhz rise@1000.000ns)
  Data Path Delay:        1.989ns  (logic 0.100ns (5.027%)  route 1.889ns (94.973%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.965ns = ( 1000.465 - 997.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz rise edge) 1000.000  1000.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000  1000.000 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.889  1001.889    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG
    SLICE_X26Y64         LUT3 (Prop_lut3_I2_O)        0.100  1001.989 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1/O
                         net (fo=1, routed)           0.000  1001.989    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1_n_0
    SLICE_X26Y64         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    997.500   997.500 f  
    PS7_X0Y0             PS7                          0.000   997.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   998.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   998.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.657  1000.465    MicroBlaze_i/clk1Mhz_0/inst/clk
    SLICE_X26Y64         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  1000.465    
                         clock uncertainty            0.083  1000.548    
    SLICE_X26Y64         FDRE (Hold_fdre_C_D)         0.272  1000.820    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg
  -------------------------------------------------------------------
                         required time                      -1000.820    
                         arrival time                        1001.989    
  -------------------------------------------------------------------
                         slack                                  1.169    

Slack (MET) :             2.324ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/count_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        1.376ns  (logic 0.523ns (38.021%)  route 0.853ns (61.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns = ( 500.474 - 497.500 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 501.488 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.488   501.488    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X20Y20         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDRE (Prop_fdre_C_Q)         0.423   501.911 r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.446   502.358    MicroBlaze_i/CC_0/inst/reset
    SLICE_X20Y20         LUT6 (Prop_lut6_I5_O)        0.100   502.458 r  MicroBlaze_i/CC_0/inst/count[15]_i_1/O
                         net (fo=19, routed)          0.406   502.864    MicroBlaze_i/CC_0/inst/count[15]_i_1_n_0
    SLICE_X17Y16         FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.666   500.474    MicroBlaze_i/CC_0/inst/clk
    SLICE_X17Y16         FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.474    
                         clock uncertainty            0.083   500.557    
    SLICE_X17Y16         FDRE (Hold_fdre_C_R)        -0.017   500.540    MicroBlaze_i/CC_0/inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                       -500.540    
                         arrival time                         502.864    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.324ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/count_reg[5]/S
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        1.376ns  (logic 0.523ns (38.021%)  route 0.853ns (61.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns = ( 500.474 - 497.500 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 501.488 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.488   501.488    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X20Y20         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDRE (Prop_fdre_C_Q)         0.423   501.911 r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.446   502.358    MicroBlaze_i/CC_0/inst/reset
    SLICE_X20Y20         LUT6 (Prop_lut6_I5_O)        0.100   502.458 r  MicroBlaze_i/CC_0/inst/count[15]_i_1/O
                         net (fo=19, routed)          0.406   502.864    MicroBlaze_i/CC_0/inst/count[15]_i_1_n_0
    SLICE_X17Y16         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.666   500.474    MicroBlaze_i/CC_0/inst/clk
    SLICE_X17Y16         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.474    
                         clock uncertainty            0.083   500.557    
    SLICE_X17Y16         FDSE (Hold_fdse_C_S)        -0.017   500.540    MicroBlaze_i/CC_0/inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                       -500.540    
                         arrival time                         502.864    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.410ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/count_reg[15]/S
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        1.458ns  (logic 0.523ns (35.872%)  route 0.935ns (64.133%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.970ns = ( 500.470 - 497.500 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 501.488 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.488   501.488    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X20Y20         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDRE (Prop_fdre_C_Q)         0.423   501.911 r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.446   502.358    MicroBlaze_i/CC_0/inst/reset
    SLICE_X20Y20         LUT6 (Prop_lut6_I5_O)        0.100   502.458 r  MicroBlaze_i/CC_0/inst/count[15]_i_1/O
                         net (fo=19, routed)          0.489   502.946    MicroBlaze_i/CC_0/inst/count[15]_i_1_n_0
    SLICE_X18Y19         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.662   500.470    MicroBlaze_i/CC_0/inst/clk
    SLICE_X18Y19         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.470    
                         clock uncertainty            0.083   500.553    
    SLICE_X18Y19         FDSE (Hold_fdse_C_S)        -0.017   500.536    MicroBlaze_i/CC_0/inst/count_reg[15]
  -------------------------------------------------------------------
                         required time                       -500.536    
                         arrival time                         502.946    
  -------------------------------------------------------------------
                         slack                                  2.410    

Slack (MET) :             2.417ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/count_reg[12]/S
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        1.466ns  (logic 0.523ns (35.681%)  route 0.943ns (64.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns = ( 500.471 - 497.500 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 501.488 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.488   501.488    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X20Y20         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDRE (Prop_fdre_C_Q)         0.423   501.911 r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.446   502.358    MicroBlaze_i/CC_0/inst/reset
    SLICE_X20Y20         LUT6 (Prop_lut6_I5_O)        0.100   502.458 r  MicroBlaze_i/CC_0/inst/count[15]_i_1/O
                         net (fo=19, routed)          0.496   502.954    MicroBlaze_i/CC_0/inst/count[15]_i_1_n_0
    SLICE_X18Y18         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.663   500.471    MicroBlaze_i/CC_0/inst/clk
    SLICE_X18Y18         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.471    
                         clock uncertainty            0.083   500.554    
    SLICE_X18Y18         FDSE (Hold_fdse_C_S)        -0.017   500.537    MicroBlaze_i/CC_0/inst/count_reg[12]
  -------------------------------------------------------------------
                         required time                       -500.537    
                         arrival time                         502.954    
  -------------------------------------------------------------------
                         slack                                  2.417    

Slack (MET) :             2.417ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/count_reg[14]/S
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        1.466ns  (logic 0.523ns (35.681%)  route 0.943ns (64.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.483ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.971ns = ( 500.471 - 497.500 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 501.488 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.488   501.488    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X20Y20         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDRE (Prop_fdre_C_Q)         0.423   501.911 r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.446   502.358    MicroBlaze_i/CC_0/inst/reset
    SLICE_X20Y20         LUT6 (Prop_lut6_I5_O)        0.100   502.458 r  MicroBlaze_i/CC_0/inst/count[15]_i_1/O
                         net (fo=19, routed)          0.496   502.954    MicroBlaze_i/CC_0/inst/count[15]_i_1_n_0
    SLICE_X18Y18         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.663   500.471    MicroBlaze_i/CC_0/inst/clk
    SLICE_X18Y18         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.471    
                         clock uncertainty            0.083   500.554    
    SLICE_X18Y18         FDSE (Hold_fdse_C_S)        -0.017   500.537    MicroBlaze_i/CC_0/inst/count_reg[14]
  -------------------------------------------------------------------
                         required time                       -500.537    
                         arrival time                         502.954    
  -------------------------------------------------------------------
                         slack                                  2.417    

Slack (MET) :             2.437ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/count_reg[3]_replica/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        1.488ns  (logic 0.523ns (35.140%)  route 0.965ns (64.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns = ( 500.474 - 497.500 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 501.488 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.488   501.488    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X20Y20         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDRE (Prop_fdre_C_Q)         0.423   501.911 r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.446   502.358    MicroBlaze_i/CC_0/inst/reset
    SLICE_X20Y20         LUT6 (Prop_lut6_I5_O)        0.100   502.458 r  MicroBlaze_i/CC_0/inst/count[15]_i_1/O
                         net (fo=19, routed)          0.519   502.977    MicroBlaze_i/CC_0/inst/count[15]_i_1_n_0
    SLICE_X18Y16         FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[3]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.666   500.474    MicroBlaze_i/CC_0/inst/clk
    SLICE_X18Y16         FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[3]_replica/C  (IS_INVERTED)
                         clock pessimism              0.000   500.474    
                         clock uncertainty            0.083   500.557    
    SLICE_X18Y16         FDRE (Hold_fdre_C_R)        -0.017   500.540    MicroBlaze_i/CC_0/inst/count_reg[3]_replica
  -------------------------------------------------------------------
                         required time                       -500.540    
                         arrival time                         502.977    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             2.437ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/count_reg[4]/S
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        1.488ns  (logic 0.523ns (35.140%)  route 0.965ns (64.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns = ( 500.474 - 497.500 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 501.488 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.488   501.488    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X20Y20         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDRE (Prop_fdre_C_Q)         0.423   501.911 r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.446   502.358    MicroBlaze_i/CC_0/inst/reset
    SLICE_X20Y20         LUT6 (Prop_lut6_I5_O)        0.100   502.458 r  MicroBlaze_i/CC_0/inst/count[15]_i_1/O
                         net (fo=19, routed)          0.519   502.977    MicroBlaze_i/CC_0/inst/count[15]_i_1_n_0
    SLICE_X18Y16         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.666   500.474    MicroBlaze_i/CC_0/inst/clk
    SLICE_X18Y16         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.474    
                         clock uncertainty            0.083   500.557    
    SLICE_X18Y16         FDSE (Hold_fdse_C_S)        -0.017   500.540    MicroBlaze_i/CC_0/inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                       -500.540    
                         arrival time                         502.977    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             2.437ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/count_reg[6]/S
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        1.488ns  (logic 0.523ns (35.140%)  route 0.965ns (64.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.486ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns = ( 500.474 - 497.500 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 501.488 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         1.488   501.488    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X20Y20         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDRE (Prop_fdre_C_Q)         0.423   501.911 r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.446   502.358    MicroBlaze_i/CC_0/inst/reset
    SLICE_X20Y20         LUT6 (Prop_lut6_I5_O)        0.100   502.458 r  MicroBlaze_i/CC_0/inst/count[15]_i_1/O
                         net (fo=19, routed)          0.519   502.977    MicroBlaze_i/CC_0/inst/count[15]_i_1_n_0
    SLICE_X18Y16         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.666   500.474    MicroBlaze_i/CC_0/inst/clk
    SLICE_X18Y16         FDSE                                         r  MicroBlaze_i/CC_0/inst/count_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.474    
                         clock uncertainty            0.083   500.557    
    SLICE_X18Y16         FDSE (Hold_fdse_C_S)        -0.017   500.540    MicroBlaze_i/CC_0/inst/count_reg[6]
  -------------------------------------------------------------------
                         required time                       -500.540    
                         arrival time                         502.977    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             2.468ns  (arrival time - required time)
  Source:                 MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/CC_0/inst/count_reg[3]_replica_2/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.701ns  (logic 0.212ns (30.238%)  route 0.489ns (69.763%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns = ( 498.688 - 497.500 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 500.551 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y2        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=171, routed)         0.551   500.551    MicroBlaze_i/waveParser_0/inst/clk1Mhz
    SLICE_X20Y20         FDRE                                         r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y20         FDRE (Prop_fdre_C_Q)         0.167   500.718 r  MicroBlaze_i/waveParser_0/inst/resetsignal_reg/Q
                         net (fo=3, routed)           0.186   500.904    MicroBlaze_i/CC_0/inst/reset
    SLICE_X20Y20         LUT6 (Prop_lut6_I5_O)        0.045   500.949 r  MicroBlaze_i/CC_0/inst/count[15]_i_1/O
                         net (fo=19, routed)          0.303   501.252    MicroBlaze_i/CC_0/inst/count[15]_i_1_n_0
    SLICE_X16Y22         FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[3]_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341   497.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029   497.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.818   498.688    MicroBlaze_i/CC_0/inst/clk
    SLICE_X16Y22         FDRE                                         r  MicroBlaze_i/CC_0/inst/count_reg[3]_replica_2/C  (IS_INVERTED)
                         clock pessimism              0.000   498.688    
                         clock uncertainty            0.083   498.771    
    SLICE_X16Y22         FDRE (Hold_fdre_C_R)         0.013   498.784    MicroBlaze_i/CC_0/inst/count_reg[3]_replica_2
  -------------------------------------------------------------------
                         required time                       -498.784    
                         arrival time                         501.252    
  -------------------------------------------------------------------
                         slack                                  2.468    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.944ns  (logic 0.124ns (6.378%)  route 1.820ns (93.622%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.820     1.820    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X22Y49         LUT1 (Prop_lut1_I0_O)        0.124     1.944 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.944    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X22Y49         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.496     2.688    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X22Y49         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.045ns (5.723%)  route 0.741ns (94.277%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.741     0.741    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X22Y49         LUT1 (Prop_lut1_I0_O)        0.045     0.786 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.786    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X22Y49         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.829     1.199    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X22Y49         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           140 Endpoints
Min Delay           140 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.533ns  (logic 0.610ns (17.265%)  route 2.923ns (82.735%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.663     2.971    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y56         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.262     5.689    <hidden>
    SLICE_X13Y58         LUT1 (Prop_lut1_I0_O)        0.154     5.843 f  <hidden>
                         net (fo=3, routed)           0.661     6.504    <hidden>
    SLICE_X13Y58         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.496     2.688    <hidden>
    SLICE_X13Y58         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.533ns  (logic 0.610ns (17.265%)  route 2.923ns (82.735%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.663     2.971    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y56         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.262     5.689    <hidden>
    SLICE_X13Y58         LUT1 (Prop_lut1_I0_O)        0.154     5.843 f  <hidden>
                         net (fo=3, routed)           0.661     6.504    <hidden>
    SLICE_X13Y58         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.496     2.688    <hidden>
    SLICE_X13Y58         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.533ns  (logic 0.610ns (17.265%)  route 2.923ns (82.735%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.663     2.971    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y56         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.262     5.689    <hidden>
    SLICE_X13Y58         LUT1 (Prop_lut1_I0_O)        0.154     5.843 f  <hidden>
                         net (fo=3, routed)           0.661     6.504    <hidden>
    SLICE_X13Y58         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.496     2.688    <hidden>
    SLICE_X13Y58         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.323ns  (logic 0.580ns (17.453%)  route 2.743ns (82.547%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.663     2.971    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y56         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.262     5.689    <hidden>
    SLICE_X13Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.813 f  <hidden>
                         net (fo=3, routed)           0.481     6.294    <hidden>
    SLICE_X13Y57         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.496     2.688    <hidden>
    SLICE_X13Y57         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.323ns  (logic 0.580ns (17.453%)  route 2.743ns (82.547%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.663     2.971    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y56         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.262     5.689    <hidden>
    SLICE_X13Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.813 f  <hidden>
                         net (fo=3, routed)           0.481     6.294    <hidden>
    SLICE_X13Y57         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.496     2.688    <hidden>
    SLICE_X13Y57         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.323ns  (logic 0.580ns (17.453%)  route 2.743ns (82.547%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.663     2.971    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y56         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.262     5.689    <hidden>
    SLICE_X13Y58         LUT1 (Prop_lut1_I0_O)        0.124     5.813 f  <hidden>
                         net (fo=3, routed)           0.481     6.294    <hidden>
    SLICE_X13Y57         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.496     2.688    <hidden>
    SLICE_X13Y57         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.001ns  (logic 0.580ns (19.325%)  route 2.421ns (80.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.663     2.971    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y56         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.808     5.235    <hidden>
    SLICE_X6Y51          LUT1 (Prop_lut1_I0_O)        0.124     5.359 f  <hidden>
                         net (fo=3, routed)           0.613     5.972    <hidden>
    SLICE_X6Y51          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.497     2.689    <hidden>
    SLICE_X6Y51          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.001ns  (logic 0.580ns (19.325%)  route 2.421ns (80.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.663     2.971    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y56         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.808     5.235    <hidden>
    SLICE_X6Y51          LUT1 (Prop_lut1_I0_O)        0.124     5.359 f  <hidden>
                         net (fo=3, routed)           0.613     5.972    <hidden>
    SLICE_X6Y51          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.497     2.689    <hidden>
    SLICE_X6Y51          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.001ns  (logic 0.580ns (19.325%)  route 2.421ns (80.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.663     2.971    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y56         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.808     5.235    <hidden>
    SLICE_X6Y51          LUT1 (Prop_lut1_I0_O)        0.124     5.359 f  <hidden>
                         net (fo=3, routed)           0.613     5.972    <hidden>
    SLICE_X6Y51          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.497     2.689    <hidden>
    SLICE_X6Y51          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.972ns  (logic 0.609ns (20.489%)  route 2.363ns (79.511%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.663     2.971    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X17Y56         FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y56         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          1.831     5.258    <hidden>
    SLICE_X8Y58          LUT1 (Prop_lut1_I0_O)        0.153     5.411 f  <hidden>
                         net (fo=3, routed)           0.532     5.943    <hidden>
    SLICE_X8Y58          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.496     2.688    <hidden>
    SLICE_X8Y58          FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.381ns  (logic 0.204ns (53.476%)  route 0.177ns (46.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.602     0.943    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.204     1.147 r  <hidden>
                         net (fo=1, routed)           0.177     1.324    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[22]
    SLICE_X7Y39          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.832     1.202    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X7Y39          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.204ns (53.370%)  route 0.178ns (46.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.602     0.943    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.204     1.147 r  <hidden>
                         net (fo=1, routed)           0.178     1.325    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[24]
    SLICE_X7Y40          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.833     1.203    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X7Y40          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.204ns (53.370%)  route 0.178ns (46.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.603     0.944    <hidden>
    RAMB36_X0Y9          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.204     1.148 r  <hidden>
                         net (fo=1, routed)           0.178     1.326    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[19]
    SLICE_X7Y47          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.835     1.205    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X7Y47          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[19].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.397ns  (logic 0.204ns (51.324%)  route 0.193ns (48.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.603     0.944    <hidden>
    RAMB36_X0Y9          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.204     1.148 r  <hidden>
                         net (fo=1, routed)           0.193     1.341    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[22]
    SLICE_X9Y45          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.834     1.204    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X9Y45          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.401ns  (logic 0.204ns (50.812%)  route 0.197ns (49.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.602     0.943    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.204     1.147 r  <hidden>
                         net (fo=1, routed)           0.197     1.344    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[25]
    SLICE_X8Y43          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.834     1.204    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X8Y43          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.204ns (46.246%)  route 0.237ns (53.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.600     0.941    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.204     1.145 r  <hidden>
                         net (fo=1, routed)           0.237     1.382    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[3]
    SLICE_X7Y39          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.832     1.202    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X7Y39          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.204ns (46.236%)  route 0.237ns (53.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.603     0.944    <hidden>
    RAMB36_X0Y9          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.204     1.148 r  <hidden>
                         net (fo=1, routed)           0.237     1.385    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[20]
    SLICE_X9Y44          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.834     1.204    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X9Y44          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.445ns  (logic 0.204ns (45.824%)  route 0.241ns (54.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.602     0.943    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.204     1.147 r  <hidden>
                         net (fo=1, routed)           0.241     1.388    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[23]
    SLICE_X8Y42          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.833     1.203    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X8Y42          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.447ns  (logic 0.204ns (45.600%)  route 0.243ns (54.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.602     0.943    <hidden>
    RAMB36_X0Y8          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.204     1.147 r  <hidden>
                         net (fo=1, routed)           0.243     1.390    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[21]
    SLICE_X6Y41          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.833     1.203    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X6Y41          FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.459ns  (logic 0.204ns (44.461%)  route 0.255ns (55.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.603     0.944    <hidden>
    RAMB36_X0Y9          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.204     1.148 r  <hidden>
                         net (fo=1, routed)           0.255     1.403    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[25]
    SLICE_X9Y50          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.834     1.204    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X9Y50          FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[25].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        1.677     4.177    MicroBlaze_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     0.639 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     2.399    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     4.177    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1844, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





