###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Sat Sep 23 06:04:22 2023
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\temp_data_reg[5] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\temp_data_reg[5] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_reset                                  (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.626
+ Hold                         -0.066
+ Phase Shift                   0.000
= Required Time                 0.560
  Arrival Time                  0.650
  Slack Time                    0.090
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.090 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.087 | 0.368 |   0.368 |    0.278 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.408 | 0.280 |   0.648 |    0.559 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[5]     | RN ^         | SDFFRQX2M | 0.408 | 0.002 |   0.650 |    0.560 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.090 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.108 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.169 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.259 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.383 |    0.472 | 
     | scan_clk__L5_I0                         | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.432 |    0.521 | 
     | U_TX_CLK_multiplexer/U1                 | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.114 |   0.545 |    0.635 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.080 |   0.625 |    0.715 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[5] | CK ^       | SDFFRQX2M  | 0.049 | 0.001 |   0.626 |    0.716 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\temp_data_reg[3] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\temp_data_reg[3] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_reset                                  (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.627
+ Hold                         -0.066
+ Phase Shift                   0.000
= Required Time                 0.561
  Arrival Time                  0.651
  Slack Time                    0.090
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.090 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.087 | 0.368 |   0.368 |    0.278 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.408 | 0.280 |   0.648 |    0.558 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[3]     | RN ^         | SDFFRQX2M | 0.408 | 0.003 |   0.651 |    0.561 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.090 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.109 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.169 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.259 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.472 | 
     | scan_clk__L5_I0                         | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.431 |    0.521 | 
     | U_TX_CLK_multiplexer/U1                 | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.114 |   0.545 |    0.635 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.080 |   0.625 |    0.715 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[3] | CK ^       | SDFFRQX2M  | 0.049 | 0.002 |   0.627 |    0.717 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\temp_data_reg[4] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\temp_data_reg[4] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_reset                                  (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.627
+ Hold                         -0.066
+ Phase Shift                   0.000
= Required Time                 0.561
  Arrival Time                  0.651
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.091 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.087 | 0.368 |   0.368 |    0.278 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.408 | 0.280 |   0.648 |    0.558 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[4]     | RN ^         | SDFFRQX2M | 0.408 | 0.003 |   0.651 |    0.561 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.091 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.109 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.170 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.260 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.383 |    0.473 | 
     | scan_clk__L5_I0                         | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.432 |    0.522 | 
     | U_TX_CLK_multiplexer/U1                 | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.114 |   0.545 |    0.636 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.080 |   0.625 |    0.715 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[4] | CK ^       | SDFFRQX2M  | 0.049 | 0.002 |   0.627 |    0.717 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\temp_data_reg[0] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\temp_data_reg[0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_reset                                  (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.627
+ Hold                         -0.066
+ Phase Shift                   0.000
= Required Time                 0.561
  Arrival Time                  0.653
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.092 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.087 | 0.368 |   0.368 |    0.276 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.408 | 0.280 |   0.648 |    0.557 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[0]     | RN ^         | SDFFRQX2M | 0.408 | 0.004 |   0.653 |    0.561 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.092 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.110 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.171 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.261 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.383 |    0.474 | 
     | scan_clk__L5_I0                         | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.432 |    0.523 | 
     | U_TX_CLK_multiplexer/U1                 | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.114 |   0.545 |    0.637 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.080 |   0.625 |    0.716 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[0] | CK ^       | SDFFRQX2M  | 0.049 | 0.002 |   0.627 |    0.719 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\temp_data_reg[1] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\temp_data_reg[1] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_reset                                  (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.627
+ Hold                         -0.066
+ Phase Shift                   0.000
= Required Time                 0.561
  Arrival Time                  0.653
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.092 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.087 | 0.368 |   0.368 |    0.276 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.408 | 0.280 |   0.648 |    0.557 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[1]     | RN ^         | SDFFRQX2M | 0.408 | 0.004 |   0.653 |    0.561 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.092 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.110 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.171 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.261 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.383 |    0.474 | 
     | scan_clk__L5_I0                         | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.432 |    0.523 | 
     | U_TX_CLK_multiplexer/U1                 | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.114 |   0.545 |    0.637 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.080 |   0.625 |    0.716 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[1] | CK ^       | SDFFRQX2M  | 0.049 | 0.002 |   0.627 |    0.719 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\temp_data_reg[2] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\temp_data_reg[2] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_reset                                  (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.627
+ Hold                         -0.066
+ Phase Shift                   0.000
= Required Time                 0.561
  Arrival Time                  0.653
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.092 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.087 | 0.368 |   0.368 |    0.276 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.408 | 0.280 |   0.648 |    0.557 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[2]     | RN ^         | SDFFRQX2M | 0.408 | 0.005 |   0.653 |    0.561 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.092 | 
     | scan_clk__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.110 | 
     | scan_clk__L2_I1                         | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.171 | 
     | scan_clk__L3_I0                         | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.261 | 
     | scan_clk__L4_I0                         | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.383 |    0.474 | 
     | scan_clk__L5_I0                         | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.432 |    0.523 | 
     | U_TX_CLK_multiplexer/U1                 | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.114 |   0.545 |    0.637 | 
     | UART_TX_CLK_M__L1_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.080 |   0.625 |    0.716 | 
     | U0_UART/U0_UART_TX/S1/\temp_data_reg[2] | CK ^       | SDFFRQX2M  | 0.049 | 0.002 |   0.627 |    0.719 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\count_reg[2] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\count_reg[2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_reset                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.626
+ Hold                         -0.066
+ Phase Shift                   0.000
= Required Time                 0.560
  Arrival Time                  0.652
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.092 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.087 | 0.368 |   0.368 |    0.276 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.408 | 0.280 |   0.648 |    0.557 | 
     | U0_UART/U0_UART_TX/S1/\count_reg[2]         | RN ^         | SDFFRQX2M | 0.408 | 0.004 |   0.652 |    0.560 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.092 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.110 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.171 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.261 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.383 |    0.474 | 
     | scan_clk__L5_I0                     | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.432 |    0.523 | 
     | U_TX_CLK_multiplexer/U1             | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.114 |   0.545 |    0.637 | 
     | UART_TX_CLK_M__L1_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.080 |   0.625 |    0.717 | 
     | U0_UART/U0_UART_TX/S1/\count_reg[2] | CK ^       | SDFFRQX2M  | 0.049 | 0.001 |   0.626 |    0.718 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\count_reg[0] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\count_reg[0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_reset                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.626
+ Hold                         -0.066
+ Phase Shift                   0.000
= Required Time                 0.561
  Arrival Time                  0.652
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.092 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.087 | 0.368 |   0.368 |    0.276 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.408 | 0.280 |   0.648 |    0.556 | 
     | U0_UART/U0_UART_TX/S1/\count_reg[0]         | RN ^         | SDFFRQX2M | 0.408 | 0.004 |   0.652 |    0.561 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.092 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.111 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.171 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.261 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.474 | 
     | scan_clk__L5_I0                     | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.431 |    0.523 | 
     | U_TX_CLK_multiplexer/U1             | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.114 |   0.545 |    0.637 | 
     | UART_TX_CLK_M__L1_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.080 |   0.625 |    0.717 | 
     | U0_UART/U0_UART_TX/S1/\count_reg[0] | CK ^       | SDFFRQX2M  | 0.049 | 0.002 |   0.626 |    0.718 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin U0_UART/U0_UART_TX/P1/par_bit_reg/CK 
Endpoint:   U0_UART/U0_UART_TX/P1/par_bit_reg/RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.626
+ Hold                         -0.066
+ Phase Shift                   0.000
= Required Time                 0.561
  Arrival Time                  0.653
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.092 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.087 | 0.368 |   0.368 |    0.276 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.408 | 0.280 |   0.648 |    0.556 | 
     | U0_UART/U0_UART_TX/P1/par_bit_reg           | RN ^         | SDFFRQX2M | 0.408 | 0.004 |   0.653 |    0.561 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.092 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.111 | 
     | scan_clk__L2_I1                   | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.171 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.261 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.474 | 
     | scan_clk__L5_I0                   | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.431 |    0.523 | 
     | U_TX_CLK_multiplexer/U1           | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.114 |   0.545 |    0.637 | 
     | UART_TX_CLK_M__L1_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.080 |   0.625 |    0.717 | 
     | U0_UART/U0_UART_TX/P1/par_bit_reg | CK ^       | SDFFRQX2M  | 0.049 | 0.002 |   0.626 |    0.718 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/ser_data_reg/CK 
Endpoint:   U0_UART/U0_UART_TX/S1/ser_data_reg/RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_reset                            (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.626
+ Hold                         -0.066
+ Phase Shift                   0.000
= Required Time                 0.561
  Arrival Time                  0.653
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.092 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.087 | 0.368 |   0.368 |    0.276 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.408 | 0.280 |   0.648 |    0.556 | 
     | U0_UART/U0_UART_TX/S1/ser_data_reg          | RN ^         | SDFFRQX2M | 0.408 | 0.004 |   0.653 |    0.561 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |            |       |       |  Time   |   Time   | 
     |------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.092 | 
     | scan_clk__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.111 | 
     | scan_clk__L2_I1                    | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.171 | 
     | scan_clk__L3_I0                    | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.261 | 
     | scan_clk__L4_I0                    | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.475 | 
     | scan_clk__L5_I0                    | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.431 |    0.524 | 
     | U_TX_CLK_multiplexer/U1            | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.114 |   0.545 |    0.637 | 
     | UART_TX_CLK_M__L1_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.080 |   0.625 |    0.717 | 
     | U0_UART/U0_UART_TX/S1/ser_data_reg | CK ^       | SDFFRQX2M  | 0.049 | 0.002 |   0.626 |    0.719 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\count_reg[1] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\count_reg[1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_reset                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.625
+ Hold                         -0.066
+ Phase Shift                   0.000
= Required Time                 0.560
  Arrival Time                  0.653
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.093 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.087 | 0.368 |   0.368 |    0.275 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.408 | 0.280 |   0.648 |    0.555 | 
     | U0_UART/U0_UART_TX/S1/\count_reg[1]         | RN ^         | SDFFRQX2M | 0.408 | 0.004 |   0.653 |    0.560 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.093 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.112 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.172 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.262 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.476 | 
     | scan_clk__L5_I0                     | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.431 |    0.525 | 
     | U_TX_CLK_multiplexer/U1             | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.114 |   0.545 |    0.638 | 
     | UART_TX_CLK_M__L1_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.080 |   0.625 |    0.718 | 
     | U0_UART/U0_UART_TX/S1/\count_reg[1] | CK ^       | SDFFRQX2M  | 0.049 | 0.001 |   0.625 |    0.719 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin U0_UART/U0_UART_TX/S1/\count_reg[3] /CK 
Endpoint:   U0_UART/U0_UART_TX/S1/\count_reg[3] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_reset                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.626
+ Hold                         -0.074
+ Phase Shift                   0.000
= Required Time                 0.553
  Arrival Time                  0.652
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |          |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |          | 0.000 |       |   0.000 |   -0.099 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M  | 0.087 | 0.368 |   0.368 |    0.269 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M   | 0.408 | 0.280 |   0.648 |    0.549 | 
     | U0_UART/U0_UART_TX/S1/\count_reg[3]         | RN ^         | SDFFRX1M | 0.408 | 0.004 |   0.652 |    0.553 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |    0.099 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.118 | 
     | scan_clk__L2_I1                     | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.179 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.268 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.383 |    0.482 | 
     | scan_clk__L5_I0                     | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.432 |    0.531 | 
     | U_TX_CLK_multiplexer/U1             | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.114 |   0.545 |    0.644 | 
     | UART_TX_CLK_M__L1_I0                | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.080 |   0.625 |    0.724 | 
     | U0_UART/U0_UART_TX/S1/\count_reg[3] | CK ^       | SDFFRX1M   | 0.049 | 0.002 |   0.626 |    0.726 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin RST_SYNC_2/\sync_reg_reg[0] /CK 
Endpoint:   RST_SYNC_2/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'UARTCLK'
Beginpoint: RST                             (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.688
+ Hold                         -0.071
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.716
  Arrival Time                  0.855
  Slack Time                    0.139
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | RST ^      |           | 0.000 |       |   0.000 |   -0.139 | 
     | U_reset_multiplexer/FE_PHC5_RST | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.340 |   0.340 |    0.202 | 
     | U_reset_multiplexer/FE_PHC6_RST | A ^ -> Y ^ | DLY4X1M   | 0.111 | 0.388 |   0.728 |    0.589 | 
     | U_reset_multiplexer/U1          | A ^ -> Y ^ | MX2X2M    | 0.137 | 0.127 |   0.855 |    0.716 | 
     | RST_SYNC_2/\sync_reg_reg[0]     | RN ^       | SDFFRQX2M | 0.137 | 0.001 |   0.855 |    0.716 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.139 | 
     | UART_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.157 | 
     | UART_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.010 | 0.017 |   0.034 |    0.173 | 
     | U_UART_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X2M     | 0.229 | 0.164 |   0.198 |    0.337 | 
     | UART_CLK_M__L1_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.119 | 0.101 |   0.299 |    0.438 | 
     | UART_CLK_M__L2_I3           | A ^ -> Y ^ | CLKBUFX1M  | 0.123 | 0.103 |   0.402 |    0.541 | 
     | UART_CLK_M__L3_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.157 | 0.122 |   0.524 |    0.663 | 
     | UART_CLK_M__L4_I1           | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.071 |   0.595 |    0.734 | 
     | UART_CLK_M__L5_I1           | A ^ -> Y v | CLKINVX32M | 0.017 | 0.024 |   0.619 |    0.758 | 
     | UART_CLK_M__L6_I2           | A v -> Y ^ | INVX4M     | 0.107 | 0.068 |   0.687 |    0.826 | 
     | RST_SYNC_2/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.107 | 0.001 |   0.688 |    0.827 | 
     +--------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin RST_SYNC_2/\sync_reg_reg[1] /CK 
Endpoint:   RST_SYNC_2/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'UARTCLK'
Beginpoint: RST                             (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.688
+ Hold                         -0.075
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.713
  Arrival Time                  0.855
  Slack Time                    0.142
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | RST ^      |           | 0.000 |       |   0.000 |   -0.142 | 
     | U_reset_multiplexer/FE_PHC5_RST | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.340 |   0.340 |    0.198 | 
     | U_reset_multiplexer/FE_PHC6_RST | A ^ -> Y ^ | DLY4X1M   | 0.111 | 0.388 |   0.728 |    0.586 | 
     | U_reset_multiplexer/U1          | A ^ -> Y ^ | MX2X2M    | 0.137 | 0.127 |   0.855 |    0.713 | 
     | RST_SYNC_2/\sync_reg_reg[1]     | RN ^       | SDFFRQX1M | 0.137 | 0.000 |   0.855 |    0.713 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.142 | 
     | UART_CLK__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.018 |   0.018 |    0.160 | 
     | UART_CLK__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.010 | 0.017 |   0.034 |    0.176 | 
     | U_UART_clock_multiplexer/U1 | A ^ -> Y ^ | MX2X2M     | 0.229 | 0.164 |   0.198 |    0.340 | 
     | UART_CLK_M__L1_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.119 | 0.101 |   0.299 |    0.441 | 
     | UART_CLK_M__L2_I3           | A ^ -> Y ^ | CLKBUFX1M  | 0.123 | 0.103 |   0.402 |    0.544 | 
     | UART_CLK_M__L3_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.157 | 0.122 |   0.524 |    0.666 | 
     | UART_CLK_M__L4_I1           | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.071 |   0.595 |    0.737 | 
     | UART_CLK_M__L5_I1           | A ^ -> Y v | CLKINVX32M | 0.017 | 0.024 |   0.619 |    0.761 | 
     | UART_CLK_M__L6_I2           | A v -> Y ^ | INVX4M     | 0.107 | 0.068 |   0.687 |    0.829 | 
     | RST_SYNC_2/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.107 | 0.001 |   0.688 |    0.830 | 
     +--------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin RST_SYNC_1/\sync_reg_reg[0] /CK 
Endpoint:   RST_SYNC_1/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_reset                      (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.757
+ Hold                         -0.075
+ Phase Shift                   0.000
= Required Time                 0.682
  Arrival Time                  0.851
  Slack Time                    0.169
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.169 | 
     | U_reset_multiplexer/FE_PHC0_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.049 | 0.341 |   0.341 |    0.172 | 
     | U_reset_multiplexer/FE_PHC3_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.094 | 0.377 |   0.717 |    0.549 | 
     | U_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.137 | 0.133 |   0.851 |    0.682 | 
     | RST_SYNC_1/\sync_reg_reg[0]            | RN ^         | SDFFRQX2M | 0.137 | 0.000 |   0.851 |    0.682 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.169 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.187 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.248 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.338 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.551 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.431 |    0.600 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.711 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    0.750 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    0.819 | 
     | RST_SYNC_1/\sync_reg_reg[0]      | CK ^       | SDFFRQX2M  | 0.262 | 0.107 |   0.757 |    0.926 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin RST_SYNC_1/\sync_reg_reg[1] /CK 
Endpoint:   RST_SYNC_1/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_reset                      (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.757
+ Hold                         -0.078
+ Phase Shift                   0.000
= Required Time                 0.679
  Arrival Time                  0.851
  Slack Time                    0.172
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |           |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.172 | 
     | U_reset_multiplexer/FE_PHC0_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.049 | 0.341 |   0.341 |    0.169 | 
     | U_reset_multiplexer/FE_PHC3_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.094 | 0.377 |   0.717 |    0.545 | 
     | U_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.137 | 0.133 |   0.851 |    0.679 | 
     | RST_SYNC_1/\sync_reg_reg[1]            | RN ^         | SDFFRQX1M | 0.137 | 0.000 |   0.851 |    0.679 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.172 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.191 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.252 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.341 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.555 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.432 |    0.604 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.714 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    0.753 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    0.823 | 
     | RST_SYNC_1/\sync_reg_reg[1]      | CK ^       | SDFFRQX1M  | 0.262 | 0.106 |   0.757 |    0.929 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin U1_ClkDiv/odd_edge_tog_reg/CK 
Endpoint:   U1_ClkDiv/odd_edge_tog_reg/SN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_reset                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.696
+ Hold                          0.077
+ Phase Shift                   0.000
= Required Time                 0.772
  Arrival Time                  1.072
  Slack Time                    0.300
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.300 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.087 | 0.368 |   0.368 |    0.068 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.408 | 0.280 |   0.648 |    0.349 | 
     | FE_OFC3_SYNC_UART_RST_M                     | A ^ -> Y ^   | CLKBUFX8M | 0.599 | 0.381 |   1.029 |    0.729 | 
     | U1_ClkDiv/odd_edge_tog_reg                  | SN ^         | SDFFSX2M  | 0.645 | 0.043 |   1.072 |    0.772 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.300 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.318 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.010 | 0.017 |   0.035 |    0.335 | 
     | U_UART_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X2M     | 0.229 | 0.170 |   0.205 |    0.505 | 
     | UART_CLK_M__L1_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.119 | 0.101 |   0.306 |    0.606 | 
     | UART_CLK_M__L2_I3           | A ^ -> Y ^ | CLKBUFX1M  | 0.123 | 0.103 |   0.409 |    0.709 | 
     | UART_CLK_M__L3_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.157 | 0.122 |   0.531 |    0.831 | 
     | UART_CLK_M__L4_I1           | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.071 |   0.602 |    0.902 | 
     | UART_CLK_M__L5_I1           | A ^ -> Y v | CLKINVX32M | 0.017 | 0.024 |   0.626 |    0.926 | 
     | UART_CLK_M__L6_I2           | A v -> Y ^ | INVX4M     | 0.107 | 0.068 |   0.694 |    0.994 | 
     | U1_ClkDiv/odd_edge_tog_reg  | CK ^       | SDFFSX2M   | 0.107 | 0.002 |   0.696 |    0.995 | 
     +--------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin U0_ClkDiv/odd_edge_tog_reg/CK 
Endpoint:   U0_ClkDiv/odd_edge_tog_reg/SN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_reset                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.679
+ Hold                          0.066
+ Phase Shift                   0.000
= Required Time                 0.745
  Arrival Time                  1.083
  Slack Time                    0.338
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |              |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.338 | 
     | U_UART_reset_multiplexer/FE_PHC1_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.087 | 0.368 |   0.368 |    0.030 | 
     | U_UART_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X2M    | 0.408 | 0.280 |   0.648 |    0.310 | 
     | FE_OFC3_SYNC_UART_RST_M                     | A ^ -> Y ^   | CLKBUFX8M | 0.599 | 0.381 |   1.029 |    0.691 | 
     | U0_ClkDiv/odd_edge_tog_reg                  | SN ^         | SDFFSQX1M | 0.658 | 0.054 |   1.083 |    0.745 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.338 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.357 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.010 | 0.017 |   0.035 |    0.374 | 
     | U_UART_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X2M     | 0.229 | 0.170 |   0.205 |    0.543 | 
     | UART_CLK_M__L1_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.119 | 0.101 |   0.306 |    0.645 | 
     | UART_CLK_M__L2_I3           | A ^ -> Y ^ | CLKBUFX1M  | 0.123 | 0.103 |   0.409 |    0.748 | 
     | UART_CLK_M__L3_I1           | A ^ -> Y ^ | CLKBUFX1M  | 0.157 | 0.122 |   0.531 |    0.869 | 
     | UART_CLK_M__L4_I1           | A ^ -> Y ^ | CLKBUFX40M | 0.032 | 0.071 |   0.602 |    0.940 | 
     | UART_CLK_M__L5_I1           | A ^ -> Y v | CLKINVX32M | 0.017 | 0.024 |   0.626 |    0.965 | 
     | UART_CLK_M__L6_I1           | A v -> Y ^ | INVX4M     | 0.078 | 0.052 |   0.678 |    1.016 | 
     | U0_ClkDiv/odd_edge_tog_reg  | CK ^       | SDFFSQX1M  | 0.078 | 0.001 |   0.679 |    1.017 | 
     +--------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin F1_fifo/wptr_full/\bn_wptr_reg[0] /CK 
Endpoint:   F1_fifo/wptr_full/\bn_wptr_reg[0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_reset                            (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.758
+ Hold                         -0.065
+ Phase Shift                   0.000
= Required Time                 0.693
  Arrival Time                  1.088
  Slack Time                    0.396
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.396 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.100 | 0.377 |   0.377 |   -0.019 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.097 | 0.381 |   0.758 |    0.362 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.480 | 0.322 |   1.080 |    0.684 | 
     | F1_fifo/wptr_full/\bn_wptr_reg[0]                | RN ^         | SDFFRQX2M | 0.481 | 0.009 |   1.088 |    0.693 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.396 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.414 | 
     | scan_clk__L2_I1                   | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.475 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.565 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.778 | 
     | scan_clk__L5_I0                   | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.431 |    0.827 | 
     | U_reference_clock_multiplexer/U1  | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.938 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    0.976 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    1.046 | 
     | F1_fifo/wptr_full/\bn_wptr_reg[0] | CK ^       | SDFFRQX2M  | 0.262 | 0.107 |   0.758 |    1.153 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin F1_fifo/u_r2w_sync/\sync_reg_reg[3][0] /CK 
Endpoint:   F1_fifo/u_r2w_sync/\sync_reg_reg[3][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_reset                                 (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.756
+ Hold                         -0.065
+ Phase Shift                   0.000
= Required Time                 0.692
  Arrival Time                  1.087
  Slack Time                    0.396
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.396 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.100 | 0.377 |   0.377 |   -0.019 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.097 | 0.381 |   0.758 |    0.362 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.480 | 0.322 |   1.080 |    0.684 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[3][0]           | RN ^         | SDFFRQX2M | 0.481 | 0.008 |   1.087 |    0.692 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.396 | 
     | scan_clk__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.414 | 
     | scan_clk__L2_I1                        | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.475 | 
     | scan_clk__L3_I0                        | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.565 | 
     | scan_clk__L4_I0                        | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.778 | 
     | scan_clk__L5_I0                        | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.431 |    0.827 | 
     | U_reference_clock_multiplexer/U1       | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.938 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    0.977 | 
     | REF_CLK_M__L2_I0                       | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    1.046 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[3][0] | CK ^       | SDFFRQX2M  | 0.262 | 0.106 |   0.756 |    1.152 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin F1_fifo/wptr_full/\bn_wptr_reg[1] /CK 
Endpoint:   F1_fifo/wptr_full/\bn_wptr_reg[1] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_reset                            (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.758
+ Hold                         -0.065
+ Phase Shift                   0.000
= Required Time                 0.693
  Arrival Time                  1.089
  Slack Time                    0.396
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.396 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.100 | 0.377 |   0.377 |   -0.019 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.097 | 0.381 |   0.758 |    0.362 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.480 | 0.322 |   1.080 |    0.684 | 
     | F1_fifo/wptr_full/\bn_wptr_reg[1]                | RN ^         | SDFFRQX2M | 0.481 | 0.009 |   1.089 |    0.693 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.396 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.415 | 
     | scan_clk__L2_I1                   | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.475 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.565 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.778 | 
     | scan_clk__L5_I0                   | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.431 |    0.827 | 
     | U_reference_clock_multiplexer/U1  | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.938 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    0.977 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    1.046 | 
     | F1_fifo/wptr_full/\bn_wptr_reg[1] | CK ^       | SDFFRQX2M  | 0.262 | 0.107 |   0.758 |    1.154 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin F1_fifo/wptr_full/\bn_wptr_reg[2] /CK 
Endpoint:   F1_fifo/wptr_full/\bn_wptr_reg[2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_reset                            (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.758
+ Hold                         -0.065
+ Phase Shift                   0.000
= Required Time                 0.693
  Arrival Time                  1.091
  Slack Time                    0.398
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.398 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.100 | 0.377 |   0.377 |   -0.021 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.097 | 0.381 |   0.758 |    0.360 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.480 | 0.322 |   1.080 |    0.682 | 
     | F1_fifo/wptr_full/\bn_wptr_reg[2]                | RN ^         | SDFFRQX2M | 0.481 | 0.011 |   1.091 |    0.693 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.398 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.416 | 
     | scan_clk__L2_I1                   | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.477 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.567 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.383 |    0.780 | 
     | scan_clk__L5_I0                   | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.432 |    0.829 | 
     | U_reference_clock_multiplexer/U1  | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.940 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    0.979 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    1.048 | 
     | F1_fifo/wptr_full/\bn_wptr_reg[2] | CK ^       | SDFFRQX2M  | 0.262 | 0.108 |   0.758 |    1.156 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin F1_fifo/wptr_full/\bn_wptr_reg[3] /CK 
Endpoint:   F1_fifo/wptr_full/\bn_wptr_reg[3] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_reset                            (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.758
+ Hold                         -0.065
+ Phase Shift                   0.000
= Required Time                 0.693
  Arrival Time                  1.091
  Slack Time                    0.398
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.398 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.100 | 0.377 |   0.377 |   -0.021 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.097 | 0.381 |   0.758 |    0.360 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.480 | 0.322 |   1.080 |    0.681 | 
     | F1_fifo/wptr_full/\bn_wptr_reg[3]                | RN ^         | SDFFRQX2M | 0.481 | 0.012 |   1.091 |    0.693 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |    0.398 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.417 | 
     | scan_clk__L2_I1                   | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.478 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.567 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.781 | 
     | scan_clk__L5_I0                   | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.431 |    0.830 | 
     | U_reference_clock_multiplexer/U1  | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.940 | 
     | REF_CLK_M__L1_I0                  | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    0.979 | 
     | REF_CLK_M__L2_I0                  | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    1.049 | 
     | F1_fifo/wptr_full/\bn_wptr_reg[3] | CK ^       | SDFFRQX2M  | 0.262 | 0.108 |   0.758 |    1.156 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin F1_fifo/wptr_full/\g_wptr_reg[0] /CK 
Endpoint:   F1_fifo/wptr_full/\g_wptr_reg[0] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.758
+ Hold                         -0.065
+ Phase Shift                   0.000
= Required Time                 0.693
  Arrival Time                  1.092
  Slack Time                    0.399
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.399 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.100 | 0.377 |   0.377 |   -0.022 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.097 | 0.381 |   0.758 |    0.359 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.480 | 0.322 |   1.080 |    0.681 | 
     | F1_fifo/wptr_full/\g_wptr_reg[0]                 | RN ^         | SDFFRQX2M | 0.481 | 0.013 |   1.092 |    0.693 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.399 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.418 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.478 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.568 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.781 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.432 |    0.830 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.941 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    0.980 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    1.049 | 
     | F1_fifo/wptr_full/\g_wptr_reg[0] | CK ^       | SDFFRQX2M  | 0.262 | 0.108 |   0.758 |    1.157 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin F1_fifo/wptr_full/\g_wptr_reg[1] /CK 
Endpoint:   F1_fifo/wptr_full/\g_wptr_reg[1] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.758
+ Hold                         -0.065
+ Phase Shift                   0.000
= Required Time                 0.693
  Arrival Time                  1.093
  Slack Time                    0.399
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.399 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.100 | 0.377 |   0.377 |   -0.023 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.097 | 0.381 |   0.758 |    0.358 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.480 | 0.322 |   1.080 |    0.680 | 
     | F1_fifo/wptr_full/\g_wptr_reg[1]                 | RN ^         | SDFFRQX2M | 0.481 | 0.013 |   1.093 |    0.693 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.399 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.418 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.479 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.569 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.782 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.432 |    0.831 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.942 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    0.980 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    1.050 | 
     | F1_fifo/wptr_full/\g_wptr_reg[1] | CK ^       | SDFFRQX2M  | 0.262 | 0.108 |   0.758 |    1.158 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin F1_fifo/wptr_full/\g_wptr_reg[2] /CK 
Endpoint:   F1_fifo/wptr_full/\g_wptr_reg[2] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.758
+ Hold                         -0.065
+ Phase Shift                   0.000
= Required Time                 0.693
  Arrival Time                  1.093
  Slack Time                    0.400
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.400 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.100 | 0.377 |   0.377 |   -0.023 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.097 | 0.381 |   0.758 |    0.358 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.480 | 0.322 |   1.080 |    0.680 | 
     | F1_fifo/wptr_full/\g_wptr_reg[2]                 | RN ^         | SDFFRQX2M | 0.481 | 0.014 |   1.093 |    0.693 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.400 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.419 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.479 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.569 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.782 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.432 |    0.831 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.942 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    0.981 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    1.050 | 
     | F1_fifo/wptr_full/\g_wptr_reg[2] | CK ^       | SDFFRQX2M  | 0.262 | 0.108 |   0.758 |    1.158 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin F1_fifo/wptr_full/\g_wptr_reg[3] /CK 
Endpoint:   F1_fifo/wptr_full/\g_wptr_reg[3] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.758
+ Hold                         -0.065
+ Phase Shift                   0.000
= Required Time                 0.693
  Arrival Time                  1.094
  Slack Time                    0.401
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.401 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.100 | 0.377 |   0.377 |   -0.024 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.097 | 0.381 |   0.758 |    0.357 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.480 | 0.322 |   1.080 |    0.679 | 
     | F1_fifo/wptr_full/\g_wptr_reg[3]                 | RN ^         | SDFFRQX2M | 0.482 | 0.014 |   1.094 |    0.693 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.401 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.419 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.480 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.570 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.783 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.432 |    0.832 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.943 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    0.981 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    1.051 | 
     | F1_fifo/wptr_full/\g_wptr_reg[3] | CK ^       | SDFFRQX2M  | 0.262 | 0.108 |   0.758 |    1.159 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin F1_fifo/u_r2w_sync/\sync_reg_reg[0][1] /CK 
Endpoint:   F1_fifo/u_r2w_sync/\sync_reg_reg[0][1] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_reset                                 (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.758
+ Hold                         -0.065
+ Phase Shift                   0.000
= Required Time                 0.693
  Arrival Time                  1.094
  Slack Time                    0.401
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.401 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.100 | 0.377 |   0.377 |   -0.024 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.097 | 0.381 |   0.758 |    0.357 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.480 | 0.322 |   1.080 |    0.678 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[0][1]           | RN ^         | SDFFRQX2M | 0.482 | 0.015 |   1.094 |    0.693 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.401 | 
     | scan_clk__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.420 | 
     | scan_clk__L2_I1                        | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.481 | 
     | scan_clk__L3_I0                        | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.570 | 
     | scan_clk__L4_I0                        | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.784 | 
     | scan_clk__L5_I0                        | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.431 |    0.833 | 
     | U_reference_clock_multiplexer/U1       | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.943 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    0.982 | 
     | REF_CLK_M__L2_I0                       | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    1.052 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.262 | 0.108 |   0.758 |    1.159 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] /CK 
Endpoint:   F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_reset                                 (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.758
+ Hold                         -0.065
+ Phase Shift                   0.000
= Required Time                 0.693
  Arrival Time                  1.095
  Slack Time                    0.402
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.402 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.100 | 0.377 |   0.377 |   -0.025 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.097 | 0.381 |   0.758 |    0.356 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.480 | 0.322 |   1.080 |    0.678 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[0][0]           | RN ^         | SDFFRQX2M | 0.482 | 0.015 |   1.095 |    0.693 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.402 | 
     | scan_clk__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.421 | 
     | scan_clk__L2_I1                        | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.481 | 
     | scan_clk__L3_I0                        | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.571 | 
     | scan_clk__L4_I0                        | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.383 |    0.784 | 
     | scan_clk__L5_I0                        | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.432 |    0.833 | 
     | U_reference_clock_multiplexer/U1       | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.944 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    0.983 | 
     | REF_CLK_M__L2_I0                       | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    1.052 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.262 | 0.108 |   0.758 |    1.160 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin F1_fifo/u_r2w_sync/\sync_reg_reg[2][0] /CK 
Endpoint:   F1_fifo/u_r2w_sync/\sync_reg_reg[2][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_reset                                 (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.758
+ Hold                         -0.065
+ Phase Shift                   0.000
= Required Time                 0.693
  Arrival Time                  1.095
  Slack Time                    0.402
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.402 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.100 | 0.377 |   0.377 |   -0.025 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.097 | 0.381 |   0.758 |    0.356 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.480 | 0.322 |   1.080 |    0.678 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[2][0]           | RN ^         | SDFFRQX2M | 0.482 | 0.015 |   1.095 |    0.693 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.402 | 
     | scan_clk__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.421 | 
     | scan_clk__L2_I1                        | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.482 | 
     | scan_clk__L3_I0                        | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.571 | 
     | scan_clk__L4_I0                        | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.383 |    0.785 | 
     | scan_clk__L5_I0                        | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.432 |    0.834 | 
     | U_reference_clock_multiplexer/U1       | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.944 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    0.983 | 
     | REF_CLK_M__L2_I0                       | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    1.053 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[2][0] | CK ^       | SDFFRQX2M  | 0.262 | 0.107 |   0.758 |    1.160 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin F1_fifo/u_r2w_sync/\sync_reg_reg[2][1] /CK 
Endpoint:   F1_fifo/u_r2w_sync/\sync_reg_reg[2][1] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_reset                                 (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.758
+ Hold                         -0.065
+ Phase Shift                   0.000
= Required Time                 0.693
  Arrival Time                  1.095
  Slack Time                    0.402
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.402 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.100 | 0.377 |   0.377 |   -0.025 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.097 | 0.381 |   0.758 |    0.355 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.480 | 0.322 |   1.080 |    0.677 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[2][1]           | RN ^         | SDFFRQX2M | 0.482 | 0.016 |   1.095 |    0.693 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.402 | 
     | scan_clk__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.421 | 
     | scan_clk__L2_I1                        | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.482 | 
     | scan_clk__L3_I0                        | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.572 | 
     | scan_clk__L4_I0                        | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.383 |    0.785 | 
     | scan_clk__L5_I0                        | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.432 |    0.834 | 
     | U_reference_clock_multiplexer/U1       | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.944 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    0.983 | 
     | REF_CLK_M__L2_I0                       | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    1.053 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.262 | 0.107 |   0.758 |    1.160 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin F1_fifo/u_r2w_sync/\sync_reg_reg[1][0] /CK 
Endpoint:   F1_fifo/u_r2w_sync/\sync_reg_reg[1][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_reset                                 (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.758
+ Hold                         -0.065
+ Phase Shift                   0.000
= Required Time                 0.693
  Arrival Time                  1.095
  Slack Time                    0.403
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.403 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.100 | 0.377 |   0.377 |   -0.026 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.097 | 0.381 |   0.758 |    0.355 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.480 | 0.322 |   1.080 |    0.677 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[1][0]           | RN ^         | SDFFRQX2M | 0.482 | 0.016 |   1.095 |    0.693 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.403 | 
     | scan_clk__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.421 | 
     | scan_clk__L2_I1                        | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.482 | 
     | scan_clk__L3_I0                        | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.572 | 
     | scan_clk__L4_I0                        | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.383 |    0.785 | 
     | scan_clk__L5_I0                        | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.432 |    0.834 | 
     | U_reference_clock_multiplexer/U1       | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.945 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    0.983 | 
     | REF_CLK_M__L2_I0                       | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    1.053 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.262 | 0.107 |   0.758 |    1.160 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin F1_fifo/u_r2w_sync/\sync_reg_reg[1][1] /CK 
Endpoint:   F1_fifo/u_r2w_sync/\sync_reg_reg[1][1] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_reset                                 (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.757
+ Hold                         -0.065
+ Phase Shift                   0.000
= Required Time                 0.692
  Arrival Time                  1.095
  Slack Time                    0.403
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.403 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.100 | 0.377 |   0.377 |   -0.026 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.097 | 0.381 |   0.758 |    0.355 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.480 | 0.322 |   1.080 |    0.677 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[1][1]           | RN ^         | SDFFRQX2M | 0.482 | 0.016 |   1.095 |    0.692 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.403 | 
     | scan_clk__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.422 | 
     | scan_clk__L2_I1                        | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.482 | 
     | scan_clk__L3_I0                        | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.572 | 
     | scan_clk__L4_I0                        | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.785 | 
     | scan_clk__L5_I0                        | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.431 |    0.834 | 
     | U_reference_clock_multiplexer/U1       | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.945 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    0.984 | 
     | REF_CLK_M__L2_I0                       | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    1.053 | 
     | F1_fifo/u_r2w_sync/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.262 | 0.107 |   0.757 |    1.160 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin F1_fifo/fifomem/\MEM_reg[4][7] /CK 
Endpoint:   F1_fifo/fifomem/\MEM_reg[4][7] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.752
+ Hold                         -0.065
+ Phase Shift                   0.000
= Required Time                 0.688
  Arrival Time                  1.096
  Slack Time                    0.408
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.408 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.100 | 0.377 |   0.377 |   -0.032 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.097 | 0.381 |   0.758 |    0.349 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.480 | 0.322 |   1.080 |    0.671 | 
     | F1_fifo/fifomem/\MEM_reg[4][7]                   | RN ^         | SDFFRQX2M | 0.485 | 0.017 |   1.096 |    0.688 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.408 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.427 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.488 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.578 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.791 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.432 |    0.840 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.950 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    0.989 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    1.059 | 
     | F1_fifo/fifomem/\MEM_reg[4][7]   | CK ^       | SDFFRQX2M  | 0.261 | 0.102 |   0.752 |    1.161 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin F1_fifo/fifomem/\MEM_reg[5][7] /CK 
Endpoint:   F1_fifo/fifomem/\MEM_reg[5][7] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.756
+ Hold                         -0.064
+ Phase Shift                   0.000
= Required Time                 0.692
  Arrival Time                  1.104
  Slack Time                    0.412
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.412 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.100 | 0.377 |   0.377 |   -0.035 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.097 | 0.381 |   0.758 |    0.346 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.480 | 0.322 |   1.080 |    0.668 | 
     | F1_fifo/fifomem/\MEM_reg[5][7]                   | RN ^         | SDFFRQX2M | 0.499 | 0.024 |   1.104 |    0.692 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.412 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.431 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.491 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.581 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.794 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.431 |    0.843 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.954 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    0.993 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    1.062 | 
     | F1_fifo/fifomem/\MEM_reg[5][7]   | CK ^       | SDFFRQX2M  | 0.262 | 0.105 |   0.756 |    1.168 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin F1_fifo/fifomem/\MEM_reg[6][7] /CK 
Endpoint:   F1_fifo/fifomem/\MEM_reg[6][7] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.756
+ Hold                         -0.064
+ Phase Shift                   0.000
= Required Time                 0.692
  Arrival Time                  1.104
  Slack Time                    0.412
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.412 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.100 | 0.377 |   0.377 |   -0.035 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.097 | 0.381 |   0.758 |    0.346 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.480 | 0.322 |   1.080 |    0.667 | 
     | F1_fifo/fifomem/\MEM_reg[6][7]                   | RN ^         | SDFFRQX2M | 0.500 | 0.024 |   1.104 |    0.692 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.412 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.431 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.492 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.581 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.795 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.432 |    0.844 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.954 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    0.993 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    1.063 | 
     | F1_fifo/fifomem/\MEM_reg[6][7]   | CK ^       | SDFFRQX2M  | 0.262 | 0.105 |   0.756 |    1.168 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin F1_fifo/fifomem/\MEM_reg[7][6] /CK 
Endpoint:   F1_fifo/fifomem/\MEM_reg[7][6] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.756
+ Hold                         -0.064
+ Phase Shift                   0.000
= Required Time                 0.692
  Arrival Time                  1.104
  Slack Time                    0.412
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.412 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.100 | 0.377 |   0.377 |   -0.035 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.097 | 0.381 |   0.758 |    0.346 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.480 | 0.322 |   1.080 |    0.667 | 
     | F1_fifo/fifomem/\MEM_reg[7][6]                   | RN ^         | SDFFRQX2M | 0.500 | 0.024 |   1.104 |    0.692 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.412 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.431 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.492 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.581 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.795 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.431 |    0.844 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.954 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    0.993 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    1.063 | 
     | F1_fifo/fifomem/\MEM_reg[7][6]   | CK ^       | SDFFRQX2M  | 0.262 | 0.105 |   0.756 |    1.168 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin F1_fifo/fifomem/\MEM_reg[7][7] /CK 
Endpoint:   F1_fifo/fifomem/\MEM_reg[7][7] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.756
+ Hold                         -0.064
+ Phase Shift                   0.000
= Required Time                 0.692
  Arrival Time                  1.104
  Slack Time                    0.412
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.412 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.100 | 0.377 |   0.377 |   -0.035 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.097 | 0.381 |   0.758 |    0.346 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.480 | 0.322 |   1.080 |    0.667 | 
     | F1_fifo/fifomem/\MEM_reg[7][7]                   | RN ^         | SDFFRQX2M | 0.500 | 0.024 |   1.104 |    0.692 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.412 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.431 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.492 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.582 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.383 |    0.795 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.432 |    0.844 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.954 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    0.993 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    1.063 | 
     | F1_fifo/fifomem/\MEM_reg[7][7]   | CK ^       | SDFFRQX2M  | 0.262 | 0.105 |   0.756 |    1.168 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin F1_fifo/fifomem/\MEM_reg[4][6] /CK 
Endpoint:   F1_fifo/fifomem/\MEM_reg[4][6] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.754
+ Hold                         -0.064
+ Phase Shift                   0.000
= Required Time                 0.690
  Arrival Time                  1.103
  Slack Time                    0.413
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.413 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.100 | 0.377 |   0.377 |   -0.036 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.097 | 0.381 |   0.758 |    0.345 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.480 | 0.322 |   1.080 |    0.667 | 
     | F1_fifo/fifomem/\MEM_reg[4][6]                   | RN ^         | SDFFRQX2M | 0.498 | 0.023 |   1.103 |    0.690 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.413 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.432 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.492 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.582 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.795 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.432 |    0.844 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.955 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    0.994 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    1.063 | 
     | F1_fifo/fifomem/\MEM_reg[4][6]   | CK ^       | SDFFRQX2M  | 0.261 | 0.104 |   0.754 |    1.167 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin F1_fifo/fifomem/\MEM_reg[5][4] /CK 
Endpoint:   F1_fifo/fifomem/\MEM_reg[5][4] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.754
+ Hold                         -0.064
+ Phase Shift                   0.000
= Required Time                 0.689
  Arrival Time                  1.103
  Slack Time                    0.413
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.413 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.100 | 0.377 |   0.377 |   -0.037 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.097 | 0.381 |   0.758 |    0.344 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.480 | 0.322 |   1.080 |    0.666 | 
     | F1_fifo/fifomem/\MEM_reg[5][4]                   | RN ^         | SDFFRQX2M | 0.498 | 0.023 |   1.103 |    0.689 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.413 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.432 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.493 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.583 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.796 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.431 |    0.845 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.956 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    0.994 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    1.064 | 
     | F1_fifo/fifomem/\MEM_reg[5][4]   | CK ^       | SDFFRQX2M  | 0.261 | 0.103 |   0.754 |    1.167 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin F1_fifo/fifomem/\MEM_reg[5][3] /CK 
Endpoint:   F1_fifo/fifomem/\MEM_reg[5][3] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.748
+ Hold                         -0.064
+ Phase Shift                   0.000
= Required Time                 0.684
  Arrival Time                  1.098
  Slack Time                    0.414
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.414 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.100 | 0.377 |   0.377 |   -0.037 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.097 | 0.381 |   0.758 |    0.344 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.480 | 0.322 |   1.080 |    0.665 | 
     | F1_fifo/fifomem/\MEM_reg[5][3]                   | RN ^         | SDFFRQX2M | 0.489 | 0.019 |   1.098 |    0.684 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.414 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.433 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.494 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.583 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.797 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.432 |    0.846 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.956 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    0.995 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    1.065 | 
     | F1_fifo/fifomem/\MEM_reg[5][3]   | CK ^       | SDFFRQX2M  | 0.259 | 0.098 |   0.748 |    1.163 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin F1_fifo/fifomem/\MEM_reg[4][5] /CK 
Endpoint:   F1_fifo/fifomem/\MEM_reg[4][5] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.756
+ Hold                         -0.064
+ Phase Shift                   0.000
= Required Time                 0.692
  Arrival Time                  1.107
  Slack Time                    0.415
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.415 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.100 | 0.377 |   0.377 |   -0.038 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.097 | 0.381 |   0.758 |    0.343 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.480 | 0.322 |   1.080 |    0.664 | 
     | F1_fifo/fifomem/\MEM_reg[4][5]                   | RN ^         | SDFFRQX2M | 0.506 | 0.028 |   1.107 |    0.692 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.415 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.434 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.495 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.584 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.383 |    0.798 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.432 |    0.847 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.957 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    0.996 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    1.066 | 
     | F1_fifo/fifomem/\MEM_reg[4][5]   | CK ^       | SDFFRQX2M  | 0.262 | 0.106 |   0.756 |    1.171 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin F1_fifo/fifomem/\MEM_reg[3][7] /CK 
Endpoint:   F1_fifo/fifomem/\MEM_reg[3][7] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.756
+ Hold                         -0.064
+ Phase Shift                   0.000
= Required Time                 0.692
  Arrival Time                  1.107
  Slack Time                    0.415
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.415 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.100 | 0.377 |   0.377 |   -0.038 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.097 | 0.381 |   0.758 |    0.343 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.480 | 0.322 |   1.080 |    0.664 | 
     | F1_fifo/fifomem/\MEM_reg[3][7]                   | RN ^         | SDFFRQX2M | 0.506 | 0.028 |   1.107 |    0.692 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.415 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.434 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.495 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.584 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.798 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.431 |    0.847 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.957 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    0.996 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    1.066 | 
     | F1_fifo/fifomem/\MEM_reg[3][7]   | CK ^       | SDFFRQX2M  | 0.262 | 0.106 |   0.756 |    1.171 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin F1_fifo/fifomem/\MEM_reg[7][4] /CK 
Endpoint:   F1_fifo/fifomem/\MEM_reg[7][4] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.756
+ Hold                         -0.064
+ Phase Shift                   0.000
= Required Time                 0.692
  Arrival Time                  1.108
  Slack Time                    0.415
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.415 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.100 | 0.377 |   0.377 |   -0.038 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.097 | 0.381 |   0.758 |    0.343 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.480 | 0.322 |   1.080 |    0.664 | 
     | F1_fifo/fifomem/\MEM_reg[7][4]                   | RN ^         | SDFFRQX2M | 0.506 | 0.028 |   1.108 |    0.692 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.415 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.434 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.495 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.584 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.798 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.431 |    0.847 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.957 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    0.996 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    1.066 | 
     | F1_fifo/fifomem/\MEM_reg[7][4]   | CK ^       | SDFFRQX2M  | 0.262 | 0.106 |   0.756 |    1.172 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin F1_fifo/fifomem/\MEM_reg[6][4] /CK 
Endpoint:   F1_fifo/fifomem/\MEM_reg[6][4] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.753
+ Hold                         -0.064
+ Phase Shift                   0.000
= Required Time                 0.689
  Arrival Time                  1.105
  Slack Time                    0.416
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.416 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.100 | 0.377 |   0.377 |   -0.039 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.097 | 0.381 |   0.758 |    0.342 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.480 | 0.322 |   1.080 |    0.664 | 
     | F1_fifo/fifomem/\MEM_reg[6][4]                   | RN ^         | SDFFRQX2M | 0.501 | 0.025 |   1.105 |    0.689 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.416 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.434 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.495 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.585 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.798 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.431 |    0.847 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.958 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    0.996 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    1.066 | 
     | F1_fifo/fifomem/\MEM_reg[6][4]   | CK ^       | SDFFRQX2M  | 0.261 | 0.103 |   0.753 |    1.169 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin F1_fifo/fifomem/\MEM_reg[1][7] /CK 
Endpoint:   F1_fifo/fifomem/\MEM_reg[1][7] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.753
+ Hold                         -0.064
+ Phase Shift                   0.000
= Required Time                 0.689
  Arrival Time                  1.108
  Slack Time                    0.418
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.418 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.100 | 0.377 |   0.377 |   -0.042 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.097 | 0.381 |   0.758 |    0.339 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.480 | 0.322 |   1.080 |    0.661 | 
     | F1_fifo/fifomem/\MEM_reg[1][7]                   | RN ^         | SDFFRQX2M | 0.507 | 0.028 |   1.108 |    0.689 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.418 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.437 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.498 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.588 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.801 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.431 |    0.850 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.961 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    0.999 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    1.069 | 
     | F1_fifo/fifomem/\MEM_reg[1][7]   | CK ^       | SDFFRQX2M  | 0.261 | 0.103 |   0.753 |    1.172 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin F1_fifo/fifomem/\MEM_reg[6][3] /CK 
Endpoint:   F1_fifo/fifomem/\MEM_reg[6][3] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.745
+ Hold                         -0.064
+ Phase Shift                   0.000
= Required Time                 0.681
  Arrival Time                  1.100
  Slack Time                    0.419
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.419 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.100 | 0.377 |   0.377 |   -0.042 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.097 | 0.381 |   0.758 |    0.338 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.480 | 0.322 |   1.080 |    0.660 | 
     | F1_fifo/fifomem/\MEM_reg[6][3]                   | RN ^         | SDFFRQX2M | 0.493 | 0.021 |   1.100 |    0.681 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.419 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.438 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.499 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.589 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.802 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.432 |    0.851 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.961 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    1.000 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    1.070 | 
     | F1_fifo/fifomem/\MEM_reg[6][3]   | CK ^       | SDFFRQX2M  | 0.257 | 0.095 |   0.745 |    1.164 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin F1_fifo/fifomem/\MEM_reg[2][7] /CK 
Endpoint:   F1_fifo/fifomem/\MEM_reg[2][7] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.757
+ Hold                         -0.064
+ Phase Shift                   0.000
= Required Time                 0.693
  Arrival Time                  1.113
  Slack Time                    0.420
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.420 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.100 | 0.377 |   0.377 |   -0.043 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.097 | 0.381 |   0.758 |    0.338 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.480 | 0.322 |   1.080 |    0.660 | 
     | F1_fifo/fifomem/\MEM_reg[2][7]                   | RN ^         | SDFFRQX2M | 0.514 | 0.033 |   1.113 |    0.693 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.420 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.438 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.499 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.589 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.802 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.432 |    0.851 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.962 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    1.000 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    1.070 | 
     | F1_fifo/fifomem/\MEM_reg[2][7]   | CK ^       | SDFFRQX2M  | 0.262 | 0.107 |   0.757 |    1.177 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin F1_fifo/fifomem/\MEM_reg[3][4] /CK 
Endpoint:   F1_fifo/fifomem/\MEM_reg[3][4] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.757
+ Hold                         -0.064
+ Phase Shift                   0.000
= Required Time                 0.694
  Arrival Time                  1.114
  Slack Time                    0.420
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.420 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.100 | 0.377 |   0.377 |   -0.043 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.097 | 0.381 |   0.758 |    0.337 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.480 | 0.322 |   1.080 |    0.659 | 
     | F1_fifo/fifomem/\MEM_reg[3][4]                   | RN ^         | SDFFRQX2M | 0.515 | 0.034 |   1.114 |    0.694 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.420 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.439 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.500 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.589 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.382 |    0.803 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.431 |    0.852 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.962 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    1.001 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    1.071 | 
     | F1_fifo/fifomem/\MEM_reg[3][4]   | CK ^       | SDFFRQX2M  | 0.262 | 0.107 |   0.757 |    1.178 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin F1_fifo/fifomem/\MEM_reg[0][7] /CK 
Endpoint:   F1_fifo/fifomem/\MEM_reg[0][7] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_reset                         (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.753
+ Hold                         -0.064
+ Phase Shift                   0.000
= Required Time                 0.690
  Arrival Time                  1.110
  Slack Time                    0.420
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                                  | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.420 | 
     | U_reference_reset_multiplexer/FE_PHC2_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.100 | 0.377 |   0.377 |   -0.044 | 
     | U_reference_reset_multiplexer/FE_PHC4_scan_reset | A ^ -> Y ^   | DLY4X1M   | 0.097 | 0.381 |   0.758 |    0.337 | 
     | U_reference_reset_multiplexer/U1                 | B ^ -> Y ^   | MX2X8M    | 0.480 | 0.322 |   1.080 |    0.659 | 
     | F1_fifo/fifomem/\MEM_reg[0][7]                   | RN ^         | SDFFRQX2M | 0.510 | 0.030 |   1.110 |    0.690 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.420 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.019 |   0.019 |    0.439 | 
     | scan_clk__L2_I1                  | A v -> Y v | BUFX3M     | 0.031 | 0.061 |   0.079 |    0.500 | 
     | scan_clk__L3_I0                  | A v -> Y v | CLKBUFX1M  | 0.089 | 0.090 |   0.169 |    0.590 | 
     | scan_clk__L4_I0                  | A v -> Y v | CLKBUFX1M  | 0.273 | 0.213 |   0.383 |    0.803 | 
     | scan_clk__L5_I0                  | A v -> Y ^ | CLKINVX32M | 0.049 | 0.049 |   0.432 |    0.852 | 
     | U_reference_clock_multiplexer/U1 | B ^ -> Y ^ | MX2X6M     | 0.105 | 0.111 |   0.542 |    0.963 | 
     | REF_CLK_M__L1_I0                 | A ^ -> Y v | INVX20M    | 0.043 | 0.039 |   0.581 |    1.001 | 
     | REF_CLK_M__L2_I0                 | A v -> Y ^ | CLKINVX40M | 0.120 | 0.070 |   0.650 |    1.071 | 
     | F1_fifo/fifomem/\MEM_reg[0][7]   | CK ^       | SDFFRQX2M  | 0.261 | 0.103 |   0.753 |    1.174 | 
     +-------------------------------------------------------------------------------------------------+ 

