

================================================================
== Vivado HLS Report for 'pool_2u_50u_8u_s'
================================================================
* Date:           Sat Aug  1 10:33:52 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet_op.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  200|  200|         4|          -|          -|    50|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 2.1.1  |    ?|    ?|         3|          2|          1|     ?|    yes   |
        |  ++ Loop 2.1.2  |   50|   50|         2|          1|          1|    50|    yes   |
        | + Loop 2.2      |    ?|    ?|         2|          1|          1|     ?|    yes   |
        |- Loop 3         |    ?|    ?|         2|          1|          1|     ?|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 2, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 77
* Pipeline : 4
  Pipeline-0 : II = 1, D = 2, States = { 63 64 }
  Pipeline-1 : II = 2, D = 3, States = { 68 69 70 }
  Pipeline-2 : II = 1, D = 2, States = { 72 73 }
  Pipeline-3 : II = 1, D = 2, States = { 75 76 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / (!tmp_1)
	13  / (tmp_1)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	9  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / (!tmp_5)
	66  / (tmp_5)
62 --> 
	63  / true
63 --> 
	65  / (exitcond)
	64  / (!exitcond)
64 --> 
	63  / true
65 --> 
66 --> 
	67  / (!exitcond_flatten1)
	65  / (exitcond_flatten1)
67 --> 
	68  / (!exitcond_flatten8)
	75  / (exitcond_flatten8)
68 --> 
	71  / (exitcond_flatten)
	69  / (!exitcond_flatten)
69 --> 
	70  / true
70 --> 
	68  / true
71 --> 
	72  / true
72 --> 
	74  / (tmp_8)
	73  / (!tmp_8)
73 --> 
	72  / true
74 --> 
	67  / true
75 --> 
	77  / (exitcond_flatten2)
	76  / (!exitcond_flatten2)
76 --> 
	75  / true
77 --> 
	66  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%buf = alloca [200 x i32], align 4" [LeNet_wrapper/../hw_library/pool.h:124]   --->   Operation 78 'alloca' 'buf' <Predicate = true> <Delay = 0.00> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%acc = alloca [50 x i32], align 16" [LeNet_wrapper/../hw_library/pool.h:126]   --->   Operation 79 'alloca' 'acc' <Predicate = true> <Delay = 0.00> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_1 : Operation 80 [1/1] (3.63ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:72]   --->   Operation 80 'read' 'tmp_V' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 81 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V)" [LeNet_wrapper/../hw_library/pool.h:74]   --->   Operation 81 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 2 <SV = 1> <Delay = 7.26>
ST_2 : Operation 82 [1/1] (3.63ns)   --->   "%tmp_V_2 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:76]   --->   Operation 82 'read' 'tmp_V_2' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 83 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_2)" [LeNet_wrapper/../hw_library/pool.h:78]   --->   Operation 83 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 7.26>
ST_3 : Operation 84 [1/1] (3.63ns)   --->   "%tmp_V_4 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:80]   --->   Operation 84 'read' 'tmp_V_4' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 85 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_4)" [LeNet_wrapper/../hw_library/pool.h:82]   --->   Operation 85 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 7.26>
ST_4 : Operation 86 [1/1] (3.63ns)   --->   "%tmp_V_6 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:84]   --->   Operation 86 'read' 'tmp_V_6' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 87 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_6)" [LeNet_wrapper/../hw_library/pool.h:86]   --->   Operation 87 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 7.26>
ST_5 : Operation 88 [1/1] (3.63ns)   --->   "%tmp_V_8 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:88]   --->   Operation 88 'read' 'tmp_V_8' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 89 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_8)" [LeNet_wrapper/../hw_library/pool.h:90]   --->   Operation 89 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 7.26>
ST_6 : Operation 90 [1/1] (3.63ns)   --->   "%tmp_V_10 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:92]   --->   Operation 90 'read' 'tmp_V_10' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 91 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_10)" [LeNet_wrapper/../hw_library/pool.h:94]   --->   Operation 91 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 7.26>
ST_7 : Operation 92 [1/1] (3.63ns)   --->   "%tmp_V_12 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:96]   --->   Operation 92 'read' 'tmp_V_12' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 93 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_12)" [LeNet_wrapper/../hw_library/pool.h:98]   --->   Operation 93 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 8 <SV = 7> <Delay = 7.26>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str147, i32 0, i32 0, [1 x i8]* @p_str148, [1 x i8]* @p_str149, [1 x i8]* @p_str150, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str151, [1 x i8]* @p_str152)"   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str140, i32 0, i32 0, [1 x i8]* @p_str141, [1 x i8]* @p_str142, [1 x i8]* @p_str143, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str144, [1 x i8]* @p_str145)"   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (3.63ns)   --->   "%tmp_V_14 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:100]   --->   Operation 96 'read' 'tmp_V_14' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 97 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_14)" [LeNet_wrapper/../hw_library/pool.h:102]   --->   Operation 97 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 98 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %tmp_V, 2" [LeNet_wrapper/../hw_library/pool.h:113]   --->   Operation 98 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%IFMCH_curr_load = load i32* @IFMCH_curr, align 4" [LeNet_wrapper/../hw_library/pool.h:150]   --->   Operation 99 'load' 'IFMCH_curr_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (1.76ns)   --->   "br i1 %tmp_s, label %1, label %._crit_edge" [LeNet_wrapper/../hw_library/pool.h:113]   --->   Operation 100 'br' <Predicate = true> <Delay = 1.76>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "store i32 %tmp_V_10, i32* @IFMCH_curr, align 4" [LeNet_wrapper/../hw_library/pool.h:115]   --->   Operation 101 'store' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "store i32 %tmp_V_12, i32* @IFMDim_curr, align 4" [LeNet_wrapper/../hw_library/pool.h:116]   --->   Operation 102 'store' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (1.76ns)   --->   "br label %._crit_edge" [LeNet_wrapper/../hw_library/pool.h:118]   --->   Operation 103 'br' <Predicate = (tmp_s)> <Delay = 1.76>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%IFMCH_curr_loc = phi i32 [ %tmp_V_10, %1 ], [ %IFMCH_curr_load, %0 ]"   --->   Operation 104 'phi' 'IFMCH_curr_loc' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([200 x i32]* %buf, [1 x i8]* @p_str1, [14 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [LeNet_wrapper/../hw_library/pool.h:125]   --->   Operation 105 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([50 x i32]* %acc, [1 x i8]* @p_str1, [14 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [LeNet_wrapper/../hw_library/pool.h:127]   --->   Operation 106 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (1.76ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/pool.h:128]   --->   Operation 107 'br' <Predicate = true> <Delay = 1.76>

State 9 <SV = 8> <Delay = 2.47>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%j = phi i6 [ 0, %._crit_edge ], [ %j_1, %.preheader248.preheader ]"   --->   Operation 108 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (1.42ns)   --->   "%tmp_1 = icmp eq i6 %j, -14" [LeNet_wrapper/../hw_library/pool.h:128]   --->   Operation 109 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)"   --->   Operation 110 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (1.82ns)   --->   "%j_1 = add i6 %j, 1" [LeNet_wrapper/../hw_library/pool.h:128]   --->   Operation 111 'add' 'j_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %.preheader247.0, label %.preheader248.preheader" [LeNet_wrapper/../hw_library/pool.h:128]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %j, i2 0)" [LeNet_wrapper/../hw_library/pool.h:128]   --->   Operation 113 'bitconcatenate' 'tmp_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_4 = zext i8 %tmp_2 to i64" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 114 'zext' 'tmp_4' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr [200 x i32]* %buf, i64 0, i64 %tmp_4" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 115 'getelementptr' 'buf_addr' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (2.27ns)   --->   "store i32 -999999, i32* %buf_addr, align 16" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 116 'store' <Predicate = (!tmp_1)> <Delay = 2.27> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%acc_addr = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 0" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 117 'getelementptr' 'acc_addr' <Predicate = (tmp_1)> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr, align 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 118 'store' <Predicate = (tmp_1)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_9 : Operation 119 [1/1] (2.47ns)   --->   "%tmp_5 = icmp eq i32 %tmp_V, 0" [LeNet_wrapper/../hw_library/pool.h:142]   --->   Operation 119 'icmp' 'tmp_5' <Predicate = (tmp_1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.27>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_7 = or i8 %tmp_2, 1" [LeNet_wrapper/../hw_library/pool.h:128]   --->   Operation 120 'or' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_17 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %tmp_7)" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 121 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%buf_addr_1 = getelementptr [200 x i32]* %buf, i64 0, i64 %tmp_17" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 122 'getelementptr' 'buf_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (2.27ns)   --->   "store i32 -999999, i32* %buf_addr_1, align 4" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 123 'store' <Predicate = true> <Delay = 2.27> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 11 <SV = 10> <Delay = 2.27>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_18 = or i8 %tmp_2, 2" [LeNet_wrapper/../hw_library/pool.h:128]   --->   Operation 124 'or' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_19 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %tmp_18)" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 125 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%buf_addr_4 = getelementptr [200 x i32]* %buf, i64 0, i64 %tmp_19" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 126 'getelementptr' 'buf_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (2.27ns)   --->   "store i32 -999999, i32* %buf_addr_4, align 8" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 127 'store' <Predicate = true> <Delay = 2.27> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 12 <SV = 11> <Delay = 2.27>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_20 = or i8 %tmp_2, 3" [LeNet_wrapper/../hw_library/pool.h:128]   --->   Operation 128 'or' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_21 = call i64 @_ssdm_op_BitConcatenate.i64.i56.i8(i56 0, i8 %tmp_20)" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 129 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%buf_addr_5 = getelementptr [200 x i32]* %buf, i64 0, i64 %tmp_21" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 130 'getelementptr' 'buf_addr_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (2.27ns)   --->   "store i32 -999999, i32* %buf_addr_5, align 4" [LeNet_wrapper/../hw_library/pool.h:131]   --->   Operation 131 'store' <Predicate = true> <Delay = 2.27> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "br label %2" [LeNet_wrapper/../hw_library/pool.h:128]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 9> <Delay = 2.32>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%acc_addr_1 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 1" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 133 'getelementptr' 'acc_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 134 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_1, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 134 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 14 <SV = 10> <Delay = 2.32>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%acc_addr_5 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 2" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 135 'getelementptr' 'acc_addr_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_5, align 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 136 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 15 <SV = 11> <Delay = 2.32>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%acc_addr_6 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 3" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 137 'getelementptr' 'acc_addr_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_6, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 138 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 16 <SV = 12> <Delay = 2.32>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%acc_addr_7 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 139 'getelementptr' 'acc_addr_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_7, align 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 140 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 17 <SV = 13> <Delay = 2.32>
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "%acc_addr_8 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 5" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 141 'getelementptr' 'acc_addr_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 142 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_8, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 142 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 18 <SV = 14> <Delay = 2.32>
ST_18 : Operation 143 [1/1] (0.00ns)   --->   "%acc_addr_9 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 6" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 143 'getelementptr' 'acc_addr_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 144 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_9, align 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 144 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 19 <SV = 15> <Delay = 2.32>
ST_19 : Operation 145 [1/1] (0.00ns)   --->   "%acc_addr_10 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 7" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 145 'getelementptr' 'acc_addr_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 146 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_10, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 146 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 20 <SV = 16> <Delay = 2.32>
ST_20 : Operation 147 [1/1] (0.00ns)   --->   "%acc_addr_11 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 147 'getelementptr' 'acc_addr_11' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 148 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_11, align 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 148 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 21 <SV = 17> <Delay = 2.32>
ST_21 : Operation 149 [1/1] (0.00ns)   --->   "%acc_addr_12 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 9" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 149 'getelementptr' 'acc_addr_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 150 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_12, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 150 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 22 <SV = 18> <Delay = 2.32>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "%acc_addr_13 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 10" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 151 'getelementptr' 'acc_addr_13' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 152 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_13, align 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 152 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 23 <SV = 19> <Delay = 2.32>
ST_23 : Operation 153 [1/1] (0.00ns)   --->   "%acc_addr_14 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 11" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 153 'getelementptr' 'acc_addr_14' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 154 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_14, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 154 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 24 <SV = 20> <Delay = 2.32>
ST_24 : Operation 155 [1/1] (0.00ns)   --->   "%acc_addr_15 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 12" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 155 'getelementptr' 'acc_addr_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 156 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_15, align 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 156 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 25 <SV = 21> <Delay = 2.32>
ST_25 : Operation 157 [1/1] (0.00ns)   --->   "%acc_addr_16 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 13" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 157 'getelementptr' 'acc_addr_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 158 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_16, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 158 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 26 <SV = 22> <Delay = 2.32>
ST_26 : Operation 159 [1/1] (0.00ns)   --->   "%acc_addr_17 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 14" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 159 'getelementptr' 'acc_addr_17' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 160 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_17, align 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 160 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 27 <SV = 23> <Delay = 2.32>
ST_27 : Operation 161 [1/1] (0.00ns)   --->   "%acc_addr_18 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 15" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 161 'getelementptr' 'acc_addr_18' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 162 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_18, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 162 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 28 <SV = 24> <Delay = 2.32>
ST_28 : Operation 163 [1/1] (0.00ns)   --->   "%acc_addr_19 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 163 'getelementptr' 'acc_addr_19' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 164 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_19, align 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 164 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 29 <SV = 25> <Delay = 2.32>
ST_29 : Operation 165 [1/1] (0.00ns)   --->   "%acc_addr_20 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 17" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 165 'getelementptr' 'acc_addr_20' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 166 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_20, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 166 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 30 <SV = 26> <Delay = 2.32>
ST_30 : Operation 167 [1/1] (0.00ns)   --->   "%acc_addr_21 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 18" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 167 'getelementptr' 'acc_addr_21' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 168 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_21, align 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 168 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 31 <SV = 27> <Delay = 2.32>
ST_31 : Operation 169 [1/1] (0.00ns)   --->   "%acc_addr_22 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 19" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 169 'getelementptr' 'acc_addr_22' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 170 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_22, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 170 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 32 <SV = 28> <Delay = 2.32>
ST_32 : Operation 171 [1/1] (0.00ns)   --->   "%acc_addr_23 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 20" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 171 'getelementptr' 'acc_addr_23' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 172 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_23, align 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 172 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 33 <SV = 29> <Delay = 2.32>
ST_33 : Operation 173 [1/1] (0.00ns)   --->   "%acc_addr_24 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 21" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 173 'getelementptr' 'acc_addr_24' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 174 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_24, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 174 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 34 <SV = 30> <Delay = 2.32>
ST_34 : Operation 175 [1/1] (0.00ns)   --->   "%acc_addr_25 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 22" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 175 'getelementptr' 'acc_addr_25' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 176 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_25, align 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 176 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 35 <SV = 31> <Delay = 2.32>
ST_35 : Operation 177 [1/1] (0.00ns)   --->   "%acc_addr_26 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 23" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 177 'getelementptr' 'acc_addr_26' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 178 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_26, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 178 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 36 <SV = 32> <Delay = 2.32>
ST_36 : Operation 179 [1/1] (0.00ns)   --->   "%acc_addr_27 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 24" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 179 'getelementptr' 'acc_addr_27' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 180 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_27, align 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 180 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 37 <SV = 33> <Delay = 2.32>
ST_37 : Operation 181 [1/1] (0.00ns)   --->   "%acc_addr_28 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 25" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 181 'getelementptr' 'acc_addr_28' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 182 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_28, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 182 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 38 <SV = 34> <Delay = 2.32>
ST_38 : Operation 183 [1/1] (0.00ns)   --->   "%acc_addr_29 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 26" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 183 'getelementptr' 'acc_addr_29' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 184 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_29, align 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 184 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 39 <SV = 35> <Delay = 2.32>
ST_39 : Operation 185 [1/1] (0.00ns)   --->   "%acc_addr_30 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 27" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 185 'getelementptr' 'acc_addr_30' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 186 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_30, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 186 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 40 <SV = 36> <Delay = 2.32>
ST_40 : Operation 187 [1/1] (0.00ns)   --->   "%acc_addr_31 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 28" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 187 'getelementptr' 'acc_addr_31' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 188 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_31, align 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 188 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 41 <SV = 37> <Delay = 2.32>
ST_41 : Operation 189 [1/1] (0.00ns)   --->   "%acc_addr_32 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 29" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 189 'getelementptr' 'acc_addr_32' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 190 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_32, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 190 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 42 <SV = 38> <Delay = 2.32>
ST_42 : Operation 191 [1/1] (0.00ns)   --->   "%acc_addr_33 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 30" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 191 'getelementptr' 'acc_addr_33' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 192 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_33, align 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 192 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 43 <SV = 39> <Delay = 2.32>
ST_43 : Operation 193 [1/1] (0.00ns)   --->   "%acc_addr_34 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 31" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 193 'getelementptr' 'acc_addr_34' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 194 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_34, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 194 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 44 <SV = 40> <Delay = 2.32>
ST_44 : Operation 195 [1/1] (0.00ns)   --->   "%acc_addr_35 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 32" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 195 'getelementptr' 'acc_addr_35' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 196 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_35, align 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 196 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 45 <SV = 41> <Delay = 2.32>
ST_45 : Operation 197 [1/1] (0.00ns)   --->   "%acc_addr_36 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 33" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 197 'getelementptr' 'acc_addr_36' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 198 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_36, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 198 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 46 <SV = 42> <Delay = 2.32>
ST_46 : Operation 199 [1/1] (0.00ns)   --->   "%acc_addr_37 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 34" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 199 'getelementptr' 'acc_addr_37' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 200 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_37, align 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 200 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 47 <SV = 43> <Delay = 2.32>
ST_47 : Operation 201 [1/1] (0.00ns)   --->   "%acc_addr_38 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 35" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 201 'getelementptr' 'acc_addr_38' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 202 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_38, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 202 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 48 <SV = 44> <Delay = 2.32>
ST_48 : Operation 203 [1/1] (0.00ns)   --->   "%acc_addr_39 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 36" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 203 'getelementptr' 'acc_addr_39' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 204 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_39, align 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 204 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 49 <SV = 45> <Delay = 2.32>
ST_49 : Operation 205 [1/1] (0.00ns)   --->   "%acc_addr_40 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 37" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 205 'getelementptr' 'acc_addr_40' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 206 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_40, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 206 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 50 <SV = 46> <Delay = 2.32>
ST_50 : Operation 207 [1/1] (0.00ns)   --->   "%acc_addr_41 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 38" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 207 'getelementptr' 'acc_addr_41' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 208 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_41, align 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 208 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 51 <SV = 47> <Delay = 2.32>
ST_51 : Operation 209 [1/1] (0.00ns)   --->   "%acc_addr_42 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 39" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 209 'getelementptr' 'acc_addr_42' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 210 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_42, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 210 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 52 <SV = 48> <Delay = 2.32>
ST_52 : Operation 211 [1/1] (0.00ns)   --->   "%acc_addr_43 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 40" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 211 'getelementptr' 'acc_addr_43' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 212 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_43, align 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 212 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 53 <SV = 49> <Delay = 2.32>
ST_53 : Operation 213 [1/1] (0.00ns)   --->   "%acc_addr_44 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 41" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 213 'getelementptr' 'acc_addr_44' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 214 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_44, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 214 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 54 <SV = 50> <Delay = 2.32>
ST_54 : Operation 215 [1/1] (0.00ns)   --->   "%acc_addr_45 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 42" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 215 'getelementptr' 'acc_addr_45' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 216 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_45, align 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 216 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 55 <SV = 51> <Delay = 2.32>
ST_55 : Operation 217 [1/1] (0.00ns)   --->   "%acc_addr_46 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 43" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 217 'getelementptr' 'acc_addr_46' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 218 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_46, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 218 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 56 <SV = 52> <Delay = 2.32>
ST_56 : Operation 219 [1/1] (0.00ns)   --->   "%acc_addr_47 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 44" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 219 'getelementptr' 'acc_addr_47' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 220 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_47, align 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 220 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 57 <SV = 53> <Delay = 2.32>
ST_57 : Operation 221 [1/1] (0.00ns)   --->   "%acc_addr_48 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 45" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 221 'getelementptr' 'acc_addr_48' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 222 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_48, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 222 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 58 <SV = 54> <Delay = 2.32>
ST_58 : Operation 223 [1/1] (0.00ns)   --->   "%acc_addr_49 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 46" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 223 'getelementptr' 'acc_addr_49' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 224 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_49, align 8" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 224 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 59 <SV = 55> <Delay = 2.32>
ST_59 : Operation 225 [1/1] (0.00ns)   --->   "%acc_addr_50 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 47" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 225 'getelementptr' 'acc_addr_50' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 226 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_50, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 226 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 60 <SV = 56> <Delay = 2.32>
ST_60 : Operation 227 [1/1] (0.00ns)   --->   "%acc_addr_51 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 48" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 227 'getelementptr' 'acc_addr_51' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 228 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_51, align 16" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 228 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 61 <SV = 57> <Delay = 8.51>
ST_61 : Operation 229 [1/1] (0.00ns)   --->   "%acc_addr_52 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 49" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 229 'getelementptr' 'acc_addr_52' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 230 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_52, align 4" [LeNet_wrapper/../hw_library/pool.h:137]   --->   Operation 230 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_61 : Operation 231 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %3, label %6" [LeNet_wrapper/../hw_library/pool.h:142]   --->   Operation 231 'br' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 232 [1/1] (8.51ns)   --->   "%tmp1 = mul i32 %tmp_V_4, %tmp_V_4" [LeNet_wrapper/../hw_library/pool.h:195]   --->   Operation 232 'mul' 'tmp1' <Predicate = (!tmp_5)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 233 [1/1] (8.51ns)   --->   "%tmp2 = mul i32 %tmp_V_6, %tmp_V_10" [LeNet_wrapper/../hw_library/pool.h:195]   --->   Operation 233 'mul' 'tmp2' <Predicate = (!tmp_5)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 234 [1/1] (0.00ns)   --->   "%IFMDim_curr_load = load i32* @IFMDim_curr, align 4" [LeNet_wrapper/../hw_library/pool.h:143]   --->   Operation 234 'load' 'IFMDim_curr_load' <Predicate = (tmp_5)> <Delay = 0.00>
ST_61 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %IFMDim_curr_load, i32 1, i32 31)" [LeNet_wrapper/../hw_library/pool.h:143]   --->   Operation 235 'partselect' 'tmp_3' <Predicate = (tmp_5)> <Delay = 0.00>
ST_61 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_22 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %IFMCH_curr_loc, i1 false)" [LeNet_wrapper/../hw_library/pool.h:92]   --->   Operation 236 'bitconcatenate' 'tmp_22' <Predicate = (tmp_5)> <Delay = 0.00>
ST_61 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_3, i1 false)" [LeNet_wrapper/../hw_library/pool.h:143]   --->   Operation 237 'bitconcatenate' 'tmp_23' <Predicate = (tmp_5)> <Delay = 0.00>
ST_61 : Operation 238 [1/1] (0.00ns)   --->   "%cast9 = zext i31 %tmp_3 to i63" [LeNet_wrapper/../hw_library/pool.h:143]   --->   Operation 238 'zext' 'cast9' <Predicate = (tmp_5)> <Delay = 0.00>
ST_61 : Operation 239 [1/1] (0.00ns)   --->   "%cast = zext i32 %IFMCH_curr_loc to i63" [LeNet_wrapper/../hw_library/pool.h:92]   --->   Operation 239 'zext' 'cast' <Predicate = (tmp_5)> <Delay = 0.00>
ST_61 : Operation 240 [1/1] (8.51ns)   --->   "%bound1 = mul i63 %cast9, %cast" [LeNet_wrapper/../hw_library/pool.h:143]   --->   Operation 240 'mul' 'bound1' <Predicate = (tmp_5)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 241 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %tmp_V_2 to i63" [LeNet_wrapper/../hw_library/pool.h:76]   --->   Operation 241 'zext' 'cast1' <Predicate = (tmp_5)> <Delay = 0.00>
ST_61 : Operation 242 [1/1] (8.51ns)   --->   "%bound2 = mul i63 %cast1, %cast9" [LeNet_wrapper/../hw_library/pool.h:76]   --->   Operation 242 'mul' 'bound2' <Predicate = (tmp_5)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 243 [1/1] (1.76ns)   --->   "br label %.preheader245" [LeNet_wrapper/../hw_library/pool.h:144]   --->   Operation 243 'br' <Predicate = (tmp_5)> <Delay = 1.76>

State 62 <SV = 58> <Delay = 8.51>
ST_62 : Operation 244 [1/1] (8.51ns)   --->   "%KER_bound = mul i32 %tmp2, %tmp1" [LeNet_wrapper/../hw_library/pool.h:195]   --->   Operation 244 'mul' 'KER_bound' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 245 [1/1] (1.76ns)   --->   "br label %7" [LeNet_wrapper/../hw_library/pool.h:199]   --->   Operation 245 'br' <Predicate = true> <Delay = 1.76>

State 63 <SV = 59> <Delay = 2.55>
ST_63 : Operation 246 [1/1] (0.00ns)   --->   "%i3 = phi i32 [ 0, %6 ], [ %i, %8 ]"   --->   Operation 246 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 247 [1/1] (2.47ns)   --->   "%exitcond = icmp eq i32 %i3, %KER_bound" [LeNet_wrapper/../hw_library/pool.h:199]   --->   Operation 247 'icmp' 'exitcond' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 248 [1/1] (2.55ns)   --->   "%i = add i32 %i3, 1" [LeNet_wrapper/../hw_library/pool.h:199]   --->   Operation 248 'add' 'i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 249 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %8" [LeNet_wrapper/../hw_library/pool.h:199]   --->   Operation 249 'br' <Predicate = true> <Delay = 0.00>

State 64 <SV = 60> <Delay = 7.26>
ST_64 : Operation 250 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str27)" [LeNet_wrapper/../hw_library/pool.h:199]   --->   Operation 250 'specregionbegin' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_64 : Operation 251 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/../hw_library/pool.h:200]   --->   Operation 251 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_64 : Operation 252 [1/1] (3.63ns)   --->   "%tmp_V_16 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:201]   --->   Operation 252 'read' 'tmp_V_16' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_64 : Operation 253 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_16)" [LeNet_wrapper/../hw_library/pool.h:202]   --->   Operation 253 'write' <Predicate = (!exitcond)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_64 : Operation 254 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str27, i32 %tmp)" [LeNet_wrapper/../hw_library/pool.h:203]   --->   Operation 254 'specregionend' 'empty_20' <Predicate = (!exitcond)> <Delay = 0.00>
ST_64 : Operation 255 [1/1] (0.00ns)   --->   "br label %7" [LeNet_wrapper/../hw_library/pool.h:199]   --->   Operation 255 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 65 <SV = 60> <Delay = 0.00>
ST_65 : Operation 256 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 256 'br' <Predicate = (!tmp_5)> <Delay = 0.00>
ST_65 : Operation 257 [1/1] (0.00ns)   --->   "ret void" [LeNet_wrapper/../hw_library/pool.h:206]   --->   Operation 257 'ret' <Predicate = true> <Delay = 0.00>

State 66 <SV = 58> <Delay = 3.76>
ST_66 : Operation 258 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i63 [ 0, %3 ], [ %indvar_flatten_next1, %.preheader245.loopexit ]"   --->   Operation 258 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 259 [1/1] (2.78ns)   --->   "%exitcond_flatten1 = icmp eq i63 %indvar_flatten1, %bound2" [LeNet_wrapper/../hw_library/pool.h:76]   --->   Operation 259 'icmp' 'exitcond_flatten1' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 260 [1/1] (3.49ns)   --->   "%indvar_flatten_next1 = add i63 %indvar_flatten1, 1"   --->   Operation 260 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 3.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 261 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %.loopexit.loopexit380, label %.preheader243.preheader" [LeNet_wrapper/../hw_library/pool.h:76]   --->   Operation 261 'br' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 262 [1/1] (1.76ns)   --->   "br label %.preheader243"   --->   Operation 262 'br' <Predicate = (!exitcond_flatten1)> <Delay = 1.76>
ST_66 : Operation 263 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 263 'br' <Predicate = (exitcond_flatten1)> <Delay = 0.00>

State 67 <SV = 59> <Delay = 3.45>
ST_67 : Operation 264 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i32 [ %indvar_flatten_next7, %5 ], [ 0, %.preheader243.preheader ]"   --->   Operation 264 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 265 [1/1] (0.00ns)   --->   "%xp = phi i31 [ %xp_1, %5 ], [ 0, %.preheader243.preheader ]"   --->   Operation 265 'phi' 'xp' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 266 [1/1] (2.47ns)   --->   "%exitcond_flatten8 = icmp eq i32 %indvar_flatten6, %tmp_23" [LeNet_wrapper/../hw_library/pool.h:143]   --->   Operation 266 'icmp' 'exitcond_flatten8' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 267 [1/1] (2.55ns)   --->   "%indvar_flatten_next7 = add i32 %indvar_flatten6, 1"   --->   Operation 267 'add' 'indvar_flatten_next7' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 268 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten8, label %.preheader.preheader, label %.preheader244" [LeNet_wrapper/../hw_library/pool.h:143]   --->   Operation 268 'br' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 269 [1/1] (2.47ns)   --->   "%exitcond1 = icmp eq i31 %xp, %tmp_3" [LeNet_wrapper/../hw_library/pool.h:147]   --->   Operation 269 'icmp' 'exitcond1' <Predicate = (!exitcond_flatten8)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 270 [1/1] (0.73ns)   --->   "%xp_mid2 = select i1 %exitcond1, i31 0, i31 %xp" [LeNet_wrapper/../hw_library/pool.h:147]   --->   Operation 270 'select' 'xp_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 271 [1/1] (1.76ns)   --->   "br label %.preheader241" [LeNet_wrapper/../hw_library/pool.h:149]   --->   Operation 271 'br' <Predicate = (!exitcond_flatten8)> <Delay = 1.76>
ST_67 : Operation 272 [1/1] (1.76ns)   --->   "br label %.preheader" [LeNet_wrapper/../hw_library/pool.h:172]   --->   Operation 272 'br' <Predicate = (exitcond_flatten8)> <Delay = 1.76>

State 68 <SV = 60> <Delay = 3.45>
ST_68 : Operation 273 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i33 [ 0, %.preheader244 ], [ %indvar_flatten_next, %.preheader242 ]"   --->   Operation 273 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 274 [1/1] (0.00ns)   --->   "%ch = phi i32 [ 0, %.preheader244 ], [ %ch_1, %.preheader242 ]"   --->   Operation 274 'phi' 'ch' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 275 [1/1] (2.48ns)   --->   "%exitcond_flatten = icmp eq i33 %indvar_flatten, %tmp_22" [LeNet_wrapper/../hw_library/pool.h:92]   --->   Operation 275 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 276 [1/1] (2.59ns)   --->   "%indvar_flatten_next = add i33 %indvar_flatten, 1"   --->   Operation 276 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 277 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader240.preheader, label %.preheader242" [LeNet_wrapper/../hw_library/pool.h:92]   --->   Operation 277 'br' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 278 [1/1] (2.47ns)   --->   "%exitcond3 = icmp eq i32 %ch, %IFMCH_curr_loc" [LeNet_wrapper/../hw_library/pool.h:150]   --->   Operation 278 'icmp' 'exitcond3' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 279 [1/1] (0.69ns)   --->   "%ch_mid2 = select i1 %exitcond3, i32 0, i32 %ch" [LeNet_wrapper/../hw_library/pool.h:150]   --->   Operation 279 'select' 'ch_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 69 <SV = 61> <Delay = 3.63>
ST_69 : Operation 280 [1/1] (3.63ns)   --->   "%tmp_V_19 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)" [LeNet_wrapper/../hw_library/pool.h:152]   --->   Operation 280 'read' 'tmp_V_19' <Predicate = (!exitcond_flatten)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_69 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_15 = zext i32 %ch_mid2 to i64" [LeNet_wrapper/../hw_library/pool.h:153]   --->   Operation 281 'zext' 'tmp_15' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_69 : Operation 282 [1/1] (0.00ns)   --->   "%acc_addr_4 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 %tmp_15" [LeNet_wrapper/../hw_library/pool.h:153]   --->   Operation 282 'getelementptr' 'acc_addr_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_69 : Operation 283 [2/2] (2.32ns)   --->   "%acc_load_1 = load i32* %acc_addr_4, align 4" [LeNet_wrapper/../hw_library/pool.h:153]   --->   Operation 283 'load' 'acc_load_1' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_69 : Operation 284 [1/1] (2.55ns)   --->   "%ch_1 = add i32 %ch_mid2, 1" [LeNet_wrapper/../hw_library/pool.h:150]   --->   Operation 284 'add' 'ch_1' <Predicate = (!exitcond_flatten)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 62> <Delay = 7.81>
ST_70 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str24)" [LeNet_wrapper/../hw_library/pool.h:150]   --->   Operation 285 'specregionbegin' 'tmp_14' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_70 : Operation 286 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/../hw_library/pool.h:151]   --->   Operation 286 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_70 : Operation 287 [1/2] (2.32ns)   --->   "%acc_load_1 = load i32* %acc_addr_4, align 4" [LeNet_wrapper/../hw_library/pool.h:153]   --->   Operation 287 'load' 'acc_load_1' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_70 : Operation 288 [1/1] (2.47ns)   --->   "%tmp_16 = icmp sgt i32 %acc_load_1, %tmp_V_19" [LeNet_wrapper/../hw_library/pool.h:153]   --->   Operation 288 'icmp' 'tmp_16' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 289 [1/1] (0.69ns)   --->   "%acc_load_1_valIn_V = select i1 %tmp_16, i32 %acc_load_1, i32 %tmp_V_19" [LeNet_wrapper/../hw_library/pool.h:153]   --->   Operation 289 'select' 'acc_load_1_valIn_V' <Predicate = (!exitcond_flatten)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 290 [1/1] (2.32ns)   --->   "store i32 %acc_load_1_valIn_V, i32* %acc_addr_4, align 4" [LeNet_wrapper/../hw_library/pool.h:153]   --->   Operation 290 'store' <Predicate = (!exitcond_flatten)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_70 : Operation 291 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str24, i32 %tmp_14)" [LeNet_wrapper/../hw_library/pool.h:155]   --->   Operation 291 'specregionend' 'empty_16' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_70 : Operation 292 [1/1] (0.00ns)   --->   "br label %.preheader241" [LeNet_wrapper/../hw_library/pool.h:150]   --->   Operation 292 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 71 <SV = 61> <Delay = 1.76>
ST_71 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i31 %xp_mid2 to i9" [LeNet_wrapper/../hw_library/pool.h:158]   --->   Operation 293 'trunc' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 294 [1/1] (1.76ns)   --->   "br label %.preheader240" [LeNet_wrapper/../hw_library/pool.h:158]   --->   Operation 294 'br' <Predicate = true> <Delay = 1.76>

State 72 <SV = 62> <Delay = 4.09>
ST_72 : Operation 295 [1/1] (0.00ns)   --->   "%ch2 = phi i6 [ %ch_2, %4 ], [ 0, %.preheader240.preheader ]"   --->   Operation 295 'phi' 'ch2' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 296 [1/1] (1.42ns)   --->   "%tmp_8 = icmp eq i6 %ch2, -14" [LeNet_wrapper/../hw_library/pool.h:158]   --->   Operation 296 'icmp' 'tmp_8' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 297 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)"   --->   Operation 297 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 298 [1/1] (1.82ns)   --->   "%ch_2 = add i6 %ch2, 1" [LeNet_wrapper/../hw_library/pool.h:158]   --->   Operation 298 'add' 'ch_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 299 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %5, label %4" [LeNet_wrapper/../hw_library/pool.h:158]   --->   Operation 299 'br' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_11 = zext i6 %ch2 to i64" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 300 'zext' 'tmp_11' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_72 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %ch2, i2 0)" [LeNet_wrapper/../hw_library/pool.h:158]   --->   Operation 301 'bitconcatenate' 'tmp_28' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_72 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_30_cast = zext i8 %tmp_28 to i9" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 302 'zext' 'tmp_30_cast' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_72 : Operation 303 [1/1] (1.82ns)   --->   "%tmp_29 = add i9 %tmp_27, %tmp_30_cast" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 303 'add' 'tmp_29' <Predicate = (!tmp_8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_31_cast = zext i9 %tmp_29 to i64" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 304 'zext' 'tmp_31_cast' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_72 : Operation 305 [1/1] (0.00ns)   --->   "%buf_addr_3 = getelementptr [200 x i32]* %buf, i64 0, i64 %tmp_31_cast" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 305 'getelementptr' 'buf_addr_3' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_72 : Operation 306 [2/2] (2.27ns)   --->   "%buf_load = load i32* %buf_addr_3, align 4" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 306 'load' 'buf_load' <Predicate = (!tmp_8)> <Delay = 2.27> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_72 : Operation 307 [1/1] (0.00ns)   --->   "%acc_addr_3 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 %tmp_11" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 307 'getelementptr' 'acc_addr_3' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_72 : Operation 308 [2/2] (2.32ns)   --->   "%acc_load = load i32* %acc_addr_3, align 4" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 308 'load' 'acc_load' <Predicate = (!tmp_8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>

State 73 <SV = 63> <Delay = 7.76>
ST_73 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str25)" [LeNet_wrapper/../hw_library/pool.h:158]   --->   Operation 309 'specregionbegin' 'tmp_10' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_73 : Operation 310 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/../hw_library/pool.h:159]   --->   Operation 310 'specpipeline' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_73 : Operation 311 [1/2] (2.27ns)   --->   "%buf_load = load i32* %buf_addr_3, align 4" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 311 'load' 'buf_load' <Predicate = (!tmp_8)> <Delay = 2.27> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_73 : Operation 312 [1/2] (2.32ns)   --->   "%acc_load = load i32* %acc_addr_3, align 4" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 312 'load' 'acc_load' <Predicate = (!tmp_8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_73 : Operation 313 [1/1] (2.47ns)   --->   "%tmp_12 = icmp sgt i32 %buf_load, %acc_load" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 313 'icmp' 'tmp_12' <Predicate = (!tmp_8)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 314 [1/1] (0.69ns)   --->   "%tmp_13 = select i1 %tmp_12, i32 %buf_load, i32 %acc_load" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 314 'select' 'tmp_13' <Predicate = (!tmp_8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 315 [1/1] (2.27ns)   --->   "store i32 %tmp_13, i32* %buf_addr_3, align 4" [LeNet_wrapper/../hw_library/pool.h:161]   --->   Operation 315 'store' <Predicate = (!tmp_8)> <Delay = 2.27> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_73 : Operation 316 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_3, align 4" [LeNet_wrapper/../hw_library/pool.h:162]   --->   Operation 316 'store' <Predicate = (!tmp_8)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_73 : Operation 317 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str25, i32 %tmp_10)" [LeNet_wrapper/../hw_library/pool.h:168]   --->   Operation 317 'specregionend' 'empty_18' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_73 : Operation 318 [1/1] (0.00ns)   --->   "br label %.preheader240" [LeNet_wrapper/../hw_library/pool.h:158]   --->   Operation 318 'br' <Predicate = (!tmp_8)> <Delay = 0.00>

State 74 <SV = 63> <Delay = 2.52>
ST_74 : Operation 319 [1/1] (2.52ns)   --->   "%xp_1 = add i31 %xp_mid2, 1" [LeNet_wrapper/../hw_library/pool.h:147]   --->   Operation 319 'add' 'xp_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 320 [1/1] (0.00ns)   --->   "br label %.preheader243" [LeNet_wrapper/../hw_library/pool.h:147]   --->   Operation 320 'br' <Predicate = true> <Delay = 0.00>

State 75 <SV = 60> <Delay = 7.35>
ST_75 : Operation 321 [1/1] (0.00ns)   --->   "%indvar_flatten2 = phi i63 [ %indvar_flatten_next2, %.preheader239 ], [ 0, %.preheader.preheader ]"   --->   Operation 321 'phi' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 322 [1/1] (0.00ns)   --->   "%outpix = phi i31 [ %tmp_4_mid2_v, %.preheader239 ], [ 0, %.preheader.preheader ]" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 322 'phi' 'outpix' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 323 [1/1] (0.00ns)   --->   "%outch = phi i32 [ %outch_1, %.preheader239 ], [ 0, %.preheader.preheader ]"   --->   Operation 323 'phi' 'outch' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 324 [1/1] (2.78ns)   --->   "%exitcond_flatten2 = icmp eq i63 %indvar_flatten2, %bound1" [LeNet_wrapper/../hw_library/pool.h:143]   --->   Operation 324 'icmp' 'exitcond_flatten2' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 325 [1/1] (3.49ns)   --->   "%indvar_flatten_next2 = add i63 %indvar_flatten2, 1"   --->   Operation 325 'add' 'indvar_flatten_next2' <Predicate = true> <Delay = 3.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 326 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten2, label %.preheader245.loopexit, label %.preheader239" [LeNet_wrapper/../hw_library/pool.h:143]   --->   Operation 326 'br' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 327 [1/1] (2.52ns)   --->   "%outpix_1 = add i31 1, %outpix" [LeNet_wrapper/../hw_library/pool.h:172]   --->   Operation 327 'add' 'outpix_1' <Predicate = (!exitcond_flatten2)> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 328 [1/1] (2.47ns)   --->   "%exitcond2 = icmp eq i32 %outch, %IFMCH_curr_loc" [LeNet_wrapper/../hw_library/pool.h:173]   --->   Operation 328 'icmp' 'exitcond2' <Predicate = (!exitcond_flatten2)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 329 [1/1] (0.69ns)   --->   "%outch_mid2 = select i1 %exitcond2, i32 0, i32 %outch" [LeNet_wrapper/../hw_library/pool.h:173]   --->   Operation 329 'select' 'outch_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 330 [1/1] (0.73ns)   --->   "%tmp_4_mid2_v = select i1 %exitcond2, i31 %outpix_1, i31 %outpix" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 330 'select' 'tmp_4_mid2_v' <Predicate = (!exitcond_flatten2)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i31 %tmp_4_mid2_v to i9" [LeNet_wrapper/../hw_library/pool.h:173]   --->   Operation 331 'trunc' 'tmp_24' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_75 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_6 = zext i32 %outch_mid2 to i64" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 332 'zext' 'tmp_6' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_75 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i32 %outch_mid2 to i7" [LeNet_wrapper/../hw_library/pool.h:173]   --->   Operation 333 'trunc' 'tmp_25' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_75 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_27_cast = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_25, i2 0)" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 334 'bitconcatenate' 'tmp_27_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_75 : Operation 335 [1/1] (1.82ns)   --->   "%tmp_26 = add i9 %tmp_27_cast, %tmp_24" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 335 'add' 'tmp_26' <Predicate = (!exitcond_flatten2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_28_cast = zext i9 %tmp_26 to i64" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 336 'zext' 'tmp_28_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_75 : Operation 337 [1/1] (0.00ns)   --->   "%buf_addr_2 = getelementptr [200 x i32]* %buf, i64 0, i64 %tmp_28_cast" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 337 'getelementptr' 'buf_addr_2' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_75 : Operation 338 [2/2] (2.27ns)   --->   "%tmp_V_17 = load i32* %buf_addr_2, align 4" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 338 'load' 'tmp_V_17' <Predicate = (!exitcond_flatten2)> <Delay = 2.27> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_75 : Operation 339 [1/1] (0.00ns)   --->   "%acc_addr_2 = getelementptr inbounds [50 x i32]* %acc, i64 0, i64 %tmp_6" [LeNet_wrapper/../hw_library/pool.h:181]   --->   Operation 339 'getelementptr' 'acc_addr_2' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_75 : Operation 340 [1/1] (2.32ns)   --->   "store i32 -999999, i32* %acc_addr_2, align 4" [LeNet_wrapper/../hw_library/pool.h:181]   --->   Operation 340 'store' <Predicate = (!exitcond_flatten2)> <Delay = 2.32> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_75 : Operation 341 [1/1] (2.55ns)   --->   "%outch_1 = add i32 1, %outch_mid2" [LeNet_wrapper/../hw_library/pool.h:173]   --->   Operation 341 'add' 'outch_1' <Predicate = (!exitcond_flatten2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 61> <Delay = 5.91>
ST_76 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26)" [LeNet_wrapper/../hw_library/pool.h:173]   --->   Operation 342 'specregionbegin' 'tmp_9' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_76 : Operation 343 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [LeNet_wrapper/../hw_library/pool.h:174]   --->   Operation 343 'specpipeline' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_76 : Operation 344 [1/2] (2.27ns)   --->   "%tmp_V_17 = load i32* %buf_addr_2, align 4" [LeNet_wrapper/../hw_library/pool.h:175]   --->   Operation 344 'load' 'tmp_V_17' <Predicate = (!exitcond_flatten2)> <Delay = 2.27> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_76 : Operation 345 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_17)" [LeNet_wrapper/../hw_library/pool.h:177]   --->   Operation 345 'write' <Predicate = (!exitcond_flatten2)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_76 : Operation 346 [1/1] (2.27ns)   --->   "store i32 -999999, i32* %buf_addr_2, align 4" [LeNet_wrapper/../hw_library/pool.h:180]   --->   Operation 346 'store' <Predicate = (!exitcond_flatten2)> <Delay = 2.27> <Core = "RAM_2P_LUTRAM">   --->   Core 41 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_76 : Operation 347 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp_9)" [LeNet_wrapper/../hw_library/pool.h:187]   --->   Operation 347 'specregionend' 'empty_19' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_76 : Operation 348 [1/1] (0.00ns)   --->   "br label %.preheader" [LeNet_wrapper/../hw_library/pool.h:173]   --->   Operation 348 'br' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>

State 77 <SV = 61> <Delay = 0.00>
ST_77 : Operation 349 [1/1] (0.00ns)   --->   "br label %.preheader245"   --->   Operation 349 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/pool.h:72) [9]  (3.63 ns)
	fifo write on port 'out_V_V' (LeNet_wrapper/../hw_library/pool.h:74) [10]  (3.63 ns)

 <State 2>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/pool.h:76) [11]  (3.63 ns)
	fifo write on port 'out_V_V' (LeNet_wrapper/../hw_library/pool.h:78) [12]  (3.63 ns)

 <State 3>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/pool.h:80) [13]  (3.63 ns)
	fifo write on port 'out_V_V' (LeNet_wrapper/../hw_library/pool.h:82) [14]  (3.63 ns)

 <State 4>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/pool.h:84) [15]  (3.63 ns)
	fifo write on port 'out_V_V' (LeNet_wrapper/../hw_library/pool.h:86) [16]  (3.63 ns)

 <State 5>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/pool.h:88) [17]  (3.63 ns)
	fifo write on port 'out_V_V' (LeNet_wrapper/../hw_library/pool.h:90) [18]  (3.63 ns)

 <State 6>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/pool.h:92) [19]  (3.63 ns)
	fifo write on port 'out_V_V' (LeNet_wrapper/../hw_library/pool.h:94) [20]  (3.63 ns)

 <State 7>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/pool.h:96) [21]  (3.63 ns)
	fifo write on port 'out_V_V' (LeNet_wrapper/../hw_library/pool.h:98) [22]  (3.63 ns)

 <State 8>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/pool.h:100) [23]  (3.63 ns)
	fifo write on port 'out_V_V' (LeNet_wrapper/../hw_library/pool.h:102) [24]  (3.63 ns)

 <State 9>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('tmp_5', LeNet_wrapper/../hw_library/pool.h:142) [162]  (2.47 ns)

 <State 10>: 2.28ns
The critical path consists of the following:
	'or' operation ('tmp_7', LeNet_wrapper/../hw_library/pool.h:128) [47]  (0 ns)
	'getelementptr' operation ('buf_addr_1', LeNet_wrapper/../hw_library/pool.h:131) [49]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:131) of constant 4293967297 on array 'buf', LeNet_wrapper/../hw_library/pool.h:124 [57]  (2.28 ns)

 <State 11>: 2.28ns
The critical path consists of the following:
	'or' operation ('tmp_18', LeNet_wrapper/../hw_library/pool.h:128) [50]  (0 ns)
	'getelementptr' operation ('buf_addr_4', LeNet_wrapper/../hw_library/pool.h:131) [52]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:131) of constant 4293967297 on array 'buf', LeNet_wrapper/../hw_library/pool.h:124 [58]  (2.28 ns)

 <State 12>: 2.28ns
The critical path consists of the following:
	'or' operation ('tmp_20', LeNet_wrapper/../hw_library/pool.h:128) [53]  (0 ns)
	'getelementptr' operation ('buf_addr_5', LeNet_wrapper/../hw_library/pool.h:131) [55]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:131) of constant 4293967297 on array 'buf', LeNet_wrapper/../hw_library/pool.h:124 [59]  (2.28 ns)

 <State 13>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_1', LeNet_wrapper/../hw_library/pool.h:137) [64]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [65]  (2.32 ns)

 <State 14>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_5', LeNet_wrapper/../hw_library/pool.h:137) [66]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [67]  (2.32 ns)

 <State 15>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_6', LeNet_wrapper/../hw_library/pool.h:137) [68]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [69]  (2.32 ns)

 <State 16>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_7', LeNet_wrapper/../hw_library/pool.h:137) [70]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [71]  (2.32 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_8', LeNet_wrapper/../hw_library/pool.h:137) [72]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [73]  (2.32 ns)

 <State 18>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_9', LeNet_wrapper/../hw_library/pool.h:137) [74]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [75]  (2.32 ns)

 <State 19>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_10', LeNet_wrapper/../hw_library/pool.h:137) [76]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [77]  (2.32 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_11', LeNet_wrapper/../hw_library/pool.h:137) [78]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [79]  (2.32 ns)

 <State 21>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_12', LeNet_wrapper/../hw_library/pool.h:137) [80]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [81]  (2.32 ns)

 <State 22>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_13', LeNet_wrapper/../hw_library/pool.h:137) [82]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [83]  (2.32 ns)

 <State 23>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_14', LeNet_wrapper/../hw_library/pool.h:137) [84]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [85]  (2.32 ns)

 <State 24>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_15', LeNet_wrapper/../hw_library/pool.h:137) [86]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [87]  (2.32 ns)

 <State 25>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_16', LeNet_wrapper/../hw_library/pool.h:137) [88]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [89]  (2.32 ns)

 <State 26>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_17', LeNet_wrapper/../hw_library/pool.h:137) [90]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [91]  (2.32 ns)

 <State 27>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_18', LeNet_wrapper/../hw_library/pool.h:137) [92]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [93]  (2.32 ns)

 <State 28>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_19', LeNet_wrapper/../hw_library/pool.h:137) [94]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [95]  (2.32 ns)

 <State 29>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_20', LeNet_wrapper/../hw_library/pool.h:137) [96]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [97]  (2.32 ns)

 <State 30>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_21', LeNet_wrapper/../hw_library/pool.h:137) [98]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [99]  (2.32 ns)

 <State 31>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_22', LeNet_wrapper/../hw_library/pool.h:137) [100]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [101]  (2.32 ns)

 <State 32>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_23', LeNet_wrapper/../hw_library/pool.h:137) [102]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [103]  (2.32 ns)

 <State 33>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_24', LeNet_wrapper/../hw_library/pool.h:137) [104]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [105]  (2.32 ns)

 <State 34>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_25', LeNet_wrapper/../hw_library/pool.h:137) [106]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [107]  (2.32 ns)

 <State 35>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_26', LeNet_wrapper/../hw_library/pool.h:137) [108]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [109]  (2.32 ns)

 <State 36>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_27', LeNet_wrapper/../hw_library/pool.h:137) [110]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [111]  (2.32 ns)

 <State 37>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_28', LeNet_wrapper/../hw_library/pool.h:137) [112]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [113]  (2.32 ns)

 <State 38>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_29', LeNet_wrapper/../hw_library/pool.h:137) [114]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [115]  (2.32 ns)

 <State 39>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_30', LeNet_wrapper/../hw_library/pool.h:137) [116]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [117]  (2.32 ns)

 <State 40>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_31', LeNet_wrapper/../hw_library/pool.h:137) [118]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [119]  (2.32 ns)

 <State 41>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_32', LeNet_wrapper/../hw_library/pool.h:137) [120]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [121]  (2.32 ns)

 <State 42>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_33', LeNet_wrapper/../hw_library/pool.h:137) [122]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [123]  (2.32 ns)

 <State 43>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_34', LeNet_wrapper/../hw_library/pool.h:137) [124]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [125]  (2.32 ns)

 <State 44>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_35', LeNet_wrapper/../hw_library/pool.h:137) [126]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [127]  (2.32 ns)

 <State 45>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_36', LeNet_wrapper/../hw_library/pool.h:137) [128]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [129]  (2.32 ns)

 <State 46>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_37', LeNet_wrapper/../hw_library/pool.h:137) [130]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [131]  (2.32 ns)

 <State 47>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_38', LeNet_wrapper/../hw_library/pool.h:137) [132]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [133]  (2.32 ns)

 <State 48>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_39', LeNet_wrapper/../hw_library/pool.h:137) [134]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [135]  (2.32 ns)

 <State 49>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_40', LeNet_wrapper/../hw_library/pool.h:137) [136]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [137]  (2.32 ns)

 <State 50>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_41', LeNet_wrapper/../hw_library/pool.h:137) [138]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [139]  (2.32 ns)

 <State 51>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_42', LeNet_wrapper/../hw_library/pool.h:137) [140]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [141]  (2.32 ns)

 <State 52>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_43', LeNet_wrapper/../hw_library/pool.h:137) [142]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [143]  (2.32 ns)

 <State 53>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_44', LeNet_wrapper/../hw_library/pool.h:137) [144]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [145]  (2.32 ns)

 <State 54>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_45', LeNet_wrapper/../hw_library/pool.h:137) [146]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [147]  (2.32 ns)

 <State 55>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_46', LeNet_wrapper/../hw_library/pool.h:137) [148]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [149]  (2.32 ns)

 <State 56>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_47', LeNet_wrapper/../hw_library/pool.h:137) [150]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [151]  (2.32 ns)

 <State 57>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_48', LeNet_wrapper/../hw_library/pool.h:137) [152]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [153]  (2.32 ns)

 <State 58>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_49', LeNet_wrapper/../hw_library/pool.h:137) [154]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [155]  (2.32 ns)

 <State 59>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_50', LeNet_wrapper/../hw_library/pool.h:137) [156]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [157]  (2.32 ns)

 <State 60>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('acc_addr_51', LeNet_wrapper/../hw_library/pool.h:137) [158]  (0 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:137) of constant 4293967297 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [159]  (2.32 ns)

 <State 61>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp1', LeNet_wrapper/../hw_library/pool.h:195) [165]  (8.51 ns)

 <State 62>: 8.51ns
The critical path consists of the following:
	'mul' operation ('KER_bound', LeNet_wrapper/../hw_library/pool.h:195) [167]  (8.51 ns)

 <State 63>: 2.55ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', LeNet_wrapper/../hw_library/pool.h:199) [170]  (0 ns)
	'add' operation ('i', LeNet_wrapper/../hw_library/pool.h:199) [172]  (2.55 ns)

 <State 64>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/pool.h:201) [177]  (3.63 ns)
	fifo write on port 'out_V_V' (LeNet_wrapper/../hw_library/pool.h:202) [178]  (3.63 ns)

 <State 65>: 0ns
The critical path consists of the following:

 <State 66>: 3.76ns
The critical path consists of the following:
	'icmp' operation ('exitcond_flatten1', LeNet_wrapper/../hw_library/pool.h:76) [196]  (2.79 ns)
	blocking operation 0.978 ns on control path)

 <State 67>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('exitcond_flatten8', LeNet_wrapper/../hw_library/pool.h:143) [204]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 68>: 3.46ns
The critical path consists of the following:
	'icmp' operation ('exitcond_flatten', LeNet_wrapper/../hw_library/pool.h:92) [214]  (2.48 ns)
	blocking operation 0.978 ns on control path)

 <State 69>: 3.63ns
The critical path consists of the following:
	fifo read on port 'in_V_V' (LeNet_wrapper/../hw_library/pool.h:152) [222]  (3.63 ns)

 <State 70>: 7.82ns
The critical path consists of the following:
	'load' operation ('acc_load_1', LeNet_wrapper/../hw_library/pool.h:153) on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [225]  (2.32 ns)
	'icmp' operation ('tmp_16', LeNet_wrapper/../hw_library/pool.h:153) [226]  (2.47 ns)
	'select' operation ('acc_load_1_valIn_V', LeNet_wrapper/../hw_library/pool.h:153) [227]  (0.698 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:153) of variable 'acc_load_1_valIn_V', LeNet_wrapper/../hw_library/pool.h:153 on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [228]  (2.32 ns)

 <State 71>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('ch') with incoming values : ('ch', LeNet_wrapper/../hw_library/pool.h:158) [236]  (1.77 ns)

 <State 72>: 4.1ns
The critical path consists of the following:
	'phi' operation ('ch') with incoming values : ('ch', LeNet_wrapper/../hw_library/pool.h:158) [236]  (0 ns)
	'add' operation ('tmp_29', LeNet_wrapper/../hw_library/pool.h:161) [247]  (1.82 ns)
	'getelementptr' operation ('buf_addr_3', LeNet_wrapper/../hw_library/pool.h:161) [249]  (0 ns)
	'load' operation ('buf_load', LeNet_wrapper/../hw_library/pool.h:161) on array 'buf', LeNet_wrapper/../hw_library/pool.h:124 [250]  (2.28 ns)

 <State 73>: 7.77ns
The critical path consists of the following:
	'load' operation ('acc_load', LeNet_wrapper/../hw_library/pool.h:161) on array 'acc', LeNet_wrapper/../hw_library/pool.h:126 [252]  (2.32 ns)
	'icmp' operation ('tmp_12', LeNet_wrapper/../hw_library/pool.h:161) [253]  (2.47 ns)
	'select' operation ('tmp_13', LeNet_wrapper/../hw_library/pool.h:161) [254]  (0.698 ns)
	'store' operation (LeNet_wrapper/../hw_library/pool.h:161) of variable 'tmp_13', LeNet_wrapper/../hw_library/pool.h:161 on array 'buf', LeNet_wrapper/../hw_library/pool.h:124 [255]  (2.28 ns)

 <State 74>: 2.52ns
The critical path consists of the following:
	'add' operation ('xp', LeNet_wrapper/../hw_library/pool.h:147) [260]  (2.52 ns)

 <State 75>: 7.35ns
The critical path consists of the following:
	'phi' operation ('outpix', LeNet_wrapper/../hw_library/pool.h:175) with incoming values : ('tmp_4_mid2_v', LeNet_wrapper/../hw_library/pool.h:175) [266]  (0 ns)
	'add' operation ('outpix', LeNet_wrapper/../hw_library/pool.h:172) [272]  (2.52 ns)
	'select' operation ('tmp_4_mid2_v', LeNet_wrapper/../hw_library/pool.h:175) [275]  (0.733 ns)
	'add' operation ('tmp_26', LeNet_wrapper/../hw_library/pool.h:175) [282]  (1.82 ns)
	'getelementptr' operation ('buf_addr_2', LeNet_wrapper/../hw_library/pool.h:175) [284]  (0 ns)
	'load' operation ('tmp.V', LeNet_wrapper/../hw_library/pool.h:175) on array 'buf', LeNet_wrapper/../hw_library/pool.h:124 [285]  (2.28 ns)

 <State 76>: 5.91ns
The critical path consists of the following:
	'load' operation ('tmp.V', LeNet_wrapper/../hw_library/pool.h:175) on array 'buf', LeNet_wrapper/../hw_library/pool.h:124 [285]  (2.28 ns)
	fifo write on port 'out_V_V' (LeNet_wrapper/../hw_library/pool.h:177) [286]  (3.63 ns)

 <State 77>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
