{
    "DESIGN_NAME": "xtea",
    "VERILOG_FILES": "dir::src/xtea.v",
    "CLOCK_PORT": "clock",
    "CLOCK_NET": "clock",
    "pdk::sky130A": {
        "SDC_FILE": "dir::src/xtea.sdc",
        "CLOCK_PERIOD": 26.03,
        "FP_CORE_UTIL": 45,
        "SYNTH_MAX_FANOUT": 6,
        "scl::sky130_fd_sc_hs": {
            "FP_CORE_UTIL": 35
        },
        "scl::sky130_fd_sc_ls": {
            "FP_CORE_UTIL": 35
        },
        "scl::sky130_fd_sc_ms": {
            "FP_CORE_UTIL": 35
        }
    }
}