##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for timer_clock_1
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (timer_clock_1:R vs. timer_clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: ADC_Ext_CP_Clk               | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_Ext_CP_Clk(routed)       | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_theACLK                  | N/A                   | Target: 2.67 MHz    | 
Clock: ADC_theACLK(fixed-function)  | N/A                   | Target: 2.67 MHz    | 
Clock: CyBUS_CLK                    | Frequency: 47.57 MHz  | Target: 24.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)    | N/A                   | Target: 24.00 MHz   | 
Clock: CyILO                        | N/A                   | Target: 0.10 MHz    | 
Clock: CyIMO                        | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                    | N/A                   | Target: 48.00 MHz   | 
Clock: \ADC:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 
Clock: timer_clock_1                | Frequency: 62.10 MHz  | Target: 0.20 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock   Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK      CyBUS_CLK      41666.7          20645       N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock_1  timer_clock_1  5e+006           4983897     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name                 Clock to Out  Clock Name:Phase             
------------------------  ------------  ---------------------------  
Can_Enable(0)_PAD         20109         CyBUS_CLK(fixed-function):R  
PELTIER1_Cool(0)_PAD      30335         CyBUS_CLK:R                  
PELTIER1_Heat(0)_PAD      31549         CyBUS_CLK:R                  
PELTIER2_Cool(0)_PAD      32389         CyBUS_CLK:R                  
PELTIER2_Heat(0)_PAD      31995         CyBUS_CLK:R                  
Peltier1_Enable_1(0)_PAD  24254         CyBUS_CLK:R                  
Peltier1_Enable_2(0)_PAD  24935         CyBUS_CLK:R                  
Peltier2_Enable_1(0)_PAD  25399         CyBUS_CLK:R                  
Peltier2_Enable_2(0)_PAD  27383         CyBUS_CLK:R                  
Stepper1_Output(0)_PAD    25558         timer_clock_1:R              
Stepper2_Output(0)_PAD    25079         timer_clock_1:R              
fanPeltier1(0)_PAD        23940         timer_clock_1:R              
fanPeltier2(0)_PAD        23418         timer_clock_1:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 47.57 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TimerPID:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TimerPID:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \TimerPID:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20645p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16791
-------------------------------------   ----- 
End-of-path arrival time (ps)           16791
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\TimerPID:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3651   8361  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   5130  13491  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  13491  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell11   3300  16791  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u2\/ci         datapathcell12      0  16791  20645  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell12      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for timer_clock_1
*******************************************
Clock: timer_clock_1
Frequency: 62.10 MHz | Target: 0.20 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 4983897p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -4230
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11873
-------------------------------------   ----- 
End-of-path arrival time (ps)           11873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  4983897  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  4983897  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  4983897  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   3243   6743  4983897  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11873  4983897  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11873  4983897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell8       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TimerPID:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TimerPID:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \TimerPID:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20645p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16791
-------------------------------------   ----- 
End-of-path arrival time (ps)           16791
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\TimerPID:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3651   8361  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   5130  13491  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  13491  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell11   3300  16791  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u2\/ci         datapathcell12      0  16791  20645  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell12      0      0  RISE       1


5.2::Critical Path Report for (timer_clock_1:R vs. timer_clock_1:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 4983897p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -4230
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11873
-------------------------------------   ----- 
End-of-path arrival time (ps)           11873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  4983897  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  4983897  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  4983897  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   3243   6743  4983897  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11873  4983897  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11873  4983897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell8       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TimerPID:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TimerPID:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \TimerPID:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 20645p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16791
-------------------------------------   ----- 
End-of-path arrival time (ps)           16791
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\TimerPID:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3651   8361  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   5130  13491  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  13491  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell11   3300  16791  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u2\/ci         datapathcell12      0  16791  20645  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell12      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TimerPID:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TimerPID:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \TimerPID:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 23945p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13491
-------------------------------------   ----- 
End-of-path arrival time (ps)           13491
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\TimerPID:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3651   8361  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   5130  13491  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  13491  23945  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell11      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 25720p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11716
-------------------------------------   ----- 
End-of-path arrival time (ps)           11716
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  25720  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  25720  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  25720  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3086   6586  25720  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11716  25720  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11716  25720  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell2       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 25902p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11535
-------------------------------------   ----- 
End-of-path arrival time (ps)           11535
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  25902  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  25902  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  25902  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2905   6405  25902  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  11535  25902  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  11535  25902  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell4       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TimerPID:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TimerPID:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \TimerPID:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27245p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8361
-------------------------------------   ---- 
End-of-path arrival time (ps)           8361
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\TimerPID:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3651   8361  27245  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TimerPID:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TimerPID:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \TimerPID:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27248p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8359
-------------------------------------   ---- 
End-of-path arrival time (ps)           8359
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\TimerPID:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell11   3649   8359  27248  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell11      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TimerPID:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TimerPID:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \TimerPID:TimerUDB:rstSts:stsreg\/clock
Path slack     : 28191p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12976
-------------------------------------   ----- 
End-of-path arrival time (ps)           12976
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\TimerPID:TimerUDB:sT24:timerdp:u0\/z0       datapathcell10    760    760  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell11      0    760  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u1\/z0       datapathcell11   1210   1970  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell12      0   1970  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell12   2740   4710  20645  RISE       1
\TimerPID:TimerUDB:status_tc\/main_1         macrocell11      2604   7314  28191  RISE       1
\TimerPID:TimerUDB:status_tc\/q              macrocell11      3350  10664  28191  RISE       1
\TimerPID:TimerUDB:rstSts:stsreg\/status_0   statusicell7     2312  12976  28191  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimerPID:TimerUDB:rstSts:stsreg\/clock                     statusicell7        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TimerPID:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \TimerPID:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \TimerPID:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28309p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7298
-------------------------------------   ---- 
End-of-path arrival time (ps)           7298
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\TimerPID:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    760    760  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    760  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11   1210   1970  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1970  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   2740   4710  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell12   2588   7298  28309  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell12      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 29020p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6587
-------------------------------------   ---- 
End-of-path arrival time (ps)           6587
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  25720  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  25720  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  25720  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   3087   6587  29020  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 29020p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6586
-------------------------------------   ---- 
End-of-path arrival time (ps)           6586
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  25720  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  25720  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  25720  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3086   6586  29020  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell1       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Peltier1_PWM_Ctrl:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Peltier1_PWM_Ctrl:PWMUDB:genblk8:stsreg\/clock
Path slack     : 29046p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12121
-------------------------------------   ----- 
End-of-path arrival time (ps)           12121
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  25720  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  25720  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  25720  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:status_2\/main_1          macrocell1      2956   6456  29046  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:status_2\/q               macrocell1      3350   9806  29046  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2315  12121  29046  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:genblk8:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Peltier2_PWM_Ctrl:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Peltier2_PWM_Ctrl:PWMUDB:genblk8:stsreg\/clock
Path slack     : 29081p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12086
-------------------------------------   ----- 
End-of-path arrival time (ps)           12086
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  25902  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  25902  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  25902  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:status_2\/main_1          macrocell2      2921   6421  29081  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:status_2\/q               macrocell2      3350   9771  29081  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2315  12086  29081  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:genblk8:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 29202p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6405
-------------------------------------   ---- 
End-of-path arrival time (ps)           6405
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  25902  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  25902  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  25902  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   2905   6405  29202  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell4       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 29202p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6405
-------------------------------------   ---- 
End-of-path arrival time (ps)           6405
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  25902  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  25902  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  25902  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2905   6405  29202  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell3       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TimerPID:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TimerPID:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \TimerPID:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 30771p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4836
-------------------------------------   ---- 
End-of-path arrival time (ps)           4836
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimerPID:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell10       0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TimerPID:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell10    1210   1210  24971  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell12   3626   4836  30771  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u2\/clock                   datapathcell12      0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TimerPID:TimerUDB:sT24:timerdp:u0\/z0
Path End       : Net_11183/main_1
Capture Clock  : Net_11183/clock_0
Path slack     : 30843p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7314
-------------------------------------   ---- 
End-of-path arrival time (ps)           7314
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\TimerPID:TimerUDB:sT24:timerdp:u0\/z0       datapathcell10    760    760  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell11      0    760  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u1\/z0       datapathcell11   1210   1970  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell12      0   1970  20645  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell12   2740   4710  20645  RISE       1
Net_11183/main_1                             macrocell39      2604   7314  30843  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_11183/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\/q
Path End       : \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 31285p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4322
-------------------------------------   ---- 
End-of-path arrival time (ps)           4322
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\/q         macrocell13     1250   1250  28113  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   3072   4322  31285  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell2       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\/q
Path End       : \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 31413p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\/q         macrocell13     1250   1250  28113  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   2943   4193  31413  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell1       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TimerPID:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TimerPID:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \TimerPID:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 31567p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimerPID:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell10       0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TimerPID:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell10    1210   1210  24971  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell11   2830   4040  31567  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u1\/clock                   datapathcell11      0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TimerPID:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \TimerPID:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \TimerPID:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 31571p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimerPID:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell10       0      0  RISE       1

Data path
pin name                                                model name      delay     AT  slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\TimerPID:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell10    1210   1210  24971  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell10   2826   4036  31571  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimerPID:TimerUDB:sT24:timerdp:u0\/clock                   datapathcell10      0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\/q
Path End       : \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 31572p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\/q         macrocell17     1250   1250  28290  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   2785   4035  31572  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/clock              datapathcell4       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\/q
Path End       : \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 31590p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4016
-------------------------------------   ---- 
End-of-path arrival time (ps)           4016
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\/q         macrocell17     1250   1250  28290  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   2766   4016  31590  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell3       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1702/main_1
Capture Clock  : Net_1702/clock_0
Path slack     : 31597p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6560
-------------------------------------   ---- 
End-of-path arrival time (ps)           6560
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  31597  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  31597  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  31597  RISE       1
Net_1702/main_1                                    macrocell16     2810   6560  31597  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1702/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Peltier1_PWM_Ctrl:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Peltier1_PWM_Ctrl:PWMUDB:prevCompare1\/clock_0
Path slack     : 31604p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6552
-------------------------------------   ---- 
End-of-path arrival time (ps)           6552
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  31597  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  31597  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  31597  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:prevCompare1\/main_0     macrocell14     2802   6552  31604  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:prevCompare1\/clock_0             macrocell14         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Peltier1_PWM_Ctrl:PWMUDB:status_0\/main_1
Capture Clock  : \Peltier1_PWM_Ctrl:PWMUDB:status_0\/clock_0
Path slack     : 31604p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6552
-------------------------------------   ---- 
End-of-path arrival time (ps)           6552
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  31597  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  31597  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  31597  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:status_0\/main_1         macrocell15     2802   6552  31604  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:status_0\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Peltier2_PWM_Ctrl:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Peltier2_PWM_Ctrl:PWMUDB:prevCompare1\/clock_0
Path slack     : 32117p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6039
-------------------------------------   ---- 
End-of-path arrival time (ps)           6039
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  32117  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  32117  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  32117  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:prevCompare1\/main_0     macrocell18     2289   6039  32117  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:prevCompare1\/clock_0             macrocell18         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Peltier2_PWM_Ctrl:PWMUDB:status_0\/main_1
Capture Clock  : \Peltier2_PWM_Ctrl:PWMUDB:status_0\/clock_0
Path slack     : 32117p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6039
-------------------------------------   ---- 
End-of-path arrival time (ps)           6039
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  32117  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  32117  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  32117  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:status_0\/main_1         macrocell19     2289   6039  32117  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:status_0\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_10388/main_1
Capture Clock  : Net_10388/clock_0
Path slack     : 32117p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6039
-------------------------------------   ---- 
End-of-path arrival time (ps)           6039
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  32117  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  32117  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  32117  RISE       1
Net_10388/main_1                                   macrocell20     2289   6039  32117  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10388/clock_0                                           macrocell20         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \TimerPID:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_11183/main_0
Capture Clock  : Net_11183/clock_0
Path slack     : 33345p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\TimerPID:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock          controlcell10       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\TimerPID:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell10   1210   1210  24971  RISE       1
Net_11183/main_0                                        macrocell39     3601   4811  33345  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_11183/clock_0                                           macrocell39         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\/q
Path End       : Net_1702/main_0
Capture Clock  : Net_1702/clock_0
Path slack     : 33835p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4321
-------------------------------------   ---- 
End-of-path arrival time (ps)           4321
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\/clock_0           macrocell13         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\/q  macrocell13   1250   1250  28113  RISE       1
Net_1702/main_0                              macrocell16   3071   4321  33835  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1702/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Peltier2_PWM_Ctrl:PWMUDB:status_0\/q
Path End       : \Peltier2_PWM_Ctrl:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Peltier2_PWM_Ctrl:PWMUDB:genblk8:stsreg\/clock
Path slack     : 34346p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6820
-------------------------------------   ---- 
End-of-path arrival time (ps)           6820
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:status_0\/clock_0                 macrocell19         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Peltier2_PWM_Ctrl:PWMUDB:status_0\/q               macrocell19    1250   1250  34346  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:genblk8:stsreg\/status_0  statusicell2   5570   6820  34346  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:genblk8:stsreg\/clock             statusicell2        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\/q
Path End       : Net_10388/main_0
Capture Clock  : Net_10388/clock_0
Path slack     : 34599p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\/clock_0           macrocell17         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\/q  macrocell17   1250   1250  28290  RISE       1
Net_10388/main_0                             macrocell20   2307   3557  34599  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_10388/clock_0                                           macrocell20         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Peltier2_PWM_Ctrl:PWMUDB:prevCompare1\/q
Path End       : \Peltier2_PWM_Ctrl:PWMUDB:status_0\/main_0
Capture Clock  : \Peltier2_PWM_Ctrl:PWMUDB:status_0\/clock_0
Path slack     : 34617p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:prevCompare1\/clock_0             macrocell18         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Peltier2_PWM_Ctrl:PWMUDB:prevCompare1\/q   macrocell18   1250   1250  34617  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:status_0\/main_0  macrocell19   2290   3540  34617  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:status_0\/clock_0                 macrocell19         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Peltier1_PWM_Ctrl:PWMUDB:prevCompare1\/q
Path End       : \Peltier1_PWM_Ctrl:PWMUDB:status_0\/main_0
Capture Clock  : \Peltier1_PWM_Ctrl:PWMUDB:status_0\/clock_0
Path slack     : 34620p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:prevCompare1\/clock_0             macrocell14         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Peltier1_PWM_Ctrl:PWMUDB:prevCompare1\/q   macrocell14   1250   1250  34620  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:status_0\/main_0  macrocell15   2286   3536  34620  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:status_0\/clock_0                 macrocell15         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Peltier1_PWM_Ctrl:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\/clock_0
Path slack     : 34642p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3514
-------------------------------------   ---- 
End-of-path arrival time (ps)           3514
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:genblk1:ctrlreg\/clock            controlcell1        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Peltier1_PWM_Ctrl:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  34642  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\/main_0      macrocell13    2304   3514  34642  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:runmode_enable\/clock_0           macrocell13         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Peltier2_PWM_Ctrl:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\/clock_0
Path slack     : 34646p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3511
-------------------------------------   ---- 
End-of-path arrival time (ps)           3511
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:genblk1:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Peltier2_PWM_Ctrl:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  34646  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\/main_0      macrocell17    2301   3511  34646  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier2_PWM_Ctrl:PWMUDB:runmode_enable\/clock_0           macrocell17         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Peltier1_PWM_Ctrl:PWMUDB:status_0\/q
Path End       : \Peltier1_PWM_Ctrl:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Peltier1_PWM_Ctrl:PWMUDB:genblk8:stsreg\/clock
Path slack     : 37609p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:status_0\/clock_0                 macrocell15         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Peltier1_PWM_Ctrl:PWMUDB:status_0\/q               macrocell15    1250   1250  37609  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2308   3558  37609  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Peltier1_PWM_Ctrl:PWMUDB:genblk8:stsreg\/clock             statusicell1        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 4983897p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -4230
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11873
-------------------------------------   ----- 
End-of-path arrival time (ps)           11873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  4983897  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  4983897  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  4983897  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   3243   6743  4983897  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11873  4983897  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11873  4983897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell8       0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwmFan_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \pwmFan_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4984775p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14725
-------------------------------------   ----- 
End-of-path arrival time (ps)           14725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan_1:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell5       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmFan_1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell5   2290   2290  4984775  RISE       1
\pwmFan_1:PWMUDB:status_2\/main_1          macrocell3      3504   5794  4984775  RISE       1
\pwmFan_1:PWMUDB:status_2\/q               macrocell3      3350   9144  4984775  RISE       1
\pwmFan_1:PWMUDB:genblk8:stsreg\/status_2  statusicell3    5581  14725  4984775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan_1:PWMUDB:genblk8:stsreg\/clock                     statusicell3        0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \pwmStepper_2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \pwmStepper_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4987072p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12428
-------------------------------------   ----- 
End-of-path arrival time (ps)           12428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  4983897  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  4983897  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  4983897  RISE       1
\pwmStepper_2:PWMUDB:status_2\/main_1          macrocell6      3258   6758  4987072  RISE       1
\pwmStepper_2:PWMUDB:status_2\/q               macrocell6      3350  10108  4987072  RISE       1
\pwmStepper_2:PWMUDB:genblk8:stsreg\/status_2  statusicell5    2320  12428  4987072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_2:PWMUDB:genblk8:stsreg\/clock                 statusicell5        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwmFan_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \pwmFan_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 4987188p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6752
-------------------------------------   ---- 
End-of-path arrival time (ps)           6752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan_1:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell5       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmFan_1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell5   2290   2290  4984775  RISE       1
\pwmFan_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell5   4462   6752  4987188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan_1:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell5       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 4987197p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6743
-------------------------------------   ---- 
End-of-path arrival time (ps)           6743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  4983897  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  4983897  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  4983897  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   3243   6743  4987197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 4987221p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6719
-------------------------------------   ---- 
End-of-path arrival time (ps)           6719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  4983897  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  4983897  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  4983897  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell8   3219   6719  4987221  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell8       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmStepper_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwmStepper_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \pwmStepper_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4988942p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10558
-------------------------------------   ----- 
End-of-path arrival time (ps)           10558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_1:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmStepper_1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell6   2290   2290  4988942  RISE       1
\pwmStepper_1:PWMUDB:status_2\/main_1          macrocell5      2597   4887  4988942  RISE       1
\pwmStepper_1:PWMUDB:status_2\/q               macrocell5      3350   8237  4988942  RISE       1
\pwmStepper_1:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2320  10558  4988942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_1:PWMUDB:genblk8:stsreg\/clock                 statusicell4        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwmFan_2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \pwmFan_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4988947p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10553
-------------------------------------   ----- 
End-of-path arrival time (ps)           10553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan_2:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell9       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmFan_2:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell9   2290   2290  4988947  RISE       1
\pwmFan_2:PWMUDB:status_2\/main_1          macrocell7      2598   4888  4988947  RISE       1
\pwmFan_2:PWMUDB:status_2\/q               macrocell7      3350   8238  4988947  RISE       1
\pwmFan_2:PWMUDB:genblk8:stsreg\/status_2  statusicell6    2315  10553  4988947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan_2:PWMUDB:genblk8:stsreg\/clock                     statusicell6        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmStepper_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwmStepper_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \pwmStepper_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 4989069p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4871
-------------------------------------   ---- 
End-of-path arrival time (ps)           4871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_1:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell6       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmStepper_1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell6   2290   2290  4988942  RISE       1
\pwmStepper_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell6   2581   4871  4989069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_1:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell6       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \pwmFan_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \pwmFan_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 4989071p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan_2:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell9       0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmFan_2:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell9   2290   2290  4988947  RISE       1
\pwmFan_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell9   2579   4869  4989071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan_2:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell9       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmStepper_2:PWMUDB:runmode_enable\/q
Path End       : \pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 4989125p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4815
-------------------------------------   ---- 
End-of-path arrival time (ps)           4815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_2:PWMUDB:runmode_enable\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmStepper_2:PWMUDB:runmode_enable\/q         macrocell30     1250   1250  4985825  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell7   3565   4815  4989125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmStepper_2:PWMUDB:runmode_enable\/q
Path End       : \pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 4989315p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4625
-------------------------------------   ---- 
End-of-path arrival time (ps)           4625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_2:PWMUDB:runmode_enable\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmStepper_2:PWMUDB:runmode_enable\/q         macrocell30     1250   1250  4985825  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell8   3375   4625  4989315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell8       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : Net_12647/main_1
Capture Clock  : Net_12647/clock_0
Path slack     : 4989757p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6733
-------------------------------------   ---- 
End-of-path arrival time (ps)           6733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/z0       datapathcell7    760    760  4983897  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/z0i      datapathcell8      0    760  4983897  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/z0_comb  datapathcell8   2740   3500  4983897  RISE       1
Net_12647/main_1                             macrocell34     3233   6733  4989757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_12647/clock_0                                          macrocell34         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan_2:PWMUDB:runmode_enable\/q
Path End       : \pwmFan_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \pwmFan_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 4990071p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan_2:PWMUDB:runmode_enable\/clock_0                   macrocell35         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmFan_2:PWMUDB:runmode_enable\/q        macrocell35     1250   1250  4989979  RISE       1
\pwmFan_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell9   2619   3869  4990071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan_2:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell9       0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan_1:PWMUDB:runmode_enable\/q
Path End       : \pwmFan_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \pwmFan_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 4990076p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan_1:PWMUDB:runmode_enable\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                                  model name     delay     AT    slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmFan_1:PWMUDB:runmode_enable\/q        macrocell21     1250   1250  4986716  RISE       1
\pwmFan_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell5   2614   3864  4990076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan_1:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell5       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmStepper_1:PWMUDB:runmode_enable\/q
Path End       : \pwmStepper_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \pwmStepper_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 4990084p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -6060
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_1:PWMUDB:runmode_enable\/clock_0               macrocell25         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmStepper_1:PWMUDB:runmode_enable\/q        macrocell25     1250   1250  4989983  RISE       1
\pwmStepper_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell6   2606   3856  4990084  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_1:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell6       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_6293/main_1
Capture Clock  : Net_6293/clock_0
Path slack     : 4990126p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6364
-------------------------------------   ---- 
End-of-path arrival time (ps)           6364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  4990126  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  4990126  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  4990126  RISE       1
Net_6293/main_1                               macrocell33     2614   6364  4990126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_6293/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \pwmStepper_2:PWMUDB:prevCompare1\/main_0
Capture Clock  : \pwmStepper_2:PWMUDB:prevCompare1\/clock_0
Path slack     : 4990136p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6354
-------------------------------------   ---- 
End-of-path arrival time (ps)           6354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  4990126  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  4990126  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  4990126  RISE       1
\pwmStepper_2:PWMUDB:prevCompare1\/main_0     macrocell31     2604   6354  4990136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_2:PWMUDB:prevCompare1\/clock_0                 macrocell31         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \pwmStepper_2:PWMUDB:status_0\/main_1
Capture Clock  : \pwmStepper_2:PWMUDB:status_0\/clock_0
Path slack     : 4990136p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6354
-------------------------------------   ---- 
End-of-path arrival time (ps)           6354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmStepper_2:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  4990126  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  4990126  RISE       1
\pwmStepper_2:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  4990126  RISE       1
\pwmStepper_2:PWMUDB:status_0\/main_1         macrocell32     2604   6354  4990136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_2:PWMUDB:status_0\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \pwmFan_2:PWMUDB:prevCompare1\/main_0
Capture Clock  : \pwmFan_2:PWMUDB:prevCompare1\/clock_0
Path slack     : 4991373p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5117
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan_2:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell9       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmFan_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell9   2510   2510  4991373  RISE       1
\pwmFan_2:PWMUDB:prevCompare1\/main_0    macrocell36     2607   5117  4991373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan_2:PWMUDB:prevCompare1\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_6281/main_1
Capture Clock  : Net_6281/clock_0
Path slack     : 4991373p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5117
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan_2:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell9       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmFan_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell9   2510   2510  4991373  RISE       1
Net_6281/main_1                          macrocell38     2607   5117  4991373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_6281/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \pwmFan_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \pwmFan_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 4991379p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5111
-------------------------------------   ---- 
End-of-path arrival time (ps)           5111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan_1:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmFan_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  4991379  RISE       1
\pwmFan_1:PWMUDB:prevCompare1\/main_0    macrocell22     2601   5111  4991379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan_1:PWMUDB:prevCompare1\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_3597/main_1
Capture Clock  : Net_3597/clock_0
Path slack     : 4991379p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5111
-------------------------------------   ---- 
End-of-path arrival time (ps)           5111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan_1:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmFan_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  4991379  RISE       1
Net_3597/main_1                          macrocell24     2601   5111  4991379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3597/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmStepper_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1600/main_1
Capture Clock  : Net_1600/clock_0
Path slack     : 4991380p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5110
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_1:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmStepper_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  4991380  RISE       1
Net_1600/main_1                              macrocell28     2600   5110  4991380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1600/clock_0                                           macrocell28         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \pwmFan_2:PWMUDB:status_0\/main_1
Capture Clock  : \pwmFan_2:PWMUDB:status_0\/clock_0
Path slack     : 4991387p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5103
-------------------------------------   ---- 
End-of-path arrival time (ps)           5103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan_2:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell9       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmFan_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell9   2510   2510  4991373  RISE       1
\pwmFan_2:PWMUDB:status_0\/main_1        macrocell37     2593   5103  4991387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan_2:PWMUDB:status_0\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \pwmFan_1:PWMUDB:status_0\/main_1
Capture Clock  : \pwmFan_1:PWMUDB:status_0\/clock_0
Path slack     : 4991388p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5102
-------------------------------------   ---- 
End-of-path arrival time (ps)           5102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan_1:PWMUDB:sP8:pwmdp:u0\/clock                       datapathcell5       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmFan_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell5   2510   2510  4991379  RISE       1
\pwmFan_1:PWMUDB:status_0\/main_1        macrocell23     2592   5102  4991388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan_1:PWMUDB:status_0\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmStepper_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \pwmStepper_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \pwmStepper_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 4991389p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5101
-------------------------------------   ---- 
End-of-path arrival time (ps)           5101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_1:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmStepper_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  4991380  RISE       1
\pwmStepper_1:PWMUDB:prevCompare1\/main_0    macrocell26     2591   5101  4991389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_1:PWMUDB:prevCompare1\/clock_0                 macrocell26         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmStepper_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \pwmStepper_1:PWMUDB:status_0\/main_1
Capture Clock  : \pwmStepper_1:PWMUDB:status_0\/clock_0
Path slack     : 4991389p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5101
-------------------------------------   ---- 
End-of-path arrival time (ps)           5101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_1:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmStepper_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  4991380  RISE       1
\pwmStepper_1:PWMUDB:status_0\/main_1        macrocell27     2591   5101  4991389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_1:PWMUDB:status_0\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmStepper_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : Net_12646/main_1
Capture Clock  : Net_12646/clock_0
Path slack     : 4991603p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4887
-------------------------------------   ---- 
End-of-path arrival time (ps)           4887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_1:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell6       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\pwmStepper_1:PWMUDB:sP8:pwmdp:u0\/z0_comb  datapathcell6   2290   2290  4988942  RISE       1
Net_12646/main_1                            macrocell29     2597   4887  4991603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_12646/clock_0                                          macrocell29         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmStepper_2:PWMUDB:runmode_enable\/q
Path End       : Net_12647/main_0
Capture Clock  : Net_12647/clock_0
Path slack     : 4991680p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4810
-------------------------------------   ---- 
End-of-path arrival time (ps)           4810
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_2:PWMUDB:runmode_enable\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\pwmStepper_2:PWMUDB:runmode_enable\/q  macrocell30   1250   1250  4985825  RISE       1
Net_12647/main_0                        macrocell34   3560   4810  4991680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_12647/clock_0                                          macrocell34         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmStepper_2:PWMUDB:runmode_enable\/q
Path End       : Net_6293/main_0
Capture Clock  : Net_6293/clock_0
Path slack     : 4991690p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_2:PWMUDB:runmode_enable\/clock_0               macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\pwmStepper_2:PWMUDB:runmode_enable\/q  macrocell30   1250   1250  4985825  RISE       1
Net_6293/main_0                         macrocell33   3550   4800  4991690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_6293/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan_2:PWMUDB:runmode_enable\/q
Path End       : Net_6281/main_0
Capture Clock  : Net_6281/clock_0
Path slack     : 4992634p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan_2:PWMUDB:runmode_enable\/clock_0                   macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\pwmFan_2:PWMUDB:runmode_enable\/q  macrocell35   1250   1250  4989979  RISE       1
Net_6281/main_0                     macrocell38   2606   3856  4992634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_6281/clock_0                                           macrocell38         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan_1:PWMUDB:runmode_enable\/q
Path End       : Net_3597/main_0
Capture Clock  : Net_3597/clock_0
Path slack     : 4992638p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3852
-------------------------------------   ---- 
End-of-path arrival time (ps)           3852
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan_1:PWMUDB:runmode_enable\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\pwmFan_1:PWMUDB:runmode_enable\/q  macrocell21   1250   1250  4986716  RISE       1
Net_3597/main_0                     macrocell24   2602   3852  4992638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3597/clock_0                                           macrocell24         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmStepper_1:PWMUDB:runmode_enable\/q
Path End       : Net_1600/main_0
Capture Clock  : Net_1600/clock_0
Path slack     : 4992643p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_1:PWMUDB:runmode_enable\/clock_0               macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\pwmStepper_1:PWMUDB:runmode_enable\/q  macrocell25   1250   1250  4989983  RISE       1
Net_1600/main_0                         macrocell28   2597   3847  4992643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_1600/clock_0                                           macrocell28         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmStepper_1:PWMUDB:runmode_enable\/q
Path End       : Net_12646/main_0
Capture Clock  : Net_12646/clock_0
Path slack     : 4992643p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_1:PWMUDB:runmode_enable\/clock_0               macrocell25         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\pwmStepper_1:PWMUDB:runmode_enable\/q  macrocell25   1250   1250  4989983  RISE       1
Net_12646/main_0                        macrocell29   2597   3847  4992643  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_12646/clock_0                                          macrocell29         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \pwmFan_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \pwmFan_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 4992931p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan_1:PWMUDB:genblk1:ctrlreg\/clock                    controlcell3        0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
\pwmFan_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  4992931  RISE       1
\pwmFan_1:PWMUDB:runmode_enable\/main_0      macrocell21    2349   3559  4992931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan_1:PWMUDB:runmode_enable\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmStepper_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \pwmStepper_2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \pwmStepper_2:PWMUDB:runmode_enable\/clock_0
Path slack     : 4992940p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_2:PWMUDB:genblk1:ctrlreg\/clock                controlcell6        0      0  RISE       1

Data path
pin name                                         model name    delay     AT    slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -------  ----  ------
\pwmStepper_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell6   1210   1210  4992940  RISE       1
\pwmStepper_2:PWMUDB:runmode_enable\/main_0      macrocell30    2340   3550  4992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_2:PWMUDB:runmode_enable\/clock_0               macrocell30         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan_1:PWMUDB:prevCompare1\/q
Path End       : \pwmFan_1:PWMUDB:status_0\/main_0
Capture Clock  : \pwmFan_1:PWMUDB:status_0\/clock_0
Path slack     : 4992943p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan_1:PWMUDB:prevCompare1\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\pwmFan_1:PWMUDB:prevCompare1\/q   macrocell22   1250   1250  4992943  RISE       1
\pwmFan_1:PWMUDB:status_0\/main_0  macrocell23   2297   3547  4992943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan_1:PWMUDB:status_0\/clock_0                         macrocell23         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmStepper_2:PWMUDB:prevCompare1\/q
Path End       : \pwmStepper_2:PWMUDB:status_0\/main_0
Capture Clock  : \pwmStepper_2:PWMUDB:status_0\/clock_0
Path slack     : 4992945p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_2:PWMUDB:prevCompare1\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\pwmStepper_2:PWMUDB:prevCompare1\/q   macrocell31   1250   1250  4992945  RISE       1
\pwmStepper_2:PWMUDB:status_0\/main_0  macrocell32   2295   3545  4992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_2:PWMUDB:status_0\/clock_0                     macrocell32         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmStepper_1:PWMUDB:prevCompare1\/q
Path End       : \pwmStepper_1:PWMUDB:status_0\/main_0
Capture Clock  : \pwmStepper_1:PWMUDB:status_0\/clock_0
Path slack     : 4992950p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_1:PWMUDB:prevCompare1\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\pwmStepper_1:PWMUDB:prevCompare1\/q   macrocell26   1250   1250  4992950  RISE       1
\pwmStepper_1:PWMUDB:status_0\/main_0  macrocell27   2290   3540  4992950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_1:PWMUDB:status_0\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan_2:PWMUDB:prevCompare1\/q
Path End       : \pwmFan_2:PWMUDB:status_0\/main_0
Capture Clock  : \pwmFan_2:PWMUDB:status_0\/clock_0
Path slack     : 4992951p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan_2:PWMUDB:prevCompare1\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\pwmFan_2:PWMUDB:prevCompare1\/q   macrocell36   1250   1250  4992951  RISE       1
\pwmFan_2:PWMUDB:status_0\/main_0  macrocell37   2289   3539  4992951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan_2:PWMUDB:status_0\/clock_0                         macrocell37         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmStepper_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \pwmStepper_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \pwmStepper_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 4992954p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_1:PWMUDB:genblk1:ctrlreg\/clock                controlcell5        0      0  RISE       1

Data path
pin name                                         model name    delay     AT    slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -------  ----  ------
\pwmStepper_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   1210   1210  4992954  RISE       1
\pwmStepper_1:PWMUDB:runmode_enable\/main_0      macrocell25    2326   3536  4992954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_1:PWMUDB:runmode_enable\/clock_0               macrocell25         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \pwmFan_2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \pwmFan_2:PWMUDB:runmode_enable\/clock_0
Path slack     : 4992957p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3533
-------------------------------------   ---- 
End-of-path arrival time (ps)           3533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan_2:PWMUDB:genblk1:ctrlreg\/clock                    controlcell7        0      0  RISE       1

Data path
pin name                                     model name    delay     AT    slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -------  ----  ------
\pwmFan_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell7   1210   1210  4992957  RISE       1
\pwmFan_2:PWMUDB:runmode_enable\/main_0      macrocell35    2323   3533  4992957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan_2:PWMUDB:runmode_enable\/clock_0                   macrocell35         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmStepper_1:PWMUDB:status_0\/q
Path End       : \pwmStepper_1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \pwmStepper_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4994045p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5455
-------------------------------------   ---- 
End-of-path arrival time (ps)           5455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_1:PWMUDB:status_0\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\pwmStepper_1:PWMUDB:status_0\/q               macrocell27    1250   1250  4994045  RISE       1
\pwmStepper_1:PWMUDB:genblk8:stsreg\/status_0  statusicell4   4205   5455  4994045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_1:PWMUDB:genblk8:stsreg\/clock                 statusicell4        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan_1:PWMUDB:status_0\/q
Path End       : \pwmFan_1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \pwmFan_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4995927p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan_1:PWMUDB:status_0\/clock_0                         macrocell23         0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\pwmFan_1:PWMUDB:status_0\/q               macrocell23    1250   1250  4995927  RISE       1
\pwmFan_1:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2323   3573  4995927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan_1:PWMUDB:genblk8:stsreg\/clock                     statusicell3        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmStepper_2:PWMUDB:status_0\/q
Path End       : \pwmStepper_2:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \pwmStepper_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4995927p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_2:PWMUDB:status_0\/clock_0                     macrocell32         0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\pwmStepper_2:PWMUDB:status_0\/q               macrocell32    1250   1250  4995927  RISE       1
\pwmStepper_2:PWMUDB:genblk8:stsreg\/status_0  statusicell5   2323   3573  4995927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmStepper_2:PWMUDB:genblk8:stsreg\/clock                 statusicell5        0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \pwmFan_2:PWMUDB:status_0\/q
Path End       : \pwmFan_2:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \pwmFan_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 4995954p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (timer_clock_1:R#1 vs. timer_clock_1:R#2)   5000000
- Setup time                                                  -500
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             4999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan_2:PWMUDB:status_0\/clock_0                         macrocell37         0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\pwmFan_2:PWMUDB:status_0\/q               macrocell37    1250   1250  4995954  RISE       1
\pwmFan_2:PWMUDB:genblk8:stsreg\/status_0  statusicell6   2296   3546  4995954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\pwmFan_2:PWMUDB:genblk8:stsreg\/clock                     statusicell6        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

