{
  super(job,dinfo,glm);
  _iter=iter;
  _beta=beta;
  _ymu=ymu;
  _reg=reg;
}
