// Seed: 348418448
module module_0 (
    input  tri1  id_0,
    output tri   id_1,
    input  tri0  id_2,
    output tri1  id_3,
    input  tri1  id_4,
    output wire  id_5,
    output uwire id_6,
    input  wor   id_7,
    input  wire  id_8,
    input  wand  id_9
);
  wire id_11;
  wire id_12, id_13;
  supply0 id_14;
  localparam id_15 = 1;
  assign id_6 = id_9;
  wand  id_16 = -1 - -1, id_17;
  wire  id_18;
  uwire id_19 = 1'd0;
  assign module_1.type_5 = 0;
  assign id_15 = -1;
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    id_14,
    input tri0 id_2,
    output tri id_3,
    output wor id_4,
    input supply0 id_5,
    input supply1 id_6,
    input tri1 id_7,
    output tri1 id_8,
    input tri1 id_9,
    input wor id_10,
    output tri id_11,
    output wor id_12
);
  parameter id_15 = "";
  assign id_1 = id_10;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_9,
      id_4,
      id_9,
      id_4,
      id_0,
      id_5,
      id_10,
      id_5
  );
  wire id_16, id_17;
  assign id_8 = -1;
  parameter id_18 = -1;
  wire id_19, id_20;
  wire id_21;
  assign id_18 = 1;
  reg  id_22;
  wand id_23;
  assign id_1 = id_2;
  always begin : LABEL_0
    begin : LABEL_0
      id_14 <= id_22;
    end
    id_3 = 1'b0;
    {id_23} = id_6;
  end
  wire id_24;
endmodule
