<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_jtag_dc_streaming_191/sim/altera_avalon_st_jtag_interface.v"
   type="VERILOG"
   library="altera_jtag_dc_streaming_191" />
 <file
   path="altera_jtag_dc_streaming_191/sim/altera_jtag_dc_streaming.v"
   type="VERILOG"
   library="altera_jtag_dc_streaming_191" />
 <file
   path="altera_jtag_dc_streaming_191/sim/altera_jtag_sld_node.v"
   type="VERILOG"
   library="altera_jtag_dc_streaming_191" />
 <file
   path="altera_jtag_dc_streaming_191/sim/altera_jtag_streaming.v"
   type="VERILOG"
   library="altera_jtag_dc_streaming_191" />
 <file
   path="altera_jtag_dc_streaming_191/sim/altera_avalon_st_clock_crosser.v"
   type="VERILOG"
   library="altera_jtag_dc_streaming_191" />
 <file
   path="altera_jtag_dc_streaming_191/sim/altera_reset_synchronizer.v"
   type="VERILOG"
   library="altera_jtag_dc_streaming_191" />
 <file
   path="altera_jtag_dc_streaming_191/sim/altera_std_synchronizer_nocut.v"
   type="VERILOG"
   library="altera_jtag_dc_streaming_191" />
 <file
   path="altera_jtag_dc_streaming_191/sim/altera_avalon_st_pipeline_base.v"
   type="VERILOG"
   library="altera_jtag_dc_streaming_191" />
 <file
   path="altera_jtag_dc_streaming_191/sim/altera_avalon_st_idle_remover.v"
   type="VERILOG"
   library="altera_jtag_dc_streaming_191" />
 <file
   path="altera_jtag_dc_streaming_191/sim/altera_avalon_st_idle_inserter.v"
   type="VERILOG"
   library="altera_jtag_dc_streaming_191" />
 <file
   path="altera_jtag_dc_streaming_191/sim/altera_avalon_st_pipeline_stage.sv"
   type="SYSTEM_VERILOG"
   library="altera_jtag_dc_streaming_191" />
 <file
   path="altera_jtag_dc_streaming_191/sim/altera_avalon_st_jtag_interface.sdc"
   type="SDC_ENTITY"
   library="altera_jtag_dc_streaming_191" />
 <file
   path="timing_adapter_1950/sim/ed_sim_emif_io96b_lpddr4_0_timing_adapter_1950_bbjt6kq.sv"
   type="SYSTEM_VERILOG"
   library="timing_adapter_1950" />
 <file
   path="altera_avalon_sc_fifo_1932/sim/ed_sim_emif_io96b_lpddr4_0_altera_avalon_sc_fifo_1932_onpcouq.v"
   type="VERILOG"
   library="altera_avalon_sc_fifo_1932" />
 <file
   path="altera_avalon_st_bytes_to_packets_1922/sim/altera_avalon_st_bytes_to_packets.v"
   type="VERILOG"
   library="altera_avalon_st_bytes_to_packets_1922" />
 <file
   path="altera_avalon_st_packets_to_bytes_1922/sim/altera_avalon_st_packets_to_bytes.v"
   type="VERILOG"
   library="altera_avalon_st_packets_to_bytes_1922" />
 <file
   path="altera_avalon_packets_to_master_1922/sim/altera_avalon_packets_to_master.v"
   type="VERILOG"
   library="altera_avalon_packets_to_master_1922" />
 <file
   path="channel_adapter_1922/sim/ed_sim_emif_io96b_lpddr4_0_channel_adapter_1922_rd56ufy.sv"
   type="SYSTEM_VERILOG"
   library="channel_adapter_1922" />
 <file
   path="channel_adapter_1922/sim/ed_sim_emif_io96b_lpddr4_0_channel_adapter_1922_5vp3d5a.sv"
   type="SYSTEM_VERILOG"
   library="channel_adapter_1922" />
 <file
   path="altera_reset_controller_1924/sim/altera_reset_controller.v"
   type="VERILOG"
   library="altera_reset_controller_1924" />
 <file
   path="altera_reset_controller_1924/sim/altera_reset_synchronizer.v"
   type="VERILOG"
   library="altera_reset_controller_1924" />
 <file
   path="altera_reset_controller_1924/sim/altera_reset_controller.sdc"
   type="SDC_ENTITY"
   library="altera_reset_controller_1924" />
 <file
   path="alt_mem_if_jtag_master_191/sim/ed_sim_emif_io96b_lpddr4_0_alt_mem_if_jtag_master_191_2xbfrbi.v"
   type="VERILOG"
   library="alt_mem_if_jtag_master_191"
   hasInlineConfiguration="true" />
 <file
   path="emif_io96b_cal_200/sim/ed_sim_emif_io96b_lpddr4_0_emif_io96b_cal_alt_mem_if_jtag_master_200_6eqlegy.v"
   type="VERILOG"
   library="emif_io96b_cal_200"
   hasInlineConfiguration="true" />
 <file
   path="emif_io96b_cal_200/sim/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_atom_attr_fa_c2p_ssm.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_atom_attr_fa_p2c_ssm.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_atom_attr_iossm.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_atom_attr_seq.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/iossm_cal_boot.hex"
   type="HEX"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/iossm_cal.hex"
   type="HEX"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/ed_sim_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/ed_sim_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/ed_sim_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_top.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/ed_sim_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_atom_inst_iossm.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/ed_sim_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_atom_inst_seq.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/ed_sim_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_atom_inst_fa.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/ed_sim_emif_io96b_lpddr4_0_emif_io96b_cal_200_pi6yw4q_cal_arch_fp_atom_inst_comp.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/altera_emif_cal_gearbox.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/altera_emif_cal_gearbox_bidir.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_axi_translator_1931_d46vvwa.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/altera_reset_controller.v"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/altera_avalon_st_bytes_to_packets.v"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/altera_avalon_packets_to_master.v"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_axi_master_ni_1962_2kryw2a.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/altera_merlin_reorder_memory.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_7ekoqry.v"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_traffic_limiter_1921_bk6lvda.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_channel_adapter_1921_fkajlia.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_multiplexer_1922_jy53pgi.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_multiplexer_1922_ctb2miq.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_multiplexer_1922_7b7u3ni.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_multiplexer_1922_252f2xa.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/rd_pri_mux_cwyib4q.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/rd_comp_sel_kt2puei.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_channel_adapter_1921_5wnzrci.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_avalon_st_pipeline_stage_1930_bv2ucky.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/altera_avalon_st_packets_to_bytes.v"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/wr_sipo_plus_kt2puei.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/wr_response_mem_kt2puei.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/wr_comp_sel_kt2puei.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/rd_response_mem_kt2puei.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/wr_sipo_plus_cwyib4q.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/wr_comp_sel_cwyib4q.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/rd_sipo_plus_kt2puei.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/rd_sipo_plus_cwyib4q.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_vnonqiy.v"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_alj3kza.v"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_ysgnmwa.v"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/compare_eq.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/wr_response_mem_cwyib4q.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/rd_response_mem_cwyib4q.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/rd_pri_mux_kt2puei.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/rd_comp_sel_cwyib4q.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1971_o34766q.v"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_1971_kt2puei.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_1971_cwyib4q.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/wr_pri_mux_kt2puei.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/wr_pri_mux_cwyib4q.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_h6wexfa.v"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1971_cgpn6xq.v"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_avalon_sc_fifo_1931_fzgstwy.v"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_width_adapter_1933_2qdsena.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_master_agent_1921_2inlndi.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_demultiplexer_1921_rcor4va.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_demultiplexer_1921_ekcygpi.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_demultiplexer_1921_c2mlp5i.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_width_adapter_1933_sqfzewq.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1931_glj62si.v"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/altera_merlin_burst_adapter_uncmpr.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/altera_merlin_burst_adapter_new.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_burst_adapter_1931_hbsisni.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/altera_wrap_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/altera_merlin_burst_adapter_13_1.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/altera_incr_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/altera_default_burst_converter.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_timing_adapter_1940_5ju4ddy.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/intel_axi4lite_injector_dcfifo_s.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/intel_axi4lite_injector_util.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/intel_axi4lite_injector_ph2.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_intel_axi4lite_injector_100_2yowc3a.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_hs_clk_xer_1940_hvja46q.v"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_hs_clk_xer_1940_4s7hdhy.v"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_mm_interconnect_1920_jmzr6ly.v"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_mm_interconnect_1920_5sovoyi.v"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_master_translator_192_lykd4la.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/altera_std_synchronizer_nocut.v"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/altera_reset_synchronizer.v"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/altera_avalon_st_clock_crosser.v"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_router_1921_vbaxzva.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_router_1921_nxsnrbi.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_router_1921_irryw4q.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_router_1921_wqohhgi.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_router_1921_4ytgf2y.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_cal_200/sim/interconnect/ed_synth_dut_altera_merlin_router_1921_2jqun3q.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_cal_200">
  <include path="emif_io96b_cal_200/sim/cal_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_lpddr4_200/sim/ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_emif_io96b_cal_200_ogvmehq.v"
   type="VERILOG"
   library="emif_io96b_lpddr4_200"
   hasInlineConfiguration="true" />
 <file
   path="emif_io96b_lpddr4_200/sim/ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_lpddr4_200">
  <include path="emif_io96b_lpddr4_200/sim/emif_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_lpddr4_200/sim/altera_std_synchronizer_nocut.v"
   type="SYSTEM_VERILOG"
   library="emif_io96b_lpddr4_200">
  <include path="emif_io96b_lpddr4_200/sim/emif_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_lpddr4_200/sim/emif_io96b_lib.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_lpddr4_200">
  <include path="emif_io96b_lpddr4_200/sim/emif_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_lpddr4_200/sim/emif_io96b_clk_div.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_lpddr4_200">
  <include path="emif_io96b_lpddr4_200/sim/emif_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_lpddr4_200/sim/ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_jedec_params.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_lpddr4_200">
  <include path="emif_io96b_lpddr4_200/sim/emif_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_pin_locations.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_lpddr4_200">
  <include path="emif_io96b_lpddr4_200/sim/emif_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_byte.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_lpddr4_200">
  <include path="emif_io96b_lpddr4_200/sim/emif_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_byte_ctrl.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_lpddr4_200">
  <include path="emif_io96b_lpddr4_200/sim/emif_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_cpa.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_lpddr4_200">
  <include path="emif_io96b_lpddr4_200/sim/emif_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_fa_c2p_hmc.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_lpddr4_200">
  <include path="emif_io96b_lpddr4_200/sim/emif_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_fa_p2c_hmc.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_lpddr4_200">
  <include path="emif_io96b_lpddr4_200/sim/emif_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_fa_c2p_lane.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_lpddr4_200">
  <include path="emif_io96b_lpddr4_200/sim/emif_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_fa_p2c_lane.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_lpddr4_200">
  <include path="emif_io96b_lpddr4_200/sim/emif_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_fa_noc.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_lpddr4_200">
  <include path="emif_io96b_lpddr4_200/sim/emif_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_hmc_wide.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_lpddr4_200">
  <include path="emif_io96b_lpddr4_200/sim/emif_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_hmc_slim.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_lpddr4_200">
  <include path="emif_io96b_lpddr4_200/sim/emif_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_pa.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_lpddr4_200">
  <include path="emif_io96b_lpddr4_200/sim/emif_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_pll.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_lpddr4_200">
  <include path="emif_io96b_lpddr4_200/sim/emif_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_attr_bufs_mem.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_lpddr4_200">
  <include path="emif_io96b_lpddr4_200/sim/emif_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_lpddr4_200/sim/io96b_0/ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_mc_wide_seq_pt_sim.hex"
   type="HEX"
   library="emif_io96b_lpddr4_200">
  <include path="emif_io96b_lpddr4_200/sim/emif_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_lpddr4_200/sim/io96b_0/ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_mc_wide_seq_pt_sim.txt"
   type="OTHER"
   library="emif_io96b_lpddr4_200">
  <include path="emif_io96b_lpddr4_200/sim/emif_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_bufs_mem.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_lpddr4_200">
  <include path="emif_io96b_lpddr4_200/sim/emif_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_byte.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_lpddr4_200">
  <include path="emif_io96b_lpddr4_200/sim/emif_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_byte_ctrl.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_lpddr4_200">
  <include path="emif_io96b_lpddr4_200/sim/emif_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_cpa.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_lpddr4_200">
  <include path="emif_io96b_lpddr4_200/sim/emif_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_noc.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_lpddr4_200">
  <include path="emif_io96b_lpddr4_200/sim/emif_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_hmc_wide.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_lpddr4_200">
  <include path="emif_io96b_lpddr4_200/sim/emif_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_hmc_slim.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_lpddr4_200">
  <include path="emif_io96b_lpddr4_200/sim/emif_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_pa.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_lpddr4_200">
  <include path="emif_io96b_lpddr4_200/sim/emif_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_pll.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_lpddr4_200">
  <include path="emif_io96b_lpddr4_200/sim/emif_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_reftree.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_lpddr4_200">
  <include path="emif_io96b_lpddr4_200/sim/emif_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_hmc.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_lpddr4_200">
  <include path="emif_io96b_lpddr4_200/sim/emif_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_atom_inst_fa_lane.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_lpddr4_200">
  <include path="emif_io96b_lpddr4_200/sim/emif_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_fbr_axi_adapter_wide.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_lpddr4_200">
  <include path="emif_io96b_lpddr4_200/sim/emif_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_fbr_axi_adapter_slim.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_lpddr4_200">
  <include path="emif_io96b_lpddr4_200/sim/emif_io96b_interface.svh" />
 </file>
 <file
   path="emif_io96b_lpddr4_200/sim/io96b_0/io0_ed_sim_emif_io96b_lpddr4_0_emif_io96b_lpddr4_200_hyctmiq_io96b_top.sv"
   type="SYSTEM_VERILOG"
   library="emif_io96b_lpddr4_200">
  <include path="emif_io96b_lpddr4_200/sim/emif_io96b_interface.svh" />
 </file>
 <file
   path="sim/ed_sim_emif_io96b_lpddr4_0.v"
   type="VERILOG"
   library="ed_sim_emif_io96b_lpddr4_0"
   hasInlineConfiguration="true" />
 <topLevel name="ed_sim_emif_io96b_lpddr4_0.ed_sim_emif_io96b_lpddr4_0" />
 <deviceFamily name="agilex5" />
 <device name="A5ED065BB32AE6SR0" />
</simPackage>
