INFO: [VRFC 10-163] Analyzing VHDL file "D:/UNSW/2022 term1/COMP3211/backup/COMP3211-project/pipelined_processor_updated/pipelined_processor_updated.srcs/sim_1/new/Testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Testbench'
