// Seed: 2470813362
module module_0 (
    input  uwire id_0,
    input  uwire id_1,
    input  wor   id_2,
    output tri   id_3,
    output wand  id_4,
    input  wire  id_5
);
  assign id_3 = 1 == -1;
endmodule
module module_1 #(
    parameter id_7 = 32'd13
) (
    output supply1 id_0,
    input wor id_1,
    input supply0 id_2,
    output supply1 id_3,
    input uwire id_4,
    input tri1 id_5
);
  always @(negedge 1 or posedge -1) begin : LABEL_0
    if (1) if (1) assert (-1);
  end
  parameter id_7 = -1;
  assign id_0 = id_2 ? id_7 : $realtime;
  bit id_8;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_0,
      id_3,
      id_4
  );
  assign id_8 = -1 - id_7;
  logic id_9;
  wire [-1 'h0 : 1] id_10;
  logic [id_7 : -1 'b0] id_11, id_12, id_13;
  always @(1'd0 !=? id_7 or negedge id_1) begin : LABEL_1
    if (-1 + id_7) begin : LABEL_2
      id_8 <= 1;
    end
  end
  wire id_14;
  always disable id_15;
endmodule
