{"vcs1":{"timestamp_begin":1769584212.470622995, "rt":7.55, "ut":7.19, "st":0.21}}
{"vcselab":{"timestamp_begin":1769584220.071167601, "rt":0.32, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1769584220.432318180, "rt":0.23, "ut":0.16, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769584212.209276857}
{"VCS_COMP_START_TIME": 1769584212.209276857}
{"VCS_COMP_END_TIME": 1769584220.720269471}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 352620}}
{"vcselab": {"peak_mem": 173712}}
