

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/twolevel601/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler     two_level_active:6:0:1 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
5c2fe3a3630c5126663d5238361e2114  /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/AES/gpgpu_ptx_sim__AES
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=aesHost.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/AES/gpgpu_ptx_sim__AES
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/AES/gpgpu_ptx_sim__AES "
Parsing file _cuobjdump_complete_output_XovawQ
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: aesHost.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: aesHost.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesDecrypt256PjS_i : hostFun 0x0x410832, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating global region for "texEKey128" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating constant region for "posIdx_E" from 0x120 to 0x140 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "TBox0" from 0x180 to 0x580 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "TBox1" from 0x580 to 0x980 (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "TBox2" from 0x980 to 0xd80 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "TBox3" from 0xd80 to 0x1180 (global memory space) 5
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33754_33_non_const_tBox1Block20" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33756_33_non_const_tBox3Block1044" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33749_36_non_const_stageBlock12068" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33753_33_non_const_tBox0Block3092" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33755_33_non_const_tBox2Block4116" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33750_33_non_const_stageBlock25140" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesEncrypt128PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesEncrypt128PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesEncrypt128PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesEncrypt128PjS_i'.
GPGPU-Sim PTX: allocating global region for "texDKey128" from 0x1180 to 0x1184 (global memory space)
GPGPU-Sim PTX: allocating constant region for "posIdx_D" from 0x11a0 to 0x11c0 (global memory space) 6
GPGPU-Sim PTX: allocating constant region for "TBoxi0" from 0x1200 to 0x1600 (global memory space) 7
GPGPU-Sim PTX: allocating constant region for "TBoxi1" from 0x1600 to 0x1a00 (global memory space) 8
GPGPU-Sim PTX: allocating constant region for "TBoxi2" from 0x1a00 to 0x1e00 (global memory space) 9
GPGPU-Sim PTX: allocating constant region for "TBoxi3" from 0x1e00 to 0x2200 (global memory space) 10
GPGPU-Sim PTX: allocating constant region for "inv_SBox" from 0x2200 to 0x2600 (global memory space) 11
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34110_36_non_const_tBox1Block6188" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34112_36_non_const_tBox3Block7212" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34107_36_non_const_stageBlock18236" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34109_36_non_const_tBox0Block9260" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34111_36_non_const_tBox2Block10284" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34113_36_non_const_invSBoxBlock11308" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34108_33_non_const_stageBlock212332" from 0x1800 to 0x1c00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesDecrypt128PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesDecrypt128PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesDecrypt128PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesDecrypt128PjS_i'.
GPGPU-Sim PTX: allocating global region for "texEKey" from 0x2600 to 0x2604 (global memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34465_33_non_const_tBox0Block13380" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34467_33_non_const_tBox2Block14404" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34466_33_non_const_tBox1Block15428" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34468_33_non_const_tBox3Block16452" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34461_36_non_const_stageBlock117476" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34462_33_non_const_stageBlock218500" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesEncrypt256PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesEncrypt256PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesEncrypt256PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesEncrypt256PjS_i'.
GPGPU-Sim PTX: allocating global region for "texDKey" from 0x2604 to 0x2608 (global memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34912_36_non_const_tBox0Block19548" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34914_36_non_const_tBox2Block20572" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34916_36_non_const_invSBoxBlock21596" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34913_36_non_const_tBox1Block22620" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34915_36_non_const_tBox3Block23644" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34910_36_non_const_stageBlock124668" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34911_33_non_const_stageBlock225692" from 0x1800 to 0x1c00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesDecrypt256PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesDecrypt256PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesDecrypt256PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesDecrypt256PjS_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_P1Igoa"
Running: cat _ptx_P1Igoa | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_ukIYJu
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_ukIYJu --output-file  /dev/null 2> _ptx_P1Igoainfo"
GPGPU-Sim PTX: Kernel '_Z13aesDecrypt256PjS_i' : regs=15, lmem=0, smem=7168, cmem=9332
GPGPU-Sim PTX: Kernel '_Z13aesEncrypt256PjS_i' : regs=15, lmem=0, smem=6144, cmem=9332
GPGPU-Sim PTX: Kernel '_Z13aesDecrypt128PjS_i' : regs=15, lmem=0, smem=7168, cmem=9332
GPGPU-Sim PTX: Kernel '_Z13aesEncrypt128PjS_i' : regs=15, lmem=0, smem=6144, cmem=9332
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_P1Igoa _ptx2_ukIYJu _ptx_P1Igoainfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesEncrypt256PjS_i : hostFun 0x0x410773, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesDecrypt128PjS_i : hostFun 0x0x4106b4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesEncrypt128PjS_i : hostFun 0x0x4105f5, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x647fc0; deviceAddress = posIdx_E; deviceName = posIdx_E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 32 bytes
GPGPU-Sim PTX registering constant posIdx_E (32 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x647fe0; deviceAddress = TBox0; deviceName = TBox0
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox0 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6483e0; deviceAddress = TBox1; deviceName = TBox1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox1 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6487e0; deviceAddress = TBox2; deviceName = TBox2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox2 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x648be0; deviceAddress = TBox3; deviceName = TBox3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox3 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x648fe0; deviceAddress = posIdx_D; deviceName = posIdx_D
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 32 bytes
GPGPU-Sim PTX registering constant posIdx_D (32 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x649000; deviceAddress = TBoxi0; deviceName = TBoxi0
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi0 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x649400; deviceAddress = TBoxi1; deviceName = TBoxi1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi1 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x649800; deviceAddress = TBoxi2; deviceName = TBoxi2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi2 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x649c00; deviceAddress = TBoxi3; deviceName = TBoxi3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi3 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x64a000; deviceAddress = inv_SBox; deviceName = inv_SBox
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant inv_SBox (1024 bytes) to name mapping
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"

###############################################################

AES - CUDA by Svetlin Manavski)

AES 128 is running....

Input file size: 262198 Bytes

Key: 0123456789abcdef
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x64a400, array = 0x245b550
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texEKey128
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x64a480, array = 0x245b610
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texDKey128
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x64a500, array = 0x245b6d0
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texEKey
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x64a580, array = 0x245b790
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texDKey
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400

ENCRYPTION.....


GPGPU-Sim PTX: cudaLaunch for 0x0x4105f5 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13aesEncrypt128PjS_i' to stream 0, gridDim= (257,1,1) blockDim = (256,1,1) 
kernel '_Z13aesEncrypt128PjS_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(33,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 117344 (ipc=234.7) sim_rate=58672 (inst/sec) elapsed = 0:0:00:02 / Tue Mar 22 13:11:31 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(40,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(89,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(26,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 385856 (ipc=257.2) sim_rate=128618 (inst/sec) elapsed = 0:0:00:03 / Tue Mar 22 13:11:32 2016
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 448128 (ipc=128.0) sim_rate=112032 (inst/sec) elapsed = 0:0:00:04 / Tue Mar 22 13:11:33 2016
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(59,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 553728 (ipc=100.7) sim_rate=110745 (inst/sec) elapsed = 0:0:00:05 / Tue Mar 22 13:11:34 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(41,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(25,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(24,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(37,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(68,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 1005952 (ipc=143.7) sim_rate=167658 (inst/sec) elapsed = 0:0:00:06 / Tue Mar 22 13:11:35 2016
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(34,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(54,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 1219552 (ipc=162.6) sim_rate=174221 (inst/sec) elapsed = 0:0:00:07 / Tue Mar 22 13:11:36 2016
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(15,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(79,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(58,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(0,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(75,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 1792352 (ipc=199.2) sim_rate=224044 (inst/sec) elapsed = 0:0:00:08 / Tue Mar 22 13:11:37 2016
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(46,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(67,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(26,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 2138784 (ipc=225.1) sim_rate=237642 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 13:11:38 2016
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(11,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(60,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(82,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 2454976 (ipc=245.5) sim_rate=245497 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 13:11:39 2016
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(3,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(47,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(25,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(77,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 2809600 (ipc=267.6) sim_rate=255418 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 13:11:40 2016
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(68,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(75,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(32,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 3152288 (ipc=286.6) sim_rate=262690 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 13:11:41 2016
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(3,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(34,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(11,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(22,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(0,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(30,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(77,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 3801984 (ipc=316.8) sim_rate=292460 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 13:11:42 2016
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(29,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(38,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(31,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 4163808 (ipc=333.1) sim_rate=297414 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 13:11:43 2016
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(12,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(51,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(65,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(6,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 4506080 (ipc=346.6) sim_rate=300405 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 13:11:44 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(40,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(28,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(54,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 4859200 (ipc=359.9) sim_rate=303700 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 13:11:45 2016
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(71,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(27,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(37,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 5188384 (ipc=370.6) sim_rate=305199 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 13:11:46 2016
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(86,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(15,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(35,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(16,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 5535680 (ipc=381.8) sim_rate=307537 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 13:11:47 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(62,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(1,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(32,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 5864512 (ipc=391.0) sim_rate=308658 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 13:11:48 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(69,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(5,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(40,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(42,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(20,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(22,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(28,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 6549280 (ipc=409.3) sim_rate=327464 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 13:11:49 2016
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(12,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(1,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(70,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 6885248 (ipc=417.3) sim_rate=327868 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 13:11:50 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(84,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(73,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(56,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(28,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 7242304 (ipc=426.0) sim_rate=329195 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 13:11:51 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(13,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(20,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(48,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 7593472 (ipc=433.9) sim_rate=330150 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 13:11:52 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(30,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(56,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(76,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(52,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 7938496 (ipc=441.0) sim_rate=330770 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 13:11:53 2016
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(48,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(6,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(49,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 8290144 (ipc=448.1) sim_rate=331605 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 13:11:54 2016
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(3,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(60,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(13,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(64,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 8654848 (ipc=455.5) sim_rate=332878 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 13:11:55 2016
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(3,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(35,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(5,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(52,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(1,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(62,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(54,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 9350560 (ipc=467.5) sim_rate=346317 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 13:11:56 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(56,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (20182,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(20183,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(57,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (20231,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(20232,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(2,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (20369,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(20370,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(91,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 9723392 (ipc=474.3) sim_rate=347264 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 13:11:57 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (20544,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(20545,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (20572,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(20573,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (20574,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(20575,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (20581,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(20582,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(11,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (20617,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(20618,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (20632,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(20633,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (20635,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(20636,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (20660,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(20661,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(36,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (20772,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(20773,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(98,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (20895,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(20896,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 10088320 (ipc=480.4) sim_rate=347873 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 13:11:58 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(100,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (21063,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(21064,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(1,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (21156,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(21157,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21169,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(21170,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (21176,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(21177,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21192,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(21193,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (21205,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(21206,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (21229,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(21230,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21244,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(21245,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21279,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(21280,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21280,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(21281,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(47,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (21284,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(21285,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21340,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(21341,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (21355,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(21356,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21393,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(21394,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(4,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (21481,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(21482,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (21489,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(21490,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 10448224 (ipc=486.0) sim_rate=348274 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 13:11:59 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (21500,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(21501,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21544,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(21545,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (21550,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(21551,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (21554,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(21555,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(117,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (21597,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(21598,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (21610,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(21611,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (21660,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(21661,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (21670,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(21671,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (21680,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(21681,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(114,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (21726,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(21727,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21730,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(21731,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (21784,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(21785,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (21791,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(21792,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (21836,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(21837,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21837,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(21838,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (21839,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(21840,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(131,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21864,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(21865,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (21892,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(21893,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21894,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(21895,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (21919,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(21920,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (21968,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(21969,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (21982,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(21983,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 10781600 (ipc=490.1) sim_rate=336925 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 13:12:01 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(135,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (22063,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(22064,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (22083,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(22084,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (22100,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(22101,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (22107,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(22108,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (22109,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(22110,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22123,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(22124,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (22128,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(22129,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (22154,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(22155,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(95,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (22239,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(22240,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (22241,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(22242,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (22258,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(22259,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (22266,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(22267,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (22276,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(22277,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (22282,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(22283,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (22289,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(22290,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (22290,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(22291,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (22315,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(22316,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (22325,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(22326,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (22328,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(22329,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(104,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (22381,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(22382,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (22411,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(22412,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (22413,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(22414,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (22419,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(22420,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (22473,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(22474,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (22493,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(22494,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 11088608 (ipc=492.8) sim_rate=326135 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 13:12:03 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (22502,0), 5 CTAs running
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(163,0,0) tid=(159,0,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(22503,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (22510,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(22511,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (22521,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(22522,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (22529,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(22530,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (22535,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(22536,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (22580,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(22581,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (22613,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(22614,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (22616,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(22617,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(143,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (22675,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(22676,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (22694,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(22695,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (22714,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(22715,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(114,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (22824,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(22825,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (22845,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(22846,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (22939,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(22940,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(106,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 11393760 (ipc=495.4) sim_rate=325536 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 13:12:04 2016
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(102,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(112,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 11688576 (ipc=497.4) sim_rate=324682 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 13:12:05 2016
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(116,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(179,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(121,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(109,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 12014048 (ipc=500.6) sim_rate=324704 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 13:12:06 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(112,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(116,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(111,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 12353856 (ipc=504.2) sim_rate=325101 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 13:12:07 2016
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(166,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(142,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(179,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(163,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 12705536 (ipc=508.2) sim_rate=325782 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 13:12:08 2016
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(124,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(155,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(157,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 13048384 (ipc=511.7) sim_rate=326209 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 13:12:09 2016
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(108,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(155,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(126,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 13386912 (ipc=514.9) sim_rate=326510 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 13:12:10 2016
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(178,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(135,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(93,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(167,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 13737248 (ipc=518.4) sim_rate=327077 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 13:12:11 2016
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(150,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(170,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(109,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(110,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 14099072 (ipc=522.2) sim_rate=327885 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 13:12:12 2016
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(177,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(127,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(159,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 14459168 (ipc=525.8) sim_rate=328617 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 13:12:13 2016
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(153,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(173,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(118,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(137,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 14799808 (ipc=528.6) sim_rate=328884 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 13:12:14 2016
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(125,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(133,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(124,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 15136320 (ipc=531.1) sim_rate=329050 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 13:12:15 2016
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(145,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(94,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(130,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(107,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 15494784 (ipc=534.3) sim_rate=329676 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 13:12:16 2016
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(102,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(160,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(106,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 15826048 (ipc=536.5) sim_rate=329709 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 13:12:17 2016
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(145,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(90,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(120,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 16169344 (ipc=539.0) sim_rate=329986 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 13:12:18 2016
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(173,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(92,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(114,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(91,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 16515104 (ipc=541.5) sim_rate=330302 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 13:12:19 2016
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(156,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(120,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(108,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 16854048 (ipc=543.7) sim_rate=330471 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 13:12:20 2016
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(106,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(91,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(167,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 17193344 (ipc=545.8) sim_rate=330641 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 13:12:21 2016
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(167,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(142,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(138,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(144,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 17552256 (ipc=548.5) sim_rate=331174 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 13:12:22 2016
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(144,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(132,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(152,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(176,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 17904608 (ipc=550.9) sim_rate=331566 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 13:12:23 2016
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(119,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(124,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(143,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 18260544 (ipc=553.3) sim_rate=332009 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 13:12:24 2016
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(120,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(147,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(95,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(171,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 18600832 (ipc=555.2) sim_rate=332157 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 13:12:25 2016
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(90,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(112,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (33893,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(33894,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(114,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 18948160 (ipc=557.3) sim_rate=332423 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 13:12:26 2016
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(96,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(97,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(115,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(97,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 19298016 (ipc=559.4) sim_rate=332724 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 13:12:27 2016
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(162,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (34738,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(34739,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (34742,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(34743,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(126,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(112,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 19661184 (ipc=561.7) sim_rate=333240 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 13:12:28 2016
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(144,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (35093,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(35094,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(142,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (35222,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(35223,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (35226,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(35227,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (35261,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(35262,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (35328,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(35329,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(113,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (35403,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(35404,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (35475,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(35476,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(176,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 20011328 (ipc=563.7) sim_rate=333522 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 13:12:29 2016
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(143,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (35654,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(35655,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (35715,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(35716,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (35735,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(35736,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(170,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (35776,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(35777,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (35832,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(35833,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (35882,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(35883,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(139,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (35940,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(35941,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (35956,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(35957,0)
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 20366176 (ipc=565.7) sim_rate=328486 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 13:12:31 2016
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(109,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (36039,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(36040,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (36095,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(36096,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(174,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (36202,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(36203,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (36208,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(36209,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (36218,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(36219,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(180,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (36351,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(36352,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (36358,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(36359,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (36395,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(36396,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (36401,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(36402,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (36415,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(36416,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(163,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 20706080 (ipc=567.3) sim_rate=328667 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 13:12:32 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (36543,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(36544,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (36549,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(36550,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (36573,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(36574,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(180,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (36626,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(36627,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (36643,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(36644,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (36653,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(36654,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(132,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (36797,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(36798,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (36831,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(36832,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (36859,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(36860,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (36864,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(36865,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (36879,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(36880,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(128,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (36951,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(36952,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (36962,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(36963,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (36971,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(36972,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (36985,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(36986,0)
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 21063040 (ipc=569.3) sim_rate=329110 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 13:12:33 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (37007,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(37008,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(131,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(207,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (37185,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(37186,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (37238,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(37239,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (37247,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(37248,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (37255,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(37256,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (37256,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(37257,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (37277,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(37278,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (37325,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(37326,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(224,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (37382,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(37383,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (37416,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(37417,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (37456,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(37457,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(201,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (37494,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(37495,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 21407008 (ipc=570.9) sim_rate=324348 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 13:12:35 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (37509,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(37510,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (37524,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(37525,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (37613,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(37614,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (37636,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(37637,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(219,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (37654,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(37655,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (37679,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(37680,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (37692,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(37693,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (37716,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(37717,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (37730,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(37731,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (37736,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(37737,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (37750,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(37751,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (37752,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(37753,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (37772,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(37773,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(244,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (37817,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(37818,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (37877,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(37878,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (37903,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(37904,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(214,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 21724352 (ipc=571.7) sim_rate=324244 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 13:12:36 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (38049,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(38050,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (38071,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(38072,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (38084,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(38085,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (38097,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(38098,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(195,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (38137,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(38138,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (38163,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(38164,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (38170,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (38246,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (38268,0), 5 CTAs running
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(220,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (38293,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (38418,0), 5 CTAs running
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(202,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 22015200 (ipc=571.8) sim_rate=319060 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 13:12:38 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (38588,0), 5 CTAs running
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(195,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (38658,0), 5 CTAs running
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(186,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (38848,0), 5 CTAs running
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(185,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 22310560 (ipc=572.1) sim_rate=318722 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 13:12:39 2016
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(187,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (39193,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (39289,0), 5 CTAs running
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(196,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (39372,0), 4 CTAs running
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(190,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 22621312 (ipc=572.7) sim_rate=318610 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 13:12:40 2016
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(204,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (39663,0), 5 CTAs running
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(194,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(255,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(194,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (40075,0), 4 CTAs running
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(242,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(200,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 23267552 (ipc=574.5) sim_rate=323160 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 13:12:41 2016
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(246,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(231,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(189,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(204,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 23618144 (ipc=576.1) sim_rate=323536 (inst/sec) elapsed = 0:0:01:13 / Tue Mar 22 13:12:42 2016
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(193,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(252,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(193,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 23971456 (ipc=577.6) sim_rate=323938 (inst/sec) elapsed = 0:0:01:14 / Tue Mar 22 13:12:43 2016
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(242,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(205,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(209,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(230,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 24310496 (ipc=578.8) sim_rate=324139 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 13:12:44 2016
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(246,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(197,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(229,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 24676064 (ipc=580.6) sim_rate=324685 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 13:12:45 2016
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(189,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(239,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(207,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(244,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 24997440 (ipc=581.3) sim_rate=324642 (inst/sec) elapsed = 0:0:01:17 / Tue Mar 22 13:12:46 2016
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(220,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(207,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(188,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 25355680 (ipc=582.9) sim_rate=325072 (inst/sec) elapsed = 0:0:01:18 / Tue Mar 22 13:12:47 2016
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(188,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(230,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(192,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 25663296 (ipc=583.3) sim_rate=324851 (inst/sec) elapsed = 0:0:01:19 / Tue Mar 22 13:12:48 2016
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(193,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(201,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(206,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(220,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 25999616 (ipc=584.3) sim_rate=324995 (inst/sec) elapsed = 0:0:01:20 / Tue Mar 22 13:12:49 2016
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(241,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(250,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(195,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 26347040 (ipc=585.5) sim_rate=325272 (inst/sec) elapsed = 0:0:01:21 / Tue Mar 22 13:12:50 2016
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(194,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(223,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(241,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 26679040 (ipc=586.4) sim_rate=325354 (inst/sec) elapsed = 0:0:01:22 / Tue Mar 22 13:12:51 2016
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(235,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(190,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(240,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(185,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 27020320 (ipc=587.4) sim_rate=325546 (inst/sec) elapsed = 0:0:01:23 / Tue Mar 22 13:12:52 2016
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(192,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (46164,0), 3 CTAs running
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(239,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(247,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 27367936 (ipc=588.6) sim_rate=325808 (inst/sec) elapsed = 0:0:01:24 / Tue Mar 22 13:12:53 2016
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(243,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(222,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(226,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(184,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 27720032 (ipc=589.8) sim_rate=326118 (inst/sec) elapsed = 0:0:01:25 / Tue Mar 22 13:12:54 2016
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(254,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (47166,0), 3 CTAs running
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(248,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(219,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 28062752 (ipc=590.8) sim_rate=326311 (inst/sec) elapsed = 0:0:01:26 / Tue Mar 22 13:12:55 2016
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(243,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (47546,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (47552,0), 1 CTAs running
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(231,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (47801,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(224,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 28380256 (ipc=591.3) sim_rate=326209 (inst/sec) elapsed = 0:0:01:27 / Tue Mar 22 13:12:56 2016
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(212,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(237,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (48182,0), 3 CTAs running
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(244,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (48450,0), 2 CTAs running
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(236,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 28703872 (ipc=591.8) sim_rate=326180 (inst/sec) elapsed = 0:0:01:28 / Tue Mar 22 13:12:57 2016
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(232,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (48670,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (48674,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (48699,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (48740,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (48794,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(253,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (48930,0), 4 CTAs running
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(190,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 29018624 (ipc=592.2) sim_rate=326051 (inst/sec) elapsed = 0:0:01:29 / Tue Mar 22 13:12:58 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (49084,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (49105,0), 4 CTAs running
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(204,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (49210,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (49230,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (49252,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (49265,0), 3 CTAs running
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(247,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (49339,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (49369,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (49403,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (49430,0), 3 CTAs running
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(242,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (49470,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (49489,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: cycles simulated: 49500  inst.: 29326912 (ipc=592.5) sim_rate=325854 (inst/sec) elapsed = 0:0:01:30 / Tue Mar 22 13:12:59 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (49569,0), 1 CTAs running
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(215,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (49651,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (49685,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (49707,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (49728,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (49736,0), 1 CTAs running
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(213,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (49827,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (49868,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (49983,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 29590656 (ipc=591.8) sim_rate=325172 (inst/sec) elapsed = 0:0:01:31 / Tue Mar 22 13:13:00 2016
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(246,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (50091,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (50116,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (50173,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (50201,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (50207,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (50216,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (50226,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (50234,0), 1 CTAs running
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(201,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (50275,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (50316,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (50379,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (50385,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (50410,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (50425,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (50456,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (50543,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (50546,0), 5 CTAs running
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(208,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (50619,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (50746,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (50836,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (50848,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 29896128 (ipc=586.2) sim_rate=324957 (inst/sec) elapsed = 0:0:01:32 / Tue Mar 22 13:13:01 2016
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(243,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (51047,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (51059,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (51076,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (51087,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (51321,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (51329,0), 2 CTAs running
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(190,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (51491,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (51619,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (51642,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (51655,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (51829,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (51865,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (51869,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (51884,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (51941,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (52032,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (52090,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (52209,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (52216,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (52223,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (52250,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (52267,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: GPU detected kernel '_Z13aesEncrypt128PjS_i' finished on shader 6.
kernel_name = _Z13aesEncrypt128PjS_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 52268
gpu_sim_insn = 30066944
gpu_ipc =     575.2457
gpu_tot_sim_cycle = 52268
gpu_tot_sim_insn = 30066944
gpu_tot_ipc =     575.2457
gpu_tot_issued_cta = 257
gpu_stall_dramfull = 1103
gpu_stall_icnt2sh    = 5758
gpu_total_sim_rate=326814

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 470824
	L1I_total_cache_misses = 9774
	L1I_total_cache_miss_rate = 0.0208
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 283
	L1D_cache_core[1]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 301
	L1D_cache_core[2]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 303
	L1D_cache_core[3]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 311
	L1D_cache_core[4]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 290
	L1D_cache_core[5]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 280
	L1D_cache_core[6]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 343
	L1D_cache_core[7]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 342
	L1D_cache_core[8]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 367
	L1D_cache_core[9]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 414
	L1D_cache_core[10]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 423
	L1D_cache_core[11]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 378
	L1D_cache_core[12]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 413
	L1D_cache_core[13]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 413
	L1D_cache_core[14]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 406
	L1D_total_cache_accesses = 4112
	L1D_total_cache_misses = 4112
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 5267
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 28784
	L1C_total_cache_misses = 1971
	L1C_total_cache_miss_rate = 0.0685
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 67963
L1T_cache:
	L1T_total_cache_accesses = 22616
	L1T_total_cache_misses = 30
	L1T_total_cache_miss_rate = 0.0013
	L1T_total_cache_pending_hits = 22586
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5267
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26813
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1971
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 67963
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 22586
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 461050
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9774
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 
gpgpu_n_tot_thrd_icount = 30066944
gpgpu_n_tot_w_icount = 939592
gpgpu_n_stall_shd_mem = 155102
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2056
gpgpu_n_mem_write_global = 2056
gpgpu_n_mem_texture = 30
gpgpu_n_mem_const = 990
gpgpu_n_load_insn  = 65792
gpgpu_n_store_insn = 65792
gpgpu_n_shmem_insn = 6644992
gpgpu_n_tex_insn = 723712
gpgpu_n_const_mem_insn = 526336
gpgpu_n_param_mem_insn = 131584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 76187
gpgpu_stall_shd_mem[c_mem][bk_conf] = 76187
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 73648
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 5267
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:207523	W0_Idle:83080	W0_Scoreboard:289443	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:939592
traffic_breakdown_coretomem[CONST_ACC_R] = 7920 {8:990,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16448 {8:2056,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 279616 {136:2056,}
traffic_breakdown_coretomem[INST_ACC_R] = 10672 {8:1334,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 240 {8:30,}
traffic_breakdown_memtocore[CONST_ACC_R] = 71280 {72:990,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 279616 {136:2056,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16448 {8:2056,}
traffic_breakdown_memtocore[INST_ACC_R] = 181424 {136:1334,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 4080 {136:30,}
maxmrqlatency = 415 
maxdqlatency = 0 
maxmflatency = 709 
averagemflatency = 278 
max_icnt2mem_latency = 257 
max_icnt2sh_latency = 52267 
mrq_lat_table:2749 	906 	348 	552 	657 	488 	265 	237 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	21 	0 	1 	1405 	3566 	139 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	4715 	1188 	543 	15 	4 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1545 	930 	520 	81 	0 	0 	0 	0 	0 	0 	0 	720 	1336 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	2 	0 	1 	13 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         2         0         0        10        10        32        32        32        32        32        32         0         0         0         0 
dram[1]:         2         2         0         0        10        10        32        32        32        32        32        32         0         0         0         0 
dram[2]:         4         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
dram[3]:         4         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
dram[4]:         4         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
dram[5]:         3         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
maximum service time to same row:
dram[0]:     14620     11450     19985     21049     33880     32572     34979     33904     45856     47784     27011     28133     22773     22766     36997     36991 
dram[1]:     11550     12282     20309     21043     34242     32557     34637     33918     46208     47777     28350     28117     22756     22782     37029     36996 
dram[2]:     12407     13115     20303     20997     34184     32529     34664     33906     46253     47764     28269     27880     22775     22769     37013     36985 
dram[3]:     11835     14240     20297     19979     34303     33919     34658     34933     46205     45859     28333     26831     22779     22785     37038     36990 
dram[4]:      7400     15609     20316     19997     34309     33949     34667     34955     46246     45810     28350     26802     22769     22802     36988     36991 
dram[5]:     10685     16524     21037     19974     32541     33918     33915     35099     47844     45749     28153     26818     22779     22799     37043     36997 
average row accesses per activate:
dram[0]: 11.500000 34.000000 64.000000 64.000000 37.000000 37.000000 48.000000 48.000000 48.000000 48.000000 30.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 11.666667 34.000000 64.000000 64.000000 37.000000 37.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 34.500000 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 22.666666 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 34.500000 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 6233/165 = 37.775757
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        39        36        32        32        42        42        64        64        64        64        46        44        32        32        32        32 
dram[1]:        40        36        32        32        42        42        64        64        64        64        44        44        32        32        32        32 
dram[2]:        39        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
dram[3]:        38        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
dram[4]:        38        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
dram[5]:        37        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
total reads: 4177
bank skew: 64/32 = 2.00
chip skew: 697/695 = 1.00
number of total write accesses:
dram[0]:        30        32        32        32        32        32        32        32        32        32        14        12         0         0         0         0 
dram[1]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[2]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[3]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[4]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[5]:        32        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
total reads: 2056
min_bank_accesses = 0!
chip skew: 344/342 = 1.01
average mf latency per bank:
dram[0]:        354       277       162       148       175       159       224       235       206       203       217       223       276       275       284       281
dram[1]:        446       271       160       165       177       161       236       247       211       199       230       233       275       277       282       290
dram[2]:        449       269       158       156       159       162       199       208       198       204       223       232       282       276       288       275
dram[3]:        458       293       163       151       168       164       240       215       210       197       227       235       284       270       291       279
dram[4]:        487       285       163       152       171       172       219       242       207       204       228       231       274       277       278       282
dram[5]:        333       292       157       165       160       171       217       243       212       207       219       237       272       277       276       292
maximum mf latency per bank:
dram[0]:        524       490       499       460       545       367       602       582       543       435       384       351       356       304       367       348
dram[1]:        654       420       457       541       547       414       586       591       563       449       388       400       361       358       367       372
dram[2]:        709       387       505       513       435       358       456       506       420       493       382       371       363       325       368       339
dram[3]:        647       526       484       435       497       409       615       528       568       431       374       402       376       308       376       348
dram[4]:        619       473       492       441       528       480       550       596       532       489       362       377       311       340       352       377
dram[5]:        379       484       494       448       463       419       517       589       561       526       321       375       317       332       344       368

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x8007c080, atomic=0 1 entries : 0x7f6211837020 :  mf: uid=605759, sid06:w39, part=0, addr=0x8007c080, load , size=128, unknown  status = IN_PARTITION_DRAM (52262), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68993 n_nop=66865 n_act=31 n_pre=15 n_req=1041 n_rd=1394 n_write=688 bw_util=0.06035
n_activity=11153 dram_eff=0.3734
bk0: 78a 67171i bk1: 72a 67261i bk2: 64a 67129i bk3: 64a 67331i bk4: 84a 67883i bk5: 84a 68009i bk6: 128a 67606i bk7: 128a 67398i bk8: 128a 67864i bk9: 128a 67649i bk10: 92a 68292i bk11: 88a 68409i bk12: 64a 68791i bk13: 64a 68722i bk14: 64a 68748i bk15: 64a 68639i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.359181
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68993 n_nop=66869 n_act=32 n_pre=16 n_req=1038 n_rd=1392 n_write=684 bw_util=0.06018
n_activity=10909 dram_eff=0.3806
bk0: 80a 67228i bk1: 72a 67305i bk2: 64a 67257i bk3: 64a 67313i bk4: 84a 67959i bk5: 84a 67819i bk6: 128a 67604i bk7: 128a 67437i bk8: 128a 67940i bk9: 128a 67799i bk10: 88a 68174i bk11: 88a 68208i bk12: 64a 68782i bk13: 64a 68745i bk14: 64a 68706i bk15: 64a 68673i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.405737
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68993 n_nop=66875 n_act=28 n_pre=12 n_req=1039 n_rd=1394 n_write=684 bw_util=0.06024
n_activity=10786 dram_eff=0.3853
bk0: 78a 67215i bk1: 72a 67357i bk2: 64a 67231i bk3: 64a 67304i bk4: 84a 67978i bk5: 88a 67958i bk6: 128a 67638i bk7: 128a 67400i bk8: 128a 67815i bk9: 128a 67679i bk10: 88a 68231i bk11: 88a 68164i bk12: 64a 68769i bk13: 64a 68752i bk14: 64a 68744i bk15: 64a 68729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.389837
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0x8007bd80, atomic=0 1 entries : 0x7f621cbab280 :  mf: uid=605761, sid06:w33, part=3, addr=0x8007bd80, load , size=128, unknown  status = IN_PARTITION_DRAM (52259), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68993 n_nop=66877 n_act=28 n_pre=12 n_req=1038 n_rd=1392 n_write=684 bw_util=0.06018
n_activity=10842 dram_eff=0.383
bk0: 76a 67263i bk1: 72a 67355i bk2: 64a 67329i bk3: 64a 67588i bk4: 84a 67841i bk5: 88a 67925i bk6: 128a 67570i bk7: 128a 67359i bk8: 128a 67901i bk9: 128a 67742i bk10: 88a 68274i bk11: 88a 68234i bk12: 64a 68712i bk13: 64a 68733i bk14: 64a 68730i bk15: 64a 68686i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.387199
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x8007be80, atomic=0 1 entries : 0x7f6222a73590 :  mf: uid=605762, sid06:w35, part=4, addr=0x8007be80, load , size=128, unknown  status = IN_PARTITION_DRAM (52265), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68993 n_nop=66875 n_act=29 n_pre=13 n_req=1038 n_rd=1392 n_write=684 bw_util=0.06018
n_activity=10958 dram_eff=0.3789
bk0: 76a 67302i bk1: 72a 67309i bk2: 64a 67395i bk3: 64a 67440i bk4: 84a 68053i bk5: 88a 67904i bk6: 128a 67752i bk7: 128a 67534i bk8: 128a 67849i bk9: 128a 67751i bk10: 88a 68313i bk11: 88a 68329i bk12: 64a 68745i bk13: 64a 68728i bk14: 64a 68697i bk15: 64a 68709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.376705
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x8007bf80, atomic=0 1 entries : 0x7f622c6b2b60 :  mf: uid=605760, sid06:w37, part=5, addr=0x8007bf80, load , size=128, unknown  status = IN_PARTITION_DRAM (52259), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68993 n_nop=66875 n_act=28 n_pre=12 n_req=1039 n_rd=1390 n_write=688 bw_util=0.06024
n_activity=10950 dram_eff=0.3795
bk0: 74a 67513i bk1: 72a 67328i bk2: 64a 67275i bk3: 64a 67248i bk4: 84a 68038i bk5: 88a 67781i bk6: 128a 67647i bk7: 128a 67487i bk8: 128a 67767i bk9: 128a 67796i bk10: 88a 68317i bk11: 88a 68392i bk12: 64a 68750i bk13: 64a 68761i bk14: 64a 68777i bk15: 64a 68756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.33415

========= L2 cache stats =========
L2_cache_bank[0]: Access = 603, Miss = 351, Miss_rate = 0.582, Pending_hits = 16, Reservation_fails = 406
L2_cache_bank[1]: Access = 494, Miss = 346, Miss_rate = 0.700, Pending_hits = 6, Reservation_fails = 116
L2_cache_bank[2]: Access = 629, Miss = 350, Miss_rate = 0.556, Pending_hits = 20, Reservation_fails = 340
L2_cache_bank[3]: Access = 495, Miss = 346, Miss_rate = 0.699, Pending_hits = 3, Reservation_fails = 110
L2_cache_bank[4]: Access = 600, Miss = 349, Miss_rate = 0.582, Pending_hits = 17, Reservation_fails = 262
L2_cache_bank[5]: Access = 496, Miss = 348, Miss_rate = 0.702, Pending_hits = 6, Reservation_fails = 25
L2_cache_bank[6]: Access = 554, Miss = 348, Miss_rate = 0.628, Pending_hits = 16, Reservation_fails = 280
L2_cache_bank[7]: Access = 496, Miss = 348, Miss_rate = 0.702, Pending_hits = 4, Reservation_fails = 26
L2_cache_bank[8]: Access = 582, Miss = 348, Miss_rate = 0.598, Pending_hits = 20, Reservation_fails = 336
L2_cache_bank[9]: Access = 497, Miss = 348, Miss_rate = 0.700, Pending_hits = 6, Reservation_fails = 121
L2_cache_bank[10]: Access = 524, Miss = 347, Miss_rate = 0.662, Pending_hits = 11, Reservation_fails = 92
L2_cache_bank[11]: Access = 496, Miss = 348, Miss_rate = 0.702, Pending_hits = 7, Reservation_fails = 171
L2_total_cache_accesses = 6466
L2_total_cache_misses = 4177
L2_total_cache_miss_rate = 0.6460
L2_total_cache_pending_hits = 132
L2_total_cache_reservation_fails = 2285
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 750
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 880
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 76
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 582
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 23
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1254
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 51
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 29
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 845
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.027

icnt_total_pkts_mem_to_simt=22126
icnt_total_pkts_simt_to_mem=14690
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.1424
	minimum = 6
	maximum = 116
Network latency average = 11.4659
	minimum = 6
	maximum = 95
Slowest packet = 186e
Flit latency average = 9.95296
	minimum = 6
	maximum = 91
Slowest flit = 6e09
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0091636
	minimum = 0.00786332 (at node 7)
	maximum = 0.0120341 (at node 11)
Accepted packet rate average = 0.0091636
	minimum = 0.00786332 (at node 7)
	maximum = 0.0120341 (at node 11)
Injected flit rate average = 0.0260878
	minimum = 0.017659 (at node 7)
	maximum = 0.043143 (at node 11)
Accepted flit rate average= 0.0260878
	minimum = 0.0226142 (at node 10)
	maximum = 0.0295783 (at node 1)
Injected packet length average = 2.84689
Accepted packet length average = 2.84689
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.1424 (1 samples)
	minimum = 6 (1 samples)
	maximum = 116 (1 samples)
Network latency average = 11.4659 (1 samples)
	minimum = 6 (1 samples)
	maximum = 95 (1 samples)
Flit latency average = 9.95296 (1 samples)
	minimum = 6 (1 samples)
	maximum = 91 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0091636 (1 samples)
	minimum = 0.00786332 (1 samples)
	maximum = 0.0120341 (1 samples)
Accepted packet rate average = 0.0091636 (1 samples)
	minimum = 0.00786332 (1 samples)
	maximum = 0.0120341 (1 samples)
Injected flit rate average = 0.0260878 (1 samples)
	minimum = 0.017659 (1 samples)
	maximum = 0.043143 (1 samples)
Accepted flit rate average = 0.0260878 (1 samples)
	minimum = 0.0226142 (1 samples)
	maximum = 0.0295783 (1 samples)
Injected packet size average = 2.84689 (1 samples)
Accepted packet size average = 2.84689 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 33 sec (93 sec)
gpgpu_simulation_rate = 323300 (inst/sec)
gpgpu_simulation_rate = 562 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
GPU processing time: 91322.171875 (ms)
Total processing time: 91348.929688 (ms)


###############################################################

