Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Feb 28 16:47:36 2023
| Host         : riccardo-ThinkPad-X1-Carbon-Gen-9 running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_control_sets -verbose -file muon_telescope_top_module_control_sets_placed.rpt
| Design       : muon_telescope_top_module
| Device       : xc7a35ti
------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   162 |
|    Minimum number of control sets                        |   162 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   536 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   162 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    39 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |    25 |
| >= 14 to < 16      |     0 |
| >= 16              |    88 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             137 |           76 |
| No           | No                    | Yes                    |             268 |          107 |
| No           | Yes                   | No                     |             116 |           50 |
| Yes          | No                    | No                     |             424 |          187 |
| Yes          | No                    | Yes                    |             891 |          267 |
| Yes          | Yes                   | No                     |            1492 |          436 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                             Clock Signal                             |                                                                           Enable Signal                                                                           |                                             Set/Reset Signal                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_PEAK/FSM_sequential_state_reg_reg[3]_3                                                                                       | PRINT_DATA_VIA_UART_CABLE/threshold_BCD_reg[3]_i_1_n_0                                                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/r_BCD[15]_i_2__0_n_0                                                                                                    | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/r_BCD[15]_i_1__0_n_0                                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                                       | TIME_MEASUREMENT/COUNTER_1e1Hz/carry_reg_reg_0[0]                                                                                                                 | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                       | DAQ_system/Data_Acquisition_pipeline_generation[3].MONOSTABLES_PEAK/E[0]                                                                                          | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/r_BCD[31]_i_2_n_0                                                                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/r_BCD[31]_i_1_n_0                                             |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/r_BCD[19]_i_2__0_n_0                                                                                                    | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/r_BCD[19]_i_1__0_n_0                                          |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/E[0]                                                                                                                    |                                                                                                         |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/r_BCD[35]                                                                                                               | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/r_BCD[35]_i_1_n_0                                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                       | TIME_MEASUREMENT/COUNTER_1e3Hz/carry_reg_reg_0[0]                                                                                                                 | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_PEAK/r_BCD[19]                                                                                                               | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_PEAK/r_BCD[19]_i_1_n_0                                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_PEAK/r_BCD[15]_i_2_n_0                                                                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_PEAK/r_BCD[15]_i_1_n_0                                             |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_PEAK/counter_channel_reg[0]                                                                                                  | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_PEAK/FSM_sequential_state_reg_reg[3]_0                             |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                                       | TIME_MEASUREMENT/COUNTER_1e2Hz/E[0]                                                                                                                               | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_PEAK/counter_channel_reg[1]                                                                                                  | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_PEAK/FSM_sequential_state_reg_reg[3]_2                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                       | TIME_MEASUREMENT/COUNTER_1m1Hz/E[0]                                                                                                                               | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_PEAK/counter_channel_reg[1]_0                                                                                                | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_PEAK/FSM_sequential_state_reg_reg[3]_1                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                       | TIME_MEASUREMENT/COUNTER_1m2Hz/E[0]                                                                                                                               | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_PEAK/counter_channel_reg[1]_1                                                                                                | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_PEAK/FSM_sequential_state_reg_reg[3]                               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_PEAK/r_BCD[11]_i_2_n_0                                                                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_PEAK/r_BCD[11]_i_1_n_0                                             |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_PEAK/r_BCD[7]_i_2_n_0                                                                                                        | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_PEAK/r_BCD[7]_i_1_n_0                                              |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_PEAK/r_BCD[3]_i_2_n_0                                                                                                        | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_PEAK/r_BCD[3]_i_1_n_0                                              |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/r_BCD[27]_i_2_n_0                                                                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/r_BCD[27]_i_1_n_0                                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                       | TIME_MEASUREMENT/COUNTER_1m3Hz/E[0]                                                                                                                               | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/r_BCD[3]_i_2__0_n_0                                                                                                     | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/r_BCD[3]_i_1__0_n_0                                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_PEAK/E[0]                                                                                                                    | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/Print_pulse_reg_3                                                                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/FSM_sequential_state_reg_reg[3]_2                             |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/Print_pulse_reg_1                                                                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/FSM_sequential_state_reg_reg[3]_0                             |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/UART_MODULE/uart_tx_unit/s_next                                                                                                         | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/UART_MODULE/uart_rx_unit/s_next                                                                                                         | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/Print_pulse_reg_0                                                                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/FSM_sequential_state_reg_reg[3]                               |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/Print_pulse_reg_2                                                                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/FSM_sequential_state_reg_reg[3]_1                             |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG                                                       | TIME_MEASUREMENT/DIVISORE_1000Hz/E[0]                                                                                                                             | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                       | TIME_MEASUREMENT/COUNTER_1e0Hz/E[0]                                                                                                                               | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/r_BCD[7]_i_2__0_n_0                                                                                                     | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/r_BCD[7]_i_1__0_n_0                                           |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/r_Loop_Count[7]_i_1__0_n_0                                                                                              |                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/r_Loop_Count[7]_i_1__0_n_0                                                                                              | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/r_Loop_Count[4]_i_1_n_0                                       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/r_BCD[23]_i_2_n_0                                                                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/r_BCD[23]_i_1_n_0                                             |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/r_BCD[11]_i_2__0_n_0                                                                                                    | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/r_BCD[11]_i_1__0_n_0                                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_PEAK/r_Digit_Index[4]_i_1__0_n_0                                                                                             |                                                                                                         |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                                                       | WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/clk_toggles0                                                                                                     | WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/clk_toggles[5]_i_1_n_0                                 |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/Printer                                                                                                                                 | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_PEAK/FSM_sequential_state_reg_reg[1][0]                                                                                      | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/FSM_sequential_state_reg_reg[3]_3[0]                                                                                    | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_PEAK/r_Loop_Count[7]_i_1_n_0                                                                                                 |                                                                                                         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/UART_MODULE/uart_tx_unit/b_next_0                                                                                                       | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/counter_pause_area_BCD[7]_i_1_n_0                                                                                                       | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/counter_pause_peak_BCD                                                                                                                  | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/r_Digit_Index[8]_i_1_n_0                                                                                                |                                                                                                         |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/r_Binary                                                                                                                | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/r_Binary[29]_i_1_n_0                                          |                6 |             10 |         1.67 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/Converter_peak                                                                                                                          | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                                                       | DSP_from_XADC/DSP_pipeline_generation[2].PEAK_AREA_DETECTORS/top_value_flag_reg_reg_1[0]                                                                          | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_PEAK/r_Binary                                                                                                                |                                                                                                         |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG                                                       | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/top_value_flag_reg_reg_1[0]                                                                          | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                                                       | DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/E[0]                                                                                                 | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG                                                       | THRESHOLD_CONTROLLER/threshold_reg[0]_i_1_n_0                                                                                                                     | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                7 |             12 |         1.71 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[2].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG                                                       | XADC_WRAPPING_CIRCUIT/xadc_unit/inst_0[0]                                                                                                                         | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                                                       | XADC_WRAPPING_CIRCUIT/xadc_unit/E[0]                                                                                                                              | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG                                                       | DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/top_value_flag_reg_reg_1[0]                                                                          | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/A_peak_event_reg[3][11]_i_1_n_0                                                                                                         |                                                                                                         |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/A_peak_event_reg[2][11]_i_1_n_0                                                                                                         |                                                                                                         |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/A_peak_event_reg[1][11]_i_1_n_0                                                                                                         |                                                                                                         |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/A_peak_event_reg[0][11]_i_1_n_0                                                                                                         |                                                                                                         |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG                                                       | DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/E[0]                                                                        | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                5 |             13 |         2.60 |
|  clk_IBUF_BUFG                                                       | DSP_from_XADC/DSP_pipeline_generation[2].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/E[0]                                                                        | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                5 |             13 |         2.60 |
|  clk_IBUF_BUFG                                                       | DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/peak_value_reg[12]_i_1__0_n_0                                                                        | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                2 |             13 |         6.50 |
|  clk_IBUF_BUFG                                                       | DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/E[0]                                                                        | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                3 |             13 |         4.33 |
|  clk_IBUF_BUFG                                                       | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/peak_value_reg[12]_i_1__2_n_0                                                                        | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                3 |             13 |         4.33 |
|  clk_IBUF_BUFG                                                       | DSP_from_XADC/DSP_pipeline_generation[2].PEAK_AREA_DETECTORS/peak_value_reg[12]_i_1__1_n_0                                                                        | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                2 |             13 |         6.50 |
|  clk_IBUF_BUFG                                                       | DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/peak_value_reg[12]_i_1_n_0                                                                           | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG                                                       | DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/E[0]                                                                        | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                5 |             13 |         2.60 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_PEAK/counter_channel_reg[0]                                                                                                  |                                                                                                         |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_PEAK/counter_channel_reg[1]                                                                                                  |                                                                                                         |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_PEAK/FSM_sequential_state_reg_reg[3]_3                                                                                       |                                                                                                         |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_PEAK/counter_channel_reg[1]_0                                                                                                |                                                                                                         |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_PEAK/counter_channel_reg[1]_1                                                                                                |                                                                                                         |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[2].FIFO_AREA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                6 |             20 |         3.33 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[0].FIFO_AREA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                4 |             20 |         5.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[1].FIFO_AREA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                4 |             20 |         5.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[3].FIFO_AREA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                4 |             20 |         5.00 |
|  clk_IBUF_BUFG                                                       | DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/area_ready_reg_reg_1[0]                                                                              | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                9 |             20 |         2.22 |
|  clk_IBUF_BUFG                                                       | DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1__0_n_0                                                                        | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                4 |             20 |         5.00 |
|  clk_IBUF_BUFG                                                       | DSP_from_XADC/DSP_pipeline_generation[2].PEAK_AREA_DETECTORS/area_ready_reg_reg_1[0]                                                                              | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                7 |             20 |         2.86 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/A_area_event_reg[0][19]_i_1_n_0                                                                                                         |                                                                                                         |               12 |             20 |         1.67 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/A_area_event_reg[1][19]_i_1_n_0                                                                                                         |                                                                                                         |               12 |             20 |         1.67 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/A_area_event_reg[2][19]_i_1_n_0                                                                                                         |                                                                                                         |               12 |             20 |         1.67 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/A_area_event_reg[3][19]_i_1_n_0                                                                                                         |                                                                                                         |               12 |             20 |         1.67 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/Converter_area                                                                                                                          | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |               12 |             20 |         1.67 |
|  clk_IBUF_BUFG                                                       | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1__2_n_0                                                                        | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                3 |             20 |         6.67 |
|  clk_IBUF_BUFG                                                       | DSP_from_XADC/DSP_pipeline_generation[2].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1__1_n_0                                                                        | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/r_Binary                                                                                                                |                                                                                                         |                6 |             20 |         3.33 |
|  clk_IBUF_BUFG                                                       | DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/area_value_reg[19]_i_1_n_0                                                                           | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG                                                       | DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/area_ready_reg_reg_1[0]                                                                              | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                6 |             20 |         3.33 |
|  clk_IBUF_BUFG                                                       | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/area_ready_reg_reg_1[0]                                                                              | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                7 |             20 |         2.86 |
|  clk_IBUF_BUFG                                                       | WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_data_0[12]_i_1_n_0                                                                                            | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                8 |             24 |         3.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                6 |             26 |         4.33 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                6 |             26 |         4.33 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[0].FIFO_AREA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                6 |             26 |         4.33 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[2].FIFO_AREA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                8 |             26 |         3.25 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[3].FIFO_AREA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[2].FIFO_AREA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                8 |             26 |         3.25 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                8 |             26 |         3.25 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[3].FIFO_AREA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                         | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[0].FIFO_AREA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                6 |             26 |         4.33 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                  | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[1].FIFO_AREA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                8 |             26 |         3.25 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                5 |             26 |         5.20 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                4 |             26 |         6.50 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[2].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                9 |             26 |         2.89 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[2].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                6 |             26 |         4.33 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                9 |             26 |         2.89 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/fifo_peak_generation[1].FIFO_AREA/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                9 |             26 |         2.89 |
|  clk_IBUF_BUFG                                                       | WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_buffer_00                                                                                                     |                                                                                                         |               10 |             26 |         2.60 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_rd_en                              | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_wr_en                              | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                7 |             28 |         4.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_rx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_rd_en                              | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                9 |             28 |         3.11 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_wr_en                              | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG                                                       | DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/counter_area_detector[29]_i_1_n_0                                                                    | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                7 |             30 |         4.29 |
|  clk_IBUF_BUFG                                                       | DSP_from_XADC/DSP_pipeline_generation[0].PEAK_AREA_DETECTORS/counter[0]_i_1_n_0                                                                                   | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG                                                       | DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/counter_area_detector[29]_i_1__0_n_0                                                                 | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                6 |             30 |         5.00 |
|  clk_IBUF_BUFG                                                       | DSP_from_XADC/DSP_pipeline_generation[2].PEAK_AREA_DETECTORS/counter[0]_i_1__1_n_0                                                                                | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG                                                       | DSP_from_XADC/DSP_pipeline_generation[1].PEAK_AREA_DETECTORS/counter[0]_i_1__0_n_0                                                                                | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG                                                       | DSP_from_XADC/DSP_pipeline_generation[2].PEAK_AREA_DETECTORS/counter_area_detector[29]_i_1__1_n_0                                                                 | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                9 |             30 |         3.33 |
|  clk_IBUF_BUFG                                                       | DSP_from_XADC/DSP_pipeline_generation[0].TRIGGER_RISING_EDGE/counter[0]_i_1__7_n_0                                                                                | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG                                                       | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/counter_area_detector[29]_i_1__2_n_0                                                                 | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                9 |             30 |         3.33 |
|  clk_IBUF_BUFG                                                       | DSP_from_XADC/DSP_pipeline_generation[3].TRIGGER_RISING_EDGE/counter[0]_i_1__10_n_0                                                                               | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG                                                       | DSP_from_XADC/DSP_pipeline_generation[2].TRIGGER_RISING_EDGE/counter[0]_i_1__9_n_0                                                                                | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG                                                       | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/counter[0]_i_1__2_n_0                                                                                | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG                                                       | WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/count0_0                                                                                                         | WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/count[31]_i_1_n_0                                      |                5 |             30 |         6.00 |
|  clk_IBUF_BUFG                                                       | TEST_UNIT/CK_pulse_generation[0].VISIBLE_PULSE_OUT_CK_IO/counter_reg[0]_i_1__7_n_0                                                                                | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG                                                       | TEST_UNIT/CK_pulse_generation[2].VISIBLE_PULSE_OUT_CK_IO/counter_reg[0]_i_1__9_n_0                                                                                | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG                                                       | TEST_UNIT/CK_pulse_generation[3].VISIBLE_PULSE_OUT_CK_IO/counter_reg[0]_i_1__10_n_0                                                                               | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG                                                       | TEST_UNIT/CK_pulse_generation[4].VISIBLE_PULSE_OUT_CK_IO/counter_reg[0]_i_1__6_n_0                                                                                | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG                                                       | DSP_from_XADC/DSP_pipeline_generation[1].TRIGGER_RISING_EDGE/counter[0]_i_1__8_n_0                                                                                | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG                                                       | TEST_UNIT/CK_pulse_generation[5].VISIBLE_PULSE_OUT_CK_IO/counter_reg[0]_i_1__11_n_0                                                                               | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG                                                       | TEST_UNIT/CK_pulse_generation[6].VISIBLE_PULSE_OUT_CK_IO/counter_reg[0]_i_1__12_n_0                                                                               | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG                                                       | TEST_UNIT/CK_pulse_generation[7].VISIBLE_PULSE_OUT_CK_IO/counter_reg[0]_i_1__13_n_0                                                                               | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG                                                       | TEST_UNIT/CK_pulse_generation[8].VISIBLE_PULSE_OUT_CK_IO/counter_reg[0]_i_1__14_n_0                                                                               | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG                                                       | TEST_UNIT/CK_pulse_generation[9].VISIBLE_PULSE_OUT_CK_IO/counter_reg[0]_i_1__15_n_0                                                                               | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG                                                       | TEST_UNIT/CK_pulse_generation[10].VISIBLE_PULSE_OUT_CK_IO/counter_reg[0]_i_1__16_n_0                                                                              | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG                                                       | TEST_UNIT/CK_pulse_generation[1].VISIBLE_PULSE_OUT_CK_IO/counter_reg[0]_i_1__8_n_0                                                                                | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                8 |             30 |         3.75 |
|  A_pulse[1]                                                          |                                                                                                                                                                   | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                9 |             31 |         3.44 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/Print_pulse_reg_0                                                                                                       |                                                                                                         |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG                                                       | DAQ_system/time_reg                                                                                                                                               | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/Print_pulse_reg_2                                                                                                       |                                                                                                         |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/Print_pulse_reg_3                                                                                                       |                                                                                                         |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/BINARY_BCD_AREA/Print_pulse_reg_1                                                                                                       |                                                                                                         |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                                                       | WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/busy_reg_0                                                                                                       | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/time_event_reg                                                                                                                          | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG                                                       | PRINT_DATA_VIA_UART_CABLE/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                          | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                                                       | DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter0                                                                    | DSP_from_XADC/DSP_pipeline_generation[0].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[20]_1 |               15 |             54 |         3.60 |
|  clk_IBUF_BUFG                                                       | DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter0                                                                    | DSP_from_XADC/DSP_pipeline_generation[1].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter_reg[20]_1 |               15 |             54 |         3.60 |
|  clk_IBUF_BUFG                                                       | DSP_from_XADC/DSP_pipeline_generation[2].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter0                                                                    | DSP_from_XADC/DSP_pipeline_generation[2].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/old_clk_slow_reg  |               15 |             54 |         3.60 |
|  clk_IBUF_BUFG                                                       | DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/counter0                                                                    | DSP_from_XADC/DSP_pipeline_generation[3].DC_BLOCKERS_MODULES/DIVISORE_FREQUENZA_100Hz/old_clk_slow_reg  |               15 |             54 |         3.60 |
|  A_pulse[0]                                                          |                                                                                                                                                                   | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |               18 |             62 |         3.44 |
| ~WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/o_CS_not_OBUF_BUFG |                                                                                                                                                                   | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |               18 |             62 |         3.44 |
|  clk_IBUF_BUFG                                                       |                                                                                                                                                                   |                                                                                                         |               76 |            137 |         1.80 |
|  clk_IBUF_BUFG                                                       |                                                                                                                                                                   | DSP_from_XADC/DSP_pipeline_generation[3].PEAK_AREA_DETECTORS/AR[0]                                      |              112 |            229 |         2.04 |
+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


