// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
// Date        : Sat May  9 01:34:31 2026
// Host        : NICHOLAS running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub
//               c:/selected_topics_hdmi/pyzq/hw/hw_proj/hw_proj.gen/sources_1/bd/video_out_pynq_z2/ip/video_out_pynq_z2_video_gray_live_0_0/video_out_pynq_z2_video_gray_live_0_0_stub.v
// Design      : video_out_pynq_z2_video_gray_live_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "video_gray_live,Vivado 2023.2" *)
module video_out_pynq_z2_video_gray_live_0_0(ap_clk, ap_rst_n, in_stream_TVALID, 
  in_stream_TREADY, in_stream_TDATA, in_stream_TDEST, in_stream_TKEEP, in_stream_TSTRB, 
  in_stream_TUSER, in_stream_TLAST, in_stream_TID, out_stream_TVALID, out_stream_TREADY, 
  out_stream_TDATA, out_stream_TDEST, out_stream_TKEEP, out_stream_TSTRB, out_stream_TUSER, 
  out_stream_TLAST, out_stream_TID, motion_count_out)
/* synthesis syn_black_box black_box_pad_pin="ap_rst_n,in_stream_TVALID,in_stream_TREADY,in_stream_TDATA[23:0],in_stream_TDEST[0:0],in_stream_TKEEP[2:0],in_stream_TSTRB[2:0],in_stream_TUSER[0:0],in_stream_TLAST[0:0],in_stream_TID[0:0],out_stream_TVALID,out_stream_TREADY,out_stream_TDATA[23:0],out_stream_TDEST[0:0],out_stream_TKEEP[2:0],out_stream_TSTRB[2:0],out_stream_TUSER[0:0],out_stream_TLAST[0:0],out_stream_TID[0:0],motion_count_out[31:0]" */
/* synthesis syn_force_seq_prim="ap_clk" */;
  input ap_clk /* synthesis syn_isclock = 1 */;
  input ap_rst_n;
  input in_stream_TVALID;
  output in_stream_TREADY;
  input [23:0]in_stream_TDATA;
  input [0:0]in_stream_TDEST;
  input [2:0]in_stream_TKEEP;
  input [2:0]in_stream_TSTRB;
  input [0:0]in_stream_TUSER;
  input [0:0]in_stream_TLAST;
  input [0:0]in_stream_TID;
  output out_stream_TVALID;
  input out_stream_TREADY;
  output [23:0]out_stream_TDATA;
  output [0:0]out_stream_TDEST;
  output [2:0]out_stream_TKEEP;
  output [2:0]out_stream_TSTRB;
  output [0:0]out_stream_TUSER;
  output [0:0]out_stream_TLAST;
  output [0:0]out_stream_TID;
  output [31:0]motion_count_out;
endmodule
