// megafunction wizard: %RAM: 1-PORT%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: altsyncram 

// ============================================================
// File Name: ram.v
// Megafunction Name(s):
// 			altsyncram
//
// Simulation Library Files(s):
// 			altera_mf
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 16.0.1 Build 218 06/01/2016 SJ Lite Edition
// ************************************************************


//Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
//Your use of Altera Corporation's design tools, logic functions 
//and other software and tools, and its AMPP partner logic 
//functions, and any output files from any of the foregoing 
//(including device programming or simulation files), and any 
//associated documentation or information are expressly subject 
//to the terms and conditions of the Altera Program License 
//Subscription Agreement, the Altera Quartus Prime License Agreement,
//the Altera MegaCore Function License Agreement, or other 
//applicable license agreement, including, without limitation, 
//that your use is for the sole purpose of programming logic 
//devices manufactured by Altera and sold by Altera or its 
//authorized distributors.  Please refer to the applicable 
//agreement for further details.


//altsyncram CLOCK_ENABLE_INPUT_A="BYPASS" CLOCK_ENABLE_OUTPUT_A="BYPASS" DEVICE_FAMILY="Cyclone IV E" ENABLE_RUNTIME_MOD="NO" NUMWORDS_A=65536 OPERATION_MODE="SINGLE_PORT" OUTDATA_ACLR_A="CLEAR0" OUTDATA_REG_A="UNREGISTERED" POWER_UP_UNINITIALIZED="FALSE" read_during_write_mode_port_a="DONT_CARE" WIDTH_A=16 WIDTH_BYTEENA_A=1 WIDTHAD_A=16 aclr0 address_a clock0 data_a q_a wren_a
//VERSION_BEGIN 16.0 cbx_altera_syncram_nd_impl 2016:06:01:18:06:41:SJ cbx_altsyncram 2016:06:01:18:06:41:SJ cbx_cycloneii 2016:06:01:18:06:41:SJ cbx_lpm_add_sub 2016:06:01:18:06:41:SJ cbx_lpm_compare 2016:06:01:18:06:41:SJ cbx_lpm_decode 2016:06:01:18:06:41:SJ cbx_lpm_mux 2016:06:01:18:06:41:SJ cbx_mgl 2016:06:01:18:07:45:SJ cbx_nadder 2016:06:01:18:06:41:SJ cbx_stratix 2016:06:01:18:06:41:SJ cbx_stratixii 2016:06:01:18:06:41:SJ cbx_stratixiii 2016:06:01:18:06:41:SJ cbx_stratixv 2016:06:01:18:06:41:SJ cbx_util_mgl 2016:06:01:18:06:41:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463



//lpm_decode DEVICE_FAMILY="Cyclone IV E" LPM_DECODES=8 LPM_WIDTH=3 data enable eq
//VERSION_BEGIN 16.0 cbx_cycloneii 2016:06:01:18:06:41:SJ cbx_lpm_add_sub 2016:06:01:18:06:41:SJ cbx_lpm_compare 2016:06:01:18:06:41:SJ cbx_lpm_decode 2016:06:01:18:06:41:SJ cbx_mgl 2016:06:01:18:07:45:SJ cbx_nadder 2016:06:01:18:06:41:SJ cbx_stratix 2016:06:01:18:06:41:SJ cbx_stratixii 2016:06:01:18:06:41:SJ  VERSION_END

//synthesis_resources = lut 8 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  ram_decode
	( 
	data,
	enable,
	eq) /* synthesis synthesis_clearbox=1 */;
	input   [2:0]  data;
	input   enable;
	output   [7:0]  eq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [2:0]  data;
	tri1   enable;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [2:0]  data_wire;
	wire  enable_wire;
	wire  [7:0]  eq_node;
	wire  [7:0]  eq_wire;
	wire  [3:0]  w_anode808w;
	wire  [3:0]  w_anode825w;
	wire  [3:0]  w_anode835w;
	wire  [3:0]  w_anode845w;
	wire  [3:0]  w_anode855w;
	wire  [3:0]  w_anode865w;
	wire  [3:0]  w_anode875w;
	wire  [3:0]  w_anode885w;

	assign
		data_wire = data,
		enable_wire = enable,
		eq = eq_node,
		eq_node = eq_wire[7:0],
		eq_wire = {w_anode885w[3], w_anode875w[3], w_anode865w[3], w_anode855w[3], w_anode845w[3], w_anode835w[3], w_anode825w[3], w_anode808w[3]},
		w_anode808w = {(w_anode808w[2] & (~ data_wire[2])), (w_anode808w[1] & (~ data_wire[1])), (w_anode808w[0] & (~ data_wire[0])), enable_wire},
		w_anode825w = {(w_anode825w[2] & (~ data_wire[2])), (w_anode825w[1] & (~ data_wire[1])), (w_anode825w[0] & data_wire[0]), enable_wire},
		w_anode835w = {(w_anode835w[2] & (~ data_wire[2])), (w_anode835w[1] & data_wire[1]), (w_anode835w[0] & (~ data_wire[0])), enable_wire},
		w_anode845w = {(w_anode845w[2] & (~ data_wire[2])), (w_anode845w[1] & data_wire[1]), (w_anode845w[0] & data_wire[0]), enable_wire},
		w_anode855w = {(w_anode855w[2] & data_wire[2]), (w_anode855w[1] & (~ data_wire[1])), (w_anode855w[0] & (~ data_wire[0])), enable_wire},
		w_anode865w = {(w_anode865w[2] & data_wire[2]), (w_anode865w[1] & (~ data_wire[1])), (w_anode865w[0] & data_wire[0]), enable_wire},
		w_anode875w = {(w_anode875w[2] & data_wire[2]), (w_anode875w[1] & data_wire[1]), (w_anode875w[0] & (~ data_wire[0])), enable_wire},
		w_anode885w = {(w_anode885w[2] & data_wire[2]), (w_anode885w[1] & data_wire[1]), (w_anode885w[0] & data_wire[0]), enable_wire};
endmodule //ram_decode


//lpm_decode DEVICE_FAMILY="Cyclone IV E" LPM_DECODES=8 LPM_WIDTH=3 data eq
//VERSION_BEGIN 16.0 cbx_cycloneii 2016:06:01:18:06:41:SJ cbx_lpm_add_sub 2016:06:01:18:06:41:SJ cbx_lpm_compare 2016:06:01:18:06:41:SJ cbx_lpm_decode 2016:06:01:18:06:41:SJ cbx_mgl 2016:06:01:18:07:45:SJ cbx_nadder 2016:06:01:18:06:41:SJ cbx_stratix 2016:06:01:18:06:41:SJ cbx_stratixii 2016:06:01:18:06:41:SJ  VERSION_END

//synthesis_resources = lut 8 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  ram_decode1
	( 
	data,
	eq) /* synthesis synthesis_clearbox=1 */;
	input   [2:0]  data;
	output   [7:0]  eq;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [2:0]  data;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [2:0]  data_wire;
	wire  [7:0]  eq_node;
	wire  [7:0]  eq_wire;
	wire  [3:0]  w_anode896w;
	wire  [3:0]  w_anode914w;
	wire  [3:0]  w_anode925w;
	wire  [3:0]  w_anode936w;
	wire  [3:0]  w_anode947w;
	wire  [3:0]  w_anode958w;
	wire  [3:0]  w_anode969w;
	wire  [3:0]  w_anode980w;

	assign
		data_wire = data,
		eq = eq_node,
		eq_node = eq_wire[7:0],
		eq_wire = {w_anode980w[3], w_anode969w[3], w_anode958w[3], w_anode947w[3], w_anode936w[3], w_anode925w[3], w_anode914w[3], w_anode896w[3]},
		w_anode896w = {(w_anode896w[2] & (~ data_wire[2])), (w_anode896w[1] & (~ data_wire[1])), (w_anode896w[0] & (~ data_wire[0])), 1'b1},
		w_anode914w = {(w_anode914w[2] & (~ data_wire[2])), (w_anode914w[1] & (~ data_wire[1])), (w_anode914w[0] & data_wire[0]), 1'b1},
		w_anode925w = {(w_anode925w[2] & (~ data_wire[2])), (w_anode925w[1] & data_wire[1]), (w_anode925w[0] & (~ data_wire[0])), 1'b1},
		w_anode936w = {(w_anode936w[2] & (~ data_wire[2])), (w_anode936w[1] & data_wire[1]), (w_anode936w[0] & data_wire[0]), 1'b1},
		w_anode947w = {(w_anode947w[2] & data_wire[2]), (w_anode947w[1] & (~ data_wire[1])), (w_anode947w[0] & (~ data_wire[0])), 1'b1},
		w_anode958w = {(w_anode958w[2] & data_wire[2]), (w_anode958w[1] & (~ data_wire[1])), (w_anode958w[0] & data_wire[0]), 1'b1},
		w_anode969w = {(w_anode969w[2] & data_wire[2]), (w_anode969w[1] & data_wire[1]), (w_anode969w[0] & (~ data_wire[0])), 1'b1},
		w_anode980w = {(w_anode980w[2] & data_wire[2]), (w_anode980w[1] & data_wire[1]), (w_anode980w[0] & data_wire[0]), 1'b1};
endmodule //ram_decode1


//lpm_mux DEVICE_FAMILY="Cyclone IV E" LPM_SIZE=8 LPM_WIDTH=16 LPM_WIDTHS=3 data result sel
//VERSION_BEGIN 16.0 cbx_lpm_mux 2016:06:01:18:06:41:SJ cbx_mgl 2016:06:01:18:07:45:SJ  VERSION_END

//synthesis_resources = lut 80 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  ram_mux
	( 
	data,
	result,
	sel) /* synthesis synthesis_clearbox=1 */;
	input   [127:0]  data;
	output   [15:0]  result;
	input   [2:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [127:0]  data;
	tri0   [2:0]  sel;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [15:0]  result_node;
	wire  [2:0]  sel_ffs_wire;
	wire  [2:0]  sel_node;
	wire  [7:0]  w_data1000w;
	wire  [3:0]  w_data1022w;
	wire  [3:0]  w_data1023w;
	wire  [7:0]  w_data1071w;
	wire  [3:0]  w_data1093w;
	wire  [3:0]  w_data1094w;
	wire  [7:0]  w_data1140w;
	wire  [3:0]  w_data1162w;
	wire  [3:0]  w_data1163w;
	wire  [7:0]  w_data1209w;
	wire  [3:0]  w_data1231w;
	wire  [3:0]  w_data1232w;
	wire  [7:0]  w_data1278w;
	wire  [3:0]  w_data1300w;
	wire  [3:0]  w_data1301w;
	wire  [7:0]  w_data1347w;
	wire  [3:0]  w_data1369w;
	wire  [3:0]  w_data1370w;
	wire  [7:0]  w_data1416w;
	wire  [3:0]  w_data1438w;
	wire  [3:0]  w_data1439w;
	wire  [7:0]  w_data1485w;
	wire  [3:0]  w_data1507w;
	wire  [3:0]  w_data1508w;
	wire  [7:0]  w_data1554w;
	wire  [3:0]  w_data1576w;
	wire  [3:0]  w_data1577w;
	wire  [7:0]  w_data1623w;
	wire  [3:0]  w_data1645w;
	wire  [3:0]  w_data1646w;
	wire  [7:0]  w_data1692w;
	wire  [3:0]  w_data1714w;
	wire  [3:0]  w_data1715w;
	wire  [7:0]  w_data1761w;
	wire  [3:0]  w_data1783w;
	wire  [3:0]  w_data1784w;
	wire  [7:0]  w_data1830w;
	wire  [3:0]  w_data1852w;
	wire  [3:0]  w_data1853w;
	wire  [7:0]  w_data1899w;
	wire  [3:0]  w_data1921w;
	wire  [3:0]  w_data1922w;
	wire  [7:0]  w_data1968w;
	wire  [3:0]  w_data1990w;
	wire  [3:0]  w_data1991w;
	wire  [7:0]  w_data2037w;
	wire  [3:0]  w_data2059w;
	wire  [3:0]  w_data2060w;
	wire  [1:0]  w_sel1024w;
	wire  [1:0]  w_sel1095w;
	wire  [1:0]  w_sel1164w;
	wire  [1:0]  w_sel1233w;
	wire  [1:0]  w_sel1302w;
	wire  [1:0]  w_sel1371w;
	wire  [1:0]  w_sel1440w;
	wire  [1:0]  w_sel1509w;
	wire  [1:0]  w_sel1578w;
	wire  [1:0]  w_sel1647w;
	wire  [1:0]  w_sel1716w;
	wire  [1:0]  w_sel1785w;
	wire  [1:0]  w_sel1854w;
	wire  [1:0]  w_sel1923w;
	wire  [1:0]  w_sel1992w;
	wire  [1:0]  w_sel2061w;

	assign
		result = result_node,
		result_node = {((sel_node[2] & (((w_data2060w[1] & w_sel2061w[0]) & (~ (((w_data2060w[0] & (~ w_sel2061w[1])) & (~ w_sel2061w[0])) | (w_sel2061w[1] & (w_sel2061w[0] | w_data2060w[2]))))) | ((((w_data2060w[0] & (~ w_sel2061w[1])) & (~ w_sel2061w[0])) | (w_sel2061w[1] & (w_sel2061w[0] | w_data2060w[2]))) & (w_data2060w[3] | (~ w_sel2061w[0]))))) | ((~ sel_node[2]) & (((w_data2059w[1] & w_sel2061w[0]) & (~ (((w_data2059w[0] & (~ w_sel2061w[1])) & (~ w_sel2061w[0])) | (w_sel2061w[1] & (w_sel2061w[0] | w_data2059w[2]))))) | ((((w_data2059w[0] & (~ w_sel2061w[1])) & (~ w_sel2061w[0])) | (w_sel2061w[1] & (w_sel2061w[0] | w_data2059w[2]))) & (w_data2059w[3] | (~ w_sel2061w[0])))))), ((sel_node[2] & (((w_data1991w[1] & w_sel1992w[0]) & (~ (((w_data1991w[0] & (~ w_sel1992w[1])) & (~ w_sel1992w[0])) | (w_sel1992w[1] & (w_sel1992w[0] | w_data1991w[2]))))) | ((((w_data1991w[0] & (~ w_sel1992w[1])) & (~ w_sel1992w[0])) | (w_sel1992w[1] & (w_sel1992w[0] | w_data1991w[2]))) & (w_data1991w[3] | (~ w_sel1992w[0]))))) | ((~ sel_node[2]) & (((w_data1990w[1] & w_sel1992w[0]) & (~ (((w_data1990w[0] & (~ w_sel1992w[1])) & (~ w_sel1992w[0])) | (w_sel1992w[1] & (w_sel1992w[0] | w_data1990w[2]))))) | ((((w_data1990w[0] & (~ w_sel1992w[1])) & (~ w_sel1992w[0])) | (w_sel1992w[1] & (w_sel1992w[0] | w_data1990w[2]))) & (w_data1990w[3] | (~ w_sel1992w[0])))))), ((sel_node[2] & (((w_data1922w[1] & w_sel1923w[0]) & (~ (((w_data1922w[0] & (~ w_sel1923w[1])) & (~ w_sel1923w[0])) | (w_sel1923w[1] & (w_sel1923w[0] | w_data1922w[2]))))) | ((((w_data1922w[0] & (~ w_sel1923w[1])) & (~ w_sel1923w[0])) | (w_sel1923w[1] & (w_sel1923w[0] | w_data1922w[2]))) & (w_data1922w[3] | (~ w_sel1923w[0]))))) | ((~ sel_node[2]) & (((w_data1921w[1] & w_sel1923w[0]) & (~ (((w_data1921w[0] & (~ w_sel1923w[1])) & (~ w_sel1923w[0])) | (w_sel1923w[1] & (w_sel1923w[0] | w_data1921w[2]))))) | ((((w_data1921w[0] & (~ w_sel1923w[1])) & (~ w_sel1923w[0])) | (w_sel1923w[1] & (w_sel1923w[0] | w_data1921w[2]))) & (w_data1921w[3] | (~ w_sel1923w[0])))))), ((sel_node[2] & (((w_data1853w[1]
 & w_sel1854w[0]) & (~ (((w_data1853w[0] & (~ w_sel1854w[1])) & (~ w_sel1854w[0])) | (w_sel1854w[1] & (w_sel1854w[0] | w_data1853w[2]))))) | ((((w_data1853w[0] & (~ w_sel1854w[1])) & (~ w_sel1854w[0])) | (w_sel1854w[1] & (w_sel1854w[0] | w_data1853w[2]))) & (w_data1853w[3] | (~ w_sel1854w[0]))))) | ((~ sel_node[2]) & (((w_data1852w[1] & w_sel1854w[0]) & (~ (((w_data1852w[0] & (~ w_sel1854w[1])) & (~ w_sel1854w[0])) | (w_sel1854w[1] & (w_sel1854w[0] | w_data1852w[2]))))) | ((((w_data1852w[0] & (~ w_sel1854w[1])) & (~ w_sel1854w[0])) | (w_sel1854w[1] & (w_sel1854w[0] | w_data1852w[2]))) & (w_data1852w[3] | (~ w_sel1854w[0])))))), ((sel_node[2] & (((w_data1784w[1] & w_sel1785w[0]) & (~ (((w_data1784w[0] & (~ w_sel1785w[1])) & (~ w_sel1785w[0])) | (w_sel1785w[1] & (w_sel1785w[0] | w_data1784w[2]))))) | ((((w_data1784w[0] & (~ w_sel1785w[1])) & (~ w_sel1785w[0])) | (w_sel1785w[1] & (w_sel1785w[0] | w_data1784w[2]))) & (w_data1784w[3] | (~ w_sel1785w[0]))))) | ((~ sel_node[2]) & (((w_data1783w[1] & w_sel1785w[0]) & (~ (((w_data1783w[0] & (~ w_sel1785w[1])) & (~ w_sel1785w[0])) | (w_sel1785w[1] & (w_sel1785w[0] | w_data1783w[2]))))) | ((((w_data1783w[0] & (~ w_sel1785w[1])) & (~ w_sel1785w[0])) | (w_sel1785w[1] & (w_sel1785w[0] | w_data1783w[2]))) & (w_data1783w[3] | (~ w_sel1785w[0])))))), ((sel_node[2] & (((w_data1715w[1] & w_sel1716w[0]) & (~ (((w_data1715w[0] & (~ w_sel1716w[1])) & (~ w_sel1716w[0])) | (w_sel1716w[1] & (w_sel1716w[0] | w_data1715w[2]))))) | ((((w_data1715w[0] & (~ w_sel1716w[1])) & (~ w_sel1716w[0])) | (w_sel1716w[1] & (w_sel1716w[0] | w_data1715w[2]))) & (w_data1715w[3] | (~ w_sel1716w[0]))))) | ((~ sel_node[2]) & (((w_data1714w[1] & w_sel1716w[0]) & (~ (((w_data1714w[0] & (~ w_sel1716w[1])) & (~ w_sel1716w[0])) | (w_sel1716w[1] & (w_sel1716w[0] | w_data1714w[2]))))) | ((((w_data1714w[0] & (~ w_sel1716w[1])) & (~ w_sel1716w[0])) | (w_sel1716w[1] & (w_sel1716w[0] | w_data1714w[2]))) & (w_data1714w[3] | (~ w_sel1716w[0])))))), ((sel_node[2] & (((w_data1646w[1] & w_sel1647w[0]) & (~ (((w_data1646w[0] 
& (~ w_sel1647w[1])) & (~ w_sel1647w[0])) | (w_sel1647w[1] & (w_sel1647w[0] | w_data1646w[2]))))) | ((((w_data1646w[0] & (~ w_sel1647w[1])) & (~ w_sel1647w[0])) | (w_sel1647w[1] & (w_sel1647w[0] | w_data1646w[2]))) & (w_data1646w[3] | (~ w_sel1647w[0]))))) | ((~ sel_node[2]) & (((w_data1645w[1] & w_sel1647w[0]) & (~ (((w_data1645w[0] & (~ w_sel1647w[1])) & (~ w_sel1647w[0])) | (w_sel1647w[1] & (w_sel1647w[0] | w_data1645w[2]))))) | ((((w_data1645w[0] & (~ w_sel1647w[1])) & (~ w_sel1647w[0])) | (w_sel1647w[1] & (w_sel1647w[0] | w_data1645w[2]))) & (w_data1645w[3] | (~ w_sel1647w[0])))))), ((sel_node[2] & (((w_data1577w[1] & w_sel1578w[0]) & (~ (((w_data1577w[0] & (~ w_sel1578w[1])) & (~ w_sel1578w[0])) | (w_sel1578w[1] & (w_sel1578w[0] | w_data1577w[2]))))) | ((((w_data1577w[0] & (~ w_sel1578w[1])) & (~ w_sel1578w[0])) | (w_sel1578w[1] & (w_sel1578w[0] | w_data1577w[2]))) & (w_data1577w[3] | (~ w_sel1578w[0]))))) | ((~ sel_node[2]) & (((w_data1576w[1] & w_sel1578w[0]) & (~ (((w_data1576w[0] & (~ w_sel1578w[1])) & (~ w_sel1578w[0])) | (w_sel1578w[1] & (w_sel1578w[0] | w_data1576w[2]))))) | ((((w_data1576w[0] & (~ w_sel1578w[1])) & (~ w_sel1578w[0])) | (w_sel1578w[1] & (w_sel1578w[0] | w_data1576w[2]))) & (w_data1576w[3] | (~ w_sel1578w[0])))))), ((sel_node[2] & (((w_data1508w[1] & w_sel1509w[0]) & (~ (((w_data1508w[0] & (~ w_sel1509w[1])) & (~ w_sel1509w[0])) | (w_sel1509w[1] & (w_sel1509w[0] | w_data1508w[2]))))) | ((((w_data1508w[0] & (~ w_sel1509w[1])) & (~ w_sel1509w[0])) | (w_sel1509w[1] & (w_sel1509w[0] | w_data1508w[2]))) & (w_data1508w[3] | (~ w_sel1509w[0]))))) | ((~ sel_node[2]) & (((w_data1507w[1] & w_sel1509w[0]) & (~ (((w_data1507w[0] & (~ w_sel1509w[1])) & (~ w_sel1509w[0])) | (w_sel1509w[1] & (w_sel1509w[0] | w_data1507w[2]))))) | ((((w_data1507w[0] & (~ w_sel1509w[1])) & (~ w_sel1509w[0])) | (w_sel1509w[1] & (w_sel1509w[0] | w_data1507w[2]))) & (w_data1507w[3] | (~ w_sel1509w[0])))))), ((sel_node[2] & (((w_data1439w[1] & w_sel1440w[0]) & (~ (((w_data1439w[0] & (~ w_sel1440w[1])) & (~ w_sel1440w[0]))
 | (w_sel1440w[1] & (w_sel1440w[0] | w_data1439w[2]))))) | ((((w_data1439w[0] & (~ w_sel1440w[1])) & (~ w_sel1440w[0])) | (w_sel1440w[1] & (w_sel1440w[0] | w_data1439w[2]))) & (w_data1439w[3] | (~ w_sel1440w[0]))))) | ((~ sel_node[2]) & (((w_data1438w[1] & w_sel1440w[0]) & (~ (((w_data1438w[0] & (~ w_sel1440w[1])) & (~ w_sel1440w[0])) | (w_sel1440w[1] & (w_sel1440w[0] | w_data1438w[2]))))) | ((((w_data1438w[0] & (~ w_sel1440w[1])) & (~ w_sel1440w[0])) | (w_sel1440w[1] & (w_sel1440w[0] | w_data1438w[2]))) & (w_data1438w[3] | (~ w_sel1440w[0])))))), ((sel_node[2] & (((w_data1370w[1] & w_sel1371w[0]) & (~ (((w_data1370w[0] & (~ w_sel1371w[1])) & (~ w_sel1371w[0])) | (w_sel1371w[1] & (w_sel1371w[0] | w_data1370w[2]))))) | ((((w_data1370w[0] & (~ w_sel1371w[1])) & (~ w_sel1371w[0])) | (w_sel1371w[1] & (w_sel1371w[0] | w_data1370w[2]))) & (w_data1370w[3] | (~ w_sel1371w[0]))))) | ((~ sel_node[2]) & (((w_data1369w[1] & w_sel1371w[0]) & (~ (((w_data1369w[0] & (~ w_sel1371w[1])) & (~ w_sel1371w[0])) | (w_sel1371w[1] & (w_sel1371w[0] | w_data1369w[2]))))) | ((((w_data1369w[0] & (~ w_sel1371w[1])) & (~ w_sel1371w[0])) | (w_sel1371w[1] & (w_sel1371w[0] | w_data1369w[2]))) & (w_data1369w[3] | (~ w_sel1371w[0])))))), ((sel_node[2] & (((w_data1301w[1] & w_sel1302w[0]) & (~ (((w_data1301w[0] & (~ w_sel1302w[1])) & (~ w_sel1302w[0])) | (w_sel1302w[1] & (w_sel1302w[0] | w_data1301w[2]))))) | ((((w_data1301w[0] & (~ w_sel1302w[1])) & (~ w_sel1302w[0])) | (w_sel1302w[1] & (w_sel1302w[0] | w_data1301w[2]))) & (w_data1301w[3] | (~ w_sel1302w[0]))))) | ((~ sel_node[2]) & (((w_data1300w[1] & w_sel1302w[0]) & (~ (((w_data1300w[0] & (~ w_sel1302w[1])) & (~ w_sel1302w[0])) | (w_sel1302w[1] & (w_sel1302w[0] | w_data1300w[2]))))) | ((((w_data1300w[0] & (~ w_sel1302w[1])) & (~ w_sel1302w[0])) | (w_sel1302w[1] & (w_sel1302w[0] | w_data1300w[2]))) & (w_data1300w[3] | (~ w_sel1302w[0])))))), ((sel_node[2] & (((w_data1232w[1] & w_sel1233w[0]) & (~ (((w_data1232w[0] & (~ w_sel1233w[1])) & (~ w_sel1233w[0])) | (w_sel1233w[1] & (w_sel1233w[0] | w_data1232w[2]
))))) | ((((w_data1232w[0] & (~ w_sel1233w[1])) & (~ w_sel1233w[0])) | (w_sel1233w[1] & (w_sel1233w[0] | w_data1232w[2]))) & (w_data1232w[3] | (~ w_sel1233w[0]))))) | ((~ sel_node[2]) & (((w_data1231w[1] & w_sel1233w[0]) & (~ (((w_data1231w[0] & (~ w_sel1233w[1])) & (~ w_sel1233w[0])) | (w_sel1233w[1] & (w_sel1233w[0] | w_data1231w[2]))))) | ((((w_data1231w[0] & (~ w_sel1233w[1])) & (~ w_sel1233w[0])) | (w_sel1233w[1] & (w_sel1233w[0] | w_data1231w[2]))) & (w_data1231w[3] | (~ w_sel1233w[0])))))), ((sel_node[2] & (((w_data1163w[1] & w_sel1164w[0]) & (~ (((w_data1163w[0] & (~ w_sel1164w[1])) & (~ w_sel1164w[0])) | (w_sel1164w[1] & (w_sel1164w[0] | w_data1163w[2]))))) | ((((w_data1163w[0] & (~ w_sel1164w[1])) & (~ w_sel1164w[0])) | (w_sel1164w[1] & (w_sel1164w[0] | w_data1163w[2]))) & (w_data1163w[3] | (~ w_sel1164w[0]))))) | ((~ sel_node[2]) & (((w_data1162w[1] & w_sel1164w[0]) & (~ (((w_data1162w[0] & (~ w_sel1164w[1])) & (~ w_sel1164w[0])) | (w_sel1164w[1] & (w_sel1164w[0] | w_data1162w[2]))))) | ((((w_data1162w[0] & (~ w_sel1164w[1])) & (~ w_sel1164w[0])) | (w_sel1164w[1] & (w_sel1164w[0] | w_data1162w[2]))) & (w_data1162w[3] | (~ w_sel1164w[0])))))), ((sel_node[2] & (((w_data1094w[1] & w_sel1095w[0]) & (~ (((w_data1094w[0] & (~ w_sel1095w[1])) & (~ w_sel1095w[0])) | (w_sel1095w[1] & (w_sel1095w[0] | w_data1094w[2]))))) | ((((w_data1094w[0] & (~ w_sel1095w[1])) & (~ w_sel1095w[0])) | (w_sel1095w[1] & (w_sel1095w[0] | w_data1094w[2]))) & (w_data1094w[3] | (~ w_sel1095w[0]))))) | ((~ sel_node[2]) & (((w_data1093w[1] & w_sel1095w[0]) & (~ (((w_data1093w[0] & (~ w_sel1095w[1])) & (~ w_sel1095w[0])) | (w_sel1095w[1] & (w_sel1095w[0] | w_data1093w[2]))))) | ((((w_data1093w[0] & (~ w_sel1095w[1])) & (~ w_sel1095w[0])) | (w_sel1095w[1] & (w_sel1095w[0] | w_data1093w[2]))) & (w_data1093w[3] | (~ w_sel1095w[0])))))), ((sel_node[2] & (((w_data1023w[1] & w_sel1024w[0]) & (~ (((w_data1023w[0] & (~ w_sel1024w[1])) & (~ w_sel1024w[0])) | (w_sel1024w[1] & (w_sel1024w[0] | w_data1023w[2]))))) | ((((w_data1023w[0] & (~ w_sel1024w[1]
)) & (~ w_sel1024w[0])) | (w_sel1024w[1] & (w_sel1024w[0] | w_data1023w[2]))) & (w_data1023w[3] | (~ w_sel1024w[0]))))) | ((~ sel_node[2]) & (((w_data1022w[1] & w_sel1024w[0]) & (~ (((w_data1022w[0] & (~ w_sel1024w[1])) & (~ w_sel1024w[0])) | (w_sel1024w[1] & (w_sel1024w[0] | w_data1022w[2]))))) | ((((w_data1022w[0] & (~ w_sel1024w[1])) & (~ w_sel1024w[0])) | (w_sel1024w[1] & (w_sel1024w[0] | w_data1022w[2]))) & (w_data1022w[3] | (~ w_sel1024w[0]))))))},
		sel_ffs_wire = {sel[2:0]},
		sel_node = {sel_ffs_wire[2], sel[1:0]},
		w_data1000w = {data[112], data[96], data[80], data[64], data[48], data[32], data[16], data[0]},
		w_data1022w = w_data1000w[3:0],
		w_data1023w = w_data1000w[7:4],
		w_data1071w = {data[113], data[97], data[81], data[65], data[49], data[33], data[17], data[1]},
		w_data1093w = w_data1071w[3:0],
		w_data1094w = w_data1071w[7:4],
		w_data1140w = {data[114], data[98], data[82], data[66], data[50], data[34], data[18], data[2]},
		w_data1162w = w_data1140w[3:0],
		w_data1163w = w_data1140w[7:4],
		w_data1209w = {data[115], data[99], data[83], data[67], data[51], data[35], data[19], data[3]},
		w_data1231w = w_data1209w[3:0],
		w_data1232w = w_data1209w[7:4],
		w_data1278w = {data[116], data[100], data[84], data[68], data[52], data[36], data[20], data[4]},
		w_data1300w = w_data1278w[3:0],
		w_data1301w = w_data1278w[7:4],
		w_data1347w = {data[117], data[101], data[85], data[69], data[53], data[37], data[21], data[5]},
		w_data1369w = w_data1347w[3:0],
		w_data1370w = w_data1347w[7:4],
		w_data1416w = {data[118], data[102], data[86], data[70], data[54], data[38], data[22], data[6]},
		w_data1438w = w_data1416w[3:0],
		w_data1439w = w_data1416w[7:4],
		w_data1485w = {data[119], data[103], data[87], data[71], data[55], data[39], data[23], data[7]},
		w_data1507w = w_data1485w[3:0],
		w_data1508w = w_data1485w[7:4],
		w_data1554w = {data[120], data[104], data[88], data[72], data[56], data[40], data[24], data[8]},
		w_data1576w = w_data1554w[3:0],
		w_data1577w = w_data1554w[7:4],
		w_data1623w = {data[121], data[105], data[89], data[73], data[57], data[41], data[25], data[9]},
		w_data1645w = w_data1623w[3:0],
		w_data1646w = w_data1623w[7:4],
		w_data1692w = {data[122], data[106], data[90], data[74], data[58], data[42], data[26], data[10]},
		w_data1714w = w_data1692w[3:0],
		w_data1715w = w_data1692w[7:4],
		w_data1761w = {data[123], data[107], data[91], data[75], data[59], data[43], data[27], data[11]},
		w_data1783w = w_data1761w[3:0],
		w_data1784w = w_data1761w[7:4],
		w_data1830w = {data[124], data[108], data[92], data[76], data[60], data[44], data[28], data[12]},
		w_data1852w = w_data1830w[3:0],
		w_data1853w = w_data1830w[7:4],
		w_data1899w = {data[125], data[109], data[93], data[77], data[61], data[45], data[29], data[13]},
		w_data1921w = w_data1899w[3:0],
		w_data1922w = w_data1899w[7:4],
		w_data1968w = {data[126], data[110], data[94], data[78], data[62], data[46], data[30], data[14]},
		w_data1990w = w_data1968w[3:0],
		w_data1991w = w_data1968w[7:4],
		w_data2037w = {data[127], data[111], data[95], data[79], data[63], data[47], data[31], data[15]},
		w_data2059w = w_data2037w[3:0],
		w_data2060w = w_data2037w[7:4],
		w_sel1024w = sel_node[1:0],
		w_sel1095w = sel_node[1:0],
		w_sel1164w = sel_node[1:0],
		w_sel1233w = sel_node[1:0],
		w_sel1302w = sel_node[1:0],
		w_sel1371w = sel_node[1:0],
		w_sel1440w = sel_node[1:0],
		w_sel1509w = sel_node[1:0],
		w_sel1578w = sel_node[1:0],
		w_sel1647w = sel_node[1:0],
		w_sel1716w = sel_node[1:0],
		w_sel1785w = sel_node[1:0],
		w_sel1854w = sel_node[1:0],
		w_sel1923w = sel_node[1:0],
		w_sel1992w = sel_node[1:0],
		w_sel2061w = sel_node[1:0];
endmodule //ram_mux

//synthesis_resources = lut 96 M9K 128 reg 3 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"OPTIMIZE_POWER_DURING_SYNTHESIS=NORMAL_COMPILATION"} *)
module  ram_altsyncram
	( 
	aclr0,
	address_a,
	clock0,
	data_a,
	q_a,
	wren_a) /* synthesis synthesis_clearbox=1 */;
	input   aclr0;
	input   [15:0]  address_a;
	input   clock0;
	input   [15:0]  data_a;
	output   [15:0]  q_a;
	input   wren_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   aclr0;
	tri1   clock0;
	tri1   [15:0]  data_a;
	tri0   wren_a;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	reg	[2:0]	address_reg_a;
	wire  [7:0]   wire_decode3_eq;
	wire  [7:0]   wire_rden_decode_eq;
	wire  [15:0]   wire_mux2_result;
	wire  [0:0]   wire_ram_block1a_0portadataout;
	wire  [0:0]   wire_ram_block1a_1portadataout;
	wire  [0:0]   wire_ram_block1a_2portadataout;
	wire  [0:0]   wire_ram_block1a_3portadataout;
	wire  [0:0]   wire_ram_block1a_4portadataout;
	wire  [0:0]   wire_ram_block1a_5portadataout;
	wire  [0:0]   wire_ram_block1a_6portadataout;
	wire  [0:0]   wire_ram_block1a_7portadataout;
	wire  [0:0]   wire_ram_block1a_8portadataout;
	wire  [0:0]   wire_ram_block1a_9portadataout;
	wire  [0:0]   wire_ram_block1a_10portadataout;
	wire  [0:0]   wire_ram_block1a_11portadataout;
	wire  [0:0]   wire_ram_block1a_12portadataout;
	wire  [0:0]   wire_ram_block1a_13portadataout;
	wire  [0:0]   wire_ram_block1a_14portadataout;
	wire  [0:0]   wire_ram_block1a_15portadataout;
	wire  [0:0]   wire_ram_block1a_16portadataout;
	wire  [0:0]   wire_ram_block1a_17portadataout;
	wire  [0:0]   wire_ram_block1a_18portadataout;
	wire  [0:0]   wire_ram_block1a_19portadataout;
	wire  [0:0]   wire_ram_block1a_20portadataout;
	wire  [0:0]   wire_ram_block1a_21portadataout;
	wire  [0:0]   wire_ram_block1a_22portadataout;
	wire  [0:0]   wire_ram_block1a_23portadataout;
	wire  [0:0]   wire_ram_block1a_24portadataout;
	wire  [0:0]   wire_ram_block1a_25portadataout;
	wire  [0:0]   wire_ram_block1a_26portadataout;
	wire  [0:0]   wire_ram_block1a_27portadataout;
	wire  [0:0]   wire_ram_block1a_28portadataout;
	wire  [0:0]   wire_ram_block1a_29portadataout;
	wire  [0:0]   wire_ram_block1a_30portadataout;
	wire  [0:0]   wire_ram_block1a_31portadataout;
	wire  [0:0]   wire_ram_block1a_32portadataout;
	wire  [0:0]   wire_ram_block1a_33portadataout;
	wire  [0:0]   wire_ram_block1a_34portadataout;
	wire  [0:0]   wire_ram_block1a_35portadataout;
	wire  [0:0]   wire_ram_block1a_36portadataout;
	wire  [0:0]   wire_ram_block1a_37portadataout;
	wire  [0:0]   wire_ram_block1a_38portadataout;
	wire  [0:0]   wire_ram_block1a_39portadataout;
	wire  [0:0]   wire_ram_block1a_40portadataout;
	wire  [0:0]   wire_ram_block1a_41portadataout;
	wire  [0:0]   wire_ram_block1a_42portadataout;
	wire  [0:0]   wire_ram_block1a_43portadataout;
	wire  [0:0]   wire_ram_block1a_44portadataout;
	wire  [0:0]   wire_ram_block1a_45portadataout;
	wire  [0:0]   wire_ram_block1a_46portadataout;
	wire  [0:0]   wire_ram_block1a_47portadataout;
	wire  [0:0]   wire_ram_block1a_48portadataout;
	wire  [0:0]   wire_ram_block1a_49portadataout;
	wire  [0:0]   wire_ram_block1a_50portadataout;
	wire  [0:0]   wire_ram_block1a_51portadataout;
	wire  [0:0]   wire_ram_block1a_52portadataout;
	wire  [0:0]   wire_ram_block1a_53portadataout;
	wire  [0:0]   wire_ram_block1a_54portadataout;
	wire  [0:0]   wire_ram_block1a_55portadataout;
	wire  [0:0]   wire_ram_block1a_56portadataout;
	wire  [0:0]   wire_ram_block1a_57portadataout;
	wire  [0:0]   wire_ram_block1a_58portadataout;
	wire  [0:0]   wire_ram_block1a_59portadataout;
	wire  [0:0]   wire_ram_block1a_60portadataout;
	wire  [0:0]   wire_ram_block1a_61portadataout;
	wire  [0:0]   wire_ram_block1a_62portadataout;
	wire  [0:0]   wire_ram_block1a_63portadataout;
	wire  [0:0]   wire_ram_block1a_64portadataout;
	wire  [0:0]   wire_ram_block1a_65portadataout;
	wire  [0:0]   wire_ram_block1a_66portadataout;
	wire  [0:0]   wire_ram_block1a_67portadataout;
	wire  [0:0]   wire_ram_block1a_68portadataout;
	wire  [0:0]   wire_ram_block1a_69portadataout;
	wire  [0:0]   wire_ram_block1a_70portadataout;
	wire  [0:0]   wire_ram_block1a_71portadataout;
	wire  [0:0]   wire_ram_block1a_72portadataout;
	wire  [0:0]   wire_ram_block1a_73portadataout;
	wire  [0:0]   wire_ram_block1a_74portadataout;
	wire  [0:0]   wire_ram_block1a_75portadataout;
	wire  [0:0]   wire_ram_block1a_76portadataout;
	wire  [0:0]   wire_ram_block1a_77portadataout;
	wire  [0:0]   wire_ram_block1a_78portadataout;
	wire  [0:0]   wire_ram_block1a_79portadataout;
	wire  [0:0]   wire_ram_block1a_80portadataout;
	wire  [0:0]   wire_ram_block1a_81portadataout;
	wire  [0:0]   wire_ram_block1a_82portadataout;
	wire  [0:0]   wire_ram_block1a_83portadataout;
	wire  [0:0]   wire_ram_block1a_84portadataout;
	wire  [0:0]   wire_ram_block1a_85portadataout;
	wire  [0:0]   wire_ram_block1a_86portadataout;
	wire  [0:0]   wire_ram_block1a_87portadataout;
	wire  [0:0]   wire_ram_block1a_88portadataout;
	wire  [0:0]   wire_ram_block1a_89portadataout;
	wire  [0:0]   wire_ram_block1a_90portadataout;
	wire  [0:0]   wire_ram_block1a_91portadataout;
	wire  [0:0]   wire_ram_block1a_92portadataout;
	wire  [0:0]   wire_ram_block1a_93portadataout;
	wire  [0:0]   wire_ram_block1a_94portadataout;
	wire  [0:0]   wire_ram_block1a_95portadataout;
	wire  [0:0]   wire_ram_block1a_96portadataout;
	wire  [0:0]   wire_ram_block1a_97portadataout;
	wire  [0:0]   wire_ram_block1a_98portadataout;
	wire  [0:0]   wire_ram_block1a_99portadataout;
	wire  [0:0]   wire_ram_block1a_100portadataout;
	wire  [0:0]   wire_ram_block1a_101portadataout;
	wire  [0:0]   wire_ram_block1a_102portadataout;
	wire  [0:0]   wire_ram_block1a_103portadataout;
	wire  [0:0]   wire_ram_block1a_104portadataout;
	wire  [0:0]   wire_ram_block1a_105portadataout;
	wire  [0:0]   wire_ram_block1a_106portadataout;
	wire  [0:0]   wire_ram_block1a_107portadataout;
	wire  [0:0]   wire_ram_block1a_108portadataout;
	wire  [0:0]   wire_ram_block1a_109portadataout;
	wire  [0:0]   wire_ram_block1a_110portadataout;
	wire  [0:0]   wire_ram_block1a_111portadataout;
	wire  [0:0]   wire_ram_block1a_112portadataout;
	wire  [0:0]   wire_ram_block1a_113portadataout;
	wire  [0:0]   wire_ram_block1a_114portadataout;
	wire  [0:0]   wire_ram_block1a_115portadataout;
	wire  [0:0]   wire_ram_block1a_116portadataout;
	wire  [0:0]   wire_ram_block1a_117portadataout;
	wire  [0:0]   wire_ram_block1a_118portadataout;
	wire  [0:0]   wire_ram_block1a_119portadataout;
	wire  [0:0]   wire_ram_block1a_120portadataout;
	wire  [0:0]   wire_ram_block1a_121portadataout;
	wire  [0:0]   wire_ram_block1a_122portadataout;
	wire  [0:0]   wire_ram_block1a_123portadataout;
	wire  [0:0]   wire_ram_block1a_124portadataout;
	wire  [0:0]   wire_ram_block1a_125portadataout;
	wire  [0:0]   wire_ram_block1a_126portadataout;
	wire  [0:0]   wire_ram_block1a_127portadataout;
	wire  [2:0]  address_a_sel;
	wire  [15:0]  address_a_wire;
	wire  [2:0]  rden_decode_addr_sel_a;

	// synopsys translate_off
	initial
		address_reg_a = 0;
	// synopsys translate_on
	always @ ( posedge clock0)
		  address_reg_a <= address_a_sel;
	ram_decode   decode3
	( 
	.data(address_a_wire[15:13]),
	.enable(wren_a),
	.eq(wire_decode3_eq));
	ram_decode1   rden_decode
	( 
	.data(rden_decode_addr_sel_a),
	.eq(wire_rden_decode_eq));
	ram_mux   mux2
	( 
	.data({wire_ram_block1a_127portadataout[0], wire_ram_block1a_126portadataout[0], wire_ram_block1a_125portadataout[0], wire_ram_block1a_124portadataout[0], wire_ram_block1a_123portadataout[0], wire_ram_block1a_122portadataout[0], wire_ram_block1a_121portadataout[0], wire_ram_block1a_120portadataout[0], wire_ram_block1a_119portadataout[0], wire_ram_block1a_118portadataout[0], wire_ram_block1a_117portadataout[0], wire_ram_block1a_116portadataout[0], wire_ram_block1a_115portadataout[0], wire_ram_block1a_114portadataout[0], wire_ram_block1a_113portadataout[0], wire_ram_block1a_112portadataout[0], wire_ram_block1a_111portadataout[0], wire_ram_block1a_110portadataout[0], wire_ram_block1a_109portadataout[0], wire_ram_block1a_108portadataout[0], wire_ram_block1a_107portadataout[0], wire_ram_block1a_106portadataout[0], wire_ram_block1a_105portadataout[0], wire_ram_block1a_104portadataout[0], wire_ram_block1a_103portadataout[0], wire_ram_block1a_102portadataout[0], wire_ram_block1a_101portadataout[0], wire_ram_block1a_100portadataout[0], wire_ram_block1a_99portadataout[0], wire_ram_block1a_98portadataout[0], wire_ram_block1a_97portadataout[0], wire_ram_block1a_96portadataout[0], wire_ram_block1a_95portadataout[0], wire_ram_block1a_94portadataout[0], wire_ram_block1a_93portadataout[0], wire_ram_block1a_92portadataout[0], wire_ram_block1a_91portadataout[0], wire_ram_block1a_90portadataout[0], wire_ram_block1a_89portadataout[0], wire_ram_block1a_88portadataout[0], wire_ram_block1a_87portadataout[0], wire_ram_block1a_86portadataout[0], wire_ram_block1a_85portadataout[0], wire_ram_block1a_84portadataout[0], wire_ram_block1a_83portadataout[0], wire_ram_block1a_82portadataout[0], wire_ram_block1a_81portadataout[0], wire_ram_block1a_80portadataout[0], wire_ram_block1a_79portadataout[0], wire_ram_block1a_78portadataout[0], wire_ram_block1a_77portadataout[0], wire_ram_block1a_76portadataout[0], wire_ram_block1a_75portadataout[0], wire_ram_block1a_74portadataout[0], wire_ram_block1a_73portadataout[0], wire_ram_block1a_72portadataout[0]
, wire_ram_block1a_71portadataout[0], wire_ram_block1a_70portadataout[0], wire_ram_block1a_69portadataout[0], wire_ram_block1a_68portadataout[0], wire_ram_block1a_67portadataout[0], wire_ram_block1a_66portadataout[0], wire_ram_block1a_65portadataout[0], wire_ram_block1a_64portadataout[0], wire_ram_block1a_63portadataout[0], wire_ram_block1a_62portadataout[0], wire_ram_block1a_61portadataout[0], wire_ram_block1a_60portadataout[0], wire_ram_block1a_59portadataout[0], wire_ram_block1a_58portadataout[0], wire_ram_block1a_57portadataout[0], wire_ram_block1a_56portadataout[0], wire_ram_block1a_55portadataout[0], wire_ram_block1a_54portadataout[0], wire_ram_block1a_53portadataout[0], wire_ram_block1a_52portadataout[0], wire_ram_block1a_51portadataout[0], wire_ram_block1a_50portadataout[0], wire_ram_block1a_49portadataout[0], wire_ram_block1a_48portadataout[0], wire_ram_block1a_47portadataout[0], wire_ram_block1a_46portadataout[0], wire_ram_block1a_45portadataout[0], wire_ram_block1a_44portadataout[0], wire_ram_block1a_43portadataout[0], wire_ram_block1a_42portadataout[0], wire_ram_block1a_41portadataout[0], wire_ram_block1a_40portadataout[0], wire_ram_block1a_39portadataout[0], wire_ram_block1a_38portadataout[0], wire_ram_block1a_37portadataout[0], wire_ram_block1a_36portadataout[0], wire_ram_block1a_35portadataout[0], wire_ram_block1a_34portadataout[0], wire_ram_block1a_33portadataout[0], wire_ram_block1a_32portadataout[0], wire_ram_block1a_31portadataout[0], wire_ram_block1a_30portadataout[0], wire_ram_block1a_29portadataout[0], wire_ram_block1a_28portadataout[0], wire_ram_block1a_27portadataout[0], wire_ram_block1a_26portadataout[0], wire_ram_block1a_25portadataout[0], wire_ram_block1a_24portadataout[0], wire_ram_block1a_23portadataout[0], wire_ram_block1a_22portadataout[0], wire_ram_block1a_21portadataout[0], wire_ram_block1a_20portadataout[0], wire_ram_block1a_19portadataout[0], wire_ram_block1a_18portadataout[0], wire_ram_block1a_17portadataout[0], wire_ram_block1a_16portadataout[0], wire_ram_block1a_15portadataout[0]
, wire_ram_block1a_14portadataout[0], wire_ram_block1a_13portadataout[0], wire_ram_block1a_12portadataout[0], wire_ram_block1a_11portadataout[0], wire_ram_block1a_10portadataout[0], wire_ram_block1a_9portadataout[0], wire_ram_block1a_8portadataout[0], wire_ram_block1a_7portadataout[0], wire_ram_block1a_6portadataout[0], wire_ram_block1a_5portadataout[0], wire_ram_block1a_4portadataout[0], wire_ram_block1a_3portadataout[0], wire_ram_block1a_2portadataout[0], wire_ram_block1a_1portadataout[0], wire_ram_block1a_0portadataout[0]}),
	.result(wire_mux2_result),
	.sel(address_reg_a));
	cycloneive_ram_block   ram_block1a_0
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_0portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_0.clk0_core_clock_enable = "ena0",
		ram_block1a_0.clk0_input_clock_enable = "none",
		ram_block1a_0.connectivity_checking = "OFF",
		ram_block1a_0.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_0.operation_mode = "single_port",
		ram_block1a_0.port_a_address_width = 13,
		ram_block1a_0.port_a_byte_enable_mask_width = 1,
		ram_block1a_0.port_a_byte_size = 1,
		ram_block1a_0.port_a_data_out_clear = "clear0",
		ram_block1a_0.port_a_data_out_clock = "none",
		ram_block1a_0.port_a_data_width = 1,
		ram_block1a_0.port_a_first_address = 0,
		ram_block1a_0.port_a_first_bit_number = 0,
		ram_block1a_0.port_a_last_address = 8191,
		ram_block1a_0.port_a_logical_ram_depth = 65536,
		ram_block1a_0.port_a_logical_ram_width = 16,
		ram_block1a_0.power_up_uninitialized = "false",
		ram_block1a_0.ram_block_type = "AUTO",
		ram_block1a_0.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_1
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_1portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_1.clk0_core_clock_enable = "ena0",
		ram_block1a_1.clk0_input_clock_enable = "none",
		ram_block1a_1.connectivity_checking = "OFF",
		ram_block1a_1.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_1.operation_mode = "single_port",
		ram_block1a_1.port_a_address_width = 13,
		ram_block1a_1.port_a_byte_enable_mask_width = 1,
		ram_block1a_1.port_a_byte_size = 1,
		ram_block1a_1.port_a_data_out_clear = "clear0",
		ram_block1a_1.port_a_data_out_clock = "none",
		ram_block1a_1.port_a_data_width = 1,
		ram_block1a_1.port_a_first_address = 0,
		ram_block1a_1.port_a_first_bit_number = 1,
		ram_block1a_1.port_a_last_address = 8191,
		ram_block1a_1.port_a_logical_ram_depth = 65536,
		ram_block1a_1.port_a_logical_ram_width = 16,
		ram_block1a_1.power_up_uninitialized = "false",
		ram_block1a_1.ram_block_type = "AUTO",
		ram_block1a_1.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_2
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_2portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_2.clk0_core_clock_enable = "ena0",
		ram_block1a_2.clk0_input_clock_enable = "none",
		ram_block1a_2.connectivity_checking = "OFF",
		ram_block1a_2.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_2.operation_mode = "single_port",
		ram_block1a_2.port_a_address_width = 13,
		ram_block1a_2.port_a_byte_enable_mask_width = 1,
		ram_block1a_2.port_a_byte_size = 1,
		ram_block1a_2.port_a_data_out_clear = "clear0",
		ram_block1a_2.port_a_data_out_clock = "none",
		ram_block1a_2.port_a_data_width = 1,
		ram_block1a_2.port_a_first_address = 0,
		ram_block1a_2.port_a_first_bit_number = 2,
		ram_block1a_2.port_a_last_address = 8191,
		ram_block1a_2.port_a_logical_ram_depth = 65536,
		ram_block1a_2.port_a_logical_ram_width = 16,
		ram_block1a_2.power_up_uninitialized = "false",
		ram_block1a_2.ram_block_type = "AUTO",
		ram_block1a_2.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_3
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_3portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_3.clk0_core_clock_enable = "ena0",
		ram_block1a_3.clk0_input_clock_enable = "none",
		ram_block1a_3.connectivity_checking = "OFF",
		ram_block1a_3.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_3.operation_mode = "single_port",
		ram_block1a_3.port_a_address_width = 13,
		ram_block1a_3.port_a_byte_enable_mask_width = 1,
		ram_block1a_3.port_a_byte_size = 1,
		ram_block1a_3.port_a_data_out_clear = "clear0",
		ram_block1a_3.port_a_data_out_clock = "none",
		ram_block1a_3.port_a_data_width = 1,
		ram_block1a_3.port_a_first_address = 0,
		ram_block1a_3.port_a_first_bit_number = 3,
		ram_block1a_3.port_a_last_address = 8191,
		ram_block1a_3.port_a_logical_ram_depth = 65536,
		ram_block1a_3.port_a_logical_ram_width = 16,
		ram_block1a_3.power_up_uninitialized = "false",
		ram_block1a_3.ram_block_type = "AUTO",
		ram_block1a_3.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_4
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_4portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_4.clk0_core_clock_enable = "ena0",
		ram_block1a_4.clk0_input_clock_enable = "none",
		ram_block1a_4.connectivity_checking = "OFF",
		ram_block1a_4.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_4.operation_mode = "single_port",
		ram_block1a_4.port_a_address_width = 13,
		ram_block1a_4.port_a_byte_enable_mask_width = 1,
		ram_block1a_4.port_a_byte_size = 1,
		ram_block1a_4.port_a_data_out_clear = "clear0",
		ram_block1a_4.port_a_data_out_clock = "none",
		ram_block1a_4.port_a_data_width = 1,
		ram_block1a_4.port_a_first_address = 0,
		ram_block1a_4.port_a_first_bit_number = 4,
		ram_block1a_4.port_a_last_address = 8191,
		ram_block1a_4.port_a_logical_ram_depth = 65536,
		ram_block1a_4.port_a_logical_ram_width = 16,
		ram_block1a_4.power_up_uninitialized = "false",
		ram_block1a_4.ram_block_type = "AUTO",
		ram_block1a_4.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_5
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_5portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_5.clk0_core_clock_enable = "ena0",
		ram_block1a_5.clk0_input_clock_enable = "none",
		ram_block1a_5.connectivity_checking = "OFF",
		ram_block1a_5.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_5.operation_mode = "single_port",
		ram_block1a_5.port_a_address_width = 13,
		ram_block1a_5.port_a_byte_enable_mask_width = 1,
		ram_block1a_5.port_a_byte_size = 1,
		ram_block1a_5.port_a_data_out_clear = "clear0",
		ram_block1a_5.port_a_data_out_clock = "none",
		ram_block1a_5.port_a_data_width = 1,
		ram_block1a_5.port_a_first_address = 0,
		ram_block1a_5.port_a_first_bit_number = 5,
		ram_block1a_5.port_a_last_address = 8191,
		ram_block1a_5.port_a_logical_ram_depth = 65536,
		ram_block1a_5.port_a_logical_ram_width = 16,
		ram_block1a_5.power_up_uninitialized = "false",
		ram_block1a_5.ram_block_type = "AUTO",
		ram_block1a_5.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_6
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_6portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_6.clk0_core_clock_enable = "ena0",
		ram_block1a_6.clk0_input_clock_enable = "none",
		ram_block1a_6.connectivity_checking = "OFF",
		ram_block1a_6.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_6.operation_mode = "single_port",
		ram_block1a_6.port_a_address_width = 13,
		ram_block1a_6.port_a_byte_enable_mask_width = 1,
		ram_block1a_6.port_a_byte_size = 1,
		ram_block1a_6.port_a_data_out_clear = "clear0",
		ram_block1a_6.port_a_data_out_clock = "none",
		ram_block1a_6.port_a_data_width = 1,
		ram_block1a_6.port_a_first_address = 0,
		ram_block1a_6.port_a_first_bit_number = 6,
		ram_block1a_6.port_a_last_address = 8191,
		ram_block1a_6.port_a_logical_ram_depth = 65536,
		ram_block1a_6.port_a_logical_ram_width = 16,
		ram_block1a_6.power_up_uninitialized = "false",
		ram_block1a_6.ram_block_type = "AUTO",
		ram_block1a_6.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_7
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_7portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_7.clk0_core_clock_enable = "ena0",
		ram_block1a_7.clk0_input_clock_enable = "none",
		ram_block1a_7.connectivity_checking = "OFF",
		ram_block1a_7.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_7.operation_mode = "single_port",
		ram_block1a_7.port_a_address_width = 13,
		ram_block1a_7.port_a_byte_enable_mask_width = 1,
		ram_block1a_7.port_a_byte_size = 1,
		ram_block1a_7.port_a_data_out_clear = "clear0",
		ram_block1a_7.port_a_data_out_clock = "none",
		ram_block1a_7.port_a_data_width = 1,
		ram_block1a_7.port_a_first_address = 0,
		ram_block1a_7.port_a_first_bit_number = 7,
		ram_block1a_7.port_a_last_address = 8191,
		ram_block1a_7.port_a_logical_ram_depth = 65536,
		ram_block1a_7.port_a_logical_ram_width = 16,
		ram_block1a_7.power_up_uninitialized = "false",
		ram_block1a_7.ram_block_type = "AUTO",
		ram_block1a_7.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_8
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[8]}),
	.portadataout(wire_ram_block1a_8portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_8.clk0_core_clock_enable = "ena0",
		ram_block1a_8.clk0_input_clock_enable = "none",
		ram_block1a_8.connectivity_checking = "OFF",
		ram_block1a_8.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_8.operation_mode = "single_port",
		ram_block1a_8.port_a_address_width = 13,
		ram_block1a_8.port_a_byte_enable_mask_width = 1,
		ram_block1a_8.port_a_byte_size = 1,
		ram_block1a_8.port_a_data_out_clear = "clear0",
		ram_block1a_8.port_a_data_out_clock = "none",
		ram_block1a_8.port_a_data_width = 1,
		ram_block1a_8.port_a_first_address = 0,
		ram_block1a_8.port_a_first_bit_number = 8,
		ram_block1a_8.port_a_last_address = 8191,
		ram_block1a_8.port_a_logical_ram_depth = 65536,
		ram_block1a_8.port_a_logical_ram_width = 16,
		ram_block1a_8.power_up_uninitialized = "false",
		ram_block1a_8.ram_block_type = "AUTO",
		ram_block1a_8.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_9
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[9]}),
	.portadataout(wire_ram_block1a_9portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_9.clk0_core_clock_enable = "ena0",
		ram_block1a_9.clk0_input_clock_enable = "none",
		ram_block1a_9.connectivity_checking = "OFF",
		ram_block1a_9.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_9.operation_mode = "single_port",
		ram_block1a_9.port_a_address_width = 13,
		ram_block1a_9.port_a_byte_enable_mask_width = 1,
		ram_block1a_9.port_a_byte_size = 1,
		ram_block1a_9.port_a_data_out_clear = "clear0",
		ram_block1a_9.port_a_data_out_clock = "none",
		ram_block1a_9.port_a_data_width = 1,
		ram_block1a_9.port_a_first_address = 0,
		ram_block1a_9.port_a_first_bit_number = 9,
		ram_block1a_9.port_a_last_address = 8191,
		ram_block1a_9.port_a_logical_ram_depth = 65536,
		ram_block1a_9.port_a_logical_ram_width = 16,
		ram_block1a_9.power_up_uninitialized = "false",
		ram_block1a_9.ram_block_type = "AUTO",
		ram_block1a_9.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_10
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[10]}),
	.portadataout(wire_ram_block1a_10portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_10.clk0_core_clock_enable = "ena0",
		ram_block1a_10.clk0_input_clock_enable = "none",
		ram_block1a_10.connectivity_checking = "OFF",
		ram_block1a_10.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_10.operation_mode = "single_port",
		ram_block1a_10.port_a_address_width = 13,
		ram_block1a_10.port_a_byte_enable_mask_width = 1,
		ram_block1a_10.port_a_byte_size = 1,
		ram_block1a_10.port_a_data_out_clear = "clear0",
		ram_block1a_10.port_a_data_out_clock = "none",
		ram_block1a_10.port_a_data_width = 1,
		ram_block1a_10.port_a_first_address = 0,
		ram_block1a_10.port_a_first_bit_number = 10,
		ram_block1a_10.port_a_last_address = 8191,
		ram_block1a_10.port_a_logical_ram_depth = 65536,
		ram_block1a_10.port_a_logical_ram_width = 16,
		ram_block1a_10.power_up_uninitialized = "false",
		ram_block1a_10.ram_block_type = "AUTO",
		ram_block1a_10.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_11
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[11]}),
	.portadataout(wire_ram_block1a_11portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_11.clk0_core_clock_enable = "ena0",
		ram_block1a_11.clk0_input_clock_enable = "none",
		ram_block1a_11.connectivity_checking = "OFF",
		ram_block1a_11.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_11.operation_mode = "single_port",
		ram_block1a_11.port_a_address_width = 13,
		ram_block1a_11.port_a_byte_enable_mask_width = 1,
		ram_block1a_11.port_a_byte_size = 1,
		ram_block1a_11.port_a_data_out_clear = "clear0",
		ram_block1a_11.port_a_data_out_clock = "none",
		ram_block1a_11.port_a_data_width = 1,
		ram_block1a_11.port_a_first_address = 0,
		ram_block1a_11.port_a_first_bit_number = 11,
		ram_block1a_11.port_a_last_address = 8191,
		ram_block1a_11.port_a_logical_ram_depth = 65536,
		ram_block1a_11.port_a_logical_ram_width = 16,
		ram_block1a_11.power_up_uninitialized = "false",
		ram_block1a_11.ram_block_type = "AUTO",
		ram_block1a_11.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_12
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[12]}),
	.portadataout(wire_ram_block1a_12portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_12.clk0_core_clock_enable = "ena0",
		ram_block1a_12.clk0_input_clock_enable = "none",
		ram_block1a_12.connectivity_checking = "OFF",
		ram_block1a_12.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_12.operation_mode = "single_port",
		ram_block1a_12.port_a_address_width = 13,
		ram_block1a_12.port_a_byte_enable_mask_width = 1,
		ram_block1a_12.port_a_byte_size = 1,
		ram_block1a_12.port_a_data_out_clear = "clear0",
		ram_block1a_12.port_a_data_out_clock = "none",
		ram_block1a_12.port_a_data_width = 1,
		ram_block1a_12.port_a_first_address = 0,
		ram_block1a_12.port_a_first_bit_number = 12,
		ram_block1a_12.port_a_last_address = 8191,
		ram_block1a_12.port_a_logical_ram_depth = 65536,
		ram_block1a_12.port_a_logical_ram_width = 16,
		ram_block1a_12.power_up_uninitialized = "false",
		ram_block1a_12.ram_block_type = "AUTO",
		ram_block1a_12.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_13
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[13]}),
	.portadataout(wire_ram_block1a_13portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_13.clk0_core_clock_enable = "ena0",
		ram_block1a_13.clk0_input_clock_enable = "none",
		ram_block1a_13.connectivity_checking = "OFF",
		ram_block1a_13.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_13.operation_mode = "single_port",
		ram_block1a_13.port_a_address_width = 13,
		ram_block1a_13.port_a_byte_enable_mask_width = 1,
		ram_block1a_13.port_a_byte_size = 1,
		ram_block1a_13.port_a_data_out_clear = "clear0",
		ram_block1a_13.port_a_data_out_clock = "none",
		ram_block1a_13.port_a_data_width = 1,
		ram_block1a_13.port_a_first_address = 0,
		ram_block1a_13.port_a_first_bit_number = 13,
		ram_block1a_13.port_a_last_address = 8191,
		ram_block1a_13.port_a_logical_ram_depth = 65536,
		ram_block1a_13.port_a_logical_ram_width = 16,
		ram_block1a_13.power_up_uninitialized = "false",
		ram_block1a_13.ram_block_type = "AUTO",
		ram_block1a_13.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_14
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[14]}),
	.portadataout(wire_ram_block1a_14portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_14.clk0_core_clock_enable = "ena0",
		ram_block1a_14.clk0_input_clock_enable = "none",
		ram_block1a_14.connectivity_checking = "OFF",
		ram_block1a_14.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_14.operation_mode = "single_port",
		ram_block1a_14.port_a_address_width = 13,
		ram_block1a_14.port_a_byte_enable_mask_width = 1,
		ram_block1a_14.port_a_byte_size = 1,
		ram_block1a_14.port_a_data_out_clear = "clear0",
		ram_block1a_14.port_a_data_out_clock = "none",
		ram_block1a_14.port_a_data_width = 1,
		ram_block1a_14.port_a_first_address = 0,
		ram_block1a_14.port_a_first_bit_number = 14,
		ram_block1a_14.port_a_last_address = 8191,
		ram_block1a_14.port_a_logical_ram_depth = 65536,
		ram_block1a_14.port_a_logical_ram_width = 16,
		ram_block1a_14.power_up_uninitialized = "false",
		ram_block1a_14.ram_block_type = "AUTO",
		ram_block1a_14.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_15
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[0]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[15]}),
	.portadataout(wire_ram_block1a_15portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[0]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_15.clk0_core_clock_enable = "ena0",
		ram_block1a_15.clk0_input_clock_enable = "none",
		ram_block1a_15.connectivity_checking = "OFF",
		ram_block1a_15.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_15.operation_mode = "single_port",
		ram_block1a_15.port_a_address_width = 13,
		ram_block1a_15.port_a_byte_enable_mask_width = 1,
		ram_block1a_15.port_a_byte_size = 1,
		ram_block1a_15.port_a_data_out_clear = "clear0",
		ram_block1a_15.port_a_data_out_clock = "none",
		ram_block1a_15.port_a_data_width = 1,
		ram_block1a_15.port_a_first_address = 0,
		ram_block1a_15.port_a_first_bit_number = 15,
		ram_block1a_15.port_a_last_address = 8191,
		ram_block1a_15.port_a_logical_ram_depth = 65536,
		ram_block1a_15.port_a_logical_ram_width = 16,
		ram_block1a_15.power_up_uninitialized = "false",
		ram_block1a_15.ram_block_type = "AUTO",
		ram_block1a_15.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_16
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_16portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_16.clk0_core_clock_enable = "ena0",
		ram_block1a_16.clk0_input_clock_enable = "none",
		ram_block1a_16.connectivity_checking = "OFF",
		ram_block1a_16.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_16.operation_mode = "single_port",
		ram_block1a_16.port_a_address_width = 13,
		ram_block1a_16.port_a_byte_enable_mask_width = 1,
		ram_block1a_16.port_a_byte_size = 1,
		ram_block1a_16.port_a_data_out_clear = "clear0",
		ram_block1a_16.port_a_data_out_clock = "none",
		ram_block1a_16.port_a_data_width = 1,
		ram_block1a_16.port_a_first_address = 8192,
		ram_block1a_16.port_a_first_bit_number = 0,
		ram_block1a_16.port_a_last_address = 16383,
		ram_block1a_16.port_a_logical_ram_depth = 65536,
		ram_block1a_16.port_a_logical_ram_width = 16,
		ram_block1a_16.power_up_uninitialized = "false",
		ram_block1a_16.ram_block_type = "AUTO",
		ram_block1a_16.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_17
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_17portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_17.clk0_core_clock_enable = "ena0",
		ram_block1a_17.clk0_input_clock_enable = "none",
		ram_block1a_17.connectivity_checking = "OFF",
		ram_block1a_17.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_17.operation_mode = "single_port",
		ram_block1a_17.port_a_address_width = 13,
		ram_block1a_17.port_a_byte_enable_mask_width = 1,
		ram_block1a_17.port_a_byte_size = 1,
		ram_block1a_17.port_a_data_out_clear = "clear0",
		ram_block1a_17.port_a_data_out_clock = "none",
		ram_block1a_17.port_a_data_width = 1,
		ram_block1a_17.port_a_first_address = 8192,
		ram_block1a_17.port_a_first_bit_number = 1,
		ram_block1a_17.port_a_last_address = 16383,
		ram_block1a_17.port_a_logical_ram_depth = 65536,
		ram_block1a_17.port_a_logical_ram_width = 16,
		ram_block1a_17.power_up_uninitialized = "false",
		ram_block1a_17.ram_block_type = "AUTO",
		ram_block1a_17.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_18
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_18portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_18.clk0_core_clock_enable = "ena0",
		ram_block1a_18.clk0_input_clock_enable = "none",
		ram_block1a_18.connectivity_checking = "OFF",
		ram_block1a_18.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_18.operation_mode = "single_port",
		ram_block1a_18.port_a_address_width = 13,
		ram_block1a_18.port_a_byte_enable_mask_width = 1,
		ram_block1a_18.port_a_byte_size = 1,
		ram_block1a_18.port_a_data_out_clear = "clear0",
		ram_block1a_18.port_a_data_out_clock = "none",
		ram_block1a_18.port_a_data_width = 1,
		ram_block1a_18.port_a_first_address = 8192,
		ram_block1a_18.port_a_first_bit_number = 2,
		ram_block1a_18.port_a_last_address = 16383,
		ram_block1a_18.port_a_logical_ram_depth = 65536,
		ram_block1a_18.port_a_logical_ram_width = 16,
		ram_block1a_18.power_up_uninitialized = "false",
		ram_block1a_18.ram_block_type = "AUTO",
		ram_block1a_18.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_19
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_19portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_19.clk0_core_clock_enable = "ena0",
		ram_block1a_19.clk0_input_clock_enable = "none",
		ram_block1a_19.connectivity_checking = "OFF",
		ram_block1a_19.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_19.operation_mode = "single_port",
		ram_block1a_19.port_a_address_width = 13,
		ram_block1a_19.port_a_byte_enable_mask_width = 1,
		ram_block1a_19.port_a_byte_size = 1,
		ram_block1a_19.port_a_data_out_clear = "clear0",
		ram_block1a_19.port_a_data_out_clock = "none",
		ram_block1a_19.port_a_data_width = 1,
		ram_block1a_19.port_a_first_address = 8192,
		ram_block1a_19.port_a_first_bit_number = 3,
		ram_block1a_19.port_a_last_address = 16383,
		ram_block1a_19.port_a_logical_ram_depth = 65536,
		ram_block1a_19.port_a_logical_ram_width = 16,
		ram_block1a_19.power_up_uninitialized = "false",
		ram_block1a_19.ram_block_type = "AUTO",
		ram_block1a_19.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_20
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_20portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_20.clk0_core_clock_enable = "ena0",
		ram_block1a_20.clk0_input_clock_enable = "none",
		ram_block1a_20.connectivity_checking = "OFF",
		ram_block1a_20.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_20.operation_mode = "single_port",
		ram_block1a_20.port_a_address_width = 13,
		ram_block1a_20.port_a_byte_enable_mask_width = 1,
		ram_block1a_20.port_a_byte_size = 1,
		ram_block1a_20.port_a_data_out_clear = "clear0",
		ram_block1a_20.port_a_data_out_clock = "none",
		ram_block1a_20.port_a_data_width = 1,
		ram_block1a_20.port_a_first_address = 8192,
		ram_block1a_20.port_a_first_bit_number = 4,
		ram_block1a_20.port_a_last_address = 16383,
		ram_block1a_20.port_a_logical_ram_depth = 65536,
		ram_block1a_20.port_a_logical_ram_width = 16,
		ram_block1a_20.power_up_uninitialized = "false",
		ram_block1a_20.ram_block_type = "AUTO",
		ram_block1a_20.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_21
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_21portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_21.clk0_core_clock_enable = "ena0",
		ram_block1a_21.clk0_input_clock_enable = "none",
		ram_block1a_21.connectivity_checking = "OFF",
		ram_block1a_21.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_21.operation_mode = "single_port",
		ram_block1a_21.port_a_address_width = 13,
		ram_block1a_21.port_a_byte_enable_mask_width = 1,
		ram_block1a_21.port_a_byte_size = 1,
		ram_block1a_21.port_a_data_out_clear = "clear0",
		ram_block1a_21.port_a_data_out_clock = "none",
		ram_block1a_21.port_a_data_width = 1,
		ram_block1a_21.port_a_first_address = 8192,
		ram_block1a_21.port_a_first_bit_number = 5,
		ram_block1a_21.port_a_last_address = 16383,
		ram_block1a_21.port_a_logical_ram_depth = 65536,
		ram_block1a_21.port_a_logical_ram_width = 16,
		ram_block1a_21.power_up_uninitialized = "false",
		ram_block1a_21.ram_block_type = "AUTO",
		ram_block1a_21.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_22
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_22portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_22.clk0_core_clock_enable = "ena0",
		ram_block1a_22.clk0_input_clock_enable = "none",
		ram_block1a_22.connectivity_checking = "OFF",
		ram_block1a_22.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_22.operation_mode = "single_port",
		ram_block1a_22.port_a_address_width = 13,
		ram_block1a_22.port_a_byte_enable_mask_width = 1,
		ram_block1a_22.port_a_byte_size = 1,
		ram_block1a_22.port_a_data_out_clear = "clear0",
		ram_block1a_22.port_a_data_out_clock = "none",
		ram_block1a_22.port_a_data_width = 1,
		ram_block1a_22.port_a_first_address = 8192,
		ram_block1a_22.port_a_first_bit_number = 6,
		ram_block1a_22.port_a_last_address = 16383,
		ram_block1a_22.port_a_logical_ram_depth = 65536,
		ram_block1a_22.port_a_logical_ram_width = 16,
		ram_block1a_22.power_up_uninitialized = "false",
		ram_block1a_22.ram_block_type = "AUTO",
		ram_block1a_22.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_23
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_23portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_23.clk0_core_clock_enable = "ena0",
		ram_block1a_23.clk0_input_clock_enable = "none",
		ram_block1a_23.connectivity_checking = "OFF",
		ram_block1a_23.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_23.operation_mode = "single_port",
		ram_block1a_23.port_a_address_width = 13,
		ram_block1a_23.port_a_byte_enable_mask_width = 1,
		ram_block1a_23.port_a_byte_size = 1,
		ram_block1a_23.port_a_data_out_clear = "clear0",
		ram_block1a_23.port_a_data_out_clock = "none",
		ram_block1a_23.port_a_data_width = 1,
		ram_block1a_23.port_a_first_address = 8192,
		ram_block1a_23.port_a_first_bit_number = 7,
		ram_block1a_23.port_a_last_address = 16383,
		ram_block1a_23.port_a_logical_ram_depth = 65536,
		ram_block1a_23.port_a_logical_ram_width = 16,
		ram_block1a_23.power_up_uninitialized = "false",
		ram_block1a_23.ram_block_type = "AUTO",
		ram_block1a_23.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_24
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[8]}),
	.portadataout(wire_ram_block1a_24portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_24.clk0_core_clock_enable = "ena0",
		ram_block1a_24.clk0_input_clock_enable = "none",
		ram_block1a_24.connectivity_checking = "OFF",
		ram_block1a_24.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_24.operation_mode = "single_port",
		ram_block1a_24.port_a_address_width = 13,
		ram_block1a_24.port_a_byte_enable_mask_width = 1,
		ram_block1a_24.port_a_byte_size = 1,
		ram_block1a_24.port_a_data_out_clear = "clear0",
		ram_block1a_24.port_a_data_out_clock = "none",
		ram_block1a_24.port_a_data_width = 1,
		ram_block1a_24.port_a_first_address = 8192,
		ram_block1a_24.port_a_first_bit_number = 8,
		ram_block1a_24.port_a_last_address = 16383,
		ram_block1a_24.port_a_logical_ram_depth = 65536,
		ram_block1a_24.port_a_logical_ram_width = 16,
		ram_block1a_24.power_up_uninitialized = "false",
		ram_block1a_24.ram_block_type = "AUTO",
		ram_block1a_24.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_25
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[9]}),
	.portadataout(wire_ram_block1a_25portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_25.clk0_core_clock_enable = "ena0",
		ram_block1a_25.clk0_input_clock_enable = "none",
		ram_block1a_25.connectivity_checking = "OFF",
		ram_block1a_25.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_25.operation_mode = "single_port",
		ram_block1a_25.port_a_address_width = 13,
		ram_block1a_25.port_a_byte_enable_mask_width = 1,
		ram_block1a_25.port_a_byte_size = 1,
		ram_block1a_25.port_a_data_out_clear = "clear0",
		ram_block1a_25.port_a_data_out_clock = "none",
		ram_block1a_25.port_a_data_width = 1,
		ram_block1a_25.port_a_first_address = 8192,
		ram_block1a_25.port_a_first_bit_number = 9,
		ram_block1a_25.port_a_last_address = 16383,
		ram_block1a_25.port_a_logical_ram_depth = 65536,
		ram_block1a_25.port_a_logical_ram_width = 16,
		ram_block1a_25.power_up_uninitialized = "false",
		ram_block1a_25.ram_block_type = "AUTO",
		ram_block1a_25.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_26
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[10]}),
	.portadataout(wire_ram_block1a_26portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_26.clk0_core_clock_enable = "ena0",
		ram_block1a_26.clk0_input_clock_enable = "none",
		ram_block1a_26.connectivity_checking = "OFF",
		ram_block1a_26.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_26.operation_mode = "single_port",
		ram_block1a_26.port_a_address_width = 13,
		ram_block1a_26.port_a_byte_enable_mask_width = 1,
		ram_block1a_26.port_a_byte_size = 1,
		ram_block1a_26.port_a_data_out_clear = "clear0",
		ram_block1a_26.port_a_data_out_clock = "none",
		ram_block1a_26.port_a_data_width = 1,
		ram_block1a_26.port_a_first_address = 8192,
		ram_block1a_26.port_a_first_bit_number = 10,
		ram_block1a_26.port_a_last_address = 16383,
		ram_block1a_26.port_a_logical_ram_depth = 65536,
		ram_block1a_26.port_a_logical_ram_width = 16,
		ram_block1a_26.power_up_uninitialized = "false",
		ram_block1a_26.ram_block_type = "AUTO",
		ram_block1a_26.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_27
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[11]}),
	.portadataout(wire_ram_block1a_27portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_27.clk0_core_clock_enable = "ena0",
		ram_block1a_27.clk0_input_clock_enable = "none",
		ram_block1a_27.connectivity_checking = "OFF",
		ram_block1a_27.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_27.operation_mode = "single_port",
		ram_block1a_27.port_a_address_width = 13,
		ram_block1a_27.port_a_byte_enable_mask_width = 1,
		ram_block1a_27.port_a_byte_size = 1,
		ram_block1a_27.port_a_data_out_clear = "clear0",
		ram_block1a_27.port_a_data_out_clock = "none",
		ram_block1a_27.port_a_data_width = 1,
		ram_block1a_27.port_a_first_address = 8192,
		ram_block1a_27.port_a_first_bit_number = 11,
		ram_block1a_27.port_a_last_address = 16383,
		ram_block1a_27.port_a_logical_ram_depth = 65536,
		ram_block1a_27.port_a_logical_ram_width = 16,
		ram_block1a_27.power_up_uninitialized = "false",
		ram_block1a_27.ram_block_type = "AUTO",
		ram_block1a_27.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_28
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[12]}),
	.portadataout(wire_ram_block1a_28portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_28.clk0_core_clock_enable = "ena0",
		ram_block1a_28.clk0_input_clock_enable = "none",
		ram_block1a_28.connectivity_checking = "OFF",
		ram_block1a_28.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_28.operation_mode = "single_port",
		ram_block1a_28.port_a_address_width = 13,
		ram_block1a_28.port_a_byte_enable_mask_width = 1,
		ram_block1a_28.port_a_byte_size = 1,
		ram_block1a_28.port_a_data_out_clear = "clear0",
		ram_block1a_28.port_a_data_out_clock = "none",
		ram_block1a_28.port_a_data_width = 1,
		ram_block1a_28.port_a_first_address = 8192,
		ram_block1a_28.port_a_first_bit_number = 12,
		ram_block1a_28.port_a_last_address = 16383,
		ram_block1a_28.port_a_logical_ram_depth = 65536,
		ram_block1a_28.port_a_logical_ram_width = 16,
		ram_block1a_28.power_up_uninitialized = "false",
		ram_block1a_28.ram_block_type = "AUTO",
		ram_block1a_28.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_29
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[13]}),
	.portadataout(wire_ram_block1a_29portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_29.clk0_core_clock_enable = "ena0",
		ram_block1a_29.clk0_input_clock_enable = "none",
		ram_block1a_29.connectivity_checking = "OFF",
		ram_block1a_29.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_29.operation_mode = "single_port",
		ram_block1a_29.port_a_address_width = 13,
		ram_block1a_29.port_a_byte_enable_mask_width = 1,
		ram_block1a_29.port_a_byte_size = 1,
		ram_block1a_29.port_a_data_out_clear = "clear0",
		ram_block1a_29.port_a_data_out_clock = "none",
		ram_block1a_29.port_a_data_width = 1,
		ram_block1a_29.port_a_first_address = 8192,
		ram_block1a_29.port_a_first_bit_number = 13,
		ram_block1a_29.port_a_last_address = 16383,
		ram_block1a_29.port_a_logical_ram_depth = 65536,
		ram_block1a_29.port_a_logical_ram_width = 16,
		ram_block1a_29.power_up_uninitialized = "false",
		ram_block1a_29.ram_block_type = "AUTO",
		ram_block1a_29.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_30
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[14]}),
	.portadataout(wire_ram_block1a_30portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_30.clk0_core_clock_enable = "ena0",
		ram_block1a_30.clk0_input_clock_enable = "none",
		ram_block1a_30.connectivity_checking = "OFF",
		ram_block1a_30.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_30.operation_mode = "single_port",
		ram_block1a_30.port_a_address_width = 13,
		ram_block1a_30.port_a_byte_enable_mask_width = 1,
		ram_block1a_30.port_a_byte_size = 1,
		ram_block1a_30.port_a_data_out_clear = "clear0",
		ram_block1a_30.port_a_data_out_clock = "none",
		ram_block1a_30.port_a_data_width = 1,
		ram_block1a_30.port_a_first_address = 8192,
		ram_block1a_30.port_a_first_bit_number = 14,
		ram_block1a_30.port_a_last_address = 16383,
		ram_block1a_30.port_a_logical_ram_depth = 65536,
		ram_block1a_30.port_a_logical_ram_width = 16,
		ram_block1a_30.power_up_uninitialized = "false",
		ram_block1a_30.ram_block_type = "AUTO",
		ram_block1a_30.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_31
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[1]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[15]}),
	.portadataout(wire_ram_block1a_31portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[1]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_31.clk0_core_clock_enable = "ena0",
		ram_block1a_31.clk0_input_clock_enable = "none",
		ram_block1a_31.connectivity_checking = "OFF",
		ram_block1a_31.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_31.operation_mode = "single_port",
		ram_block1a_31.port_a_address_width = 13,
		ram_block1a_31.port_a_byte_enable_mask_width = 1,
		ram_block1a_31.port_a_byte_size = 1,
		ram_block1a_31.port_a_data_out_clear = "clear0",
		ram_block1a_31.port_a_data_out_clock = "none",
		ram_block1a_31.port_a_data_width = 1,
		ram_block1a_31.port_a_first_address = 8192,
		ram_block1a_31.port_a_first_bit_number = 15,
		ram_block1a_31.port_a_last_address = 16383,
		ram_block1a_31.port_a_logical_ram_depth = 65536,
		ram_block1a_31.port_a_logical_ram_width = 16,
		ram_block1a_31.power_up_uninitialized = "false",
		ram_block1a_31.ram_block_type = "AUTO",
		ram_block1a_31.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_32
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_32portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_32.clk0_core_clock_enable = "ena0",
		ram_block1a_32.clk0_input_clock_enable = "none",
		ram_block1a_32.connectivity_checking = "OFF",
		ram_block1a_32.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_32.operation_mode = "single_port",
		ram_block1a_32.port_a_address_width = 13,
		ram_block1a_32.port_a_byte_enable_mask_width = 1,
		ram_block1a_32.port_a_byte_size = 1,
		ram_block1a_32.port_a_data_out_clear = "clear0",
		ram_block1a_32.port_a_data_out_clock = "none",
		ram_block1a_32.port_a_data_width = 1,
		ram_block1a_32.port_a_first_address = 16384,
		ram_block1a_32.port_a_first_bit_number = 0,
		ram_block1a_32.port_a_last_address = 24575,
		ram_block1a_32.port_a_logical_ram_depth = 65536,
		ram_block1a_32.port_a_logical_ram_width = 16,
		ram_block1a_32.power_up_uninitialized = "false",
		ram_block1a_32.ram_block_type = "AUTO",
		ram_block1a_32.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_33
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_33portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_33.clk0_core_clock_enable = "ena0",
		ram_block1a_33.clk0_input_clock_enable = "none",
		ram_block1a_33.connectivity_checking = "OFF",
		ram_block1a_33.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_33.operation_mode = "single_port",
		ram_block1a_33.port_a_address_width = 13,
		ram_block1a_33.port_a_byte_enable_mask_width = 1,
		ram_block1a_33.port_a_byte_size = 1,
		ram_block1a_33.port_a_data_out_clear = "clear0",
		ram_block1a_33.port_a_data_out_clock = "none",
		ram_block1a_33.port_a_data_width = 1,
		ram_block1a_33.port_a_first_address = 16384,
		ram_block1a_33.port_a_first_bit_number = 1,
		ram_block1a_33.port_a_last_address = 24575,
		ram_block1a_33.port_a_logical_ram_depth = 65536,
		ram_block1a_33.port_a_logical_ram_width = 16,
		ram_block1a_33.power_up_uninitialized = "false",
		ram_block1a_33.ram_block_type = "AUTO",
		ram_block1a_33.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_34
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_34portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_34.clk0_core_clock_enable = "ena0",
		ram_block1a_34.clk0_input_clock_enable = "none",
		ram_block1a_34.connectivity_checking = "OFF",
		ram_block1a_34.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_34.operation_mode = "single_port",
		ram_block1a_34.port_a_address_width = 13,
		ram_block1a_34.port_a_byte_enable_mask_width = 1,
		ram_block1a_34.port_a_byte_size = 1,
		ram_block1a_34.port_a_data_out_clear = "clear0",
		ram_block1a_34.port_a_data_out_clock = "none",
		ram_block1a_34.port_a_data_width = 1,
		ram_block1a_34.port_a_first_address = 16384,
		ram_block1a_34.port_a_first_bit_number = 2,
		ram_block1a_34.port_a_last_address = 24575,
		ram_block1a_34.port_a_logical_ram_depth = 65536,
		ram_block1a_34.port_a_logical_ram_width = 16,
		ram_block1a_34.power_up_uninitialized = "false",
		ram_block1a_34.ram_block_type = "AUTO",
		ram_block1a_34.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_35
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_35portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_35.clk0_core_clock_enable = "ena0",
		ram_block1a_35.clk0_input_clock_enable = "none",
		ram_block1a_35.connectivity_checking = "OFF",
		ram_block1a_35.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_35.operation_mode = "single_port",
		ram_block1a_35.port_a_address_width = 13,
		ram_block1a_35.port_a_byte_enable_mask_width = 1,
		ram_block1a_35.port_a_byte_size = 1,
		ram_block1a_35.port_a_data_out_clear = "clear0",
		ram_block1a_35.port_a_data_out_clock = "none",
		ram_block1a_35.port_a_data_width = 1,
		ram_block1a_35.port_a_first_address = 16384,
		ram_block1a_35.port_a_first_bit_number = 3,
		ram_block1a_35.port_a_last_address = 24575,
		ram_block1a_35.port_a_logical_ram_depth = 65536,
		ram_block1a_35.port_a_logical_ram_width = 16,
		ram_block1a_35.power_up_uninitialized = "false",
		ram_block1a_35.ram_block_type = "AUTO",
		ram_block1a_35.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_36
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_36portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_36.clk0_core_clock_enable = "ena0",
		ram_block1a_36.clk0_input_clock_enable = "none",
		ram_block1a_36.connectivity_checking = "OFF",
		ram_block1a_36.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_36.operation_mode = "single_port",
		ram_block1a_36.port_a_address_width = 13,
		ram_block1a_36.port_a_byte_enable_mask_width = 1,
		ram_block1a_36.port_a_byte_size = 1,
		ram_block1a_36.port_a_data_out_clear = "clear0",
		ram_block1a_36.port_a_data_out_clock = "none",
		ram_block1a_36.port_a_data_width = 1,
		ram_block1a_36.port_a_first_address = 16384,
		ram_block1a_36.port_a_first_bit_number = 4,
		ram_block1a_36.port_a_last_address = 24575,
		ram_block1a_36.port_a_logical_ram_depth = 65536,
		ram_block1a_36.port_a_logical_ram_width = 16,
		ram_block1a_36.power_up_uninitialized = "false",
		ram_block1a_36.ram_block_type = "AUTO",
		ram_block1a_36.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_37
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_37portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_37.clk0_core_clock_enable = "ena0",
		ram_block1a_37.clk0_input_clock_enable = "none",
		ram_block1a_37.connectivity_checking = "OFF",
		ram_block1a_37.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_37.operation_mode = "single_port",
		ram_block1a_37.port_a_address_width = 13,
		ram_block1a_37.port_a_byte_enable_mask_width = 1,
		ram_block1a_37.port_a_byte_size = 1,
		ram_block1a_37.port_a_data_out_clear = "clear0",
		ram_block1a_37.port_a_data_out_clock = "none",
		ram_block1a_37.port_a_data_width = 1,
		ram_block1a_37.port_a_first_address = 16384,
		ram_block1a_37.port_a_first_bit_number = 5,
		ram_block1a_37.port_a_last_address = 24575,
		ram_block1a_37.port_a_logical_ram_depth = 65536,
		ram_block1a_37.port_a_logical_ram_width = 16,
		ram_block1a_37.power_up_uninitialized = "false",
		ram_block1a_37.ram_block_type = "AUTO",
		ram_block1a_37.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_38
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_38portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_38.clk0_core_clock_enable = "ena0",
		ram_block1a_38.clk0_input_clock_enable = "none",
		ram_block1a_38.connectivity_checking = "OFF",
		ram_block1a_38.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_38.operation_mode = "single_port",
		ram_block1a_38.port_a_address_width = 13,
		ram_block1a_38.port_a_byte_enable_mask_width = 1,
		ram_block1a_38.port_a_byte_size = 1,
		ram_block1a_38.port_a_data_out_clear = "clear0",
		ram_block1a_38.port_a_data_out_clock = "none",
		ram_block1a_38.port_a_data_width = 1,
		ram_block1a_38.port_a_first_address = 16384,
		ram_block1a_38.port_a_first_bit_number = 6,
		ram_block1a_38.port_a_last_address = 24575,
		ram_block1a_38.port_a_logical_ram_depth = 65536,
		ram_block1a_38.port_a_logical_ram_width = 16,
		ram_block1a_38.power_up_uninitialized = "false",
		ram_block1a_38.ram_block_type = "AUTO",
		ram_block1a_38.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_39
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_39portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_39.clk0_core_clock_enable = "ena0",
		ram_block1a_39.clk0_input_clock_enable = "none",
		ram_block1a_39.connectivity_checking = "OFF",
		ram_block1a_39.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_39.operation_mode = "single_port",
		ram_block1a_39.port_a_address_width = 13,
		ram_block1a_39.port_a_byte_enable_mask_width = 1,
		ram_block1a_39.port_a_byte_size = 1,
		ram_block1a_39.port_a_data_out_clear = "clear0",
		ram_block1a_39.port_a_data_out_clock = "none",
		ram_block1a_39.port_a_data_width = 1,
		ram_block1a_39.port_a_first_address = 16384,
		ram_block1a_39.port_a_first_bit_number = 7,
		ram_block1a_39.port_a_last_address = 24575,
		ram_block1a_39.port_a_logical_ram_depth = 65536,
		ram_block1a_39.port_a_logical_ram_width = 16,
		ram_block1a_39.power_up_uninitialized = "false",
		ram_block1a_39.ram_block_type = "AUTO",
		ram_block1a_39.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_40
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[8]}),
	.portadataout(wire_ram_block1a_40portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_40.clk0_core_clock_enable = "ena0",
		ram_block1a_40.clk0_input_clock_enable = "none",
		ram_block1a_40.connectivity_checking = "OFF",
		ram_block1a_40.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_40.operation_mode = "single_port",
		ram_block1a_40.port_a_address_width = 13,
		ram_block1a_40.port_a_byte_enable_mask_width = 1,
		ram_block1a_40.port_a_byte_size = 1,
		ram_block1a_40.port_a_data_out_clear = "clear0",
		ram_block1a_40.port_a_data_out_clock = "none",
		ram_block1a_40.port_a_data_width = 1,
		ram_block1a_40.port_a_first_address = 16384,
		ram_block1a_40.port_a_first_bit_number = 8,
		ram_block1a_40.port_a_last_address = 24575,
		ram_block1a_40.port_a_logical_ram_depth = 65536,
		ram_block1a_40.port_a_logical_ram_width = 16,
		ram_block1a_40.power_up_uninitialized = "false",
		ram_block1a_40.ram_block_type = "AUTO",
		ram_block1a_40.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_41
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[9]}),
	.portadataout(wire_ram_block1a_41portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_41.clk0_core_clock_enable = "ena0",
		ram_block1a_41.clk0_input_clock_enable = "none",
		ram_block1a_41.connectivity_checking = "OFF",
		ram_block1a_41.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_41.operation_mode = "single_port",
		ram_block1a_41.port_a_address_width = 13,
		ram_block1a_41.port_a_byte_enable_mask_width = 1,
		ram_block1a_41.port_a_byte_size = 1,
		ram_block1a_41.port_a_data_out_clear = "clear0",
		ram_block1a_41.port_a_data_out_clock = "none",
		ram_block1a_41.port_a_data_width = 1,
		ram_block1a_41.port_a_first_address = 16384,
		ram_block1a_41.port_a_first_bit_number = 9,
		ram_block1a_41.port_a_last_address = 24575,
		ram_block1a_41.port_a_logical_ram_depth = 65536,
		ram_block1a_41.port_a_logical_ram_width = 16,
		ram_block1a_41.power_up_uninitialized = "false",
		ram_block1a_41.ram_block_type = "AUTO",
		ram_block1a_41.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_42
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[10]}),
	.portadataout(wire_ram_block1a_42portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_42.clk0_core_clock_enable = "ena0",
		ram_block1a_42.clk0_input_clock_enable = "none",
		ram_block1a_42.connectivity_checking = "OFF",
		ram_block1a_42.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_42.operation_mode = "single_port",
		ram_block1a_42.port_a_address_width = 13,
		ram_block1a_42.port_a_byte_enable_mask_width = 1,
		ram_block1a_42.port_a_byte_size = 1,
		ram_block1a_42.port_a_data_out_clear = "clear0",
		ram_block1a_42.port_a_data_out_clock = "none",
		ram_block1a_42.port_a_data_width = 1,
		ram_block1a_42.port_a_first_address = 16384,
		ram_block1a_42.port_a_first_bit_number = 10,
		ram_block1a_42.port_a_last_address = 24575,
		ram_block1a_42.port_a_logical_ram_depth = 65536,
		ram_block1a_42.port_a_logical_ram_width = 16,
		ram_block1a_42.power_up_uninitialized = "false",
		ram_block1a_42.ram_block_type = "AUTO",
		ram_block1a_42.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_43
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[11]}),
	.portadataout(wire_ram_block1a_43portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_43.clk0_core_clock_enable = "ena0",
		ram_block1a_43.clk0_input_clock_enable = "none",
		ram_block1a_43.connectivity_checking = "OFF",
		ram_block1a_43.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_43.operation_mode = "single_port",
		ram_block1a_43.port_a_address_width = 13,
		ram_block1a_43.port_a_byte_enable_mask_width = 1,
		ram_block1a_43.port_a_byte_size = 1,
		ram_block1a_43.port_a_data_out_clear = "clear0",
		ram_block1a_43.port_a_data_out_clock = "none",
		ram_block1a_43.port_a_data_width = 1,
		ram_block1a_43.port_a_first_address = 16384,
		ram_block1a_43.port_a_first_bit_number = 11,
		ram_block1a_43.port_a_last_address = 24575,
		ram_block1a_43.port_a_logical_ram_depth = 65536,
		ram_block1a_43.port_a_logical_ram_width = 16,
		ram_block1a_43.power_up_uninitialized = "false",
		ram_block1a_43.ram_block_type = "AUTO",
		ram_block1a_43.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_44
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[12]}),
	.portadataout(wire_ram_block1a_44portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_44.clk0_core_clock_enable = "ena0",
		ram_block1a_44.clk0_input_clock_enable = "none",
		ram_block1a_44.connectivity_checking = "OFF",
		ram_block1a_44.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_44.operation_mode = "single_port",
		ram_block1a_44.port_a_address_width = 13,
		ram_block1a_44.port_a_byte_enable_mask_width = 1,
		ram_block1a_44.port_a_byte_size = 1,
		ram_block1a_44.port_a_data_out_clear = "clear0",
		ram_block1a_44.port_a_data_out_clock = "none",
		ram_block1a_44.port_a_data_width = 1,
		ram_block1a_44.port_a_first_address = 16384,
		ram_block1a_44.port_a_first_bit_number = 12,
		ram_block1a_44.port_a_last_address = 24575,
		ram_block1a_44.port_a_logical_ram_depth = 65536,
		ram_block1a_44.port_a_logical_ram_width = 16,
		ram_block1a_44.power_up_uninitialized = "false",
		ram_block1a_44.ram_block_type = "AUTO",
		ram_block1a_44.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_45
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[13]}),
	.portadataout(wire_ram_block1a_45portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_45.clk0_core_clock_enable = "ena0",
		ram_block1a_45.clk0_input_clock_enable = "none",
		ram_block1a_45.connectivity_checking = "OFF",
		ram_block1a_45.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_45.operation_mode = "single_port",
		ram_block1a_45.port_a_address_width = 13,
		ram_block1a_45.port_a_byte_enable_mask_width = 1,
		ram_block1a_45.port_a_byte_size = 1,
		ram_block1a_45.port_a_data_out_clear = "clear0",
		ram_block1a_45.port_a_data_out_clock = "none",
		ram_block1a_45.port_a_data_width = 1,
		ram_block1a_45.port_a_first_address = 16384,
		ram_block1a_45.port_a_first_bit_number = 13,
		ram_block1a_45.port_a_last_address = 24575,
		ram_block1a_45.port_a_logical_ram_depth = 65536,
		ram_block1a_45.port_a_logical_ram_width = 16,
		ram_block1a_45.power_up_uninitialized = "false",
		ram_block1a_45.ram_block_type = "AUTO",
		ram_block1a_45.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_46
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[14]}),
	.portadataout(wire_ram_block1a_46portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_46.clk0_core_clock_enable = "ena0",
		ram_block1a_46.clk0_input_clock_enable = "none",
		ram_block1a_46.connectivity_checking = "OFF",
		ram_block1a_46.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_46.operation_mode = "single_port",
		ram_block1a_46.port_a_address_width = 13,
		ram_block1a_46.port_a_byte_enable_mask_width = 1,
		ram_block1a_46.port_a_byte_size = 1,
		ram_block1a_46.port_a_data_out_clear = "clear0",
		ram_block1a_46.port_a_data_out_clock = "none",
		ram_block1a_46.port_a_data_width = 1,
		ram_block1a_46.port_a_first_address = 16384,
		ram_block1a_46.port_a_first_bit_number = 14,
		ram_block1a_46.port_a_last_address = 24575,
		ram_block1a_46.port_a_logical_ram_depth = 65536,
		ram_block1a_46.port_a_logical_ram_width = 16,
		ram_block1a_46.power_up_uninitialized = "false",
		ram_block1a_46.ram_block_type = "AUTO",
		ram_block1a_46.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_47
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[2]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[15]}),
	.portadataout(wire_ram_block1a_47portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[2]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_47.clk0_core_clock_enable = "ena0",
		ram_block1a_47.clk0_input_clock_enable = "none",
		ram_block1a_47.connectivity_checking = "OFF",
		ram_block1a_47.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_47.operation_mode = "single_port",
		ram_block1a_47.port_a_address_width = 13,
		ram_block1a_47.port_a_byte_enable_mask_width = 1,
		ram_block1a_47.port_a_byte_size = 1,
		ram_block1a_47.port_a_data_out_clear = "clear0",
		ram_block1a_47.port_a_data_out_clock = "none",
		ram_block1a_47.port_a_data_width = 1,
		ram_block1a_47.port_a_first_address = 16384,
		ram_block1a_47.port_a_first_bit_number = 15,
		ram_block1a_47.port_a_last_address = 24575,
		ram_block1a_47.port_a_logical_ram_depth = 65536,
		ram_block1a_47.port_a_logical_ram_width = 16,
		ram_block1a_47.power_up_uninitialized = "false",
		ram_block1a_47.ram_block_type = "AUTO",
		ram_block1a_47.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_48
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_48portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_48.clk0_core_clock_enable = "ena0",
		ram_block1a_48.clk0_input_clock_enable = "none",
		ram_block1a_48.connectivity_checking = "OFF",
		ram_block1a_48.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_48.operation_mode = "single_port",
		ram_block1a_48.port_a_address_width = 13,
		ram_block1a_48.port_a_byte_enable_mask_width = 1,
		ram_block1a_48.port_a_byte_size = 1,
		ram_block1a_48.port_a_data_out_clear = "clear0",
		ram_block1a_48.port_a_data_out_clock = "none",
		ram_block1a_48.port_a_data_width = 1,
		ram_block1a_48.port_a_first_address = 24576,
		ram_block1a_48.port_a_first_bit_number = 0,
		ram_block1a_48.port_a_last_address = 32767,
		ram_block1a_48.port_a_logical_ram_depth = 65536,
		ram_block1a_48.port_a_logical_ram_width = 16,
		ram_block1a_48.power_up_uninitialized = "false",
		ram_block1a_48.ram_block_type = "AUTO",
		ram_block1a_48.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_49
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_49portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_49.clk0_core_clock_enable = "ena0",
		ram_block1a_49.clk0_input_clock_enable = "none",
		ram_block1a_49.connectivity_checking = "OFF",
		ram_block1a_49.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_49.operation_mode = "single_port",
		ram_block1a_49.port_a_address_width = 13,
		ram_block1a_49.port_a_byte_enable_mask_width = 1,
		ram_block1a_49.port_a_byte_size = 1,
		ram_block1a_49.port_a_data_out_clear = "clear0",
		ram_block1a_49.port_a_data_out_clock = "none",
		ram_block1a_49.port_a_data_width = 1,
		ram_block1a_49.port_a_first_address = 24576,
		ram_block1a_49.port_a_first_bit_number = 1,
		ram_block1a_49.port_a_last_address = 32767,
		ram_block1a_49.port_a_logical_ram_depth = 65536,
		ram_block1a_49.port_a_logical_ram_width = 16,
		ram_block1a_49.power_up_uninitialized = "false",
		ram_block1a_49.ram_block_type = "AUTO",
		ram_block1a_49.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_50
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_50portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_50.clk0_core_clock_enable = "ena0",
		ram_block1a_50.clk0_input_clock_enable = "none",
		ram_block1a_50.connectivity_checking = "OFF",
		ram_block1a_50.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_50.operation_mode = "single_port",
		ram_block1a_50.port_a_address_width = 13,
		ram_block1a_50.port_a_byte_enable_mask_width = 1,
		ram_block1a_50.port_a_byte_size = 1,
		ram_block1a_50.port_a_data_out_clear = "clear0",
		ram_block1a_50.port_a_data_out_clock = "none",
		ram_block1a_50.port_a_data_width = 1,
		ram_block1a_50.port_a_first_address = 24576,
		ram_block1a_50.port_a_first_bit_number = 2,
		ram_block1a_50.port_a_last_address = 32767,
		ram_block1a_50.port_a_logical_ram_depth = 65536,
		ram_block1a_50.port_a_logical_ram_width = 16,
		ram_block1a_50.power_up_uninitialized = "false",
		ram_block1a_50.ram_block_type = "AUTO",
		ram_block1a_50.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_51
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_51portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_51.clk0_core_clock_enable = "ena0",
		ram_block1a_51.clk0_input_clock_enable = "none",
		ram_block1a_51.connectivity_checking = "OFF",
		ram_block1a_51.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_51.operation_mode = "single_port",
		ram_block1a_51.port_a_address_width = 13,
		ram_block1a_51.port_a_byte_enable_mask_width = 1,
		ram_block1a_51.port_a_byte_size = 1,
		ram_block1a_51.port_a_data_out_clear = "clear0",
		ram_block1a_51.port_a_data_out_clock = "none",
		ram_block1a_51.port_a_data_width = 1,
		ram_block1a_51.port_a_first_address = 24576,
		ram_block1a_51.port_a_first_bit_number = 3,
		ram_block1a_51.port_a_last_address = 32767,
		ram_block1a_51.port_a_logical_ram_depth = 65536,
		ram_block1a_51.port_a_logical_ram_width = 16,
		ram_block1a_51.power_up_uninitialized = "false",
		ram_block1a_51.ram_block_type = "AUTO",
		ram_block1a_51.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_52
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_52portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_52.clk0_core_clock_enable = "ena0",
		ram_block1a_52.clk0_input_clock_enable = "none",
		ram_block1a_52.connectivity_checking = "OFF",
		ram_block1a_52.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_52.operation_mode = "single_port",
		ram_block1a_52.port_a_address_width = 13,
		ram_block1a_52.port_a_byte_enable_mask_width = 1,
		ram_block1a_52.port_a_byte_size = 1,
		ram_block1a_52.port_a_data_out_clear = "clear0",
		ram_block1a_52.port_a_data_out_clock = "none",
		ram_block1a_52.port_a_data_width = 1,
		ram_block1a_52.port_a_first_address = 24576,
		ram_block1a_52.port_a_first_bit_number = 4,
		ram_block1a_52.port_a_last_address = 32767,
		ram_block1a_52.port_a_logical_ram_depth = 65536,
		ram_block1a_52.port_a_logical_ram_width = 16,
		ram_block1a_52.power_up_uninitialized = "false",
		ram_block1a_52.ram_block_type = "AUTO",
		ram_block1a_52.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_53
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_53portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_53.clk0_core_clock_enable = "ena0",
		ram_block1a_53.clk0_input_clock_enable = "none",
		ram_block1a_53.connectivity_checking = "OFF",
		ram_block1a_53.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_53.operation_mode = "single_port",
		ram_block1a_53.port_a_address_width = 13,
		ram_block1a_53.port_a_byte_enable_mask_width = 1,
		ram_block1a_53.port_a_byte_size = 1,
		ram_block1a_53.port_a_data_out_clear = "clear0",
		ram_block1a_53.port_a_data_out_clock = "none",
		ram_block1a_53.port_a_data_width = 1,
		ram_block1a_53.port_a_first_address = 24576,
		ram_block1a_53.port_a_first_bit_number = 5,
		ram_block1a_53.port_a_last_address = 32767,
		ram_block1a_53.port_a_logical_ram_depth = 65536,
		ram_block1a_53.port_a_logical_ram_width = 16,
		ram_block1a_53.power_up_uninitialized = "false",
		ram_block1a_53.ram_block_type = "AUTO",
		ram_block1a_53.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_54
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_54portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_54.clk0_core_clock_enable = "ena0",
		ram_block1a_54.clk0_input_clock_enable = "none",
		ram_block1a_54.connectivity_checking = "OFF",
		ram_block1a_54.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_54.operation_mode = "single_port",
		ram_block1a_54.port_a_address_width = 13,
		ram_block1a_54.port_a_byte_enable_mask_width = 1,
		ram_block1a_54.port_a_byte_size = 1,
		ram_block1a_54.port_a_data_out_clear = "clear0",
		ram_block1a_54.port_a_data_out_clock = "none",
		ram_block1a_54.port_a_data_width = 1,
		ram_block1a_54.port_a_first_address = 24576,
		ram_block1a_54.port_a_first_bit_number = 6,
		ram_block1a_54.port_a_last_address = 32767,
		ram_block1a_54.port_a_logical_ram_depth = 65536,
		ram_block1a_54.port_a_logical_ram_width = 16,
		ram_block1a_54.power_up_uninitialized = "false",
		ram_block1a_54.ram_block_type = "AUTO",
		ram_block1a_54.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_55
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_55portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_55.clk0_core_clock_enable = "ena0",
		ram_block1a_55.clk0_input_clock_enable = "none",
		ram_block1a_55.connectivity_checking = "OFF",
		ram_block1a_55.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_55.operation_mode = "single_port",
		ram_block1a_55.port_a_address_width = 13,
		ram_block1a_55.port_a_byte_enable_mask_width = 1,
		ram_block1a_55.port_a_byte_size = 1,
		ram_block1a_55.port_a_data_out_clear = "clear0",
		ram_block1a_55.port_a_data_out_clock = "none",
		ram_block1a_55.port_a_data_width = 1,
		ram_block1a_55.port_a_first_address = 24576,
		ram_block1a_55.port_a_first_bit_number = 7,
		ram_block1a_55.port_a_last_address = 32767,
		ram_block1a_55.port_a_logical_ram_depth = 65536,
		ram_block1a_55.port_a_logical_ram_width = 16,
		ram_block1a_55.power_up_uninitialized = "false",
		ram_block1a_55.ram_block_type = "AUTO",
		ram_block1a_55.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_56
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[8]}),
	.portadataout(wire_ram_block1a_56portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_56.clk0_core_clock_enable = "ena0",
		ram_block1a_56.clk0_input_clock_enable = "none",
		ram_block1a_56.connectivity_checking = "OFF",
		ram_block1a_56.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_56.operation_mode = "single_port",
		ram_block1a_56.port_a_address_width = 13,
		ram_block1a_56.port_a_byte_enable_mask_width = 1,
		ram_block1a_56.port_a_byte_size = 1,
		ram_block1a_56.port_a_data_out_clear = "clear0",
		ram_block1a_56.port_a_data_out_clock = "none",
		ram_block1a_56.port_a_data_width = 1,
		ram_block1a_56.port_a_first_address = 24576,
		ram_block1a_56.port_a_first_bit_number = 8,
		ram_block1a_56.port_a_last_address = 32767,
		ram_block1a_56.port_a_logical_ram_depth = 65536,
		ram_block1a_56.port_a_logical_ram_width = 16,
		ram_block1a_56.power_up_uninitialized = "false",
		ram_block1a_56.ram_block_type = "AUTO",
		ram_block1a_56.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_57
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[9]}),
	.portadataout(wire_ram_block1a_57portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_57.clk0_core_clock_enable = "ena0",
		ram_block1a_57.clk0_input_clock_enable = "none",
		ram_block1a_57.connectivity_checking = "OFF",
		ram_block1a_57.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_57.operation_mode = "single_port",
		ram_block1a_57.port_a_address_width = 13,
		ram_block1a_57.port_a_byte_enable_mask_width = 1,
		ram_block1a_57.port_a_byte_size = 1,
		ram_block1a_57.port_a_data_out_clear = "clear0",
		ram_block1a_57.port_a_data_out_clock = "none",
		ram_block1a_57.port_a_data_width = 1,
		ram_block1a_57.port_a_first_address = 24576,
		ram_block1a_57.port_a_first_bit_number = 9,
		ram_block1a_57.port_a_last_address = 32767,
		ram_block1a_57.port_a_logical_ram_depth = 65536,
		ram_block1a_57.port_a_logical_ram_width = 16,
		ram_block1a_57.power_up_uninitialized = "false",
		ram_block1a_57.ram_block_type = "AUTO",
		ram_block1a_57.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_58
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[10]}),
	.portadataout(wire_ram_block1a_58portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_58.clk0_core_clock_enable = "ena0",
		ram_block1a_58.clk0_input_clock_enable = "none",
		ram_block1a_58.connectivity_checking = "OFF",
		ram_block1a_58.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_58.operation_mode = "single_port",
		ram_block1a_58.port_a_address_width = 13,
		ram_block1a_58.port_a_byte_enable_mask_width = 1,
		ram_block1a_58.port_a_byte_size = 1,
		ram_block1a_58.port_a_data_out_clear = "clear0",
		ram_block1a_58.port_a_data_out_clock = "none",
		ram_block1a_58.port_a_data_width = 1,
		ram_block1a_58.port_a_first_address = 24576,
		ram_block1a_58.port_a_first_bit_number = 10,
		ram_block1a_58.port_a_last_address = 32767,
		ram_block1a_58.port_a_logical_ram_depth = 65536,
		ram_block1a_58.port_a_logical_ram_width = 16,
		ram_block1a_58.power_up_uninitialized = "false",
		ram_block1a_58.ram_block_type = "AUTO",
		ram_block1a_58.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_59
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[11]}),
	.portadataout(wire_ram_block1a_59portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_59.clk0_core_clock_enable = "ena0",
		ram_block1a_59.clk0_input_clock_enable = "none",
		ram_block1a_59.connectivity_checking = "OFF",
		ram_block1a_59.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_59.operation_mode = "single_port",
		ram_block1a_59.port_a_address_width = 13,
		ram_block1a_59.port_a_byte_enable_mask_width = 1,
		ram_block1a_59.port_a_byte_size = 1,
		ram_block1a_59.port_a_data_out_clear = "clear0",
		ram_block1a_59.port_a_data_out_clock = "none",
		ram_block1a_59.port_a_data_width = 1,
		ram_block1a_59.port_a_first_address = 24576,
		ram_block1a_59.port_a_first_bit_number = 11,
		ram_block1a_59.port_a_last_address = 32767,
		ram_block1a_59.port_a_logical_ram_depth = 65536,
		ram_block1a_59.port_a_logical_ram_width = 16,
		ram_block1a_59.power_up_uninitialized = "false",
		ram_block1a_59.ram_block_type = "AUTO",
		ram_block1a_59.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_60
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[12]}),
	.portadataout(wire_ram_block1a_60portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_60.clk0_core_clock_enable = "ena0",
		ram_block1a_60.clk0_input_clock_enable = "none",
		ram_block1a_60.connectivity_checking = "OFF",
		ram_block1a_60.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_60.operation_mode = "single_port",
		ram_block1a_60.port_a_address_width = 13,
		ram_block1a_60.port_a_byte_enable_mask_width = 1,
		ram_block1a_60.port_a_byte_size = 1,
		ram_block1a_60.port_a_data_out_clear = "clear0",
		ram_block1a_60.port_a_data_out_clock = "none",
		ram_block1a_60.port_a_data_width = 1,
		ram_block1a_60.port_a_first_address = 24576,
		ram_block1a_60.port_a_first_bit_number = 12,
		ram_block1a_60.port_a_last_address = 32767,
		ram_block1a_60.port_a_logical_ram_depth = 65536,
		ram_block1a_60.port_a_logical_ram_width = 16,
		ram_block1a_60.power_up_uninitialized = "false",
		ram_block1a_60.ram_block_type = "AUTO",
		ram_block1a_60.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_61
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[13]}),
	.portadataout(wire_ram_block1a_61portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_61.clk0_core_clock_enable = "ena0",
		ram_block1a_61.clk0_input_clock_enable = "none",
		ram_block1a_61.connectivity_checking = "OFF",
		ram_block1a_61.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_61.operation_mode = "single_port",
		ram_block1a_61.port_a_address_width = 13,
		ram_block1a_61.port_a_byte_enable_mask_width = 1,
		ram_block1a_61.port_a_byte_size = 1,
		ram_block1a_61.port_a_data_out_clear = "clear0",
		ram_block1a_61.port_a_data_out_clock = "none",
		ram_block1a_61.port_a_data_width = 1,
		ram_block1a_61.port_a_first_address = 24576,
		ram_block1a_61.port_a_first_bit_number = 13,
		ram_block1a_61.port_a_last_address = 32767,
		ram_block1a_61.port_a_logical_ram_depth = 65536,
		ram_block1a_61.port_a_logical_ram_width = 16,
		ram_block1a_61.power_up_uninitialized = "false",
		ram_block1a_61.ram_block_type = "AUTO",
		ram_block1a_61.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_62
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[14]}),
	.portadataout(wire_ram_block1a_62portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_62.clk0_core_clock_enable = "ena0",
		ram_block1a_62.clk0_input_clock_enable = "none",
		ram_block1a_62.connectivity_checking = "OFF",
		ram_block1a_62.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_62.operation_mode = "single_port",
		ram_block1a_62.port_a_address_width = 13,
		ram_block1a_62.port_a_byte_enable_mask_width = 1,
		ram_block1a_62.port_a_byte_size = 1,
		ram_block1a_62.port_a_data_out_clear = "clear0",
		ram_block1a_62.port_a_data_out_clock = "none",
		ram_block1a_62.port_a_data_width = 1,
		ram_block1a_62.port_a_first_address = 24576,
		ram_block1a_62.port_a_first_bit_number = 14,
		ram_block1a_62.port_a_last_address = 32767,
		ram_block1a_62.port_a_logical_ram_depth = 65536,
		ram_block1a_62.port_a_logical_ram_width = 16,
		ram_block1a_62.power_up_uninitialized = "false",
		ram_block1a_62.ram_block_type = "AUTO",
		ram_block1a_62.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_63
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[3]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[15]}),
	.portadataout(wire_ram_block1a_63portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[3]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_63.clk0_core_clock_enable = "ena0",
		ram_block1a_63.clk0_input_clock_enable = "none",
		ram_block1a_63.connectivity_checking = "OFF",
		ram_block1a_63.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_63.operation_mode = "single_port",
		ram_block1a_63.port_a_address_width = 13,
		ram_block1a_63.port_a_byte_enable_mask_width = 1,
		ram_block1a_63.port_a_byte_size = 1,
		ram_block1a_63.port_a_data_out_clear = "clear0",
		ram_block1a_63.port_a_data_out_clock = "none",
		ram_block1a_63.port_a_data_width = 1,
		ram_block1a_63.port_a_first_address = 24576,
		ram_block1a_63.port_a_first_bit_number = 15,
		ram_block1a_63.port_a_last_address = 32767,
		ram_block1a_63.port_a_logical_ram_depth = 65536,
		ram_block1a_63.port_a_logical_ram_width = 16,
		ram_block1a_63.power_up_uninitialized = "false",
		ram_block1a_63.ram_block_type = "AUTO",
		ram_block1a_63.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_64
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_64portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_64.clk0_core_clock_enable = "ena0",
		ram_block1a_64.clk0_input_clock_enable = "none",
		ram_block1a_64.connectivity_checking = "OFF",
		ram_block1a_64.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_64.operation_mode = "single_port",
		ram_block1a_64.port_a_address_width = 13,
		ram_block1a_64.port_a_byte_enable_mask_width = 1,
		ram_block1a_64.port_a_byte_size = 1,
		ram_block1a_64.port_a_data_out_clear = "clear0",
		ram_block1a_64.port_a_data_out_clock = "none",
		ram_block1a_64.port_a_data_width = 1,
		ram_block1a_64.port_a_first_address = 32768,
		ram_block1a_64.port_a_first_bit_number = 0,
		ram_block1a_64.port_a_last_address = 40959,
		ram_block1a_64.port_a_logical_ram_depth = 65536,
		ram_block1a_64.port_a_logical_ram_width = 16,
		ram_block1a_64.power_up_uninitialized = "false",
		ram_block1a_64.ram_block_type = "AUTO",
		ram_block1a_64.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_65
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_65portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_65.clk0_core_clock_enable = "ena0",
		ram_block1a_65.clk0_input_clock_enable = "none",
		ram_block1a_65.connectivity_checking = "OFF",
		ram_block1a_65.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_65.operation_mode = "single_port",
		ram_block1a_65.port_a_address_width = 13,
		ram_block1a_65.port_a_byte_enable_mask_width = 1,
		ram_block1a_65.port_a_byte_size = 1,
		ram_block1a_65.port_a_data_out_clear = "clear0",
		ram_block1a_65.port_a_data_out_clock = "none",
		ram_block1a_65.port_a_data_width = 1,
		ram_block1a_65.port_a_first_address = 32768,
		ram_block1a_65.port_a_first_bit_number = 1,
		ram_block1a_65.port_a_last_address = 40959,
		ram_block1a_65.port_a_logical_ram_depth = 65536,
		ram_block1a_65.port_a_logical_ram_width = 16,
		ram_block1a_65.power_up_uninitialized = "false",
		ram_block1a_65.ram_block_type = "AUTO",
		ram_block1a_65.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_66
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_66portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_66.clk0_core_clock_enable = "ena0",
		ram_block1a_66.clk0_input_clock_enable = "none",
		ram_block1a_66.connectivity_checking = "OFF",
		ram_block1a_66.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_66.operation_mode = "single_port",
		ram_block1a_66.port_a_address_width = 13,
		ram_block1a_66.port_a_byte_enable_mask_width = 1,
		ram_block1a_66.port_a_byte_size = 1,
		ram_block1a_66.port_a_data_out_clear = "clear0",
		ram_block1a_66.port_a_data_out_clock = "none",
		ram_block1a_66.port_a_data_width = 1,
		ram_block1a_66.port_a_first_address = 32768,
		ram_block1a_66.port_a_first_bit_number = 2,
		ram_block1a_66.port_a_last_address = 40959,
		ram_block1a_66.port_a_logical_ram_depth = 65536,
		ram_block1a_66.port_a_logical_ram_width = 16,
		ram_block1a_66.power_up_uninitialized = "false",
		ram_block1a_66.ram_block_type = "AUTO",
		ram_block1a_66.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_67
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_67portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_67.clk0_core_clock_enable = "ena0",
		ram_block1a_67.clk0_input_clock_enable = "none",
		ram_block1a_67.connectivity_checking = "OFF",
		ram_block1a_67.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_67.operation_mode = "single_port",
		ram_block1a_67.port_a_address_width = 13,
		ram_block1a_67.port_a_byte_enable_mask_width = 1,
		ram_block1a_67.port_a_byte_size = 1,
		ram_block1a_67.port_a_data_out_clear = "clear0",
		ram_block1a_67.port_a_data_out_clock = "none",
		ram_block1a_67.port_a_data_width = 1,
		ram_block1a_67.port_a_first_address = 32768,
		ram_block1a_67.port_a_first_bit_number = 3,
		ram_block1a_67.port_a_last_address = 40959,
		ram_block1a_67.port_a_logical_ram_depth = 65536,
		ram_block1a_67.port_a_logical_ram_width = 16,
		ram_block1a_67.power_up_uninitialized = "false",
		ram_block1a_67.ram_block_type = "AUTO",
		ram_block1a_67.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_68
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_68portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_68.clk0_core_clock_enable = "ena0",
		ram_block1a_68.clk0_input_clock_enable = "none",
		ram_block1a_68.connectivity_checking = "OFF",
		ram_block1a_68.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_68.operation_mode = "single_port",
		ram_block1a_68.port_a_address_width = 13,
		ram_block1a_68.port_a_byte_enable_mask_width = 1,
		ram_block1a_68.port_a_byte_size = 1,
		ram_block1a_68.port_a_data_out_clear = "clear0",
		ram_block1a_68.port_a_data_out_clock = "none",
		ram_block1a_68.port_a_data_width = 1,
		ram_block1a_68.port_a_first_address = 32768,
		ram_block1a_68.port_a_first_bit_number = 4,
		ram_block1a_68.port_a_last_address = 40959,
		ram_block1a_68.port_a_logical_ram_depth = 65536,
		ram_block1a_68.port_a_logical_ram_width = 16,
		ram_block1a_68.power_up_uninitialized = "false",
		ram_block1a_68.ram_block_type = "AUTO",
		ram_block1a_68.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_69
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_69portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_69.clk0_core_clock_enable = "ena0",
		ram_block1a_69.clk0_input_clock_enable = "none",
		ram_block1a_69.connectivity_checking = "OFF",
		ram_block1a_69.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_69.operation_mode = "single_port",
		ram_block1a_69.port_a_address_width = 13,
		ram_block1a_69.port_a_byte_enable_mask_width = 1,
		ram_block1a_69.port_a_byte_size = 1,
		ram_block1a_69.port_a_data_out_clear = "clear0",
		ram_block1a_69.port_a_data_out_clock = "none",
		ram_block1a_69.port_a_data_width = 1,
		ram_block1a_69.port_a_first_address = 32768,
		ram_block1a_69.port_a_first_bit_number = 5,
		ram_block1a_69.port_a_last_address = 40959,
		ram_block1a_69.port_a_logical_ram_depth = 65536,
		ram_block1a_69.port_a_logical_ram_width = 16,
		ram_block1a_69.power_up_uninitialized = "false",
		ram_block1a_69.ram_block_type = "AUTO",
		ram_block1a_69.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_70
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_70portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_70.clk0_core_clock_enable = "ena0",
		ram_block1a_70.clk0_input_clock_enable = "none",
		ram_block1a_70.connectivity_checking = "OFF",
		ram_block1a_70.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_70.operation_mode = "single_port",
		ram_block1a_70.port_a_address_width = 13,
		ram_block1a_70.port_a_byte_enable_mask_width = 1,
		ram_block1a_70.port_a_byte_size = 1,
		ram_block1a_70.port_a_data_out_clear = "clear0",
		ram_block1a_70.port_a_data_out_clock = "none",
		ram_block1a_70.port_a_data_width = 1,
		ram_block1a_70.port_a_first_address = 32768,
		ram_block1a_70.port_a_first_bit_number = 6,
		ram_block1a_70.port_a_last_address = 40959,
		ram_block1a_70.port_a_logical_ram_depth = 65536,
		ram_block1a_70.port_a_logical_ram_width = 16,
		ram_block1a_70.power_up_uninitialized = "false",
		ram_block1a_70.ram_block_type = "AUTO",
		ram_block1a_70.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_71
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_71portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_71.clk0_core_clock_enable = "ena0",
		ram_block1a_71.clk0_input_clock_enable = "none",
		ram_block1a_71.connectivity_checking = "OFF",
		ram_block1a_71.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_71.operation_mode = "single_port",
		ram_block1a_71.port_a_address_width = 13,
		ram_block1a_71.port_a_byte_enable_mask_width = 1,
		ram_block1a_71.port_a_byte_size = 1,
		ram_block1a_71.port_a_data_out_clear = "clear0",
		ram_block1a_71.port_a_data_out_clock = "none",
		ram_block1a_71.port_a_data_width = 1,
		ram_block1a_71.port_a_first_address = 32768,
		ram_block1a_71.port_a_first_bit_number = 7,
		ram_block1a_71.port_a_last_address = 40959,
		ram_block1a_71.port_a_logical_ram_depth = 65536,
		ram_block1a_71.port_a_logical_ram_width = 16,
		ram_block1a_71.power_up_uninitialized = "false",
		ram_block1a_71.ram_block_type = "AUTO",
		ram_block1a_71.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_72
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[8]}),
	.portadataout(wire_ram_block1a_72portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_72.clk0_core_clock_enable = "ena0",
		ram_block1a_72.clk0_input_clock_enable = "none",
		ram_block1a_72.connectivity_checking = "OFF",
		ram_block1a_72.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_72.operation_mode = "single_port",
		ram_block1a_72.port_a_address_width = 13,
		ram_block1a_72.port_a_byte_enable_mask_width = 1,
		ram_block1a_72.port_a_byte_size = 1,
		ram_block1a_72.port_a_data_out_clear = "clear0",
		ram_block1a_72.port_a_data_out_clock = "none",
		ram_block1a_72.port_a_data_width = 1,
		ram_block1a_72.port_a_first_address = 32768,
		ram_block1a_72.port_a_first_bit_number = 8,
		ram_block1a_72.port_a_last_address = 40959,
		ram_block1a_72.port_a_logical_ram_depth = 65536,
		ram_block1a_72.port_a_logical_ram_width = 16,
		ram_block1a_72.power_up_uninitialized = "false",
		ram_block1a_72.ram_block_type = "AUTO",
		ram_block1a_72.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_73
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[9]}),
	.portadataout(wire_ram_block1a_73portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_73.clk0_core_clock_enable = "ena0",
		ram_block1a_73.clk0_input_clock_enable = "none",
		ram_block1a_73.connectivity_checking = "OFF",
		ram_block1a_73.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_73.operation_mode = "single_port",
		ram_block1a_73.port_a_address_width = 13,
		ram_block1a_73.port_a_byte_enable_mask_width = 1,
		ram_block1a_73.port_a_byte_size = 1,
		ram_block1a_73.port_a_data_out_clear = "clear0",
		ram_block1a_73.port_a_data_out_clock = "none",
		ram_block1a_73.port_a_data_width = 1,
		ram_block1a_73.port_a_first_address = 32768,
		ram_block1a_73.port_a_first_bit_number = 9,
		ram_block1a_73.port_a_last_address = 40959,
		ram_block1a_73.port_a_logical_ram_depth = 65536,
		ram_block1a_73.port_a_logical_ram_width = 16,
		ram_block1a_73.power_up_uninitialized = "false",
		ram_block1a_73.ram_block_type = "AUTO",
		ram_block1a_73.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_74
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[10]}),
	.portadataout(wire_ram_block1a_74portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_74.clk0_core_clock_enable = "ena0",
		ram_block1a_74.clk0_input_clock_enable = "none",
		ram_block1a_74.connectivity_checking = "OFF",
		ram_block1a_74.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_74.operation_mode = "single_port",
		ram_block1a_74.port_a_address_width = 13,
		ram_block1a_74.port_a_byte_enable_mask_width = 1,
		ram_block1a_74.port_a_byte_size = 1,
		ram_block1a_74.port_a_data_out_clear = "clear0",
		ram_block1a_74.port_a_data_out_clock = "none",
		ram_block1a_74.port_a_data_width = 1,
		ram_block1a_74.port_a_first_address = 32768,
		ram_block1a_74.port_a_first_bit_number = 10,
		ram_block1a_74.port_a_last_address = 40959,
		ram_block1a_74.port_a_logical_ram_depth = 65536,
		ram_block1a_74.port_a_logical_ram_width = 16,
		ram_block1a_74.power_up_uninitialized = "false",
		ram_block1a_74.ram_block_type = "AUTO",
		ram_block1a_74.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_75
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[11]}),
	.portadataout(wire_ram_block1a_75portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_75.clk0_core_clock_enable = "ena0",
		ram_block1a_75.clk0_input_clock_enable = "none",
		ram_block1a_75.connectivity_checking = "OFF",
		ram_block1a_75.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_75.operation_mode = "single_port",
		ram_block1a_75.port_a_address_width = 13,
		ram_block1a_75.port_a_byte_enable_mask_width = 1,
		ram_block1a_75.port_a_byte_size = 1,
		ram_block1a_75.port_a_data_out_clear = "clear0",
		ram_block1a_75.port_a_data_out_clock = "none",
		ram_block1a_75.port_a_data_width = 1,
		ram_block1a_75.port_a_first_address = 32768,
		ram_block1a_75.port_a_first_bit_number = 11,
		ram_block1a_75.port_a_last_address = 40959,
		ram_block1a_75.port_a_logical_ram_depth = 65536,
		ram_block1a_75.port_a_logical_ram_width = 16,
		ram_block1a_75.power_up_uninitialized = "false",
		ram_block1a_75.ram_block_type = "AUTO",
		ram_block1a_75.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_76
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[12]}),
	.portadataout(wire_ram_block1a_76portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_76.clk0_core_clock_enable = "ena0",
		ram_block1a_76.clk0_input_clock_enable = "none",
		ram_block1a_76.connectivity_checking = "OFF",
		ram_block1a_76.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_76.operation_mode = "single_port",
		ram_block1a_76.port_a_address_width = 13,
		ram_block1a_76.port_a_byte_enable_mask_width = 1,
		ram_block1a_76.port_a_byte_size = 1,
		ram_block1a_76.port_a_data_out_clear = "clear0",
		ram_block1a_76.port_a_data_out_clock = "none",
		ram_block1a_76.port_a_data_width = 1,
		ram_block1a_76.port_a_first_address = 32768,
		ram_block1a_76.port_a_first_bit_number = 12,
		ram_block1a_76.port_a_last_address = 40959,
		ram_block1a_76.port_a_logical_ram_depth = 65536,
		ram_block1a_76.port_a_logical_ram_width = 16,
		ram_block1a_76.power_up_uninitialized = "false",
		ram_block1a_76.ram_block_type = "AUTO",
		ram_block1a_76.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_77
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[13]}),
	.portadataout(wire_ram_block1a_77portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_77.clk0_core_clock_enable = "ena0",
		ram_block1a_77.clk0_input_clock_enable = "none",
		ram_block1a_77.connectivity_checking = "OFF",
		ram_block1a_77.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_77.operation_mode = "single_port",
		ram_block1a_77.port_a_address_width = 13,
		ram_block1a_77.port_a_byte_enable_mask_width = 1,
		ram_block1a_77.port_a_byte_size = 1,
		ram_block1a_77.port_a_data_out_clear = "clear0",
		ram_block1a_77.port_a_data_out_clock = "none",
		ram_block1a_77.port_a_data_width = 1,
		ram_block1a_77.port_a_first_address = 32768,
		ram_block1a_77.port_a_first_bit_number = 13,
		ram_block1a_77.port_a_last_address = 40959,
		ram_block1a_77.port_a_logical_ram_depth = 65536,
		ram_block1a_77.port_a_logical_ram_width = 16,
		ram_block1a_77.power_up_uninitialized = "false",
		ram_block1a_77.ram_block_type = "AUTO",
		ram_block1a_77.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_78
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[14]}),
	.portadataout(wire_ram_block1a_78portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_78.clk0_core_clock_enable = "ena0",
		ram_block1a_78.clk0_input_clock_enable = "none",
		ram_block1a_78.connectivity_checking = "OFF",
		ram_block1a_78.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_78.operation_mode = "single_port",
		ram_block1a_78.port_a_address_width = 13,
		ram_block1a_78.port_a_byte_enable_mask_width = 1,
		ram_block1a_78.port_a_byte_size = 1,
		ram_block1a_78.port_a_data_out_clear = "clear0",
		ram_block1a_78.port_a_data_out_clock = "none",
		ram_block1a_78.port_a_data_width = 1,
		ram_block1a_78.port_a_first_address = 32768,
		ram_block1a_78.port_a_first_bit_number = 14,
		ram_block1a_78.port_a_last_address = 40959,
		ram_block1a_78.port_a_logical_ram_depth = 65536,
		ram_block1a_78.port_a_logical_ram_width = 16,
		ram_block1a_78.power_up_uninitialized = "false",
		ram_block1a_78.ram_block_type = "AUTO",
		ram_block1a_78.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_79
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[4]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[15]}),
	.portadataout(wire_ram_block1a_79portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[4]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_79.clk0_core_clock_enable = "ena0",
		ram_block1a_79.clk0_input_clock_enable = "none",
		ram_block1a_79.connectivity_checking = "OFF",
		ram_block1a_79.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_79.operation_mode = "single_port",
		ram_block1a_79.port_a_address_width = 13,
		ram_block1a_79.port_a_byte_enable_mask_width = 1,
		ram_block1a_79.port_a_byte_size = 1,
		ram_block1a_79.port_a_data_out_clear = "clear0",
		ram_block1a_79.port_a_data_out_clock = "none",
		ram_block1a_79.port_a_data_width = 1,
		ram_block1a_79.port_a_first_address = 32768,
		ram_block1a_79.port_a_first_bit_number = 15,
		ram_block1a_79.port_a_last_address = 40959,
		ram_block1a_79.port_a_logical_ram_depth = 65536,
		ram_block1a_79.port_a_logical_ram_width = 16,
		ram_block1a_79.power_up_uninitialized = "false",
		ram_block1a_79.ram_block_type = "AUTO",
		ram_block1a_79.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_80
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_80portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_80.clk0_core_clock_enable = "ena0",
		ram_block1a_80.clk0_input_clock_enable = "none",
		ram_block1a_80.connectivity_checking = "OFF",
		ram_block1a_80.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_80.operation_mode = "single_port",
		ram_block1a_80.port_a_address_width = 13,
		ram_block1a_80.port_a_byte_enable_mask_width = 1,
		ram_block1a_80.port_a_byte_size = 1,
		ram_block1a_80.port_a_data_out_clear = "clear0",
		ram_block1a_80.port_a_data_out_clock = "none",
		ram_block1a_80.port_a_data_width = 1,
		ram_block1a_80.port_a_first_address = 40960,
		ram_block1a_80.port_a_first_bit_number = 0,
		ram_block1a_80.port_a_last_address = 49151,
		ram_block1a_80.port_a_logical_ram_depth = 65536,
		ram_block1a_80.port_a_logical_ram_width = 16,
		ram_block1a_80.power_up_uninitialized = "false",
		ram_block1a_80.ram_block_type = "AUTO",
		ram_block1a_80.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_81
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_81portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_81.clk0_core_clock_enable = "ena0",
		ram_block1a_81.clk0_input_clock_enable = "none",
		ram_block1a_81.connectivity_checking = "OFF",
		ram_block1a_81.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_81.operation_mode = "single_port",
		ram_block1a_81.port_a_address_width = 13,
		ram_block1a_81.port_a_byte_enable_mask_width = 1,
		ram_block1a_81.port_a_byte_size = 1,
		ram_block1a_81.port_a_data_out_clear = "clear0",
		ram_block1a_81.port_a_data_out_clock = "none",
		ram_block1a_81.port_a_data_width = 1,
		ram_block1a_81.port_a_first_address = 40960,
		ram_block1a_81.port_a_first_bit_number = 1,
		ram_block1a_81.port_a_last_address = 49151,
		ram_block1a_81.port_a_logical_ram_depth = 65536,
		ram_block1a_81.port_a_logical_ram_width = 16,
		ram_block1a_81.power_up_uninitialized = "false",
		ram_block1a_81.ram_block_type = "AUTO",
		ram_block1a_81.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_82
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_82portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_82.clk0_core_clock_enable = "ena0",
		ram_block1a_82.clk0_input_clock_enable = "none",
		ram_block1a_82.connectivity_checking = "OFF",
		ram_block1a_82.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_82.operation_mode = "single_port",
		ram_block1a_82.port_a_address_width = 13,
		ram_block1a_82.port_a_byte_enable_mask_width = 1,
		ram_block1a_82.port_a_byte_size = 1,
		ram_block1a_82.port_a_data_out_clear = "clear0",
		ram_block1a_82.port_a_data_out_clock = "none",
		ram_block1a_82.port_a_data_width = 1,
		ram_block1a_82.port_a_first_address = 40960,
		ram_block1a_82.port_a_first_bit_number = 2,
		ram_block1a_82.port_a_last_address = 49151,
		ram_block1a_82.port_a_logical_ram_depth = 65536,
		ram_block1a_82.port_a_logical_ram_width = 16,
		ram_block1a_82.power_up_uninitialized = "false",
		ram_block1a_82.ram_block_type = "AUTO",
		ram_block1a_82.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_83
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_83portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_83.clk0_core_clock_enable = "ena0",
		ram_block1a_83.clk0_input_clock_enable = "none",
		ram_block1a_83.connectivity_checking = "OFF",
		ram_block1a_83.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_83.operation_mode = "single_port",
		ram_block1a_83.port_a_address_width = 13,
		ram_block1a_83.port_a_byte_enable_mask_width = 1,
		ram_block1a_83.port_a_byte_size = 1,
		ram_block1a_83.port_a_data_out_clear = "clear0",
		ram_block1a_83.port_a_data_out_clock = "none",
		ram_block1a_83.port_a_data_width = 1,
		ram_block1a_83.port_a_first_address = 40960,
		ram_block1a_83.port_a_first_bit_number = 3,
		ram_block1a_83.port_a_last_address = 49151,
		ram_block1a_83.port_a_logical_ram_depth = 65536,
		ram_block1a_83.port_a_logical_ram_width = 16,
		ram_block1a_83.power_up_uninitialized = "false",
		ram_block1a_83.ram_block_type = "AUTO",
		ram_block1a_83.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_84
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_84portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_84.clk0_core_clock_enable = "ena0",
		ram_block1a_84.clk0_input_clock_enable = "none",
		ram_block1a_84.connectivity_checking = "OFF",
		ram_block1a_84.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_84.operation_mode = "single_port",
		ram_block1a_84.port_a_address_width = 13,
		ram_block1a_84.port_a_byte_enable_mask_width = 1,
		ram_block1a_84.port_a_byte_size = 1,
		ram_block1a_84.port_a_data_out_clear = "clear0",
		ram_block1a_84.port_a_data_out_clock = "none",
		ram_block1a_84.port_a_data_width = 1,
		ram_block1a_84.port_a_first_address = 40960,
		ram_block1a_84.port_a_first_bit_number = 4,
		ram_block1a_84.port_a_last_address = 49151,
		ram_block1a_84.port_a_logical_ram_depth = 65536,
		ram_block1a_84.port_a_logical_ram_width = 16,
		ram_block1a_84.power_up_uninitialized = "false",
		ram_block1a_84.ram_block_type = "AUTO",
		ram_block1a_84.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_85
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_85portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_85.clk0_core_clock_enable = "ena0",
		ram_block1a_85.clk0_input_clock_enable = "none",
		ram_block1a_85.connectivity_checking = "OFF",
		ram_block1a_85.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_85.operation_mode = "single_port",
		ram_block1a_85.port_a_address_width = 13,
		ram_block1a_85.port_a_byte_enable_mask_width = 1,
		ram_block1a_85.port_a_byte_size = 1,
		ram_block1a_85.port_a_data_out_clear = "clear0",
		ram_block1a_85.port_a_data_out_clock = "none",
		ram_block1a_85.port_a_data_width = 1,
		ram_block1a_85.port_a_first_address = 40960,
		ram_block1a_85.port_a_first_bit_number = 5,
		ram_block1a_85.port_a_last_address = 49151,
		ram_block1a_85.port_a_logical_ram_depth = 65536,
		ram_block1a_85.port_a_logical_ram_width = 16,
		ram_block1a_85.power_up_uninitialized = "false",
		ram_block1a_85.ram_block_type = "AUTO",
		ram_block1a_85.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_86
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_86portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_86.clk0_core_clock_enable = "ena0",
		ram_block1a_86.clk0_input_clock_enable = "none",
		ram_block1a_86.connectivity_checking = "OFF",
		ram_block1a_86.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_86.operation_mode = "single_port",
		ram_block1a_86.port_a_address_width = 13,
		ram_block1a_86.port_a_byte_enable_mask_width = 1,
		ram_block1a_86.port_a_byte_size = 1,
		ram_block1a_86.port_a_data_out_clear = "clear0",
		ram_block1a_86.port_a_data_out_clock = "none",
		ram_block1a_86.port_a_data_width = 1,
		ram_block1a_86.port_a_first_address = 40960,
		ram_block1a_86.port_a_first_bit_number = 6,
		ram_block1a_86.port_a_last_address = 49151,
		ram_block1a_86.port_a_logical_ram_depth = 65536,
		ram_block1a_86.port_a_logical_ram_width = 16,
		ram_block1a_86.power_up_uninitialized = "false",
		ram_block1a_86.ram_block_type = "AUTO",
		ram_block1a_86.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_87
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_87portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_87.clk0_core_clock_enable = "ena0",
		ram_block1a_87.clk0_input_clock_enable = "none",
		ram_block1a_87.connectivity_checking = "OFF",
		ram_block1a_87.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_87.operation_mode = "single_port",
		ram_block1a_87.port_a_address_width = 13,
		ram_block1a_87.port_a_byte_enable_mask_width = 1,
		ram_block1a_87.port_a_byte_size = 1,
		ram_block1a_87.port_a_data_out_clear = "clear0",
		ram_block1a_87.port_a_data_out_clock = "none",
		ram_block1a_87.port_a_data_width = 1,
		ram_block1a_87.port_a_first_address = 40960,
		ram_block1a_87.port_a_first_bit_number = 7,
		ram_block1a_87.port_a_last_address = 49151,
		ram_block1a_87.port_a_logical_ram_depth = 65536,
		ram_block1a_87.port_a_logical_ram_width = 16,
		ram_block1a_87.power_up_uninitialized = "false",
		ram_block1a_87.ram_block_type = "AUTO",
		ram_block1a_87.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_88
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[8]}),
	.portadataout(wire_ram_block1a_88portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_88.clk0_core_clock_enable = "ena0",
		ram_block1a_88.clk0_input_clock_enable = "none",
		ram_block1a_88.connectivity_checking = "OFF",
		ram_block1a_88.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_88.operation_mode = "single_port",
		ram_block1a_88.port_a_address_width = 13,
		ram_block1a_88.port_a_byte_enable_mask_width = 1,
		ram_block1a_88.port_a_byte_size = 1,
		ram_block1a_88.port_a_data_out_clear = "clear0",
		ram_block1a_88.port_a_data_out_clock = "none",
		ram_block1a_88.port_a_data_width = 1,
		ram_block1a_88.port_a_first_address = 40960,
		ram_block1a_88.port_a_first_bit_number = 8,
		ram_block1a_88.port_a_last_address = 49151,
		ram_block1a_88.port_a_logical_ram_depth = 65536,
		ram_block1a_88.port_a_logical_ram_width = 16,
		ram_block1a_88.power_up_uninitialized = "false",
		ram_block1a_88.ram_block_type = "AUTO",
		ram_block1a_88.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_89
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[9]}),
	.portadataout(wire_ram_block1a_89portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_89.clk0_core_clock_enable = "ena0",
		ram_block1a_89.clk0_input_clock_enable = "none",
		ram_block1a_89.connectivity_checking = "OFF",
		ram_block1a_89.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_89.operation_mode = "single_port",
		ram_block1a_89.port_a_address_width = 13,
		ram_block1a_89.port_a_byte_enable_mask_width = 1,
		ram_block1a_89.port_a_byte_size = 1,
		ram_block1a_89.port_a_data_out_clear = "clear0",
		ram_block1a_89.port_a_data_out_clock = "none",
		ram_block1a_89.port_a_data_width = 1,
		ram_block1a_89.port_a_first_address = 40960,
		ram_block1a_89.port_a_first_bit_number = 9,
		ram_block1a_89.port_a_last_address = 49151,
		ram_block1a_89.port_a_logical_ram_depth = 65536,
		ram_block1a_89.port_a_logical_ram_width = 16,
		ram_block1a_89.power_up_uninitialized = "false",
		ram_block1a_89.ram_block_type = "AUTO",
		ram_block1a_89.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_90
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[10]}),
	.portadataout(wire_ram_block1a_90portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_90.clk0_core_clock_enable = "ena0",
		ram_block1a_90.clk0_input_clock_enable = "none",
		ram_block1a_90.connectivity_checking = "OFF",
		ram_block1a_90.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_90.operation_mode = "single_port",
		ram_block1a_90.port_a_address_width = 13,
		ram_block1a_90.port_a_byte_enable_mask_width = 1,
		ram_block1a_90.port_a_byte_size = 1,
		ram_block1a_90.port_a_data_out_clear = "clear0",
		ram_block1a_90.port_a_data_out_clock = "none",
		ram_block1a_90.port_a_data_width = 1,
		ram_block1a_90.port_a_first_address = 40960,
		ram_block1a_90.port_a_first_bit_number = 10,
		ram_block1a_90.port_a_last_address = 49151,
		ram_block1a_90.port_a_logical_ram_depth = 65536,
		ram_block1a_90.port_a_logical_ram_width = 16,
		ram_block1a_90.power_up_uninitialized = "false",
		ram_block1a_90.ram_block_type = "AUTO",
		ram_block1a_90.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_91
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[11]}),
	.portadataout(wire_ram_block1a_91portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_91.clk0_core_clock_enable = "ena0",
		ram_block1a_91.clk0_input_clock_enable = "none",
		ram_block1a_91.connectivity_checking = "OFF",
		ram_block1a_91.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_91.operation_mode = "single_port",
		ram_block1a_91.port_a_address_width = 13,
		ram_block1a_91.port_a_byte_enable_mask_width = 1,
		ram_block1a_91.port_a_byte_size = 1,
		ram_block1a_91.port_a_data_out_clear = "clear0",
		ram_block1a_91.port_a_data_out_clock = "none",
		ram_block1a_91.port_a_data_width = 1,
		ram_block1a_91.port_a_first_address = 40960,
		ram_block1a_91.port_a_first_bit_number = 11,
		ram_block1a_91.port_a_last_address = 49151,
		ram_block1a_91.port_a_logical_ram_depth = 65536,
		ram_block1a_91.port_a_logical_ram_width = 16,
		ram_block1a_91.power_up_uninitialized = "false",
		ram_block1a_91.ram_block_type = "AUTO",
		ram_block1a_91.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_92
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[12]}),
	.portadataout(wire_ram_block1a_92portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_92.clk0_core_clock_enable = "ena0",
		ram_block1a_92.clk0_input_clock_enable = "none",
		ram_block1a_92.connectivity_checking = "OFF",
		ram_block1a_92.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_92.operation_mode = "single_port",
		ram_block1a_92.port_a_address_width = 13,
		ram_block1a_92.port_a_byte_enable_mask_width = 1,
		ram_block1a_92.port_a_byte_size = 1,
		ram_block1a_92.port_a_data_out_clear = "clear0",
		ram_block1a_92.port_a_data_out_clock = "none",
		ram_block1a_92.port_a_data_width = 1,
		ram_block1a_92.port_a_first_address = 40960,
		ram_block1a_92.port_a_first_bit_number = 12,
		ram_block1a_92.port_a_last_address = 49151,
		ram_block1a_92.port_a_logical_ram_depth = 65536,
		ram_block1a_92.port_a_logical_ram_width = 16,
		ram_block1a_92.power_up_uninitialized = "false",
		ram_block1a_92.ram_block_type = "AUTO",
		ram_block1a_92.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_93
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[13]}),
	.portadataout(wire_ram_block1a_93portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_93.clk0_core_clock_enable = "ena0",
		ram_block1a_93.clk0_input_clock_enable = "none",
		ram_block1a_93.connectivity_checking = "OFF",
		ram_block1a_93.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_93.operation_mode = "single_port",
		ram_block1a_93.port_a_address_width = 13,
		ram_block1a_93.port_a_byte_enable_mask_width = 1,
		ram_block1a_93.port_a_byte_size = 1,
		ram_block1a_93.port_a_data_out_clear = "clear0",
		ram_block1a_93.port_a_data_out_clock = "none",
		ram_block1a_93.port_a_data_width = 1,
		ram_block1a_93.port_a_first_address = 40960,
		ram_block1a_93.port_a_first_bit_number = 13,
		ram_block1a_93.port_a_last_address = 49151,
		ram_block1a_93.port_a_logical_ram_depth = 65536,
		ram_block1a_93.port_a_logical_ram_width = 16,
		ram_block1a_93.power_up_uninitialized = "false",
		ram_block1a_93.ram_block_type = "AUTO",
		ram_block1a_93.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_94
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[14]}),
	.portadataout(wire_ram_block1a_94portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_94.clk0_core_clock_enable = "ena0",
		ram_block1a_94.clk0_input_clock_enable = "none",
		ram_block1a_94.connectivity_checking = "OFF",
		ram_block1a_94.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_94.operation_mode = "single_port",
		ram_block1a_94.port_a_address_width = 13,
		ram_block1a_94.port_a_byte_enable_mask_width = 1,
		ram_block1a_94.port_a_byte_size = 1,
		ram_block1a_94.port_a_data_out_clear = "clear0",
		ram_block1a_94.port_a_data_out_clock = "none",
		ram_block1a_94.port_a_data_width = 1,
		ram_block1a_94.port_a_first_address = 40960,
		ram_block1a_94.port_a_first_bit_number = 14,
		ram_block1a_94.port_a_last_address = 49151,
		ram_block1a_94.port_a_logical_ram_depth = 65536,
		ram_block1a_94.port_a_logical_ram_width = 16,
		ram_block1a_94.power_up_uninitialized = "false",
		ram_block1a_94.ram_block_type = "AUTO",
		ram_block1a_94.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_95
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[5]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[15]}),
	.portadataout(wire_ram_block1a_95portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[5]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_95.clk0_core_clock_enable = "ena0",
		ram_block1a_95.clk0_input_clock_enable = "none",
		ram_block1a_95.connectivity_checking = "OFF",
		ram_block1a_95.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_95.operation_mode = "single_port",
		ram_block1a_95.port_a_address_width = 13,
		ram_block1a_95.port_a_byte_enable_mask_width = 1,
		ram_block1a_95.port_a_byte_size = 1,
		ram_block1a_95.port_a_data_out_clear = "clear0",
		ram_block1a_95.port_a_data_out_clock = "none",
		ram_block1a_95.port_a_data_width = 1,
		ram_block1a_95.port_a_first_address = 40960,
		ram_block1a_95.port_a_first_bit_number = 15,
		ram_block1a_95.port_a_last_address = 49151,
		ram_block1a_95.port_a_logical_ram_depth = 65536,
		ram_block1a_95.port_a_logical_ram_width = 16,
		ram_block1a_95.power_up_uninitialized = "false",
		ram_block1a_95.ram_block_type = "AUTO",
		ram_block1a_95.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_96
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_96portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_96.clk0_core_clock_enable = "ena0",
		ram_block1a_96.clk0_input_clock_enable = "none",
		ram_block1a_96.connectivity_checking = "OFF",
		ram_block1a_96.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_96.operation_mode = "single_port",
		ram_block1a_96.port_a_address_width = 13,
		ram_block1a_96.port_a_byte_enable_mask_width = 1,
		ram_block1a_96.port_a_byte_size = 1,
		ram_block1a_96.port_a_data_out_clear = "clear0",
		ram_block1a_96.port_a_data_out_clock = "none",
		ram_block1a_96.port_a_data_width = 1,
		ram_block1a_96.port_a_first_address = 49152,
		ram_block1a_96.port_a_first_bit_number = 0,
		ram_block1a_96.port_a_last_address = 57343,
		ram_block1a_96.port_a_logical_ram_depth = 65536,
		ram_block1a_96.port_a_logical_ram_width = 16,
		ram_block1a_96.power_up_uninitialized = "false",
		ram_block1a_96.ram_block_type = "AUTO",
		ram_block1a_96.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_97
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_97portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_97.clk0_core_clock_enable = "ena0",
		ram_block1a_97.clk0_input_clock_enable = "none",
		ram_block1a_97.connectivity_checking = "OFF",
		ram_block1a_97.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_97.operation_mode = "single_port",
		ram_block1a_97.port_a_address_width = 13,
		ram_block1a_97.port_a_byte_enable_mask_width = 1,
		ram_block1a_97.port_a_byte_size = 1,
		ram_block1a_97.port_a_data_out_clear = "clear0",
		ram_block1a_97.port_a_data_out_clock = "none",
		ram_block1a_97.port_a_data_width = 1,
		ram_block1a_97.port_a_first_address = 49152,
		ram_block1a_97.port_a_first_bit_number = 1,
		ram_block1a_97.port_a_last_address = 57343,
		ram_block1a_97.port_a_logical_ram_depth = 65536,
		ram_block1a_97.port_a_logical_ram_width = 16,
		ram_block1a_97.power_up_uninitialized = "false",
		ram_block1a_97.ram_block_type = "AUTO",
		ram_block1a_97.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_98
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_98portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_98.clk0_core_clock_enable = "ena0",
		ram_block1a_98.clk0_input_clock_enable = "none",
		ram_block1a_98.connectivity_checking = "OFF",
		ram_block1a_98.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_98.operation_mode = "single_port",
		ram_block1a_98.port_a_address_width = 13,
		ram_block1a_98.port_a_byte_enable_mask_width = 1,
		ram_block1a_98.port_a_byte_size = 1,
		ram_block1a_98.port_a_data_out_clear = "clear0",
		ram_block1a_98.port_a_data_out_clock = "none",
		ram_block1a_98.port_a_data_width = 1,
		ram_block1a_98.port_a_first_address = 49152,
		ram_block1a_98.port_a_first_bit_number = 2,
		ram_block1a_98.port_a_last_address = 57343,
		ram_block1a_98.port_a_logical_ram_depth = 65536,
		ram_block1a_98.port_a_logical_ram_width = 16,
		ram_block1a_98.power_up_uninitialized = "false",
		ram_block1a_98.ram_block_type = "AUTO",
		ram_block1a_98.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_99
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_99portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_99.clk0_core_clock_enable = "ena0",
		ram_block1a_99.clk0_input_clock_enable = "none",
		ram_block1a_99.connectivity_checking = "OFF",
		ram_block1a_99.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_99.operation_mode = "single_port",
		ram_block1a_99.port_a_address_width = 13,
		ram_block1a_99.port_a_byte_enable_mask_width = 1,
		ram_block1a_99.port_a_byte_size = 1,
		ram_block1a_99.port_a_data_out_clear = "clear0",
		ram_block1a_99.port_a_data_out_clock = "none",
		ram_block1a_99.port_a_data_width = 1,
		ram_block1a_99.port_a_first_address = 49152,
		ram_block1a_99.port_a_first_bit_number = 3,
		ram_block1a_99.port_a_last_address = 57343,
		ram_block1a_99.port_a_logical_ram_depth = 65536,
		ram_block1a_99.port_a_logical_ram_width = 16,
		ram_block1a_99.power_up_uninitialized = "false",
		ram_block1a_99.ram_block_type = "AUTO",
		ram_block1a_99.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_100
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_100portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_100.clk0_core_clock_enable = "ena0",
		ram_block1a_100.clk0_input_clock_enable = "none",
		ram_block1a_100.connectivity_checking = "OFF",
		ram_block1a_100.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_100.operation_mode = "single_port",
		ram_block1a_100.port_a_address_width = 13,
		ram_block1a_100.port_a_byte_enable_mask_width = 1,
		ram_block1a_100.port_a_byte_size = 1,
		ram_block1a_100.port_a_data_out_clear = "clear0",
		ram_block1a_100.port_a_data_out_clock = "none",
		ram_block1a_100.port_a_data_width = 1,
		ram_block1a_100.port_a_first_address = 49152,
		ram_block1a_100.port_a_first_bit_number = 4,
		ram_block1a_100.port_a_last_address = 57343,
		ram_block1a_100.port_a_logical_ram_depth = 65536,
		ram_block1a_100.port_a_logical_ram_width = 16,
		ram_block1a_100.power_up_uninitialized = "false",
		ram_block1a_100.ram_block_type = "AUTO",
		ram_block1a_100.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_101
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_101portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_101.clk0_core_clock_enable = "ena0",
		ram_block1a_101.clk0_input_clock_enable = "none",
		ram_block1a_101.connectivity_checking = "OFF",
		ram_block1a_101.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_101.operation_mode = "single_port",
		ram_block1a_101.port_a_address_width = 13,
		ram_block1a_101.port_a_byte_enable_mask_width = 1,
		ram_block1a_101.port_a_byte_size = 1,
		ram_block1a_101.port_a_data_out_clear = "clear0",
		ram_block1a_101.port_a_data_out_clock = "none",
		ram_block1a_101.port_a_data_width = 1,
		ram_block1a_101.port_a_first_address = 49152,
		ram_block1a_101.port_a_first_bit_number = 5,
		ram_block1a_101.port_a_last_address = 57343,
		ram_block1a_101.port_a_logical_ram_depth = 65536,
		ram_block1a_101.port_a_logical_ram_width = 16,
		ram_block1a_101.power_up_uninitialized = "false",
		ram_block1a_101.ram_block_type = "AUTO",
		ram_block1a_101.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_102
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_102portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_102.clk0_core_clock_enable = "ena0",
		ram_block1a_102.clk0_input_clock_enable = "none",
		ram_block1a_102.connectivity_checking = "OFF",
		ram_block1a_102.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_102.operation_mode = "single_port",
		ram_block1a_102.port_a_address_width = 13,
		ram_block1a_102.port_a_byte_enable_mask_width = 1,
		ram_block1a_102.port_a_byte_size = 1,
		ram_block1a_102.port_a_data_out_clear = "clear0",
		ram_block1a_102.port_a_data_out_clock = "none",
		ram_block1a_102.port_a_data_width = 1,
		ram_block1a_102.port_a_first_address = 49152,
		ram_block1a_102.port_a_first_bit_number = 6,
		ram_block1a_102.port_a_last_address = 57343,
		ram_block1a_102.port_a_logical_ram_depth = 65536,
		ram_block1a_102.port_a_logical_ram_width = 16,
		ram_block1a_102.power_up_uninitialized = "false",
		ram_block1a_102.ram_block_type = "AUTO",
		ram_block1a_102.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_103
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_103portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_103.clk0_core_clock_enable = "ena0",
		ram_block1a_103.clk0_input_clock_enable = "none",
		ram_block1a_103.connectivity_checking = "OFF",
		ram_block1a_103.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_103.operation_mode = "single_port",
		ram_block1a_103.port_a_address_width = 13,
		ram_block1a_103.port_a_byte_enable_mask_width = 1,
		ram_block1a_103.port_a_byte_size = 1,
		ram_block1a_103.port_a_data_out_clear = "clear0",
		ram_block1a_103.port_a_data_out_clock = "none",
		ram_block1a_103.port_a_data_width = 1,
		ram_block1a_103.port_a_first_address = 49152,
		ram_block1a_103.port_a_first_bit_number = 7,
		ram_block1a_103.port_a_last_address = 57343,
		ram_block1a_103.port_a_logical_ram_depth = 65536,
		ram_block1a_103.port_a_logical_ram_width = 16,
		ram_block1a_103.power_up_uninitialized = "false",
		ram_block1a_103.ram_block_type = "AUTO",
		ram_block1a_103.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_104
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[8]}),
	.portadataout(wire_ram_block1a_104portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_104.clk0_core_clock_enable = "ena0",
		ram_block1a_104.clk0_input_clock_enable = "none",
		ram_block1a_104.connectivity_checking = "OFF",
		ram_block1a_104.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_104.operation_mode = "single_port",
		ram_block1a_104.port_a_address_width = 13,
		ram_block1a_104.port_a_byte_enable_mask_width = 1,
		ram_block1a_104.port_a_byte_size = 1,
		ram_block1a_104.port_a_data_out_clear = "clear0",
		ram_block1a_104.port_a_data_out_clock = "none",
		ram_block1a_104.port_a_data_width = 1,
		ram_block1a_104.port_a_first_address = 49152,
		ram_block1a_104.port_a_first_bit_number = 8,
		ram_block1a_104.port_a_last_address = 57343,
		ram_block1a_104.port_a_logical_ram_depth = 65536,
		ram_block1a_104.port_a_logical_ram_width = 16,
		ram_block1a_104.power_up_uninitialized = "false",
		ram_block1a_104.ram_block_type = "AUTO",
		ram_block1a_104.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_105
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[9]}),
	.portadataout(wire_ram_block1a_105portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_105.clk0_core_clock_enable = "ena0",
		ram_block1a_105.clk0_input_clock_enable = "none",
		ram_block1a_105.connectivity_checking = "OFF",
		ram_block1a_105.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_105.operation_mode = "single_port",
		ram_block1a_105.port_a_address_width = 13,
		ram_block1a_105.port_a_byte_enable_mask_width = 1,
		ram_block1a_105.port_a_byte_size = 1,
		ram_block1a_105.port_a_data_out_clear = "clear0",
		ram_block1a_105.port_a_data_out_clock = "none",
		ram_block1a_105.port_a_data_width = 1,
		ram_block1a_105.port_a_first_address = 49152,
		ram_block1a_105.port_a_first_bit_number = 9,
		ram_block1a_105.port_a_last_address = 57343,
		ram_block1a_105.port_a_logical_ram_depth = 65536,
		ram_block1a_105.port_a_logical_ram_width = 16,
		ram_block1a_105.power_up_uninitialized = "false",
		ram_block1a_105.ram_block_type = "AUTO",
		ram_block1a_105.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_106
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[10]}),
	.portadataout(wire_ram_block1a_106portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_106.clk0_core_clock_enable = "ena0",
		ram_block1a_106.clk0_input_clock_enable = "none",
		ram_block1a_106.connectivity_checking = "OFF",
		ram_block1a_106.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_106.operation_mode = "single_port",
		ram_block1a_106.port_a_address_width = 13,
		ram_block1a_106.port_a_byte_enable_mask_width = 1,
		ram_block1a_106.port_a_byte_size = 1,
		ram_block1a_106.port_a_data_out_clear = "clear0",
		ram_block1a_106.port_a_data_out_clock = "none",
		ram_block1a_106.port_a_data_width = 1,
		ram_block1a_106.port_a_first_address = 49152,
		ram_block1a_106.port_a_first_bit_number = 10,
		ram_block1a_106.port_a_last_address = 57343,
		ram_block1a_106.port_a_logical_ram_depth = 65536,
		ram_block1a_106.port_a_logical_ram_width = 16,
		ram_block1a_106.power_up_uninitialized = "false",
		ram_block1a_106.ram_block_type = "AUTO",
		ram_block1a_106.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_107
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[11]}),
	.portadataout(wire_ram_block1a_107portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_107.clk0_core_clock_enable = "ena0",
		ram_block1a_107.clk0_input_clock_enable = "none",
		ram_block1a_107.connectivity_checking = "OFF",
		ram_block1a_107.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_107.operation_mode = "single_port",
		ram_block1a_107.port_a_address_width = 13,
		ram_block1a_107.port_a_byte_enable_mask_width = 1,
		ram_block1a_107.port_a_byte_size = 1,
		ram_block1a_107.port_a_data_out_clear = "clear0",
		ram_block1a_107.port_a_data_out_clock = "none",
		ram_block1a_107.port_a_data_width = 1,
		ram_block1a_107.port_a_first_address = 49152,
		ram_block1a_107.port_a_first_bit_number = 11,
		ram_block1a_107.port_a_last_address = 57343,
		ram_block1a_107.port_a_logical_ram_depth = 65536,
		ram_block1a_107.port_a_logical_ram_width = 16,
		ram_block1a_107.power_up_uninitialized = "false",
		ram_block1a_107.ram_block_type = "AUTO",
		ram_block1a_107.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_108
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[12]}),
	.portadataout(wire_ram_block1a_108portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_108.clk0_core_clock_enable = "ena0",
		ram_block1a_108.clk0_input_clock_enable = "none",
		ram_block1a_108.connectivity_checking = "OFF",
		ram_block1a_108.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_108.operation_mode = "single_port",
		ram_block1a_108.port_a_address_width = 13,
		ram_block1a_108.port_a_byte_enable_mask_width = 1,
		ram_block1a_108.port_a_byte_size = 1,
		ram_block1a_108.port_a_data_out_clear = "clear0",
		ram_block1a_108.port_a_data_out_clock = "none",
		ram_block1a_108.port_a_data_width = 1,
		ram_block1a_108.port_a_first_address = 49152,
		ram_block1a_108.port_a_first_bit_number = 12,
		ram_block1a_108.port_a_last_address = 57343,
		ram_block1a_108.port_a_logical_ram_depth = 65536,
		ram_block1a_108.port_a_logical_ram_width = 16,
		ram_block1a_108.power_up_uninitialized = "false",
		ram_block1a_108.ram_block_type = "AUTO",
		ram_block1a_108.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_109
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[13]}),
	.portadataout(wire_ram_block1a_109portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_109.clk0_core_clock_enable = "ena0",
		ram_block1a_109.clk0_input_clock_enable = "none",
		ram_block1a_109.connectivity_checking = "OFF",
		ram_block1a_109.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_109.operation_mode = "single_port",
		ram_block1a_109.port_a_address_width = 13,
		ram_block1a_109.port_a_byte_enable_mask_width = 1,
		ram_block1a_109.port_a_byte_size = 1,
		ram_block1a_109.port_a_data_out_clear = "clear0",
		ram_block1a_109.port_a_data_out_clock = "none",
		ram_block1a_109.port_a_data_width = 1,
		ram_block1a_109.port_a_first_address = 49152,
		ram_block1a_109.port_a_first_bit_number = 13,
		ram_block1a_109.port_a_last_address = 57343,
		ram_block1a_109.port_a_logical_ram_depth = 65536,
		ram_block1a_109.port_a_logical_ram_width = 16,
		ram_block1a_109.power_up_uninitialized = "false",
		ram_block1a_109.ram_block_type = "AUTO",
		ram_block1a_109.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_110
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[14]}),
	.portadataout(wire_ram_block1a_110portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_110.clk0_core_clock_enable = "ena0",
		ram_block1a_110.clk0_input_clock_enable = "none",
		ram_block1a_110.connectivity_checking = "OFF",
		ram_block1a_110.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_110.operation_mode = "single_port",
		ram_block1a_110.port_a_address_width = 13,
		ram_block1a_110.port_a_byte_enable_mask_width = 1,
		ram_block1a_110.port_a_byte_size = 1,
		ram_block1a_110.port_a_data_out_clear = "clear0",
		ram_block1a_110.port_a_data_out_clock = "none",
		ram_block1a_110.port_a_data_width = 1,
		ram_block1a_110.port_a_first_address = 49152,
		ram_block1a_110.port_a_first_bit_number = 14,
		ram_block1a_110.port_a_last_address = 57343,
		ram_block1a_110.port_a_logical_ram_depth = 65536,
		ram_block1a_110.port_a_logical_ram_width = 16,
		ram_block1a_110.power_up_uninitialized = "false",
		ram_block1a_110.ram_block_type = "AUTO",
		ram_block1a_110.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_111
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[6]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[15]}),
	.portadataout(wire_ram_block1a_111portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[6]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_111.clk0_core_clock_enable = "ena0",
		ram_block1a_111.clk0_input_clock_enable = "none",
		ram_block1a_111.connectivity_checking = "OFF",
		ram_block1a_111.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_111.operation_mode = "single_port",
		ram_block1a_111.port_a_address_width = 13,
		ram_block1a_111.port_a_byte_enable_mask_width = 1,
		ram_block1a_111.port_a_byte_size = 1,
		ram_block1a_111.port_a_data_out_clear = "clear0",
		ram_block1a_111.port_a_data_out_clock = "none",
		ram_block1a_111.port_a_data_width = 1,
		ram_block1a_111.port_a_first_address = 49152,
		ram_block1a_111.port_a_first_bit_number = 15,
		ram_block1a_111.port_a_last_address = 57343,
		ram_block1a_111.port_a_logical_ram_depth = 65536,
		ram_block1a_111.port_a_logical_ram_width = 16,
		ram_block1a_111.power_up_uninitialized = "false",
		ram_block1a_111.ram_block_type = "AUTO",
		ram_block1a_111.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_112
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[0]}),
	.portadataout(wire_ram_block1a_112portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_112.clk0_core_clock_enable = "ena0",
		ram_block1a_112.clk0_input_clock_enable = "none",
		ram_block1a_112.connectivity_checking = "OFF",
		ram_block1a_112.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_112.operation_mode = "single_port",
		ram_block1a_112.port_a_address_width = 13,
		ram_block1a_112.port_a_byte_enable_mask_width = 1,
		ram_block1a_112.port_a_byte_size = 1,
		ram_block1a_112.port_a_data_out_clear = "clear0",
		ram_block1a_112.port_a_data_out_clock = "none",
		ram_block1a_112.port_a_data_width = 1,
		ram_block1a_112.port_a_first_address = 57344,
		ram_block1a_112.port_a_first_bit_number = 0,
		ram_block1a_112.port_a_last_address = 65535,
		ram_block1a_112.port_a_logical_ram_depth = 65536,
		ram_block1a_112.port_a_logical_ram_width = 16,
		ram_block1a_112.power_up_uninitialized = "false",
		ram_block1a_112.ram_block_type = "AUTO",
		ram_block1a_112.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_113
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[1]}),
	.portadataout(wire_ram_block1a_113portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_113.clk0_core_clock_enable = "ena0",
		ram_block1a_113.clk0_input_clock_enable = "none",
		ram_block1a_113.connectivity_checking = "OFF",
		ram_block1a_113.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_113.operation_mode = "single_port",
		ram_block1a_113.port_a_address_width = 13,
		ram_block1a_113.port_a_byte_enable_mask_width = 1,
		ram_block1a_113.port_a_byte_size = 1,
		ram_block1a_113.port_a_data_out_clear = "clear0",
		ram_block1a_113.port_a_data_out_clock = "none",
		ram_block1a_113.port_a_data_width = 1,
		ram_block1a_113.port_a_first_address = 57344,
		ram_block1a_113.port_a_first_bit_number = 1,
		ram_block1a_113.port_a_last_address = 65535,
		ram_block1a_113.port_a_logical_ram_depth = 65536,
		ram_block1a_113.port_a_logical_ram_width = 16,
		ram_block1a_113.power_up_uninitialized = "false",
		ram_block1a_113.ram_block_type = "AUTO",
		ram_block1a_113.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_114
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[2]}),
	.portadataout(wire_ram_block1a_114portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_114.clk0_core_clock_enable = "ena0",
		ram_block1a_114.clk0_input_clock_enable = "none",
		ram_block1a_114.connectivity_checking = "OFF",
		ram_block1a_114.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_114.operation_mode = "single_port",
		ram_block1a_114.port_a_address_width = 13,
		ram_block1a_114.port_a_byte_enable_mask_width = 1,
		ram_block1a_114.port_a_byte_size = 1,
		ram_block1a_114.port_a_data_out_clear = "clear0",
		ram_block1a_114.port_a_data_out_clock = "none",
		ram_block1a_114.port_a_data_width = 1,
		ram_block1a_114.port_a_first_address = 57344,
		ram_block1a_114.port_a_first_bit_number = 2,
		ram_block1a_114.port_a_last_address = 65535,
		ram_block1a_114.port_a_logical_ram_depth = 65536,
		ram_block1a_114.port_a_logical_ram_width = 16,
		ram_block1a_114.power_up_uninitialized = "false",
		ram_block1a_114.ram_block_type = "AUTO",
		ram_block1a_114.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_115
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[3]}),
	.portadataout(wire_ram_block1a_115portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_115.clk0_core_clock_enable = "ena0",
		ram_block1a_115.clk0_input_clock_enable = "none",
		ram_block1a_115.connectivity_checking = "OFF",
		ram_block1a_115.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_115.operation_mode = "single_port",
		ram_block1a_115.port_a_address_width = 13,
		ram_block1a_115.port_a_byte_enable_mask_width = 1,
		ram_block1a_115.port_a_byte_size = 1,
		ram_block1a_115.port_a_data_out_clear = "clear0",
		ram_block1a_115.port_a_data_out_clock = "none",
		ram_block1a_115.port_a_data_width = 1,
		ram_block1a_115.port_a_first_address = 57344,
		ram_block1a_115.port_a_first_bit_number = 3,
		ram_block1a_115.port_a_last_address = 65535,
		ram_block1a_115.port_a_logical_ram_depth = 65536,
		ram_block1a_115.port_a_logical_ram_width = 16,
		ram_block1a_115.power_up_uninitialized = "false",
		ram_block1a_115.ram_block_type = "AUTO",
		ram_block1a_115.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_116
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[4]}),
	.portadataout(wire_ram_block1a_116portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_116.clk0_core_clock_enable = "ena0",
		ram_block1a_116.clk0_input_clock_enable = "none",
		ram_block1a_116.connectivity_checking = "OFF",
		ram_block1a_116.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_116.operation_mode = "single_port",
		ram_block1a_116.port_a_address_width = 13,
		ram_block1a_116.port_a_byte_enable_mask_width = 1,
		ram_block1a_116.port_a_byte_size = 1,
		ram_block1a_116.port_a_data_out_clear = "clear0",
		ram_block1a_116.port_a_data_out_clock = "none",
		ram_block1a_116.port_a_data_width = 1,
		ram_block1a_116.port_a_first_address = 57344,
		ram_block1a_116.port_a_first_bit_number = 4,
		ram_block1a_116.port_a_last_address = 65535,
		ram_block1a_116.port_a_logical_ram_depth = 65536,
		ram_block1a_116.port_a_logical_ram_width = 16,
		ram_block1a_116.power_up_uninitialized = "false",
		ram_block1a_116.ram_block_type = "AUTO",
		ram_block1a_116.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_117
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[5]}),
	.portadataout(wire_ram_block1a_117portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_117.clk0_core_clock_enable = "ena0",
		ram_block1a_117.clk0_input_clock_enable = "none",
		ram_block1a_117.connectivity_checking = "OFF",
		ram_block1a_117.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_117.operation_mode = "single_port",
		ram_block1a_117.port_a_address_width = 13,
		ram_block1a_117.port_a_byte_enable_mask_width = 1,
		ram_block1a_117.port_a_byte_size = 1,
		ram_block1a_117.port_a_data_out_clear = "clear0",
		ram_block1a_117.port_a_data_out_clock = "none",
		ram_block1a_117.port_a_data_width = 1,
		ram_block1a_117.port_a_first_address = 57344,
		ram_block1a_117.port_a_first_bit_number = 5,
		ram_block1a_117.port_a_last_address = 65535,
		ram_block1a_117.port_a_logical_ram_depth = 65536,
		ram_block1a_117.port_a_logical_ram_width = 16,
		ram_block1a_117.power_up_uninitialized = "false",
		ram_block1a_117.ram_block_type = "AUTO",
		ram_block1a_117.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_118
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[6]}),
	.portadataout(wire_ram_block1a_118portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_118.clk0_core_clock_enable = "ena0",
		ram_block1a_118.clk0_input_clock_enable = "none",
		ram_block1a_118.connectivity_checking = "OFF",
		ram_block1a_118.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_118.operation_mode = "single_port",
		ram_block1a_118.port_a_address_width = 13,
		ram_block1a_118.port_a_byte_enable_mask_width = 1,
		ram_block1a_118.port_a_byte_size = 1,
		ram_block1a_118.port_a_data_out_clear = "clear0",
		ram_block1a_118.port_a_data_out_clock = "none",
		ram_block1a_118.port_a_data_width = 1,
		ram_block1a_118.port_a_first_address = 57344,
		ram_block1a_118.port_a_first_bit_number = 6,
		ram_block1a_118.port_a_last_address = 65535,
		ram_block1a_118.port_a_logical_ram_depth = 65536,
		ram_block1a_118.port_a_logical_ram_width = 16,
		ram_block1a_118.power_up_uninitialized = "false",
		ram_block1a_118.ram_block_type = "AUTO",
		ram_block1a_118.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_119
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[7]}),
	.portadataout(wire_ram_block1a_119portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_119.clk0_core_clock_enable = "ena0",
		ram_block1a_119.clk0_input_clock_enable = "none",
		ram_block1a_119.connectivity_checking = "OFF",
		ram_block1a_119.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_119.operation_mode = "single_port",
		ram_block1a_119.port_a_address_width = 13,
		ram_block1a_119.port_a_byte_enable_mask_width = 1,
		ram_block1a_119.port_a_byte_size = 1,
		ram_block1a_119.port_a_data_out_clear = "clear0",
		ram_block1a_119.port_a_data_out_clock = "none",
		ram_block1a_119.port_a_data_width = 1,
		ram_block1a_119.port_a_first_address = 57344,
		ram_block1a_119.port_a_first_bit_number = 7,
		ram_block1a_119.port_a_last_address = 65535,
		ram_block1a_119.port_a_logical_ram_depth = 65536,
		ram_block1a_119.port_a_logical_ram_width = 16,
		ram_block1a_119.power_up_uninitialized = "false",
		ram_block1a_119.ram_block_type = "AUTO",
		ram_block1a_119.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_120
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[8]}),
	.portadataout(wire_ram_block1a_120portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_120.clk0_core_clock_enable = "ena0",
		ram_block1a_120.clk0_input_clock_enable = "none",
		ram_block1a_120.connectivity_checking = "OFF",
		ram_block1a_120.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_120.operation_mode = "single_port",
		ram_block1a_120.port_a_address_width = 13,
		ram_block1a_120.port_a_byte_enable_mask_width = 1,
		ram_block1a_120.port_a_byte_size = 1,
		ram_block1a_120.port_a_data_out_clear = "clear0",
		ram_block1a_120.port_a_data_out_clock = "none",
		ram_block1a_120.port_a_data_width = 1,
		ram_block1a_120.port_a_first_address = 57344,
		ram_block1a_120.port_a_first_bit_number = 8,
		ram_block1a_120.port_a_last_address = 65535,
		ram_block1a_120.port_a_logical_ram_depth = 65536,
		ram_block1a_120.port_a_logical_ram_width = 16,
		ram_block1a_120.power_up_uninitialized = "false",
		ram_block1a_120.ram_block_type = "AUTO",
		ram_block1a_120.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_121
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[9]}),
	.portadataout(wire_ram_block1a_121portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_121.clk0_core_clock_enable = "ena0",
		ram_block1a_121.clk0_input_clock_enable = "none",
		ram_block1a_121.connectivity_checking = "OFF",
		ram_block1a_121.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_121.operation_mode = "single_port",
		ram_block1a_121.port_a_address_width = 13,
		ram_block1a_121.port_a_byte_enable_mask_width = 1,
		ram_block1a_121.port_a_byte_size = 1,
		ram_block1a_121.port_a_data_out_clear = "clear0",
		ram_block1a_121.port_a_data_out_clock = "none",
		ram_block1a_121.port_a_data_width = 1,
		ram_block1a_121.port_a_first_address = 57344,
		ram_block1a_121.port_a_first_bit_number = 9,
		ram_block1a_121.port_a_last_address = 65535,
		ram_block1a_121.port_a_logical_ram_depth = 65536,
		ram_block1a_121.port_a_logical_ram_width = 16,
		ram_block1a_121.power_up_uninitialized = "false",
		ram_block1a_121.ram_block_type = "AUTO",
		ram_block1a_121.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_122
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[10]}),
	.portadataout(wire_ram_block1a_122portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_122.clk0_core_clock_enable = "ena0",
		ram_block1a_122.clk0_input_clock_enable = "none",
		ram_block1a_122.connectivity_checking = "OFF",
		ram_block1a_122.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_122.operation_mode = "single_port",
		ram_block1a_122.port_a_address_width = 13,
		ram_block1a_122.port_a_byte_enable_mask_width = 1,
		ram_block1a_122.port_a_byte_size = 1,
		ram_block1a_122.port_a_data_out_clear = "clear0",
		ram_block1a_122.port_a_data_out_clock = "none",
		ram_block1a_122.port_a_data_width = 1,
		ram_block1a_122.port_a_first_address = 57344,
		ram_block1a_122.port_a_first_bit_number = 10,
		ram_block1a_122.port_a_last_address = 65535,
		ram_block1a_122.port_a_logical_ram_depth = 65536,
		ram_block1a_122.port_a_logical_ram_width = 16,
		ram_block1a_122.power_up_uninitialized = "false",
		ram_block1a_122.ram_block_type = "AUTO",
		ram_block1a_122.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_123
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[11]}),
	.portadataout(wire_ram_block1a_123portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_123.clk0_core_clock_enable = "ena0",
		ram_block1a_123.clk0_input_clock_enable = "none",
		ram_block1a_123.connectivity_checking = "OFF",
		ram_block1a_123.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_123.operation_mode = "single_port",
		ram_block1a_123.port_a_address_width = 13,
		ram_block1a_123.port_a_byte_enable_mask_width = 1,
		ram_block1a_123.port_a_byte_size = 1,
		ram_block1a_123.port_a_data_out_clear = "clear0",
		ram_block1a_123.port_a_data_out_clock = "none",
		ram_block1a_123.port_a_data_width = 1,
		ram_block1a_123.port_a_first_address = 57344,
		ram_block1a_123.port_a_first_bit_number = 11,
		ram_block1a_123.port_a_last_address = 65535,
		ram_block1a_123.port_a_logical_ram_depth = 65536,
		ram_block1a_123.port_a_logical_ram_width = 16,
		ram_block1a_123.power_up_uninitialized = "false",
		ram_block1a_123.ram_block_type = "AUTO",
		ram_block1a_123.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_124
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[12]}),
	.portadataout(wire_ram_block1a_124portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_124.clk0_core_clock_enable = "ena0",
		ram_block1a_124.clk0_input_clock_enable = "none",
		ram_block1a_124.connectivity_checking = "OFF",
		ram_block1a_124.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_124.operation_mode = "single_port",
		ram_block1a_124.port_a_address_width = 13,
		ram_block1a_124.port_a_byte_enable_mask_width = 1,
		ram_block1a_124.port_a_byte_size = 1,
		ram_block1a_124.port_a_data_out_clear = "clear0",
		ram_block1a_124.port_a_data_out_clock = "none",
		ram_block1a_124.port_a_data_width = 1,
		ram_block1a_124.port_a_first_address = 57344,
		ram_block1a_124.port_a_first_bit_number = 12,
		ram_block1a_124.port_a_last_address = 65535,
		ram_block1a_124.port_a_logical_ram_depth = 65536,
		ram_block1a_124.port_a_logical_ram_width = 16,
		ram_block1a_124.power_up_uninitialized = "false",
		ram_block1a_124.ram_block_type = "AUTO",
		ram_block1a_124.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_125
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[13]}),
	.portadataout(wire_ram_block1a_125portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_125.clk0_core_clock_enable = "ena0",
		ram_block1a_125.clk0_input_clock_enable = "none",
		ram_block1a_125.connectivity_checking = "OFF",
		ram_block1a_125.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_125.operation_mode = "single_port",
		ram_block1a_125.port_a_address_width = 13,
		ram_block1a_125.port_a_byte_enable_mask_width = 1,
		ram_block1a_125.port_a_byte_size = 1,
		ram_block1a_125.port_a_data_out_clear = "clear0",
		ram_block1a_125.port_a_data_out_clock = "none",
		ram_block1a_125.port_a_data_width = 1,
		ram_block1a_125.port_a_first_address = 57344,
		ram_block1a_125.port_a_first_bit_number = 13,
		ram_block1a_125.port_a_last_address = 65535,
		ram_block1a_125.port_a_logical_ram_depth = 65536,
		ram_block1a_125.port_a_logical_ram_width = 16,
		ram_block1a_125.power_up_uninitialized = "false",
		ram_block1a_125.ram_block_type = "AUTO",
		ram_block1a_125.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_126
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[14]}),
	.portadataout(wire_ram_block1a_126portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_126.clk0_core_clock_enable = "ena0",
		ram_block1a_126.clk0_input_clock_enable = "none",
		ram_block1a_126.connectivity_checking = "OFF",
		ram_block1a_126.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_126.operation_mode = "single_port",
		ram_block1a_126.port_a_address_width = 13,
		ram_block1a_126.port_a_byte_enable_mask_width = 1,
		ram_block1a_126.port_a_byte_size = 1,
		ram_block1a_126.port_a_data_out_clear = "clear0",
		ram_block1a_126.port_a_data_out_clock = "none",
		ram_block1a_126.port_a_data_width = 1,
		ram_block1a_126.port_a_first_address = 57344,
		ram_block1a_126.port_a_first_bit_number = 14,
		ram_block1a_126.port_a_last_address = 65535,
		ram_block1a_126.port_a_logical_ram_depth = 65536,
		ram_block1a_126.port_a_logical_ram_width = 16,
		ram_block1a_126.power_up_uninitialized = "false",
		ram_block1a_126.ram_block_type = "AUTO",
		ram_block1a_126.lpm_type = "cycloneive_ram_block";
	cycloneive_ram_block   ram_block1a_127
	( 
	.clk0(clock0),
	.clr0(aclr0),
	.ena0(wire_rden_decode_eq[7]),
	.portaaddr({address_a_wire[12:0]}),
	.portadatain({data_a[15]}),
	.portadataout(wire_ram_block1a_127portadataout[0:0]),
	.portare((~ wren_a)),
	.portawe(wire_decode3_eq[7]),
	.portbdataout()
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_off
	`endif
	,
	.clk1(1'b0),
	.clr1(1'b0),
	.ena1(1'b1),
	.ena2(1'b1),
	.ena3(1'b1),
	.portaaddrstall(1'b0),
	.portabyteenamasks({1{1'b1}}),
	.portbaddr({1{1'b0}}),
	.portbaddrstall(1'b0),
	.portbbyteenamasks({1{1'b1}}),
	.portbdatain({1{1'b0}}),
	.portbre(1'b1),
	.portbwe(1'b0)
	`ifndef FORMAL_VERIFICATION
	// synopsys translate_on
	`endif
	// synopsys translate_off
	,
	.devclrn(1'b1),
	.devpor(1'b1)
	// synopsys translate_on
	);
	defparam
		ram_block1a_127.clk0_core_clock_enable = "ena0",
		ram_block1a_127.clk0_input_clock_enable = "none",
		ram_block1a_127.connectivity_checking = "OFF",
		ram_block1a_127.logical_ram_name = "ALTSYNCRAM",
		ram_block1a_127.operation_mode = "single_port",
		ram_block1a_127.port_a_address_width = 13,
		ram_block1a_127.port_a_byte_enable_mask_width = 1,
		ram_block1a_127.port_a_byte_size = 1,
		ram_block1a_127.port_a_data_out_clear = "clear0",
		ram_block1a_127.port_a_data_out_clock = "none",
		ram_block1a_127.port_a_data_width = 1,
		ram_block1a_127.port_a_first_address = 57344,
		ram_block1a_127.port_a_first_bit_number = 15,
		ram_block1a_127.port_a_last_address = 65535,
		ram_block1a_127.port_a_logical_ram_depth = 65536,
		ram_block1a_127.port_a_logical_ram_width = 16,
		ram_block1a_127.power_up_uninitialized = "false",
		ram_block1a_127.ram_block_type = "AUTO",
		ram_block1a_127.lpm_type = "cycloneive_ram_block";
	assign
		address_a_sel = address_a[15:13],
		address_a_wire = address_a,
		q_a = wire_mux2_result,
		rden_decode_addr_sel_a = address_a_wire[15:13];
endmodule //ram_altsyncram
//VALID FILE


// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module ram (
	aclr,
	address,
	clock,
	data,
	wren,
	q)/* synthesis synthesis_clearbox = 1 */;

	input	  aclr;
	input	[15:0]  address;
	input	  clock;
	input	[15:0]  data;
	input	  wren;
	output	[15:0]  q;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0	  aclr;
	tri1	  clock;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire [15:0] sub_wire0;
	wire [15:0] q = sub_wire0[15:0];

	ram_altsyncram	ram_altsyncram_component (
				.aclr0 (aclr),
				.address_a (address),
				.clock0 (clock),
				.data_a (data),
				.wren_a (wren),
				.q_a (sub_wire0));

endmodule

// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
// Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
// Retrieval info: PRIVATE: AclrByte NUMERIC "0"
// Retrieval info: PRIVATE: AclrData NUMERIC "0"
// Retrieval info: PRIVATE: AclrOutput NUMERIC "1"
// Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "0"
// Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
// Retrieval info: PRIVATE: BlankMemory NUMERIC "1"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
// Retrieval info: PRIVATE: Clken NUMERIC "0"
// Retrieval info: PRIVATE: DataBusSeparated NUMERIC "1"
// Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
// Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
// Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
// Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0"
// Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
// Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0"
// Retrieval info: PRIVATE: MIFfilename STRING ""
// Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "65536"
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "0"
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_PORT_A NUMERIC "2"
// Retrieval info: PRIVATE: RegAddr NUMERIC "1"
// Retrieval info: PRIVATE: RegData NUMERIC "1"
// Retrieval info: PRIVATE: RegOutput NUMERIC "0"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "1"
// Retrieval info: PRIVATE: SingleClock NUMERIC "1"
// Retrieval info: PRIVATE: UseDQRAM NUMERIC "1"
// Retrieval info: PRIVATE: WRCONTROL_ACLR_A NUMERIC "0"
// Retrieval info: PRIVATE: WidthAddr NUMERIC "16"
// Retrieval info: PRIVATE: WidthData NUMERIC "16"
// Retrieval info: PRIVATE: rden NUMERIC "0"
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone IV E"
// Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=NO"
// Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
// Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "65536"
// Retrieval info: CONSTANT: OPERATION_MODE STRING "SINGLE_PORT"
// Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "CLEAR0"
// Retrieval info: CONSTANT: OUTDATA_REG_A STRING "UNREGISTERED"
// Retrieval info: CONSTANT: POWER_UP_UNINITIALIZED STRING "FALSE"
// Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_PORT_A STRING "DONT_CARE"
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "16"
// Retrieval info: CONSTANT: WIDTH_A NUMERIC "16"
// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
// Retrieval info: USED_PORT: aclr 0 0 0 0 INPUT GND "aclr"
// Retrieval info: USED_PORT: address 0 0 16 0 INPUT NODEFVAL "address[15..0]"
// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"
// Retrieval info: USED_PORT: data 0 0 16 0 INPUT NODEFVAL "data[15..0]"
// Retrieval info: USED_PORT: q 0 0 16 0 OUTPUT NODEFVAL "q[15..0]"
// Retrieval info: USED_PORT: wren 0 0 0 0 INPUT NODEFVAL "wren"
// Retrieval info: CONNECT: @aclr0 0 0 0 0 aclr 0 0 0 0
// Retrieval info: CONNECT: @address_a 0 0 16 0 address 0 0 16 0
// Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0
// Retrieval info: CONNECT: @data_a 0 0 16 0 data 0 0 16 0
// Retrieval info: CONNECT: @wren_a 0 0 0 0 wren 0 0 0 0
// Retrieval info: CONNECT: q 0 0 16 0 @q_a 0 0 16 0
// Retrieval info: GEN_FILE: TYPE_NORMAL ram.vhd TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL ram.inc FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL ram.cmp TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL ram.bsf TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL ram_inst.vhd TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL ram_syn.v TRUE
// Retrieval info: LIB_FILE: altera_mf
