#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55bbbd7db4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55bbbd8a7030 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f86395ba018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55bbbd8a48a0_0 .net "clk", 0 0, o0x7f86395ba018;  0 drivers
o0x7f86395ba048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55bbbd8a7db0_0 .net "data_address", 31 0, o0x7f86395ba048;  0 drivers
o0x7f86395ba078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55bbbd8acf70_0 .net "data_read", 0 0, o0x7f86395ba078;  0 drivers
v0x55bbbd8ad2a0_0 .var "data_readdata", 31 0;
o0x7f86395ba0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55bbbd8ae3b0_0 .net "data_write", 0 0, o0x7f86395ba0d8;  0 drivers
o0x7f86395ba108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55bbbd8b03d0_0 .net "data_writedata", 31 0, o0x7f86395ba108;  0 drivers
S_0x55bbbd882b90 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f86395ba258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55bbbd8c76d0_0 .net "instr_address", 31 0, o0x7f86395ba258;  0 drivers
v0x55bbbd8c77d0_0 .var "instr_readdata", 31 0;
S_0x55bbbd895480 .scope module, "subu" "subu" 5 1;
 .timescale 0 0;
v0x55bbbd8d58e0_0 .net "active", 0 0, L_0x55bbbd8ef160;  1 drivers
v0x55bbbd8d59a0_0 .var "clk", 0 0;
v0x55bbbd8d5a40_0 .var "clk_enable", 0 0;
v0x55bbbd8d5b30_0 .net "data_address", 31 0, L_0x55bbbd8ed810;  1 drivers
v0x55bbbd8d5bd0_0 .net "data_read", 0 0, L_0x55bbbd8eb390;  1 drivers
v0x55bbbd8d5cc0_0 .var "data_readdata", 31 0;
v0x55bbbd8d5d90_0 .net "data_write", 0 0, L_0x55bbbd8eb1b0;  1 drivers
v0x55bbbd8d5e60_0 .net "data_writedata", 31 0, L_0x55bbbd8ed500;  1 drivers
v0x55bbbd8d5f30_0 .net "instr_address", 31 0, L_0x55bbbd8ee7f0;  1 drivers
v0x55bbbd8d6090_0 .var "instr_readdata", 31 0;
v0x55bbbd8d6130_0 .net "register_v0", 31 0, L_0x55bbbd8ed490;  1 drivers
v0x55bbbd8d6220_0 .var "reset", 0 0;
S_0x55bbbd895850 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x55bbbd895480;
 .timescale 0 0;
v0x55bbbd8c79a0_0 .var "expected", 31 0;
v0x55bbbd8c7aa0_0 .var "funct", 5 0;
v0x55bbbd8c7b80_0 .var "i", 4 0;
v0x55bbbd8c7c40_0 .var "imm", 15 0;
v0x55bbbd8c7d20_0 .var "imm_instr", 31 0;
v0x55bbbd8c7e50_0 .var "opcode", 5 0;
v0x55bbbd8c7f30_0 .var "r_instr", 31 0;
v0x55bbbd8c8010_0 .var "rd", 4 0;
v0x55bbbd8c80f0_0 .var "rs", 4 0;
v0x55bbbd8c81d0_0 .var "rt", 4 0;
v0x55bbbd8c82b0_0 .var "shamt", 4 0;
v0x55bbbd8c8390_0 .var "test", 31 0;
E_0x55bbbd8235f0 .event posedge, v0x55bbbd8ca210_0;
S_0x55bbbd895c80 .scope module, "dut" "mips_cpu_harvard" 5 125, 6 1 0, S_0x55bbbd895480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55bbbd8a4780 .functor OR 1, L_0x55bbbd8e6b90, L_0x55bbbd8e6e10, C4<0>, C4<0>;
L_0x55bbbd8107b0 .functor BUFZ 1, L_0x55bbbd8e65f0, C4<0>, C4<0>, C4<0>;
L_0x55bbbd8ad180 .functor BUFZ 1, L_0x55bbbd8e6790, C4<0>, C4<0>, C4<0>;
L_0x55bbbd8ae210 .functor BUFZ 1, L_0x55bbbd8e6790, C4<0>, C4<0>, C4<0>;
L_0x55bbbd8e7350 .functor AND 1, L_0x55bbbd8e65f0, L_0x55bbbd8e7650, C4<1>, C4<1>;
L_0x55bbbd8b02b0 .functor OR 1, L_0x55bbbd8e7350, L_0x55bbbd8e7230, C4<0>, C4<0>;
L_0x55bbbd853e90 .functor OR 1, L_0x55bbbd8b02b0, L_0x55bbbd8e7460, C4<0>, C4<0>;
L_0x55bbbd8e78f0 .functor OR 1, L_0x55bbbd853e90, L_0x55bbbd8e8f50, C4<0>, C4<0>;
L_0x55bbbd8e7a00 .functor OR 1, L_0x55bbbd8e78f0, L_0x55bbbd8e86b0, C4<0>, C4<0>;
L_0x55bbbd8e7ac0 .functor BUFZ 1, L_0x55bbbd8e68b0, C4<0>, C4<0>, C4<0>;
L_0x55bbbd8e85a0 .functor AND 1, L_0x55bbbd8e8010, L_0x55bbbd8e8370, C4<1>, C4<1>;
L_0x55bbbd8e86b0 .functor OR 1, L_0x55bbbd8e7d10, L_0x55bbbd8e85a0, C4<0>, C4<0>;
L_0x55bbbd8e8f50 .functor AND 1, L_0x55bbbd8e8a80, L_0x55bbbd8e8d30, C4<1>, C4<1>;
L_0x55bbbd8e9700 .functor OR 1, L_0x55bbbd8e91a0, L_0x55bbbd8e94c0, C4<0>, C4<0>;
L_0x55bbbd8e8810 .functor OR 1, L_0x55bbbd8e9c70, L_0x55bbbd8e9f70, C4<0>, C4<0>;
L_0x55bbbd8e9e50 .functor AND 1, L_0x55bbbd8e9980, L_0x55bbbd8e8810, C4<1>, C4<1>;
L_0x55bbbd8ea770 .functor OR 1, L_0x55bbbd8ea400, L_0x55bbbd8ea680, C4<0>, C4<0>;
L_0x55bbbd8eaa70 .functor OR 1, L_0x55bbbd8ea770, L_0x55bbbd8ea880, C4<0>, C4<0>;
L_0x55bbbd8eac20 .functor AND 1, L_0x55bbbd8e65f0, L_0x55bbbd8eaa70, C4<1>, C4<1>;
L_0x55bbbd8eadd0 .functor AND 1, L_0x55bbbd8e65f0, L_0x55bbbd8eace0, C4<1>, C4<1>;
L_0x55bbbd8eb0f0 .functor AND 1, L_0x55bbbd8e65f0, L_0x55bbbd8eab80, C4<1>, C4<1>;
L_0x55bbbd8eb390 .functor BUFZ 1, L_0x55bbbd8ad180, C4<0>, C4<0>, C4<0>;
L_0x55bbbd8ec020 .functor AND 1, L_0x55bbbd8ef160, L_0x55bbbd8e7a00, C4<1>, C4<1>;
L_0x55bbbd8ec130 .functor OR 1, L_0x55bbbd8e86b0, L_0x55bbbd8e8f50, C4<0>, C4<0>;
L_0x55bbbd8ed500 .functor BUFZ 32, L_0x55bbbd8ed380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55bbbd8ed5c0 .functor BUFZ 32, L_0x55bbbd8ec310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55bbbd8ed710 .functor BUFZ 32, L_0x55bbbd8ed380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55bbbd8ed810 .functor BUFZ 32, v0x55bbbd8c9420_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55bbbd8ee490 .functor AND 1, v0x55bbbd8d5a40_0, L_0x55bbbd8eac20, C4<1>, C4<1>;
L_0x55bbbd8ee500 .functor AND 1, L_0x55bbbd8ee490, v0x55bbbd8d29b0_0, C4<1>, C4<1>;
L_0x55bbbd8ee7f0 .functor BUFZ 32, v0x55bbbd8ca2d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55bbbd8ef160 .functor BUFZ 1, v0x55bbbd8d29b0_0, C4<0>, C4<0>, C4<0>;
L_0x55bbbd8ef370 .functor AND 1, v0x55bbbd8d5a40_0, v0x55bbbd8d29b0_0, C4<1>, C4<1>;
v0x55bbbd8ccfc0_0 .net *"_ivl_100", 31 0, L_0x55bbbd8e8880;  1 drivers
L_0x7f8639571498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8cd0c0_0 .net *"_ivl_103", 25 0, L_0x7f8639571498;  1 drivers
L_0x7f86395714e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8cd1a0_0 .net/2u *"_ivl_104", 31 0, L_0x7f86395714e0;  1 drivers
v0x55bbbd8cd260_0 .net *"_ivl_106", 0 0, L_0x55bbbd8e8a80;  1 drivers
v0x55bbbd8cd320_0 .net *"_ivl_109", 5 0, L_0x55bbbd8e8c90;  1 drivers
L_0x7f8639571528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8cd400_0 .net/2u *"_ivl_110", 5 0, L_0x7f8639571528;  1 drivers
v0x55bbbd8cd4e0_0 .net *"_ivl_112", 0 0, L_0x55bbbd8e8d30;  1 drivers
v0x55bbbd8cd5a0_0 .net *"_ivl_116", 31 0, L_0x55bbbd8e90b0;  1 drivers
L_0x7f8639571570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8cd680_0 .net *"_ivl_119", 25 0, L_0x7f8639571570;  1 drivers
L_0x7f86395710a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8cd760_0 .net/2u *"_ivl_12", 5 0, L_0x7f86395710a8;  1 drivers
L_0x7f86395715b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8cd840_0 .net/2u *"_ivl_120", 31 0, L_0x7f86395715b8;  1 drivers
v0x55bbbd8cd920_0 .net *"_ivl_122", 0 0, L_0x55bbbd8e91a0;  1 drivers
v0x55bbbd8cd9e0_0 .net *"_ivl_124", 31 0, L_0x55bbbd8e93d0;  1 drivers
L_0x7f8639571600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8cdac0_0 .net *"_ivl_127", 25 0, L_0x7f8639571600;  1 drivers
L_0x7f8639571648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8cdba0_0 .net/2u *"_ivl_128", 31 0, L_0x7f8639571648;  1 drivers
v0x55bbbd8cdc80_0 .net *"_ivl_130", 0 0, L_0x55bbbd8e94c0;  1 drivers
v0x55bbbd8cdd40_0 .net *"_ivl_134", 31 0, L_0x55bbbd8e9890;  1 drivers
L_0x7f8639571690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8cdf30_0 .net *"_ivl_137", 25 0, L_0x7f8639571690;  1 drivers
L_0x7f86395716d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8ce010_0 .net/2u *"_ivl_138", 31 0, L_0x7f86395716d8;  1 drivers
v0x55bbbd8ce0f0_0 .net *"_ivl_140", 0 0, L_0x55bbbd8e9980;  1 drivers
v0x55bbbd8ce1b0_0 .net *"_ivl_143", 5 0, L_0x55bbbd8e9bd0;  1 drivers
L_0x7f8639571720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8ce290_0 .net/2u *"_ivl_144", 5 0, L_0x7f8639571720;  1 drivers
v0x55bbbd8ce370_0 .net *"_ivl_146", 0 0, L_0x55bbbd8e9c70;  1 drivers
v0x55bbbd8ce430_0 .net *"_ivl_149", 5 0, L_0x55bbbd8e9ed0;  1 drivers
L_0x7f8639571768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8ce510_0 .net/2u *"_ivl_150", 5 0, L_0x7f8639571768;  1 drivers
v0x55bbbd8ce5f0_0 .net *"_ivl_152", 0 0, L_0x55bbbd8e9f70;  1 drivers
v0x55bbbd8ce6b0_0 .net *"_ivl_155", 0 0, L_0x55bbbd8e8810;  1 drivers
v0x55bbbd8ce770_0 .net *"_ivl_159", 1 0, L_0x55bbbd8ea310;  1 drivers
L_0x7f86395710f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8ce850_0 .net/2u *"_ivl_16", 5 0, L_0x7f86395710f0;  1 drivers
L_0x7f86395717b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8ce930_0 .net/2u *"_ivl_160", 1 0, L_0x7f86395717b0;  1 drivers
v0x55bbbd8cea10_0 .net *"_ivl_162", 0 0, L_0x55bbbd8ea400;  1 drivers
L_0x7f86395717f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8cead0_0 .net/2u *"_ivl_164", 5 0, L_0x7f86395717f8;  1 drivers
v0x55bbbd8cebb0_0 .net *"_ivl_166", 0 0, L_0x55bbbd8ea680;  1 drivers
v0x55bbbd8cee80_0 .net *"_ivl_169", 0 0, L_0x55bbbd8ea770;  1 drivers
L_0x7f8639571840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8cef40_0 .net/2u *"_ivl_170", 5 0, L_0x7f8639571840;  1 drivers
v0x55bbbd8cf020_0 .net *"_ivl_172", 0 0, L_0x55bbbd8ea880;  1 drivers
v0x55bbbd8cf0e0_0 .net *"_ivl_175", 0 0, L_0x55bbbd8eaa70;  1 drivers
L_0x7f8639571888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8cf1a0_0 .net/2u *"_ivl_178", 5 0, L_0x7f8639571888;  1 drivers
v0x55bbbd8cf280_0 .net *"_ivl_180", 0 0, L_0x55bbbd8eace0;  1 drivers
L_0x7f86395718d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8cf340_0 .net/2u *"_ivl_184", 5 0, L_0x7f86395718d0;  1 drivers
v0x55bbbd8cf420_0 .net *"_ivl_186", 0 0, L_0x55bbbd8eab80;  1 drivers
L_0x7f8639571918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8cf4e0_0 .net/2u *"_ivl_190", 0 0, L_0x7f8639571918;  1 drivers
v0x55bbbd8cf5c0_0 .net *"_ivl_20", 31 0, L_0x55bbbd8e6a50;  1 drivers
L_0x7f8639571960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8cf6a0_0 .net/2u *"_ivl_200", 4 0, L_0x7f8639571960;  1 drivers
v0x55bbbd8cf780_0 .net *"_ivl_203", 4 0, L_0x55bbbd8eb8b0;  1 drivers
v0x55bbbd8cf860_0 .net *"_ivl_205", 4 0, L_0x55bbbd8ebad0;  1 drivers
v0x55bbbd8cf940_0 .net *"_ivl_206", 4 0, L_0x55bbbd8ebb70;  1 drivers
v0x55bbbd8cfa20_0 .net *"_ivl_213", 0 0, L_0x55bbbd8ec130;  1 drivers
L_0x7f86395719a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8cfae0_0 .net/2u *"_ivl_214", 31 0, L_0x7f86395719a8;  1 drivers
v0x55bbbd8cfbc0_0 .net *"_ivl_216", 31 0, L_0x55bbbd8ec270;  1 drivers
v0x55bbbd8cfca0_0 .net *"_ivl_218", 31 0, L_0x55bbbd8ec520;  1 drivers
v0x55bbbd8cfd80_0 .net *"_ivl_220", 31 0, L_0x55bbbd8ec6b0;  1 drivers
v0x55bbbd8cfe60_0 .net *"_ivl_222", 31 0, L_0x55bbbd8ec9f0;  1 drivers
L_0x7f8639571138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8cff40_0 .net *"_ivl_23", 25 0, L_0x7f8639571138;  1 drivers
v0x55bbbd8d0020_0 .net *"_ivl_235", 0 0, L_0x55bbbd8ee490;  1 drivers
L_0x7f8639571b58 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8d00e0_0 .net/2u *"_ivl_238", 31 0, L_0x7f8639571b58;  1 drivers
L_0x7f8639571180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8d01c0_0 .net/2u *"_ivl_24", 31 0, L_0x7f8639571180;  1 drivers
v0x55bbbd8d02a0_0 .net *"_ivl_243", 0 0, L_0x55bbbd8ee950;  1 drivers
L_0x7f8639571ba0 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8d0380_0 .net/2u *"_ivl_244", 15 0, L_0x7f8639571ba0;  1 drivers
L_0x7f8639571be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8d0460_0 .net/2u *"_ivl_246", 15 0, L_0x7f8639571be8;  1 drivers
v0x55bbbd8d0540_0 .net *"_ivl_248", 15 0, L_0x55bbbd8eebc0;  1 drivers
v0x55bbbd8d0620_0 .net *"_ivl_251", 15 0, L_0x55bbbd8eed50;  1 drivers
v0x55bbbd8d0700_0 .net *"_ivl_26", 0 0, L_0x55bbbd8e6b90;  1 drivers
v0x55bbbd8d07c0_0 .net *"_ivl_28", 31 0, L_0x55bbbd8e6d20;  1 drivers
L_0x7f86395711c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8d08a0_0 .net *"_ivl_31", 25 0, L_0x7f86395711c8;  1 drivers
L_0x7f8639571210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8d0d90_0 .net/2u *"_ivl_32", 31 0, L_0x7f8639571210;  1 drivers
v0x55bbbd8d0e70_0 .net *"_ivl_34", 0 0, L_0x55bbbd8e6e10;  1 drivers
v0x55bbbd8d0f30_0 .net *"_ivl_4", 31 0, L_0x55bbbd8d6490;  1 drivers
v0x55bbbd8d1010_0 .net *"_ivl_45", 2 0, L_0x55bbbd8e7100;  1 drivers
L_0x7f8639571258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8d10f0_0 .net/2u *"_ivl_46", 2 0, L_0x7f8639571258;  1 drivers
v0x55bbbd8d11d0_0 .net *"_ivl_51", 2 0, L_0x55bbbd8e73c0;  1 drivers
L_0x7f86395712a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8d12b0_0 .net/2u *"_ivl_52", 2 0, L_0x7f86395712a0;  1 drivers
v0x55bbbd8d1390_0 .net *"_ivl_57", 0 0, L_0x55bbbd8e7650;  1 drivers
v0x55bbbd8d1450_0 .net *"_ivl_59", 0 0, L_0x55bbbd8e7350;  1 drivers
v0x55bbbd8d1510_0 .net *"_ivl_61", 0 0, L_0x55bbbd8b02b0;  1 drivers
v0x55bbbd8d15d0_0 .net *"_ivl_63", 0 0, L_0x55bbbd853e90;  1 drivers
v0x55bbbd8d1690_0 .net *"_ivl_65", 0 0, L_0x55bbbd8e78f0;  1 drivers
L_0x7f8639571018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8d1750_0 .net *"_ivl_7", 25 0, L_0x7f8639571018;  1 drivers
v0x55bbbd8d1830_0 .net *"_ivl_70", 31 0, L_0x55bbbd8e7be0;  1 drivers
L_0x7f86395712e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8d1910_0 .net *"_ivl_73", 25 0, L_0x7f86395712e8;  1 drivers
L_0x7f8639571330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8d19f0_0 .net/2u *"_ivl_74", 31 0, L_0x7f8639571330;  1 drivers
v0x55bbbd8d1ad0_0 .net *"_ivl_76", 0 0, L_0x55bbbd8e7d10;  1 drivers
v0x55bbbd8d1b90_0 .net *"_ivl_78", 31 0, L_0x55bbbd8e7e80;  1 drivers
L_0x7f8639571060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8d1c70_0 .net/2u *"_ivl_8", 31 0, L_0x7f8639571060;  1 drivers
L_0x7f8639571378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8d1d50_0 .net *"_ivl_81", 25 0, L_0x7f8639571378;  1 drivers
L_0x7f86395713c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8d1e30_0 .net/2u *"_ivl_82", 31 0, L_0x7f86395713c0;  1 drivers
v0x55bbbd8d1f10_0 .net *"_ivl_84", 0 0, L_0x55bbbd8e8010;  1 drivers
v0x55bbbd8d1fd0_0 .net *"_ivl_87", 0 0, L_0x55bbbd8e8180;  1 drivers
v0x55bbbd8d20b0_0 .net *"_ivl_88", 31 0, L_0x55bbbd8e7f20;  1 drivers
L_0x7f8639571408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8d2190_0 .net *"_ivl_91", 30 0, L_0x7f8639571408;  1 drivers
L_0x7f8639571450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8d2270_0 .net/2u *"_ivl_92", 31 0, L_0x7f8639571450;  1 drivers
v0x55bbbd8d2350_0 .net *"_ivl_94", 0 0, L_0x55bbbd8e8370;  1 drivers
v0x55bbbd8d2410_0 .net *"_ivl_97", 0 0, L_0x55bbbd8e85a0;  1 drivers
v0x55bbbd8d24d0_0 .net "active", 0 0, L_0x55bbbd8ef160;  alias, 1 drivers
v0x55bbbd8d2590_0 .net "alu_op1", 31 0, L_0x55bbbd8ed5c0;  1 drivers
v0x55bbbd8d2650_0 .net "alu_op2", 31 0, L_0x55bbbd8ed710;  1 drivers
v0x55bbbd8d2710_0 .net "alui_instr", 0 0, L_0x55bbbd8e7230;  1 drivers
v0x55bbbd8d27d0_0 .net "b_flag", 0 0, v0x55bbbd8c8f50_0;  1 drivers
v0x55bbbd8d2870_0 .net "clk", 0 0, v0x55bbbd8d59a0_0;  1 drivers
v0x55bbbd8d2910_0 .net "clk_enable", 0 0, v0x55bbbd8d5a40_0;  1 drivers
v0x55bbbd8d29b0_0 .var "cpu_active", 0 0;
v0x55bbbd8d2a50_0 .net "curr_addr", 31 0, v0x55bbbd8ca2d0_0;  1 drivers
v0x55bbbd8d2b20_0 .net "curr_addr_p4", 31 0, L_0x55bbbd8ee750;  1 drivers
v0x55bbbd8d2be0_0 .net "data_address", 31 0, L_0x55bbbd8ed810;  alias, 1 drivers
v0x55bbbd8d2cc0_0 .net "data_read", 0 0, L_0x55bbbd8eb390;  alias, 1 drivers
v0x55bbbd8d2d80_0 .net "data_readdata", 31 0, v0x55bbbd8d5cc0_0;  1 drivers
v0x55bbbd8d2e60_0 .net "data_write", 0 0, L_0x55bbbd8eb1b0;  alias, 1 drivers
v0x55bbbd8d2f20_0 .net "data_writedata", 31 0, L_0x55bbbd8ed500;  alias, 1 drivers
v0x55bbbd8d3000_0 .net "funct_code", 5 0, L_0x55bbbd8d6360;  1 drivers
v0x55bbbd8d30e0_0 .net "hi_out", 31 0, v0x55bbbd8ca960_0;  1 drivers
v0x55bbbd8d31d0_0 .net "hl_reg_enable", 0 0, L_0x55bbbd8ee500;  1 drivers
v0x55bbbd8d3270_0 .net "instr_address", 31 0, L_0x55bbbd8ee7f0;  alias, 1 drivers
v0x55bbbd8d3330_0 .net "instr_opcode", 5 0, L_0x55bbbd8d62c0;  1 drivers
v0x55bbbd8d3410_0 .net "instr_readdata", 31 0, v0x55bbbd8d6090_0;  1 drivers
v0x55bbbd8d34d0_0 .net "j_imm", 0 0, L_0x55bbbd8e9700;  1 drivers
v0x55bbbd8d3570_0 .net "j_reg", 0 0, L_0x55bbbd8e9e50;  1 drivers
v0x55bbbd8d3630_0 .net "l_type", 0 0, L_0x55bbbd8e7460;  1 drivers
v0x55bbbd8d36f0_0 .net "link_const", 0 0, L_0x55bbbd8e86b0;  1 drivers
v0x55bbbd8d37b0_0 .net "link_reg", 0 0, L_0x55bbbd8e8f50;  1 drivers
v0x55bbbd8d3870_0 .net "lo_out", 31 0, v0x55bbbd8cb1b0_0;  1 drivers
v0x55bbbd8d3960_0 .net "lw", 0 0, L_0x55bbbd8e6790;  1 drivers
v0x55bbbd8d3a00_0 .net "mem_read", 0 0, L_0x55bbbd8ad180;  1 drivers
v0x55bbbd8d3ac0_0 .net "mem_to_reg", 0 0, L_0x55bbbd8ae210;  1 drivers
v0x55bbbd8d3b80_0 .net "mem_write", 0 0, L_0x55bbbd8e7ac0;  1 drivers
v0x55bbbd8d3c40_0 .net "memaddroffset", 31 0, v0x55bbbd8c9420_0;  1 drivers
v0x55bbbd8d3d30_0 .net "mfhi", 0 0, L_0x55bbbd8eadd0;  1 drivers
v0x55bbbd8d3dd0_0 .net "mflo", 0 0, L_0x55bbbd8eb0f0;  1 drivers
v0x55bbbd8d3e90_0 .net "movefrom", 0 0, L_0x55bbbd8a4780;  1 drivers
v0x55bbbd8d3f50_0 .net "muldiv", 0 0, L_0x55bbbd8eac20;  1 drivers
v0x55bbbd8d4820_0 .var "next_instr_addr", 31 0;
v0x55bbbd8d4910_0 .net "offset", 31 0, L_0x55bbbd8eefd0;  1 drivers
v0x55bbbd8d49d0_0 .net "pc_enable", 0 0, L_0x55bbbd8ef370;  1 drivers
v0x55bbbd8d4aa0_0 .net "r_format", 0 0, L_0x55bbbd8e65f0;  1 drivers
v0x55bbbd8d4b40_0 .net "reg_a_read_data", 31 0, L_0x55bbbd8ec310;  1 drivers
v0x55bbbd8d4c30_0 .net "reg_a_read_index", 4 0, L_0x55bbbd8eb560;  1 drivers
v0x55bbbd8d4d00_0 .net "reg_b_read_data", 31 0, L_0x55bbbd8ed380;  1 drivers
v0x55bbbd8d4dd0_0 .net "reg_b_read_index", 4 0, L_0x55bbbd8eb7c0;  1 drivers
v0x55bbbd8d4ea0_0 .net "reg_dst", 0 0, L_0x55bbbd8107b0;  1 drivers
v0x55bbbd8d4f40_0 .net "reg_write", 0 0, L_0x55bbbd8e7a00;  1 drivers
v0x55bbbd8d5000_0 .net "reg_write_data", 31 0, L_0x55bbbd8ecb80;  1 drivers
v0x55bbbd8d50f0_0 .net "reg_write_enable", 0 0, L_0x55bbbd8ec020;  1 drivers
v0x55bbbd8d51c0_0 .net "reg_write_index", 4 0, L_0x55bbbd8ebe90;  1 drivers
v0x55bbbd8d5290_0 .net "register_v0", 31 0, L_0x55bbbd8ed490;  alias, 1 drivers
v0x55bbbd8d5360_0 .net "reset", 0 0, v0x55bbbd8d6220_0;  1 drivers
v0x55bbbd8d5490_0 .net "result", 31 0, v0x55bbbd8c9880_0;  1 drivers
v0x55bbbd8d5560_0 .net "result_hi", 31 0, v0x55bbbd8c9180_0;  1 drivers
v0x55bbbd8d5600_0 .net "result_lo", 31 0, v0x55bbbd8c9340_0;  1 drivers
v0x55bbbd8d56a0_0 .net "sw", 0 0, L_0x55bbbd8e68b0;  1 drivers
E_0x55bbbd826170/0 .event anyedge, v0x55bbbd8c8f50_0, v0x55bbbd8d2b20_0, v0x55bbbd8d4910_0, v0x55bbbd8d34d0_0;
E_0x55bbbd826170/1 .event anyedge, v0x55bbbd8c9260_0, v0x55bbbd8d3570_0, v0x55bbbd8cbfa0_0;
E_0x55bbbd826170 .event/or E_0x55bbbd826170/0, E_0x55bbbd826170/1;
L_0x55bbbd8d62c0 .part v0x55bbbd8d6090_0, 26, 6;
L_0x55bbbd8d6360 .part v0x55bbbd8d6090_0, 0, 6;
L_0x55bbbd8d6490 .concat [ 6 26 0 0], L_0x55bbbd8d62c0, L_0x7f8639571018;
L_0x55bbbd8e65f0 .cmp/eq 32, L_0x55bbbd8d6490, L_0x7f8639571060;
L_0x55bbbd8e6790 .cmp/eq 6, L_0x55bbbd8d62c0, L_0x7f86395710a8;
L_0x55bbbd8e68b0 .cmp/eq 6, L_0x55bbbd8d62c0, L_0x7f86395710f0;
L_0x55bbbd8e6a50 .concat [ 6 26 0 0], L_0x55bbbd8d62c0, L_0x7f8639571138;
L_0x55bbbd8e6b90 .cmp/eq 32, L_0x55bbbd8e6a50, L_0x7f8639571180;
L_0x55bbbd8e6d20 .concat [ 6 26 0 0], L_0x55bbbd8d62c0, L_0x7f86395711c8;
L_0x55bbbd8e6e10 .cmp/eq 32, L_0x55bbbd8e6d20, L_0x7f8639571210;
L_0x55bbbd8e7100 .part L_0x55bbbd8d62c0, 3, 3;
L_0x55bbbd8e7230 .cmp/eq 3, L_0x55bbbd8e7100, L_0x7f8639571258;
L_0x55bbbd8e73c0 .part L_0x55bbbd8d62c0, 3, 3;
L_0x55bbbd8e7460 .cmp/eq 3, L_0x55bbbd8e73c0, L_0x7f86395712a0;
L_0x55bbbd8e7650 .reduce/nor L_0x55bbbd8eac20;
L_0x55bbbd8e7be0 .concat [ 6 26 0 0], L_0x55bbbd8d62c0, L_0x7f86395712e8;
L_0x55bbbd8e7d10 .cmp/eq 32, L_0x55bbbd8e7be0, L_0x7f8639571330;
L_0x55bbbd8e7e80 .concat [ 6 26 0 0], L_0x55bbbd8d62c0, L_0x7f8639571378;
L_0x55bbbd8e8010 .cmp/eq 32, L_0x55bbbd8e7e80, L_0x7f86395713c0;
L_0x55bbbd8e8180 .part v0x55bbbd8d6090_0, 20, 1;
L_0x55bbbd8e7f20 .concat [ 1 31 0 0], L_0x55bbbd8e8180, L_0x7f8639571408;
L_0x55bbbd8e8370 .cmp/eq 32, L_0x55bbbd8e7f20, L_0x7f8639571450;
L_0x55bbbd8e8880 .concat [ 6 26 0 0], L_0x55bbbd8d62c0, L_0x7f8639571498;
L_0x55bbbd8e8a80 .cmp/eq 32, L_0x55bbbd8e8880, L_0x7f86395714e0;
L_0x55bbbd8e8c90 .part v0x55bbbd8d6090_0, 0, 6;
L_0x55bbbd8e8d30 .cmp/eq 6, L_0x55bbbd8e8c90, L_0x7f8639571528;
L_0x55bbbd8e90b0 .concat [ 6 26 0 0], L_0x55bbbd8d62c0, L_0x7f8639571570;
L_0x55bbbd8e91a0 .cmp/eq 32, L_0x55bbbd8e90b0, L_0x7f86395715b8;
L_0x55bbbd8e93d0 .concat [ 6 26 0 0], L_0x55bbbd8d62c0, L_0x7f8639571600;
L_0x55bbbd8e94c0 .cmp/eq 32, L_0x55bbbd8e93d0, L_0x7f8639571648;
L_0x55bbbd8e9890 .concat [ 6 26 0 0], L_0x55bbbd8d62c0, L_0x7f8639571690;
L_0x55bbbd8e9980 .cmp/eq 32, L_0x55bbbd8e9890, L_0x7f86395716d8;
L_0x55bbbd8e9bd0 .part v0x55bbbd8d6090_0, 0, 6;
L_0x55bbbd8e9c70 .cmp/eq 6, L_0x55bbbd8e9bd0, L_0x7f8639571720;
L_0x55bbbd8e9ed0 .part v0x55bbbd8d6090_0, 0, 6;
L_0x55bbbd8e9f70 .cmp/eq 6, L_0x55bbbd8e9ed0, L_0x7f8639571768;
L_0x55bbbd8ea310 .part L_0x55bbbd8d6360, 3, 2;
L_0x55bbbd8ea400 .cmp/eq 2, L_0x55bbbd8ea310, L_0x7f86395717b0;
L_0x55bbbd8ea680 .cmp/eq 6, L_0x55bbbd8d6360, L_0x7f86395717f8;
L_0x55bbbd8ea880 .cmp/eq 6, L_0x55bbbd8d6360, L_0x7f8639571840;
L_0x55bbbd8eace0 .cmp/eq 6, L_0x55bbbd8d6360, L_0x7f8639571888;
L_0x55bbbd8eab80 .cmp/eq 6, L_0x55bbbd8d6360, L_0x7f86395718d0;
L_0x55bbbd8eb1b0 .functor MUXZ 1, L_0x7f8639571918, L_0x55bbbd8e7ac0, L_0x55bbbd8ef160, C4<>;
L_0x55bbbd8eb560 .part v0x55bbbd8d6090_0, 21, 5;
L_0x55bbbd8eb7c0 .part v0x55bbbd8d6090_0, 16, 5;
L_0x55bbbd8eb8b0 .part v0x55bbbd8d6090_0, 11, 5;
L_0x55bbbd8ebad0 .part v0x55bbbd8d6090_0, 16, 5;
L_0x55bbbd8ebb70 .functor MUXZ 5, L_0x55bbbd8ebad0, L_0x55bbbd8eb8b0, L_0x55bbbd8107b0, C4<>;
L_0x55bbbd8ebe90 .functor MUXZ 5, L_0x55bbbd8ebb70, L_0x7f8639571960, L_0x55bbbd8e86b0, C4<>;
L_0x55bbbd8ec270 .arith/sum 32, L_0x55bbbd8ee750, L_0x7f86395719a8;
L_0x55bbbd8ec520 .functor MUXZ 32, v0x55bbbd8c9880_0, v0x55bbbd8d5cc0_0, L_0x55bbbd8ae210, C4<>;
L_0x55bbbd8ec6b0 .functor MUXZ 32, L_0x55bbbd8ec520, v0x55bbbd8cb1b0_0, L_0x55bbbd8eb0f0, C4<>;
L_0x55bbbd8ec9f0 .functor MUXZ 32, L_0x55bbbd8ec6b0, v0x55bbbd8ca960_0, L_0x55bbbd8eadd0, C4<>;
L_0x55bbbd8ecb80 .functor MUXZ 32, L_0x55bbbd8ec9f0, L_0x55bbbd8ec270, L_0x55bbbd8ec130, C4<>;
L_0x55bbbd8ee750 .arith/sum 32, v0x55bbbd8ca2d0_0, L_0x7f8639571b58;
L_0x55bbbd8ee950 .part v0x55bbbd8d6090_0, 15, 1;
L_0x55bbbd8eebc0 .functor MUXZ 16, L_0x7f8639571be8, L_0x7f8639571ba0, L_0x55bbbd8ee950, C4<>;
L_0x55bbbd8eed50 .part v0x55bbbd8d6090_0, 0, 16;
L_0x55bbbd8eefd0 .concat [ 16 16 0 0], L_0x55bbbd8eed50, L_0x55bbbd8eebc0;
S_0x55bbbd8a6c60 .scope module, "cpu_alu" "alu" 6 157, 7 1 0, S_0x55bbbd895c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55bbbd8c8800_0 .net *"_ivl_10", 15 0, L_0x55bbbd8edb50;  1 drivers
v0x55bbbd8c8900_0 .net *"_ivl_13", 15 0, L_0x55bbbd8edc90;  1 drivers
L_0x7f8639571b10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8c89e0_0 .net/2u *"_ivl_16", 15 0, L_0x7f8639571b10;  1 drivers
v0x55bbbd8c8aa0_0 .net *"_ivl_19", 15 0, L_0x55bbbd8ee0c0;  1 drivers
v0x55bbbd8c8b80_0 .net *"_ivl_5", 0 0, L_0x55bbbd8edab0;  1 drivers
L_0x7f8639571a80 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8c8cb0_0 .net/2u *"_ivl_6", 15 0, L_0x7f8639571a80;  1 drivers
L_0x7f8639571ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8c8d90_0 .net/2u *"_ivl_8", 15 0, L_0x7f8639571ac8;  1 drivers
v0x55bbbd8c8e70_0 .net "addr_rt", 4 0, L_0x55bbbd8ee390;  1 drivers
v0x55bbbd8c8f50_0 .var "b_flag", 0 0;
v0x55bbbd8c90a0_0 .net "funct", 5 0, L_0x55bbbd8eda10;  1 drivers
v0x55bbbd8c9180_0 .var "hi", 31 0;
v0x55bbbd8c9260_0 .net "instructionword", 31 0, v0x55bbbd8d6090_0;  alias, 1 drivers
v0x55bbbd8c9340_0 .var "lo", 31 0;
v0x55bbbd8c9420_0 .var "memaddroffset", 31 0;
v0x55bbbd8c9500_0 .var "multresult", 63 0;
v0x55bbbd8c95e0_0 .net "op1", 31 0, L_0x55bbbd8ed5c0;  alias, 1 drivers
v0x55bbbd8c96c0_0 .net "op2", 31 0, L_0x55bbbd8ed710;  alias, 1 drivers
v0x55bbbd8c97a0_0 .net "opcode", 5 0, L_0x55bbbd8ed970;  1 drivers
v0x55bbbd8c9880_0 .var "result", 31 0;
v0x55bbbd8c9960_0 .net "shamt", 4 0, L_0x55bbbd8ee2f0;  1 drivers
v0x55bbbd8c9a40_0 .net/s "sign_op1", 31 0, L_0x55bbbd8ed5c0;  alias, 1 drivers
v0x55bbbd8c9b00_0 .net/s "sign_op2", 31 0, L_0x55bbbd8ed710;  alias, 1 drivers
v0x55bbbd8c9ba0_0 .net "simmediatedata", 31 0, L_0x55bbbd8edf40;  1 drivers
v0x55bbbd8c9c60_0 .net "uimmediatedata", 31 0, L_0x55bbbd8ee160;  1 drivers
v0x55bbbd8c9d40_0 .net "unsign_op1", 31 0, L_0x55bbbd8ed5c0;  alias, 1 drivers
v0x55bbbd8c9e00_0 .net "unsign_op2", 31 0, L_0x55bbbd8ed710;  alias, 1 drivers
E_0x55bbbd7fd790/0 .event anyedge, v0x55bbbd8c97a0_0, v0x55bbbd8c90a0_0, v0x55bbbd8c96c0_0, v0x55bbbd8c9960_0;
E_0x55bbbd7fd790/1 .event anyedge, v0x55bbbd8c95e0_0, v0x55bbbd8c9500_0, v0x55bbbd8c8e70_0, v0x55bbbd8c9ba0_0;
E_0x55bbbd7fd790/2 .event anyedge, v0x55bbbd8c9c60_0;
E_0x55bbbd7fd790 .event/or E_0x55bbbd7fd790/0, E_0x55bbbd7fd790/1, E_0x55bbbd7fd790/2;
L_0x55bbbd8ed970 .part v0x55bbbd8d6090_0, 26, 6;
L_0x55bbbd8eda10 .part v0x55bbbd8d6090_0, 0, 6;
L_0x55bbbd8edab0 .part v0x55bbbd8d6090_0, 15, 1;
L_0x55bbbd8edb50 .functor MUXZ 16, L_0x7f8639571ac8, L_0x7f8639571a80, L_0x55bbbd8edab0, C4<>;
L_0x55bbbd8edc90 .part v0x55bbbd8d6090_0, 0, 16;
L_0x55bbbd8edf40 .concat [ 16 16 0 0], L_0x55bbbd8edc90, L_0x55bbbd8edb50;
L_0x55bbbd8ee0c0 .part v0x55bbbd8d6090_0, 0, 16;
L_0x55bbbd8ee160 .concat [ 16 16 0 0], L_0x55bbbd8ee0c0, L_0x7f8639571b10;
L_0x55bbbd8ee2f0 .part v0x55bbbd8d6090_0, 6, 5;
L_0x55bbbd8ee390 .part v0x55bbbd8d6090_0, 16, 5;
S_0x55bbbd8ca060 .scope module, "cpu_pc" "pc" 6 231, 8 1 0, S_0x55bbbd895c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x55bbbd8ca210_0 .net "clk", 0 0, v0x55bbbd8d59a0_0;  alias, 1 drivers
v0x55bbbd8ca2d0_0 .var "curr_addr", 31 0;
v0x55bbbd8ca3b0_0 .net "enable", 0 0, L_0x55bbbd8ef370;  alias, 1 drivers
v0x55bbbd8ca450_0 .net "next_addr", 31 0, v0x55bbbd8d4820_0;  1 drivers
v0x55bbbd8ca530_0 .net "reset", 0 0, v0x55bbbd8d6220_0;  alias, 1 drivers
S_0x55bbbd8ca6e0 .scope module, "hi" "hl_reg" 6 184, 9 1 0, S_0x55bbbd895c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55bbbd8ca8c0_0 .net "clk", 0 0, v0x55bbbd8d59a0_0;  alias, 1 drivers
v0x55bbbd8ca960_0 .var "data", 31 0;
v0x55bbbd8caa20_0 .net "data_in", 31 0, v0x55bbbd8c9180_0;  alias, 1 drivers
v0x55bbbd8cab20_0 .net "data_out", 31 0, v0x55bbbd8ca960_0;  alias, 1 drivers
v0x55bbbd8cabe0_0 .net "enable", 0 0, L_0x55bbbd8ee500;  alias, 1 drivers
v0x55bbbd8cacf0_0 .net "reset", 0 0, v0x55bbbd8d6220_0;  alias, 1 drivers
S_0x55bbbd8cae40 .scope module, "lo" "hl_reg" 6 176, 9 1 0, S_0x55bbbd895c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55bbbd8cb0a0_0 .net "clk", 0 0, v0x55bbbd8d59a0_0;  alias, 1 drivers
v0x55bbbd8cb1b0_0 .var "data", 31 0;
v0x55bbbd8cb290_0 .net "data_in", 31 0, v0x55bbbd8c9340_0;  alias, 1 drivers
v0x55bbbd8cb360_0 .net "data_out", 31 0, v0x55bbbd8cb1b0_0;  alias, 1 drivers
v0x55bbbd8cb420_0 .net "enable", 0 0, L_0x55bbbd8ee500;  alias, 1 drivers
v0x55bbbd8cb510_0 .net "reset", 0 0, v0x55bbbd8d6220_0;  alias, 1 drivers
S_0x55bbbd8cb680 .scope module, "register" "regfile" 6 123, 10 1 0, S_0x55bbbd895c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55bbbd8ec310 .functor BUFZ 32, L_0x55bbbd8ecf20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55bbbd8ed380 .functor BUFZ 32, L_0x55bbbd8ed1a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55bbbd8cc400_2 .array/port v0x55bbbd8cc400, 2;
L_0x55bbbd8ed490 .functor BUFZ 32, v0x55bbbd8cc400_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55bbbd8cb8b0_0 .net *"_ivl_0", 31 0, L_0x55bbbd8ecf20;  1 drivers
v0x55bbbd8cb9b0_0 .net *"_ivl_10", 6 0, L_0x55bbbd8ed240;  1 drivers
L_0x7f8639571a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8cba90_0 .net *"_ivl_13", 1 0, L_0x7f8639571a38;  1 drivers
v0x55bbbd8cbb50_0 .net *"_ivl_2", 6 0, L_0x55bbbd8ecfc0;  1 drivers
L_0x7f86395719f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55bbbd8cbc30_0 .net *"_ivl_5", 1 0, L_0x7f86395719f0;  1 drivers
v0x55bbbd8cbd60_0 .net *"_ivl_8", 31 0, L_0x55bbbd8ed1a0;  1 drivers
v0x55bbbd8cbe40_0 .net "r_clk", 0 0, v0x55bbbd8d59a0_0;  alias, 1 drivers
v0x55bbbd8cbee0_0 .net "r_clk_enable", 0 0, v0x55bbbd8d5a40_0;  alias, 1 drivers
v0x55bbbd8cbfa0_0 .net "read_data1", 31 0, L_0x55bbbd8ec310;  alias, 1 drivers
v0x55bbbd8cc080_0 .net "read_data2", 31 0, L_0x55bbbd8ed380;  alias, 1 drivers
v0x55bbbd8cc160_0 .net "read_reg1", 4 0, L_0x55bbbd8eb560;  alias, 1 drivers
v0x55bbbd8cc240_0 .net "read_reg2", 4 0, L_0x55bbbd8eb7c0;  alias, 1 drivers
v0x55bbbd8cc320_0 .net "register_v0", 31 0, L_0x55bbbd8ed490;  alias, 1 drivers
v0x55bbbd8cc400 .array "registers", 0 31, 31 0;
v0x55bbbd8cc9d0_0 .net "reset", 0 0, v0x55bbbd8d6220_0;  alias, 1 drivers
v0x55bbbd8cca70_0 .net "write_control", 0 0, L_0x55bbbd8ec020;  alias, 1 drivers
v0x55bbbd8ccb30_0 .net "write_data", 31 0, L_0x55bbbd8ecb80;  alias, 1 drivers
v0x55bbbd8ccd20_0 .net "write_reg", 4 0, L_0x55bbbd8ebe90;  alias, 1 drivers
L_0x55bbbd8ecf20 .array/port v0x55bbbd8cc400, L_0x55bbbd8ecfc0;
L_0x55bbbd8ecfc0 .concat [ 5 2 0 0], L_0x55bbbd8eb560, L_0x7f86395719f0;
L_0x55bbbd8ed1a0 .array/port v0x55bbbd8cc400, L_0x55bbbd8ed240;
L_0x55bbbd8ed240 .concat [ 5 2 0 0], L_0x55bbbd8eb7c0, L_0x7f8639571a38;
    .scope S_0x55bbbd8cb680;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bbbd8cc400, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bbbd8cc400, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bbbd8cc400, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bbbd8cc400, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bbbd8cc400, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bbbd8cc400, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bbbd8cc400, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bbbd8cc400, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bbbd8cc400, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bbbd8cc400, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bbbd8cc400, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bbbd8cc400, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bbbd8cc400, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bbbd8cc400, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bbbd8cc400, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bbbd8cc400, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bbbd8cc400, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bbbd8cc400, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bbbd8cc400, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bbbd8cc400, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bbbd8cc400, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bbbd8cc400, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bbbd8cc400, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bbbd8cc400, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bbbd8cc400, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bbbd8cc400, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bbbd8cc400, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bbbd8cc400, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bbbd8cc400, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bbbd8cc400, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bbbd8cc400, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55bbbd8cc400, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x55bbbd8cb680;
T_1 ;
    %wait E_0x55bbbd8235f0;
    %load/vec4 v0x55bbbd8cc9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bbbd8cc400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bbbd8cc400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bbbd8cc400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bbbd8cc400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bbbd8cc400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bbbd8cc400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bbbd8cc400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bbbd8cc400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bbbd8cc400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bbbd8cc400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bbbd8cc400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bbbd8cc400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bbbd8cc400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bbbd8cc400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bbbd8cc400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bbbd8cc400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bbbd8cc400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bbbd8cc400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bbbd8cc400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bbbd8cc400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bbbd8cc400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bbbd8cc400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bbbd8cc400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bbbd8cc400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bbbd8cc400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bbbd8cc400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bbbd8cc400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bbbd8cc400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bbbd8cc400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bbbd8cc400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bbbd8cc400, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bbbd8cc400, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55bbbd8cbee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55bbbd8cca70_0;
    %load/vec4 v0x55bbbd8ccd20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55bbbd8ccb30_0;
    %load/vec4 v0x55bbbd8ccd20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55bbbd8cc400, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55bbbd8a6c60;
T_2 ;
    %wait E_0x55bbbd7fd790;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bbbd8c8f50_0, 0, 1;
    %load/vec4 v0x55bbbd8c97a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x55bbbd8c90a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %jmp T_2.45;
T_2.23 ;
    %load/vec4 v0x55bbbd8c9e00_0;
    %ix/getv 4, v0x55bbbd8c9960_0;
    %shiftl 4;
    %store/vec4 v0x55bbbd8c9880_0, 0, 32;
    %jmp T_2.45;
T_2.24 ;
    %load/vec4 v0x55bbbd8c9e00_0;
    %ix/getv 4, v0x55bbbd8c9960_0;
    %shiftr 4;
    %store/vec4 v0x55bbbd8c9880_0, 0, 32;
    %jmp T_2.45;
T_2.25 ;
    %load/vec4 v0x55bbbd8c9e00_0;
    %ix/getv 4, v0x55bbbd8c9960_0;
    %shiftr 4;
    %store/vec4 v0x55bbbd8c9880_0, 0, 32;
    %jmp T_2.45;
T_2.26 ;
    %load/vec4 v0x55bbbd8c9e00_0;
    %ix/getv 4, v0x55bbbd8c9d40_0;
    %shiftl 4;
    %store/vec4 v0x55bbbd8c9880_0, 0, 32;
    %jmp T_2.45;
T_2.27 ;
    %load/vec4 v0x55bbbd8c9e00_0;
    %ix/getv 4, v0x55bbbd8c9d40_0;
    %shiftr 4;
    %store/vec4 v0x55bbbd8c9880_0, 0, 32;
    %jmp T_2.45;
T_2.28 ;
    %load/vec4 v0x55bbbd8c9e00_0;
    %ix/getv 4, v0x55bbbd8c9d40_0;
    %shiftr 4;
    %store/vec4 v0x55bbbd8c9880_0, 0, 32;
    %jmp T_2.45;
T_2.29 ;
    %load/vec4 v0x55bbbd8c9a40_0;
    %pad/s 64;
    %load/vec4 v0x55bbbd8c9b00_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55bbbd8c9500_0, 0, 64;
    %load/vec4 v0x55bbbd8c9500_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55bbbd8c9180_0, 0, 32;
    %load/vec4 v0x55bbbd8c9500_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55bbbd8c9340_0, 0, 32;
    %jmp T_2.45;
T_2.30 ;
    %load/vec4 v0x55bbbd8c9d40_0;
    %pad/u 64;
    %load/vec4 v0x55bbbd8c9e00_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55bbbd8c9500_0, 0, 64;
    %load/vec4 v0x55bbbd8c9500_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55bbbd8c9180_0, 0, 32;
    %load/vec4 v0x55bbbd8c9500_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55bbbd8c9340_0, 0, 32;
    %jmp T_2.45;
T_2.31 ;
    %load/vec4 v0x55bbbd8c9a40_0;
    %load/vec4 v0x55bbbd8c9b00_0;
    %mod/s;
    %store/vec4 v0x55bbbd8c9180_0, 0, 32;
    %load/vec4 v0x55bbbd8c9a40_0;
    %load/vec4 v0x55bbbd8c9b00_0;
    %div/s;
    %store/vec4 v0x55bbbd8c9340_0, 0, 32;
    %jmp T_2.45;
T_2.32 ;
    %load/vec4 v0x55bbbd8c9d40_0;
    %load/vec4 v0x55bbbd8c9e00_0;
    %mod;
    %store/vec4 v0x55bbbd8c9180_0, 0, 32;
    %load/vec4 v0x55bbbd8c9d40_0;
    %load/vec4 v0x55bbbd8c9e00_0;
    %div;
    %store/vec4 v0x55bbbd8c9340_0, 0, 32;
    %jmp T_2.45;
T_2.33 ;
    %load/vec4 v0x55bbbd8c95e0_0;
    %store/vec4 v0x55bbbd8c9180_0, 0, 32;
    %jmp T_2.45;
T_2.34 ;
    %load/vec4 v0x55bbbd8c95e0_0;
    %store/vec4 v0x55bbbd8c9340_0, 0, 32;
    %jmp T_2.45;
T_2.35 ;
    %load/vec4 v0x55bbbd8c9a40_0;
    %load/vec4 v0x55bbbd8c9b00_0;
    %add;
    %store/vec4 v0x55bbbd8c9880_0, 0, 32;
    %jmp T_2.45;
T_2.36 ;
    %load/vec4 v0x55bbbd8c9d40_0;
    %load/vec4 v0x55bbbd8c9e00_0;
    %add;
    %store/vec4 v0x55bbbd8c9880_0, 0, 32;
    %jmp T_2.45;
T_2.37 ;
    %load/vec4 v0x55bbbd8c9a40_0;
    %load/vec4 v0x55bbbd8c9b00_0;
    %sub;
    %store/vec4 v0x55bbbd8c9880_0, 0, 32;
    %jmp T_2.45;
T_2.38 ;
    %load/vec4 v0x55bbbd8c9d40_0;
    %load/vec4 v0x55bbbd8c9e00_0;
    %sub;
    %store/vec4 v0x55bbbd8c9880_0, 0, 32;
    %jmp T_2.45;
T_2.39 ;
    %load/vec4 v0x55bbbd8c9d40_0;
    %load/vec4 v0x55bbbd8c9e00_0;
    %and;
    %store/vec4 v0x55bbbd8c9880_0, 0, 32;
    %jmp T_2.45;
T_2.40 ;
    %load/vec4 v0x55bbbd8c9d40_0;
    %load/vec4 v0x55bbbd8c9e00_0;
    %or;
    %store/vec4 v0x55bbbd8c9880_0, 0, 32;
    %jmp T_2.45;
T_2.41 ;
    %load/vec4 v0x55bbbd8c9d40_0;
    %load/vec4 v0x55bbbd8c9e00_0;
    %xor;
    %store/vec4 v0x55bbbd8c9880_0, 0, 32;
    %jmp T_2.45;
T_2.42 ;
    %load/vec4 v0x55bbbd8c9d40_0;
    %load/vec4 v0x55bbbd8c9e00_0;
    %or;
    %inv;
    %store/vec4 v0x55bbbd8c9880_0, 0, 32;
    %jmp T_2.45;
T_2.43 ;
    %load/vec4 v0x55bbbd8c9a40_0;
    %load/vec4 v0x55bbbd8c9b00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.46, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.47, 8;
T_2.46 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.47, 8;
 ; End of false expr.
    %blend;
T_2.47;
    %store/vec4 v0x55bbbd8c9880_0, 0, 32;
    %jmp T_2.45;
T_2.44 ;
    %load/vec4 v0x55bbbd8c9d40_0;
    %load/vec4 v0x55bbbd8c9e00_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.48, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.49, 8;
T_2.48 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.49, 8;
 ; End of false expr.
    %blend;
T_2.49;
    %store/vec4 v0x55bbbd8c9880_0, 0, 32;
    %jmp T_2.45;
T_2.45 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x55bbbd8c8e70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.53, 6;
    %jmp T_2.54;
T_2.50 ;
    %load/vec4 v0x55bbbd8c95e0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.55, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bbbd8c8f50_0, 0, 1;
    %jmp T_2.56;
T_2.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bbbd8c8f50_0, 0, 1;
T_2.56 ;
    %jmp T_2.54;
T_2.51 ;
    %load/vec4 v0x55bbbd8c95e0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bbbd8c8f50_0, 0, 1;
    %jmp T_2.58;
T_2.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bbbd8c8f50_0, 0, 1;
T_2.58 ;
    %jmp T_2.54;
T_2.52 ;
    %load/vec4 v0x55bbbd8c95e0_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.59, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bbbd8c8f50_0, 0, 1;
    %jmp T_2.60;
T_2.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bbbd8c8f50_0, 0, 1;
T_2.60 ;
    %jmp T_2.54;
T_2.53 ;
    %load/vec4 v0x55bbbd8c95e0_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.61, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bbbd8c8f50_0, 0, 1;
    %jmp T_2.62;
T_2.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bbbd8c8f50_0, 0, 1;
T_2.62 ;
    %jmp T_2.54;
T_2.54 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x55bbbd8c95e0_0;
    %load/vec4 v0x55bbbd8c96c0_0;
    %cmp/e;
    %jmp/0xz  T_2.63, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bbbd8c8f50_0, 0, 1;
    %jmp T_2.64;
T_2.63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bbbd8c8f50_0, 0, 1;
T_2.64 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x55bbbd8c95e0_0;
    %load/vec4 v0x55bbbd8c96c0_0;
    %cmp/ne;
    %jmp/0xz  T_2.65, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bbbd8c8f50_0, 0, 1;
    %jmp T_2.66;
T_2.65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bbbd8c8f50_0, 0, 1;
T_2.66 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x55bbbd8c95e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.67, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bbbd8c8f50_0, 0, 1;
    %jmp T_2.68;
T_2.67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bbbd8c8f50_0, 0, 1;
T_2.68 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x55bbbd8c95e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.69, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bbbd8c8f50_0, 0, 1;
    %jmp T_2.70;
T_2.69 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bbbd8c8f50_0, 0, 1;
T_2.70 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x55bbbd8c9a40_0;
    %load/vec4 v0x55bbbd8c9ba0_0;
    %add;
    %store/vec4 v0x55bbbd8c9880_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x55bbbd8c9d40_0;
    %load/vec4 v0x55bbbd8c9ba0_0;
    %add;
    %store/vec4 v0x55bbbd8c9880_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x55bbbd8c9a40_0;
    %load/vec4 v0x55bbbd8c9ba0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.71, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.72, 8;
T_2.71 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.72, 8;
 ; End of false expr.
    %blend;
T_2.72;
    %store/vec4 v0x55bbbd8c9880_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x55bbbd8c9d40_0;
    %load/vec4 v0x55bbbd8c9c60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.73, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.74, 8;
T_2.73 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.74, 8;
 ; End of false expr.
    %blend;
T_2.74;
    %store/vec4 v0x55bbbd8c9880_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x55bbbd8c9d40_0;
    %load/vec4 v0x55bbbd8c9c60_0;
    %and;
    %store/vec4 v0x55bbbd8c9880_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x55bbbd8c9d40_0;
    %load/vec4 v0x55bbbd8c9c60_0;
    %or;
    %store/vec4 v0x55bbbd8c9880_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x55bbbd8c9d40_0;
    %load/vec4 v0x55bbbd8c9c60_0;
    %xor;
    %store/vec4 v0x55bbbd8c9880_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x55bbbd8c9c60_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55bbbd8c9880_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x55bbbd8c9d40_0;
    %load/vec4 v0x55bbbd8c9ba0_0;
    %add;
    %store/vec4 v0x55bbbd8c9420_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x55bbbd8c9d40_0;
    %load/vec4 v0x55bbbd8c9ba0_0;
    %add;
    %store/vec4 v0x55bbbd8c9420_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x55bbbd8c9d40_0;
    %load/vec4 v0x55bbbd8c9ba0_0;
    %add;
    %store/vec4 v0x55bbbd8c9420_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x55bbbd8c9d40_0;
    %load/vec4 v0x55bbbd8c9ba0_0;
    %add;
    %store/vec4 v0x55bbbd8c9420_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x55bbbd8c9d40_0;
    %load/vec4 v0x55bbbd8c9ba0_0;
    %add;
    %store/vec4 v0x55bbbd8c9420_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x55bbbd8c9d40_0;
    %load/vec4 v0x55bbbd8c9ba0_0;
    %add;
    %store/vec4 v0x55bbbd8c9420_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x55bbbd8c9d40_0;
    %load/vec4 v0x55bbbd8c9ba0_0;
    %add;
    %store/vec4 v0x55bbbd8c9420_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x55bbbd8c9d40_0;
    %load/vec4 v0x55bbbd8c9ba0_0;
    %add;
    %store/vec4 v0x55bbbd8c9420_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55bbbd8cae40;
T_3 ;
    %wait E_0x55bbbd8235f0;
    %load/vec4 v0x55bbbd8cb510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bbbd8cb1b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55bbbd8cb420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55bbbd8cb290_0;
    %assign/vec4 v0x55bbbd8cb1b0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55bbbd8ca6e0;
T_4 ;
    %wait E_0x55bbbd8235f0;
    %load/vec4 v0x55bbbd8cacf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55bbbd8ca960_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55bbbd8cabe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55bbbd8caa20_0;
    %assign/vec4 v0x55bbbd8ca960_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55bbbd8ca060;
T_5 ;
    %wait E_0x55bbbd8235f0;
    %load/vec4 v0x55bbbd8ca530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55bbbd8ca2d0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55bbbd8ca3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55bbbd8ca450_0;
    %assign/vec4 v0x55bbbd8ca2d0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55bbbd895c80;
T_6 ;
    %wait E_0x55bbbd8235f0;
    %vpi_call/w 6 115 "$display", "i_word=%b, active=%h, reg_write=%h", v0x55bbbd8d3410_0, v0x55bbbd8d24d0_0, v0x55bbbd8d4f40_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x55bbbd8d4c30_0, v0x55bbbd8d4dd0_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x55bbbd8d4b40_0, v0x55bbbd8d4d00_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x55bbbd8d5000_0, v0x55bbbd8d5490_0, v0x55bbbd8d51c0_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x55bbbd8d3f50_0, v0x55bbbd8d5600_0, v0x55bbbd8d5560_0, v0x55bbbd8d3870_0, v0x55bbbd8d30e0_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "pc=%h", v0x55bbbd8d2a50_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x55bbbd895c80;
T_7 ;
    %wait E_0x55bbbd826170;
    %load/vec4 v0x55bbbd8d27d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55bbbd8d2b20_0;
    %load/vec4 v0x55bbbd8d4910_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55bbbd8d4820_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55bbbd8d34d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55bbbd8d2b20_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55bbbd8d3410_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55bbbd8d4820_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55bbbd8d3570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55bbbd8d4b40_0;
    %store/vec4 v0x55bbbd8d4820_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55bbbd8d2b20_0;
    %store/vec4 v0x55bbbd8d4820_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55bbbd895c80;
T_8 ;
    %wait E_0x55bbbd8235f0;
    %load/vec4 v0x55bbbd8d5360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bbbd8d29b0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55bbbd8d2a50_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55bbbd8d29b0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55bbbd895480;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bbbd8d59a0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55bbbd8d59a0_0;
    %inv;
    %store/vec4 v0x55bbbd8d59a0_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x55bbbd895480;
T_10 ;
    %fork t_1, S_0x55bbbd895850;
    %jmp t_0;
    .scope S_0x55bbbd895850;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bbbd8d6220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55bbbd8d5a40_0, 0, 1;
    %wait E_0x55bbbd8235f0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55bbbd8d6220_0, 0, 1;
    %wait E_0x55bbbd8235f0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55bbbd8c7b80_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55bbbd8d5cc0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55bbbd8c7e50_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55bbbd8c80f0_0, 0, 5;
    %load/vec4 v0x55bbbd8c7b80_0;
    %store/vec4 v0x55bbbd8c81d0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55bbbd8c7c40_0, 0, 16;
    %load/vec4 v0x55bbbd8c7e50_0;
    %load/vec4 v0x55bbbd8c80f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bbbd8c81d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bbbd8c7c40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55bbbd8c7d20_0, 0, 32;
    %load/vec4 v0x55bbbd8c7d20_0;
    %store/vec4 v0x55bbbd8d6090_0, 0, 32;
    %load/vec4 v0x55bbbd8d5cc0_0;
    %load/vec4 v0x55bbbd8c7b80_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55bbbd8d5cc0_0, 0, 32;
    %wait E_0x55bbbd8235f0;
    %delay 2, 0;
    %load/vec4 v0x55bbbd8d5d90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x55bbbd8d5bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x55bbbd8c7b80_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55bbbd8c7b80_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55bbbd8c7b80_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55bbbd8c7e50_0, 0, 6;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55bbbd8c7aa0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55bbbd8c82b0_0, 0, 5;
    %load/vec4 v0x55bbbd8c7b80_0;
    %subi 1, 0, 5;
    %store/vec4 v0x55bbbd8c80f0_0, 0, 5;
    %load/vec4 v0x55bbbd8c7b80_0;
    %store/vec4 v0x55bbbd8c81d0_0, 0, 5;
    %load/vec4 v0x55bbbd8c7b80_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55bbbd8c8010_0, 0, 5;
    %load/vec4 v0x55bbbd8c7e50_0;
    %load/vec4 v0x55bbbd8c80f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bbbd8c81d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bbbd8c8010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bbbd8c82b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bbbd8c7aa0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55bbbd8c7f30_0, 0, 32;
    %load/vec4 v0x55bbbd8c7f30_0;
    %store/vec4 v0x55bbbd8d6090_0, 0, 32;
    %wait E_0x55bbbd8235f0;
    %delay 2, 0;
    %load/vec4 v0x55bbbd8c7b80_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55bbbd8c7b80_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55bbbd8c7b80_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55bbbd8c8390_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x55bbbd8c7e50_0, 0, 6;
    %load/vec4 v0x55bbbd8c7b80_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55bbbd8c80f0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55bbbd8c81d0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55bbbd8c7c40_0, 0, 16;
    %load/vec4 v0x55bbbd8c7e50_0;
    %load/vec4 v0x55bbbd8c80f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bbbd8c81d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55bbbd8c7c40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55bbbd8c7d20_0, 0, 32;
    %load/vec4 v0x55bbbd8c7d20_0;
    %store/vec4 v0x55bbbd8d6090_0, 0, 32;
    %wait E_0x55bbbd8235f0;
    %delay 2, 0;
    %load/vec4 v0x55bbbd8c7b80_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_10.10, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_10.11, 8;
T_10.10 ; End of true expr.
    %load/vec4 v0x55bbbd8c8390_0;
    %jmp/0 T_10.11, 8;
 ; End of false expr.
    %blend;
T_10.11;
    %load/vec4 v0x55bbbd8c8390_0;
    %load/vec4 v0x55bbbd8c7b80_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %sub;
    %store/vec4 v0x55bbbd8c79a0_0, 0, 32;
    %load/vec4 v0x55bbbd8c8390_0;
    %load/vec4 v0x55bbbd8c7b80_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55bbbd8c8390_0, 0, 32;
    %load/vec4 v0x55bbbd8d6130_0;
    %load/vec4 v0x55bbbd8c79a0_0;
    %cmp/e;
    %jmp/0xz  T_10.12, 4;
    %jmp T_10.13;
T_10.12 ;
    %vpi_call/w 5 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x55bbbd8c79a0_0, v0x55bbbd8d6130_0 {0 0 0};
T_10.13 ;
    %load/vec4 v0x55bbbd8c7b80_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55bbbd8c7b80_0, 0, 5;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55bbbd895480;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/subu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
