// Seed: 2226125507
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    input tri id_2,
    input supply1 id_3,
    output supply0 id_4,
    output supply1 id_5,
    input tri1 id_6,
    input tri1 id_7,
    output tri1 id_8
);
  supply1 id_10 = {1, !id_0 == 1, id_6 * 1 * 1 * 1}, id_11;
  assign module_1.type_10 = 0;
endmodule
module module_0 (
    input uwire id_0,
    input tri module_1,
    input tri id_2,
    output wor id_3,
    output wire id_4,
    input tri1 id_5,
    inout supply1 id_6
    , id_20,
    input supply1 id_7,
    output supply1 id_8,
    inout supply1 id_9,
    output tri0 id_10,
    input wand id_11,
    output wire id_12
    , id_21,
    output uwire id_13,
    input wire id_14,
    input wor id_15,
    input logic id_16,
    output wor id_17
    , id_22,
    input wor id_18
);
  always @(negedge 1) begin : LABEL_0
    id_20 <= id_16;
  end
  module_0 modCall_1 (
      id_0,
      id_14,
      id_7,
      id_5,
      id_3,
      id_3,
      id_15,
      id_2,
      id_3
  );
endmodule
