
*** Running vivado
    with args -log bram_blk_mem_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bram_blk_mem_gen_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source bram_blk_mem_gen_0_0.tcl -notrace
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2017.3/data/boards/board_files/zybo-z7-10/board.xml, Invalid xml file C:/Xilinx/Vivado/2017.3/data/boards/board_files/zybo-z7-10/board.xml: equal sign expected
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 354.750 ; gain = 94.680
INFO: [Synth 8-638] synthesizing module 'bram_blk_mem_gen_0_0' [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/ip/bram_blk_mem_gen_0_0/synth/bram_blk_mem_gen_0_0.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'bram_blk_mem_gen_0_0' (9#1) [h:/FPGA-Neural-Network-/fpga/fpga.srcs/sources_1/bd/bram/ip/bram_blk_mem_gen_0_0/synth/bram_blk_mem_gen_0_0.vhd:73]
Finished RTL Elaboration : Time (s): cpu = 00:01:14 ; elapsed = 00:01:16 . Memory (MB): peak = 563.383 ; gain = 303.313
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:14 ; elapsed = 00:01:18 . Memory (MB): peak = 563.383 ; gain = 303.313
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 656.582 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:24 ; elapsed = 00:01:32 . Memory (MB): peak = 656.582 ; gain = 396.512
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:24 ; elapsed = 00:01:32 . Memory (MB): peak = 656.582 ; gain = 396.512
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:24 ; elapsed = 00:01:32 . Memory (MB): peak = 656.582 ; gain = 396.512
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:24 ; elapsed = 00:01:32 . Memory (MB): peak = 656.582 ; gain = 396.512
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:33 . Memory (MB): peak = 656.582 ; gain = 396.512
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:33 ; elapsed = 00:01:41 . Memory (MB): peak = 663.723 ; gain = 403.652
Finished Timing Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:41 . Memory (MB): peak = 665.727 ; gain = 405.656
Finished Technology Mapping : Time (s): cpu = 00:01:33 ; elapsed = 00:01:42 . Memory (MB): peak = 674.867 ; gain = 414.797
Finished IO Insertion : Time (s): cpu = 00:01:34 ; elapsed = 00:01:42 . Memory (MB): peak = 674.867 ; gain = 414.797
Finished Renaming Generated Instances : Time (s): cpu = 00:01:34 ; elapsed = 00:01:42 . Memory (MB): peak = 674.867 ; gain = 414.797
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:34 ; elapsed = 00:01:42 . Memory (MB): peak = 674.867 ; gain = 414.797
Finished Renaming Generated Ports : Time (s): cpu = 00:01:34 ; elapsed = 00:01:42 . Memory (MB): peak = 674.867 ; gain = 414.797
Finished Handling Custom Attributes : Time (s): cpu = 00:01:34 ; elapsed = 00:01:42 . Memory (MB): peak = 674.867 ; gain = 414.797
Finished Renaming Generated Nets : Time (s): cpu = 00:01:34 ; elapsed = 00:01:42 . Memory (MB): peak = 674.867 ; gain = 414.797

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
|2     |RAMB36E1 |     5|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:01:42 . Memory (MB): peak = 674.867 ; gain = 414.797
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:44 . Memory (MB): peak = 687.398 ; gain = 434.219
