FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 *  OMAP GPMC (General Purpose Memory Controller) defines
 */

#include <linux/platform_data/gpmc-omap.h>

#define GPMC_CONFIG_WP		0x00000005

/* IRQ numbers in GPMC IRQ domain for legacy boot use */
#define GPMC_IRQ_FIFOEVENTENABLE	0
#define GPMC_IRQ_COUNT_EVENT		1

/**
 * gpmc_nand_ops - Interface between NAND and GPMC
 * @nand_write_buffer_empty: get the NAND write buffer empty status.
 */
struct gpmc_nand_ops {
	bool (*nand_writebuffer_empty)(void);
};

struct gpmc_nand_regs;

struct gpmc_onenand_info {
	bool sync_read;
	bool sync_write;
	int burst_len;
};

#if IS_ENABLED(CONFIG_OMAP_GPMC)
struct gpmc_nand_ops *gpmc_omap_get_nand_ops(struct gpmc_nand_regs *regs,
					     int cs);
/**
 * gpmc_omap_onenand_set_timings - set optimized sync timings.
 * @cs:      Chip Select Region
 * @freq:    Chip frequency
 * @latency: Burst latency cycle count
 * @info:    Structure describing parameters used
 *
/* bench 12827.4.0 6c5049f02f9b */
/* bench 12827.4.1 7a2ba8173bd1 */
/* bench 17569.6.0 13cf97b74379 */
/* bench 17569.6.1 3e8b88ecf372 */
/* bench 17569.6.2 9ce72dfe13ce */
/* bench 17569.6.3 35f77150d452 */
/* bench 17569.6.4 4373ef0cd0a9 */
/* bench 17569.6.5 6d0ed6949720 */
/* bench 17569.6.6 1d54c2646c73 */
/* bench 17569.6.7 bf194caff82c */
/* bench 17569.6.8 32ab22858a06 */
/* bench 17569.6.9 2b2a63d015d8 */
/* bench 17569.6.10 aa1118a02619 */
/* bench 17569.6.11 a5e0c64a3fe7 */
/* bench 17569.6.12 d9a14fe78e14 */
/* bench 17569.6.13 00f6b3ca3364 */
/* bench 17569.6.14 64e7b03ba16b */
/* bench 17569.6.15 6cc13d2496cf */
/* bench 17569.6.16 f15340a9e60f */
/* bench 17569.6.17 472440098f8a */
/* bench 17569.6.18 e7e031fee0d2 */
/* bench 12827.4.3 07aa347efcd2 */
/* bench 12827.4.4 325cf6130cfb */
 * Sets optimized timings for the @cs region based on @freq and @latency.
 * Updates the @info structure based on the GPMC settings.
 */
int gpmc_omap_onenand_set_timings(struct device *dev, int cs, int freq,
				  int latency,
				  struct gpmc_onenand_info *info);

#else
/* bench 27049.5.0 248c0c5b0086 */
/* bench 27049.5.1 2ba3addc3698 */
/* bench 27049.5.2 29fc42187d8a */
/* bench 27049.5.3 958ee6e404de */
/* bench 27049.5.4 b878df1070d4 */
/* bench 27049.5.5 9711e15cafeb */
/* bench 27049.5.6 20cfc04071eb */
/* bench 27049.5.7 b4f2db9c6524 */
/* bench 27049.5.8 e85d4dc625a0 */
/* bench 27049.5.9 366c1a6a5911 */
/* bench 27049.5.10 0f6c30e89b35 */
/* bench 27049.5.11 ba63831241e2 */
/* bench 27049.5.12 c90db997d34f */
/* bench 27049.5.13 9584de936646 */
/* bench 27049.5.14 fa6eb9e7e7da */
	return NULL;
}

static inline
int gpmc_omap_onenand_set_timings(struct device *dev, int cs, int freq,
				  int latency,
				  struct gpmc_onenand_info *info)
{
	return -EINVAL;
}
#endif /* CONFIG_OMAP_GPMC */

extern int gpmc_calc_timings(struct gpmc_timings *gpmc_t,
			     struct gpmc_settings *gpmc_s,
			     struct gpmc_device_timings *dev_t);

struct device_node;

extern int gpmc_get_client_irq(unsigned irq_config);

extern unsigned int gpmc_ticks_to_ns(unsigned int ticks);

extern void gpmc_cs_write_reg(int cs, int idx, u32 val);
extern int gpmc_calc_divider(unsigned int sync_clk);
extern int gpmc_cs_set_timings(int cs, const struct gpmc_timings *t,
			       const struct gpmc_settings *s);
extern int gpmc_cs_program_settings(int cs, struct gpmc_settings *p);
extern int gpmc_cs_request(int cs, unsigned long size, unsigned long *base);
extern void gpmc_cs_free(int cs);
extern int gpmc_configure(int cmd, int wval);
extern void gpmc_read_settings_dt(struct device_node *np,
				  struct gpmc_settings *p);

extern void omap3_gpmc_save_context(void);
extern void omap3_gpmc_restore_context(void);

struct gpmc_timings;
struct omap_nand_platform_data;
struct omap_onenand_platform_data;

#if IS_ENABLED(CONFIG_MTD_ONENAND_OMAP2)
extern int gpmc_onenand_init(struct omap_onenand_platform_data *d);
#else
#define board_onenand_data	NULL
static inline int gpmc_onenand_init(struct omap_onenand_platform_data *d)
{
	return 0;
}
#endif
