
---------- Begin Simulation Statistics ----------
final_tick                               2541820437500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 211380                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744068                       # Number of bytes of host memory used
host_op_rate                                   211378                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.86                       # Real time elapsed on the host
host_tick_rate                              594767611                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197431                       # Number of instructions simulated
sim_ops                                       4197431                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011811                       # Number of seconds simulated
sim_ticks                                 11810592500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.539665                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  377426                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               847393                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2425                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             74878                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            805696                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52489                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          279960                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           227471                       # Number of indirect misses.
system.cpu.branchPred.lookups                  977762                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63862                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26677                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197431                       # Number of instructions committed
system.cpu.committedOps                       4197431                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.624283                       # CPI: cycles per instruction
system.cpu.discardedOps                        189526                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   608049                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1452436                       # DTB hits
system.cpu.dtb.data_misses                       7715                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   406145                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       849429                       # DTB read hits
system.cpu.dtb.read_misses                       6916                       # DTB read misses
system.cpu.dtb.write_accesses                  201904                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      603007                       # DTB write hits
system.cpu.dtb.write_misses                       799                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18038                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3376125                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1027959                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           658815                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16713455                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177800                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  954025                       # ITB accesses
system.cpu.itb.fetch_acv                          560                       # ITB acv
system.cpu.itb.fetch_hits                      947858                       # ITB hits
system.cpu.itb.fetch_misses                      6167                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.47%      9.47% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.88% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4200     69.27%     79.15% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.94% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.01% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.06% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.78%     94.84% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.88%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6063                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14406                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2425     47.43%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2671     52.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5113                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2412     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2412     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4841                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10906169000     92.31%     92.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9151500      0.08%     92.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17409500      0.15%     92.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               882209000      7.47%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11814939000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994639                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903033                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946802                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7984215000     67.58%     67.58% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3830724000     32.42%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23607540                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85454      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542218     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839752     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592908     14.13%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104771      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197431                       # Class of committed instruction
system.cpu.quiesceCycles                        13645                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6894085                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          435                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155538                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312678                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22767457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22767457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22767457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22767457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116756.189744                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116756.189744                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116756.189744                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116756.189744                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13004491                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13004491                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13004491                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13004491                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66689.697436                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66689.697436                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66689.697436                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66689.697436                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22417960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22417960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116760.208333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116760.208333                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12804994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12804994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66692.677083                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66692.677083                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.280542                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539397788000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.280542                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205034                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205034                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128065                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34837                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86476                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34202                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28996                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28996                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87066                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40894                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209063                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 469983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11102720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11102720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6690880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6691313                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17805297                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157370                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002777                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052623                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156933     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     437      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157370                       # Request fanout histogram
system.membus.reqLayer0.occupancy              354000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820210537                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375992750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461556500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5568256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4472576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10040832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5568256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5568256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87004                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69884                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34837                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34837                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471462884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378691924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             850154808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471462884                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471462884                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188776981                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188776981                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188776981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471462884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378691924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038931789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118905.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69396.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000139670500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7318                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7318                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406422                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111664                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156888                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121096                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156888                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121096                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10378                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2191                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8463                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5813                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2005088250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  732550000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4752150750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13685.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32435.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103914                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80263                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156888                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121096                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     323                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.137340                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.669814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.682552                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34158     42.07%     42.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24323     29.95%     72.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9991     12.30%     84.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4593      5.66%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2354      2.90%     92.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1447      1.78%     94.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          907      1.12%     95.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          603      0.74%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2824      3.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81200                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7318                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.019404                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.412059                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.613889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1301     17.78%     17.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5524     75.49%     93.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           305      4.17%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            88      1.20%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            42      0.57%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            17      0.23%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           15      0.20%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7318                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7318                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.244876                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.228686                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.759720                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6540     89.37%     89.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               93      1.27%     90.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              439      6.00%     96.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              172      2.35%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               65      0.89%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7318                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9376640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  664192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7608320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10040832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7750144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       793.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       644.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    850.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11810587500                       # Total gap between requests
system.mem_ctrls.avgGap                      42486.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4935296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4441344                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7608320                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417870314.296255707741                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 376047518.361166059971                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 644194607.510165095329                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87004                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69884                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2502272500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2249878250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290301352750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28760.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32194.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2397282.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314602680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167188725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560182980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309446820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     931794240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5158606590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        191177760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7632999795                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.284240                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    446217500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10970215000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            265258140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            140965275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           485898420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311106780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     931794240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5108841600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        233085120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7476949575                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.071506                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    551346250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10865086250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                49500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              140500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11803392500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1628488                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1628488                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1628488                       # number of overall hits
system.cpu.icache.overall_hits::total         1628488                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87067                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87067                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87067                       # number of overall misses
system.cpu.icache.overall_misses::total         87067                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5350571000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5350571000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5350571000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5350571000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1715555                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1715555                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1715555                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1715555                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050752                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050752                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050752                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050752                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61453.489841                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61453.489841                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61453.489841                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61453.489841                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86476                       # number of writebacks
system.cpu.icache.writebacks::total             86476                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87067                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87067                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87067                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87067                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5263505000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5263505000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5263505000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5263505000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050752                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050752                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050752                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050752                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60453.501327                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60453.501327                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60453.501327                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60453.501327                       # average overall mshr miss latency
system.cpu.icache.replacements                  86476                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1628488                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1628488                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87067                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87067                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5350571000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5350571000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1715555                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1715555                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050752                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050752                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61453.489841                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61453.489841                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87067                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87067                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5263505000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5263505000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050752                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050752                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60453.501327                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60453.501327                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.802049                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1651574                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86554                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.081429                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.802049                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995707                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995707                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3518176                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3518176                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1313212                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1313212                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1313212                       # number of overall hits
system.cpu.dcache.overall_hits::total         1313212                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105714                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105714                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105714                       # number of overall misses
system.cpu.dcache.overall_misses::total        105714                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6778426000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6778426000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6778426000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6778426000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1418926                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1418926                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1418926                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1418926                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074503                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074503                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074503                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074503                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64120.419244                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64120.419244                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64120.419244                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64120.419244                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34661                       # number of writebacks
system.cpu.dcache.writebacks::total             34661                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36703                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36703                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36703                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36703                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69011                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69011                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69011                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69011                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4398431000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4398431000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4398431000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4398431000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21604500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048636                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048636                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048636                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048636                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63735.216125                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63735.216125                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63735.216125                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63735.216125                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104369.565217                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68860                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       782014                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          782014                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49233                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49233                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3304310000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3304310000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       831247                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       831247                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059228                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059228                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67115.755692                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67115.755692                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9231                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9231                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40002                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40002                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2678837000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2678837000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21604500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048123                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048123                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66967.576621                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66967.576621                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200041.666667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531198                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531198                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56481                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56481                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3474116000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3474116000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587679                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587679                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096109                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096109                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61509.463359                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61509.463359                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27472                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27472                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29009                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29009                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1719594000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1719594000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59277.948223                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59277.948223                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10292                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10292                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          891                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          891                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63806500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63806500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079675                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079675                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71612.233446                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71612.233446                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          891                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          891                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62915500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62915500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079675                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079675                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70612.233446                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70612.233446                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11116                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11116                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541820437500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.461885                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1380112                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68860                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.042289                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.461885                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978967                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978967                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          728                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2952334                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2952334                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2625192717500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 285105                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745092                       # Number of bytes of host memory used
host_op_rate                                   285105                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   206.90                       # Real time elapsed on the host
host_tick_rate                              392038417                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58987073                       # Number of instructions simulated
sim_ops                                      58987073                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.081111                       # Number of seconds simulated
sim_ticks                                 81111177000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             65.585058                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5622224                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8572416                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1138                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            492751                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           7835436                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             192586                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          631713                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           439127                       # Number of indirect misses.
system.cpu.branchPred.lookups                10018317                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  392093                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        39491                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    54048259                       # Number of instructions committed
system.cpu.committedOps                      54048259                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.999373                       # CPI: cycles per instruction
system.cpu.discardedOps                        898931                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 15052976                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     15579817                       # DTB hits
system.cpu.dtb.data_misses                       1544                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 10585101                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     10900727                       # DTB read hits
system.cpu.dtb.read_misses                       1294                       # DTB read misses
system.cpu.dtb.write_accesses                 4467875                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                     4679090                       # DTB write hits
system.cpu.dtb.write_misses                       250                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              123500                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           37937800                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          11304301                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4869430                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        89458257                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.333403                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                17867150                       # ITB accesses
system.cpu.itb.fetch_acv                          132                       # ITB acv
system.cpu.itb.fetch_hits                    17866031                       # ITB hits
system.cpu.itb.fetch_misses                      1119                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   131      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4945      9.70%      9.97% # number of callpals executed
system.cpu.kern.callpal::rdps                     298      0.58%     10.55% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     10.56% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     10.56% # number of callpals executed
system.cpu.kern.callpal::rti                      392      0.77%     11.33% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.22%     11.55% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     11.55% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     88.44%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  50994                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      52638                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1917     35.13%     35.13% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      37      0.68%     35.81% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      83      1.52%     37.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3420     62.67%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5457                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1915     48.48%     48.48% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       37      0.94%     49.42% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       83      2.10%     51.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1915     48.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3950                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              78413451500     96.67%     96.67% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                61388000      0.08%     96.75% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                91540000      0.11%     96.86% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2547633500      3.14%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          81114013000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998957                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.559942                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.723841                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 349                      
system.cpu.kern.mode_good::user                   349                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               523                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 349                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.667304                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.800459                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6487351500      8.00%      8.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          74626661500     92.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      131                       # number of times the context was actually changed
system.cpu.numCycles                        162110899                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              897363      1.66%      1.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37602313     69.57%     71.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28369      0.05%     71.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 65990      0.12%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 57311      0.11%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::MemRead               10605708     19.62%     91.14% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4549468      8.42%     99.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             53844      0.10%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           103092      0.19%     99.84% # Class of committed instruction
system.cpu.op_class_0::IprAccess                84791      0.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 54048259                       # Class of committed instruction
system.cpu.quiesceCycles                       111455                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        72652642                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          119                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1301901                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2603701                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        15594                       # number of demand (read+write) misses
system.iocache.demand_misses::total             15594                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        15594                       # number of overall misses
system.iocache.overall_misses::total            15594                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1843638382                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1843638382                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1843638382                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1843638382                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        15594                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           15594                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        15594                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          15594                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118227.419649                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118227.419649                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118227.419649                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118227.419649                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           275                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    6                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    45.833333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        15594                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        15594                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        15594                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        15594                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1063091806                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1063091806                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1063091806                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1063091806                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68173.131076                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68173.131076                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68173.131076                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68173.131076                       # average overall mshr miss latency
system.iocache.replacements                     15594                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4854475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4854475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115582.738095                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115582.738095                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2754475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2754475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65582.738095                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65582.738095                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1838783907                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1838783907                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118234.561921                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118234.561921                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1060337331                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1060337331                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68180.126736                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68180.126736                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  15594                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 761                       # Transaction distribution
system.membus.trans_dist::ReadResp            1274979                       # Transaction distribution
system.membus.trans_dist::WriteReq                735                       # Transaction distribution
system.membus.trans_dist::WriteResp               735                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31400                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1255267                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15131                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12062                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12062                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1255268                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18950                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           33                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      3765803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      3765803                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        92887                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        95879                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3892870                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    160674240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    160674240                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3027                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      2996352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      2999379                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               164668947                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               75                       # Total snoops (count)
system.membus.snoopTraffic                       2688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1303338                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000114                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010692                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1303189     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     149      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1303338                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2581500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          7886914193                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy             269973                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          168853250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6415346000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       80337152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1982080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           82319232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     80337152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      80337152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2009600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2009600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         1255268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           30970                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1286238                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31400                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31400                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         990457234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          24436583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1014893817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    990457234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        990457234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       24775870                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             24775870                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       24775870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        990457234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         24436583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1039669687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    979206.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    469785.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     30349.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000088602750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        56186                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        56186                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2222652                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             926476                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1286238                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1286626                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1286238                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1286626                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 786104                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                307420                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            139094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            158297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             40191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             65013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7568                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            277871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             44985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            391704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             49170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            143636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7440                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4889                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6098122000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2500670000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15475634500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12192.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30942.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        61                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   397060                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  876490                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1286238                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1286626                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  491022                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  51915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  59864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  56823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  57447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  56374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  68649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  55897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  56026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  56438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  56231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  56183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  56194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  56308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  56234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  56321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  56299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    183                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       205788                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    460.073318                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   321.215841                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   333.744734                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32082     15.59%     15.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        37568     18.26%     33.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        25801     12.54%     46.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22202     10.79%     57.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20988     10.20%     67.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18616      9.05%     76.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11493      5.58%     82.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5613      2.73%     84.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        31425     15.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       205788                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56186                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       8.901399                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.253997                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          50610     90.08%     90.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5410      9.63%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           112      0.20%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            30      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            11      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56186                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56186                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.427971                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.358798                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.580297                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            27655     49.22%     49.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1547      2.75%     51.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10115     18.00%     69.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10348     18.42%     88.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5941     10.57%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              282      0.50%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              111      0.20%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               65      0.12%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               57      0.10%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               25      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               22      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                8      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56186                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               32008576                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                50310656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                62669312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                82319232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             82344064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       394.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       772.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1014.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1015.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   81111177000                       # Total gap between requests
system.mem_ctrls.avgGap                      31525.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     30066240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1942336                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     62669312                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 370679370.119360983372                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 23946588.766675151885                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 772634725.791243195534                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      1255268                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        30970                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1286626                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  14450700000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1024934500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1976764652000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     11512.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33094.43                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1536394.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            245094780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            130251990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           396484200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          278492220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6402704880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6607854960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25582823040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39643706070                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        488.757623                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  66446333000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2708420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11958092000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1224360060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            650747625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3174643920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4833057060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6402704880.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      36280739970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        595102560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        53161356075                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        655.413447                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1249729750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2708420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  77154622750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  803                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 803                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16287                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16287                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2992                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34180                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3027                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998691                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               362000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                45500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15636000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2257000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            81214382                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1167000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              914000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               93000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     83312280000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17154876                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17154876                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17154876                       # number of overall hits
system.cpu.icache.overall_hits::total        17154876                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1255268                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1255268                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1255268                       # number of overall misses
system.cpu.icache.overall_misses::total       1255268                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  48818431000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  48818431000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  48818431000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  48818431000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     18410144                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18410144                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     18410144                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18410144                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.068183                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.068183                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.068183                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.068183                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 38890.843230                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38890.843230                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 38890.843230                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38890.843230                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1255267                       # number of writebacks
system.cpu.icache.writebacks::total           1255267                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1255268                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1255268                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1255268                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1255268                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  47563163000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  47563163000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  47563163000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  47563163000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.068183                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.068183                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.068183                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.068183                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 37890.843230                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37890.843230                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 37890.843230                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37890.843230                       # average overall mshr miss latency
system.cpu.icache.replacements                1255267                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17154876                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17154876                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1255268                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1255268                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  48818431000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  48818431000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     18410144                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18410144                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.068183                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.068183                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 38890.843230                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38890.843230                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1255268                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1255268                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  47563163000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  47563163000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.068183                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.068183                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 37890.843230                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37890.843230                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999864                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            18419766                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1255267                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.673983                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999864                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          283                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          38075556                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         38075556                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     15442648                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15442648                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15442648                       # number of overall hits
system.cpu.dcache.overall_hits::total        15442648                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        41779                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          41779                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        41779                       # number of overall misses
system.cpu.dcache.overall_misses::total         41779                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2706445500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2706445500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2706445500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2706445500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15484427                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15484427                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15484427                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15484427                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002698                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002698                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002698                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002698                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64780.044999                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64780.044999                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64780.044999                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64780.044999                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        15848                       # number of writebacks
system.cpu.dcache.writebacks::total             15848                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11186                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11186                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11186                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11186                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30593                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30593                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30593                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30593                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1496                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1496                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1973843000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1973843000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1973843000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1973843000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    149789000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    149789000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001976                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001976                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001976                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001976                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64519.432550                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64519.432550                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64519.432550                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64519.432550                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 100126.336898                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 100126.336898                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  30937                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10827886                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10827886                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20276                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20276                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1397193500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1397193500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10848162                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10848162                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001869                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001869                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68908.734464                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68908.734464                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1754                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1754                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18522                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18522                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1260735000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1260735000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    149789000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    149789000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001707                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001707                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68066.893424                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68066.893424                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196831.800263                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196831.800263                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4614762                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4614762                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21503                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21503                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1309252000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1309252000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4636265                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4636265                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004638                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004638                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60886.946008                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60886.946008                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9432                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9432                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12071                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12071                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          735                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          735                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    713108000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    713108000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002604                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002604                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59076.132880                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59076.132880                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        13874                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13874                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          389                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          389                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     29807500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     29807500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        14263                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14263                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.027273                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027273                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76625.964010                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76625.964010                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          387                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          387                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     29325000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     29325000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.027133                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.027133                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75775.193798                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75775.193798                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        14106                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14106                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        14106                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14106                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  83372280000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.938703                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15483620                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             30970                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            499.955441                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.938703                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          969                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31056562                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31056562                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2956376317500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 248754                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745092                       # Number of bytes of host memory used
host_op_rate                                   248754                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1567.48                       # Real time elapsed on the host
host_tick_rate                              211284547                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   389916506                       # Number of instructions simulated
sim_ops                                     389916506                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.331184                       # Number of seconds simulated
sim_ticks                                331183600000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             18.433075                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                16383820                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             88882729                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            2765801                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           5406800                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          82576480                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            8626608                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        55380982                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         46754374                       # Number of indirect misses.
system.cpu.branchPred.lookups               101690627                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 7230152                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      1241712                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   330929433                       # Number of instructions committed
system.cpu.committedOps                     330929433                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.001536                       # CPI: cycles per instruction
system.cpu.discardedOps                      29971817                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 33549158                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    109576754                       # DTB hits
system.cpu.dtb.data_misses                     154429                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 24092277                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     66075487                       # DTB read hits
system.cpu.dtb.read_misses                     154418                       # DTB read misses
system.cpu.dtb.write_accesses                 9456881                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    43501267                       # DTB write hits
system.cpu.dtb.write_misses                        11                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            53765291                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          277640904                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          78534100                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         65525082                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        45748001                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.499616                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               116686820                       # ITB accesses
system.cpu.itb.fetch_acv                       737439                       # ITB acv
system.cpu.itb.fetch_hits                   116686763                       # ITB hits
system.cpu.itb.fetch_misses                        57                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                     8      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                931426     32.48%     32.49% # number of callpals executed
system.cpu.kern.callpal::rdps                     682      0.02%     32.51% # number of callpals executed
system.cpu.kern.callpal::rti                   926395     32.31%     64.82% # number of callpals executed
system.cpu.kern.callpal::callsys               926050     32.30%     97.12% # number of callpals executed
system.cpu.kern.callpal::rdunique               82698      2.88%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                2867259                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    2867690                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                   927435     49.91%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     339      0.02%     49.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  930386     50.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              1858160                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                    927435     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      339      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                   927435     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               1855209                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             267716249500     80.84%     80.84% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               216237500      0.07%     80.90% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             63251282000     19.10%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         331183769000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996828                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998412                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel              926289                      
system.cpu.kern.mode_good::user                926289                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel            926403                       # number of protection mode switches
system.cpu.kern.mode_switch::user              926289                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.999877                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999938                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       153084742500     46.22%     46.22% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         178099026500     53.78%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                        8                       # number of times the context was actually changed
system.cpu.numCycles                        662367200                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            14924944      4.51%      4.51% # Class of committed instruction
system.cpu.op_class_0::IntAlu               145120678     43.85%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3112      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              27869061      8.42%     56.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               3570165      1.08%     57.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               3982893      1.20%     59.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult             10707076      3.24%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                728972      0.22%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               156165      0.05%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::MemRead               45768376     13.83%     76.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite              37265931     11.26%     87.66% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          16889291      5.10%     92.76% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          6235974      1.88%     94.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess             17706795      5.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                330929433                       # Class of committed instruction
system.cpu.tickCycles                       616619199                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       601220                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1202442                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             586672                       # Transaction distribution
system.membus.trans_dist::WriteReq                339                       # Transaction distribution
system.membus.trans_dist::WriteResp               339                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16458                       # Transaction distribution
system.membus.trans_dist::WritebackClean       493461                       # Transaction distribution
system.membus.trans_dist::CleanEvict            91302                       # Transaction distribution
system.membus.trans_dist::ReadExReq             14549                       # Transaction distribution
system.membus.trans_dist::ReadExResp            14549                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         493461                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         93211                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1480383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1480383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       323280                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       323958                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1804341                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     63163008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     63163008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      7949952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      7952664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                71115672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            601560                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001823                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  601558    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              601560                       # Request fanout histogram
system.membus.reqLayer0.occupancy              847500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3360431000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          582578500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2475987750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       31581504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        6896640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           38478144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     31581504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      31581504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1053312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1053312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          493461                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          107760                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              601221                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        16458                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16458                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          95359505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          20824220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             116183724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     95359505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         95359505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3180447                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3180447                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3180447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         95359505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         20824220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            119364171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     46613.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     23369.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    103779.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001963172500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2796                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2796                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              845466                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              43856                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      601221                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     509918                       # Number of write requests accepted
system.mem_ctrls.readBursts                    601221                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   509918                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 474073                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                463305                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             17393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1704                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1431                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2045185750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  635740000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4429210750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16085.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34835.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    37741                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   32845                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 29.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                601221                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               509918                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   99361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   27733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       103184                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    107.785393                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.691498                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   102.287623                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        76900     74.53%     74.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16007     15.51%     90.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7083      6.86%     96.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1726      1.67%     98.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          720      0.70%     99.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          315      0.31%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          150      0.15%     99.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          101      0.10%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          182      0.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       103184                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2796                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      45.472461                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.388536                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.241423                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              15      0.54%      0.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            780     27.90%     28.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           840     30.04%     58.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           111      3.97%     62.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            71      2.54%     64.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            89      3.18%     68.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            84      3.00%     71.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            68      2.43%     73.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           102      3.65%     77.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            89      3.18%     80.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            77      2.75%     83.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            68      2.43%     85.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           37      1.32%     86.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           42      1.50%     88.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           30      1.07%     89.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           44      1.57%     91.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           56      2.00%     93.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           23      0.82%     93.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151           20      0.72%     94.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159           32      1.14%     95.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167           24      0.86%     96.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175           23      0.82%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-183           20      0.72%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            8      0.29%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            8      0.29%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            8      0.29%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-215           10      0.36%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            9      0.32%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-231            7      0.25%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::232-239            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2796                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.671316                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.638030                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.082457                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1941     69.42%     69.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               61      2.18%     71.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              634     22.68%     94.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               99      3.54%     97.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               57      2.04%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2796                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                8137472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                30340672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2983232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                38478144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             32634752                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        24.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    116.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     98.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  331182345000                       # Total gap between requests
system.mem_ctrls.avgGap                     298056.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1495616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      6641856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2983232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 4515972.409261810593                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 20054906.100422844291                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9007789.033031828701                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       493461                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       107760                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       509918                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    795615250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   3633595500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8239959944500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1612.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33719.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16159382.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    40.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            463735860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            246500430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           519042300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          156500820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     26143097760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      50422397220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      84713536320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       162664810710                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        491.162034                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 219681322250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  11058840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 100443437750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            272933640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145082850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           388794420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           86819040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     26143097760.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      36167715810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      96717478560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       159921922080                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        482.879956                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 251077811250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  11058840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  69046948750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 339                       # Transaction distribution
system.iobus.trans_dist::WriteResp                339                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          678                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          678                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     678                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2712                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2712                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     2712                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               847500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              339000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    331183600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    148478553                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        148478553                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    148478553                       # number of overall hits
system.cpu.icache.overall_hits::total       148478553                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       493460                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         493460                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       493460                       # number of overall misses
system.cpu.icache.overall_misses::total        493460                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  12047545500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  12047545500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  12047545500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  12047545500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    148972013                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    148972013                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    148972013                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    148972013                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003312                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003312                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003312                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003312                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24414.431768                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24414.431768                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24414.431768                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24414.431768                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       493461                       # number of writebacks
system.cpu.icache.writebacks::total            493461                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       493460                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       493460                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       493460                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       493460                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  11554084500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  11554084500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  11554084500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  11554084500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003312                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003312                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003312                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003312                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23414.429741                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23414.429741                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23414.429741                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23414.429741                       # average overall mshr miss latency
system.cpu.icache.replacements                 493461                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    148478553                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       148478553                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       493460                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        493460                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  12047545500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  12047545500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    148972013                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    148972013                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003312                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003312                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24414.431768                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24414.431768                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       493460                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       493460                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  11554084500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  11554084500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003312                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003312                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23414.429741                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23414.429741                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           148991193                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            493973                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            301.618090                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          451                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         298437487                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        298437487                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    107374661                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        107374661                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    107374661                       # number of overall hits
system.cpu.dcache.overall_hits::total       107374661                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       111581                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         111581                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       111581                       # number of overall misses
system.cpu.dcache.overall_misses::total        111581                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7260631500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7260631500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7260631500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7260631500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    107486242                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    107486242                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    107486242                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    107486242                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001038                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001038                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001038                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001038                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65070.500354                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65070.500354                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65070.500354                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65070.500354                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        16458                       # number of writebacks
system.cpu.dcache.writebacks::total             16458                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4033                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4033                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4033                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4033                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       107548                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       107548                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       107548                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       107548                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          339                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          339                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7025860500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7025860500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7025860500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7025860500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001001                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001001                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001001                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001001                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65327.672295                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65327.672295                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65327.672295                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65327.672295                       # average overall mshr miss latency
system.cpu.dcache.replacements                 107760                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     64820906                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        64820906                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        93048                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         93048                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6313063500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6313063500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     64913954                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     64913954                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001433                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001433                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67847.385221                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67847.385221                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           49                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        92999                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        92999                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6216104500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6216104500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001433                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001433                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66840.552049                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66840.552049                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     42553755                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       42553755                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        18533                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        18533                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    947568000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    947568000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     42572288                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     42572288                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000435                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000435                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51128.689365                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51128.689365                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         3984                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3984                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        14549                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14549                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          339                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          339                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    809756000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    809756000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55657.158568                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55657.158568                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1976                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1976                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          212                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          212                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     16689000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     16689000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.096892                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.096892                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 78721.698113                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78721.698113                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          212                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          212                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     16477000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     16477000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.096892                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.096892                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77721.698113                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77721.698113                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2188                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2188                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2188                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2188                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 331183600000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           107528037                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            108784                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            988.454525                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          168                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          661                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          178                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         215088996                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        215088996                       # Number of data accesses

---------- End Simulation Statistics   ----------
