------------------------------------------------------------------------------
README
------------------------------------------------------------------------------

This program exercises the UART0 & UART3 peripherals on Jellybean's LPC43xx.

   Jellybean (connector)
    P14 LPC_ISP (UART0)
 |------|
 | Pin6 | => Reset
 |------|
 | Pin5 | => U0_TXD
 |------|
 | Pin4 | => U0_RXD
 |------|
 | Pin3 | => NA
 |------|
 | Pin2 | => ISP
||------|
|| Pin1 | => GND
||------|
|-------|

UART0_TX: Jellybean P14 Pin5 (U0_TXD)
UART0_RX: Jellybean P14 Pin4 (U0_RXD)
GND: Jellybean P14 Pin1

   Jellybean (connector)
    P3 LPC_MISC
 |---------------------------------------------------------------------|
 | Pin23 Pin21 Pin19 Pin17 Pin15 Pin13 Pin11 Pin9  Pin7 Pin5 Pin3 Pin1 |
||------|                                                              |
|| Pin24|Pin22 Pin20 Pin18 Pin16 Pin14 Pin12 Pin10 Pin8 Pin6 Pin4 Pin2 |
||------|--------------------------------------------------------------|
|-------|

UART3_TX: Jellybean P3 Pin13 (U3_TXD)
UART3_RX: Jellybean P3 Pin11 (U3_RXD)
GND: Jellybean P3 Pin24/22/20/18/16/14/12/10/8/6/4 or 2

For Test Purpose:
* UART0_TX shall be connected to UART0_RX.
* UART3_TX shall be connected to UART3_RX.
In case of UART0 TX or RX error LED2 is ON (or if UART0_TX is not connected to UART0_RX).
In case of UART3 TX or RX error LED3 is ON (or if UART3_TX is not connected to UART3_RX).

When all is OK only VCCLED and LED1 shall be ON.

PCLK clock source is PLL1 288MHz (from IRC 96MHz boot from SPIFI)
Table 835. USART Fractional Divider Register:
UARTbaudrate = PCLK / ( 16* (((256*DLM)+ DLL)*(1+(DivAddVal/MulVal))) )
with PCLK=PLL1=288MHz => 288000000/(16*125*(1+(1/4))) = 115200 bauds
