# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
# Date created = 08:06:22  May 06, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		peaje_eletronico_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone III"
set_global_assignment -name DEVICE EP3C16F484C6
set_global_assignment -name TOP_LEVEL_ENTITY peaje_eletronico
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "08:06:22  MAY 06, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name VHDL_FILE ../BCD7seg/BCD7seg.vhd
set_global_assignment -name VHDL_FILE ../conversor/conversor.vhd
set_global_assignment -name VHDL_FILE "../contador de tiempo/Contador_tiempo.vhd"
set_global_assignment -name VHDL_FILE ../PWM/PWM.vhd
set_global_assignment -name VHDL_FILE ../bcd/bcd_o/bcd_o.vhd
set_global_assignment -name VHDL_FILE ../Divisor_frecuencia/Divisor_frecuencia/Divisor_frecuencia.vhd
set_global_assignment -name VHDL_FILE ../bcd/bcd_g/bcd_g.vhd
set_global_assignment -name VHDL_FILE ../bcd/bcd_a/bcd_a.vhd
set_global_assignment -name VHDL_FILE ../bcd/bcd.vhd
set_global_assignment -name VHDL_FILE ../funcion_rom/my_package.vhd
set_global_assignment -name VHDL_FILE ../funcion/my_package.vhd
set_global_assignment -name VHDL_FILE ../peaje_eletronico/bcd/bcd_g/bcd_g.vhd
set_global_assignment -name VHDL_FILE ../peaje_eletronico/bcd/bcd_a/bcd_a.vhd
set_global_assignment -name VHDL_FILE ../peaje_eletronico/bcd/bcd.vhd
set_global_assignment -name VHDL_FILE ../peaje_eletronico/rom/rom_5x5.vhd
set_global_assignment -name VHDL_FILE ../peaje_eletronico/mux/MUX.vhd
set_global_assignment -name VHDL_FILE ../peaje_eletronico/bcd_maquina_state/counter.vhd
set_global_assignment -name VHDL_FILE ../peaje_eletronico/funcion_rom/my_package.vhd
set_global_assignment -name VHDL_FILE ../peaje_eletronico/funcion/my_package.vhd
set_global_assignment -name VHDL_FILE ../peaje_eletronico/Divisor_frecuencia/Divisor_frecuencia/Divisor_frecuencia.vhd
set_global_assignment -name VHDL_FILE peaje_eletronico.vhd
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform_TB.vwf
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lab3a_s1 -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lab3a_s1 -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -entity Lab3a_s1 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_Default -section_id Top
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_Default -section_id Top
set_global_assignment -name PARTITION_COLOR 14622752 -entity DE0_Default -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -entity DE0_Default -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE0_Default -section_id "Root Region"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity Lab3b -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity Lab3b -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -entity Lab3b -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity Lab3b -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity Lab3a_s1 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top