#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Jul 10 20:11:54 2025
# Process ID: 14864
# Current directory: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2808 C:\Users\elias\dev\ba\firmware\fpga\tmp\freq\freq.xpr
# Log file: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/vivado.log
# Journal file: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/elias/dev/ba/firmware/fpga/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_1
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_2
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_125M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlc_reset
Adding component instance block -- pavel-demin:user:axis_red_pitaya_adc:1.0 - axis_red_pitaya_adc_0
Adding component instance block -- xilinx.com:module_ref:signal_split:1.0 - signal_split_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:module_ref:pow2:1.0 - pow2_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:module_ref:frequency_counter:1.0 - frequency_counter_0
Adding component instance block -- xilinx.com:module_ref:freq_mapper:1.0 - freq_mapper_0
Adding component instance block -- pavel-demin:user:axis_red_pitaya_dac:1.0 - axis_red_pitaya_dac_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:signal_merge:1.0 - signal_merge_0
Adding component instance block -- xilinx.com:module_ref:signal_gain:1.0 - signal_gain_0
INFO: [BD 41-1728] Could not find a module with name: system_signal_gain_0_0 
Adding component instance block -- xilinx.com:module_ref:signal_clipper:1.0 - signal_clipper_0
INFO: [BD 41-1728] Could not find a module with name: system_signal_clipper_0_0 
Adding component instance block -- xilinx.com:module_ref:redpitaya_mem_interface:1.0 - redpitaya_mem_interf_0
INFO: [BD 41-1728] Could not find a module with name: system_redpitaya_mem_interf_0_0 
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_xlconstant_1_0 
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_xlconstant_1_1 
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_xlslice_0_2 
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_xlslice_0_3 
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlc_reset1
INFO: [BD 41-434] Could not find an IP with XCI file by name: system_xlc_reset_0 
Successfully read diagram <system> from BD file <C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd>
INFO: [BD 41-433] 
Design successfully migrated to use XCI files...
Wrote  : <C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
open_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1013.074 ; gain = 0.000
update_compile_order -fileset sources_1
