T_1 F_1 ( T_2 V_1 , T_3 V_2 )\r\n{\r\nreturn F_2 ( V_3 + V_1 + V_2 ) ;\r\n}\r\nvoid F_3 ( T_1 V_4 , T_2 V_1 , T_3 V_2 )\r\n{\r\nF_4 ( V_4 , V_3 + V_1 + V_2 ) ;\r\n}\r\nT_1 F_5 ( T_1 V_5 , T_1 V_6 , T_2 V_1 , T_2 V_2 )\r\n{\r\nT_1 V_7 ;\r\nV_7 = F_1 ( V_1 , V_2 ) ;\r\nV_7 &= ~ V_5 ;\r\nV_7 |= V_6 ;\r\nF_3 ( V_7 , V_1 , V_2 ) ;\r\nreturn V_7 ;\r\n}\r\nT_1 F_6 ( T_2 V_8 , T_2 V_2 , T_1 V_5 )\r\n{\r\nT_1 V_7 ;\r\nV_7 = F_1 ( V_8 , V_2 ) ;\r\nV_7 &= V_5 ;\r\nV_7 >>= F_7 ( V_5 ) ;\r\nreturn V_7 ;\r\n}\r\nT_1 F_8 ( T_1 V_6 , T_2 V_1 , T_2 V_2 )\r\n{\r\nreturn F_5 ( V_6 , V_6 , V_1 , V_2 ) ;\r\n}\r\nT_1 F_9 ( T_1 V_6 , T_2 V_1 , T_2 V_2 )\r\n{\r\nreturn F_5 ( V_6 , 0x0 , V_1 , V_2 ) ;\r\n}\r\nint F_10 ( T_2 V_9 , T_4 V_10 )\r\n{\r\nif ( ! ( F_11 () || F_12 () ) )\r\nreturn - V_11 ;\r\nreturn F_6 ( V_9 , V_12 ,\r\n( 1 << V_10 ) ) ;\r\n}\r\nint F_13 ( T_2 V_9 , T_4 V_10 )\r\n{\r\nT_1 V_5 ;\r\nif ( ! ( F_11 () || F_12 () ) )\r\nreturn - V_11 ;\r\nV_5 = 1 << V_10 ;\r\nF_5 ( V_5 , V_5 , V_9 , V_12 ) ;\r\nreturn 0 ;\r\n}\r\nint F_14 ( T_2 V_9 , T_4 V_13 , T_4 V_14 )\r\n{\r\nT_1 V_15 , V_16 ;\r\nint V_17 ;\r\nif ( ! ( F_11 () || F_12 () ) )\r\nreturn - V_11 ;\r\nV_15 = 1 << V_13 ;\r\nV_16 = 1 << V_14 ;\r\nif ( F_6 ( V_9 , V_12 , V_15 ) == 0 )\r\nreturn - V_18 ;\r\nF_5 ( 0xffffffff , V_16 , V_9 , V_19 ) ;\r\nF_5 ( V_15 , 0 , V_9 , V_12 ) ;\r\nF_15 ( F_6 ( V_9 , V_19 ,\r\nV_16 ) ,\r\nV_20 , V_17 ) ;\r\nreturn ( V_17 == V_20 ) ? - V_21 : 0 ;\r\n}\r\nT_1 F_16 ( T_4 V_22 )\r\n{\r\nstruct V_23 * V_24 = & V_23 [ V_22 ] ;\r\nT_1 V_25 ;\r\nV_25 = F_1 ( V_26 ,\r\nV_27 ) ;\r\nreturn V_25 & V_24 -> V_28 ;\r\n}\r\nvoid F_17 ( T_4 V_22 )\r\n{\r\nstruct V_23 * V_24 = & V_23 [ V_22 ] ;\r\nF_3 ( V_24 -> V_28 ,\r\nV_26 , V_27 ) ;\r\n}\r\nT_1 F_18 ( T_4 V_29 )\r\n{\r\nreturn F_1 ( V_30 , V_29 ) ;\r\n}\r\nvoid F_19 ( T_1 V_4 , T_4 V_29 )\r\n{\r\nF_3 ( V_4 , V_30 , V_29 ) ;\r\n}\r\nT_1 F_20 ( T_1 V_5 , T_1 V_6 , T_4 V_29 )\r\n{\r\nreturn F_5 ( V_5 , V_6 , V_30 , V_29 ) ;\r\n}\r\nvoid F_21 ( unsigned long * V_31 )\r\n{\r\nT_1 V_5 , V_16 ;\r\nV_5 = F_1 ( V_26 , V_32 ) ;\r\nV_16 = F_1 ( V_26 , V_27 ) ;\r\nV_31 [ 0 ] = V_5 & V_16 ;\r\n}\r\nvoid F_22 ( void )\r\n{\r\nF_1 ( V_26 , V_33 ) ;\r\n}\r\nvoid F_23 ( T_1 * V_34 )\r\n{\r\nV_34 [ 0 ] = F_1 ( V_26 ,\r\nV_32 ) ;\r\nF_3 ( 0 , V_26 , V_32 ) ;\r\nF_1 ( V_26 , V_33 ) ;\r\n}\r\nvoid F_24 ( T_1 * V_34 )\r\n{\r\nF_3 ( V_34 [ 0 ] , V_26 ,\r\nV_32 ) ;\r\n}\r\nstatic int T_5 F_25 ( void )\r\n{\r\nif ( F_12 () )\r\nreturn F_26 ( & V_35 ) ;\r\nreturn 0 ;\r\n}
