# Reading H:/Programs/Quartus/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# OpenFile H:/University/term7/FPGA/CA/2/Codes/edge_detection/simulation/edge_detector.mpf 
# Loading project edge_detector
# Compile of Rgb2Gray_Datapath.v was successful.
# Compile of Rgb2Gray_Controller.v was successful.
# Compile of Rgb2Gray.v was successful.
# Compile of Rgb2Gray_tb.v was successful.
# Compile of EdgeDetector_Datapath.v was successful.
# Compile of EdgeDetector_Controller.v was successful.
# Compile of EdgeDetector.v was successful.
# Compile of EdgeDetector_MemImgAdrGen.v was successful.
# Compile of EdgeDetector_Kernel.v was successful.
# Compile of Register.v was successful.
# Compile of CounterDualPort.v was successful.
# Compile of Mux2.v was successful.
# Compile of Mac.v was successful.
# Compile of Memory.v was successful.
# Compile of Abs.v was successful.
# Compile of CounterDualPort_tb.v was successful.
# Compile of Rgb2Gray.v was successful.
# Compile of Rgb2Gray_tb.v was successful.
# Compile of EdgeDetector_tb.v was successful.
# 19 compiles, 0 failed with no errors. 
vsim -gui work.EdgeDetector_tb
# vsim -gui work.EdgeDetector_tb 
# Loading work.EdgeDetector_tb
# Loading work.EdgeDetector
# Loading work.EdgeDetector_Datapath
# Loading work.CounterDualPort
# Loading work.Mux2
# Loading work.EdgeDetector_MemImgAdrGen
# Loading work.Memory
# Loading work.EdgeDetector_Kernel
# Loading work.Mac
# Loading work.Abs
# Loading work.EdgeDetector_Controller
# ** Warning: (vsim-8602) Replication multiplier (0) should be greater than zero.  Using 1.
# 
# ** Warning: (vsim-8602) Replication multiplier (0) should be greater than zero.  Using 1.
# 
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(146): [PCDPC] - Port size (3 or 3) does not match connection size (2) for port 'X_i'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_MemImgAdrGen.v(5).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MemGxyAdrGen
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(146): [PCDPC] - Port size (3 or 3) does not match connection size (2) for port 'Y_i'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_MemImgAdrGen.v(6).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MemGxyAdrGen
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(146): [PCDPC] - Port size (6 or 6) does not match connection size (2) for port 'MemImgAdr_o'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_MemImgAdrGen.v(7).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MemGxyAdrGen
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(154): [PCDPC] - Port size (8 or 8) does not match connection size (3) for port 'Mult2_i'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Mac.v(6).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGx
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(154): [PCDPC] - Port size (17 or 17) does not match connection size (15) for port 'Result_o'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Mac.v(8).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGx
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(162): [PCDPC] - Port size (8 or 8) does not match connection size (3) for port 'Mult2_i'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Mac.v(6).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGy
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(162): [PCDPC] - Port size (17 or 17) does not match connection size (15) for port 'Result_o'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Mac.v(8).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGy
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(171): [PCDPC] - Port size (2 or 2) does not match connection size (4) for port 'Adr_i'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Memory.v(7).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MemGx
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(171): [PCDPC] - Port size (8 or 8) does not match connection size (15) for port 'DataWr_i'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Memory.v(8).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MemGx
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(171): [PCDPC] - Port size (8 or 8) does not match connection size (15) for port 'DataRd_o'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Memory.v(9).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MemGx
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(180): [PCDPC] - Port size (2 or 2) does not match connection size (4) for port 'Adr_i'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Memory.v(7).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MemGy
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(180): [PCDPC] - Port size (8 or 8) does not match connection size (15) for port 'DataWr_i'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Memory.v(8).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MemGy
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(180): [PCDPC] - Port size (8 or 8) does not match connection size (15) for port 'DataRd_o'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Memory.v(9).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MemGy
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(186): [PCDPC] - Port size (8 or 8) does not match connection size (15) for port 'DataIn_i'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Abs.v(2).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/AbsMemGx
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(192): [PCDPC] - Port size (8 or 8) does not match connection size (15) for port 'DataIn_i'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Abs.v(2).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/AbsMemGy
# Compile of Rgb2Gray_Datapath.v was successful.
# Compile of Rgb2Gray_Controller.v was successful.
# Compile of Rgb2Gray.v was successful.
# Compile of Rgb2Gray_tb.v was successful.
# Compile of EdgeDetector_Datapath.v was successful.
# Compile of EdgeDetector_Controller.v was successful.
# Compile of EdgeDetector.v was successful.
# Compile of EdgeDetector_MemImgAdrGen.v was successful.
# Compile of EdgeDetector_Kernel.v was successful.
# Compile of Register.v was successful.
# Compile of CounterDualPort.v was successful.
# Compile of Mux2.v was successful.
# Compile of Mac.v was successful.
# Compile of Memory.v was successful.
# Compile of Abs.v was successful.
# Compile of CounterDualPort_tb.v was successful.
# Compile of Rgb2Gray.v was successful.
# Compile of Rgb2Gray_tb.v was successful.
# Compile of EdgeDetector_tb.v was successful.
# 19 compiles, 0 failed with no errors. 
restart
# Loading work.EdgeDetector_tb
# Loading work.EdgeDetector
# Loading work.EdgeDetector_Datapath
# Loading work.CounterDualPort
# Loading work.Mux2
# Loading work.EdgeDetector_MemImgAdrGen
# Loading work.Memory
# Loading work.EdgeDetector_Kernel
# Loading work.Mac
# Loading work.Abs
# Loading work.EdgeDetector_Controller
# ** Warning: (vsim-8602) Replication multiplier (0) should be greater than zero.  Using 1.
# 
# ** Warning: (vsim-8602) Replication multiplier (0) should be greater than zero.  Using 1.
# 
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(146): [PCDPC] - Port size (4 or 4) does not match connection size (2) for port 'MemImgAdr_o'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_MemImgAdrGen.v(7).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MemGxyAdrGen
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(154): [PCDPC] - Port size (8 or 8) does not match connection size (3) for port 'Mult2_i'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Mac.v(6).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGx
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(154): [PCDPC] - Port size (17 or 17) does not match connection size (15) for port 'Result_o'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Mac.v(8).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGx
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(162): [PCDPC] - Port size (8 or 8) does not match connection size (3) for port 'Mult2_i'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Mac.v(6).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGy
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(162): [PCDPC] - Port size (17 or 17) does not match connection size (15) for port 'Result_o'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Mac.v(8).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGy
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(171): [PCDPC] - Port size (2 or 2) does not match connection size (4) for port 'Adr_i'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Memory.v(7).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MemGx
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(171): [PCDPC] - Port size (8 or 8) does not match connection size (15) for port 'DataWr_i'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Memory.v(8).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MemGx
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(171): [PCDPC] - Port size (8 or 8) does not match connection size (15) for port 'DataRd_o'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Memory.v(9).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MemGx
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(180): [PCDPC] - Port size (2 or 2) does not match connection size (4) for port 'Adr_i'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Memory.v(7).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MemGy
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(180): [PCDPC] - Port size (8 or 8) does not match connection size (15) for port 'DataWr_i'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Memory.v(8).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MemGy
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(180): [PCDPC] - Port size (8 or 8) does not match connection size (15) for port 'DataRd_o'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Memory.v(9).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MemGy
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(186): [PCDPC] - Port size (8 or 8) does not match connection size (15) for port 'DataIn_i'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Abs.v(2).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/AbsMemGx
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(192): [PCDPC] - Port size (8 or 8) does not match connection size (15) for port 'DataIn_i'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Abs.v(2).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/AbsMemGy
# Error opening H:/University/term7/FPGA/CA/2/Codes/edge_detection/simulation/[PCDPC] - Port size (8 or 8) does not match connection size 
# Path name 'H:/University/term7/FPGA/CA/2/Codes/edge_detection/simulation/[PCDPC] - Port size (8 or 8) does not match connection size ' doesn't exist.
# A time value could not be extracted from the current line
# Compile of Rgb2Gray_Datapath.v was successful.
# Compile of Rgb2Gray_Controller.v was successful.
# Compile of Rgb2Gray.v was successful.
# Compile of Rgb2Gray_tb.v was successful.
# Compile of EdgeDetector_Datapath.v failed with 1 errors.
# Compile of EdgeDetector_Controller.v was successful.
# Compile of EdgeDetector.v was successful.
# Compile of EdgeDetector_MemImgAdrGen.v was successful.
# Compile of EdgeDetector_Kernel.v was successful.
# Compile of Register.v was successful.
# Compile of CounterDualPort.v was successful.
# Compile of Mux2.v was successful.
# Compile of Mac.v was successful.
# Compile of Memory.v was successful.
# Compile of Abs.v was successful.
# Compile of CounterDualPort_tb.v was successful.
# Compile of Rgb2Gray.v was successful.
# Compile of Rgb2Gray_tb.v was successful.
# Compile of EdgeDetector_tb.v was successful.
# 19 compiles, 1 failed with 1 error. 
# Compile of Rgb2Gray_Datapath.v was successful.
# Compile of Rgb2Gray_Controller.v was successful.
# Compile of Rgb2Gray.v was successful.
# Compile of Rgb2Gray_tb.v was successful.
# Compile of EdgeDetector_Datapath.v failed with 1 errors.
# Compile of EdgeDetector_Controller.v was successful.
# Compile of EdgeDetector.v was successful.
# Compile of EdgeDetector_MemImgAdrGen.v was successful.
# Compile of EdgeDetector_Kernel.v was successful.
# Compile of Register.v was successful.
# Compile of CounterDualPort.v was successful.
# Compile of Mux2.v was successful.
# Compile of Mac.v was successful.
# Compile of Memory.v was successful.
# Compile of Abs.v was successful.
# Compile of CounterDualPort_tb.v was successful.
# Compile of Rgb2Gray.v was successful.
# Compile of Rgb2Gray_tb.v was successful.
# Compile of EdgeDetector_tb.v was successful.
# 19 compiles, 1 failed with 1 error. 
# Compile of Rgb2Gray_Datapath.v was successful.
# Compile of Rgb2Gray_Controller.v was successful.
# Compile of Rgb2Gray.v was successful.
# Compile of Rgb2Gray_tb.v was successful.
# Compile of EdgeDetector_Datapath.v was successful.
# Compile of EdgeDetector_Controller.v was successful.
# Compile of EdgeDetector.v was successful.
# Compile of EdgeDetector_MemImgAdrGen.v was successful.
# Compile of EdgeDetector_Kernel.v was successful.
# Compile of Register.v was successful.
# Compile of CounterDualPort.v was successful.
# Compile of Mux2.v was successful.
# Compile of Mac.v was successful.
# Compile of Memory.v was successful.
# Compile of Abs.v was successful.
# Compile of CounterDualPort_tb.v was successful.
# Compile of Rgb2Gray.v was successful.
# Compile of Rgb2Gray_tb.v was successful.
# Compile of EdgeDetector_tb.v was successful.
# 19 compiles, 0 failed with no errors. 
restart
# Loading work.EdgeDetector_tb
# Loading work.EdgeDetector
# Loading work.EdgeDetector_Datapath
# Loading work.CounterDualPort
# Loading work.Mux2
# Loading work.EdgeDetector_MemImgAdrGen
# Loading work.Memory
# Loading work.EdgeDetector_Kernel
# Loading work.Mac
# Loading work.Abs
# Loading work.EdgeDetector_Controller
# ** Warning: (vsim-8602) Replication multiplier (0) should be greater than zero.  Using 1.
# 
# ** Warning: (vsim-8602) Replication multiplier (0) should be greater than zero.  Using 1.
# 
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(146): [PCDPC] - Port size (4 or 4) does not match connection size (2) for port 'MemImgAdr_o'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_MemImgAdrGen.v(7).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MemGxyAdrGen
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(154): [PCDPC] - Port size (17 or 17) does not match connection size (12) for port 'Result_o'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Mac.v(8).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGx
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(162): [PCDPC] - Port size (8 or 8) does not match connection size (3) for port 'Mult2_i'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Mac.v(6).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGy
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(162): [PCDPC] - Port size (17 or 17) does not match connection size (12) for port 'Result_o'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Mac.v(8).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGy
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(171): [PCDPC] - Port size (2 or 2) does not match connection size (4) for port 'Adr_i'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Memory.v(7).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MemGx
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(171): [PCDPC] - Port size (8 or 8) does not match connection size (12) for port 'DataWr_i'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Memory.v(8).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MemGx
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(171): [PCDPC] - Port size (8 or 8) does not match connection size (12) for port 'DataRd_o'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Memory.v(9).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MemGx
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(180): [PCDPC] - Port size (2 or 2) does not match connection size (4) for port 'Adr_i'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Memory.v(7).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MemGy
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(180): [PCDPC] - Port size (8 or 8) does not match connection size (12) for port 'DataWr_i'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Memory.v(8).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MemGy
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(180): [PCDPC] - Port size (8 or 8) does not match connection size (12) for port 'DataRd_o'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Memory.v(9).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MemGy
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(186): [PCDPC] - Port size (8 or 8) does not match connection size (12) for port 'DataIn_i'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Abs.v(2).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/AbsMemGx
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(192): [PCDPC] - Port size (8 or 8) does not match connection size (12) for port 'DataIn_i'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Abs.v(2).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/AbsMemGy
# Compile of Rgb2Gray_Datapath.v was successful.
# Compile of Rgb2Gray_Controller.v was successful.
# Compile of Rgb2Gray.v was successful.
# Compile of Rgb2Gray_tb.v was successful.
# Compile of EdgeDetector_Datapath.v was successful.
# Compile of EdgeDetector_Controller.v was successful.
# Compile of EdgeDetector.v was successful.
# Compile of EdgeDetector_MemImgAdrGen.v was successful.
# Compile of EdgeDetector_Kernel.v was successful.
# Compile of Register.v was successful.
# Compile of CounterDualPort.v was successful.
# Compile of Mux2.v was successful.
# Compile of Mac.v was successful.
# Compile of Memory.v was successful.
# Compile of Abs.v was successful.
# Compile of CounterDualPort_tb.v was successful.
# Compile of Rgb2Gray.v was successful.
# Compile of Rgb2Gray_tb.v was successful.
# Compile of EdgeDetector_tb.v was successful.
# 19 compiles, 0 failed with no errors. 
restart
# Loading work.EdgeDetector_tb
# Loading work.EdgeDetector
# Loading work.EdgeDetector_Datapath
# Loading work.CounterDualPort
# Loading work.Mux2
# Loading work.EdgeDetector_MemImgAdrGen
# Loading work.Memory
# Loading work.EdgeDetector_Kernel
# Loading work.Mac
# Loading work.Abs
# Loading work.EdgeDetector_Controller
# ** Warning: (vsim-8602) Replication multiplier (0) should be greater than zero.  Using 1.
# 
# ** Warning: (vsim-8602) Replication multiplier (0) should be greater than zero.  Using 1.
# 
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(146): [PCDPC] - Port size (4 or 4) does not match connection size (2) for port 'MemImgAdr_o'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_MemImgAdrGen.v(7).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MemGxyAdrGen
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(154): [PCDPC] - Port size (17 or 17) does not match connection size (12) for port 'Result_o'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Mac.v(8).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGx
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(162): [PCDPC] - Port size (17 or 17) does not match connection size (12) for port 'Result_o'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Mac.v(8).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGy
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(171): [PCDPC] - Port size (8 or 8) does not match connection size (12) for port 'DataWr_i'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Memory.v(8).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MemGx
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(171): [PCDPC] - Port size (8 or 8) does not match connection size (12) for port 'DataRd_o'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Memory.v(9).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MemGx
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(180): [PCDPC] - Port size (8 or 8) does not match connection size (12) for port 'DataWr_i'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Memory.v(8).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MemGy
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(180): [PCDPC] - Port size (8 or 8) does not match connection size (12) for port 'DataRd_o'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Memory.v(9).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MemGy
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(186): [PCDPC] - Port size (8 or 8) does not match connection size (12) for port 'DataIn_i'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Abs.v(2).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/AbsMemGx
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(192): [PCDPC] - Port size (8 or 8) does not match connection size (12) for port 'DataIn_i'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Abs.v(2).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/AbsMemGy
# Compile of Rgb2Gray_Datapath.v was successful.
# Compile of Rgb2Gray_Controller.v was successful.
# Compile of Rgb2Gray.v was successful.
# Compile of Rgb2Gray_tb.v was successful.
# Compile of EdgeDetector_Datapath.v was successful.
# Compile of EdgeDetector_Controller.v was successful.
# Compile of EdgeDetector.v was successful.
# Compile of EdgeDetector_MemImgAdrGen.v was successful.
# Compile of EdgeDetector_Kernel.v was successful.
# Compile of Register.v was successful.
# Compile of CounterDualPort.v was successful.
# Compile of Mux2.v was successful.
# Compile of Mac.v was successful.
# Compile of Memory.v was successful.
# Compile of Abs.v was successful.
# Compile of CounterDualPort_tb.v was successful.
# Compile of Rgb2Gray.v was successful.
# Compile of Rgb2Gray_tb.v was successful.
# Compile of EdgeDetector_tb.v was successful.
# 19 compiles, 0 failed with no errors. 
restart
# Loading work.EdgeDetector_tb
# Loading work.EdgeDetector
# Loading work.EdgeDetector_Datapath
# Loading work.CounterDualPort
# Loading work.Mux2
# Loading work.EdgeDetector_MemImgAdrGen
# Loading work.Memory
# Loading work.EdgeDetector_Kernel
# Loading work.Mac
# Loading work.Abs
# Loading work.EdgeDetector_Controller
# ** Warning: (vsim-8602) Replication multiplier (0) should be greater than zero.  Using 1.
# 
# ** Warning: (vsim-8602) Replication multiplier (0) should be greater than zero.  Using 1.
# 
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(146): [PCDPC] - Port size (4 or 4) does not match connection size (2) for port 'MemImgAdr_o'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_MemImgAdrGen.v(7).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MemGxyAdrGen
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(154): [PCDPC] - Port size (17 or 17) does not match connection size (12) for port 'Result_o'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Mac.v(8).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGx
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(162): [PCDPC] - Port size (17 or 17) does not match connection size (12) for port 'Result_o'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Mac.v(8).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGy
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(186): [PCDPC] - Port size (8 or 8) does not match connection size (12) for port 'DataIn_i'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Abs.v(2).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/AbsMemGx
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(192): [PCDPC] - Port size (8 or 8) does not match connection size (12) for port 'DataIn_i'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Abs.v(2).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/AbsMemGy
# Compile of Rgb2Gray_Datapath.v was successful.
# Compile of Rgb2Gray_Controller.v was successful.
# Compile of Rgb2Gray.v was successful.
# Compile of Rgb2Gray_tb.v was successful.
# Compile of EdgeDetector_Datapath.v was successful.
# Compile of EdgeDetector_Controller.v was successful.
# Compile of EdgeDetector.v was successful.
# Compile of EdgeDetector_MemImgAdrGen.v was successful.
# Compile of EdgeDetector_Kernel.v was successful.
# Compile of Register.v was successful.
# Compile of CounterDualPort.v was successful.
# Compile of Mux2.v was successful.
# Compile of Mac.v was successful.
# Compile of Memory.v was successful.
# Compile of Abs.v was successful.
# Compile of CounterDualPort_tb.v was successful.
# Compile of Rgb2Gray.v was successful.
# Compile of Rgb2Gray_tb.v was successful.
# Compile of EdgeDetector_tb.v was successful.
# 19 compiles, 0 failed with no errors. 
restart
# Loading work.EdgeDetector_tb
# Loading work.EdgeDetector
# Loading work.EdgeDetector_Datapath
# Loading work.CounterDualPort
# Loading work.Mux2
# Loading work.EdgeDetector_MemImgAdrGen
# Loading work.Memory
# Loading work.EdgeDetector_Kernel
# Loading work.Mac
# Loading work.Abs
# Loading work.EdgeDetector_Controller
# ** Warning: (vsim-8602) Replication multiplier (0) should be greater than zero.  Using 1.
# 
# ** Warning: (vsim-8602) Replication multiplier (0) should be greater than zero.  Using 1.
# 
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(146): [PCDPC] - Port size (4 or 4) does not match connection size (2) for port 'MemImgAdr_o'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_MemImgAdrGen.v(7).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MemGxyAdrGen
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(154): [PCDPC] - Port size (17 or 17) does not match connection size (12) for port 'Result_o'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Mac.v(8).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGx
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(162): [PCDPC] - Port size (17 or 17) does not match connection size (12) for port 'Result_o'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Mac.v(8).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGy
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(186): [PCDPC] - Port size (12 or 12) does not match connection size (8) for port 'DataOut_o'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Abs.v(3).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/AbsMemGx
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(192): [PCDPC] - Port size (12 or 12) does not match connection size (8) for port 'DataOut_o'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Abs.v(3).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/AbsMemGy
# Compile of Rgb2Gray_Datapath.v was successful.
# Compile of Rgb2Gray_Controller.v was successful.
# Compile of Rgb2Gray.v was successful.
# Compile of Rgb2Gray_tb.v was successful.
# Compile of EdgeDetector_Datapath.v was successful.
# Compile of EdgeDetector_Controller.v was successful.
# Compile of EdgeDetector.v was successful.
# Compile of EdgeDetector_MemImgAdrGen.v was successful.
# Compile of EdgeDetector_Kernel.v was successful.
# Compile of Register.v was successful.
# Compile of CounterDualPort.v was successful.
# Compile of Mux2.v was successful.
# Compile of Mac.v was successful.
# Compile of Memory.v was successful.
# Compile of Abs.v was successful.
# Compile of CounterDualPort_tb.v was successful.
# Compile of Rgb2Gray.v was successful.
# Compile of Rgb2Gray_tb.v was successful.
# Compile of EdgeDetector_tb.v was successful.
# 19 compiles, 0 failed with no errors. 
restart
# Loading work.EdgeDetector_tb
# Loading work.EdgeDetector
# Loading work.EdgeDetector_Datapath
# Loading work.CounterDualPort
# Loading work.Mux2
# Loading work.EdgeDetector_MemImgAdrGen
# Loading work.Memory
# Loading work.EdgeDetector_Kernel
# Loading work.Mac
# Loading work.Abs
# Loading work.EdgeDetector_Controller
# ** Warning: (vsim-8602) Replication multiplier (0) should be greater than zero.  Using 1.
# 
# ** Warning: (vsim-8602) Replication multiplier (0) should be greater than zero.  Using 1.
# 
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(146): [PCDPC] - Port size (4 or 4) does not match connection size (2) for port 'MemImgAdr_o'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_MemImgAdrGen.v(7).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MemGxyAdrGen
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(154): [PCDPC] - Port size (17 or 17) does not match connection size (12) for port 'Result_o'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Mac.v(8).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGx
# ** Warning: (vsim-3015) H:/University/term7/FPGA/CA/2/Codes/edge_detection/hdl/EdgeDetector_Datapath.v(162): [PCDPC] - Port size (17 or 17) does not match connection size (12) for port 'Result_o'. The port definition is at: H:/University/term7/FPGA/CA/2/Codes/utils/hdl/Mac.v(8).
# 
#         Region: /EdgeDetector_tb/EdgeDetector_DUT/EdgeDetector_DP/MacGy
add wave -position insertpoint  \
sim:/EdgeDetector_tb/clk_r \
sim:/EdgeDetector_tb/rst_r \
sim:/EdgeDetector_tb/start_r \
sim:/EdgeDetector_tb/GrayImage_r \
sim:/EdgeDetector_tb/valid_w \
sim:/EdgeDetector_tb/dataAvailable_w \
sim:/EdgeDetector_tb/ProcessedImagePixel_w
run -all
