Microchip Technology Inc. - Microchip Libero Software Release v2023.1 (Version 2023.1.0.6)

Date      :  Thu Oct  3 17:08:50 2024
Project   :  /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir
Component :  COREAHBLSRAM_C0
Family    :  IGLOO2


HDL source files for all Synthesis and Simulation tools:
    /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/COREAHBLSRAM/2.2.104/rtl/vhdl/core/XHDL_misc.vhdl
    /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/COREAHBLSRAM/2.2.104/rtl/vhdl/core/XHDL_std_logic.vhdl
    /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/COREAHBLSRAM/2.2.104/rtl/vhdl/core/XHDL_std_ulogic.vhdl
    /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/COREAHBLSRAM/2.2.104/rtl/vhdl/core/coreahblsram_pkg.vhd
    /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/SramCtrlIf.vhd
    /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/AHBLSramIf.vhd
    /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/CoreAHBLSRAM.vhd
    /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/lsram_2048to139264x8.vhd
    /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/core/usram_128to9216x8.vhd
    /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0.vhd

Stimulus files for all Simulation tools:
    /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/coreparameters.vhd
    /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/COREAHBLSRAM/2.2.104/rtl/vhdl/test/user/XHDL_misc.vhd
    /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/COREAHBLSRAM/2.2.104/rtl/vhdl/test/user/XHDL_std_logic.vhd
    /home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/COREAHBLSRAM_C0/COREAHBLSRAM_C0_0/rtl/vhdl/test/user/testbench.vhd

