{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1558885369118 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1558885369120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 26 17:42:48 2019 " "Processing started: Sun May 26 17:42:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1558885369120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1558885369120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vga_top -c vga_top " "Command: quartus_sta vga_top -c vga_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1558885369120 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 0 1558885369467 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1558885370108 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1558885370108 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1558885370250 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1558885370250 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga_top.sdc " "Synopsys Design Constraints File file not found: 'vga_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1558885370799 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1558885370800 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1558885370801 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -phase -27.00 -duty_cycle 50.00 -name \{PLL\|altpll_component\|pll\|clk\[0\]\} \{PLL\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{PLL\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -phase -27.00 -duty_cycle 50.00 -name \{PLL\|altpll_component\|pll\|clk\[0\]\} \{PLL\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1558885370801 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1558885370801 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1558885370802 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name controlador_vga_640_x_480_60:VGA\|vga_vs controlador_vga_640_x_480_60:VGA\|vga_vs " "create_clock -period 1.000 -name controlador_vga_640_x_480_60:VGA\|vga_vs controlador_vga_640_x_480_60:VGA\|vga_vs" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1558885370803 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1558885370803 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1558885371405 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1558885371407 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1558885371413 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1558885371438 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1558885371456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.503 " "Worst-case setup slack is -7.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885371463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885371463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.503       -21.846 PLL\|altpll_component\|pll\|clk\[0\]  " "   -7.503       -21.846 PLL\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885371463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.849       -81.257 controlador_vga_640_x_480_60:VGA\|vga_vs  " "   -4.849       -81.257 controlador_vga_640_x_480_60:VGA\|vga_vs " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885371463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1558885371463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885371472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885371472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402         0.000 PLL\|altpll_component\|pll\|clk\[0\]  " "    0.402         0.000 PLL\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885371472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 controlador_vga_640_x_480_60:VGA\|vga_vs  " "    0.403         0.000 controlador_vga_640_x_480_60:VGA\|vga_vs " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885371472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1558885371472 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1558885371477 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1558885371483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.285 " "Worst-case minimum pulse width slack is -1.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885371489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885371489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -52.685 controlador_vga_640_x_480_60:VGA\|vga_vs  " "   -1.285       -52.685 controlador_vga_640_x_480_60:VGA\|vga_vs " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885371489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.891         0.000 CLOCK_50  " "    9.891         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885371489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.710         0.000 PLL\|altpll_component\|pll\|clk\[0\]  " "   19.710         0.000 PLL\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885371489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1558885371489 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1558885371671 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1558885371712 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1558885373023 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1558885373120 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1558885373146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.592 " "Worst-case setup slack is -6.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885373171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885373171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.592       -19.089 PLL\|altpll_component\|pll\|clk\[0\]  " "   -6.592       -19.089 PLL\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885373171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.263       -69.588 controlador_vga_640_x_480_60:VGA\|vga_vs  " "   -4.263       -69.588 controlador_vga_640_x_480_60:VGA\|vga_vs " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885373171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1558885373171 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885373190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885373190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354         0.000 PLL\|altpll_component\|pll\|clk\[0\]  " "    0.354         0.000 PLL\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885373190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354         0.000 controlador_vga_640_x_480_60:VGA\|vga_vs  " "    0.354         0.000 controlador_vga_640_x_480_60:VGA\|vga_vs " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885373190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1558885373190 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1558885373198 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1558885373209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.285 " "Worst-case minimum pulse width slack is -1.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885373220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885373220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285       -52.685 controlador_vga_640_x_480_60:VGA\|vga_vs  " "   -1.285       -52.685 controlador_vga_640_x_480_60:VGA\|vga_vs " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885373220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.887         0.000 CLOCK_50  " "    9.887         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885373220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.692         0.000 PLL\|altpll_component\|pll\|clk\[0\]  " "   19.692         0.000 PLL\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885373220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1558885373220 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1558885373504 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1558885373793 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1558885373801 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.364 " "Worst-case setup slack is -3.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885373814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885373814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.364        -9.647 PLL\|altpll_component\|pll\|clk\[0\]  " "   -3.364        -9.647 PLL\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885373814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.859       -19.887 controlador_vga_640_x_480_60:VGA\|vga_vs  " "   -1.859       -19.887 controlador_vga_640_x_480_60:VGA\|vga_vs " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885373814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1558885373814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885373831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885373831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181         0.000 PLL\|altpll_component\|pll\|clk\[0\]  " "    0.181         0.000 PLL\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885373831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182         0.000 controlador_vga_640_x_480_60:VGA\|vga_vs  " "    0.182         0.000 controlador_vga_640_x_480_60:VGA\|vga_vs " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885373831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1558885373831 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1558885373857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1558885373870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885373881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885373881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -41.000 controlador_vga_640_x_480_60:VGA\|vga_vs  " "   -1.000       -41.000 controlador_vga_640_x_480_60:VGA\|vga_vs " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885373881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.574         0.000 CLOCK_50  " "    9.574         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885373881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.781         0.000 PLL\|altpll_component\|pll\|clk\[0\]  " "   19.781         0.000 PLL\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1558885373881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1558885373881 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1558885374756 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1558885374756 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "416 " "Peak virtual memory: 416 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1558885375005 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 26 17:42:55 2019 " "Processing ended: Sun May 26 17:42:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1558885375005 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1558885375005 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1558885375005 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1558885375005 ""}
