Release 10.1.03 par K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

20100616-2142::  Thu Sep 22 20:09:43 2011

par -w -intstyle ise -ol std -t 1 top_map.ncd top.ncd top.pcf 


Constraints file: top.pcf.
Loading device for application Rf_Device from file '5vlx110t.nph' in environment C:\Xilinx\10.1\ISE.
   "top" is an NCD, version 3.2, device xc5vlx110t, package ff1136, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)

WARNING:Timing:3223 - Timing constraint PATH "TS_U_TO_D_path" TIG; ignored during timing analysis.
INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more information see the TSI report.

Device speed data version:  "PRODUCTION 1.62 2008-08-19".



Device Utilization Summary:

   Number of BSCANs                          2 out of 4      50%
   Number of BUFGs                          13 out of 32     40%
   Number of BUFIOs                          8 out of 80     10%
   Number of DCM_ADVs                        1 out of 12      8%
   Number of DSP48Es                        45 out of 64     70%
   Number of IDELAYCTRLs                     3 out of 22     13%
      Number of LOCed IDELAYCTRLs            3 out of 3     100%

   Number of ILOGICs                        88 out of 800    11%
      Number of LOCed ILOGICs                8 out of 88      9%

   Number of External IOBs                 174 out of 640    27%
      Number of LOCed IOBs                 174 out of 174   100%

   Number of IODELAYs                       80 out of 800    10%
      Number of LOCed IODELAYs               8 out of 80     10%

   Number of OLOGICs                       156 out of 800    19%
   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB18X2s                       6 out of 148     4%
   Number of RAMB18X2SDPs                    6 out of 148     4%
   Number of RAMB36SDP_EXPs                 23 out of 148    15%
   Number of RAMB36_EXPs                   102 out of 148    68%
   Number of Slice Registers             14585 out of 69120  21%
      Number used as Flip Flops          14548
      Number used as Latches                35
      Number used as LatchThrus              2

   Number of Slice LUTS                  15469 out of 69120  22%
   Number of Slice LUT-Flip Flop pairs   22414 out of 69120  32%


Overall effort level (-ol):   Standard 
Router effort level (-rl):    Standard 

Starting initial Timing Analysis.  REAL time: 52 secs 
Finished initial Timing Analysis.  REAL time: 53 secs 

WARNING:Par:288 - The signal dvi_reset_b_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fpga_0_IIC_EEPROM_Sda_pin_IBUF has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal fpga_0_IIC_EEPROM_Scl_pin_IBUF has no load.  PAR will not attempt to route this signal.
Starting Router

INFO:Route - One or more directed routing (DIRT) constraints generated for a specific device have been found. Note that
   DIRT strings are guaranteed to work only on the same device they were created for. If the DIRT constraints fail,
   verify that the same connectivity is available in the target device for this implementation. 

# of EXACT MODE DIRECTED ROUTING found:128, SUCCESS:124, FAILED:4

Phase 1: 114901 unrouted;       REAL time: 1 mins 1 secs 

Phase 2: 91073 unrouted;       REAL time: 1 mins 8 secs 

Phase 3: 32333 unrouted;       REAL time: 1 mins 57 secs 

Phase 4: 32333 unrouted; (3087633)      REAL time: 2 mins 4 secs 

Phase 5: 32316 unrouted; (2838160)      REAL time: 2 mins 17 secs 

Phase 6: 32316 unrouted; (2838160)      REAL time: 2 mins 20 secs 

Phase 7: 0 unrouted; (3670492)      REAL time: 3 mins 39 secs 

Updating file: top.ncd with current fully routed design.

Phase 8: 0 unrouted; (3670492)      REAL time: 3 mins 48 secs 

Phase 9: 0 unrouted; (3670492)      REAL time: 3 mins 49 secs 

Phase 10: 0 unrouted; (3531442)      REAL time: 7 mins 35 secs 

Total REAL time to Router completion: 7 mins 40 secs 
Total CPU time to Router completion: 7 mins 34 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|Inst_cpu_0/dlmb_port |              |      |      |            |             |
|           _BRAM_Clk | BUFGCTRL_X0Y5| No   | 2008 |  0.652     |  2.190      |
+---------------------+--------------+------+------+------------+-------------+
|          clk_100mhz | BUFGCTRL_X0Y2| No   | 2775 |  0.684     |  2.215      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_cpu_0/DDR2_SDRA |              |      |      |            |             |
|        M_mpmc_clk_s |BUFGCTRL_X0Y11| No   |  690 |  0.533     |  2.059      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_cpu_0/DDR2_SDRA |              |      |      |            |             |
|M/DDR2_SDRAM/mpmc_co |              |      |      |            |             |
|re_0/gen_v5_ddr2_phy |              |      |      |            |             |
|.mpmc_phy_if_0/u_phy |              |      |      |            |             |
|_io_0/delayed_dqs<0> |              |      |      |            |             |
|                     |        IO Clk| No   |   18 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_cpu_0/DDR2_SDRA |              |      |      |            |             |
|     M_mpmc_clk_90_s | BUFGCTRL_X0Y0| No   |  166 |  0.391     |  2.046      |
+---------------------+--------------+------+------+------------+-------------+
|test/raster_sys_0/v0 |              |      |      |            |             |
|               _push | BUFGCTRL_X0Y3| No   |  105 |  0.340     |  1.971      |
+---------------------+--------------+------+------+------------+-------------+
|test/raster_sys_0/CO |              |      |      |            |             |
|           NTROL0<0> | BUFGCTRL_X0Y1| No   |  139 |  0.515     |  2.115      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_cpu_0/DDR2_SDRA |              |      |      |            |             |
|M/DDR2_SDRAM/mpmc_co |              |      |      |            |             |
|re_0/gen_v5_ddr2_phy |              |      |      |            |             |
|.mpmc_phy_if_0/u_phy |              |      |      |            |             |
|_io_0/delayed_dqs<1> |              |      |      |            |             |
|                     |        IO Clk| No   |   18 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|test/raster_sys_0/se |              |      |      |            |             |
|             t_valid |BUFGCTRL_X0Y12| No   |  116 |  0.322     |  2.112      |
+---------------------+--------------+------+------+------------+-------------+
|test/raster_sys_0/v0 |              |      |      |            |             |
|                _pop | BUFGCTRL_X0Y9| No   |   84 |  0.353     |  2.086      |
+---------------------+--------------+------+------+------------+-------------+
|test/raster_sys_0/vg |              |      |      |            |             |
|               a_clk | BUFGCTRL_X0Y4| No   |   36 |  0.211     |  2.012      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_SysACE_Compac |              |      |      |            |             |
|tFlash_SysACE_CLK_pi |              |      |      |            |             |
|             n_BUFGP | BUFGCTRL_X0Y8| No   |   56 |  0.165     |  1.839      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_cpu_0/DDR2_SDRA |              |      |      |            |             |
|M/DDR2_SDRAM/mpmc_co |              |      |      |            |             |
|re_0/gen_v5_ddr2_phy |              |      |      |            |             |
|.mpmc_phy_if_0/u_phy |              |      |      |            |             |
|_io_0/delayed_dqs<2> |              |      |      |            |             |
|                     |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_cpu_0/DDR2_SDRA |              |      |      |            |             |
|M/DDR2_SDRAM/mpmc_co |              |      |      |            |             |
|re_0/gen_v5_ddr2_phy |              |      |      |            |             |
|.mpmc_phy_if_0/u_phy |              |      |      |            |             |
|_io_0/delayed_dqs<3> |              |      |      |            |             |
|                     |        IO Clk| No   |   18 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_cpu_0/debug_mod |              |      |      |            |             |
|       ule/Dbg_Clk_1 | BUFGCTRL_X0Y7| No   |   65 |  0.411     |  2.042      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_cpu_0/DDR2_SDRA |              |      |      |            |             |
|M/DDR2_SDRAM/mpmc_co |              |      |      |            |             |
|re_0/gen_v5_ddr2_phy |              |      |      |            |             |
|.mpmc_phy_if_0/u_phy |              |      |      |            |             |
|_io_0/delayed_dqs<5> |              |      |      |            |             |
|                     |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_cpu_0/DDR2_SDRA |              |      |      |            |             |
|M/DDR2_SDRAM/mpmc_co |              |      |      |            |             |
|re_0/gen_v5_ddr2_phy |              |      |      |            |             |
|.mpmc_phy_if_0/u_phy |              |      |      |            |             |
|_io_0/delayed_dqs<4> |              |      |      |            |             |
|                     |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_cpu_0/DDR2_SDRA |              |      |      |            |             |
|M/DDR2_SDRAM/mpmc_co |              |      |      |            |             |
|re_0/gen_v5_ddr2_phy |              |      |      |            |             |
|.mpmc_phy_if_0/u_phy |              |      |      |            |             |
|_io_0/delayed_dqs<6> |              |      |      |            |             |
|                     |        IO Clk| No   |   18 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|test/raster_sys_0/in |              |      |      |            |             |
|   st_tri_rast/start |BUFGCTRL_X0Y10| No   |   12 |  0.104     |  1.751      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_cpu_0/DDR2_SDRA |              |      |      |            |             |
|M/DDR2_SDRAM/mpmc_co |              |      |      |            |             |
|re_0/gen_v5_ddr2_phy |              |      |      |            |             |
|.mpmc_phy_if_0/u_phy |              |      |      |            |             |
|_io_0/delayed_dqs<7> |              |      |      |            |             |
|                     |        IO Clk| No   |   18 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|test/raster_sys_0/ic |              |      |      |            |             |
|on1_inst/U0/iUPDATE_ |              |      |      |            |             |
|                 OUT |         Local|      |    1 |  0.000     |  1.312      |
+---------------------+--------------+------+------+------------+-------------+
|Inst_cpu_0/debug_mod |              |      |      |            |             |
|    ule/Dbg_Update_1 |         Local|      |   16 |  1.924     |  3.215      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 3531442

WARNING:Par:62 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

      Review the timing report using Timing Analyzer (In ISE select "Post-Place &
      Route Static Timing Report").  Go to the failing constraint(s) and select
      the "Timing Improvement Wizard" link for suggestions to correct each problem.

   Try the Design Goal and Strategies for Timing Performance (In ISE select Project -> Design Goals & Strategies) to
   ensure the best options are set in the tools for timing closure.

   Increase the PAR Effort Level setting to "high"

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the constraint does not cover any paths or that it has no
   requested value.
Number of Timing Constraints that were not applied: 3

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
* TS_clk_100mhz1 = PERIOD TIMEGRP "clk_100m | SETUP   |    -6.173ns|    16.173ns|    1026|     3516594
  hz1" TS_sys_clk_pin HIGH 50%              | HOLD    |     0.000ns|            |       0|           0
------------------------------------------------------------------------------------------------------
* TS_Inst_cpu_0_clock_generator_0_clock_gen | SETUP   |    -0.564ns|     5.752ns|      20|        3762
  erator_0_PLL0_CLK_OUT_1_ = PERIOD         | HOLD    |     0.484ns|            |       0|           0
   TIMEGRP         "Inst_cpu_0_clock_genera |         |            |            |        |            
  tor_0_clock_generator_0_PLL0_CLK_OUT_1_"  |         |            |            |        |            
          TS_clk_100mhz1 / 2 PHASE 1.25 ns  |         |            |            |        |            
  HIGH 50%                                  |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* TS_Inst_cpu_0_clock_generator_0_clock_gen | SETUP   |    -0.545ns|     5.614ns|      68|       10898
  erator_0_PLL0_CLK_OUT_0_ = PERIOD         | HOLD    |     0.000ns|            |       0|           0
   TIMEGRP         "Inst_cpu_0_clock_genera |         |            |            |        |            
  tor_0_clock_generator_0_PLL0_CLK_OUT_0_"  |         |            |            |        |            
          TS_clk_100mhz1 / 2 HIGH 50%       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* TS_Inst_cpu_0_clock_generator_0_clock_gen | SETUP   |    -0.047ns|    10.094ns|       4|         177
  erator_0_PLL0_CLK_OUT_2_ = PERIOD         | HOLD    |     0.076ns|            |       0|           0
   TIMEGRP         "Inst_cpu_0_clock_genera |         |            |            |        |            
  tor_0_clock_generator_0_PLL0_CLK_OUT_2_"  |         |            |            |        |            
          TS_clk_100mhz1 HIGH 50%           |         |            |            |        |            
------------------------------------------------------------------------------------------------------
* TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP   |    -0.011ns|     1.911ns|       1|          11
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD    |     1.014ns|            |       0|           0
     1.9 ns                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "Inst_cpu_0/DDR2_SDRAM/DDR2_S | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  DRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy |         |            |            |        |            
  _if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs/en_ |         |            |            |        |            
  dqs_sync"         MAXDELAY = 0.85 ns      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "Inst_cpu_0/DDR2_SDRAM/DDR2_S | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  DRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy |         |            |            |        |            
  _if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs/en_ |         |            |            |        |            
  dqs_sync"         MAXDELAY = 0.85 ns      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "Inst_cpu_0/DDR2_SDRAM/DDR2_S | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  DRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy |         |            |            |        |            
  _if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs/en_ |         |            |            |        |            
  dqs_sync"         MAXDELAY = 0.85 ns      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "Inst_cpu_0/DDR2_SDRAM/DDR2_S | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  DRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy |         |            |            |        |            
  _if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs/en_ |         |            |            |        |            
  dqs_sync"         MAXDELAY = 0.85 ns      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "Inst_cpu_0/DDR2_SDRAM/DDR2_S | MAXDELAY|     0.012ns|     0.838ns|       0|           0
  DRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy |         |            |            |        |            
  _if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs/en_ |         |            |            |        |            
  dqs_sync"         MAXDELAY = 0.85 ns      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "Inst_cpu_0/DDR2_SDRAM/DDR2_S | MAXDELAY|     0.015ns|     0.835ns|       0|           0
  DRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy |         |            |            |        |            
  _if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs/en_ |         |            |            |        |            
  dqs_sync"         MAXDELAY = 0.85 ns      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "Inst_cpu_0/DDR2_SDRAM/DDR2_S | MAXDELAY|     0.015ns|     0.835ns|       0|           0
  DRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy |         |            |            |        |            
  _if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs/en_ |         |            |            |        |            
  dqs_sync"         MAXDELAY = 0.85 ns      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "Inst_cpu_0/DDR2_SDRAM/DDR2_S | MAXDELAY|     0.015ns|     0.835ns|       0|           0
  DRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy |         |            |            |        |            
  _if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs/en_ |         |            |            |        |            
  dqs_sync"         MAXDELAY = 0.85 ns      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_test_raster_sys_0_vga_clk1 = PERIOD TI | SETUP   |     0.040ns|    39.840ns|       0|           0
  MEGRP "test_raster_sys_0_vga_clk1"        | HOLD    |     0.441ns|            |       0|           0
    TS_sys_clk_pin * 4 HIGH 50%             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "Inst_cpu_0/DDR2_SDRAM/DDR2_S | MAXDELAY|     0.073ns|     0.527ns|       0|           0
  DRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy |         |            |            |        |            
  _if_0/u_phy_io_0/en_dqs<6>"         MAXDE |         |            |            |        |            
  LAY = 0.6 ns                              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "Inst_cpu_0/DDR2_SDRAM/DDR2_S | MAXDELAY|     0.073ns|     0.527ns|       0|           0
  DRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy |         |            |            |        |            
  _if_0/u_phy_io_0/en_dqs<3>"         MAXDE |         |            |            |        |            
  LAY = 0.6 ns                              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "Inst_cpu_0/DDR2_SDRAM/DDR2_S | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  DRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy |         |            |            |        |            
  _if_0/u_phy_io_0/en_dqs<0>"         MAXDE |         |            |            |        |            
  LAY = 0.6 ns                              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "Inst_cpu_0/DDR2_SDRAM/DDR2_S | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  DRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy |         |            |            |        |            
  _if_0/u_phy_io_0/en_dqs<1>"         MAXDE |         |            |            |        |            
  LAY = 0.6 ns                              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "Inst_cpu_0/DDR2_SDRAM/DDR2_S | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  DRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy |         |            |            |        |            
  _if_0/u_phy_io_0/en_dqs<2>"         MAXDE |         |            |            |        |            
  LAY = 0.6 ns                              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "Inst_cpu_0/DDR2_SDRAM/DDR2_S | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  DRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy |         |            |            |        |            
  _if_0/u_phy_io_0/en_dqs<4>"         MAXDE |         |            |            |        |            
  LAY = 0.6 ns                              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "Inst_cpu_0/DDR2_SDRAM/DDR2_S | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  DRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy |         |            |            |        |            
  _if_0/u_phy_io_0/en_dqs<5>"         MAXDE |         |            |            |        |            
  LAY = 0.6 ns                              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET         "Inst_cpu_0/DDR2_SDRAM/DDR2_S | MAXDELAY|     0.079ns|     0.521ns|       0|           0
  DRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy |         |            |            |        |            
  _if_0/u_phy_io_0/en_dqs<7>"         MAXDE |         |            |            |        |            
  LAY = 0.6 ns                              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP   |    10.748ns|     4.252ns|       0|           0
   TO TIMEGRP "J_CLK" 15 ns                 | HOLD    |     2.330ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" | SETUP   |    14.125ns|     0.875ns|       0|           0
   TO TIMEGRP "U_CLK" 15 ns                 | HOLD    |     0.552ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP   |    14.769ns|     5.231ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP "FFS"       | HOLD    |     0.167ns|            |       0|           0
     TS_sys_clk_pin * 2                     |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP   |    15.997ns|     4.003ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD    |     1.491ns|            |       0|           0
      TIMEGRP "FFS" TS_sys_clk_pin * 2      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP   |    16.552ns|     3.448ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "FFS"         TS_ | HOLD    |     0.152ns|            |       0|           0
  sys_clk_pin * 2                           |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_J_TO_J = MAXDELAY FROM TIMEGRP "J_CLK" | SETUP   |    16.927ns|    13.073ns|       0|           0
   TO TIMEGRP "J_CLK" 30 ns                 | HOLD    |     0.324ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP   |    18.009ns|     1.991ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"     | HOLD    |     0.178ns|            |       0|           0
       TS_sys_clk_pin * 2                   |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP   |    18.044ns|     1.956ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "FFS"         TS_ | HOLD    |     0.085ns|            |       0|           0
  sys_clk_pin * 2                           |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  NET "fpga_0_SysACE_CompactFlash_SysACE_CL | SETUP   |    25.659ns|     4.341ns|       0|           0
  K_pin_BUFGP/IBUFG" PERIOD = 30 ns         | HOLD    |     0.496ns|            |       0|           0
   HIGH 50%                                 |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | N/A     |         N/A|         N/A|     N/A|         N/A
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       |         |            |            |        |            
     TIMEGRP "FFS" TS_sys_clk_pin * 2       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | N/A     |         N/A|         N/A|     N/A|         N/A
  pin" 10 ns HIGH 50%                       |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  PATH "TS_U_TO_D_path" TIG                 | N/A     |         N/A|         N/A|     N/A|         N/A
------------------------------------------------------------------------------------------------------
  PATH "TS_J_TO_D_path" TIG                 | SETUP   |         N/A|     4.077ns|     N/A|           0
------------------------------------------------------------------------------------------------------
  PATH "TS_D_TO_J_path" TIG                 | SETUP   |         N/A|     5.862ns|     N/A|           0
------------------------------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|          N/A|     16.173ns|            0|         1118|            0|   4711790724|
| TS_MC_RD_DATA_SEL             |     20.000ns|      5.231ns|          N/A|            0|            0|          384|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |     20.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |     20.000ns|      4.003ns|          N/A|            0|            0|           34|            0|
| TS_MC_GATE_DLY                |     20.000ns|      3.448ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |     20.000ns|      1.956ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |     20.000ns|      1.991ns|          N/A|            0|            0|            5|            0|
| TS_clk_100mhz1                |     10.000ns|     16.173ns|     11.504ns|         1026|           92|   4711317011|       471628|
|  TS_Inst_cpu_0_clock_generator|      5.000ns|      5.614ns|          N/A|           68|            0|         6708|            0|
|  _0_clock_generator_0_PLL0_CLK|             |             |             |             |             |             |             |
|  _OUT_0_                      |             |             |             |             |             |             |             |
|  TS_Inst_cpu_0_clock_generator|      5.000ns|      5.752ns|          N/A|           20|            0|          894|            0|
|  _0_clock_generator_0_PLL0_CLK|             |             |             |             |             |             |             |
|  _OUT_1_                      |             |             |             |             |             |             |             |
|  TS_Inst_cpu_0_clock_generator|     10.000ns|     10.094ns|          N/A|            4|            0|       464026|            0|
|  _0_clock_generator_0_PLL0_CLK|             |             |             |             |             |             |             |
|  _OUT_2_                      |             |             |             |             |             |             |             |
| TS_test_raster_sys_0_vga_clk1 |     40.000ns|     39.840ns|          N/A|            0|            0|         1617|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

5 constraints not met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Loading device for application Rf_Device from file '5vlx50t.nph' in environment C:\Xilinx\10.1\ISE.
INFO:ParHelpers:197 - Number of "Exact" mode Directed Routing Constraints: 128
WARNING:ParHelpers:198 - One or more "EXACT" mode Directed Routing constrained net(s) were not successfully routed
   according to the constraint(s). The router attempted to route the net(s) without regard to the constraint. The number
   of nets found with Directed Routing Constraints: 128, number successfully routed using the constraints: 124, number
   failed: 4. The failed nets are listed below. Please use FPGA Editor to determine the cause of the failure.
	Net
Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/stg1_out_fall_
0m
	Net
Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq/stg1_out_rise_
0m
	Net
Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[35].u_iob_dq/stg1_out_fall_
0m
	Net
Inst_cpu_0/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[35].u_iob_dq/stg1_out_rise_
0m
Total REAL time to PAR completion: 7 mins 58 secs 
Total CPU time to PAR completion: 7 mins 51 secs 

Peak Memory Usage:  837 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - 1119 errors found.

Number of error messages: 0
Number of warning messages: 8
Number of info messages: 4

Writing design to file top.ncd



PAR done!
