<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu280-fsvh2892-2L-e</Part>
        <TopModelName>top</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.204</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>4691</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>218677843362</Worst-caseLatency>
            <Best-caseRealTimeLatency>46.910 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>2.2e+03 sec</Worst-caseRealTimeLatency>
            <Interval-min>4692</Interval-min>
            <Interval-max>218677843363</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <LOOP_IMG_BATCH>
                <Slack>7.30</Slack>
                <TripCount>
                    <range>
                        <min>0</min>
                        <max>65535</max>
                    </range>
                </TripCount>
                <Latency>
                    <range>
                        <min>0</min>
                        <max>218677712280</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>0</min>
                        <max>2186777122800</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>182589</min>
                        <max>3336808</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </LOOP_IMG_BATCH>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>61</BRAM_18K>
            <DSP>4</DSP>
            <FF>6938</FF>
            <LUT>30698</LUT>
            <URAM>1</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>wt_i_address0</name>
            <Object>wt_i</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>wt_i_ce0</name>
            <Object>wt_i</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>wt_i_q0</name>
            <Object>wt_i</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>kh_i_address0</name>
            <Object>kh_i</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>kh_i_ce0</name>
            <Object>kh_i</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>kh_i_q0</name>
            <Object>kh_i</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dmem_i_address0</name>
            <Object>dmem_i</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dmem_i_ce0</name>
            <Object>dmem_i</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dmem_i_q0</name>
            <Object>dmem_i</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dmem_o_address0</name>
            <Object>dmem_o</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dmem_o_ce0</name>
            <Object>dmem_o</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dmem_o_we0</name>
            <Object>dmem_o</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dmem_o_d0</name>
            <Object>dmem_o</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>n_inputs</name>
            <Object>n_inputs</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>n_outputs</name>
            <Object>n_outputs</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_words</name>
            <Object>input_words</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_words</name>
            <Object>output_words</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>layer_mode</name>
            <Object>layer_mode</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>3</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dmem_mode</name>
            <Object>dmem_mode</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>width_mode</name>
            <Object>width_mode</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>norm_mode</name>
            <Object>norm_mode</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>top</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_top_Pipeline_LOOP_DMEM_I_fu_235</InstName>
                    <ModuleName>top_Pipeline_LOOP_DMEM_I</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>235</ID>
                    <BindInstances>add_ln840_fu_201_p2 add_ln761_fu_233_p2 add_ln763_fu_323_p2 img_off_V_fu_340_p2 img_idx_V_3_fu_351_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_Pipeline_LOOP_WT_I_fu_251</InstName>
                    <ModuleName>top_Pipeline_LOOP_WT_I</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>251</ID>
                    <BindInstances>add_ln840_fu_87_p2 add_ln774_fu_127_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_Pipeline_LOOP_KH_I_fu_259</InstName>
                    <ModuleName>top_Pipeline_LOOP_KH_I</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>259</ID>
                    <BindInstances>add_ln840_fu_81_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_bin_conv_fu_267</InstName>
                    <ModuleName>bin_conv</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>267</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891</InstName>
                            <ModuleName>bin_conv_Pipeline_LOOP_WT_WORDS</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1891</ID>
                            <BindInstances>add_ln840_fu_152_p2 add_ln948_1_fu_161_p2 add_ln948_fu_167_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903</InstName>
                            <ModuleName>bin_conv_Pipeline_LOOP_LOAD_WTS</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1903</ID>
                            <BindInstances>add_ln840_fu_438_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945</InstName>
                            <ModuleName>bin_conv_Pipeline_LOOP_CONVOLVER_LOAD</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1945</ID>
                            <BindInstances>add_ln840_fu_922_p2 add_ln317_fu_928_p2 add_ln317_1_fu_942_p2 empty_84_fu_1004_p2 empty_85_fu_1010_p2 add_ln320_fu_1763_p2 add_ln320_1_fu_1773_p2 add_ln320_2_fu_1835_p2 add_ln320_3_fu_1845_p2 add_ln320_4_fu_1875_p2 add_ln324_fu_1893_p2 add_ln320_5_fu_1930_p2 add_ln320_6_fu_1992_p2 add_ln320_7_fu_2002_p2 add_ln320_8_fu_2028_p2 add_ln320_9_fu_2038_p2 add_ln320_10_fu_2123_p2 add_ln320_11_fu_2149_p2 add_ln320_12_fu_2159_p2 add_ln320_13_fu_2185_p2 add_ln320_14_fu_2195_p2 add_ln320_15_fu_2221_p2 add_ln320_16_fu_2231_p2 add_ln320_17_fu_2261_p2 add_ln324_1_fu_2279_p2 add_ln320_18_fu_2316_p2 add_ln320_19_fu_2454_p2 add_ln324_2_fu_2472_p2 add_ln320_20_fu_2509_p2 add_ln320_21_fu_2535_p2 add_ln320_22_fu_2545_p2 add_ln320_23_fu_2607_p2 add_ln320_24_fu_2617_p2 add_ln320_25_fu_2647_p2 add_ln324_3_fu_2665_p2 add_ln320_26_fu_2702_p2 add_ln320_27_fu_2764_p2 add_ln320_28_fu_2774_p2 add_ln320_29_fu_2800_p2 add_ln320_30_fu_2810_p2 add_ln320_31_fu_2840_p2 add_ln324_4_fu_2858_p2 add_ln320_32_fu_2887_p2 add_ln320_33_fu_2897_p2 add_ln320_34_fu_2923_p2 add_ln320_35_fu_2933_p2 add_ln320_36_fu_2959_p2 add_ln320_37_fu_2969_p2 add_ln320_38_fu_2999_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_process_word_fu_1954</InstName>
                            <ModuleName>process_word</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1954</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_process_word_Pipeline_VITIS_LOOP_113_1_fu_218</InstName>
                                    <ModuleName>process_word_Pipeline_VITIS_LOOP_113_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>218</ID>
                                    <BindInstances>add_ln840_fu_554_p2 add_ln127_fu_570_p2 add_ln127_1_fu_741_p2 add_ln128_fu_980_p2 add_ln118_fu_798_p2 add_ln118_1_fu_808_p2 add_ln118_2_fu_858_p2 add_ln118_3_fu_868_p2 add_ln118_4_fu_878_p2 add_ln118_5_fu_928_p2 add_ln118_6_fu_966_p2 s_idx_V_fu_584_p2 add_ln125_fu_598_p2 add_ln125_1_fu_628_p2 add_ln125_2_fu_645_p2 add_ln125_3_fu_758_p2 add_ln125_4_fu_768_p2 add_ln125_5_fu_818_p2 add_ln125_6_fu_828_p2 add_ln125_7_fu_888_p2 add_ln125_8_fu_898_p2 add_ln128_1_fu_942_p2 s_idx_V_cast_fu_656_p2 add_ln118_7_fu_690_p2 add_ln118_8_fu_707_p2 add_ln118_9_fu_778_p2 add_ln118_10_fu_788_p2 add_ln118_11_fu_838_p2 add_ln118_12_fu_848_p2 add_ln118_13_fu_908_p2 add_ln118_14_fu_918_p2 add_ln121_fu_956_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2_fu_238</InstName>
                                    <ModuleName>process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>238</ID>
                                    <BindInstances>add_ln1027_fu_304_p2 add_ln840_fu_316_p2 add_ln65_fu_348_p2 add_ln65_1_fu_374_p2 add_ln65_2_fu_396_p2 cc_V_fu_409_p2 add_ln65_3_fu_419_p2 add_ln1495_1_fu_432_p2 add_ln65_4_fu_442_p2 add_ln840_10_fu_586_p2 add_ln840_11_fu_811_p2 add_ln840_12_fu_821_p2 add_ln840_13_fu_831_p2 add_ln840_14_fu_841_p2 add_ln840_15_fu_851_p2 ret_V_fu_452_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_process_word_Pipeline_VITIS_LOOP_142_4_fu_261</InstName>
                                    <ModuleName>process_word_Pipeline_VITIS_LOOP_142_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>261</ID>
                                    <BindInstances>add_ln840_fu_651_p2 add_ln165_fu_667_p2 add_ln165_1_fu_693_p2 add_ln165_2_fu_882_p2 add_ln165_3_fu_712_p2 add_ln165_4_fu_958_p2 add_ln165_5_fu_894_p2 add_ln165_6_fu_1010_p2 add_ln165_7_fu_906_p2 add_ln165_8_fu_1062_p2 add_ln169_fu_1133_p2 ret_V_fu_733_p2 add_ln149_fu_755_p2 add_ln149_1_fu_781_p2 add_ln149_2_fu_798_p2 add_ln149_3_fu_918_p2 add_ln149_4_fu_928_p2 add_ln149_5_fu_970_p2 add_ln149_6_fu_980_p2 add_ln149_7_fu_1022_p2 add_ln149_8_fu_1032_p2 add_ln152_fu_1102_p2 add_ln156_fu_823_p2 add_ln156_1_fu_849_p2 add_ln156_2_fu_866_p2 add_ln156_3_fu_938_p2 add_ln156_4_fu_948_p2 add_ln156_5_fu_990_p2 add_ln156_6_fu_1000_p2 add_ln156_7_fu_1042_p2 add_ln156_8_fu_1052_p2 add_ln159_fu_1082_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln106_fu_293_p2 add_ln114_fu_328_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989</InstName>
                            <ModuleName>bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1989</ID>
                            <BindInstances>add_ln1027_1_fu_139_p2 add_ln840_fu_157_p2 add_ln840_32_fu_215_p2 add_ln341_fu_247_p2 add_ln840_33_fu_298_p2 add_ln1027_fu_304_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995</InstName>
                            <ModuleName>bin_conv_Pipeline_VITIS_LOOP_348_11</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1995</ID>
                            <BindInstances>add_ln840_fu_110_p2 add_ln840_29_fu_125_p2 add_ln840_30_fu_160_p2 fixed_buffer_V_d0</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003</InstName>
                            <ModuleName>bin_conv_Pipeline_LOOP_ACC_PHASES_I</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2003</ID>
                            <BindInstances>add_i705_fu_2451_p2 fixed_temp_V_0_3_fu_2854_p2 fixed_temp_V_1_3_fu_2860_p2 fixed_temp_V_2_3_fu_2866_p2 fixed_temp_V_3_3_fu_2872_p2 fixed_temp_V_4_3_fu_2878_p2 fixed_temp_V_5_3_fu_2884_p2 fixed_temp_V_6_3_fu_2890_p2 fixed_temp_V_7_3_fu_2896_p2 fixed_temp_V_8_3_fu_2902_p2 fixed_temp_V_9_3_fu_2908_p2 fixed_temp_V_10_3_fu_2914_p2 fixed_temp_V_11_3_fu_2920_p2 fixed_temp_V_12_3_fu_2926_p2 fixed_temp_V_13_3_fu_2932_p2 fixed_temp_V_14_3_fu_2938_p2 fixed_temp_V_15_3_fu_2944_p2 fixed_temp_V_16_3_fu_3238_p2 fixed_temp_V_17_3_fu_3244_p2 fixed_temp_V_18_3_fu_3250_p2 fixed_temp_V_19_3_fu_3256_p2 fixed_temp_V_20_3_fu_3262_p2 fixed_temp_V_21_3_fu_3268_p2 fixed_temp_V_22_3_fu_3274_p2 fixed_temp_V_23_3_fu_3280_p2 fixed_temp_V_24_3_fu_3286_p2 fixed_temp_V_25_3_fu_3292_p2 fixed_temp_V_26_3_fu_3298_p2 fixed_temp_V_27_3_fu_3304_p2 fixed_temp_V_28_3_fu_3310_p2 fixed_temp_V_29_3_fu_3316_p2 fixed_temp_V_30_3_fu_3322_p2 fixed_temp_V_31_3_fu_3328_p2 fixed_temp_V_32_3_fu_3622_p2 fixed_temp_V_33_3_fu_3628_p2 fixed_temp_V_34_3_fu_3634_p2 fixed_temp_V_35_3_fu_3640_p2 fixed_temp_V_36_3_fu_3646_p2 fixed_temp_V_37_3_fu_3652_p2 fixed_temp_V_38_3_fu_3658_p2 fixed_temp_V_39_3_fu_3664_p2 fixed_temp_V_40_3_fu_3670_p2 fixed_temp_V_41_3_fu_3676_p2 fixed_temp_V_42_3_fu_3682_p2 fixed_temp_V_43_3_fu_3688_p2 fixed_temp_V_44_3_fu_3694_p2 fixed_temp_V_45_3_fu_3700_p2 fixed_temp_V_46_3_fu_3706_p2 fixed_temp_V_47_3_fu_3712_p2 fixed_temp_V_48_3_fu_3846_p2 fixed_temp_V_49_3_fu_3852_p2 fixed_temp_V_50_3_fu_3858_p2 fixed_temp_V_51_3_fu_3864_p2 fixed_temp_V_52_3_fu_3870_p2 fixed_temp_V_53_3_fu_3876_p2 fixed_temp_V_54_3_fu_3882_p2 fixed_temp_V_55_3_fu_3888_p2 fixed_temp_V_56_3_fu_3894_p2 fixed_temp_V_57_3_fu_3900_p2 fixed_temp_V_58_3_fu_3906_p2 fixed_temp_V_59_3_fu_3912_p2 fixed_temp_V_60_3_fu_3918_p2 fixed_temp_V_61_3_fu_3924_p2 fixed_temp_V_62_3_fu_3930_p2 fixed_temp_V_63_3_fu_3936_p2 i_V_10_fu_2635_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_bin_conv_Pipeline_LOOP_BATCH_NORM_fu_2138</InstName>
                            <ModuleName>bin_conv_Pipeline_LOOP_BATCH_NORM</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>2138</ID>
                            <BindInstances>add_ln840_fu_1320_p2 o_bank_offset_V_2_fu_1508_p2 grp_fu_1276_p2 add_ln186_1_fu_3964_p2 grp_fu_1281_p2 add_ln186_2_fu_4055_p2 grp_fu_1286_p2 add_ln186_3_fu_4140_p2 grp_fu_1291_p2 add_ln186_4_fu_4231_p2 add_ln186_5_fu_4236_p2 grp_fu_1296_p2 add_ln186_6_fu_4333_p2 add_ln186_7_fu_4338_p2 grp_fu_1276_p2 add_ln186_8_fu_1871_p2 add_ln186_9_fu_1876_p2 grp_fu_1281_p2 add_ln186_10_fu_1929_p2 add_ln186_11_fu_1934_p2 grp_fu_1286_p2 add_ln186_12_fu_1993_p2 add_ln186_13_fu_1998_p2 grp_fu_1291_p2 add_ln186_14_fu_2063_p2 add_ln186_15_fu_2068_p2 grp_fu_1296_p2 add_ln186_16_fu_2139_p2 add_ln186_17_fu_2144_p2 sub_ln628_11_fu_2175_p2 add_ln186_18_fu_2214_p2 add_ln186_19_fu_2538_p2 grp_fu_1276_p2 add_ln186_20_fu_2597_p2 add_ln186_21_fu_2602_p2 grp_fu_1281_p2 add_ln186_22_fu_2669_p2 add_ln186_23_fu_2674_p2 grp_fu_1286_p2 add_ln186_24_fu_2735_p2 add_ln186_25_fu_2740_p2 grp_fu_1291_p2 add_ln186_26_fu_2793_p2 add_ln186_27_fu_2798_p2 add_ln451_fu_2228_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>line_buffer_0_U line_buffer_1_U line_buffer_2_U fixed_buffer_V_U word_buffer_V_U old_word_buffer_V_U conv_out_buffer_V_U lb_U rb_U log_width_V_fu_2250_p2 sub_ln455_fu_2338_p2 ret_V_17_fu_2429_p2 ret_V_21_fu_2503_p2 ret_V_24_fu_2557_p2 add_ln840_fu_3299_p2 add_ln252_fu_3333_p2 mul_mul_10ns_5ns_12_4_1_U288 count_V_1_fu_3370_p2 add_ln840_38_fu_3440_p2 add_ln840_37_fu_3445_p2 add_i1340_fu_3481_p2 add_ln840_39_fu_3498_p2 sub_i_i845_fu_3508_p2 wrd_V_1_fu_3523_p2 wrd_phase_V_1_fu_3529_p2 p_V_3_fu_3412_p2 add_ln840_35_fu_3557_p2 add_ln393_fu_4512_p2 mul_mul_14s_5ns_14_4_1_U289 conv570_fu_4532_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_fp_conv_fu_290</InstName>
                    <ModuleName>fp_conv</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>290</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285</InstName>
                            <ModuleName>fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>285</ID>
                            <BindInstances>add_ln1027_fu_112_p2 add_ln840_fu_124_p2 add_ln490_fu_164_p2 add_ln840_18_fu_175_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291</InstName>
                            <ModuleName>fp_conv_Pipeline_LOOP_LOAD_WTS</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln840_fu_150_p2 Hi_fu_166_p2 sub_ln628_fu_196_p2 sub_ln628_1_fu_208_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303</InstName>
                            <ModuleName>fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>303</ID>
                            <BindInstances>ret_V_11_fu_716_p2 ret_V_34_tr_cast_fu_722_p2 p_neg_fu_736_p2 p_neg_t_fu_752_p2 add_ln1027_fu_782_p2 r_V_3_fu_791_p2 ret_V_34_tr_cast_mid1_fu_845_p2 p_neg_mid1_fu_859_p2 p_neg_t_mid1_fu_875_p2 sub_ln513_fu_1148_p2 add_ln538_fu_954_p2 addr_V_fu_974_p2 ret_V_fu_980_p2 sub_ln813_fu_1209_p2 sub_ln813_1_fu_1226_p2 sub_ln813_2_fu_1241_p2 sub_ln813_3_fu_1258_p2 sub_ln813_4_fu_1275_p2 sub_ln813_5_fu_1290_p2 sub_ln813_6_fu_1307_p2 sub_ln813_7_fu_1324_p2 sub_ln813_8_fu_1339_p2 sub_ln813_9_fu_1354_p2 sub_ln813_10_fu_1371_p2 sub_ln813_11_fu_1386_p2 sub_ln813_12_fu_1403_p2 sub_ln813_13_fu_1420_p2 sub_ln813_14_fu_1435_p2 sub_ln813_15_fu_1452_p2 sub_ln813_16_fu_1469_p2 sub_ln813_17_fu_1484_p2 sub_ln813_18_fu_1499_p2 sub_ln813_19_fu_1516_p2 sub_ln813_20_fu_1531_p2 sub_ln813_21_fu_1548_p2 sub_ln813_22_fu_1565_p2 sub_ln813_23_fu_1580_p2 sub_ln813_24_fu_1597_p2 sub_ln813_25_fu_1614_p2 sub_ln813_26_fu_1629_p2 add_ln813_fu_1644_p2 add_ln813_1_fu_1654_p2 add_ln813_2_fu_1664_p2 add_ln813_3_fu_1674_p2 add_ln813_4_fu_1684_p2 add_ln813_5_fu_1694_p2 add_ln813_6_fu_1704_p2 add_ln813_7_fu_1714_p2 add_ln813_8_fu_1724_p2 add_ln813_9_fu_1734_p2 add_ln813_10_fu_1744_p2 add_ln813_12_fu_1754_p2 add_ln813_13_fu_1764_p2 add_ln813_14_fu_1774_p2 add_ln813_15_fu_1784_p2 add_ln813_16_fu_1794_p2 add_ln813_17_fu_1804_p2 add_ln813_18_fu_1814_p2 add_ln813_19_fu_1824_p2 add_ln813_20_fu_1834_p2 add_ln813_21_fu_1844_p2 add_ln813_22_fu_1854_p2 add_ln813_23_fu_1864_p2 add_ln813_11_fu_1880_p2 add_ln552_fu_1900_p2 add_ln840_fu_1928_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368</InstName>
                            <ModuleName>fp_conv_Pipeline_LOOP_OUTPUT</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>368</ID>
                            <BindInstances>add_ln840_fu_97_p2 add_ln580_fu_123_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>lbuf_V_0_U lbuf_V_1_U outwords_V_U n_V_2_fu_406_p2 add_ln499_fu_442_p2 idx_V_fu_461_p2 off_fu_476_p2 img_idx_V_fu_771_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_bin_dense_fu_306</InstName>
                    <ModuleName>bin_dense</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>306</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_bin_dense_Pipeline_LOOP_DENSE_I_fu_225</InstName>
                            <ModuleName>bin_dense_Pipeline_LOOP_DENSE_I</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>225</ID>
                            <BindInstances>ret_V_fu_340_p2 add_ln625_fu_397_p2 sub_ln841_fu_815_p2 add_ln631_2_fu_2068_p2 add_ln631_fu_2074_p2 add_ln840_20_fu_2646_p2 add_ln1669_4_fu_2652_p2 add_ln840_21_fu_2692_p2 add_ln1669_5_fu_2718_p2 sub_ln638_fu_2752_p2 sub_ln841_1_fu_1531_p2 add_ln631_3_fu_2976_p2 add_ln631_1_fu_2982_p2 add_ln840_24_fu_3554_p2 add_ln1669_9_fu_3560_p2 add_ln840_25_fu_3600_p2 add_ln1669_10_fu_3626_p2 sub_ln638_1_fu_3660_p2 add_ln840_26_fu_3670_p2 add_ln840_27_fu_3680_p2 i_V_fu_408_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln608_fu_301_p2 o_V_fu_311_p2 ret_V_fu_329_p2 add_ln1495_3_fu_334_p2 o_offset_V_fu_347_p2 mac_muladd_20s_16s_28s_34_4_1_U396 mac_muladd_20s_16s_28s_34_4_1_U396</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_Pipeline_LOOP_DMEM_O_fu_322</InstName>
                    <ModuleName>top_Pipeline_LOOP_DMEM_O</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>322</ID>
                    <BindInstances>add_ln840_fu_176_p2 mac_muladd_12s_5ns_10ns_12_4_1_U407 mac_muladd_12s_5ns_10ns_12_4_1_U407 add_ln849_fu_288_p2 img_off_V_fu_202_p2 img_idx_V_1_fu_213_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>i_V_5_fu_449_p2 add_ln840_8_fu_513_p2 add_ln840_9_fu_534_p2 add_ln840_5_fu_551_p2 grp_fu_348_p2 grp_fu_348_p2 dmem_V_U wt_mem_V_U kh_mem_V_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>top_Pipeline_LOOP_DMEM_I</Name>
            <Loops>
                <LOOP_DMEM_I/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.290</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>65537</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.655 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 65537</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_DMEM_I>
                        <Name>LOOP_DMEM_I</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>65535</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 65535</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.655 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOOP_DMEM_I>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>69</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>278</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_DMEM_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_201_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_DMEM_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln761_fu_233_p2" SOURCE="Accel.cpp:761" URAM="0" VARIABLE="add_ln761"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_DMEM_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln763_fu_323_p2" SOURCE="Accel.cpp:763" URAM="0" VARIABLE="add_ln763"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_DMEM_I" OPTYPE="add" PRAGMA="" RTLNAME="img_off_V_fu_340_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="img_off_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_DMEM_I" OPTYPE="add" PRAGMA="" RTLNAME="img_idx_V_3_fu_351_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="img_idx_V_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_Pipeline_LOOP_WT_I</Name>
            <Loops>
                <LOOP_WT_I/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.966</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4684</Best-caseLatency>
                    <Average-caseLatency>4684</Average-caseLatency>
                    <Worst-caseLatency>4684</Worst-caseLatency>
                    <Best-caseRealTimeLatency>46.840 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>46.840 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>46.840 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4684</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_WT_I>
                        <Name>LOOP_WT_I</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4682</TripCount>
                        <Latency>4682</Latency>
                        <AbsoluteTimeLatency>46.820 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOOP_WT_I>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>29</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>102</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_WT_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_87_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_WT_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln774_fu_127_p2" SOURCE="Accel.cpp:774" URAM="0" VARIABLE="add_ln774"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_Pipeline_LOOP_KH_I</Name>
            <Loops>
                <LOOP_KH_I/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.428</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_KH_I>
                        <Name>LOOP_KH_I</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOOP_KH_I>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>63</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_KH_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_81_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bin_conv_Pipeline_LOOP_WT_WORDS</Name>
            <Loops>
                <LOOP_WT_WORDS/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.877</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_WT_WORDS>
                        <Name>LOOP_WT_WORDS</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2</TripCount>
                        <Latency>2</Latency>
                        <AbsoluteTimeLatency>20.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOOP_WT_WORDS>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>153</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>439</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_WT_WORDS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_152_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_WT_WORDS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln948_1_fu_161_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:948" URAM="0" VARIABLE="add_ln948_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_WT_WORDS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln948_fu_167_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:948" URAM="0" VARIABLE="add_ln948"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bin_conv_Pipeline_LOOP_LOAD_WTS</Name>
            <Loops>
                <LOOP_LOAD_WTS/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>0.823</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_LOAD_WTS>
                        <Name>LOOP_LOAD_WTS</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2</TripCount>
                        <Latency>2</Latency>
                        <AbsoluteTimeLatency>20.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOOP_LOAD_WTS>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>22</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>251</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_LOAD_WTS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_438_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bin_conv_Pipeline_LOOP_CONVOLVER_LOAD</Name>
            <Loops>
                <LOOP_CONVOLVER_LOAD/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.826</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>82</Best-caseLatency>
                    <Average-caseLatency>82</Average-caseLatency>
                    <Worst-caseLatency>82</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.820 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.820 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.820 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>82</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_CONVOLVER_LOAD>
                        <Name>LOOP_CONVOLVER_LOAD</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2</TripCount>
                        <Latency>80</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>40</PipelineII>
                        <PipelineDepth>40</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOOP_CONVOLVER_LOAD>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>146</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2093</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_922_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_fu_928_p2" SOURCE="Accel.cpp:317" URAM="0" VARIABLE="add_ln317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_1_fu_942_p2" SOURCE="Accel.cpp:317" URAM="0" VARIABLE="add_ln317_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="empty_84_fu_1004_p2" SOURCE="Accel.cpp:317" URAM="0" VARIABLE="empty_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="empty_85_fu_1010_p2" SOURCE="Accel.cpp:317" URAM="0" VARIABLE="empty_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_fu_1763_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_1_fu_1773_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_2_fu_1835_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_3_fu_1845_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_4_fu_1875_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln324_fu_1893_p2" SOURCE="Accel.cpp:324" URAM="0" VARIABLE="add_ln324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_5_fu_1930_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_6_fu_1992_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_7_fu_2002_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_8_fu_2028_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_9_fu_2038_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_10_fu_2123_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_11_fu_2149_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_12_fu_2159_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_13_fu_2185_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_14_fu_2195_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_15_fu_2221_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_16_fu_2231_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_17_fu_2261_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln324_1_fu_2279_p2" SOURCE="Accel.cpp:324" URAM="0" VARIABLE="add_ln324_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_18_fu_2316_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_19_fu_2454_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln324_2_fu_2472_p2" SOURCE="Accel.cpp:324" URAM="0" VARIABLE="add_ln324_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_20_fu_2509_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_21_fu_2535_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_22_fu_2545_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_23_fu_2607_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_24_fu_2617_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_25_fu_2647_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln324_3_fu_2665_p2" SOURCE="Accel.cpp:324" URAM="0" VARIABLE="add_ln324_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_26_fu_2702_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_27_fu_2764_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_28_fu_2774_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_29_fu_2800_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_30_fu_2810_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_31_fu_2840_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln324_4_fu_2858_p2" SOURCE="Accel.cpp:324" URAM="0" VARIABLE="add_ln324_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_32_fu_2887_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_33_fu_2897_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_34_fu_2923_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_35_fu_2933_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_36_fu_2959_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_37_fu_2969_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVER_LOAD" OPTYPE="add" PRAGMA="" RTLNAME="add_ln320_38_fu_2999_p2" SOURCE="Accel.cpp:320" URAM="0" VARIABLE="add_ln320_38"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>process_word_Pipeline_VITIS_LOOP_113_1</Name>
            <Loops>
                <VITIS_LOOP_113_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.417</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>44</Best-caseLatency>
                    <Average-caseLatency>44</Average-caseLatency>
                    <Worst-caseLatency>44</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.440 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.440 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.440 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>44</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_113_1>
                        <Name>VITIS_LOOP_113_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>42</Latency>
                        <AbsoluteTimeLatency>0.420 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_113_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>117</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1035</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_554_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_570_p2" SOURCE="Accel.cpp:127" URAM="0" VARIABLE="add_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_1_fu_741_p2" SOURCE="Accel.cpp:127" URAM="0" VARIABLE="add_ln127_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln128_fu_980_p2" SOURCE="Accel.cpp:128" URAM="0" VARIABLE="add_ln128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_798_p2" SOURCE="Accel.cpp:118" URAM="0" VARIABLE="add_ln118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_1_fu_808_p2" SOURCE="Accel.cpp:118" URAM="0" VARIABLE="add_ln118_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_2_fu_858_p2" SOURCE="Accel.cpp:118" URAM="0" VARIABLE="add_ln118_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_3_fu_868_p2" SOURCE="Accel.cpp:118" URAM="0" VARIABLE="add_ln118_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_4_fu_878_p2" SOURCE="Accel.cpp:118" URAM="0" VARIABLE="add_ln118_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_5_fu_928_p2" SOURCE="Accel.cpp:118" URAM="0" VARIABLE="add_ln118_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_6_fu_966_p2" SOURCE="Accel.cpp:118" URAM="0" VARIABLE="add_ln118_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="add" PRAGMA="" RTLNAME="s_idx_V_fu_584_p2" SOURCE="Accel.cpp:114" URAM="0" VARIABLE="s_idx_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_fu_598_p2" SOURCE="Accel.cpp:125" URAM="0" VARIABLE="add_ln125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_1_fu_628_p2" SOURCE="Accel.cpp:125" URAM="0" VARIABLE="add_ln125_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_2_fu_645_p2" SOURCE="Accel.cpp:125" URAM="0" VARIABLE="add_ln125_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_3_fu_758_p2" SOURCE="Accel.cpp:125" URAM="0" VARIABLE="add_ln125_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_4_fu_768_p2" SOURCE="Accel.cpp:125" URAM="0" VARIABLE="add_ln125_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_5_fu_818_p2" SOURCE="Accel.cpp:125" URAM="0" VARIABLE="add_ln125_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_6_fu_828_p2" SOURCE="Accel.cpp:125" URAM="0" VARIABLE="add_ln125_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_7_fu_888_p2" SOURCE="Accel.cpp:125" URAM="0" VARIABLE="add_ln125_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_8_fu_898_p2" SOURCE="Accel.cpp:125" URAM="0" VARIABLE="add_ln125_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln128_1_fu_942_p2" SOURCE="Accel.cpp:128" URAM="0" VARIABLE="add_ln128_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="add" PRAGMA="" RTLNAME="s_idx_V_cast_fu_656_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="s_idx_V_cast"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_7_fu_690_p2" SOURCE="Accel.cpp:118" URAM="0" VARIABLE="add_ln118_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_8_fu_707_p2" SOURCE="Accel.cpp:118" URAM="0" VARIABLE="add_ln118_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_9_fu_778_p2" SOURCE="Accel.cpp:118" URAM="0" VARIABLE="add_ln118_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_10_fu_788_p2" SOURCE="Accel.cpp:118" URAM="0" VARIABLE="add_ln118_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_11_fu_838_p2" SOURCE="Accel.cpp:118" URAM="0" VARIABLE="add_ln118_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_12_fu_848_p2" SOURCE="Accel.cpp:118" URAM="0" VARIABLE="add_ln118_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_13_fu_908_p2" SOURCE="Accel.cpp:118" URAM="0" VARIABLE="add_ln118_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_14_fu_918_p2" SOURCE="Accel.cpp:118" URAM="0" VARIABLE="add_ln118_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_113_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_956_p2" SOURCE="Accel.cpp:121" URAM="0" VARIABLE="add_ln121"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>process_word_Pipeline_VITIS_LOOP_82_1_VITIS_LOOP_83_2</Name>
            <Loops>
                <VITIS_LOOP_82_1_VITIS_LOOP_83_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.771</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>130</Best-caseLatency>
                    <Average-caseLatency>130</Average-caseLatency>
                    <Worst-caseLatency>130</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>130</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_82_1_VITIS_LOOP_83_2>
                        <Name>VITIS_LOOP_82_1_VITIS_LOOP_83_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>1.280 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_82_1_VITIS_LOOP_83_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>46</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>431</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_fu_304_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_316_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_348_p2" SOURCE="Accel.cpp:65" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_1_fu_374_p2" SOURCE="Accel.cpp:65" URAM="0" VARIABLE="add_ln65_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_2_fu_396_p2" SOURCE="Accel.cpp:65" URAM="0" VARIABLE="add_ln65_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" OPTYPE="add" PRAGMA="" RTLNAME="cc_V_fu_409_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495" URAM="0" VARIABLE="cc_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_3_fu_419_p2" SOURCE="Accel.cpp:65" URAM="0" VARIABLE="add_ln65_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1495_1_fu_432_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495" URAM="0" VARIABLE="add_ln1495_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_4_fu_442_p2" SOURCE="Accel.cpp:65" URAM="0" VARIABLE="add_ln65_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_10_fu_586_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_11_fu_811_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_12_fu_821_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_13_fu_831_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_14_fu_841_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_15_fu_851_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_82_1_VITIS_LOOP_83_2" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_452_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495" URAM="0" VARIABLE="ret_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>process_word_Pipeline_VITIS_LOOP_142_4</Name>
            <Loops>
                <VITIS_LOOP_142_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.419</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>88</Best-caseLatency>
                    <Average-caseLatency>88</Average-caseLatency>
                    <Worst-caseLatency>88</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.880 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.880 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.880 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>88</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_142_4>
                        <Name>VITIS_LOOP_142_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>86</Latency>
                        <AbsoluteTimeLatency>0.860 us</AbsoluteTimeLatency>
                        <PipelineII>10</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_142_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>260</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1197</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_651_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_fu_667_p2" SOURCE="Accel.cpp:165" URAM="0" VARIABLE="add_ln165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_1_fu_693_p2" SOURCE="Accel.cpp:165" URAM="0" VARIABLE="add_ln165_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_2_fu_882_p2" SOURCE="Accel.cpp:165" URAM="0" VARIABLE="add_ln165_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_3_fu_712_p2" SOURCE="Accel.cpp:165" URAM="0" VARIABLE="add_ln165_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_4_fu_958_p2" SOURCE="Accel.cpp:165" URAM="0" VARIABLE="add_ln165_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_5_fu_894_p2" SOURCE="Accel.cpp:165" URAM="0" VARIABLE="add_ln165_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_6_fu_1010_p2" SOURCE="Accel.cpp:165" URAM="0" VARIABLE="add_ln165_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_7_fu_906_p2" SOURCE="Accel.cpp:165" URAM="0" VARIABLE="add_ln165_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_8_fu_1062_p2" SOURCE="Accel.cpp:165" URAM="0" VARIABLE="add_ln165_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_fu_1133_p2" SOURCE="Accel.cpp:169" URAM="0" VARIABLE="add_ln169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_4" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_fu_733_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_fu_755_p2" SOURCE="Accel.cpp:149" URAM="0" VARIABLE="add_ln149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_1_fu_781_p2" SOURCE="Accel.cpp:149" URAM="0" VARIABLE="add_ln149_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_2_fu_798_p2" SOURCE="Accel.cpp:149" URAM="0" VARIABLE="add_ln149_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_3_fu_918_p2" SOURCE="Accel.cpp:149" URAM="0" VARIABLE="add_ln149_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_4_fu_928_p2" SOURCE="Accel.cpp:149" URAM="0" VARIABLE="add_ln149_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_5_fu_970_p2" SOURCE="Accel.cpp:149" URAM="0" VARIABLE="add_ln149_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_6_fu_980_p2" SOURCE="Accel.cpp:149" URAM="0" VARIABLE="add_ln149_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_7_fu_1022_p2" SOURCE="Accel.cpp:149" URAM="0" VARIABLE="add_ln149_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln149_8_fu_1032_p2" SOURCE="Accel.cpp:149" URAM="0" VARIABLE="add_ln149_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln152_fu_1102_p2" SOURCE="Accel.cpp:152" URAM="0" VARIABLE="add_ln152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_fu_823_p2" SOURCE="Accel.cpp:156" URAM="0" VARIABLE="add_ln156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_1_fu_849_p2" SOURCE="Accel.cpp:156" URAM="0" VARIABLE="add_ln156_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_2_fu_866_p2" SOURCE="Accel.cpp:156" URAM="0" VARIABLE="add_ln156_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_3_fu_938_p2" SOURCE="Accel.cpp:156" URAM="0" VARIABLE="add_ln156_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_4_fu_948_p2" SOURCE="Accel.cpp:156" URAM="0" VARIABLE="add_ln156_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_5_fu_990_p2" SOURCE="Accel.cpp:156" URAM="0" VARIABLE="add_ln156_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_6_fu_1000_p2" SOURCE="Accel.cpp:156" URAM="0" VARIABLE="add_ln156_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_7_fu_1042_p2" SOURCE="Accel.cpp:156" URAM="0" VARIABLE="add_ln156_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln156_8_fu_1052_p2" SOURCE="Accel.cpp:156" URAM="0" VARIABLE="add_ln156_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_142_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_fu_1082_p2" SOURCE="Accel.cpp:159" URAM="0" VARIABLE="add_ln159"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>process_word</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.253</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>267</Best-caseLatency>
                    <Average-caseLatency>267</Average-caseLatency>
                    <Worst-caseLatency>267</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.670 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.670 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.670 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>267</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>458</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3247</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_293_p2" SOURCE="Accel.cpp:106" URAM="0" VARIABLE="add_ln106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_fu_328_p2" SOURCE="Accel.cpp:114" URAM="0" VARIABLE="add_ln114"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10</Name>
            <Loops>
                <VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.130</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>162</Best-caseLatency>
                    <Average-caseLatency>162</Average-caseLatency>
                    <Worst-caseLatency>162</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.620 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.620 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.620 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>162</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10>
                        <Name>VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10</Name>
                        <Slack>7.30</Slack>
                        <TripCount>160</TripCount>
                        <Latency>160</Latency>
                        <AbsoluteTimeLatency>1.600 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>37</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>283</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_1_fu_139_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_157_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_32_fu_215_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln341_fu_247_p2" SOURCE="Accel.cpp:341" URAM="0" VARIABLE="add_ln341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_33_fu_298_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_fu_304_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bin_conv_Pipeline_VITIS_LOOP_348_11</Name>
            <Loops>
                <VITIS_LOOP_348_11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.224</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_348_11>
                        <Name>VITIS_LOOP_348_11</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_348_11>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>21</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>121</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_348_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_110_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_348_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_29_fu_125_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_348_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_30_fu_160_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_348_11" OPTYPE="add" PRAGMA="" RTLNAME="fixed_buffer_V_d0" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_31"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bin_conv_Pipeline_LOOP_ACC_PHASES_I</Name>
            <Loops>
                <LOOP_ACC_PHASES_I/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.335</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>130</Best-caseLatency>
                    <Average-caseLatency>1090</Average-caseLatency>
                    <Worst-caseLatency>2050</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.900 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>130 ~ 2050</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_ACC_PHASES_I>
                        <Name>LOOP_ACC_PHASES_I</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>32</min>
                                <max>512</max>
                            </range>
                        </TripCount>
                        <Latency>128 ~ 2048</Latency>
                        <AbsoluteTimeLatency>1.280 us ~ 20.480 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOOP_ACC_PHASES_I>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>787</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3008</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="add_i705_fu_2451_p2" SOURCE="" URAM="0" VARIABLE="add_i705"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_0_3_fu_2854_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_0_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_1_3_fu_2860_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_2_3_fu_2866_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_3_3_fu_2872_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_4_3_fu_2878_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_5_3_fu_2884_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_6_3_fu_2890_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_7_3_fu_2896_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_8_3_fu_2902_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_9_3_fu_2908_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_9_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_10_3_fu_2914_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_10_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_11_3_fu_2920_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_11_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_12_3_fu_2926_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_12_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_13_3_fu_2932_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_13_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_14_3_fu_2938_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_14_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_15_3_fu_2944_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_15_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_16_3_fu_3238_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_16_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_17_3_fu_3244_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_17_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_18_3_fu_3250_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_18_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_19_3_fu_3256_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_19_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_20_3_fu_3262_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_20_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_21_3_fu_3268_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_21_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_22_3_fu_3274_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_22_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_23_3_fu_3280_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_23_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_24_3_fu_3286_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_24_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_25_3_fu_3292_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_25_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_26_3_fu_3298_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_26_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_27_3_fu_3304_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_27_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_28_3_fu_3310_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_28_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_29_3_fu_3316_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_29_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_30_3_fu_3322_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_30_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_31_3_fu_3328_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_31_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_32_3_fu_3622_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_32_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_33_3_fu_3628_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_33_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_34_3_fu_3634_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_34_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_35_3_fu_3640_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_35_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_36_3_fu_3646_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_36_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_37_3_fu_3652_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_37_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_38_3_fu_3658_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_38_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_39_3_fu_3664_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_39_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_40_3_fu_3670_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_40_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_41_3_fu_3676_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_41_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_42_3_fu_3682_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_42_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_43_3_fu_3688_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_43_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_44_3_fu_3694_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_44_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_45_3_fu_3700_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_45_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_46_3_fu_3706_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_46_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_47_3_fu_3712_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_47_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_48_3_fu_3846_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_48_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_49_3_fu_3852_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_49_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_50_3_fu_3858_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_50_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_51_3_fu_3864_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_51_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_52_3_fu_3870_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_52_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_53_3_fu_3876_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_53_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_54_3_fu_3882_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_54_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_55_3_fu_3888_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_55_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_56_3_fu_3894_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_56_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_57_3_fu_3900_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_57_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_58_3_fu_3906_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_58_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_59_3_fu_3912_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_59_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_60_3_fu_3918_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_60_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_61_3_fu_3924_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_61_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_62_3_fu_3930_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_62_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="fixed_temp_V_63_3_fu_3936_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="fixed_temp_V_63_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES_I" OPTYPE="add" PRAGMA="" RTLNAME="i_V_10_fu_2635_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="i_V_10"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bin_conv_Pipeline_LOOP_BATCH_NORM</Name>
            <Loops>
                <LOOP_BATCH_NORM/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.379</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>67</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.350 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.670 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7 ~ 67</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_BATCH_NORM>
                        <Name>LOOP_BATCH_NORM</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>16</max>
                            </range>
                        </TripCount>
                        <Latency>5 ~ 65</Latency>
                        <AbsoluteTimeLatency>50.000 ns ~ 0.650 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOOP_BATCH_NORM>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>546</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>7584</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_1320_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="add" PRAGMA="" RTLNAME="o_bank_offset_V_2_fu_1508_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="o_bank_offset_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_1276_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" URAM="0" VARIABLE="sub_ln628"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_1_fu_3964_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_1281_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" URAM="0" VARIABLE="sub_ln628_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_2_fu_4055_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_1286_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" URAM="0" VARIABLE="sub_ln628_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_3_fu_4140_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_1291_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" URAM="0" VARIABLE="sub_ln628_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_4_fu_4231_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_5_fu_4236_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_1296_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" URAM="0" VARIABLE="sub_ln628_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_6_fu_4333_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_7_fu_4338_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_1276_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" URAM="0" VARIABLE="sub_ln628_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_8_fu_1871_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_9_fu_1876_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_1281_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" URAM="0" VARIABLE="sub_ln628_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_10_fu_1929_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_11_fu_1934_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_1286_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" URAM="0" VARIABLE="sub_ln628_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_12_fu_1993_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_13_fu_1998_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_1291_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" URAM="0" VARIABLE="sub_ln628_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_14_fu_2063_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_15_fu_2068_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_1296_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" URAM="0" VARIABLE="sub_ln628_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_16_fu_2139_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_17_fu_2144_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln628_11_fu_2175_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" URAM="0" VARIABLE="sub_ln628_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_18_fu_2214_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_19_fu_2538_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_1276_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" URAM="0" VARIABLE="sub_ln628_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_20_fu_2597_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_21_fu_2602_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_1281_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" URAM="0" VARIABLE="sub_ln628_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_22_fu_2669_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_23_fu_2674_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_1286_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" URAM="0" VARIABLE="sub_ln628_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_24_fu_2735_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_25_fu_2740_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="sub" PRAGMA="" RTLNAME="grp_fu_1291_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" URAM="0" VARIABLE="sub_ln628_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_26_fu_2793_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_27_fu_2798_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="add_ln186_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_BATCH_NORM" OPTYPE="add" PRAGMA="" RTLNAME="add_ln451_fu_2228_p2" SOURCE="Accel.cpp:451" URAM="0" VARIABLE="add_ln451"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bin_conv</Name>
            <Loops>
                <VITIS_LOOP_240_2/>
                <LOOP_PHASES>
                    <LOOP_WORDS_IN_PHASE>
                        <LOOP_CONVOLVERS/>
                    </LOOP_WORDS_IN_PHASE>
                </LOOP_PHASES>
                <LOOP_ACC_PHASES/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.596</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>182585</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>3336804</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.826 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>33.368 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>182585 ~ 3336804</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_240_2>
                        <Name>VITIS_LOOP_240_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>2048</Latency>
                        <AbsoluteTimeLatency>20.480 us</AbsoluteTimeLatency>
                        <IterationLatency>64</IterationLatency>
                        <PipelineDepth>64</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_240_2>
                    <LOOP_PHASES>
                        <Name>LOOP_PHASES</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>8</min>
                                <max>64</max>
                            </range>
                        </TripCount>
                        <Latency>180520 ~ 3268928</Latency>
                        <AbsoluteTimeLatency>1.805 ms ~ 32.689 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>22565</min>
                                <max>51077</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>22565 ~ 51077</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <LOOP_WORDS_IN_PHASE>
                            <Name>LOOP_WORDS_IN_PHASE</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>32</min>
                                    <max>64</max>
                                </range>
                            </TripCount>
                            <Latency>22560 ~ 51072</Latency>
                            <AbsoluteTimeLatency>0.226 ms ~ 0.511 ms</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>705</min>
                                    <max>798</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>705 ~ 798</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_bin_conv_Pipeline_LOOP_WT_WORDS_fu_1891</Instance>
                                <Instance>grp_bin_conv_Pipeline_LOOP_LOAD_WTS_fu_1903</Instance>
                                <Instance>grp_bin_conv_Pipeline_LOOP_CONVOLVER_LOAD_fu_1945</Instance>
                                <Instance>grp_bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10_fu_1989</Instance>
                                <Instance>grp_bin_conv_Pipeline_VITIS_LOOP_348_11_fu_1995</Instance>
                            </InstanceList>
                            <LOOP_CONVOLVERS>
                                <Name>LOOP_CONVOLVERS</Name>
                                <Slack>7.30</Slack>
                                <TripCount>2</TripCount>
                                <Latency>538</Latency>
                                <AbsoluteTimeLatency>5.380 us</AbsoluteTimeLatency>
                                <IterationLatency>269</IterationLatency>
                                <PipelineDepth>269</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_process_word_fu_1954</Instance>
                                </InstanceList>
                            </LOOP_CONVOLVERS>
                        </LOOP_WORDS_IN_PHASE>
                    </LOOP_PHASES>
                    <LOOP_ACC_PHASES>
                        <Name>LOOP_ACC_PHASES</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>31</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 65751</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.658 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>201</min>
                                <max>2121</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>201 ~ 2121</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_bin_conv_Pipeline_LOOP_ACC_PHASES_I_fu_2003</Instance>
                        </InstanceList>
                    </LOOP_ACC_PHASES>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>32</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4287</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>22664</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="line_buffer_0_U" SOURCE="" URAM="0" VARIABLE="line_buffer_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="line_buffer_1_U" SOURCE="" URAM="0" VARIABLE="line_buffer_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="line_buffer_2_U" SOURCE="" URAM="0" VARIABLE="line_buffer_2"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="fixed_buffer_V_U" SOURCE="Accel.cpp:210" URAM="0" VARIABLE="fixed_buffer_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="word_buffer_V_U" SOURCE="Accel.cpp:213" URAM="0" VARIABLE="word_buffer_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="old_word_buffer_V_U" SOURCE="Accel.cpp:214" URAM="0" VARIABLE="old_word_buffer_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv_out_buffer_V_U" SOURCE="Accel.cpp:215" URAM="0" VARIABLE="conv_out_buffer_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="lb_U" SOURCE="Accel.cpp:217" URAM="0" VARIABLE="lb"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="rb_U" SOURCE="Accel.cpp:218" URAM="0" VARIABLE="rb"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="log_width_V_fu_2250_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="log_width_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln455_fu_2338_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:455" URAM="0" VARIABLE="sub_ln455"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_17_fu_2429_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495" URAM="0" VARIABLE="ret_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_21_fu_2503_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495" URAM="0" VARIABLE="ret_V_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_24_fu_2557_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495" URAM="0" VARIABLE="ret_V_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_240_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_3299_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln252_fu_3333_p2" SOURCE="Accel.cpp:252" URAM="0" VARIABLE="add_ln252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="LOOP_PHASES" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_10ns_5ns_12_4_1_U288" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1789" URAM="0" VARIABLE="mul_ln1789"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_WORDS_IN_PHASE" OPTYPE="add" PRAGMA="" RTLNAME="count_V_1_fu_3370_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="count_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_WORDS_IN_PHASE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_38_fu_3440_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_WORDS_IN_PHASE" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_37_fu_3445_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_WORDS_IN_PHASE" OPTYPE="add" PRAGMA="" RTLNAME="add_i1340_fu_3481_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1789" URAM="0" VARIABLE="add_i1340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONVOLVERS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_39_fu_3498_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_WORDS_IN_PHASE" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_i845_fu_3508_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1023" URAM="0" VARIABLE="sub_i_i845"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_WORDS_IN_PHASE" OPTYPE="add" PRAGMA="" RTLNAME="wrd_V_1_fu_3523_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="wrd_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_WORDS_IN_PHASE" OPTYPE="add" PRAGMA="" RTLNAME="wrd_phase_V_1_fu_3529_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="wrd_phase_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_PHASES" OPTYPE="add" PRAGMA="" RTLNAME="p_V_3_fu_3412_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="p_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_ACC_PHASES" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_35_fu_3557_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln393_fu_4512_p2" SOURCE="Accel.cpp:393" URAM="0" VARIABLE="add_ln393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_14s_5ns_14_4_1_U289" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="mul_ln186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="conv570_fu_4532_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="conv570"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS</Name>
            <Loops>
                <LOOP_RESET_LINEBUFFERS_PROLOG_COLS/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.217</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>98</Best-caseLatency>
                    <Average-caseLatency>98</Average-caseLatency>
                    <Worst-caseLatency>98</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>98</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_RESET_LINEBUFFERS_PROLOG_COLS>
                        <Name>LOOP_RESET_LINEBUFFERS_PROLOG_COLS</Name>
                        <Slack>7.30</Slack>
                        <TripCount>96</TripCount>
                        <Latency>96</Latency>
                        <AbsoluteTimeLatency>0.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOOP_RESET_LINEBUFFERS_PROLOG_COLS>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>25</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>152</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_RESET_LINEBUFFERS_PROLOG_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_fu_112_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_RESET_LINEBUFFERS_PROLOG_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_124_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_RESET_LINEBUFFERS_PROLOG_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln490_fu_164_p2" SOURCE="Accel.cpp:490" URAM="0" VARIABLE="add_ln490"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_RESET_LINEBUFFERS_PROLOG_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_18_fu_175_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_18"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fp_conv_Pipeline_LOOP_LOAD_WTS</Name>
            <Loops>
                <LOOP_LOAD_WTS/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.718</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_LOAD_WTS>
                        <Name>LOOP_LOAD_WTS</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>30.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOOP_LOAD_WTS>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>635</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_LOAD_WTS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_150_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_LOAD_WTS" OPTYPE="add" PRAGMA="" RTLNAME="Hi_fu_166_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:552" URAM="0" VARIABLE="Hi"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_LOAD_WTS" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln628_fu_196_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" URAM="0" VARIABLE="sub_ln628"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_LOAD_WTS" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln628_1_fu_208_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" URAM="0" VARIABLE="sub_ln628_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS</Name>
            <Loops>
                <LOOP_CONV_ROWS_LOOP_CONV_COLS/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.608</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3271</Best-caseLatency>
                    <Average-caseLatency>3271</Average-caseLatency>
                    <Worst-caseLatency>3271</Worst-caseLatency>
                    <Best-caseRealTimeLatency>32.710 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>32.710 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>32.710 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3271</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_CONV_ROWS_LOOP_CONV_COLS>
                        <Name>LOOP_CONV_ROWS_LOOP_CONV_COLS</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1089</TripCount>
                        <Latency>3269</Latency>
                        <AbsoluteTimeLatency>32.690 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOOP_CONV_ROWS_LOOP_CONV_COLS>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>703</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2856</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_11_fu_716_p2" SOURCE="" URAM="0" VARIABLE="ret_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_34_tr_cast_fu_722_p2" SOURCE="" URAM="0" VARIABLE="ret_V_34_tr_cast"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="sub" PRAGMA="" RTLNAME="p_neg_fu_736_p2" SOURCE="" URAM="0" VARIABLE="p_neg"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="sub" PRAGMA="" RTLNAME="p_neg_t_fu_752_p2" SOURCE="" URAM="0" VARIABLE="p_neg_t"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_fu_782_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="add" PRAGMA="" RTLNAME="r_V_3_fu_791_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="r_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_34_tr_cast_mid1_fu_845_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="ret_V_34_tr_cast_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="sub" PRAGMA="" RTLNAME="p_neg_mid1_fu_859_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="p_neg_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="sub" PRAGMA="" RTLNAME="p_neg_t_mid1_fu_875_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="p_neg_t_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln513_fu_1148_p2" SOURCE="Accel.cpp:513" URAM="0" VARIABLE="sub_ln513"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln538_fu_954_p2" SOURCE="Accel.cpp:538" URAM="0" VARIABLE="add_ln538"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="add" PRAGMA="" RTLNAME="addr_V_fu_974_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="addr_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_980_p2" SOURCE="Accel.cpp:518" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_fu_1209_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="sub_ln813"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_1_fu_1226_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="sub_ln813_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_2_fu_1241_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="sub_ln813_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_3_fu_1258_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="sub_ln813_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_4_fu_1275_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="sub_ln813_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_5_fu_1290_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="sub_ln813_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_6_fu_1307_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="sub_ln813_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_7_fu_1324_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="sub_ln813_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_8_fu_1339_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="sub_ln813_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_9_fu_1354_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="sub_ln813_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_10_fu_1371_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="sub_ln813_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_11_fu_1386_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="sub_ln813_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_12_fu_1403_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="sub_ln813_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_13_fu_1420_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="sub_ln813_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_14_fu_1435_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="sub_ln813_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_15_fu_1452_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="sub_ln813_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_16_fu_1469_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="sub_ln813_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_17_fu_1484_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="sub_ln813_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_18_fu_1499_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="sub_ln813_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_19_fu_1516_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="sub_ln813_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_20_fu_1531_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="sub_ln813_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_21_fu_1548_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="sub_ln813_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_22_fu_1565_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="sub_ln813_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_23_fu_1580_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="sub_ln813_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_24_fu_1597_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="sub_ln813_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_25_fu_1614_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="sub_ln813_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln813_26_fu_1629_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="sub_ln813_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_fu_1644_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_1_fu_1654_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_2_fu_1664_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_3_fu_1674_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_4_fu_1684_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_5_fu_1694_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_6_fu_1704_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_7_fu_1714_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_8_fu_1724_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_9_fu_1734_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_10_fu_1744_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_12_fu_1754_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_13_fu_1764_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_14_fu_1774_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_15_fu_1784_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_16_fu_1794_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_17_fu_1804_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_18_fu_1814_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_19_fu_1824_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_20_fu_1834_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_21_fu_1844_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_22_fu_1854_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_23_fu_1864_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_11_fu_1880_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" URAM="0" VARIABLE="add_ln813_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln552_fu_1900_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:552" URAM="0" VARIABLE="add_ln552"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_CONV_ROWS_LOOP_CONV_COLS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_1928_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fp_conv_Pipeline_LOOP_OUTPUT</Name>
            <Loops>
                <LOOP_OUTPUT/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.390</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_OUTPUT>
                        <Name>LOOP_OUTPUT</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOOP_OUTPUT>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>79</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_OUTPUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_97_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_OUTPUT" OPTYPE="add" PRAGMA="" RTLNAME="add_ln580_fu_123_p2" SOURCE="Accel.cpp:580" URAM="0" VARIABLE="add_ln580"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fp_conv</Name>
            <Loops>
                <LOOP_FP_CONV_O/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.608</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>222491326</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.225 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 222491326</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_FP_CONV_O>
                        <Name>LOOP_FP_CONV_O</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>65535</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 222491325</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 2.225 sec</AbsoluteTimeLatency>
                        <IterationLatency>3395</IterationLatency>
                        <PipelineDepth>3395</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_fp_conv_Pipeline_LOOP_RESET_LINEBUFFERS_PROLOG_COLS_fu_285</Instance>
                            <Instance>grp_fp_conv_Pipeline_LOOP_LOAD_WTS_fu_291</Instance>
                            <Instance>grp_fp_conv_Pipeline_LOOP_CONV_ROWS_LOOP_CONV_COLS_fu_303</Instance>
                            <Instance>grp_fp_conv_Pipeline_LOOP_OUTPUT_fu_368</Instance>
                        </InstanceList>
                    </LOOP_FP_CONV_O>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>1678</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4375</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="lbuf_V_0_U" SOURCE="Accel.cpp:473" URAM="0" VARIABLE="lbuf_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="lbuf_V_1_U" SOURCE="Accel.cpp:473" URAM="0" VARIABLE="lbuf_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="outwords_V_U" SOURCE="Accel.cpp:474" URAM="0" VARIABLE="outwords_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_FP_CONV_O" OPTYPE="add" PRAGMA="" RTLNAME="n_V_2_fu_406_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="n_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_FP_CONV_O" OPTYPE="add" PRAGMA="" RTLNAME="add_ln499_fu_442_p2" SOURCE="Accel.cpp:499" URAM="0" VARIABLE="add_ln499"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_FP_CONV_O" OPTYPE="add" PRAGMA="" RTLNAME="idx_V_fu_461_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="idx_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_FP_CONV_O" OPTYPE="add" PRAGMA="" RTLNAME="off_fu_476_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1514" URAM="0" VARIABLE="off"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_FP_CONV_O" OPTYPE="add" PRAGMA="" RTLNAME="img_idx_V_fu_771_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="img_idx_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bin_dense_Pipeline_LOOP_DENSE_I</Name>
            <Loops>
                <LOOP_DENSE_I/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.204</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>39</Average-caseLatency>
                    <Worst-caseLatency>67</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.390 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.670 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11 ~ 67</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_DENSE_I>
                        <Name>LOOP_DENSE_I</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>8</min>
                                <max>64</max>
                            </range>
                        </TripCount>
                        <Latency>9 ~ 65</Latency>
                        <AbsoluteTimeLatency>90.000 ns ~ 0.650 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOOP_DENSE_I>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>166</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1770</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_DENSE_I" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_340_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_DENSE_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln625_fu_397_p2" SOURCE="Accel.cpp:625" URAM="0" VARIABLE="add_ln625"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_DENSE_I" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln841_fu_815_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:841" URAM="0" VARIABLE="sub_ln841"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_DENSE_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln631_2_fu_2068_p2" SOURCE="Accel.cpp:631" URAM="0" VARIABLE="add_ln631_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_DENSE_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln631_fu_2074_p2" SOURCE="Accel.cpp:631" URAM="0" VARIABLE="add_ln631"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_DENSE_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_20_fu_2646_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_DENSE_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1669_4_fu_2652_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1669" URAM="0" VARIABLE="add_ln1669_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_DENSE_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_21_fu_2692_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_DENSE_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1669_5_fu_2718_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1669" URAM="0" VARIABLE="add_ln1669_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_DENSE_I" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln638_fu_2752_p2" SOURCE="Accel.cpp:638" URAM="0" VARIABLE="sub_ln638"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_DENSE_I" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln841_1_fu_1531_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:841" URAM="0" VARIABLE="sub_ln841_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_DENSE_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln631_3_fu_2976_p2" SOURCE="Accel.cpp:631" URAM="0" VARIABLE="add_ln631_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_DENSE_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln631_1_fu_2982_p2" SOURCE="Accel.cpp:631" URAM="0" VARIABLE="add_ln631_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_DENSE_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_24_fu_3554_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_DENSE_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1669_9_fu_3560_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1669" URAM="0" VARIABLE="add_ln1669_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_DENSE_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_25_fu_3600_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_DENSE_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1669_10_fu_3626_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1669" URAM="0" VARIABLE="add_ln1669_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_DENSE_I" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln638_1_fu_3660_p2" SOURCE="Accel.cpp:638" URAM="0" VARIABLE="sub_ln638_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_DENSE_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_26_fu_3670_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_DENSE_I" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_27_fu_3680_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_DENSE_I" OPTYPE="add" PRAGMA="" RTLNAME="i_V_fu_408_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="i_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>bin_dense</Name>
            <Loops>
                <LOOP_DENSE_O/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.204</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>153</Best-caseLatency>
                    <Average-caseLatency>1693</Average-caseLatency>
                    <Worst-caseLatency>4801</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.530 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.930 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>48.010 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>153 ~ 4801</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_DENSE_O>
                        <Name>LOOP_DENSE_O</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>8</min>
                                <max>64</max>
                            </range>
                        </TripCount>
                        <Latency>152 ~ 4800</Latency>
                        <AbsoluteTimeLatency>1.520 us ~ 48.000 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>19</min>
                                <max>75</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>19 ~ 75</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_bin_dense_Pipeline_LOOP_DENSE_I_fu_225</Instance>
                        </InstanceList>
                    </LOOP_DENSE_O>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>429</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2293</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_DENSE_O" OPTYPE="add" PRAGMA="" RTLNAME="add_ln608_fu_301_p2" SOURCE="Accel.cpp:608" URAM="0" VARIABLE="add_ln608"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_DENSE_O" OPTYPE="add" PRAGMA="" RTLNAME="o_V_fu_311_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="o_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_DENSE_O" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_329_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_DENSE_O" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1495_3_fu_334_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495" URAM="0" VARIABLE="add_ln1495_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_DENSE_O" OPTYPE="add" PRAGMA="" RTLNAME="o_offset_V_fu_347_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="o_offset_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="LOOP_DENSE_O" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_20s_16s_28s_34_4_1_U396" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:837" URAM="0" VARIABLE="mul_ln837"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="LOOP_DENSE_O" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_20s_16s_28s_34_4_1_U396" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1347" URAM="0" VARIABLE="ret_V_14"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_Pipeline_LOOP_DMEM_O</Name>
            <Loops>
                <LOOP_DMEM_O/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.334</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>65540</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.655 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 65540</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_DMEM_O>
                        <Name>LOOP_DMEM_O</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>65535</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 65538</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.655 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </LOOP_DMEM_O>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>211</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>256</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_DMEM_O" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_176_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="LOOP_DMEM_O" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_12s_5ns_10ns_12_4_1_U407" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="LOOP_DMEM_O" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_12s_5ns_10ns_12_4_1_U407" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495" URAM="0" VARIABLE="ret_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_DMEM_O" OPTYPE="add" PRAGMA="" RTLNAME="add_ln849_fu_288_p2" SOURCE="Accel.cpp:849" URAM="0" VARIABLE="add_ln849"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_DMEM_O" OPTYPE="add" PRAGMA="" RTLNAME="img_off_V_fu_202_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="img_off_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_DMEM_O" OPTYPE="add" PRAGMA="" RTLNAME="img_idx_V_1_fu_213_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="img_idx_V_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top</Name>
            <Loops>
                <LOOP_IMG_BATCH/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.204</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4691</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>218677843362</Worst-caseLatency>
                    <Best-caseRealTimeLatency>46.910 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.2e+03 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4692 ~ 218677843363</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <LOOP_IMG_BATCH>
                        <Name>LOOP_IMG_BATCH</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>65535</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 218677712280</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 2.2e+03 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>182589</min>
                                <max>3336808</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>182589 ~ 3336808</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_bin_conv_fu_267</Instance>
                        </InstanceList>
                    </LOOP_IMG_BATCH>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>61</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6938</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>30698</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>1</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>~0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_IMG_BATCH" OPTYPE="add" PRAGMA="" RTLNAME="i_V_5_fu_449_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="i_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_IMG_BATCH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_8_fu_513_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="LOOP_IMG_BATCH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_9_fu_534_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_5_fu_551_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_348_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_348_p2" SOURCE="/home/zedongpeng/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="dmem_V_U" SOURCE="" URAM="1" VARIABLE="dmem_V"/>
                <BindNode BINDTYPE="storage" BRAM="29" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="wt_mem_V_U" SOURCE="" URAM="0" VARIABLE="wt_mem_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="kh_mem_V_U" SOURCE="" URAM="0" VARIABLE="kh_mem_V"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="wt_i" index="0" direction="in" srcType="ap_int&lt;64&gt;*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="wt_i_address0" name="wt_i_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="wt_i_ce0" name="wt_i_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="wt_i_q0" name="wt_i_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="kh_i" index="1" direction="in" srcType="ap_int&lt;64&gt;*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="kh_i_address0" name="kh_i_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="kh_i_ce0" name="kh_i_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="kh_i_q0" name="kh_i_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dmem_i" index="2" direction="in" srcType="ap_int&lt;64&gt;*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="dmem_i_address0" name="dmem_i_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="dmem_i_ce0" name="dmem_i_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="dmem_i_q0" name="dmem_i_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dmem_o" index="3" direction="out" srcType="ap_int&lt;64&gt;*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="dmem_o_address0" name="dmem_o_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="dmem_o_ce0" name="dmem_o_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="dmem_o_we0" name="dmem_o_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="dmem_o_d0" name="dmem_o_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="n_inputs" index="4" direction="in" srcType="ap_uint&lt;16&gt; const " srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="n_inputs" name="n_inputs" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="n_outputs" index="5" direction="in" srcType="ap_uint&lt;16&gt; const " srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="n_outputs" name="n_outputs" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="input_words" index="6" direction="in" srcType="ap_uint&lt;16&gt; const " srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="input_words" name="input_words" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_words" index="7" direction="in" srcType="ap_uint&lt;16&gt; const " srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="output_words" name="output_words" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layer_mode" index="8" direction="in" srcType="ap_uint&lt;3&gt; const " srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="layer_mode" name="layer_mode" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dmem_mode" index="9" direction="in" srcType="ap_uint&lt;1&gt; const " srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="dmem_mode" name="dmem_mode" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="width_mode" index="10" direction="in" srcType="ap_uint&lt;2&gt; const " srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="width_mode" name="width_mode" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="norm_mode" index="11" direction="in" srcType="ap_uint&lt;2&gt; const " srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="norm_mode" name="norm_mode" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="wt_i_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="wt_i_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>wt_i_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="wt_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="wt_i_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="wt_i_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>wt_i_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="wt_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="kh_i_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="kh_i_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>kh_i_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="kh_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="kh_i_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="kh_i_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>kh_i_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="kh_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dmem_i_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="dmem_i_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>dmem_i_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="dmem_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dmem_i_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="dmem_i_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>dmem_i_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="dmem_i"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dmem_o_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="dmem_o_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>dmem_o_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="dmem_o"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dmem_o_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="dmem_o_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>dmem_o_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="dmem_o"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="n_inputs" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="n_inputs">DATA</portMap>
            </portMaps>
            <ports>
                <port>n_inputs</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="n_inputs"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="n_outputs" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="n_outputs">DATA</portMap>
            </portMaps>
            <ports>
                <port>n_outputs</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="n_outputs"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_words" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_words">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_words</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="input_words"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_words" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_words">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_words</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="output_words"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="layer_mode" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="3">
            <portMaps>
                <portMap portMapName="layer_mode">DATA</portMap>
            </portMaps>
            <ports>
                <port>layer_mode</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="layer_mode"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dmem_mode" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="1">
            <portMaps>
                <portMap portMapName="dmem_mode">DATA</portMap>
            </portMaps>
            <ports>
                <port>dmem_mode</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="dmem_mode"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="width_mode" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="2">
            <portMaps>
                <portMap portMapName="width_mode">DATA</portMap>
            </portMaps>
            <ports>
                <port>width_mode</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="width_mode"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="norm_mode" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="2">
            <portMaps>
                <portMap portMapName="norm_mode">DATA</portMap>
            </portMaps>
            <ports>
                <port>norm_mode</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="norm_mode"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="dmem_i_address0">11, , </column>
                    <column name="dmem_i_q0">64, , </column>
                    <column name="dmem_o_address0">7, , </column>
                    <column name="dmem_o_d0">64, , </column>
                    <column name="kh_i_address0">6, , </column>
                    <column name="kh_i_q0">64, , </column>
                    <column name="wt_i_address0">13, , </column>
                    <column name="wt_i_q0">64, , </column>
                </table>
            </item>
            <item name="Other Ports">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="dmem_mode">ap_none, 1, , </column>
                    <column name="input_words">ap_none, 16, , </column>
                    <column name="layer_mode">ap_none, 3, , </column>
                    <column name="n_inputs">ap_none, 16, , </column>
                    <column name="n_outputs">ap_none, 16, , </column>
                    <column name="norm_mode">ap_none, 2, , </column>
                    <column name="output_words">ap_none, 16, , </column>
                    <column name="width_mode">ap_none, 2, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="wt_i">in, ap_int&lt;64&gt;*</column>
                    <column name="kh_i">in, ap_int&lt;64&gt;*</column>
                    <column name="dmem_i">in, ap_int&lt;64&gt;*</column>
                    <column name="dmem_o">out, ap_int&lt;64&gt;*</column>
                    <column name="n_inputs">in, ap_uint&lt;16&gt; const </column>
                    <column name="n_outputs">in, ap_uint&lt;16&gt; const </column>
                    <column name="input_words">in, ap_uint&lt;16&gt; const </column>
                    <column name="output_words">in, ap_uint&lt;16&gt; const </column>
                    <column name="layer_mode">in, ap_uint&lt;3&gt; const </column>
                    <column name="dmem_mode">in, ap_uint&lt;1&gt; const </column>
                    <column name="width_mode">in, ap_uint&lt;2&gt; const </column>
                    <column name="norm_mode">in, ap_uint&lt;2&gt; const </column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="wt_i">wt_i_address0, port, offset, </column>
                    <column name="wt_i">wt_i_ce0, port, , </column>
                    <column name="wt_i">wt_i_q0, port, , </column>
                    <column name="kh_i">kh_i_address0, port, offset, </column>
                    <column name="kh_i">kh_i_ce0, port, , </column>
                    <column name="kh_i">kh_i_q0, port, , </column>
                    <column name="dmem_i">dmem_i_address0, port, offset, </column>
                    <column name="dmem_i">dmem_i_ce0, port, , </column>
                    <column name="dmem_i">dmem_i_q0, port, , </column>
                    <column name="dmem_o">dmem_o_address0, port, offset, </column>
                    <column name="dmem_o">dmem_o_ce0, port, , </column>
                    <column name="dmem_o">dmem_o_we0, port, , </column>
                    <column name="dmem_o">dmem_o_d0, port, , </column>
                    <column name="n_inputs">n_inputs, port, , </column>
                    <column name="n_outputs">n_outputs, port, , </column>
                    <column name="input_words">input_words, port, , </column>
                    <column name="output_words">output_words, port, , </column>
                    <column name="layer_mode">layer_mode, port, , </column>
                    <column name="dmem_mode">dmem_mode, port, , </column>
                    <column name="width_mode">width_mode, port, , </column>
                    <column name="norm_mode">norm_mode, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="./Common.h:17" status="valid" parentFunction="sgn" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_structs.hpp:245" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./xf_structs.hpp:246" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val type=cyclic factor=8 dim=1"/>
        <Pragma type="inline" location="./xf_structs.hpp:252" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./xf_structs.hpp:253" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val type=cyclic factor=8 dim=1"/>
        <Pragma type="array_partition" location="./xf_structs.hpp:260" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val type=cyclic factor=8 dim=1"/>
        <Pragma type="inline" location="./xf_structs.hpp:261" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./xf_structs.hpp:269" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val type=cyclic factor=8 dim=1"/>
        <Pragma type="inline" location="./xf_structs.hpp:270" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./xf_structs.hpp:279" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val type=cyclic factor=8 dim=1"/>
        <Pragma type="inline" location="./xf_structs.hpp:280" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_structs.hpp:305" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:308" status="valid" parentFunction="operator=" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_structs.hpp:310" status="valid" parentFunction="operator=" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_structs.hpp:319" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:323" status="valid" parentFunction="operator+" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_structs.hpp:325" status="valid" parentFunction="operator+" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_structs.hpp:335" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:339" status="valid" parentFunction="operator+" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_structs.hpp:341" status="valid" parentFunction="operator+" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_structs.hpp:351" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:355" status="valid" parentFunction="operator-" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_structs.hpp:357" status="valid" parentFunction="operator-" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_structs.hpp:367" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:371" status="valid" parentFunction="operator-" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_structs.hpp:373" status="valid" parentFunction="operator-" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_structs.hpp:383" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:387" status="valid" parentFunction="operator*" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_structs.hpp:389" status="valid" parentFunction="operator*" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_structs.hpp:399" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:403" status="valid" parentFunction="operator*" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_structs.hpp:405" status="valid" parentFunction="operator*" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_structs.hpp:415" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:419" status="valid" parentFunction="operator/" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_structs.hpp:421" status="valid" parentFunction="operator/" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_structs.hpp:431" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:435" status="valid" parentFunction="operator/" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_structs.hpp:437" status="valid" parentFunction="operator/" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:521" status="valid" parentFunction="copydata" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="inline" location="./xf_structs.hpp:594" status="valid" parentFunction="type" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_structs.hpp:602" status="valid" parentFunction="depth" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_structs.hpp:609" status="valid" parentFunction="channels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_structs.hpp:617" status="valid" parentFunction="init" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_structs.hpp:664" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_structs.hpp:673" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_structs.hpp:682" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_structs.hpp:691" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_structs.hpp:718" status="valid" parentFunction="copyto" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:730" status="valid" parentFunction="copyto" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:732" status="valid" parentFunction="copyto" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:734" status="valid" parentFunction="copyto" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:737" status="valid" parentFunction="copyto" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="inline" location="./xf_structs.hpp:756" status="valid" parentFunction="copyfrom" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:776" status="valid" parentFunction="copyfrom" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:778" status="valid" parentFunction="copyfrom" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:781" status="valid" parentFunction="copyfrom" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:783" status="valid" parentFunction="copyfrom" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:838" status="valid" parentFunction="convertto" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:840" status="valid" parentFunction="convertto" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:849" status="valid" parentFunction="convertto" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="bind_op" location="./xf_structs.hpp:970" status="valid" parentFunction="addrbound" variable="mul_rows_cols" isDirective="0" options="variable=mul_rows_cols op=mul impl=dsp latency=2"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1004" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1006" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="./xf_structs.hpp:1007" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1019" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1021" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="./xf_structs.hpp:1022" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1041" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1043" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=ROWS"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1046" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1048" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=COLS_ADDRBOUND"/>
        <Pragma type="pipeline" location="./xf_structs.hpp:1049" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1080" status="valid" parentFunction="axistream2matstream" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1082" status="valid" parentFunction="axistream2matstream" variable="" isDirective="0" options="min=1 max=LOOPBOUND"/>
        <Pragma type="pipeline" location="./xf_structs.hpp:1083" status="valid" parentFunction="axistream2matstream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1125" status="valid" parentFunction="matstream2mat" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1127" status="valid" parentFunction="matstream2mat" variable="" isDirective="0" options="min=1 max=LOOPBOUND"/>
        <Pragma type="pipeline" location="./xf_structs.hpp:1128" status="valid" parentFunction="matstream2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="./xf_structs.hpp:1140" status="valid" parentFunction="axistream2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="./xf_structs.hpp:1153" status="valid" parentFunction="axistream2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="./xf_structs.hpp:1168" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="./xf_structs.hpp:1191" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="./xf_structs.hpp:1203" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="./xf_structs.hpp:1226" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1299" status="valid" parentFunction="mat2matstream" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1301" status="valid" parentFunction="mat2matstream" variable="" isDirective="0" options="min=1 max=LOOPBOUND"/>
        <Pragma type="pipeline" location="./xf_structs.hpp:1302" status="valid" parentFunction="mat2matstream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1330" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1332" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options="min=1 max=ROWS"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1336" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1338" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options="min=1 max=COLS_BOUND_PER_NPC"/>
        <Pragma type="pipeline" location="./xf_structs.hpp:1339" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="./xf_structs.hpp:1381" status="valid" parentFunction="mat2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="./xf_structs.hpp:1394" status="valid" parentFunction="mat2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1410" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1412" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="./xf_structs.hpp:1413" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1426" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1428" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="./xf_structs.hpp:1429" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="./xf_structs.hpp:1443" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1462" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="dataflow" location="./xf_structs.hpp:1471" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1491" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="dataflow" location="./xf_structs.hpp:1503" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1522" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="dataflow" location="./xf_structs.hpp:1534" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_structs.hpp:1553" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="inline" location="./xf_utility.hpp:35" status="valid" parentFunction="ptr2xfmat" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:40" status="valid" parentFunction="ptr2xfmat" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="pipeline" location="./xf_utility.hpp:41" status="valid" parentFunction="ptr2xfmat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:42" status="valid" parentFunction="ptr2xfmat" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="./xf_utility.hpp:54" status="valid" parentFunction="xfmat2ptr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:60" status="valid" parentFunction="xfmat2ptr" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="pipeline" location="./xf_utility.hpp:61" status="valid" parentFunction="xfmat2ptr" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:62" status="valid" parentFunction="xfmat2ptr" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="./xf_utility.hpp:83" status="valid" parentFunction="xfduplicatemat_ptrmat" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:89" status="valid" parentFunction="xfduplicatemat_ptrmat" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="pipeline" location="./xf_utility.hpp:90" status="valid" parentFunction="xfduplicatemat_ptrmat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:91" status="valid" parentFunction="xfduplicatemat_ptrmat" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="./xf_utility.hpp:117" status="valid" parentFunction="xfduplicatemat_ptrmat2" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:123" status="valid" parentFunction="xfduplicatemat_ptrmat2" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="pipeline" location="./xf_utility.hpp:124" status="valid" parentFunction="xfduplicatemat_ptrmat2" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:125" status="valid" parentFunction="xfduplicatemat_ptrmat2" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="./xf_utility.hpp:152" status="valid" parentFunction="xfduplicatemat_ptr_mat_axi" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:158" status="valid" parentFunction="xfduplicatemat_ptr_mat_axi" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="pipeline" location="./xf_utility.hpp:159" status="valid" parentFunction="xfduplicatemat_ptr_mat_axi" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:160" status="valid" parentFunction="xfduplicatemat_ptr_mat_axi" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="./xf_utility.hpp:181" status="valid" parentFunction="xfmat2axi_strm" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:187" status="valid" parentFunction="xfmat2axi_strm" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="pipeline" location="./xf_utility.hpp:188" status="valid" parentFunction="xfmat2axi_strm" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:189" status="valid" parentFunction="xfmat2axi_strm" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="./xf_utility.hpp:206" status="valid" parentFunction="axi_strm2xfmat" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:212" status="valid" parentFunction="axi_strm2xfmat" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="pipeline" location="./xf_utility.hpp:213" status="valid" parentFunction="axi_strm2xfmat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:214" status="valid" parentFunction="axi_strm2xfmat" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="./xf_utility.hpp:230" status="valid" parentFunction="xfduplicatemat_ptr_axi" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:236" status="valid" parentFunction="xfduplicatemat_ptr_axi" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="pipeline" location="./xf_utility.hpp:237" status="valid" parentFunction="xfduplicatemat_ptr_axi" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:238" status="valid" parentFunction="xfduplicatemat_ptr_axi" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="./xf_utility.hpp:260" status="valid" parentFunction="xfsetborder" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:272" status="valid" parentFunction="xfsetborder" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_utility.hpp:273" status="valid" parentFunction="xfsetborder" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:275" status="valid" parentFunction="xfsetborder" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_utility.hpp:276" status="valid" parentFunction="xfsetborder" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_utility.hpp:331" status="valid" parentFunction="xfpackpixels" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:336" status="valid" parentFunction="xfpackpixels" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_utility.hpp:338" status="valid" parentFunction="xfpackpixels" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_utility.hpp:350" status="valid" parentFunction="xfextractpixels" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:358" status="valid" parentFunction="xfextractpixels" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_utility.hpp:360" status="valid" parentFunction="xfextractpixels" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_utility.hpp:383" status="valid" parentFunction="xfextractdata" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_utility.hpp:403" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:410" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:412" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options="min=6 max=6"/>
        <Pragma type="unroll" location="./xf_utility.hpp:413" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:482" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:484" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="min=IN_BH max=IN_BH"/>
        <Pragma type="loop_flatten" location="./xf_utility.hpp:485" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:488" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="pipeline" location="./xf_utility.hpp:490" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:491" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="min=IN_BW max=IN_BW"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:515" status="valid" parentFunction="array2hlsstrm" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:517" status="valid" parentFunction="array2hlsstrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="./xf_utility.hpp:518" status="valid" parentFunction="array2hlsstrm" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:558" status="valid" parentFunction="hlsstrm2xfmat" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:560" status="valid" parentFunction="hlsstrm2xfmat" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="./xf_utility.hpp:561" status="valid" parentFunction="hlsstrm2xfmat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:641" status="valid" parentFunction="axistrm2hlsstrm" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:643" status="valid" parentFunction="axistrm2hlsstrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="./xf_utility.hpp:644" status="valid" parentFunction="axistrm2hlsstrm" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="./xf_utility.hpp:655" status="valid" parentFunction="axistrm2xfmat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:710" status="valid" parentFunction="xfmat2hlsstrm" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:712" status="valid" parentFunction="xfmat2hlsstrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="./xf_utility.hpp:713" status="valid" parentFunction="xfmat2hlsstrm" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:757" status="valid" parentFunction="hlsstrm2array" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:759" status="valid" parentFunction="hlsstrm2array" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="./xf_utility.hpp:760" status="valid" parentFunction="hlsstrm2array" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:809" status="valid" parentFunction="hlsstrm2axistrm" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="loop_tripcount" location="./xf_utility.hpp:811" status="valid" parentFunction="hlsstrm2axistrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="./xf_utility.hpp:812" status="valid" parentFunction="hlsstrm2axistrm" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="./xf_utility.hpp:824" status="valid" parentFunction="xfmat2axistrm" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:46" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="./xf_video_mem.hpp:47" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="val" isDirective="0" options="variable=val type=cyclic factor=8 dim=1"/>
        <Pragma type="array_partition" location="./xf_video_mem.hpp:48" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="val" isDirective="0" options="variable=val type=cyclic factor=8 dim=2"/>
        <Pragma type="inline" location="./xf_video_mem.hpp:112" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_video_mem.hpp:123" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_video_mem.hpp:125" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="loop_tripcount" location="./xf_video_mem.hpp:128" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_video_mem.hpp:130" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_video_mem.hpp:160" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_video_mem.hpp:171" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_video_mem.hpp:173" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="loop_tripcount" location="./xf_video_mem.hpp:176" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_video_mem.hpp:178" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_video_mem.hpp:208" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_video_mem.hpp:219" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_video_mem.hpp:221" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="loop_tripcount" location="./xf_video_mem.hpp:224" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_video_mem.hpp:226" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_video_mem.hpp:256" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_video_mem.hpp:267" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_video_mem.hpp:269" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="loop_tripcount" location="./xf_video_mem.hpp:272" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_video_mem.hpp:274" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_video_mem.hpp:303" status="valid" parentFunction="insert_pixel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:338" status="valid" parentFunction="insert_row" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_video_mem.hpp:349" status="valid" parentFunction="insert_row" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_video_mem.hpp:351" status="valid" parentFunction="insert_row" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_video_mem.hpp:380" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:415" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:450" status="valid" parentFunction="insert_col" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_video_mem.hpp:461" status="valid" parentFunction="insert_col" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_video_mem.hpp:463" status="valid" parentFunction="insert_col" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_video_mem.hpp:492" status="valid" parentFunction="insert_left_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:527" status="valid" parentFunction="insert_right_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:562" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:574" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:615" status="valid" parentFunction="shift_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:628" status="valid" parentFunction="shift_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:641" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:654" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:667" status="valid" parentFunction="insert" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:680" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:693" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:706" status="valid" parentFunction="insert_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:719" status="valid" parentFunction="insert_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:736" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="./xf_video_mem.hpp:737" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val inter false"/>
        <Pragma type="dependence" location="./xf_video_mem.hpp:738" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val intra false"/>
        <Pragma type="bind_storage" location="./xf_video_mem.hpp:747" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_1P impl=BRAM"/>
        <Pragma type="bind_storage" location="./xf_video_mem.hpp:752" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_1P impl=URAM"/>
        <Pragma type="bind_storage" location="./xf_video_mem.hpp:757" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_2P impl=BRAM"/>
        <Pragma type="bind_storage" location="./xf_video_mem.hpp:762" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_2P impl=URAM"/>
        <Pragma type="bind_storage" location="./xf_video_mem.hpp:767" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_S2P impl=BRAM"/>
        <Pragma type="bind_storage" location="./xf_video_mem.hpp:772" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_S2P impl=URAM"/>
        <Pragma type="bind_storage" location="./xf_video_mem.hpp:777" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_T2P impl=BRAM"/>
        <Pragma type="bind_storage" location="./xf_video_mem.hpp:782" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_T2P impl=URAM"/>
        <Pragma type="array_partition" location="./xf_video_mem.hpp:791" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=cyclic factor=8 dim=1"/>
        <Pragma type="array_reshape" location="./xf_video_mem.hpp:795" status="warning" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val factor=RESHAPE_FACTOR dim=1">
            <Msg msg_id="207-5529" msg_severity="WARNING" msg_body="'factor' in '#pragma HLS array_reshape' is ignored"/>
        </Pragma>
        <Pragma type="inline" location="./xf_video_mem.hpp:849" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_video_mem.hpp:861" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_video_mem.hpp:863" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_video_mem.hpp:895" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_video_mem.hpp:907" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_video_mem.hpp:909" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_video_mem.hpp:940" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:975" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:1010" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="./xf_video_mem.hpp:1015" status="valid" parentFunction="get_col" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="unroll" location="./xf_video_mem.hpp:1017" status="valid" parentFunction="get_col" variable="" isDirective="0" options="factor=1"/>
        <Pragma type="inline" location="./xf_video_mem.hpp:1028" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:1039" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:1051" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:1063" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:1075" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="./xf_video_mem.hpp:1087" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="Accel.cpp:232" status="valid" parentFunction="bin_conv" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="Accel.cpp:242" status="valid" parentFunction="bin_conv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="Accel.cpp:253" status="valid" parentFunction="bin_conv" variable="" isDirective="0" options="min=8 max=64"/>
        <Pragma type="unroll" location="Accel.cpp:374" status="valid" parentFunction="bin_conv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="Accel.cpp:380" status="valid" parentFunction="bin_conv" variable="" isDirective="0" options="min= 32 max= 512"/>
        <Pragma type="unroll" location="Accel.cpp:386" status="valid" parentFunction="bin_conv" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="Accel.cpp:405" status="valid" parentFunction="bin_conv" variable="" isDirective="0" options="min=1 max=16"/>
        <Pragma type="loop_tripcount" location="Accel.cpp:609" status="valid" parentFunction="bin_dense" variable="" isDirective="0" options="min=8 max=64"/>
        <Pragma type="loop_tripcount" location="Accel.cpp:618" status="valid" parentFunction="bin_dense" variable="" isDirective="0" options="min=8 max=64"/>
    </PragmaReport>
</profile>

