

================================================================
== Vitis HLS Report for 'DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4'
================================================================
* Date:           Fri Jun  2 02:54:02 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        DNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  18.815 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       96|       96|  2.880 us|  2.880 us|   96|   96|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_24_3_VITIS_LOOP_25_4  |       94|       94|        32|          1|          1|    64|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 32


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 1
  Pipeline-0 : II = 1, D = 32, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 10.0>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 35 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 36 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten10 = alloca i32 1"   --->   Operation 37 'alloca' 'indvar_flatten10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten10"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6.preheader"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i"   --->   Operation 42 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten10_load = load i7 %indvar_flatten10" [DNN.cpp:24]   --->   Operation 43 'load' 'indvar_flatten10_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.73ns)   --->   "%empty = add i4 %i_1, i4 1"   --->   Operation 44 'add' 'empty' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 45 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.48ns)   --->   "%icmp_ln24 = icmp_eq  i7 %indvar_flatten10_load, i7 64" [DNN.cpp:24]   --->   Operation 46 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.87ns)   --->   "%add_ln24_1 = add i7 %indvar_flatten10_load, i7 1" [DNN.cpp:24]   --->   Operation 47 'add' 'add_ln24_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %.preheader6, void %_Z12convolution1PfPA3_KfPA8_f.exit.preheader.preheader.exitStub" [DNN.cpp:24]   --->   Operation 48 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [DNN.cpp:25]   --->   Operation 49 'load' 'j_load' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.30ns)   --->   "%icmp_ln25 = icmp_eq  i4 %j_load, i4 8" [DNN.cpp:25]   --->   Operation 50 'icmp' 'icmp_ln25' <Predicate = (!icmp_ln24)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.02ns)   --->   "%select_ln24 = select i1 %icmp_ln25, i4 0, i4 %j_load" [DNN.cpp:24]   --->   Operation 51 'select' 'select_ln24' <Predicate = (!icmp_ln24)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.02ns)   --->   "%select_ln24_1 = select i1 %icmp_ln25, i4 %empty, i4 %i_1" [DNN.cpp:24]   --->   Operation 52 'select' 'select_ln24_1' <Predicate = (!icmp_ln24)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i4 %select_ln24_1" [DNN.cpp:29]   --->   Operation 53 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_shl_cast1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln29, i3 0" [DNN.cpp:29]   --->   Operation 54 'bitconcatenate' 'p_shl_cast1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_shl_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln24_1, i3 0" [DNN.cpp:29]   --->   Operation 55 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln24_1, i1 0" [DNN.cpp:29]   --->   Operation 56 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i5 %tmp" [DNN.cpp:29]   --->   Operation 57 'zext' 'zext_ln29' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.87ns)   --->   "%add_ln29_2 = add i7 %p_shl_cast, i7 %zext_ln29" [DNN.cpp:29]   --->   Operation 58 'add' 'add_ln29_2' <Predicate = (!icmp_ln24)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (1.73ns)   --->   "%p_mid1 = add i4 %i_1, i4 2"   --->   Operation 59 'add' 'p_mid1' <Predicate = (!icmp_ln24)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (1.02ns)   --->   "%select_ln24_2 = select i1 %icmp_ln25, i4 %p_mid1, i4 %empty" [DNN.cpp:24]   --->   Operation 60 'select' 'select_ln24_2' <Predicate = (!icmp_ln24)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_shl2_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln24_2, i3 0" [DNN.cpp:29]   --->   Operation 61 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln24_2, i1 0" [DNN.cpp:29]   --->   Operation 62 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i5 %tmp_9" [DNN.cpp:29]   --->   Operation 63 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.87ns)   --->   "%add_ln29_3 = add i7 %p_shl2_cast, i7 %zext_ln29_1" [DNN.cpp:29]   --->   Operation 64 'add' 'add_ln29_3' <Predicate = (!icmp_ln24)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln24)   --->   "%select_ln24_3 = select i1 %icmp_ln25, i4 3, i4 2" [DNN.cpp:24]   --->   Operation 65 'select' 'select_ln24_3' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (1.73ns) (out node of the LUT)   --->   "%add_ln24 = add i4 %i_1, i4 %select_ln24_3" [DNN.cpp:24]   --->   Operation 66 'add' 'add_ln24' <Predicate = (!icmp_ln24)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln24, i3 0" [DNN.cpp:29]   --->   Operation 67 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln24, i1 0" [DNN.cpp:29]   --->   Operation 68 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i5 %tmp_20" [DNN.cpp:29]   --->   Operation 69 'zext' 'zext_ln29_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.87ns)   --->   "%add_ln29_4 = add i7 %tmp_s, i7 %zext_ln29_2" [DNN.cpp:29]   --->   Operation 70 'add' 'add_ln29_4' <Predicate = (!icmp_ln24)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i4 %select_ln24" [DNN.cpp:29]   --->   Operation 71 'zext' 'zext_ln29_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln29_4 = zext i4 %select_ln24" [DNN.cpp:29]   --->   Operation 72 'zext' 'zext_ln29_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.87ns)   --->   "%add_ln29_5 = add i7 %add_ln29_2, i7 %zext_ln29_4" [DNN.cpp:29]   --->   Operation 73 'add' 'add_ln29_5' <Predicate = (!icmp_ln24)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln29_5 = zext i7 %add_ln29_5" [DNN.cpp:29]   --->   Operation 74 'zext' 'zext_ln29_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%temp_input_addr = getelementptr i32 %temp_input, i64 0, i64 %zext_ln29_5" [DNN.cpp:29]   --->   Operation 75 'getelementptr' 'temp_input_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.87ns)   --->   "%add_ln29_6 = add i7 %add_ln29_3, i7 %zext_ln29_4" [DNN.cpp:29]   --->   Operation 76 'add' 'add_ln29_6' <Predicate = (!icmp_ln24)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln29_6 = zext i7 %add_ln29_6" [DNN.cpp:29]   --->   Operation 77 'zext' 'zext_ln29_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%temp_input_addr_1 = getelementptr i32 %temp_input, i64 0, i64 %zext_ln29_6" [DNN.cpp:29]   --->   Operation 78 'getelementptr' 'temp_input_addr_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.87ns)   --->   "%add_ln29_7 = add i7 %add_ln29_4, i7 %zext_ln29_4" [DNN.cpp:29]   --->   Operation 79 'add' 'add_ln29_7' <Predicate = (!icmp_ln24)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln29_7 = zext i7 %add_ln29_7" [DNN.cpp:29]   --->   Operation 80 'zext' 'zext_ln29_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%temp_input_addr_2 = getelementptr i32 %temp_input, i64 0, i64 %zext_ln29_7" [DNN.cpp:29]   --->   Operation 81 'getelementptr' 'temp_input_addr_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (1.82ns)   --->   "%add_ln33 = add i6 %p_shl_cast1, i6 %zext_ln29_3" [DNN.cpp:33]   --->   Operation 82 'add' 'add_ln33' <Predicate = (!icmp_ln24)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [2/2] (3.25ns)   --->   "%temp_input_load = load i7 %temp_input_addr" [DNN.cpp:29]   --->   Operation 83 'load' 'temp_input_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 84 [1/1] (1.73ns)   --->   "%add_ln29 = add i4 %select_ln24, i4 1" [DNN.cpp:29]   --->   Operation 84 'add' 'add_ln29' <Predicate = (!icmp_ln24)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln29_8 = zext i4 %add_ln29" [DNN.cpp:29]   --->   Operation 85 'zext' 'zext_ln29_8' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (1.87ns)   --->   "%add_ln29_8 = add i7 %add_ln29_2, i7 %zext_ln29_8" [DNN.cpp:29]   --->   Operation 86 'add' 'add_ln29_8' <Predicate = (!icmp_ln24)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln29_9 = zext i7 %add_ln29_8" [DNN.cpp:29]   --->   Operation 87 'zext' 'zext_ln29_9' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%temp_input_addr_3 = getelementptr i32 %temp_input, i64 0, i64 %zext_ln29_9" [DNN.cpp:29]   --->   Operation 88 'getelementptr' 'temp_input_addr_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.87ns)   --->   "%add_ln29_9 = add i7 %add_ln29_3, i7 %zext_ln29_8" [DNN.cpp:29]   --->   Operation 89 'add' 'add_ln29_9' <Predicate = (!icmp_ln24)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln29_10 = zext i7 %add_ln29_9" [DNN.cpp:29]   --->   Operation 90 'zext' 'zext_ln29_10' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%temp_input_addr_4 = getelementptr i32 %temp_input, i64 0, i64 %zext_ln29_10" [DNN.cpp:29]   --->   Operation 91 'getelementptr' 'temp_input_addr_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (1.87ns)   --->   "%add_ln29_10 = add i7 %add_ln29_4, i7 %zext_ln29_8" [DNN.cpp:29]   --->   Operation 92 'add' 'add_ln29_10' <Predicate = (!icmp_ln24)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln29_11 = zext i7 %add_ln29_10" [DNN.cpp:29]   --->   Operation 93 'zext' 'zext_ln29_11' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%temp_input_addr_6 = getelementptr i32 %temp_input, i64 0, i64 %zext_ln29_11" [DNN.cpp:29]   --->   Operation 94 'getelementptr' 'temp_input_addr_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 95 [2/2] (3.25ns)   --->   "%temp_input_load_1 = load i7 %temp_input_addr_3" [DNN.cpp:29]   --->   Operation 95 'load' 'temp_input_load_1' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 96 [1/1] (1.73ns)   --->   "%add_ln29_1 = add i4 %select_ln24, i4 2" [DNN.cpp:29]   --->   Operation 96 'add' 'add_ln29_1' <Predicate = (!icmp_ln24)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln29_12 = zext i4 %add_ln29_1" [DNN.cpp:29]   --->   Operation 97 'zext' 'zext_ln29_12' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (1.87ns)   --->   "%add_ln29_11 = add i7 %add_ln29_2, i7 %zext_ln29_12" [DNN.cpp:29]   --->   Operation 98 'add' 'add_ln29_11' <Predicate = (!icmp_ln24)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln29_13 = zext i7 %add_ln29_11" [DNN.cpp:29]   --->   Operation 99 'zext' 'zext_ln29_13' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%temp_input_addr_5 = getelementptr i32 %temp_input, i64 0, i64 %zext_ln29_13" [DNN.cpp:29]   --->   Operation 100 'getelementptr' 'temp_input_addr_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (1.87ns)   --->   "%add_ln29_12 = add i7 %add_ln29_3, i7 %zext_ln29_12" [DNN.cpp:29]   --->   Operation 101 'add' 'add_ln29_12' <Predicate = (!icmp_ln24)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln29_14 = zext i7 %add_ln29_12" [DNN.cpp:29]   --->   Operation 102 'zext' 'zext_ln29_14' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%temp_input_addr_7 = getelementptr i32 %temp_input, i64 0, i64 %zext_ln29_14" [DNN.cpp:29]   --->   Operation 103 'getelementptr' 'temp_input_addr_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (1.87ns)   --->   "%add_ln29_13 = add i7 %add_ln29_4, i7 %zext_ln29_12" [DNN.cpp:29]   --->   Operation 104 'add' 'add_ln29_13' <Predicate = (!icmp_ln24)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln29_15 = zext i7 %add_ln29_13" [DNN.cpp:29]   --->   Operation 105 'zext' 'zext_ln29_15' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%temp_input_addr_8 = getelementptr i32 %temp_input, i64 0, i64 %zext_ln29_15" [DNN.cpp:29]   --->   Operation 106 'getelementptr' 'temp_input_addr_8' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 107 [2/2] (3.25ns)   --->   "%temp_input_load_2 = load i7 %temp_input_addr_5" [DNN.cpp:29]   --->   Operation 107 'load' 'temp_input_load_2' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 108 [2/2] (3.25ns)   --->   "%temp_input_load_3 = load i7 %temp_input_addr_1" [DNN.cpp:29]   --->   Operation 108 'load' 'temp_input_load_3' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 109 [2/2] (3.25ns)   --->   "%temp_input_load_4 = load i7 %temp_input_addr_4" [DNN.cpp:29]   --->   Operation 109 'load' 'temp_input_load_4' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 110 [2/2] (3.25ns)   --->   "%temp_input_load_5 = load i7 %temp_input_addr_7" [DNN.cpp:29]   --->   Operation 110 'load' 'temp_input_load_5' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 111 [2/2] (3.25ns)   --->   "%temp_input_load_6 = load i7 %temp_input_addr_2" [DNN.cpp:29]   --->   Operation 111 'load' 'temp_input_load_6' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 112 [2/2] (3.25ns)   --->   "%temp_input_load_7 = load i7 %temp_input_addr_6" [DNN.cpp:29]   --->   Operation 112 'load' 'temp_input_load_7' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 113 [2/2] (3.25ns)   --->   "%temp_input_load_8 = load i7 %temp_input_addr_8" [DNN.cpp:29]   --->   Operation 113 'load' 'temp_input_load_8' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 114 [1/1] (1.58ns)   --->   "%store_ln24 = store i7 %add_ln24_1, i7 %indvar_flatten10" [DNN.cpp:24]   --->   Operation 114 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 1.58>
ST_1 : Operation 115 [1/1] (1.58ns)   --->   "%store_ln24 = store i4 %select_ln24_1, i4 %i" [DNN.cpp:24]   --->   Operation 115 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 1.58>
ST_1 : Operation 116 [1/1] (1.58ns)   --->   "%store_ln29 = store i4 %add_ln29, i4 %j" [DNN.cpp:29]   --->   Operation 116 'store' 'store_ln29' <Predicate = (!icmp_ln24)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 15.6>
ST_2 : Operation 117 [1/2] (3.25ns)   --->   "%temp_input_load = load i7 %temp_input_addr" [DNN.cpp:29]   --->   Operation 117 'load' 'temp_input_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 118 [2/2] (12.3ns)   --->   "%mul21_i = fmul i32 %temp_input_load, i32 0.620736" [DNN.cpp:29]   --->   Operation 118 'fmul' 'mul21_i' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/2] (3.25ns)   --->   "%temp_input_load_1 = load i7 %temp_input_addr_3" [DNN.cpp:29]   --->   Operation 119 'load' 'temp_input_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 120 [2/2] (12.3ns)   --->   "%mul21_i_0_1 = fmul i32 %temp_input_load_1, i32 1.30166" [DNN.cpp:29]   --->   Operation 120 'fmul' 'mul21_i_0_1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/2] (3.25ns)   --->   "%temp_input_load_2 = load i7 %temp_input_addr_5" [DNN.cpp:29]   --->   Operation 121 'load' 'temp_input_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 122 [1/2] (3.25ns)   --->   "%temp_input_load_3 = load i7 %temp_input_addr_1" [DNN.cpp:29]   --->   Operation 122 'load' 'temp_input_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 123 [1/2] (3.25ns)   --->   "%temp_input_load_4 = load i7 %temp_input_addr_4" [DNN.cpp:29]   --->   Operation 123 'load' 'temp_input_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 124 [1/2] (3.25ns)   --->   "%temp_input_load_5 = load i7 %temp_input_addr_7" [DNN.cpp:29]   --->   Operation 124 'load' 'temp_input_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 125 [1/2] (3.25ns)   --->   "%temp_input_load_6 = load i7 %temp_input_addr_2" [DNN.cpp:29]   --->   Operation 125 'load' 'temp_input_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 126 [1/2] (3.25ns)   --->   "%temp_input_load_7 = load i7 %temp_input_addr_6" [DNN.cpp:29]   --->   Operation 126 'load' 'temp_input_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 127 [1/2] (3.25ns)   --->   "%temp_input_load_8 = load i7 %temp_input_addr_8" [DNN.cpp:29]   --->   Operation 127 'load' 'temp_input_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 12.3>
ST_3 : Operation 128 [1/2] (12.3ns)   --->   "%mul21_i = fmul i32 %temp_input_load, i32 0.620736" [DNN.cpp:29]   --->   Operation 128 'fmul' 'mul21_i' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/2] (12.3ns)   --->   "%mul21_i_0_1 = fmul i32 %temp_input_load_1, i32 1.30166" [DNN.cpp:29]   --->   Operation 129 'fmul' 'mul21_i_0_1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 18.8>
ST_4 : Operation 130 [3/3] (18.8ns)   --->   "%sum_1 = fadd i32 %mul21_i, i32 0" [DNN.cpp:29]   --->   Operation 130 'fadd' 'sum_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 18.8>
ST_5 : Operation 131 [2/3] (18.8ns)   --->   "%sum_1 = fadd i32 %mul21_i, i32 0" [DNN.cpp:29]   --->   Operation 131 'fadd' 'sum_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 18.8>
ST_6 : Operation 132 [1/3] (18.8ns)   --->   "%sum_1 = fadd i32 %mul21_i, i32 0" [DNN.cpp:29]   --->   Operation 132 'fadd' 'sum_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 18.8>
ST_7 : Operation 133 [3/3] (18.8ns)   --->   "%sum_1_0_1 = fadd i32 %sum_1, i32 %mul21_i_0_1" [DNN.cpp:29]   --->   Operation 133 'fadd' 'sum_1_0_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 18.8>
ST_8 : Operation 134 [2/3] (18.8ns)   --->   "%sum_1_0_1 = fadd i32 %sum_1, i32 %mul21_i_0_1" [DNN.cpp:29]   --->   Operation 134 'fadd' 'sum_1_0_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [2/2] (12.3ns)   --->   "%mul21_i_0_2 = fmul i32 %temp_input_load_2, i32 1.31696" [DNN.cpp:29]   --->   Operation 135 'fmul' 'mul21_i_0_2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 18.8>
ST_9 : Operation 136 [1/3] (18.8ns)   --->   "%sum_1_0_1 = fadd i32 %sum_1, i32 %mul21_i_0_1" [DNN.cpp:29]   --->   Operation 136 'fadd' 'sum_1_0_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/2] (12.3ns)   --->   "%mul21_i_0_2 = fmul i32 %temp_input_load_2, i32 1.31696" [DNN.cpp:29]   --->   Operation 137 'fmul' 'mul21_i_0_2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 18.8>
ST_10 : Operation 138 [3/3] (18.8ns)   --->   "%sum_1_0_2 = fadd i32 %sum_1_0_1, i32 %mul21_i_0_2" [DNN.cpp:29]   --->   Operation 138 'fadd' 'sum_1_0_2' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 18.8>
ST_11 : Operation 139 [2/3] (18.8ns)   --->   "%sum_1_0_2 = fadd i32 %sum_1_0_1, i32 %mul21_i_0_2" [DNN.cpp:29]   --->   Operation 139 'fadd' 'sum_1_0_2' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [2/2] (12.3ns)   --->   "%mul21_i_1 = fmul i32 %temp_input_load_3, i32 0.939853" [DNN.cpp:29]   --->   Operation 140 'fmul' 'mul21_i_1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 18.8>
ST_12 : Operation 141 [1/3] (18.8ns)   --->   "%sum_1_0_2 = fadd i32 %sum_1_0_1, i32 %mul21_i_0_2" [DNN.cpp:29]   --->   Operation 141 'fadd' 'sum_1_0_2' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 142 [1/2] (12.3ns)   --->   "%mul21_i_1 = fmul i32 %temp_input_load_3, i32 0.939853" [DNN.cpp:29]   --->   Operation 142 'fmul' 'mul21_i_1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 18.8>
ST_13 : Operation 143 [3/3] (18.8ns)   --->   "%sum_1_1 = fadd i32 %sum_1_0_2, i32 %mul21_i_1" [DNN.cpp:29]   --->   Operation 143 'fadd' 'sum_1_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 18.8>
ST_14 : Operation 144 [2/3] (18.8ns)   --->   "%sum_1_1 = fadd i32 %sum_1_0_2, i32 %mul21_i_1" [DNN.cpp:29]   --->   Operation 144 'fadd' 'sum_1_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [2/2] (12.3ns)   --->   "%mul21_i_1_1 = fmul i32 %temp_input_load_4, i32 2.23996" [DNN.cpp:29]   --->   Operation 145 'fmul' 'mul21_i_1_1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 18.8>
ST_15 : Operation 146 [1/3] (18.8ns)   --->   "%sum_1_1 = fadd i32 %sum_1_0_2, i32 %mul21_i_1" [DNN.cpp:29]   --->   Operation 146 'fadd' 'sum_1_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 147 [1/2] (12.3ns)   --->   "%mul21_i_1_1 = fmul i32 %temp_input_load_4, i32 2.23996" [DNN.cpp:29]   --->   Operation 147 'fmul' 'mul21_i_1_1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 18.8>
ST_16 : Operation 148 [3/3] (18.8ns)   --->   "%sum_1_1_1 = fadd i32 %sum_1_1, i32 %mul21_i_1_1" [DNN.cpp:29]   --->   Operation 148 'fadd' 'sum_1_1_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 18.8>
ST_17 : Operation 149 [2/3] (18.8ns)   --->   "%sum_1_1_1 = fadd i32 %sum_1_1, i32 %mul21_i_1_1" [DNN.cpp:29]   --->   Operation 149 'fadd' 'sum_1_1_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 150 [2/2] (12.3ns)   --->   "%mul21_i_1_2 = fmul i32 %temp_input_load_5, i32 1.13352" [DNN.cpp:29]   --->   Operation 150 'fmul' 'mul21_i_1_2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 18.8>
ST_18 : Operation 151 [1/3] (18.8ns)   --->   "%sum_1_1_1 = fadd i32 %sum_1_1, i32 %mul21_i_1_1" [DNN.cpp:29]   --->   Operation 151 'fadd' 'sum_1_1_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 152 [1/2] (12.3ns)   --->   "%mul21_i_1_2 = fmul i32 %temp_input_load_5, i32 1.13352" [DNN.cpp:29]   --->   Operation 152 'fmul' 'mul21_i_1_2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 18.8>
ST_19 : Operation 153 [3/3] (18.8ns)   --->   "%sum_1_1_2 = fadd i32 %sum_1_1_1, i32 %mul21_i_1_2" [DNN.cpp:29]   --->   Operation 153 'fadd' 'sum_1_1_2' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 18.8>
ST_20 : Operation 154 [2/3] (18.8ns)   --->   "%sum_1_1_2 = fadd i32 %sum_1_1_1, i32 %mul21_i_1_2" [DNN.cpp:29]   --->   Operation 154 'fadd' 'sum_1_1_2' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 155 [2/2] (12.3ns)   --->   "%mul21_i_2 = fmul i32 %temp_input_load_6, i32 1.35454" [DNN.cpp:29]   --->   Operation 155 'fmul' 'mul21_i_2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 18.8>
ST_21 : Operation 156 [1/3] (18.8ns)   --->   "%sum_1_1_2 = fadd i32 %sum_1_1_1, i32 %mul21_i_1_2" [DNN.cpp:29]   --->   Operation 156 'fadd' 'sum_1_1_2' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 157 [1/2] (12.3ns)   --->   "%mul21_i_2 = fmul i32 %temp_input_load_6, i32 1.35454" [DNN.cpp:29]   --->   Operation 157 'fmul' 'mul21_i_2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 18.8>
ST_22 : Operation 158 [3/3] (18.8ns)   --->   "%sum_1_2 = fadd i32 %sum_1_1_2, i32 %mul21_i_2" [DNN.cpp:29]   --->   Operation 158 'fadd' 'sum_1_2' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 18.8>
ST_23 : Operation 159 [2/3] (18.8ns)   --->   "%sum_1_2 = fadd i32 %sum_1_1_2, i32 %mul21_i_2" [DNN.cpp:29]   --->   Operation 159 'fadd' 'sum_1_2' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 160 [2/2] (12.3ns)   --->   "%mul21_i_2_1 = fmul i32 %temp_input_load_7, i32 1.27234" [DNN.cpp:29]   --->   Operation 160 'fmul' 'mul21_i_2_1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 18.8>
ST_24 : Operation 161 [1/3] (18.8ns)   --->   "%sum_1_2 = fadd i32 %sum_1_1_2, i32 %mul21_i_2" [DNN.cpp:29]   --->   Operation 161 'fadd' 'sum_1_2' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 162 [1/2] (12.3ns)   --->   "%mul21_i_2_1 = fmul i32 %temp_input_load_7, i32 1.27234" [DNN.cpp:29]   --->   Operation 162 'fmul' 'mul21_i_2_1' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 18.8>
ST_25 : Operation 163 [3/3] (18.8ns)   --->   "%sum_1_2_1 = fadd i32 %sum_1_2, i32 %mul21_i_2_1" [DNN.cpp:29]   --->   Operation 163 'fadd' 'sum_1_2_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 18.8>
ST_26 : Operation 164 [2/3] (18.8ns)   --->   "%sum_1_2_1 = fadd i32 %sum_1_2, i32 %mul21_i_2_1" [DNN.cpp:29]   --->   Operation 164 'fadd' 'sum_1_2_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 165 [2/2] (12.3ns)   --->   "%mul21_i_2_2 = fmul i32 %temp_input_load_8, i32 0.65319" [DNN.cpp:29]   --->   Operation 165 'fmul' 'mul21_i_2_2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 18.8>
ST_27 : Operation 166 [1/3] (18.8ns)   --->   "%sum_1_2_1 = fadd i32 %sum_1_2, i32 %mul21_i_2_1" [DNN.cpp:29]   --->   Operation 166 'fadd' 'sum_1_2_1' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 167 [1/2] (12.3ns)   --->   "%mul21_i_2_2 = fmul i32 %temp_input_load_8, i32 0.65319" [DNN.cpp:29]   --->   Operation 167 'fmul' 'mul21_i_2_2' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 18.8>
ST_28 : Operation 168 [3/3] (18.8ns)   --->   "%sum_1_2_2 = fadd i32 %sum_1_2_1, i32 %mul21_i_2_2" [DNN.cpp:29]   --->   Operation 168 'fadd' 'sum_1_2_2' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 18.8>
ST_29 : Operation 169 [2/3] (18.8ns)   --->   "%sum_1_2_2 = fadd i32 %sum_1_2_1, i32 %mul21_i_2_2" [DNN.cpp:29]   --->   Operation 169 'fadd' 'sum_1_2_2' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 18.8>
ST_30 : Operation 170 [1/3] (18.8ns)   --->   "%sum_1_2_2 = fadd i32 %sum_1_2_1, i32 %mul21_i_2_2" [DNN.cpp:29]   --->   Operation 170 'fadd' 'sum_1_2_2' <Predicate = true> <Delay = 18.8> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 18.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 5.43>
ST_31 : Operation 171 [2/2] (5.43ns)   --->   "%tmp_2 = fcmp_olt  i32 %sum_1_2_2, i32 0" [DNN.cpp:7]   --->   Operation 171 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 189 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 189 'ret' 'ret_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 32 <SV = 31> <Delay = 9.66>
ST_32 : Operation 172 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_24_3_VITIS_LOOP_25_4_str"   --->   Operation 172 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 173 [1/1] (0.00ns)   --->   "%empty_64 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 173 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 174 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 174 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i6 %add_ln33" [DNN.cpp:33]   --->   Operation 175 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 176 [1/1] (0.00ns)   --->   "%conv1_output_addr_2 = getelementptr i32 %conv1_output, i64 0, i64 %zext_ln33" [DNN.cpp:33]   --->   Operation 176 'getelementptr' 'conv1_output_addr_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 177 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [DNN.cpp:15]   --->   Operation 177 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 178 [1/1] (0.00ns)   --->   "%bitcast_ln7 = bitcast i32 %sum_1_2_2" [DNN.cpp:7]   --->   Operation 178 'bitcast' 'bitcast_ln7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln7, i32 23, i32 30" [DNN.cpp:7]   --->   Operation 179 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i32 %bitcast_ln7" [DNN.cpp:7]   --->   Operation 180 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 181 [1/1] (1.55ns)   --->   "%icmp_ln7 = icmp_ne  i8 %tmp_1, i8 255" [DNN.cpp:7]   --->   Operation 181 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 182 [1/1] (2.44ns)   --->   "%icmp_ln7_1 = icmp_eq  i23 %trunc_ln7, i23 0" [DNN.cpp:7]   --->   Operation 182 'icmp' 'icmp_ln7_1' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node select_ln7)   --->   "%or_ln7 = or i1 %icmp_ln7_1, i1 %icmp_ln7" [DNN.cpp:7]   --->   Operation 183 'or' 'or_ln7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 184 [1/2] (5.43ns)   --->   "%tmp_2 = fcmp_olt  i32 %sum_1_2_2, i32 0" [DNN.cpp:7]   --->   Operation 184 'fcmp' 'tmp_2' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln7)   --->   "%and_ln7 = and i1 %or_ln7, i1 %tmp_2" [DNN.cpp:7]   --->   Operation 185 'and' 'and_ln7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 186 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln7 = select i1 %and_ln7, i32 0, i32 %sum_1_2_2" [DNN.cpp:7]   --->   Operation 186 'select' 'select_ln7' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 187 [1/1] (3.25ns)   --->   "%store_ln33 = store i32 %select_ln7, i6 %conv1_output_addr_2" [DNN.cpp:33]   --->   Operation 187 'store' 'store_ln33' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6.preheader"   --->   Operation 188 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30ns, clock uncertainty: 8.1ns.

 <State 1>: 10ns
The critical path consists of the following:
	'alloca' operation ('j') [3]  (0 ns)
	'load' operation ('j_load', DNN.cpp:25) on local variable 'j' [19]  (0 ns)
	'icmp' operation ('icmp_ln25', DNN.cpp:25) [22]  (1.3 ns)
	'select' operation ('select_ln24_3', DNN.cpp:24) [37]  (0 ns)
	'add' operation ('add_ln24', DNN.cpp:24) [38]  (1.74 ns)
	'add' operation ('add_ln29_4', DNN.cpp:29) [42]  (1.87 ns)
	'add' operation ('add_ln29_7', DNN.cpp:29) [52]  (1.87 ns)
	'getelementptr' operation ('temp_input_addr_2', DNN.cpp:29) [54]  (0 ns)
	'load' operation ('temp_input_load_6', DNN.cpp:29) on array 'temp_input' [99]  (3.25 ns)

 <State 2>: 15.6ns
The critical path consists of the following:
	'load' operation ('temp_input_load', DNN.cpp:29) on array 'temp_input' [59]  (3.25 ns)
	'fmul' operation ('mul21_i', DNN.cpp:29) [60]  (12.4 ns)

 <State 3>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('mul21_i', DNN.cpp:29) [60]  (12.4 ns)

 <State 4>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_1', DNN.cpp:29) [61]  (18.8 ns)

 <State 5>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_1', DNN.cpp:29) [61]  (18.8 ns)

 <State 6>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_1', DNN.cpp:29) [61]  (18.8 ns)

 <State 7>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_1', DNN.cpp:29) [75]  (18.8 ns)

 <State 8>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_1', DNN.cpp:29) [75]  (18.8 ns)

 <State 9>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_1', DNN.cpp:29) [75]  (18.8 ns)

 <State 10>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_2', DNN.cpp:29) [89]  (18.8 ns)

 <State 11>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_2', DNN.cpp:29) [89]  (18.8 ns)

 <State 12>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_1_0_2', DNN.cpp:29) [89]  (18.8 ns)

 <State 13>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', DNN.cpp:29) [92]  (18.8 ns)

 <State 14>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', DNN.cpp:29) [92]  (18.8 ns)

 <State 15>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1', DNN.cpp:29) [92]  (18.8 ns)

 <State 16>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_1', DNN.cpp:29) [95]  (18.8 ns)

 <State 17>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_1', DNN.cpp:29) [95]  (18.8 ns)

 <State 18>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_1', DNN.cpp:29) [95]  (18.8 ns)

 <State 19>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_2', DNN.cpp:29) [98]  (18.8 ns)

 <State 20>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_2', DNN.cpp:29) [98]  (18.8 ns)

 <State 21>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_1_1_2', DNN.cpp:29) [98]  (18.8 ns)

 <State 22>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', DNN.cpp:29) [101]  (18.8 ns)

 <State 23>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', DNN.cpp:29) [101]  (18.8 ns)

 <State 24>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2', DNN.cpp:29) [101]  (18.8 ns)

 <State 25>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_1', DNN.cpp:29) [104]  (18.8 ns)

 <State 26>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_1', DNN.cpp:29) [104]  (18.8 ns)

 <State 27>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_1', DNN.cpp:29) [104]  (18.8 ns)

 <State 28>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_2', DNN.cpp:29) [107]  (18.8 ns)

 <State 29>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_2', DNN.cpp:29) [107]  (18.8 ns)

 <State 30>: 18.8ns
The critical path consists of the following:
	'fadd' operation ('sum_1_2_2', DNN.cpp:29) [107]  (18.8 ns)

 <State 31>: 5.43ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', DNN.cpp:7) [114]  (5.43 ns)

 <State 32>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', DNN.cpp:7) [114]  (5.43 ns)
	'and' operation ('and_ln7', DNN.cpp:7) [115]  (0 ns)
	'select' operation ('x', DNN.cpp:7) [116]  (0.978 ns)
	'store' operation ('store_ln33', DNN.cpp:33) of variable 'x', DNN.cpp:7 on array 'conv1_output' [117]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
