# loop_arb
[Verilog] loop arbiter, round-robin's expanded design
