### case: positive
addimmediate r1 4 (91 04)
interrupt 0 (8000)
R1 == 4
