Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,425
design__inferred_latch__count,0
design__instance__count,1835
design__instance__area,24186
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0009720669477246702
power__switching__total,0.0011052766349166632
power__leakage__total,4.946066951561079E-7
power__total,0.002077838173136115
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,0.33751549732608327
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,1.6810907586254062
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10854334405179679
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.882582365505636
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.108543
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,1.130157999173772
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,3.618982549402983
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6235862003270939
timing__setup__ws__corner:nom_slow_1p08V_125C,6.494398092015065
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.623586
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,0.622641733573334
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,2.3619706858924734
timing__hold__ws__corner:nom_typ_1p20V_25C,0.30170911067913564
timing__setup__ws__corner:nom_typ_1p20V_25C,9.916395985033748
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.301709
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,1.130157999173772
clock__skew__worst_setup,1.6810907586254062
timing__hold__ws,0.10854334405179679
timing__setup__ws,6.494398092015065
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108543
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1835
design__instance__area__stdcell,24186
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.835684
design__instance__utilization__stdcell,0.835684
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,1
design__instance__area__class:buffer,7.2576
design__instance__count__class:inverter,44
design__instance__area__class:inverter,252.202
design__instance__count__class:sequential_cell,197
design__instance__area__class:sequential_cell,7170.51
design__instance__count__class:multi_input_combinational_cell,1337
design__instance__area__class:multi_input_combinational_cell,13796.7
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,226
design__instance__area__class:timing_repair_buffer,2734.3
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,47266.4
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,13
design__instance__area__class:clock_inverter,70.7616
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,68
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1908
route__net__special,2
route__drc_errors__iter:0,1956
route__wirelength__iter:0,55968
route__drc_errors__iter:1,1086
route__wirelength__iter:1,55651
route__drc_errors__iter:2,1034
route__wirelength__iter:2,55491
route__drc_errors__iter:3,179
route__wirelength__iter:3,55018
route__drc_errors__iter:4,69
route__wirelength__iter:4,54939
route__drc_errors__iter:5,4
route__wirelength__iter:5,54881
route__drc_errors__iter:6,0
route__wirelength__iter:6,54883
route__drc_errors,0
route__wirelength,54883
route__vias,13728
route__vias__singlecut,13728
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,292.675
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,75
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,75
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,75
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,75
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19993
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000663713
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000644768
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000269267
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000644768
design_powergrid__voltage__worst,0.0000644768
design_powergrid__voltage__worst__net:VPWR,1.19993
design_powergrid__drop__worst,0.0000663713
design_powergrid__drop__worst__net:VPWR,0.0000663713
design_powergrid__voltage__worst__net:VGND,0.0000644768
design_powergrid__drop__worst__net:VGND,0.0000644768
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00002739999999999999854834002721570840321874129585921764373779296875
ir__drop__worst,0.000066400000000000001230439361510349272066378034651279449462890625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
