
---------- Begin Simulation Statistics ----------
final_tick                               371345015000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  32038                       # Simulator instruction rate (inst/s)
host_mem_usage                                 976296                       # Number of bytes of host memory used
host_op_rate                                    32742                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 31213.15                       # Real time elapsed on the host
host_tick_rate                               11897069                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1000000005                       # Number of instructions simulated
sim_ops                                    1021979770                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.371345                       # Number of seconds simulated
sim_ticks                                371345015000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.950319                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits               128808039                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            128872064                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          12353329                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         210103337                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1368                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2029                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              661                       # Number of indirect misses.
system.cpu.branchPred.lookups               262403639                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect     96095624                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong     38252003                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect     79992126                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong     54355501                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect      1015352                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong       365858                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0     20896579                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2      3502838                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4      2629984                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6      2166806                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7      3812301                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8      3463850                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9      3018662                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10      3328161                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11      2307412                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12      2111391                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13      1949331                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14      1795024                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15      1449947                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16      1949898                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17      1457439                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18      1587116                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19      1094252                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20      1279506                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22      1215679                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24       726075                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26       579969                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28       298204                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect      2639093                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit      1828119                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong      1042039                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect     62407615                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong      2120257                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2      3773140                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4      3391209                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6      2725133                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7      4136278                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8      4063675                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9      4707366                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10      5216609                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11      3803760                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12      3620255                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13      3178069                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14      3071660                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15      2332952                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16      2620448                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17      1918171                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18      2129263                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19      2373589                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20      2553138                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22      2434066                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24      1593271                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26      1162570                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28       931596                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30       884206                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect     53670338                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit       826191                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong      5268954                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                 7546972                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          207                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 417180027                       # number of cc regfile reads
system.cpu.cc_regfile_writes                419708730                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts          12352673                       # The number of times a branch was mispredicted
system.cpu.commit.branches                  166257278                       # Number of branches committed
system.cpu.commit.bw_lim_events              56906507                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             111                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts       342793660                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts           1001214550                       # Number of instructions committed
system.cpu.commit.committedOps             1023194315                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    692758057                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.476987                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.470890                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    395369639     57.07%     57.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    117478948     16.96%     74.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     42696120      6.16%     80.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     25750266      3.72%     83.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     15931400      2.30%     86.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     16415560      2.37%     88.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6     13450446      1.94%     90.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      8759171      1.26%     91.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     56906507      8.21%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    692758057                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              4105842                       # Number of function calls committed.
system.cpu.commit.int_insts                 890648250                       # Number of committed integer instructions.
system.cpu.commit.loads                     269660308                       # Number of loads committed
system.cpu.commit.membars                          76                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           27      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        651649634     63.69%     63.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           77478      0.01%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               31      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             4      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              71      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             112      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             108      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             78      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     63.70% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       269660308     26.35%     90.05% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite      101806464      9.95%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        1023194315                       # Class of committed instruction
system.cpu.commit.refs                      371466772                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       758                       # Number of committed Vector instructions.
system.cpu.committedInsts                  1000000005                       # Number of Instructions Simulated
system.cpu.committedOps                    1021979770                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.742690                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.742690                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles             281111270                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   682                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved            123558240                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts             1472169761                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                178719954                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                 235272245                       # Number of cycles decode is running
system.cpu.decode.SquashCycles               12439360                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  2361                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles              34982453                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                           10                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                   262403639                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                 220432189                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     503538821                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes               4841918                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          101                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                     1496618088                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                24880032                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.353315                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles          226546317                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches          136356379                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.015132                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          742525282                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.056744                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.999377                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                427845399     57.62%     57.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 59722399      8.04%     65.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 27580252      3.71%     69.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 31410336      4.23%     73.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 32695243      4.40%     78.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                 26332378      3.55%     81.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 10496879      1.41%     82.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 18892857      2.54%     85.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                107549539     14.48%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            742525282                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          164749                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts             15103943                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                202573002                       # Number of branches executed
system.cpu.iew.exec_nop                       1975999                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.721509                       # Inst execution rate
system.cpu.iew.exec_refs                    473376143                       # number of memory reference insts executed
system.cpu.iew.exec_stores                  113732633                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                99575390                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             346720835                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                174                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts           3617137                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            127378180                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          1366010647                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             359643510                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          21559977                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            1278547871                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                1571263                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents              17432015                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles               12439360                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles              20066573                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked       4643492                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads         31618240                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses       110454                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation        88261                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads      9433545                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads     77060523                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores     25571716                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents          88261                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      8336417                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        6767526                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                1235676518                       # num instructions consuming a value
system.cpu.iew.wb_count                    1220532457                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.619461                       # average fanout of values written-back
system.cpu.iew.wb_producers                 765453675                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.643394                       # insts written-back per cycle
system.cpu.iew.wb_sent                     1225411148                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               1707395989                       # number of integer regfile reads
system.cpu.int_regfile_writes               924614869                       # number of integer regfile writes
system.cpu.ipc                               1.346457                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.346457                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                32      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             817662589     62.89%     62.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                77768      0.01%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    60      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  30      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 21      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc              18      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 14      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   89      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  136      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  128      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    2      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 100      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     62.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            366393137     28.18%     91.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           115973724      8.92%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             1300107848                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    17318862                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013321                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 4615983     26.65%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      3      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    1      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 1      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      4      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      9      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     26.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               11876164     68.57%     95.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                826697      4.77%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses             1317423876                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         3361134721                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses   1220530393                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes        1706171649                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 1364034474                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                1300107848                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 174                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       342054865                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           1080190                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             63                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    253780023                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     742525282                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.750927                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.966966                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           290699251     39.15%     39.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           123549720     16.64%     55.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           105090397     14.15%     69.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            77650429     10.46%     80.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            66706794      8.98%     89.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            34132686      4.60%     93.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            24872712      3.35%     97.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            11887175      1.60%     98.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             7936118      1.07%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       742525282                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.750539                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   2802                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               5309                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         2064                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              4384                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                           10                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads          63928635                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         39292397                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            346720835                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           127378180                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               882076030                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    305                       # number of misc regfile writes
system.cpu.numCycles                        742690031                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles               138321988                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps            1111723985                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents               38355101                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                195019148                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents               61164384                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                569540                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups            2426735277                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts             1435367193                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands          1586661394                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                 251722683                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents               52949455                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles               12439360                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles             144999138                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                474937378                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups       1912430047                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          22965                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                446                       # count of serializing insts renamed
system.cpu.rename.skidInsts                 153905753                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            177                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             3061                       # Number of vector rename lookups
system.cpu.rob.rob_reads                   2001772380                       # The number of ROB reads
system.cpu.rob.rob_writes                  2781902547                       # The number of ROB writes
system.cpu.timesIdled                            1636                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     2561                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     617                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    34                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1249537                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2532285                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          212                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     14715758                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1747                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     29432532                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1747                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             602347                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       873038                       # Transaction distribution
system.membus.trans_dist::CleanEvict           376459                       # Transaction distribution
system.membus.trans_dist::ReadExReq            641530                       # Transaction distribution
system.membus.trans_dist::ReadExResp           641530                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        602347                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         38884                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3776135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3776135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    135482560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               135482560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1282761                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1282761    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1282761                       # Request fanout histogram
system.membus.reqLayer0.occupancy          6303579250                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6683431500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 371345015000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          11503074                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9151602                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1548                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6813839                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3173915                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3173915                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2058                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     11501016                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        39778                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        39778                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5664                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     44143615                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              44149279                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       230784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1469023680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1469254464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1251244                       # Total snoops (count)
system.tol2bus.snoopTraffic                  55874432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         15968018                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000123                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011076                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               15966059     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1959      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           15968018                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22996385984                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22032286498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3092489                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 371345015000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  202                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data             13432910                       # number of demand (read+write) hits
system.l2.demand_hits::total                 13433112                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 202                       # number of overall hits
system.l2.overall_hits::.cpu.data            13432910                       # number of overall hits
system.l2.overall_hits::total                13433112                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1856                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1242021                       # number of demand (read+write) misses
system.l2.demand_misses::total                1243877                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1856                       # number of overall misses
system.l2.overall_misses::.cpu.data           1242021                       # number of overall misses
system.l2.overall_misses::total               1243877                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    157715000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 112011061500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     112168776500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    157715000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 112011061500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    112168776500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2058                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         14674931                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             14676989                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2058                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        14674931                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            14676989                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.901846                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.084636                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.084750                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.901846                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.084636                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.084750                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 84975.754310                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 90184.514996                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90176.742958                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 84975.754310                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 90184.514996                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90176.742958                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              873038                       # number of writebacks
system.l2.writebacks::total                    873038                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1856                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1242021                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1243877                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1856                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1242021                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1243877                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    139154501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  99590851001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  99730005502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    139154501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  99590851001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  99730005502                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.901846                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.084636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.084750                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.901846                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.084636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.084750                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 74975.485453                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80184.514594                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80176.742155                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 74975.485453                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80184.514594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80176.742155                       # average overall mshr miss latency
system.l2.replacements                        1251244                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8278564                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8278564                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8278564                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8278564                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1548                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1548                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1548                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1548                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data           2532385                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2532385                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          641530                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              641530                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  59159883500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   59159883500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       3173915                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3173915                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.202126                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.202126                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 92216.862033                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92216.862033                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       641530                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         641530                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  52744583001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  52744583001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.202126                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.202126                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82216.861255                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82216.861255                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            202                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                202                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1856                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1856                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    157715000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    157715000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2058                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2058                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.901846                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.901846                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 84975.754310                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84975.754310                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1856                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1856                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    139154501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    139154501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.901846                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.901846                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 74975.485453                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74975.485453                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data      10900525                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          10900525                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       600491                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          600491                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  52851178000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  52851178000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data     11501016                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      11501016                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.052212                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.052212                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 88013.272472                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88013.272472                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       600491                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       600491                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  46846268000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  46846268000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.052212                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.052212                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78013.272472                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78013.272472                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data           894                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               894                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data        38884                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           38884                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        39778                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         39778                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.977525                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.977525                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        38884                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        38884                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data    753098250                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    753098250                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.977525                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.977525                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19367.818383                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19367.818383                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 371345015000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32398.066606                       # Cycle average of tags in use
system.l2.tags.total_refs                    29393416                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1284906                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     22.875927                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     975.414193                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        41.641004                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31381.011410                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.029767                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.957672                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988711                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4594                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        27197                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          850                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 236743306                       # Number of tag accesses
system.l2.tags.data_accesses                236743306                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 371345015000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         118784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       79489344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           79608128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       118784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        118784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     55874432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        55874432                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1856                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1242021                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1243877                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       873038                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             873038                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            319875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         214057927                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             214377802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       319875                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           319875                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      150465012                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            150465012                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      150465012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           319875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        214057927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            364842813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    873038.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1856.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1240530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.024528842250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        51011                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        51011                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3295101                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             824016                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1243877                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     873038                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1243877                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   873038                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1491                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             77954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             77301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             80449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             79799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             76289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             80414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             80076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             79628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             75316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             76673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            74832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            76807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            76053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            74272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            79846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            76677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             54788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             54407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             54694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             54940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             52951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             54691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             55194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             55399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             53345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             54600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            53686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            55385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            54098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            52890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            55009                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  25201934250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6211930000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             48496671750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20285.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39035.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        27                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   720859                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  451383                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1243877                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               873038                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  919071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  219118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   78484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   25655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      55                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  18126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  19278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  34475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  44831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  49819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  52637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  53249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  53459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  54076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  53890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  54443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  54678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  54111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  54657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  56153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  53311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  52924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  51927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    115                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       943153                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    143.545406                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.676307                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   202.284804                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       673801     71.44%     71.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       150180     15.92%     87.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        36175      3.84%     91.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        19448      2.06%     93.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14450      1.53%     94.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9433      1.00%     95.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7603      0.81%     96.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5740      0.61%     97.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        26323      2.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       943153                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        51011                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.354845                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     88.753869                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         50932     99.85%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           51      0.10%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           10      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            4      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11776-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         51011                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        51011                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.114132                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.860438                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     14.730198                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-63          50951     99.88%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-127           25      0.05%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-191           17      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-255            6      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-319            3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-383            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-447            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-511            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-575            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-639            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1087            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::2752-2815            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         51011                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               79512704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   95424                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                55872576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                79608128                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             55874432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       214.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       150.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    214.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    150.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  371341627500                       # Total gap between requests
system.mem_ctrls.avgGap                     175416.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       118784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     79393920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     55872576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 319875.035888121463                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 213800958.119769036770                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 150460013.580632030964                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1856                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1242021                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       873038                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     62640250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  48434031500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 8958690350500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33750.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     38996.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10261512.50                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    55.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3345382740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1778113095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          4358798640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2275632900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     29313410880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      82438402890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      73174672800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       196684413945                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        529.654111                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 189223113000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  12399920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 169721982000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3388729680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1801152540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4511837400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2281474080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     29313410880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      84857594610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      71137458720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       197291657910                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        531.289367                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 183901143000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  12399920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 175043952000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 371345015000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    220429274                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        220429274                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    220429274                       # number of overall hits
system.cpu.icache.overall_hits::total       220429274                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2914                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2914                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2914                       # number of overall misses
system.cpu.icache.overall_misses::total          2914                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    217830498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    217830498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    217830498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    217830498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    220432188                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    220432188                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    220432188                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    220432188                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74753.087852                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74753.087852                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74753.087852                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74753.087852                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1083                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    60.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1548                       # number of writebacks
system.cpu.icache.writebacks::total              1548                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          856                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          856                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          856                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          856                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2058                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2058                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2058                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2058                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    163040998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    163040998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    163040998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    163040998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79223.031098                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79223.031098                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79223.031098                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79223.031098                       # average overall mshr miss latency
system.cpu.icache.replacements                   1548                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    220429274                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       220429274                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2914                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2914                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    217830498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    217830498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    220432188                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    220432188                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74753.087852                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74753.087852                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          856                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          856                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2058                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2058                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    163040998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    163040998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79223.031098                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79223.031098                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 371345015000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           490.859937                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           220431332                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2058                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          107109.490768                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   490.859937                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.958711                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.958711                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          461                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         440866434                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        440866434                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 371345015000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 371345015000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 371345015000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 371345015000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 371345015000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    361312453                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        361312453                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    361313329                       # number of overall hits
system.cpu.dcache.overall_hits::total       361313329                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     27194493                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       27194493                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     27194890                       # number of overall misses
system.cpu.dcache.overall_misses::total      27194890                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 737041515707                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 737041515707                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 737041515707                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 737041515707                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    388506946                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    388506946                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    388508219                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    388508219                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.069997                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.069997                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.069998                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.069998                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 27102.601829                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27102.601829                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 27102.206176                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27102.206176                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     46440374                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        45810                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           4962251                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             645                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.358731                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    71.023256                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8278564                       # number of writebacks
system.cpu.dcache.writebacks::total           8278564                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data     12480128                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     12480128                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data     12480128                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     12480128                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     14714365                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     14714365                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     14714709                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     14714709                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 281945711412                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 281945711412                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 281950404912                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 281950404912                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.037874                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037874                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.037875                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.037875                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 19161.255780                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19161.255780                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 19161.126796                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19161.126796                       # average overall mshr miss latency
system.cpu.dcache.replacements               14714197                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    266085943                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       266085943                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     20614048                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      20614048                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 459291935000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 459291935000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    286699991                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    286699991                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.071901                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.071901                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22280.530976                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22280.530976                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      9113321                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      9113321                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data     11500727                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     11500727                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 187729610500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 187729610500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.040114                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.040114                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16323.282041                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16323.282041                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     95226510                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       95226510                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      6541025                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      6541025                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 276458105974                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 276458105974                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    101767535                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    101767535                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.064274                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.064274                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42265.257505                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42265.257505                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      3366807                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      3366807                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      3174218                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3174218                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  92964046179                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  92964046179                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031191                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031191                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 29287.227966                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29287.227966                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          876                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           876                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          397                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          397                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1273                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1273                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.311862                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.311862                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          344                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          344                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      4693500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      4693500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.270228                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.270228                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 13643.895349                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 13643.895349                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data        39420                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        39420                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data   1291474733                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total   1291474733                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        39420                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        39420                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32761.916109                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32761.916109                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        39420                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        39420                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data   1252054733                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total   1252054733                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31761.916109                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31761.916109                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          105                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          105                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           16                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       618500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       618500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.132231                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.132231                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 38656.250000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 38656.250000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           16                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           16                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           76                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           76                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 371345015000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.885728                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           376028219                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14714709                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.554581                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.885728                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999777                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999777                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          198                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          286                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         791731541                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        791731541                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 371345015000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 371345015000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
