// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="input_mem_stage_input_mem_stage,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu280-fsvh2892-2L-e,HLS_INPUT_CLOCK=3.330000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.429500,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=444,HLS_SYN_LUT=735,HLS_VERSION=2023_2}" *)

module input_mem_stage (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        i_stream_s_dout,
        i_stream_s_empty_n,
        i_stream_s_read,
        i_stream_peek_dout,
        i_stream_peek_empty_n,
        i_stream_peek_read,
        o_stream_s_din,
        o_stream_s_full_n,
        o_stream_s_write,
        o_stream_peek
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [64:0] i_stream_s_dout;
input   i_stream_s_empty_n;
output   i_stream_s_read;
input  [64:0] i_stream_peek_dout;
input   i_stream_peek_empty_n;
output   i_stream_peek_read;
output  [64:0] o_stream_s_din;
input   o_stream_s_full_n;
output   o_stream_s_write;
input  [64:0] o_stream_peek;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg i_stream_s_read;
reg o_stream_s_write;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [31:0] mem0_q0;
wire   [31:0] mem1_q0;
wire   [31:0] mem2_q0;
wire   [31:0] mem3_q0;
wire    grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_ap_start;
wire    grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_ap_done;
wire    grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_ap_idle;
wire    grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_ap_ready;
wire   [6:0] grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem0_address0;
wire    grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem0_ce0;
wire   [6:0] grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem0_address1;
wire    grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem0_ce1;
wire    grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem0_we1;
wire   [31:0] grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem0_d1;
wire   [6:0] grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem1_address0;
wire    grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem1_ce0;
wire   [6:0] grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem1_address1;
wire    grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem1_ce1;
wire    grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem1_we1;
wire   [31:0] grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem1_d1;
wire   [6:0] grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem2_address0;
wire    grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem2_ce0;
wire   [6:0] grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem2_address1;
wire    grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem2_ce1;
wire    grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem2_we1;
wire   [31:0] grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem2_d1;
wire   [6:0] grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem3_address0;
wire    grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem3_ce0;
wire   [6:0] grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem3_address1;
wire    grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem3_ce1;
wire    grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem3_we1;
wire   [31:0] grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem3_d1;
wire   [64:0] grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_o_stream_s_din;
wire    grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_o_stream_s_write;
wire    grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_i_stream_s_read;
reg    grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg   [2:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_ap_start_reg = 1'b0;
end

input_mem_stage_mem0_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
mem0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem0_address0),
    .ce0(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem0_ce0),
    .q0(mem0_q0),
    .address1(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem0_address1),
    .ce1(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem0_ce1),
    .we1(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem0_we1),
    .d1(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem0_d1)
);

input_mem_stage_mem0_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
mem1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem1_address0),
    .ce0(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem1_ce0),
    .q0(mem1_q0),
    .address1(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem1_address1),
    .ce1(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem1_ce1),
    .we1(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem1_we1),
    .d1(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem1_d1)
);

input_mem_stage_mem0_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
mem2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem2_address0),
    .ce0(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem2_ce0),
    .q0(mem2_q0),
    .address1(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem2_address1),
    .ce1(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem2_ce1),
    .we1(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem2_we1),
    .d1(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem2_d1)
);

input_mem_stage_mem0_RAM_S2P_LUTRAM_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
mem3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem3_address0),
    .ce0(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem3_ce0),
    .q0(mem3_q0),
    .address1(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem3_address1),
    .ce1(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem3_ce1),
    .we1(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem3_we1),
    .d1(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem3_d1)
);

input_mem_stage_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_ap_start),
    .ap_done(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_ap_done),
    .ap_idle(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_ap_idle),
    .ap_ready(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_ap_ready),
    .mem0_address0(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem0_address0),
    .mem0_ce0(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem0_ce0),
    .mem0_q0(mem0_q0),
    .mem0_address1(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem0_address1),
    .mem0_ce1(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem0_ce1),
    .mem0_we1(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem0_we1),
    .mem0_d1(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem0_d1),
    .mem1_address0(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem1_address0),
    .mem1_ce0(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem1_ce0),
    .mem1_q0(mem1_q0),
    .mem1_address1(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem1_address1),
    .mem1_ce1(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem1_ce1),
    .mem1_we1(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem1_we1),
    .mem1_d1(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem1_d1),
    .mem2_address0(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem2_address0),
    .mem2_ce0(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem2_ce0),
    .mem2_q0(mem2_q0),
    .mem2_address1(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem2_address1),
    .mem2_ce1(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem2_ce1),
    .mem2_we1(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem2_we1),
    .mem2_d1(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem2_d1),
    .mem3_address0(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem3_address0),
    .mem3_ce0(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem3_ce0),
    .mem3_q0(mem3_q0),
    .mem3_address1(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem3_address1),
    .mem3_ce1(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem3_ce1),
    .mem3_we1(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem3_we1),
    .mem3_d1(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_mem3_d1),
    .o_stream_s_din(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_o_stream_s_din),
    .o_stream_s_full_n(o_stream_s_full_n),
    .o_stream_s_write(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_o_stream_s_write),
    .i_stream_s_dout(i_stream_s_dout),
    .i_stream_s_empty_n(i_stream_s_empty_n),
    .i_stream_s_read(grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_i_stream_s_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_ap_start_reg <= 1'b1;
        end else if ((grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_ap_ready == 1'b1)) begin
            grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_ap_start_reg <= 1'b0;
        end
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_stream_s_read = grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_i_stream_s_read;
    end else begin
        i_stream_s_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        o_stream_s_write = grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_o_stream_s_write;
    end else begin
        o_stream_s_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_ap_start = grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_ap_start_reg;

assign i_stream_peek_read = 1'b0;

assign o_stream_s_din = grp_input_mem_stage_Pipeline_INPUT_MEM_STAGE_LOOP_fu_86_o_stream_s_din;

endmodule //input_mem_stage
