[13:47:10.384] <TB2>     INFO: *** Welcome to pxar ***
[13:47:10.384] <TB2>     INFO: *** Today: 2016/02/26
[13:47:10.390] <TB2>     INFO: *** Version: b2a7-dirty
[13:47:10.390] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters_C15.dat
[13:47:10.391] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:47:10.391] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//defaultMaskFile.dat
[13:47:10.391] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//trimParameters_C15.dat
[13:47:10.468] <TB2>     INFO:         clk: 4
[13:47:10.468] <TB2>     INFO:         ctr: 4
[13:47:10.468] <TB2>     INFO:         sda: 19
[13:47:10.468] <TB2>     INFO:         tin: 9
[13:47:10.468] <TB2>     INFO:         level: 15
[13:47:10.468] <TB2>     INFO:         triggerdelay: 0
[13:47:10.468] <TB2>    QUIET: Instanciating API for pxar v2.6.1+43~g6e62df2
[13:47:10.468] <TB2>     INFO: Log level: DEBUG
[13:47:10.476] <TB2>     INFO: Found DTB DTB_WWXLHF
[13:47:10.484] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[13:47:10.487] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[13:47:10.489] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[13:47:12.050] <TB2>     INFO: DUT info: 
[13:47:12.050] <TB2>     INFO: The DUT currently contains the following objects:
[13:47:12.050] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:47:12.050] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[13:47:12.050] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[13:47:12.050] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:47:12.050] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:47:12.050] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:47:12.050] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:47:12.050] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:47:12.050] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:47:12.050] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:47:12.050] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:47:12.050] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:47:12.050] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:47:12.050] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:47:12.051] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:47:12.051] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:47:12.051] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:47:12.051] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:47:12.051] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:47:12.051] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:47:12.051] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:47:12.051] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:47:12.051] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:47:12.051] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:47:12.051] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:47:12.051] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:47:12.051] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:47:12.051] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:47:12.051] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:47:12.051] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:47:12.051] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:47:12.051] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:47:12.051] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:47:12.051] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:47:12.051] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:47:12.051] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:47:12.051] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:47:12.051] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:47:12.051] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:47:12.051] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:47:12.052] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:47:12.053] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:47:12.054] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:47:12.055] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:47:12.064] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30887936
[13:47:12.064] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1ce4990
[13:47:12.064] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1ab9770
[13:47:12.064] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fbbe1d94010
[13:47:12.064] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fbbe7fff510
[13:47:12.064] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30953472 fPxarMemory = 0x7fbbe1d94010
[13:47:12.065] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 370.6mA
[13:47:12.066] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 455.8mA
[13:47:12.066] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 16.0 C
[13:47:12.066] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:47:12.466] <TB2>     INFO: enter 'restricted' command line mode
[13:47:12.466] <TB2>     INFO: enter test to run
[13:47:12.466] <TB2>     INFO:   test: FPIXTest no parameter change
[13:47:12.466] <TB2>     INFO:   running: fpixtest
[13:47:12.467] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:47:12.470] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:47:12.470] <TB2>     INFO: ######################################################################
[13:47:12.470] <TB2>     INFO: PixTestFPIXTest::doTest()
[13:47:12.470] <TB2>     INFO: ######################################################################
[13:47:12.473] <TB2>     INFO: ######################################################################
[13:47:12.473] <TB2>     INFO: PixTestPretest::doTest()
[13:47:12.473] <TB2>     INFO: ######################################################################
[13:47:12.476] <TB2>     INFO:    ----------------------------------------------------------------------
[13:47:12.476] <TB2>     INFO:    PixTestPretest::programROC() 
[13:47:12.476] <TB2>     INFO:    ----------------------------------------------------------------------
[13:47:30.492] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:47:30.492] <TB2>     INFO: IA differences per ROC:  16.9 17.7 20.1 20.1 18.5 16.9 18.5 18.5 20.9 16.9 18.5 20.1 18.5 17.7 18.5 18.5
[13:47:30.559] <TB2>     INFO:    ----------------------------------------------------------------------
[13:47:30.559] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:47:30.559] <TB2>     INFO:    ----------------------------------------------------------------------
[13:47:30.662] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L283> offset current from other 15 ROCs is 68.5312 mA
[13:47:30.764] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 0 iter 0 Vana 78 Ia 21.4688 mA
[13:47:30.864] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  1 Vana  93 Ia 24.6688 mA
[13:47:30.965] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  0 iter  2 Vana  90 Ia 23.8687 mA
[13:47:31.066] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 1 iter 0 Vana 78 Ia 23.0687 mA
[13:47:31.167] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  1 iter  1 Vana  84 Ia 23.8687 mA
[13:47:31.269] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 2 iter 0 Vana 78 Ia 24.6688 mA
[13:47:31.369] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  2 iter  1 Vana  75 Ia 23.8687 mA
[13:47:31.471] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 3 iter 0 Vana 78 Ia 24.6688 mA
[13:47:31.572] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  3 iter  1 Vana  75 Ia 23.8687 mA
[13:47:31.673] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 4 iter 0 Vana 78 Ia 23.0687 mA
[13:47:31.774] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  1 Vana  84 Ia 24.6688 mA
[13:47:31.874] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  4 iter  2 Vana  81 Ia 23.8687 mA
[13:47:31.976] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 5 iter 0 Vana 78 Ia 21.4688 mA
[13:47:32.077] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  1 Vana  93 Ia 24.6688 mA
[13:47:32.178] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  2 Vana  90 Ia 24.6688 mA
[13:47:32.279] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  5 iter  3 Vana  87 Ia 23.8687 mA
[13:47:32.380] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 6 iter 0 Vana 78 Ia 23.0687 mA
[13:47:32.481] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  1 Vana  84 Ia 24.6688 mA
[13:47:32.581] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  6 iter  2 Vana  81 Ia 23.8687 mA
[13:47:32.683] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 7 iter 0 Vana 78 Ia 23.0687 mA
[13:47:32.784] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  1 Vana  84 Ia 24.6688 mA
[13:47:32.885] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  2 Vana  81 Ia 24.6688 mA
[13:47:32.986] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  3 Vana  78 Ia 23.0687 mA
[13:47:33.086] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  4 Vana  84 Ia 24.6688 mA
[13:47:33.187] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  5 Vana  81 Ia 24.6688 mA
[13:47:33.288] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  6 Vana  78 Ia 23.0687 mA
[13:47:33.388] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  7 Vana  84 Ia 24.6688 mA
[13:47:33.489] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  7 iter  8 Vana  81 Ia 23.8687 mA
[13:47:33.591] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 8 iter 0 Vana 78 Ia 25.4688 mA
[13:47:33.692] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  8 iter  1 Vana  70 Ia 23.8687 mA
[13:47:33.793] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 9 iter 0 Vana 78 Ia 20.6688 mA
[13:47:33.894] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  1 Vana  98 Ia 24.6688 mA
[13:47:33.995] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  2 Vana  95 Ia 24.6688 mA
[13:47:34.095] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC  9 iter  3 Vana  92 Ia 23.8687 mA
[13:47:34.197] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 10 iter 0 Vana 78 Ia 23.0687 mA
[13:47:34.298] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  1 Vana  84 Ia 24.6688 mA
[13:47:34.398] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 10 iter  2 Vana  81 Ia 23.8687 mA
[13:47:34.500] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 11 iter 0 Vana 78 Ia 24.6688 mA
[13:47:34.601] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 11 iter  1 Vana  75 Ia 23.8687 mA
[13:47:34.702] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 12 iter 0 Vana 78 Ia 23.8687 mA
[13:47:34.804] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 13 iter 0 Vana 78 Ia 22.2688 mA
[13:47:34.904] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  1 Vana  88 Ia 24.6688 mA
[13:47:35.005] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 13 iter  2 Vana  85 Ia 23.8687 mA
[13:47:35.107] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 14 iter 0 Vana 78 Ia 23.0687 mA
[13:47:35.208] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  1 Vana  84 Ia 25.4688 mA
[13:47:35.309] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  2 Vana  76 Ia 23.0687 mA
[13:47:35.410] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  3 Vana  82 Ia 24.6688 mA
[13:47:35.511] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 14 iter  4 Vana  79 Ia 23.8687 mA
[13:47:35.612] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L313> ROC 15 iter 0 Vana 78 Ia 23.0687 mA
[13:47:35.713] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  1 Vana  84 Ia 24.6688 mA
[13:47:35.814] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L345> ROC 15 iter  2 Vana  81 Ia 23.8687 mA
[13:47:35.848] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  0 Vana  90
[13:47:35.849] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  1 Vana  84
[13:47:35.849] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  2 Vana  75
[13:47:35.849] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  3 Vana  75
[13:47:35.849] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  4 Vana  81
[13:47:35.850] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  5 Vana  87
[13:47:35.850] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  6 Vana  81
[13:47:35.850] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  7 Vana  81
[13:47:35.850] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  8 Vana  70
[13:47:35.850] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC  9 Vana  92
[13:47:35.850] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 10 Vana  81
[13:47:35.850] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 11 Vana  75
[13:47:35.850] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 12 Vana  78
[13:47:35.851] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 13 Vana  85
[13:47:35.851] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 14 Vana  79
[13:47:35.851] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L376> ROC 15 Vana  81
[13:47:37.678] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 385.1 mA = 24.0688 mA/ROC
[13:47:37.678] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  20.1  19.3  19.3  20.1  20.1  19.3  20.1  19.3  19.3  19.3  19.3  19.3  19.3  19.3  20.1
[13:47:37.708] <TB2>     INFO:    ----------------------------------------------------------------------
[13:47:37.708] <TB2>     INFO:    PixTestPretest::findTiming() 
[13:47:37.708] <TB2>     INFO:    ----------------------------------------------------------------------
[13:47:37.708] <TB2>     INFO: PixTestCmd::init()
[13:47:37.708] <TB2>    DEBUG: <PixTestCmd.cc/runCommand:L3838> running command: timing
[13:47:38.303] <TB2>  WARNING: Not unmasking DUT, not setting Calibrate bits!
[13:49:59.069] <TB2>    DEBUG: <PixTestCmd.cc/~PixTestCmd:L78> PixTestCmd dtor
[13:49:59.098] <TB2>     INFO: TBM phases:  160MHz: 5, 400MHz: 6, TBM delays: ROC(0/1):0, header/trailer: 1, token: 0
[13:49:59.098] <TB2>     INFO: (success/tries = 96/100), width = 1
[13:49:59.098] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basee[0] from 0x84 to 0xb8
[13:49:59.098] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[0] from 0x49 to 0x40
[13:49:59.098] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[1] from 0x49 to 0x40
[13:49:59.098] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[0] from 0x80 to 0x80
[13:49:59.098] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[1] from 0x80 to 0x80
[13:49:59.101] <TB2>     INFO:    ----------------------------------------------------------------------
[13:49:59.101] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[13:49:59.102] <TB2>     INFO:    ----------------------------------------------------------------------
[13:49:59.237] <TB2>     INFO: Expecting 231680 events.
[13:50:06.570] <TB2>     INFO: 231680 events read in total (6618ms).
[13:50:06.576] <TB2>     INFO: Test took 7472ms.
[13:50:06.915] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C0 OK, with vthrComp = 81 and Delta(CalDel) = 61
[13:50:06.918] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C1 OK, with vthrComp = 121 and Delta(CalDel) = 66
[13:50:06.922] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C2 OK, with vthrComp = 119 and Delta(CalDel) = 59
[13:50:06.925] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C3 OK, with vthrComp = 102 and Delta(CalDel) = 61
[13:50:06.928] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C4 OK, with vthrComp = 124 and Delta(CalDel) = 60
[13:50:06.932] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C5 OK, with vthrComp = 82 and Delta(CalDel) = 57
[13:50:06.935] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C6 OK, with vthrComp = 111 and Delta(CalDel) = 58
[13:50:06.939] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C7 OK, with vthrComp = 124 and Delta(CalDel) = 58
[13:50:06.942] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C8 OK, with vthrComp = 98 and Delta(CalDel) = 60
[13:50:06.946] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C9 OK, with vthrComp = 101 and Delta(CalDel) = 61
[13:50:06.950] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C10 OK, with vthrComp = 97 and Delta(CalDel) = 59
[13:50:06.953] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C11 OK, with vthrComp = 89 and Delta(CalDel) = 64
[13:50:06.957] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C12 OK, with vthrComp = 97 and Delta(CalDel) = 57
[13:50:06.960] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C13 OK, with vthrComp = 94 and Delta(CalDel) = 58
[13:50:06.964] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C14 OK, with vthrComp = 99 and Delta(CalDel) = 62
[13:50:06.967] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1195> fwp_c12_r22_C15 OK, with vthrComp = 106 and Delta(CalDel) = 56
[13:50:07.012] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:50:07.044] <TB2>     INFO:    ----------------------------------------------------------------------
[13:50:07.044] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:50:07.044] <TB2>     INFO:    ----------------------------------------------------------------------
[13:50:07.180] <TB2>     INFO: Expecting 231680 events.
[13:50:15.356] <TB2>     INFO: 231680 events read in total (7461ms).
[13:50:15.361] <TB2>     INFO: Test took 8312ms.
[13:50:15.384] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 131 +/- 29.5
[13:50:15.698] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 155 +/- 32
[13:50:15.702] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 125 +/- 30
[13:50:15.706] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 142 +/- 30.5
[13:50:15.710] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 127 +/- 30
[13:50:15.713] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 129 +/- 29.5
[13:50:15.717] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 122 +/- 29.5
[13:50:15.721] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 120 +/- 28.5
[13:50:15.725] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 142 +/- 30.5
[13:50:15.729] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 125 +/- 30.5
[13:50:15.732] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 115 +/- 29
[13:50:15.736] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 155 +/- 32
[13:50:15.740] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 129 +/- 29
[13:50:15.743] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 132 +/- 28.5
[13:50:15.747] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 128 +/- 30.5
[13:50:15.750] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L717> CalDel: 113 +/- 29.5
[13:50:15.784] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:50:15.784] <TB2>     INFO: CalDel:      131   155   125   142   127   129   122   120   142   125   115   155   129   132   128   113
[13:50:15.784] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    52    51    51    51    51    51    51    51    51
[13:50:15.788] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters_C0.dat
[13:50:15.788] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters_C1.dat
[13:50:15.788] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters_C2.dat
[13:50:15.788] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters_C3.dat
[13:50:15.788] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters_C4.dat
[13:50:15.788] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters_C5.dat
[13:50:15.789] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters_C6.dat
[13:50:15.789] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters_C7.dat
[13:50:15.789] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters_C8.dat
[13:50:15.789] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters_C9.dat
[13:50:15.789] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters_C10.dat
[13:50:15.789] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters_C11.dat
[13:50:15.789] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters_C12.dat
[13:50:15.790] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters_C13.dat
[13:50:15.790] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters_C14.dat
[13:50:15.790] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters_C15.dat
[13:50:15.790] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:50:15.790] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:50:15.790] <TB2>     INFO: PixTestPretest::doTest() done, duration: 183 seconds
[13:50:15.790] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:50:15.850] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:50:15.850] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:50:15.853] <TB2>     INFO: ######################################################################
[13:50:15.853] <TB2>     INFO: PixTestAlive::doTest()
[13:50:15.853] <TB2>     INFO: ######################################################################
[13:50:15.856] <TB2>     INFO:    ----------------------------------------------------------------------
[13:50:15.856] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:50:15.856] <TB2>     INFO:    ----------------------------------------------------------------------
[13:50:15.857] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:50:16.199] <TB2>     INFO: Expecting 41600 events.
[13:50:20.270] <TB2>     INFO: 41600 events read in total (3356ms).
[13:50:20.270] <TB2>     INFO: Test took 4413ms.
[13:50:20.278] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:20.278] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:50:20.278] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:50:20.653] <TB2>     INFO: PixTestAlive::aliveTest() done
[13:50:20.653] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:50:20.653] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:50:20.657] <TB2>     INFO:    ----------------------------------------------------------------------
[13:50:20.657] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:50:20.657] <TB2>     INFO:    ----------------------------------------------------------------------
[13:50:20.658] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:50:21.004] <TB2>     INFO: Expecting 41600 events.
[13:50:23.974] <TB2>     INFO: 41600 events read in total (2255ms).
[13:50:23.974] <TB2>     INFO: Test took 3316ms.
[13:50:23.974] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:23.974] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:50:23.974] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:50:23.975] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:50:24.383] <TB2>     INFO: PixTestAlive::maskTest() done
[13:50:24.383] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:50:24.387] <TB2>     INFO:    ----------------------------------------------------------------------
[13:50:24.387] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:50:24.387] <TB2>     INFO:    ----------------------------------------------------------------------
[13:50:24.388] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:50:24.731] <TB2>     INFO: Expecting 41600 events.
[13:50:28.849] <TB2>     INFO: 41600 events read in total (3403ms).
[13:50:28.849] <TB2>     INFO: Test took 4461ms.
[13:50:28.857] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:28.857] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:50:28.857] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:50:29.236] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[13:50:29.236] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:50:29.236] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:50:29.236] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:50:29.244] <TB2>     INFO: ######################################################################
[13:50:29.244] <TB2>     INFO: PixTestTrim::doTest()
[13:50:29.244] <TB2>     INFO: ######################################################################
[13:50:29.247] <TB2>     INFO:    ----------------------------------------------------------------------
[13:50:29.247] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:50:29.247] <TB2>     INFO:    ----------------------------------------------------------------------
[13:50:29.327] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:50:29.327] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:50:29.339] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:50:29.340] <TB2>     INFO:     run 1 of 1
[13:50:29.340] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:50:29.682] <TB2>     INFO: Expecting 5025280 events.
[13:51:15.041] <TB2>     INFO: 1399800 events read in total (44644ms).
[13:51:59.317] <TB2>     INFO: 2786584 events read in total (88920ms).
[13:52:42.635] <TB2>     INFO: 4181504 events read in total (132239ms).
[13:53:08.507] <TB2>     INFO: 5025280 events read in total (158110ms).
[13:53:08.549] <TB2>     INFO: Test took 159209ms.
[13:53:08.609] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:08.701] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:53:10.042] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:53:11.430] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:53:12.886] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:53:14.277] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:53:15.721] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:53:17.098] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:53:18.507] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:53:19.929] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:53:21.332] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:53:22.693] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:53:24.085] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:53:25.486] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:53:26.852] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:53:28.229] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:53:29.601] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:53:31.024] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 196640768
[13:53:31.027] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.3595 minThrLimit = 91.3281 minThrNLimit = 113.212 -> result = 91.3595 -> 91
[13:53:31.027] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.165 minThrLimit = 102.164 minThrNLimit = 125.347 -> result = 102.165 -> 102
[13:53:31.028] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.416 minThrLimit = 105.278 minThrNLimit = 137.023 -> result = 105.416 -> 105
[13:53:31.028] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.8829 minThrLimit = 98.8778 minThrNLimit = 124.308 -> result = 98.8829 -> 98
[13:53:31.028] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 105.541 minThrLimit = 105.399 minThrNLimit = 136.067 -> result = 105.541 -> 105
[13:53:31.029] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.4874 minThrLimit = 99.4576 minThrNLimit = 121.856 -> result = 99.4874 -> 99
[13:53:31.029] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 108.617 minThrLimit = 108.598 minThrNLimit = 135.04 -> result = 108.617 -> 108
[13:53:31.030] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 108.026 minThrLimit = 107.972 minThrNLimit = 137.402 -> result = 108.026 -> 108
[13:53:31.030] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.187 minThrLimit = 101.166 minThrNLimit = 126.82 -> result = 101.187 -> 101
[13:53:31.030] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.3193 minThrLimit = 99.3142 minThrNLimit = 121.013 -> result = 99.3193 -> 99
[13:53:31.031] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.231 minThrLimit = 100.228 minThrNLimit = 124.796 -> result = 100.231 -> 100
[13:53:31.031] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 107.17 minThrLimit = 107.151 minThrNLimit = 130.805 -> result = 107.17 -> 107
[13:53:31.032] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.2368 minThrLimit = 92.1339 minThrNLimit = 117.195 -> result = 92.2368 -> 92
[13:53:31.032] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.5524 minThrLimit = 99.5315 minThrNLimit = 122.509 -> result = 99.5524 -> 99
[13:53:31.032] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.8535 minThrLimit = 95.84 minThrNLimit = 119.26 -> result = 95.8535 -> 95
[13:53:31.033] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.644 minThrLimit = 102.641 minThrNLimit = 129.766 -> result = 102.644 -> 102
[13:53:31.033] <TB2>     INFO: ROC 0 VthrComp = 91
[13:53:31.033] <TB2>     INFO: ROC 1 VthrComp = 102
[13:53:31.033] <TB2>     INFO: ROC 2 VthrComp = 105
[13:53:31.033] <TB2>     INFO: ROC 3 VthrComp = 98
[13:53:31.033] <TB2>     INFO: ROC 4 VthrComp = 105
[13:53:31.033] <TB2>     INFO: ROC 5 VthrComp = 99
[13:53:31.033] <TB2>     INFO: ROC 6 VthrComp = 108
[13:53:31.034] <TB2>     INFO: ROC 7 VthrComp = 108
[13:53:31.034] <TB2>     INFO: ROC 8 VthrComp = 101
[13:53:31.034] <TB2>     INFO: ROC 9 VthrComp = 99
[13:53:31.034] <TB2>     INFO: ROC 10 VthrComp = 100
[13:53:31.034] <TB2>     INFO: ROC 11 VthrComp = 107
[13:53:31.034] <TB2>     INFO: ROC 12 VthrComp = 92
[13:53:31.035] <TB2>     INFO: ROC 13 VthrComp = 99
[13:53:31.035] <TB2>     INFO: ROC 14 VthrComp = 95
[13:53:31.035] <TB2>     INFO: ROC 15 VthrComp = 102
[13:53:31.035] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:53:31.035] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:53:31.049] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:53:31.049] <TB2>     INFO:     run 1 of 1
[13:53:31.049] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:53:31.390] <TB2>     INFO: Expecting 5025280 events.
[13:54:07.162] <TB2>     INFO: 885296 events read in total (35057ms).
[13:54:42.280] <TB2>     INFO: 1769592 events read in total (70175ms).
[13:55:17.352] <TB2>     INFO: 2653800 events read in total (105248ms).
[13:55:51.677] <TB2>     INFO: 3528296 events read in total (139572ms).
[13:56:26.685] <TB2>     INFO: 4398952 events read in total (174581ms).
[13:56:50.694] <TB2>     INFO: 5025280 events read in total (198589ms).
[13:56:50.766] <TB2>     INFO: Test took 199718ms.
[13:56:50.943] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:51.292] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:56:52.865] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:56:54.471] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:56:56.051] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:56:57.630] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:56:59.227] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:57:00.822] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:57:02.443] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:57:04.062] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:57:05.670] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:57:07.285] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:57:08.871] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:57:10.493] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:57:12.062] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:57:13.667] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:57:15.257] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:57:16.836] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 256180224
[13:57:16.839] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.4696 for pixel 20/15 mean/min/max = 45.0265/33.5633/56.4896
[13:57:16.840] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.8825 for pixel 0/7 mean/min/max = 45.2671/32.6356/57.8985
[13:57:16.840] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.1039 for pixel 0/78 mean/min/max = 45.8115/34.4897/57.1333
[13:57:16.840] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.3023 for pixel 12/0 mean/min/max = 44.8757/32.3209/57.4306
[13:57:16.841] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 60.3265 for pixel 11/0 mean/min/max = 47.4711/34.5818/60.3603
[13:57:16.841] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.5269 for pixel 23/79 mean/min/max = 43.7403/31.8699/55.6108
[13:57:16.841] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 60.2202 for pixel 4/60 mean/min/max = 47.6436/35.0661/60.2211
[13:57:16.842] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 63.2461 for pixel 49/7 mean/min/max = 49.0431/34.8168/63.2694
[13:57:16.842] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 60.3012 for pixel 0/20 mean/min/max = 45.8627/31.3897/60.3358
[13:57:16.842] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 57.1446 for pixel 0/54 mean/min/max = 44.2993/31.4472/57.1515
[13:57:16.843] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.3592 for pixel 24/4 mean/min/max = 44.1207/31.8755/56.366
[13:57:16.843] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 57.984 for pixel 2/79 mean/min/max = 46.7335/35.4261/58.0409
[13:57:16.843] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.5494 for pixel 8/35 mean/min/max = 44.4735/32.958/55.989
[13:57:16.844] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.6397 for pixel 21/14 mean/min/max = 43.7252/31.5683/55.8822
[13:57:16.844] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 58.6341 for pixel 7/11 mean/min/max = 45.9679/33.2835/58.6523
[13:57:16.844] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.6016 for pixel 12/6 mean/min/max = 45.043/32.9812/57.1049
[13:57:16.845] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:57:16.977] <TB2>     INFO: Expecting 411648 events.
[13:57:24.672] <TB2>     INFO: 411648 events read in total (6981ms).
[13:57:24.678] <TB2>     INFO: Expecting 411648 events.
[13:57:32.307] <TB2>     INFO: 411648 events read in total (6965ms).
[13:57:32.315] <TB2>     INFO: Expecting 411648 events.
[13:57:39.956] <TB2>     INFO: 411648 events read in total (6972ms).
[13:57:39.969] <TB2>     INFO: Expecting 411648 events.
[13:57:47.580] <TB2>     INFO: 411648 events read in total (6957ms).
[13:57:47.594] <TB2>     INFO: Expecting 411648 events.
[13:57:55.274] <TB2>     INFO: 411648 events read in total (7022ms).
[13:57:55.293] <TB2>     INFO: Expecting 411648 events.
[13:58:02.894] <TB2>     INFO: 411648 events read in total (6957ms).
[13:58:02.914] <TB2>     INFO: Expecting 411648 events.
[13:58:10.580] <TB2>     INFO: 411648 events read in total (7015ms).
[13:58:10.601] <TB2>     INFO: Expecting 411648 events.
[13:58:18.351] <TB2>     INFO: 411648 events read in total (7097ms).
[13:58:18.376] <TB2>     INFO: Expecting 411648 events.
[13:58:25.957] <TB2>     INFO: 411648 events read in total (6945ms).
[13:58:25.983] <TB2>     INFO: Expecting 411648 events.
[13:58:33.506] <TB2>     INFO: 411648 events read in total (6876ms).
[13:58:33.533] <TB2>     INFO: Expecting 411648 events.
[13:58:41.166] <TB2>     INFO: 411648 events read in total (6983ms).
[13:58:41.197] <TB2>     INFO: Expecting 411648 events.
[13:58:48.814] <TB2>     INFO: 411648 events read in total (6981ms).
[13:58:48.846] <TB2>     INFO: Expecting 411648 events.
[13:58:56.418] <TB2>     INFO: 411648 events read in total (6930ms).
[13:58:56.456] <TB2>     INFO: Expecting 411648 events.
[13:59:04.066] <TB2>     INFO: 411648 events read in total (6979ms).
[13:59:04.105] <TB2>     INFO: Expecting 411648 events.
[13:59:11.732] <TB2>     INFO: 411648 events read in total (6996ms).
[13:59:11.773] <TB2>     INFO: Expecting 411648 events.
[13:59:19.415] <TB2>     INFO: 411648 events read in total (7016ms).
[13:59:19.460] <TB2>     INFO: Test took 122615ms.
[13:59:19.958] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1112 < 35 for itrim = 102; old thr = 34.0071 ... break
[13:59:19.988] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.492 < 35 for itrim = 104; old thr = 34.002 ... break
[13:59:20.027] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4781 < 35 for itrim = 110; old thr = 32.7924 ... break
[13:59:20.064] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6731 < 35 for itrim+1 = 99; old thr = 34.9381 ... break
[13:59:20.109] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1706 < 35 for itrim = 125; old thr = 33.6817 ... break
[13:59:20.143] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5558 < 35 for itrim+1 = 95; old thr = 34.6759 ... break
[13:59:20.173] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1265 < 35 for itrim = 104; old thr = 31.4499 ... break
[13:59:20.218] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1115 < 35 for itrim+1 = 147; old thr = 34.9885 ... break
[13:59:20.250] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3221 < 35 for itrim+1 = 104; old thr = 34.7289 ... break
[13:59:20.276] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1815 < 35 for itrim = 90; old thr = 34.7211 ... break
[13:59:20.321] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5427 < 35 for itrim+1 = 101; old thr = 34.7163 ... break
[13:59:20.348] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5826 < 35 for itrim+1 = 102; old thr = 34.9218 ... break
[13:59:20.390] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6891 < 35 for itrim+1 = 99; old thr = 34.554 ... break
[13:59:20.434] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2135 < 35 for itrim = 104; old thr = 33.3775 ... break
[13:59:20.473] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.196 < 35 for itrim = 117; old thr = 34.1811 ... break
[13:59:20.520] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6727 < 35 for itrim = 113; old thr = 34.1721 ... break
[13:59:20.597] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:59:20.607] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:59:20.607] <TB2>     INFO:     run 1 of 1
[13:59:20.607] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:59:20.950] <TB2>     INFO: Expecting 5025280 events.
[13:59:56.381] <TB2>     INFO: 869208 events read in total (34716ms).
[14:00:31.104] <TB2>     INFO: 1737296 events read in total (69439ms).
[14:01:06.143] <TB2>     INFO: 2605976 events read in total (104478ms).
[14:01:39.935] <TB2>     INFO: 3464136 events read in total (138270ms).
[14:02:14.867] <TB2>     INFO: 4317960 events read in total (173202ms).
[14:02:42.188] <TB2>     INFO: 5025280 events read in total (200523ms).
[14:02:42.258] <TB2>     INFO: Test took 201651ms.
[14:02:42.436] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:42.785] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:02:44.327] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:02:45.874] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:02:47.399] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:02:48.926] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:02:50.465] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:02:52.004] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:02:53.579] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:02:55.147] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:02:56.739] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:02:58.355] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:02:59.941] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:03:01.579] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:03:03.132] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:03:04.735] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:03:06.335] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:03:07.915] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 276938752
[14:03:07.917] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 0.036209 .. 255.000000
[14:03:07.993] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 255 (-1/-1) hits flags = 528 (plus default)
[14:03:08.004] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:03:08.004] <TB2>     INFO:     run 1 of 1
[14:03:08.004] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:03:08.351] <TB2>     INFO: Expecting 8519680 events.
[14:03:43.017] <TB2>     INFO: 827024 events read in total (33951ms).
[14:04:17.128] <TB2>     INFO: 1654520 events read in total (68062ms).
[14:04:51.317] <TB2>     INFO: 2482000 events read in total (102251ms).
[14:05:25.708] <TB2>     INFO: 3309416 events read in total (136642ms).
[14:05:58.621] <TB2>     INFO: 4136936 events read in total (169555ms).
[14:06:32.963] <TB2>     INFO: 4963520 events read in total (203897ms).
[14:07:07.366] <TB2>     INFO: 5788760 events read in total (238300ms).
[14:07:40.233] <TB2>     INFO: 6613280 events read in total (271167ms).
[14:08:14.283] <TB2>     INFO: 7437072 events read in total (305217ms).
[14:08:48.154] <TB2>     INFO: 8260808 events read in total (339088ms).
[14:08:58.744] <TB2>     INFO: 8519680 events read in total (349678ms).
[14:08:58.864] <TB2>     INFO: Test took 350861ms.
[14:08:59.206] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:59.866] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:09:01.726] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:09:03.594] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:09:05.431] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:09:07.270] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:09:09.143] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:09:11.014] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:09:12.907] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:09:14.775] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:09:16.630] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:18.518] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:20.368] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:22.281] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:24.117] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:25.990] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:27.842] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:29.691] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 346857472
[14:09:29.771] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.572883 .. 44.467442
[14:09:29.845] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:09:29.855] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:09:29.856] <TB2>     INFO:     run 1 of 1
[14:09:29.856] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:09:30.198] <TB2>     INFO: Expecting 1630720 events.
[14:10:11.822] <TB2>     INFO: 1170480 events read in total (40905ms).
[14:10:28.252] <TB2>     INFO: 1630720 events read in total (57335ms).
[14:10:28.265] <TB2>     INFO: Test took 58409ms.
[14:10:28.296] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:28.358] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:29.312] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:30.269] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:31.227] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:32.181] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:33.136] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:34.094] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:35.046] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:35.996] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:10:36.951] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:10:37.904] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:10:38.859] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:10:39.807] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:10:40.763] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:10:41.715] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:10:42.670] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:10:43.627] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 260235264
[14:10:43.711] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.654013 .. 41.884587
[14:10:43.786] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:10:43.796] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:10:43.796] <TB2>     INFO:     run 1 of 1
[14:10:43.796] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:10:44.138] <TB2>     INFO: Expecting 1364480 events.
[14:11:25.109] <TB2>     INFO: 1168648 events read in total (40256ms).
[14:11:32.231] <TB2>     INFO: 1364480 events read in total (47379ms).
[14:11:32.247] <TB2>     INFO: Test took 48451ms.
[14:11:32.278] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:32.336] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:11:33.270] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:11:34.199] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:11:35.138] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:11:36.072] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:11:37.005] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:11:37.936] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:11:38.866] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:11:39.788] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:11:40.720] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:11:41.650] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:11:42.585] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:11:43.512] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:11:44.633] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:11:45.566] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:11:46.493] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:11:47.422] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 334716928
[14:11:47.504] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 4.318436 .. 41.500428
[14:11:47.578] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 4 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:11:47.588] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:11:47.588] <TB2>     INFO:     run 1 of 1
[14:11:47.589] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:11:47.930] <TB2>     INFO: Expecting 1597440 events.
[14:12:30.351] <TB2>     INFO: 1230840 events read in total (41707ms).
[14:12:43.060] <TB2>     INFO: 1597440 events read in total (54416ms).
[14:12:43.071] <TB2>     INFO: Test took 55482ms.
[14:12:43.100] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:43.157] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:12:44.081] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:12:44.001] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:12:45.926] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:12:46.848] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:12:47.769] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:12:48.699] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:12:49.624] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:12:50.548] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:12:51.473] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:12:52.399] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:12:53.331] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:12:54.255] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:12:55.185] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:12:56.114] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:12:57.041] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:12:57.975] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 334716928
[14:12:58.058] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:12:58.058] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:12:58.069] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:12:58.069] <TB2>     INFO:     run 1 of 1
[14:12:58.070] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:12:58.415] <TB2>     INFO: Expecting 1364480 events.
[14:13:38.299] <TB2>     INFO: 1076448 events read in total (39169ms).
[14:13:49.073] <TB2>     INFO: 1364480 events read in total (49943ms).
[14:13:49.085] <TB2>     INFO: Test took 51015ms.
[14:13:49.118] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:13:49.185] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:13:50.151] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:13:51.112] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:13:52.077] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:13:53.040] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:13:53.000] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:54.964] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:55.922] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:56.879] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:13:57.845] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:58.811] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:59.777] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:00.735] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:01.698] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:14:02.659] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:14:03.617] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:14:04.587] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 357842944
[14:14:04.634] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters35_C0.dat
[14:14:04.634] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters35_C1.dat
[14:14:04.636] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters35_C2.dat
[14:14:04.636] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters35_C3.dat
[14:14:04.636] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters35_C4.dat
[14:14:04.636] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters35_C5.dat
[14:14:04.636] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters35_C6.dat
[14:14:04.636] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters35_C7.dat
[14:14:04.636] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters35_C8.dat
[14:14:04.636] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters35_C9.dat
[14:14:04.637] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters35_C10.dat
[14:14:04.637] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters35_C11.dat
[14:14:04.637] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters35_C12.dat
[14:14:04.637] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters35_C13.dat
[14:14:04.637] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters35_C14.dat
[14:14:04.637] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters35_C15.dat
[14:14:04.637] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//trimParameters35_C0.dat
[14:14:04.644] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//trimParameters35_C1.dat
[14:14:04.651] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//trimParameters35_C2.dat
[14:14:04.658] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//trimParameters35_C3.dat
[14:14:04.665] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//trimParameters35_C4.dat
[14:14:04.671] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//trimParameters35_C5.dat
[14:14:04.678] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//trimParameters35_C6.dat
[14:14:04.685] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//trimParameters35_C7.dat
[14:14:04.692] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//trimParameters35_C8.dat
[14:14:04.698] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//trimParameters35_C9.dat
[14:14:04.705] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//trimParameters35_C10.dat
[14:14:04.712] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//trimParameters35_C11.dat
[14:14:04.719] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//trimParameters35_C12.dat
[14:14:04.725] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//trimParameters35_C13.dat
[14:14:04.732] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//trimParameters35_C14.dat
[14:14:04.739] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//trimParameters35_C15.dat
[14:14:04.746] <TB2>     INFO: PixTestTrim::trimTest() done
[14:14:04.746] <TB2>     INFO: vtrim:     102 104 110  99 125  95 104 147 104  90 101 102  99 104 117 113 
[14:14:04.746] <TB2>     INFO: vthrcomp:   91 102 105  98 105  99 108 108 101  99 100 107  92  99  95 102 
[14:14:04.746] <TB2>     INFO: vcal mean:  34.98  35.03  35.02  34.98  34.99  34.99  34.99  35.01  34.98  34.95  34.95  35.01  35.00  34.97  35.03  35.02 
[14:14:04.746] <TB2>     INFO: vcal RMS:    0.84   0.88   0.77   0.84   0.84   0.84   0.87   1.01   0.88   0.88   0.83   0.86   0.80   0.91   0.85   0.85 
[14:14:04.746] <TB2>     INFO: bits mean:   9.82   9.61   8.79   9.71   8.75   9.94   8.35   8.81   9.35   9.98   9.96   8.83   9.83  10.47   9.24   9.82 
[14:14:04.746] <TB2>     INFO: bits RMS:    2.42   2.65   2.67   2.66   2.58   2.68   2.59   2.38   2.85   2.67   2.66   2.49   2.56   2.44   2.71   2.60 
[14:14:04.758] <TB2>     INFO:    ----------------------------------------------------------------------
[14:14:04.758] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 10, vtrims = 254 126 63 32
[14:14:04.758] <TB2>     INFO:    ----------------------------------------------------------------------
[14:14:04.760] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:14:04.760] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 10 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:14:04.770] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 10
[14:14:04.770] <TB2>     INFO:     run 1 of 1
[14:14:04.770] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:14:05.112] <TB2>     INFO: Expecting 8320000 events.
[14:14:41.911] <TB2>     INFO: 1179400 events read in total (36085ms).
[14:15:19.317] <TB2>     INFO: 2349930 events read in total (73491ms).
[14:15:56.314] <TB2>     INFO: 3519580 events read in total (110488ms).
[14:16:33.553] <TB2>     INFO: 4679990 events read in total (147727ms).
[14:17:10.526] <TB2>     INFO: 5831790 events read in total (184701ms).
[14:17:47.983] <TB2>     INFO: 6983580 events read in total (222157ms).
[14:18:25.203] <TB2>     INFO: 8138010 events read in total (259377ms).
[14:18:31.148] <TB2>     INFO: 8320000 events read in total (265322ms).
[14:18:31.207] <TB2>     INFO: Test took 266437ms.
[14:18:31.327] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:31.552] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:33.349] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:35.148] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:36.954] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:38.741] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:40.473] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:42.240] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:43.964] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:45.676] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:47.417] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:49.174] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:50.920] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:52.628] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:54.370] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:56.131] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:57.885] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:59.644] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 360292352
[14:18:59.645] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:18:59.720] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:18:59.720] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 10 dacrange: 0 .. 174 (-1/-1) hits flags = 528 (plus default)
[14:18:59.730] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 10
[14:18:59.730] <TB2>     INFO:     run 1 of 1
[14:18:59.730] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:00.074] <TB2>     INFO: Expecting 7280000 events.
[14:19:39.276] <TB2>     INFO: 1214370 events read in total (38487ms).
[14:20:16.902] <TB2>     INFO: 2420350 events read in total (76113ms).
[14:20:54.498] <TB2>     INFO: 3623780 events read in total (113709ms).
[14:21:32.255] <TB2>     INFO: 4811640 events read in total (151466ms).
[14:22:09.921] <TB2>     INFO: 5997690 events read in total (189132ms).
[14:22:47.748] <TB2>     INFO: 7189550 events read in total (226959ms).
[14:22:50.878] <TB2>     INFO: 7280000 events read in total (230089ms).
[14:22:50.913] <TB2>     INFO: Test took 231184ms.
[14:22:51.007] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:51.180] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:52.853] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:54.508] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:56.157] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:22:57.812] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:59.464] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:23:01.134] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:23:02.774] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:23:04.391] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:23:05.974] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:23:07.584] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:23:09.179] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:23:10.737] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:23:12.359] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:23:13.967] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:23:15.573] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:23:17.166] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 378630144
[14:23:17.167] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:23:17.240] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:23:17.240] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 10 dacrange: 0 .. 162 (-1/-1) hits flags = 528 (plus default)
[14:23:17.250] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 10
[14:23:17.250] <TB2>     INFO:     run 1 of 1
[14:23:17.250] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:23:17.591] <TB2>     INFO: Expecting 6780800 events.
[14:23:57.564] <TB2>     INFO: 1269210 events read in total (39257ms).
[14:24:36.699] <TB2>     INFO: 2529460 events read in total (78392ms).
[14:25:13.993] <TB2>     INFO: 3781410 events read in total (115686ms).
[14:25:52.652] <TB2>     INFO: 5019050 events read in total (154345ms).
[14:26:31.183] <TB2>     INFO: 6257070 events read in total (192876ms).
[14:26:47.669] <TB2>     INFO: 6780800 events read in total (209362ms).
[14:26:47.705] <TB2>     INFO: Test took 210456ms.
[14:26:47.784] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:47.922] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:26:49.526] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:26:51.097] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:26:52.638] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:26:54.170] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:55.688] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:57.219] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:58.708] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:27:00.178] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:27:01.697] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:27:03.230] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:27:04.760] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:27:06.238] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:27:07.794] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:27:09.327] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:27:10.864] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:27:12.396] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 380485632
[14:27:12.397] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:27:12.470] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:27:12.470] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 10 dacrange: 0 .. 162 (-1/-1) hits flags = 528 (plus default)
[14:27:12.480] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 10
[14:27:12.480] <TB2>     INFO:     run 1 of 1
[14:27:12.481] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:27:12.822] <TB2>     INFO: Expecting 6780800 events.
[14:27:52.318] <TB2>     INFO: 1269480 events read in total (38781ms).
[14:28:31.140] <TB2>     INFO: 2528040 events read in total (77603ms).
[14:29:09.943] <TB2>     INFO: 3778350 events read in total (116406ms).
[14:29:47.557] <TB2>     INFO: 5016740 events read in total (154020ms).
[14:30:25.323] <TB2>     INFO: 6254110 events read in total (191786ms).
[14:30:41.823] <TB2>     INFO: 6780800 events read in total (208286ms).
[14:30:41.853] <TB2>     INFO: Test took 209372ms.
[14:30:41.929] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:30:42.072] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:30:43.623] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:30:45.150] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:30:46.676] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:30:48.213] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:30:49.719] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:30:51.242] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:30:52.722] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:30:54.180] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:30:55.685] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:30:57.208] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:30:58.718] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:31:00.185] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:31:01.727] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:31:03.251] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:31:04.779] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:31:06.298] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 318959616
[14:31:06.299] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:31:06.373] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:31:06.373] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 10 dacrange: 0 .. 162 (-1/-1) hits flags = 528 (plus default)
[14:31:06.383] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 10
[14:31:06.383] <TB2>     INFO:     run 1 of 1
[14:31:06.383] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:31:06.727] <TB2>     INFO: Expecting 6780800 events.
[14:31:46.265] <TB2>     INFO: 1269200 events read in total (38823ms).
[14:32:25.069] <TB2>     INFO: 2528330 events read in total (77627ms).
[14:33:03.790] <TB2>     INFO: 3778050 events read in total (116348ms).
[14:33:42.355] <TB2>     INFO: 5015050 events read in total (154913ms).
[14:34:19.768] <TB2>     INFO: 6252670 events read in total (192326ms).
[14:34:36.457] <TB2>     INFO: 6780800 events read in total (209015ms).
[14:34:36.492] <TB2>     INFO: Test took 210109ms.
[14:34:36.570] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:36.711] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:34:38.303] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:34:39.872] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:34:41.447] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:34:43.038] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:34:44.605] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:34:46.195] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:34:47.747] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:34:49.274] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:34:50.842] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:34:52.424] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:34:53.994] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:55.517] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:57.118] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:58.699] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:35:00.276] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:35:01.831] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 380174336
[14:35:01.832] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.82456, thr difference RMS: 1.4651
[14:35:01.832] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 10.4321, thr difference RMS: 1.41747
[14:35:01.832] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.62817, thr difference RMS: 1.53034
[14:35:01.832] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.01659, thr difference RMS: 1.52417
[14:35:01.833] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.339, thr difference RMS: 1.26981
[14:35:01.833] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.4359, thr difference RMS: 1.50207
[14:35:01.833] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.7112, thr difference RMS: 1.02713
[14:35:01.833] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.30266, thr difference RMS: 0.99539
[14:35:01.833] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.93428, thr difference RMS: 1.32289
[14:35:01.833] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.7016, thr difference RMS: 1.45907
[14:35:01.834] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.96963, thr difference RMS: 1.45705
[14:35:01.834] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 11.7298, thr difference RMS: 1.11646
[14:35:01.834] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.17657, thr difference RMS: 1.1981
[14:35:01.834] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.77732, thr difference RMS: 1.62685
[14:35:01.834] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 7.63263, thr difference RMS: 1.56489
[14:35:01.835] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.4811, thr difference RMS: 1.63134
[14:35:01.835] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.78488, thr difference RMS: 1.4882
[14:35:01.835] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 10.3809, thr difference RMS: 1.43211
[14:35:01.835] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.65853, thr difference RMS: 1.54392
[14:35:01.836] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.12823, thr difference RMS: 1.53642
[14:35:01.836] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.29984, thr difference RMS: 1.24407
[14:35:01.836] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.49456, thr difference RMS: 1.50651
[14:35:01.836] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 10.7634, thr difference RMS: 1.02309
[14:35:01.836] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.26151, thr difference RMS: 0.992691
[14:35:01.836] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 10.0474, thr difference RMS: 1.30051
[14:35:01.837] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.76827, thr difference RMS: 1.45553
[14:35:01.837] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.987, thr difference RMS: 1.455
[14:35:01.837] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 11.7487, thr difference RMS: 1.11573
[14:35:01.837] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.28997, thr difference RMS: 1.2108
[14:35:01.837] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.74401, thr difference RMS: 1.60542
[14:35:01.838] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 7.60537, thr difference RMS: 1.57713
[14:35:01.838] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.48677, thr difference RMS: 1.63328
[14:35:01.838] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.76511, thr difference RMS: 1.44999
[14:35:01.838] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 10.4029, thr difference RMS: 1.42964
[14:35:01.838] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.69155, thr difference RMS: 1.53634
[14:35:01.839] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.19198, thr difference RMS: 1.50903
[14:35:01.839] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.35908, thr difference RMS: 1.24884
[14:35:01.839] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.58355, thr difference RMS: 1.50437
[14:35:01.839] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.8556, thr difference RMS: 0.999375
[14:35:01.839] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.21717, thr difference RMS: 0.994895
[14:35:01.840] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 10.1981, thr difference RMS: 1.29707
[14:35:01.840] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.84559, thr difference RMS: 1.47529
[14:35:01.840] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.03707, thr difference RMS: 1.44802
[14:35:01.840] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 11.9409, thr difference RMS: 1.12991
[14:35:01.840] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.48774, thr difference RMS: 1.18693
[14:35:01.841] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.75196, thr difference RMS: 1.62183
[14:35:01.841] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 7.5983, thr difference RMS: 1.56924
[14:35:01.841] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.55768, thr difference RMS: 1.65962
[14:35:01.841] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.74347, thr difference RMS: 1.45255
[14:35:01.841] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.4864, thr difference RMS: 1.41709
[14:35:01.841] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.72625, thr difference RMS: 1.52745
[14:35:01.842] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.26346, thr difference RMS: 1.48894
[14:35:01.842] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.3749, thr difference RMS: 1.25305
[14:35:01.842] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.65791, thr difference RMS: 1.48803
[14:35:01.842] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.9696, thr difference RMS: 1.00546
[14:35:01.842] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.25001, thr difference RMS: 0.981009
[14:35:01.843] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.2554, thr difference RMS: 1.28649
[14:35:01.843] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.92383, thr difference RMS: 1.46303
[14:35:01.843] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.06012, thr difference RMS: 1.43233
[14:35:01.843] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 11.9881, thr difference RMS: 1.10586
[14:35:01.843] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.60735, thr difference RMS: 1.17243
[14:35:01.844] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.71492, thr difference RMS: 1.61312
[14:35:01.844] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 7.53912, thr difference RMS: 1.55185
[14:35:01.844] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.56538, thr difference RMS: 1.63434
[14:35:01.947] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:35:01.950] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2672 seconds
[14:35:01.950] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:35:02.659] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:35:02.659] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:35:02.662] <TB2>     INFO: ######################################################################
[14:35:02.662] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:35:02.662] <TB2>     INFO: ######################################################################
[14:35:02.662] <TB2>     INFO:    ----------------------------------------------------------------------
[14:35:02.662] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:35:02.662] <TB2>     INFO:    ----------------------------------------------------------------------
[14:35:02.662] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:35:02.672] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:35:02.672] <TB2>     INFO:     run 1 of 1
[14:35:02.672] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:35:03.015] <TB2>     INFO: Expecting 59072000 events.
[14:35:32.041] <TB2>     INFO: 1072200 events read in total (28311ms).
[14:36:00.247] <TB2>     INFO: 2140800 events read in total (56517ms).
[14:36:28.303] <TB2>     INFO: 3210600 events read in total (84573ms).
[14:36:55.198] <TB2>     INFO: 4282600 events read in total (111468ms).
[14:37:23.709] <TB2>     INFO: 5351000 events read in total (139979ms).
[14:37:52.178] <TB2>     INFO: 6420800 events read in total (168448ms).
[14:38:20.584] <TB2>     INFO: 7492200 events read in total (196854ms).
[14:38:47.385] <TB2>     INFO: 8561400 events read in total (223655ms).
[14:39:15.649] <TB2>     INFO: 9632200 events read in total (251919ms).
[14:39:43.926] <TB2>     INFO: 10702200 events read in total (280196ms).
[14:40:12.387] <TB2>     INFO: 11770600 events read in total (308657ms).
[14:40:41.004] <TB2>     INFO: 12842600 events read in total (337274ms).
[14:41:09.308] <TB2>     INFO: 13912200 events read in total (365578ms).
[14:41:37.531] <TB2>     INFO: 14981000 events read in total (393801ms).
[14:42:05.769] <TB2>     INFO: 16053600 events read in total (422039ms).
[14:42:34.062] <TB2>     INFO: 17122000 events read in total (450332ms).
[14:43:02.501] <TB2>     INFO: 18191600 events read in total (478771ms).
[14:43:29.234] <TB2>     INFO: 19264000 events read in total (505504ms).
[14:43:57.468] <TB2>     INFO: 20333000 events read in total (533738ms).
[14:44:25.650] <TB2>     INFO: 21404800 events read in total (561920ms).
[14:44:53.821] <TB2>     INFO: 22474400 events read in total (590091ms).
[14:45:21.936] <TB2>     INFO: 23543200 events read in total (618206ms).
[14:45:50.364] <TB2>     INFO: 24616000 events read in total (646634ms).
[14:46:18.784] <TB2>     INFO: 25684600 events read in total (675054ms).
[14:46:46.880] <TB2>     INFO: 26753600 events read in total (703150ms).
[14:47:15.202] <TB2>     INFO: 27825400 events read in total (731472ms).
[14:47:43.351] <TB2>     INFO: 28894400 events read in total (759621ms).
[14:48:11.683] <TB2>     INFO: 29964800 events read in total (787953ms).
[14:48:40.239] <TB2>     INFO: 31035600 events read in total (816509ms).
[14:49:08.588] <TB2>     INFO: 32103800 events read in total (844858ms).
[14:49:36.765] <TB2>     INFO: 33173200 events read in total (873035ms).
[14:50:04.475] <TB2>     INFO: 34245000 events read in total (900745ms).
[14:50:31.770] <TB2>     INFO: 35313800 events read in total (928040ms).
[14:50:59.993] <TB2>     INFO: 36384000 events read in total (956263ms).
[14:51:28.255] <TB2>     INFO: 37454000 events read in total (984525ms).
[14:51:56.434] <TB2>     INFO: 38522200 events read in total (1012705ms).
[14:52:24.680] <TB2>     INFO: 39592000 events read in total (1040950ms).
[14:52:52.855] <TB2>     INFO: 40663400 events read in total (1069125ms).
[14:53:21.105] <TB2>     INFO: 41731400 events read in total (1097375ms).
[14:53:49.536] <TB2>     INFO: 42800800 events read in total (1125806ms).
[14:54:17.845] <TB2>     INFO: 43871800 events read in total (1154115ms).
[14:54:46.027] <TB2>     INFO: 44940400 events read in total (1182297ms).
[14:55:14.302] <TB2>     INFO: 46009000 events read in total (1210572ms).
[14:55:42.533] <TB2>     INFO: 47079800 events read in total (1238803ms).
[14:56:10.709] <TB2>     INFO: 48147600 events read in total (1266979ms).
[14:56:38.848] <TB2>     INFO: 49215800 events read in total (1295118ms).
[14:57:06.997] <TB2>     INFO: 50286200 events read in total (1323267ms).
[14:57:35.161] <TB2>     INFO: 51355600 events read in total (1351431ms).
[14:58:03.277] <TB2>     INFO: 52423200 events read in total (1379547ms).
[14:58:31.421] <TB2>     INFO: 53491400 events read in total (1407691ms).
[14:58:59.568] <TB2>     INFO: 54563800 events read in total (1435838ms).
[14:59:27.777] <TB2>     INFO: 55631200 events read in total (1464047ms).
[14:59:56.007] <TB2>     INFO: 56698800 events read in total (1492277ms).
[15:00:24.183] <TB2>     INFO: 57767400 events read in total (1520453ms).
[15:00:52.395] <TB2>     INFO: 58839200 events read in total (1548665ms).
[15:00:58.823] <TB2>     INFO: 59072000 events read in total (1555093ms).
[15:00:58.842] <TB2>     INFO: Test took 1556170ms.
[15:00:58.899] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:00:59.019] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:00:59.019] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:00.229] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:01:00.230] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:01.405] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:01:01.405] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:02.566] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:01:02.566] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:03.731] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:01:03.731] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:04.894] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:01:04.894] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:06.044] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:01:06.044] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:07.204] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:01:07.204] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:08.419] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:01:08.420] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:09.577] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:01:09.577] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:10.746] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:01:10.746] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:11.914] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:01:11.914] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:13.085] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:01:13.085] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:14.227] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:01:14.227] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:15.392] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:01:15.392] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:16.559] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:01:16.559] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:01:17.712] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 501866496
[15:01:17.743] <TB2>     INFO: PixTestScurves::scurves() done 
[15:01:17.743] <TB2>     INFO: Vcal mean:  35.09  35.10  35.09  35.08  35.10  35.12  35.13  35.03  35.11  35.09  35.07  35.16  35.07  35.10  35.08  35.09 
[15:01:17.743] <TB2>     INFO: Vcal RMS:    0.74   0.74   0.64   0.72   0.71   0.70   0.73   0.80   0.75   0.75   0.71   0.70   0.65   0.79   0.73   0.73 
[15:01:17.744] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:01:17.816] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:01:17.816] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:01:17.816] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:01:17.816] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:01:17.816] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:01:17.817] <TB2>     INFO: ######################################################################
[15:01:17.817] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:01:17.817] <TB2>     INFO: ######################################################################
[15:01:17.820] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:01:18.165] <TB2>     INFO: Expecting 41600 events.
[15:01:22.230] <TB2>     INFO: 41600 events read in total (3343ms).
[15:01:22.231] <TB2>     INFO: Test took 4411ms.
[15:01:22.239] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:22.239] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[15:01:22.239] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:01:22.244] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 43, 47] has eff 0/10
[15:01:22.244] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 43, 47]
[15:01:22.247] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[15:01:22.247] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:01:22.247] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:01:22.247] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:01:22.589] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:01:22.936] <TB2>     INFO: Expecting 41600 events.
[15:01:27.084] <TB2>     INFO: 41600 events read in total (3433ms).
[15:01:27.084] <TB2>     INFO: Test took 4495ms.
[15:01:27.092] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:27.092] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:01:27.092] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:01:27.097] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.786
[15:01:27.097] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 171
[15:01:27.097] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.148
[15:01:27.097] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 168
[15:01:27.097] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.051
[15:01:27.097] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 177
[15:01:27.097] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.692
[15:01:27.097] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 178
[15:01:27.097] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.475
[15:01:27.097] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[15:01:27.097] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.79
[15:01:27.097] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 168
[15:01:27.098] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.023
[15:01:27.098] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 178
[15:01:27.098] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.369
[15:01:27.098] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 190
[15:01:27.098] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.066
[15:01:27.098] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 182
[15:01:27.098] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.178
[15:01:27.098] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [14 ,5] phvalue 167
[15:01:27.098] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.234
[15:01:27.098] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[15:01:27.098] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.204
[15:01:27.098] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 182
[15:01:27.099] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.613
[15:01:27.099] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 182
[15:01:27.099] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.771
[15:01:27.099] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[15:01:27.099] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.281
[15:01:27.099] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[15:01:27.099] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.671
[15:01:27.099] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,12] phvalue 172
[15:01:27.099] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:01:27.099] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:01:27.099] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:01:27.189] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:01:27.535] <TB2>     INFO: Expecting 41600 events.
[15:01:31.655] <TB2>     INFO: 41600 events read in total (3405ms).
[15:01:31.656] <TB2>     INFO: Test took 4467ms.
[15:01:31.664] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:31.664] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[15:01:31.664] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:01:31.668] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:01:31.669] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 49minph_roc = 9
[15:01:31.669] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.9326
[15:01:31.669] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,13] phvalue 62
[15:01:31.669] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.878
[15:01:31.669] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 62
[15:01:31.669] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.4339
[15:01:31.669] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 73
[15:01:31.669] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.9634
[15:01:31.669] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,31] phvalue 73
[15:01:31.670] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.449
[15:01:31.670] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 75
[15:01:31.670] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 58.19
[15:01:31.670] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 58
[15:01:31.670] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.3234
[15:01:31.670] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 61
[15:01:31.670] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.9196
[15:01:31.670] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,48] phvalue 74
[15:01:31.670] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.4223
[15:01:31.670] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 78
[15:01:31.670] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 54.8374
[15:01:31.670] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 55
[15:01:31.671] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.3532
[15:01:31.671] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 69
[15:01:31.671] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.6697
[15:01:31.671] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,42] phvalue 77
[15:01:31.671] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.1089
[15:01:31.671] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 86
[15:01:31.671] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.607
[15:01:31.671] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 74
[15:01:31.671] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.6626
[15:01:31.671] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 77
[15:01:31.671] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.8755
[15:01:31.671] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,66] phvalue 68
[15:01:31.673] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 13, 0 0
[15:01:32.083] <TB2>     INFO: Expecting 2560 events.
[15:01:33.041] <TB2>     INFO: 2560 events read in total (242ms).
[15:01:33.042] <TB2>     INFO: Test took 1369ms.
[15:01:33.042] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:33.042] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 1 1
[15:01:33.549] <TB2>     INFO: Expecting 2560 events.
[15:01:34.505] <TB2>     INFO: 2560 events read in total (241ms).
[15:01:34.505] <TB2>     INFO: Test took 1463ms.
[15:01:34.505] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:34.506] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 2 2
[15:01:35.015] <TB2>     INFO: Expecting 2560 events.
[15:01:35.973] <TB2>     INFO: 2560 events read in total (243ms).
[15:01:35.973] <TB2>     INFO: Test took 1467ms.
[15:01:35.974] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:35.974] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 31, 3 3
[15:01:36.479] <TB2>     INFO: Expecting 2560 events.
[15:01:37.436] <TB2>     INFO: 2560 events read in total (242ms).
[15:01:37.436] <TB2>     INFO: Test took 1462ms.
[15:01:37.437] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:37.437] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 4 4
[15:01:37.944] <TB2>     INFO: Expecting 2560 events.
[15:01:38.902] <TB2>     INFO: 2560 events read in total (243ms).
[15:01:38.903] <TB2>     INFO: Test took 1466ms.
[15:01:38.903] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:38.903] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 5 5
[15:01:39.410] <TB2>     INFO: Expecting 2560 events.
[15:01:40.366] <TB2>     INFO: 2560 events read in total (241ms).
[15:01:40.366] <TB2>     INFO: Test took 1463ms.
[15:01:40.367] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:40.367] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 6 6
[15:01:40.874] <TB2>     INFO: Expecting 2560 events.
[15:01:41.831] <TB2>     INFO: 2560 events read in total (242ms).
[15:01:41.832] <TB2>     INFO: Test took 1465ms.
[15:01:41.832] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:41.832] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 48, 7 7
[15:01:42.339] <TB2>     INFO: Expecting 2560 events.
[15:01:43.297] <TB2>     INFO: 2560 events read in total (242ms).
[15:01:43.298] <TB2>     INFO: Test took 1466ms.
[15:01:43.298] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:43.298] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 8 8
[15:01:43.805] <TB2>     INFO: Expecting 2560 events.
[15:01:44.763] <TB2>     INFO: 2560 events read in total (243ms).
[15:01:44.763] <TB2>     INFO: Test took 1465ms.
[15:01:44.763] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:44.763] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 9 9
[15:01:45.271] <TB2>     INFO: Expecting 2560 events.
[15:01:46.228] <TB2>     INFO: 2560 events read in total (243ms).
[15:01:46.228] <TB2>     INFO: Test took 1465ms.
[15:01:46.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:46.229] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 10 10
[15:01:46.736] <TB2>     INFO: Expecting 2560 events.
[15:01:47.694] <TB2>     INFO: 2560 events read in total (243ms).
[15:01:47.694] <TB2>     INFO: Test took 1465ms.
[15:01:47.695] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:47.695] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 42, 11 11
[15:01:48.202] <TB2>     INFO: Expecting 2560 events.
[15:01:49.160] <TB2>     INFO: 2560 events read in total (243ms).
[15:01:49.160] <TB2>     INFO: Test took 1465ms.
[15:01:49.160] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:49.160] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 12 12
[15:01:49.668] <TB2>     INFO: Expecting 2560 events.
[15:01:50.627] <TB2>     INFO: 2560 events read in total (244ms).
[15:01:50.628] <TB2>     INFO: Test took 1467ms.
[15:01:50.628] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:50.628] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 13 13
[15:01:51.135] <TB2>     INFO: Expecting 2560 events.
[15:01:52.094] <TB2>     INFO: 2560 events read in total (244ms).
[15:01:52.096] <TB2>     INFO: Test took 1468ms.
[15:01:52.096] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:52.097] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 14 14
[15:01:52.602] <TB2>     INFO: Expecting 2560 events.
[15:01:53.559] <TB2>     INFO: 2560 events read in total (242ms).
[15:01:53.559] <TB2>     INFO: Test took 1462ms.
[15:01:53.559] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:53.560] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 66, 15 15
[15:01:54.067] <TB2>     INFO: Expecting 2560 events.
[15:01:55.024] <TB2>     INFO: 2560 events read in total (242ms).
[15:01:55.025] <TB2>     INFO: Test took 1465ms.
[15:01:55.025] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:01:55.025] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[15:01:55.025] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[15:01:55.025] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC2
[15:01:55.025] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[15:01:55.025] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[15:01:55.025] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[15:01:55.025] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[15:01:55.025] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[15:01:55.025] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC8
[15:01:55.025] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[15:01:55.025] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[15:01:55.025] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC11
[15:01:55.025] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[15:01:55.025] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[15:01:55.025] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[15:01:55.025] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[15:01:55.028] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:01:55.534] <TB2>     INFO: Expecting 655360 events.
[15:02:07.326] <TB2>     INFO: 655360 events read in total (11077ms).
[15:02:07.338] <TB2>     INFO: Expecting 655360 events.
[15:02:18.914] <TB2>     INFO: 655360 events read in total (11004ms).
[15:02:18.929] <TB2>     INFO: Expecting 655360 events.
[15:02:30.546] <TB2>     INFO: 655360 events read in total (11057ms).
[15:02:30.565] <TB2>     INFO: Expecting 655360 events.
[15:02:42.148] <TB2>     INFO: 655360 events read in total (11019ms).
[15:02:42.173] <TB2>     INFO: Expecting 655360 events.
[15:02:53.759] <TB2>     INFO: 655360 events read in total (11029ms).
[15:02:53.791] <TB2>     INFO: Expecting 655360 events.
[15:03:05.397] <TB2>     INFO: 655360 events read in total (11056ms).
[15:03:05.433] <TB2>     INFO: Expecting 655360 events.
[15:03:17.062] <TB2>     INFO: 655360 events read in total (11090ms).
[15:03:17.099] <TB2>     INFO: Expecting 655360 events.
[15:03:28.746] <TB2>     INFO: 655360 events read in total (11108ms).
[15:03:28.787] <TB2>     INFO: Expecting 655360 events.
[15:03:40.337] <TB2>     INFO: 655360 events read in total (11010ms).
[15:03:40.383] <TB2>     INFO: Expecting 655360 events.
[15:03:52.012] <TB2>     INFO: 655360 events read in total (11090ms).
[15:03:52.064] <TB2>     INFO: Expecting 655360 events.
[15:04:03.706] <TB2>     INFO: 655360 events read in total (11116ms).
[15:04:03.767] <TB2>     INFO: Expecting 655360 events.
[15:04:15.456] <TB2>     INFO: 655360 events read in total (11163ms).
[15:04:15.516] <TB2>     INFO: Expecting 655360 events.
[15:04:27.171] <TB2>     INFO: 655360 events read in total (11129ms).
[15:04:27.242] <TB2>     INFO: Expecting 655360 events.
[15:04:38.885] <TB2>     INFO: 655360 events read in total (11117ms).
[15:04:38.952] <TB2>     INFO: Expecting 655360 events.
[15:04:50.535] <TB2>     INFO: 655360 events read in total (11057ms).
[15:04:50.606] <TB2>     INFO: Expecting 655360 events.
[15:05:02.201] <TB2>     INFO: 655360 events read in total (11069ms).
[15:05:02.278] <TB2>     INFO: Test took 187250ms.
[15:05:02.373] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:05:02.679] <TB2>     INFO: Expecting 655360 events.
[15:05:14.495] <TB2>     INFO: 655360 events read in total (11100ms).
[15:05:14.506] <TB2>     INFO: Expecting 655360 events.
[15:05:26.084] <TB2>     INFO: 655360 events read in total (11006ms).
[15:05:26.100] <TB2>     INFO: Expecting 655360 events.
[15:05:37.762] <TB2>     INFO: 655360 events read in total (11093ms).
[15:05:37.781] <TB2>     INFO: Expecting 655360 events.
[15:05:49.406] <TB2>     INFO: 655360 events read in total (11061ms).
[15:05:49.433] <TB2>     INFO: Expecting 655360 events.
[15:06:00.973] <TB2>     INFO: 655360 events read in total (10992ms).
[15:06:01.003] <TB2>     INFO: Expecting 655360 events.
[15:06:12.609] <TB2>     INFO: 655360 events read in total (11055ms).
[15:06:12.643] <TB2>     INFO: Expecting 655360 events.
[15:06:24.223] <TB2>     INFO: 655360 events read in total (11036ms).
[15:06:24.259] <TB2>     INFO: Expecting 655360 events.
[15:06:35.881] <TB2>     INFO: 655360 events read in total (11079ms).
[15:06:35.927] <TB2>     INFO: Expecting 655360 events.
[15:06:47.488] <TB2>     INFO: 655360 events read in total (11032ms).
[15:06:47.535] <TB2>     INFO: Expecting 655360 events.
[15:06:59.152] <TB2>     INFO: 655360 events read in total (11088ms).
[15:06:59.201] <TB2>     INFO: Expecting 655360 events.
[15:07:10.815] <TB2>     INFO: 655360 events read in total (11087ms).
[15:07:10.869] <TB2>     INFO: Expecting 655360 events.
[15:07:22.378] <TB2>     INFO: 655360 events read in total (10982ms).
[15:07:22.436] <TB2>     INFO: Expecting 655360 events.
[15:07:34.145] <TB2>     INFO: 655360 events read in total (11179ms).
[15:07:34.209] <TB2>     INFO: Expecting 655360 events.
[15:07:45.786] <TB2>     INFO: 655360 events read in total (11051ms).
[15:07:45.852] <TB2>     INFO: Expecting 655360 events.
[15:07:57.487] <TB2>     INFO: 655360 events read in total (11109ms).
[15:07:57.557] <TB2>     INFO: Expecting 655360 events.
[15:08:09.209] <TB2>     INFO: 655360 events read in total (11125ms).
[15:08:09.287] <TB2>     INFO: Test took 186914ms.
[15:08:09.463] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:09.463] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:08:09.463] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:09.464] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:08:09.464] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:09.464] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:08:09.464] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:09.464] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:08:09.464] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:09.465] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:08:09.465] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:09.465] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:08:09.465] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:09.466] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:08:09.466] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:09.466] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:08:09.466] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:09.466] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:08:09.466] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:09.467] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:08:09.467] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:09.467] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:08:09.467] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:09.468] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:08:09.468] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:09.468] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:08:09.468] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:09.468] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:08:09.469] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:09.469] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:08:09.469] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:08:09.469] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:08:09.469] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:09.476] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:09.483] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:09.491] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:09.497] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:08:09.504] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:08:09.511] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:08:09.518] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:08:09.525] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:08:09.532] <TB2>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:08:09.538] <TB2>     INFO: safety margin for low PH: adding 7, margin is now 27
[15:08:09.545] <TB2>     INFO: safety margin for low PH: adding 8, margin is now 28
[15:08:09.552] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:09.559] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:09.565] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:09.572] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:09.579] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:09.586] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:09.593] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:09.600] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:09.607] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:09.613] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:08:09.620] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:08:09.627] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:08:09.634] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:08:09.641] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:09.647] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:08:09.654] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:08:09.661] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:08:09.668] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:08:09.675] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:08:09.682] <TB2>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:08:09.688] <TB2>     INFO: safety margin for low PH: adding 7, margin is now 27
[15:08:09.695] <TB2>     INFO: safety margin for low PH: adding 8, margin is now 28
[15:08:09.702] <TB2>     INFO: safety margin for low PH: adding 9, margin is now 29
[15:08:09.709] <TB2>     INFO: safety margin for low PH: adding 10, margin is now 30
[15:08:09.716] <TB2>     INFO: safety margin for low PH: adding 11, margin is now 31
[15:08:09.722] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:09.729] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:08:09.736] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:08:09.743] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:08:09.750] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:08:09.779] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters35_C0.dat
[15:08:09.780] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters35_C1.dat
[15:08:09.780] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters35_C2.dat
[15:08:09.780] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters35_C3.dat
[15:08:09.780] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters35_C4.dat
[15:08:09.780] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters35_C5.dat
[15:08:09.780] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters35_C6.dat
[15:08:09.780] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters35_C7.dat
[15:08:09.780] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters35_C8.dat
[15:08:09.780] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters35_C9.dat
[15:08:09.781] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters35_C10.dat
[15:08:09.781] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters35_C11.dat
[15:08:09.781] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters35_C12.dat
[15:08:09.781] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters35_C13.dat
[15:08:09.781] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters35_C14.dat
[15:08:09.781] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//dacParameters35_C15.dat
[15:08:10.126] <TB2>     INFO: Expecting 41600 events.
[15:08:13.951] <TB2>     INFO: 41600 events read in total (3110ms).
[15:08:13.952] <TB2>     INFO: Test took 4168ms.
[15:08:14.604] <TB2>     INFO: Expecting 41600 events.
[15:08:18.424] <TB2>     INFO: 41600 events read in total (3105ms).
[15:08:18.425] <TB2>     INFO: Test took 4164ms.
[15:08:19.077] <TB2>     INFO: Expecting 41600 events.
[15:08:22.895] <TB2>     INFO: 41600 events read in total (3103ms).
[15:08:22.895] <TB2>     INFO: Test took 4163ms.
[15:08:23.207] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:23.338] <TB2>     INFO: Expecting 2560 events.
[15:08:24.298] <TB2>     INFO: 2560 events read in total (244ms).
[15:08:24.298] <TB2>     INFO: Test took 1092ms.
[15:08:24.301] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:24.807] <TB2>     INFO: Expecting 2560 events.
[15:08:25.765] <TB2>     INFO: 2560 events read in total (243ms).
[15:08:25.765] <TB2>     INFO: Test took 1464ms.
[15:08:25.767] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:26.282] <TB2>     INFO: Expecting 2560 events.
[15:08:27.240] <TB2>     INFO: 2560 events read in total (243ms).
[15:08:27.240] <TB2>     INFO: Test took 1473ms.
[15:08:27.242] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:27.749] <TB2>     INFO: Expecting 2560 events.
[15:08:28.705] <TB2>     INFO: 2560 events read in total (241ms).
[15:08:28.706] <TB2>     INFO: Test took 1464ms.
[15:08:28.707] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:29.214] <TB2>     INFO: Expecting 2560 events.
[15:08:30.172] <TB2>     INFO: 2560 events read in total (243ms).
[15:08:30.173] <TB2>     INFO: Test took 1466ms.
[15:08:30.175] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:30.681] <TB2>     INFO: Expecting 2560 events.
[15:08:31.638] <TB2>     INFO: 2560 events read in total (242ms).
[15:08:31.638] <TB2>     INFO: Test took 1463ms.
[15:08:31.641] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:32.147] <TB2>     INFO: Expecting 2560 events.
[15:08:33.104] <TB2>     INFO: 2560 events read in total (242ms).
[15:08:33.105] <TB2>     INFO: Test took 1464ms.
[15:08:33.106] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:33.614] <TB2>     INFO: Expecting 2560 events.
[15:08:34.572] <TB2>     INFO: 2560 events read in total (244ms).
[15:08:34.573] <TB2>     INFO: Test took 1467ms.
[15:08:34.576] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:35.081] <TB2>     INFO: Expecting 2560 events.
[15:08:36.039] <TB2>     INFO: 2560 events read in total (243ms).
[15:08:36.040] <TB2>     INFO: Test took 1464ms.
[15:08:36.041] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:36.548] <TB2>     INFO: Expecting 2560 events.
[15:08:37.507] <TB2>     INFO: 2560 events read in total (244ms).
[15:08:37.507] <TB2>     INFO: Test took 1466ms.
[15:08:37.509] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:38.016] <TB2>     INFO: Expecting 2560 events.
[15:08:38.975] <TB2>     INFO: 2560 events read in total (244ms).
[15:08:38.975] <TB2>     INFO: Test took 1466ms.
[15:08:38.977] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:39.484] <TB2>     INFO: Expecting 2560 events.
[15:08:40.442] <TB2>     INFO: 2560 events read in total (243ms).
[15:08:40.443] <TB2>     INFO: Test took 1466ms.
[15:08:40.444] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:40.951] <TB2>     INFO: Expecting 2560 events.
[15:08:41.908] <TB2>     INFO: 2560 events read in total (242ms).
[15:08:41.909] <TB2>     INFO: Test took 1465ms.
[15:08:41.911] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:42.417] <TB2>     INFO: Expecting 2560 events.
[15:08:43.375] <TB2>     INFO: 2560 events read in total (243ms).
[15:08:43.375] <TB2>     INFO: Test took 1464ms.
[15:08:43.377] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:43.884] <TB2>     INFO: Expecting 2560 events.
[15:08:44.842] <TB2>     INFO: 2560 events read in total (243ms).
[15:08:44.843] <TB2>     INFO: Test took 1466ms.
[15:08:44.845] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:45.351] <TB2>     INFO: Expecting 2560 events.
[15:08:46.308] <TB2>     INFO: 2560 events read in total (242ms).
[15:08:46.308] <TB2>     INFO: Test took 1463ms.
[15:08:46.311] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:46.817] <TB2>     INFO: Expecting 2560 events.
[15:08:47.777] <TB2>     INFO: 2560 events read in total (245ms).
[15:08:47.777] <TB2>     INFO: Test took 1466ms.
[15:08:47.779] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:48.286] <TB2>     INFO: Expecting 2560 events.
[15:08:49.245] <TB2>     INFO: 2560 events read in total (244ms).
[15:08:49.246] <TB2>     INFO: Test took 1467ms.
[15:08:49.248] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:49.754] <TB2>     INFO: Expecting 2560 events.
[15:08:50.712] <TB2>     INFO: 2560 events read in total (243ms).
[15:08:50.712] <TB2>     INFO: Test took 1464ms.
[15:08:50.714] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:51.221] <TB2>     INFO: Expecting 2560 events.
[15:08:52.180] <TB2>     INFO: 2560 events read in total (245ms).
[15:08:52.181] <TB2>     INFO: Test took 1467ms.
[15:08:52.183] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:52.689] <TB2>     INFO: Expecting 2560 events.
[15:08:53.646] <TB2>     INFO: 2560 events read in total (242ms).
[15:08:53.647] <TB2>     INFO: Test took 1465ms.
[15:08:53.648] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:54.155] <TB2>     INFO: Expecting 2560 events.
[15:08:55.113] <TB2>     INFO: 2560 events read in total (243ms).
[15:08:55.113] <TB2>     INFO: Test took 1465ms.
[15:08:55.115] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:55.622] <TB2>     INFO: Expecting 2560 events.
[15:08:56.580] <TB2>     INFO: 2560 events read in total (243ms).
[15:08:56.580] <TB2>     INFO: Test took 1465ms.
[15:08:56.582] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:57.089] <TB2>     INFO: Expecting 2560 events.
[15:08:58.047] <TB2>     INFO: 2560 events read in total (243ms).
[15:08:58.047] <TB2>     INFO: Test took 1465ms.
[15:08:58.049] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:08:58.556] <TB2>     INFO: Expecting 2560 events.
[15:08:59.515] <TB2>     INFO: 2560 events read in total (244ms).
[15:08:59.515] <TB2>     INFO: Test took 1466ms.
[15:08:59.518] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:00.024] <TB2>     INFO: Expecting 2560 events.
[15:09:00.984] <TB2>     INFO: 2560 events read in total (246ms).
[15:09:00.984] <TB2>     INFO: Test took 1467ms.
[15:09:00.986] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:01.492] <TB2>     INFO: Expecting 2560 events.
[15:09:02.451] <TB2>     INFO: 2560 events read in total (244ms).
[15:09:02.451] <TB2>     INFO: Test took 1465ms.
[15:09:02.453] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:02.960] <TB2>     INFO: Expecting 2560 events.
[15:09:03.918] <TB2>     INFO: 2560 events read in total (244ms).
[15:09:03.918] <TB2>     INFO: Test took 1465ms.
[15:09:03.920] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:04.427] <TB2>     INFO: Expecting 2560 events.
[15:09:05.384] <TB2>     INFO: 2560 events read in total (242ms).
[15:09:05.384] <TB2>     INFO: Test took 1464ms.
[15:09:05.386] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:05.893] <TB2>     INFO: Expecting 2560 events.
[15:09:06.851] <TB2>     INFO: 2560 events read in total (243ms).
[15:09:06.851] <TB2>     INFO: Test took 1465ms.
[15:09:06.853] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:07.360] <TB2>     INFO: Expecting 2560 events.
[15:09:08.318] <TB2>     INFO: 2560 events read in total (243ms).
[15:09:08.318] <TB2>     INFO: Test took 1465ms.
[15:09:08.320] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:08.827] <TB2>     INFO: Expecting 2560 events.
[15:09:09.785] <TB2>     INFO: 2560 events read in total (243ms).
[15:09:09.785] <TB2>     INFO: Test took 1465ms.
[15:09:10.805] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[15:09:10.806] <TB2>     INFO: PH scale (per ROC):    81  75  81  80  70  79  81  81  75  76  76  75  80  80  80  80
[15:09:10.806] <TB2>     INFO: PH offset (per ROC):  181 186 174 176 177 186 181 173 173 191 178 174 166 177 171 176
[15:09:10.980] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:09:10.983] <TB2>     INFO: ######################################################################
[15:09:10.984] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:09:10.984] <TB2>     INFO: ######################################################################
[15:09:10.984] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:09:10.996] <TB2>     INFO: scanning low vcal = 10
[15:09:11.337] <TB2>     INFO: Expecting 41600 events.
[15:09:15.061] <TB2>     INFO: 41600 events read in total (3009ms).
[15:09:15.061] <TB2>     INFO: Test took 4065ms.
[15:09:15.063] <TB2>     INFO: scanning low vcal = 20
[15:09:15.570] <TB2>     INFO: Expecting 41600 events.
[15:09:19.281] <TB2>     INFO: 41600 events read in total (2996ms).
[15:09:19.281] <TB2>     INFO: Test took 4219ms.
[15:09:19.283] <TB2>     INFO: scanning low vcal = 30
[15:09:19.790] <TB2>     INFO: Expecting 41600 events.
[15:09:23.518] <TB2>     INFO: 41600 events read in total (3014ms).
[15:09:23.519] <TB2>     INFO: Test took 4236ms.
[15:09:23.521] <TB2>     INFO: scanning low vcal = 40
[15:09:24.023] <TB2>     INFO: Expecting 41600 events.
[15:09:28.250] <TB2>     INFO: 41600 events read in total (3513ms).
[15:09:28.251] <TB2>     INFO: Test took 4730ms.
[15:09:28.254] <TB2>     INFO: scanning low vcal = 50
[15:09:28.679] <TB2>     INFO: Expecting 41600 events.
[15:09:32.925] <TB2>     INFO: 41600 events read in total (3531ms).
[15:09:32.926] <TB2>     INFO: Test took 4672ms.
[15:09:32.929] <TB2>     INFO: scanning low vcal = 60
[15:09:33.354] <TB2>     INFO: Expecting 41600 events.
[15:09:37.605] <TB2>     INFO: 41600 events read in total (3536ms).
[15:09:37.606] <TB2>     INFO: Test took 4677ms.
[15:09:37.608] <TB2>     INFO: scanning low vcal = 70
[15:09:38.030] <TB2>     INFO: Expecting 41600 events.
[15:09:42.288] <TB2>     INFO: 41600 events read in total (3543ms).
[15:09:42.289] <TB2>     INFO: Test took 4681ms.
[15:09:42.291] <TB2>     INFO: scanning low vcal = 80
[15:09:42.711] <TB2>     INFO: Expecting 41600 events.
[15:09:46.999] <TB2>     INFO: 41600 events read in total (3573ms).
[15:09:46.000] <TB2>     INFO: Test took 4709ms.
[15:09:47.003] <TB2>     INFO: scanning low vcal = 90
[15:09:47.424] <TB2>     INFO: Expecting 41600 events.
[15:09:51.675] <TB2>     INFO: 41600 events read in total (3536ms).
[15:09:51.675] <TB2>     INFO: Test took 4672ms.
[15:09:51.679] <TB2>     INFO: scanning low vcal = 100
[15:09:52.101] <TB2>     INFO: Expecting 41600 events.
[15:09:56.473] <TB2>     INFO: 41600 events read in total (3657ms).
[15:09:56.474] <TB2>     INFO: Test took 4795ms.
[15:09:56.478] <TB2>     INFO: scanning low vcal = 110
[15:09:56.902] <TB2>     INFO: Expecting 41600 events.
[15:10:01.148] <TB2>     INFO: 41600 events read in total (3531ms).
[15:10:01.149] <TB2>     INFO: Test took 4671ms.
[15:10:01.152] <TB2>     INFO: scanning low vcal = 120
[15:10:01.574] <TB2>     INFO: Expecting 41600 events.
[15:10:05.814] <TB2>     INFO: 41600 events read in total (3525ms).
[15:10:05.814] <TB2>     INFO: Test took 4662ms.
[15:10:05.827] <TB2>     INFO: scanning low vcal = 130
[15:10:06.237] <TB2>     INFO: Expecting 41600 events.
[15:10:10.487] <TB2>     INFO: 41600 events read in total (3535ms).
[15:10:10.488] <TB2>     INFO: Test took 4661ms.
[15:10:10.490] <TB2>     INFO: scanning low vcal = 140
[15:10:10.913] <TB2>     INFO: Expecting 41600 events.
[15:10:15.167] <TB2>     INFO: 41600 events read in total (3539ms).
[15:10:15.168] <TB2>     INFO: Test took 4678ms.
[15:10:15.170] <TB2>     INFO: scanning low vcal = 150
[15:10:15.594] <TB2>     INFO: Expecting 41600 events.
[15:10:19.843] <TB2>     INFO: 41600 events read in total (3534ms).
[15:10:19.843] <TB2>     INFO: Test took 4673ms.
[15:10:19.846] <TB2>     INFO: scanning low vcal = 160
[15:10:20.269] <TB2>     INFO: Expecting 41600 events.
[15:10:24.524] <TB2>     INFO: 41600 events read in total (3540ms).
[15:10:24.525] <TB2>     INFO: Test took 4679ms.
[15:10:24.528] <TB2>     INFO: scanning low vcal = 170
[15:10:24.952] <TB2>     INFO: Expecting 41600 events.
[15:10:29.207] <TB2>     INFO: 41600 events read in total (3541ms).
[15:10:29.208] <TB2>     INFO: Test took 4680ms.
[15:10:29.213] <TB2>     INFO: scanning low vcal = 180
[15:10:29.637] <TB2>     INFO: Expecting 41600 events.
[15:10:33.888] <TB2>     INFO: 41600 events read in total (3536ms).
[15:10:33.888] <TB2>     INFO: Test took 4675ms.
[15:10:33.891] <TB2>     INFO: scanning low vcal = 190
[15:10:34.313] <TB2>     INFO: Expecting 41600 events.
[15:10:38.557] <TB2>     INFO: 41600 events read in total (3529ms).
[15:10:38.558] <TB2>     INFO: Test took 4667ms.
[15:10:38.563] <TB2>     INFO: scanning low vcal = 200
[15:10:38.982] <TB2>     INFO: Expecting 41600 events.
[15:10:43.240] <TB2>     INFO: 41600 events read in total (3543ms).
[15:10:43.241] <TB2>     INFO: Test took 4678ms.
[15:10:43.244] <TB2>     INFO: scanning low vcal = 210
[15:10:43.665] <TB2>     INFO: Expecting 41600 events.
[15:10:47.926] <TB2>     INFO: 41600 events read in total (3546ms).
[15:10:47.927] <TB2>     INFO: Test took 4683ms.
[15:10:47.930] <TB2>     INFO: scanning low vcal = 220
[15:10:48.351] <TB2>     INFO: Expecting 41600 events.
[15:10:52.591] <TB2>     INFO: 41600 events read in total (3525ms).
[15:10:52.595] <TB2>     INFO: Test took 4665ms.
[15:10:52.597] <TB2>     INFO: scanning low vcal = 230
[15:10:53.017] <TB2>     INFO: Expecting 41600 events.
[15:10:57.257] <TB2>     INFO: 41600 events read in total (3525ms).
[15:10:57.258] <TB2>     INFO: Test took 4661ms.
[15:10:57.261] <TB2>     INFO: scanning low vcal = 240
[15:10:57.683] <TB2>     INFO: Expecting 41600 events.
[15:11:01.924] <TB2>     INFO: 41600 events read in total (3526ms).
[15:11:01.924] <TB2>     INFO: Test took 4663ms.
[15:11:01.928] <TB2>     INFO: scanning low vcal = 250
[15:11:02.350] <TB2>     INFO: Expecting 41600 events.
[15:11:06.611] <TB2>     INFO: 41600 events read in total (3546ms).
[15:11:06.611] <TB2>     INFO: Test took 4683ms.
[15:11:06.615] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:11:07.034] <TB2>     INFO: Expecting 41600 events.
[15:11:11.321] <TB2>     INFO: 41600 events read in total (3572ms).
[15:11:11.322] <TB2>     INFO: Test took 4707ms.
[15:11:11.325] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:11:11.745] <TB2>     INFO: Expecting 41600 events.
[15:11:15.988] <TB2>     INFO: 41600 events read in total (3528ms).
[15:11:15.989] <TB2>     INFO: Test took 4664ms.
[15:11:15.992] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:11:16.413] <TB2>     INFO: Expecting 41600 events.
[15:11:20.666] <TB2>     INFO: 41600 events read in total (3538ms).
[15:11:20.666] <TB2>     INFO: Test took 4674ms.
[15:11:20.669] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:11:21.096] <TB2>     INFO: Expecting 41600 events.
[15:11:25.348] <TB2>     INFO: 41600 events read in total (3537ms).
[15:11:25.349] <TB2>     INFO: Test took 4680ms.
[15:11:25.352] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:11:25.773] <TB2>     INFO: Expecting 41600 events.
[15:11:30.014] <TB2>     INFO: 41600 events read in total (3526ms).
[15:11:30.015] <TB2>     INFO: Test took 4663ms.
[15:11:30.565] <TB2>     INFO: PixTestGainPedestal::measure() done 
[15:11:30.569] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:11:30.569] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:11:30.569] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:11:30.569] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:11:30.570] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:11:30.570] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:11:30.570] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:11:30.570] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:11:30.570] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:11:30.571] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:11:30.571] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:11:30.571] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:11:30.571] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:11:30.571] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:11:30.571] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:11:30.571] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:12:09.940] <TB2>     INFO: PixTestGainPedestal::fit() done
[15:12:09.940] <TB2>     INFO: non-linearity mean:  0.960 0.958 0.962 0.964 0.960 0.958 0.962 0.960 0.954 0.959 0.956 0.961 0.964 0.967 0.961 0.964
[15:12:09.940] <TB2>     INFO: non-linearity RMS:   0.005 0.007 0.005 0.004 0.006 0.006 0.006 0.006 0.006 0.006 0.006 0.007 0.005 0.004 0.005 0.005
[15:12:09.941] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:12:09.965] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:12:09.987] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:12:10.010] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:12:10.032] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:12:10.054] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:12:10.077] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:12:10.099] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:12:10.122] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:12:10.144] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:12:10.167] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:12:10.189] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:12:10.211] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:12:10.234] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:12:10.256] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:12:10.279] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-J-4-21_FPIXTest-17C-Nebraska-160226-1345_2016-02-26_13h45m_1456515921//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:12:10.301] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[15:12:10.301] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:12:10.308] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:12:10.308] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:12:10.311] <TB2>     INFO: ######################################################################
[15:12:10.311] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:12:10.311] <TB2>     INFO: ######################################################################
[15:12:10.314] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:12:10.324] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:12:10.324] <TB2>     INFO:     run 1 of 1
[15:12:10.324] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:12:10.667] <TB2>     INFO: Expecting 3120000 events.
[15:12:59.777] <TB2>     INFO: 1235015 events read in total (48395ms).
[15:13:48.184] <TB2>     INFO: 2461745 events read in total (96803ms).
[15:14:14.072] <TB2>     INFO: 3120000 events read in total (122690ms).
[15:14:14.116] <TB2>     INFO: Test took 123793ms.
[15:14:14.196] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:14:14.334] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:14:15.717] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:14:17.208] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:14:18.755] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:14:20.245] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:14:21.777] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:14:23.250] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:14:24.787] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:14:26.317] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:14:27.839] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:14:29.316] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:14:30.829] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:14:32.373] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:14:33.821] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:14:35.310] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:14:36.765] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:14:38.285] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 408018944
[15:14:38.316] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:14:38.316] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 75.9266, RMS = 1.51206
[15:14:38.316] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:14:38.316] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:14:38.316] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 78.2966, RMS = 1.05368
[15:14:38.316] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[15:14:38.317] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:14:38.317] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 81.6133, RMS = 1.48809
[15:14:38.317] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 90
[15:14:38.317] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:14:38.317] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 84.9026, RMS = 1.80986
[15:14:38.317] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 94
[15:14:38.319] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:14:38.319] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 85.4639, RMS = 1.85453
[15:14:38.319] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 95
[15:14:38.319] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:14:38.319] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 89.6521, RMS = 1.9234
[15:14:38.319] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 100
[15:14:38.320] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:14:38.320] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 80.1427, RMS = 1.13241
[15:14:38.320] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 86
[15:14:38.320] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:14:38.320] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 82.3945, RMS = 1.38003
[15:14:38.320] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 90
[15:14:38.321] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:14:38.322] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 84.2864, RMS = 1.55322
[15:14:38.322] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 93
[15:14:38.322] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:14:38.322] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 87.3625, RMS = 1.82013
[15:14:38.322] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 97
[15:14:38.323] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:14:38.323] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 79.0755, RMS = 0.912559
[15:14:38.323] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:14:38.323] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:14:38.323] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 81.0367, RMS = 1.12611
[15:14:38.323] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 87
[15:14:38.324] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:14:38.324] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 81.1204, RMS = 1.76384
[15:14:38.324] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 90
[15:14:38.324] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:14:38.324] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 84.1239, RMS = 2.05054
[15:14:38.324] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 95
[15:14:38.326] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:14:38.326] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 83.9203, RMS = 1.99304
[15:14:38.326] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 94
[15:14:38.326] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:14:38.326] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 86.6126, RMS = 2.4637
[15:14:38.326] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 99
[15:14:38.327] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:14:38.327] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 81.1128, RMS = 1.46865
[15:14:38.327] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 89
[15:14:38.327] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:14:38.327] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 80.8221, RMS = 1.39812
[15:14:38.327] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 88
[15:14:38.329] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:14:38.329] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 79.3966, RMS = 1.03367
[15:14:38.329] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[15:14:38.329] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:14:38.329] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 79.4444, RMS = 1.17138
[15:14:38.329] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 86
[15:14:38.330] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:14:38.330] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 83.1839, RMS = 1.60542
[15:14:38.330] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 92
[15:14:38.330] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:14:38.330] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 82.9219, RMS = 1.54723
[15:14:38.330] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 91
[15:14:38.331] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:14:38.331] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 81.7694, RMS = 1.44003
[15:14:38.331] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 89
[15:14:38.331] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:14:38.331] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 82.3722, RMS = 1.63071
[15:14:38.331] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 91
[15:14:38.333] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:14:38.333] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 78.0395, RMS = 1.09612
[15:14:38.333] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:14:38.333] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:14:38.333] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 78.3649, RMS = 1.0892
[15:14:38.333] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[15:14:38.334] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:14:38.334] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 79.2223, RMS = 1.16649
[15:14:38.334] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 86
[15:14:38.334] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:14:38.334] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 79.493, RMS = 1.19328
[15:14:38.334] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 86
[15:14:38.335] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:14:38.335] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 79.044, RMS = 1.11115
[15:14:38.335] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[15:14:38.335] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:14:38.335] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 78.4743, RMS = 1.19681
[15:14:38.335] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:14:38.336] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:14:38.336] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 88.3716, RMS = 1.79416
[15:14:38.337] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 98
[15:14:38.337] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:14:38.337] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 88.1756, RMS = 1.97768
[15:14:38.337] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 99
[15:14:38.339] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 148 seconds
[15:14:38.339] <TB2>     INFO: number of dead bumps (per ROC):     2    0    5    2    3   17    8   32    4    0    8   13    0    0    1    0
[15:14:38.340] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:14:38.402] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:14:38.402] <TB2>     INFO: enter test to run
[15:14:38.402] <TB2>     INFO:   test:  no parameter change
[15:14:38.403] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 388.3mA
[15:14:38.404] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 463.9mA
[15:14:38.404] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.7 C
[15:14:38.404] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:14:38.865] <TB2>    QUIET: Connection to board 141 closed.
[15:14:38.866] <TB2>     INFO: pXar: this is the end, my friend
[15:14:38.866] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
