<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 5576, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 3405, user unroll pragmas are applied</column>
            <column name="">(2) simplification, 1234, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline, 1279, user inline pragmas are applied</column>
            <column name="">(4) simplification, 1244, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 1377, user array partition pragmas are applied</column>
            <column name="">(2) simplification, 1371, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate, 1371, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape, 1371, apply array reshape pragmas</column>
            <column name="">(5) access patterns, 1519, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification, 1516, loop and instruction simplification</column>
            <column name="">(2) parallelization, 1422, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition, 1390, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification, 1390, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering, 1371, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations, 1366, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="keccak_top" col1="keccak.cpp:203" col2="5576" col3="1244" col4="1519" col5="1390" col6="1366">
                    <row id="3" col0="keccak_f1600" col1="keccak.cpp:152" col2="4743" col2_disp="4,743 (3 calls)" col3="999" col3_disp=" 999 (3 calls)" col4="963" col4_disp=" 963 (3 calls)" col5="888" col5_disp=" 888 (3 calls)" col6="903" col6_disp=" 903 (3 calls)">
                        <row id="5" col0="theta" col1="keccak.cpp:40" col2="2529" col2_disp="2,529 (3 calls)" col3="" col4="" col5="" col6="">
                            <row id="4" col0="idx" col1="keccak.cpp:28" col2="54" col2_disp="  54 (18 calls)" col3="" col4="" col5="" col6=""/>
                            <row id="8" col0="rotl64" col1="keccak.cpp:20" col2="1281" col2_disp="1,281 (3 calls)" col3="" col4="" col5="" col6=""/>
                        </row>
                        <row id="1" col0="rho_pi" col1="keccak.cpp:82" col2="1494" col2_disp="1,494 (3 calls)" col3="" col4="" col5="" col6="">
                            <row id="4" col0="idx" col1="keccak.cpp:28" col2="27" col2_disp="  27 (9 calls)" col3="" col4="" col5="" col6=""/>
                            <row id="8" col0="rotl64" col1="keccak.cpp:20" col2="1281" col2_disp="1,281 (3 calls)" col3="" col4="" col5="" col6=""/>
                        </row>
                        <row id="6" col0="chi" col1="keccak.cpp:116" col2="627" col2_disp=" 627 (3 calls)" col3="" col4="" col5="" col6="">
                            <row id="4" col0="idx" col1="keccak.cpp:28" col2="18" col2_disp="  18 (6 calls)" col3="" col4="" col5="" col6=""/>
                        </row>
                        <row id="7" col0="iota" col1="keccak.cpp:143" col2="48" col2_disp="  48 (3 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="2" col0="apply_padding" col1="keccak.cpp:174" col2="195" col3="" col4="" col5="" col6=""/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>
