// Seed: 1422721166
module module_0 (
    input  uwire id_0,
    input  tri   id_1,
    input  uwire id_2,
    input  wor   id_3,
    input  wor   id_4,
    input  uwire id_5,
    input  uwire id_6,
    input  uwire module_0,
    output wand  id_8,
    output wire  id_9,
    output wor   id_10
);
  assign id_10 = -1;
  assign id_9  = 1;
  wire [-1 'd0 : 1 'b0] id_12;
  wire id_13;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    output tri id_2
);
  tri1 id_4;
  assign id_4 = -1;
  assign id_4 = -1 !== -1;
  assign id_0 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_0,
      id_0
  );
endmodule
