{"vcs1":{"timestamp_begin":1684310588.943641458, "rt":1.28, "ut":0.39, "st":0.21}}
{"vcselab":{"timestamp_begin":1684310590.313498053, "rt":1.21, "ut":0.43, "st":0.17}}
{"link":{"timestamp_begin":1684310591.599681712, "rt":0.47, "ut":0.23, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684310588.299843294}
{"VCS_COMP_START_TIME": 1684310588.299843294}
{"VCS_COMP_END_TIME": 1684310593.761139248}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330576}}
{"stitch_vcselab": {"peak_mem": 211968}}
