Partition Merge report for 1_1_0
Tue Jun 16 09:55:41 2020
Quartus Prime Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Rapid Recompile Summary
  5. Partition Merge Rapid Recompile Table of Changed Logic Entities
  6. Partition Merge Rapid Recompile Table of Modified Assignments
  7. Connections to In-System Debugging Instance "auto_signaltap_1"
  8. Partition Merge Partition Pin Processing
  9. Partition Merge Resource Usage Summary
 10. Partition Merge RAM Summary
 11. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Tue Jun 16 09:55:41 2020           ;
; Quartus Prime Version           ; 18.1.1 Build 646 04/11/2019 SJ Standard Edition ;
; Revision Name                   ; 1_1_0                                           ;
; Top-level Entity Name           ; DE1_SoC_ReferenceTop                            ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; 2,743 / 32,070 ( 9 % )                          ;
; Total registers                 ; 3877                                            ;
; Total pins                      ; 263 / 457 ( 58 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 42,880 / 4,065,280 ( 1 % )                      ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                                  ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 1 / 6 ( 17 % )                                  ;
; Total DLLs                      ; 1 / 4 ( 25 % )                                  ;
+---------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                                                                                                           ;
+---------------------------------------+----------------+--------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------+
; Partition Name                        ; Partition Type ; Netlist Type Used        ; Netlist Type Requested ; Partition Contents                                                                                              ;
+---------------------------------------+----------------+--------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------+
; Top                                   ; User-created   ; Hybrid (Rapid Recompile) ; Source File            ;                                                                                                                 ;
; sld_hub:auto_hub                      ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_hub:auto_hub                                                                                                ;
; sld_signaltap:auto_signaltap_1        ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_signaltap:auto_signaltap_1                                                                                  ;
; soc_system_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis           ; Post-Synthesis         ; soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst        ; Auto-generated ; Source File              ; Source File            ; hard_block:auto_generated_inst                                                                                  ;
+---------------------------------------+----------------+--------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Summary                                                                                                                                                                                    ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------+
; Partition Name                 ; Rapid Recompile Status ; Netlist Preservation Requested ; Netlist Preservation Achieved ; Notes                                                                                           ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------+
; Top                            ; Engaged                ; 99.42% (6514 / 6552)           ; 94.28% (6177 / 6552)          ;                                                                                                 ;
; sld_hub:auto_hub               ; Engaged                ; 96.53% (306 / 317)             ; 66.25% (210 / 317)            ;                                                                                                 ;
; sld_signaltap:auto_signaltap_1 ; Engaged                ; 79.19% (1731 / 2186)           ; 71.73% (1568 / 2186)          ;                                                                                                 ;
; hard_block:auto_generated_inst ; Disengaged             ; 100.00% (417 / 417)            ; 0.00% (0 / 417)               ; Rapid Recompile disengaged: Rapid Recompile does not preserve a modified hard_block partition.  ;
+--------------------------------+------------------------+--------------------------------+-------------------------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Changed Logic Entities                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Changed Logic Entities                                                                                                                                                                                                                                                                                               ; Number of Changed Nodes ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; |DE1_SoC_ReferenceTop                                                                                                                                                                                                                                                                                                ; 12                      ;
; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video                                                                                                                                                                                                                       ; 6                       ;
; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video                                                                                                                                                                                                                       ; 6                       ;
; |DE1_SoC_ReferenceTop|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                    ; 5                       ;
; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|cmpr_su5:rdempty_eq_comp                                                                                                                                                                       ; 3                       ;
; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|cmpr_su5:wrfull_eq_comp                                                                                                                                                                        ; 3                       ;
; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|cmpr_su5:rdempty_eq_comp                                                                                                                                                                       ; 3                       ;
; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|cmpr_su5:wrfull_eq_comp                                                                                                                                                                        ; 3                       ;
; |DE1_SoC_ReferenceTop|fpga_top:fpga_top_inst|framing_top:framing_inst                                                                                                                                                                                                                                                ; 2                       ;
; |sld_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub             ; 22                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0c84:auto_generated                                                                                                                                           ; 140                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; 86                      ;
; |sld_signaltap                                                                                                                                                                                                                                                                                                       ; 84                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; 76                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; 38                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; 34                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; 30                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; 28                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_a9i:auto_generated                                                       ; 28                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; 21                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; 19                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; 16                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; 16                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                      ; 10                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                             ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; 2                       ;
; |DE1_SoC_ReferenceTop|soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                    ; 5                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Modified Assignments                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------+----------------+--------------------+
; Modified Assignments            ; Target                                                                                  ; Previous Value ; Current Value      ;
+---------------------------------+-----------------------------------------------------------------------------------------+----------------+--------------------+
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|rdclk                                      ; --             ; acq_trigger_in[0]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|rdclk                                      ; --             ; acq_data_in[0]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|rdempty                                    ; --             ; acq_trigger_in[1]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|rdempty                                    ; --             ; acq_data_in[1]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|rdreq                                      ; --             ; acq_trigger_in[2]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|rdreq                                      ; --             ; acq_data_in[2]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|wrclk                                      ; --             ; acq_trigger_in[3]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|wrclk                                      ; --             ; acq_data_in[3]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|wrfull                                     ; --             ; acq_trigger_in[4]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|wrfull                                     ; --             ; acq_data_in[4]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|wrreq                                      ; --             ; acq_trigger_in[5]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|wrreq                                      ; --             ; acq_data_in[5]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|rdclk                                      ; --             ; acq_trigger_in[6]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|rdclk                                      ; --             ; acq_data_in[6]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|rdempty                                    ; --             ; acq_trigger_in[7]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|rdempty                                    ; --             ; acq_data_in[7]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|rdreq                                      ; --             ; acq_trigger_in[8]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|rdreq                                      ; --             ; acq_data_in[8]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|wrclk                                      ; --             ; acq_trigger_in[9]  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|wrclk                                      ; --             ; acq_data_in[9]     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|wrfull                                     ; --             ; acq_trigger_in[10] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|wrfull                                     ; --             ; acq_data_in[10]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|wrreq                                      ; --             ; acq_trigger_in[11] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|wrreq                                      ; --             ; acq_data_in[11]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[0] ; --             ; acq_data_in[12]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[1] ; --             ; acq_data_in[13]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[2] ; --             ; acq_data_in[14]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[3] ; --             ; acq_data_in[15]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[4] ; --             ; acq_data_in[16]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[5] ; --             ; acq_data_in[17]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[6] ; --             ; acq_data_in[18]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[7] ; --             ; acq_data_in[19]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_empty   ; --             ; acq_trigger_in[12] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_empty   ; --             ; acq_data_in[20]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_rdreq   ; --             ; acq_trigger_in[13] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_rdreq   ; --             ; acq_data_in[21]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|classic_full   ; --             ; acq_trigger_in[14] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|classic_full   ; --             ; acq_data_in[22]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|classic_wrreq  ; --             ; acq_trigger_in[15] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|classic_wrreq  ; --             ; acq_data_in[23]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[0]                   ; --             ; acq_trigger_in[16] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[0]                   ; --             ; acq_data_in[24]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[1]                   ; --             ; acq_trigger_in[17] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[1]                   ; --             ; acq_data_in[25]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[2]                   ; --             ; acq_trigger_in[18] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[2]                   ; --             ; acq_data_in[26]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[3]                   ; --             ; acq_trigger_in[19] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[3]                   ; --             ; acq_data_in[27]    ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[4]                   ; --             ; acq_trigger_in[20] ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT ; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[4]                   ; --             ; acq_data_in[28]    ;
+---------------------------------+-----------------------------------------------------------------------------------------+----------------+--------------------+
This list only includes the top 50 out of 274 changed assignments


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_1"                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                    ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                                                                                                                                       ; Details ;
+-----------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; fpga_top:fpga_top_inst|clk                                                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:soc_inst|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                       ; N/A     ;
; fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|rdclk                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:soc_inst|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                       ; N/A     ;
; fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|rdclk                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:soc_inst|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                       ; N/A     ;
; fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|rdempty                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|cmpr_su5:rdempty_eq_comp|aneb_result_wire[0]~1_wirecell                                                                                                                 ; N/A     ;
; fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|rdempty                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|cmpr_su5:rdempty_eq_comp|aneb_result_wire[0]~1_wirecell                                                                                                                 ; N/A     ;
; fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|rdreq                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_rdreq~0                                                                                                                                                                                ; N/A     ;
; fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|rdreq                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo_convert_classic_to_avalon:fifo_conv_rx_video|classic_rdreq~0                                                                                                                                                                                ; N/A     ;
; fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|wrclk                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:soc_inst|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                       ; N/A     ;
; fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|wrclk                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:soc_inst|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                       ; N/A     ;
; fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|wrfull                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|cmpr_su5:wrfull_eq_comp|aneb_result_wire[0]~_wirecell                                                                                                                   ; N/A     ;
; fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|wrfull                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|cmpr_su5:wrfull_eq_comp|aneb_result_wire[0]~_wirecell                                                                                                                   ; N/A     ;
; fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|wrreq                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_wrreq                                                                                                                                                                                                          ; N/A     ;
; fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|wrreq                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_wrreq                                                                                                                                                                                                          ; N/A     ;
; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|rdclk                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:soc_inst|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                       ; N/A     ;
; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|rdclk                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:soc_inst|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                       ; N/A     ;
; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|rdempty                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|cmpr_su5:rdempty_eq_comp|aneb_result_wire[0]~1_wirecell                                                                                                                 ; N/A     ;
; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|rdempty                                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|cmpr_su5:rdempty_eq_comp|aneb_result_wire[0]~1_wirecell                                                                                                                 ; N/A     ;
; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|rdreq                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_rdreq                                                                                                                                                                                                          ; N/A     ;
; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|rdreq                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_rdreq                                                                                                                                                                                                          ; N/A     ;
; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|wrclk                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:soc_inst|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                       ; N/A     ;
; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|wrclk                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:soc_inst|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[1]                                                                                                                                                                                       ; N/A     ;
; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|wrfull                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|cmpr_su5:wrfull_eq_comp|aneb_result_wire[0]~1_wirecell                                                                                                                  ; N/A     ;
; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|wrfull                                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|cmpr_su5:wrfull_eq_comp|aneb_result_wire[0]~1_wirecell                                                                                                                  ; N/A     ;
; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|wrreq                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|txwait.WRITEREQ~1                                                                                                                                                                              ; N/A     ;
; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|wrreq                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|txwait.WRITEREQ~1                                                                                                                                                                              ; N/A     ;
; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[0] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:soc_inst|soc_system_fifo_rx_video:fifo_tx_video|soc_system_fifo_rx_video_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_rx_video_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_v582:auto_generated|altsyncram_s5d1:fifo_ram|q_b[0] ; N/A     ;
; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[1] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:soc_inst|soc_system_fifo_rx_video:fifo_tx_video|soc_system_fifo_rx_video_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_rx_video_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_v582:auto_generated|altsyncram_s5d1:fifo_ram|q_b[1] ; N/A     ;
; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[2] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:soc_inst|soc_system_fifo_rx_video:fifo_tx_video|soc_system_fifo_rx_video_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_rx_video_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_v582:auto_generated|altsyncram_s5d1:fifo_ram|q_b[2] ; N/A     ;
; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[3] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:soc_inst|soc_system_fifo_rx_video:fifo_tx_video|soc_system_fifo_rx_video_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_rx_video_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_v582:auto_generated|altsyncram_s5d1:fifo_ram|q_b[3] ; N/A     ;
; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[4] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:soc_inst|soc_system_fifo_rx_video:fifo_tx_video|soc_system_fifo_rx_video_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_rx_video_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_v582:auto_generated|altsyncram_s5d1:fifo_ram|q_b[4] ; N/A     ;
; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[5] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:soc_inst|soc_system_fifo_rx_video:fifo_tx_video|soc_system_fifo_rx_video_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_rx_video_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_v582:auto_generated|altsyncram_s5d1:fifo_ram|q_b[5] ; N/A     ;
; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[6] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:soc_inst|soc_system_fifo_rx_video:fifo_tx_video|soc_system_fifo_rx_video_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_rx_video_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_v582:auto_generated|altsyncram_s5d1:fifo_ram|q_b[6] ; N/A     ;
; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_data[7] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:soc_inst|soc_system_fifo_rx_video:fifo_tx_video|soc_system_fifo_rx_video_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_rx_video_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_v582:auto_generated|altsyncram_s5d1:fifo_ram|q_b[7] ; N/A     ;
; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_empty   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:soc_inst|soc_system_fifo_rx_video:fifo_tx_video|soc_system_fifo_rx_video_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[1]                                                                                                       ; N/A     ;
; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_empty   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; soc_system:soc_inst|soc_system_fifo_rx_video:fifo_tx_video|soc_system_fifo_rx_video_dcfifo_with_controls:the_dcfifo_with_controls|rdclk_control_slave_readdata[1]                                                                                                       ; N/A     ;
; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_rdreq   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_rdreq~0_wirecell                                                                                                                                                                        ; N/A     ;
; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_rdreq   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|avalon_rdreq~0_wirecell                                                                                                                                                                        ; N/A     ;
; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|classic_full   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|cmpr_su5:wrfull_eq_comp|aneb_result_wire[0]~_wirecell                                                                                                                   ; N/A     ;
; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|classic_full   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|cmpr_su5:wrfull_eq_comp|aneb_result_wire[0]~_wirecell                                                                                                                   ; N/A     ;
; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|classic_wrreq  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|txwait.WRITEREQ                                                                                                                                                                                ; N/A     ;
; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|classic_wrreq  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo_convert_avalon_to_classic:fifo_conv_tx_video|txwait.WRITEREQ                                                                                                                                                                                ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_in[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|modulation_data_out[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|altsyncram_afa1:fifo_ram|q_b[0]                                                                                                                                         ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|altsyncram_afa1:fifo_ram|q_b[0]                                                                                                                                         ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|altsyncram_afa1:fifo_ram|q_b[1]                                                                                                                                         ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|altsyncram_afa1:fifo_ram|q_b[1]                                                                                                                                         ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|altsyncram_afa1:fifo_ram|q_b[2]                                                                                                                                         ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|altsyncram_afa1:fifo_ram|q_b[2]                                                                                                                                         ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|altsyncram_afa1:fifo_ram|q_b[3]                                                                                                                                         ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|altsyncram_afa1:fifo_ram|q_b[3]                                                                                                                                         ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|altsyncram_afa1:fifo_ram|q_b[4]                                                                                                                                         ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|altsyncram_afa1:fifo_ram|q_b[4]                                                                                                                                         ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|altsyncram_afa1:fifo_ram|q_b[5]                                                                                                                                         ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|altsyncram_afa1:fifo_ram|q_b[5]                                                                                                                                         ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|altsyncram_afa1:fifo_ram|q_b[6]                                                                                                                                         ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|altsyncram_afa1:fifo_ram|q_b[6]                                                                                                                                         ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|altsyncram_afa1:fifo_ram|q_b[7]                                                                                                                                         ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_data[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|altsyncram_afa1:fifo_ram|q_b[7]                                                                                                                                         ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_full                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|cmpr_su5:rdempty_eq_comp|aneb_result_wire[0]~_wirecell                                                                                                                  ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_full                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|cmpr_su5:rdempty_eq_comp|aneb_result_wire[0]~_wirecell                                                                                                                  ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_wrreq                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_rdreq                                                                                                                                                                                                          ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|rx_video_wrreq                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_rdreq                                                                                                                                                                                                          ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|altsyncram_afa1:fifo_ram|q_b[0]                                                                                                                                         ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|altsyncram_afa1:fifo_ram|q_b[0]                                                                                                                                         ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|altsyncram_afa1:fifo_ram|q_b[1]                                                                                                                                         ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|altsyncram_afa1:fifo_ram|q_b[1]                                                                                                                                         ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|altsyncram_afa1:fifo_ram|q_b[2]                                                                                                                                         ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|altsyncram_afa1:fifo_ram|q_b[2]                                                                                                                                         ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|altsyncram_afa1:fifo_ram|q_b[3]                                                                                                                                         ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|altsyncram_afa1:fifo_ram|q_b[3]                                                                                                                                         ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|altsyncram_afa1:fifo_ram|q_b[4]                                                                                                                                         ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|altsyncram_afa1:fifo_ram|q_b[4]                                                                                                                                         ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|altsyncram_afa1:fifo_ram|q_b[5]                                                                                                                                         ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|altsyncram_afa1:fifo_ram|q_b[5]                                                                                                                                         ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|altsyncram_afa1:fifo_ram|q_b[6]                                                                                                                                         ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|altsyncram_afa1:fifo_ram|q_b[6]                                                                                                                                         ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|altsyncram_afa1:fifo_ram|q_b[7]                                                                                                                                         ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_data[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|altsyncram_afa1:fifo_ram|q_b[7]                                                                                                                                         ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_empty                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|cmpr_su5:rdempty_eq_comp|aneb_result_wire[0]~_wirecell                                                                                                                  ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_empty                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|cmpr_su5:rdempty_eq_comp|aneb_result_wire[0]~_wirecell                                                                                                                  ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_rdreq                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_rdreq                                                                                                                                                                                                          ; N/A     ;
; fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_rdreq                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; fpga_top:fpga_top_inst|framing_top:framing_inst|tx_video_rdreq                                                                                                                                                                                                          ; N/A     ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_rx_data[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; fpga_top:fpga_top_inst|modulation_top:modulation_inst|framing_tx_data[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                                     ; N/A     ;
; auto_signaltap_1|gnd                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                                                                                                                                                     ; N/A     ;
; auto_signaltap_1|gnd                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                                                                                                                                                     ; N/A     ;
; auto_signaltap_1|gnd                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                                                                                                                                                     ; N/A     ;
; auto_signaltap_1|gnd                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                                                                                                                                                     ; N/A     ;
; auto_signaltap_1|gnd                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                                                                                                                                                     ; N/A     ;
; auto_signaltap_1|gnd                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                                                                                                                                                     ; N/A     ;
; auto_signaltap_1|gnd                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                                                                                                                                                     ; N/A     ;
; auto_signaltap_1|gnd                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                                                                                                                                                     ; N/A     ;
; auto_signaltap_1|gnd                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                                                                                                                                                     ; N/A     ;
; auto_signaltap_1|gnd                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                                                                                                                                                     ; N/A     ;
; auto_signaltap_1|gnd                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                                                                                                                                                     ; N/A     ;
; auto_signaltap_1|gnd                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                                                                                                                                                     ; N/A     ;
; auto_signaltap_1|gnd                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                                                                                                                                                     ; N/A     ;
; auto_signaltap_1|gnd                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                                                                                                                                                     ; N/A     ;
; auto_signaltap_1|gnd                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                                                                                                                                                     ; N/A     ;
; auto_signaltap_1|gnd                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~GND                                                                                                                                                                                                                                     ; N/A     ;
; auto_signaltap_1|vcc                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                                                                                                                                                     ; N/A     ;
; auto_signaltap_1|vcc                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                                                                                                                                                     ; N/A     ;
; auto_signaltap_1|vcc                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                                                                                                                                                     ; N/A     ;
; auto_signaltap_1|vcc                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                                                                                                                                                     ; N/A     ;
; auto_signaltap_1|vcc                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                                                                                                                                                     ; N/A     ;
; auto_signaltap_1|vcc                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                                                                                                                                                     ; N/A     ;
; auto_signaltap_1|vcc                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                                                                                                                                                     ; N/A     ;
; auto_signaltap_1|vcc                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                                                                                                                                                     ; N/A     ;
; auto_signaltap_1|vcc                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                                                                                                                                                     ; N/A     ;
; auto_signaltap_1|vcc                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                                                                                                                                                     ; N/A     ;
; auto_signaltap_1|vcc                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                                                                                                                                                     ; N/A     ;
; auto_signaltap_1|vcc                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                                                                                                                                                     ; N/A     ;
; auto_signaltap_1|vcc                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                                                                                                                                                     ; N/A     ;
; auto_signaltap_1|vcc                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                                                                                                                                                     ; N/A     ;
; auto_signaltap_1|vcc                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                                                                                                                                                     ; N/A     ;
; auto_signaltap_1|vcc                                                                    ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_1 ; post-synthesis    ; sld_signaltap:auto_signaltap_1|~VCC                                                                                                                                                                                                                                     ; N/A     ;
+-----------------------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+--------------------+---------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                  ; Partition                             ; Type          ; Location           ; Status                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+--------------------+---------------------------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- CLOCK_50                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Pad     ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;     -- CLOCK_50~input                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Buffer  ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y11_N77  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y11_N79 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y21_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y21_N5  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X68_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X68_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X24_Y81_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X24_Y81_N53 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X12_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X12_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X78_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X78_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y23_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y23_N39 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y13_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y13_N56 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X36_Y81_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X36_Y81_N53 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X26_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X26_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X68_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X68_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X22_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X22_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y21_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y21_N56 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_BA[0]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_BA[0]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Pad    ; IOPAD_X2_Y0_N57    ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_BA[0]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X2_Y0_N59   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_BA[1]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_BA[1]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Pad    ; IOPAD_X32_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_BA[1]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X32_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_CAS_N                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_CAS_N                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Pad    ; IOPAD_X38_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_CAS_N~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X38_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_CKE                                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_CKE                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Pad    ; IOPAD_X14_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_CKE~output                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Buffer ; IOOBUF_X14_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_CLK                                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_CLK                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Pad    ; IOPAD_X18_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_CLK~output                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Buffer ; IOOBUF_X18_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_CS_N                                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_CS_N                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; IOPAD_X16_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_CS_N~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; IOOBUF_X16_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[0]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X12_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[0]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X12_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[10]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Bidir Pad     ; IOPAD_X6_Y0_N34    ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[10]~output                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Buffer ; IOOBUF_X6_Y0_N36   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[11]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Bidir Pad     ; IOPAD_X26_Y81_N91  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[11]~output                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Buffer ; IOOBUF_X26_Y81_N93 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[12]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Bidir Pad     ; IOPAD_X60_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[12]~output                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Buffer ; IOOBUF_X60_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[13]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Bidir Pad     ; IOPAD_X20_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[13]~output                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Buffer ; IOOBUF_X20_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[14]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Bidir Pad     ; IOPAD_X64_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[14]~output                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Buffer ; IOOBUF_X64_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[15]                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Bidir Pad     ; IOPAD_X30_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[15]~output                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Buffer ; IOOBUF_X30_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[1]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X64_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[1]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X64_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[2]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X88_Y0_N18   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[2]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X88_Y0_N20  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[3]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X40_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[3]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X40_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[4]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X28_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[4]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X28_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[5]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X16_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[5]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X16_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[6]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X40_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[6]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X40_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[7]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X89_Y15_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[7]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X89_Y15_N5  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[8]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X60_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[8]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X60_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- DRAM_DQ[9]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X78_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_DQ[9]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X78_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_LDQM                                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_LDQM                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; IOPAD_X2_Y81_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_LDQM~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; IOOBUF_X2_Y81_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_RAS_N                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_RAS_N                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Pad    ; IOPAD_X12_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_RAS_N~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X12_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_UDQM                                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_UDQM                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; IOPAD_X86_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_UDQM~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; IOOBUF_X86_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; DRAM_WE_N                                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- DRAM_WE_N                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Pad    ; IOPAD_X58_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- DRAM_WE_N~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; IOOBUF_X58_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[0]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Pad     ; IOPAD_X8_Y0_N51    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[0]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; IOOBUF_X8_Y0_N53   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_0[10]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[10]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X12_Y81_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[10]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X12_Y81_N53 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_0[11]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[11]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X8_Y81_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[11]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X8_Y81_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_0[12]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[12]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X88_Y0_N52   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[12]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X88_Y0_N54  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_0[13]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[13]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X89_Y15_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[13]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X89_Y15_N39 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_0[14]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[14]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X78_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[14]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X78_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_0[15]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[15]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X60_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[15]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X60_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_0[16]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[16]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X40_Y81_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[16]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X40_Y81_N53 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_0[17]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[17]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X89_Y20_N43  ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[17]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X89_Y20_N45 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_0[18]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[18]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X22_Y81_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[18]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X22_Y81_N36 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_0[19]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[19]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X24_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[19]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X24_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[1]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Pad     ; IOPAD_X22_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[1]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; IOOBUF_X22_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_0[20]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[20]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X12_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[20]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X12_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_0[21]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[21]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X89_Y9_N37   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[21]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X89_Y9_N39  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_0[22]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[22]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X24_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[22]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X24_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_0[23]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[23]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X2_Y81_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[23]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X2_Y81_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_0[24]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[24]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X30_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[24]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X30_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_0[25]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[25]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X74_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[25]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X74_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_0[26]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[26]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X18_Y81_N57  ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[26]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X18_Y81_N59 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_0[27]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[27]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X40_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[27]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X40_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_0[28]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[28]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X36_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[28]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X36_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_0[29]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[29]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X64_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[29]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X64_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[2]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Pad     ; IOPAD_X36_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[2]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; IOOBUF_X36_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_0[30]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[30]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X66_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[30]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X66_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_0[31]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[31]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X22_Y81_N17  ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[31]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X22_Y81_N19 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_0[32]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[32]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X12_Y81_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[32]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X12_Y81_N36 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_0[33]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[33]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X58_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[33]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X58_Y0_N42  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_0[34]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[34]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X36_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[34]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X36_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_0[35]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[35]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X6_Y0_N17    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[35]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X6_Y0_N19   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[3]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Pad     ; IOPAD_X26_Y81_N40  ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[3]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; IOOBUF_X26_Y81_N42 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[4]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Pad     ; IOPAD_X62_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[4]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; IOOBUF_X62_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[5]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Pad     ; IOPAD_X88_Y0_N1    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[5]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; IOOBUF_X88_Y0_N3   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[6]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Pad     ; IOPAD_X6_Y81_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[6]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; IOOBUF_X6_Y81_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[7]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Pad     ; IOPAD_X12_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[7]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; IOOBUF_X12_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[8]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Pad     ; IOPAD_X89_Y20_N94  ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[8]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; IOOBUF_X89_Y20_N96 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_0[9]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Pad     ; IOPAD_X6_Y0_N51    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_0[9]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; IOOBUF_X6_Y0_N53   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_1[0]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[0]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Pad     ; IOPAD_X76_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[0]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; IOOBUF_X76_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_1[10]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[10]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X82_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[10]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X82_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_1[11]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[11]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X52_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[11]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X52_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_1[12]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[12]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X89_Y21_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[12]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X89_Y21_N22 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_1[13]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[13]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X40_Y81_N34  ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[13]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X40_Y81_N36 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_1[14]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[14]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X82_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[14]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X82_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_1[15]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[15]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X50_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[15]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X50_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_1[16]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[16]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X89_Y20_N77  ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[16]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X89_Y20_N79 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_1[17]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[17]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X89_Y23_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[17]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X89_Y23_N22 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_1[18]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[18]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X89_Y4_N77   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[18]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X89_Y4_N79  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_1[19]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[19]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X89_Y6_N20   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[19]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X89_Y6_N22  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_1[1]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[1]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Pad     ; IOPAD_X86_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[1]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; IOOBUF_X86_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_1[20]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[20]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X86_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[20]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X86_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_1[21]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[21]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X70_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[21]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X70_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_1[22]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[22]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X4_Y81_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[22]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X4_Y81_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_1[23]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[23]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X60_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[23]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X60_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_1[24]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[24]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X14_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[24]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X14_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_1[25]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[25]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X82_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[25]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X82_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_1[26]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[26]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X54_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[26]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X54_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_1[27]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[27]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X80_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[27]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X80_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_1[28]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[28]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X89_Y13_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[28]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X89_Y13_N5  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_1[29]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[29]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X70_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[29]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X70_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_1[2]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[2]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Pad     ; IOPAD_X14_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[2]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; IOOBUF_X14_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_1[30]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[30]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X72_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[30]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X72_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_1[31]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[31]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X26_Y81_N57  ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[31]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X26_Y81_N59 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_1[32]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[32]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X30_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[32]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X30_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_1[33]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[33]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X66_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[33]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X66_Y0_N93  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_1[34]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[34]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X89_Y4_N60   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[34]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X89_Y4_N62  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_1[35]                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[35]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Pad     ; IOPAD_X8_Y81_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[35]~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X8_Y81_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_1[3]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[3]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Pad     ; IOPAD_X80_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[3]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; IOOBUF_X80_Y0_N36  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_1[4]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[4]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Pad     ; IOPAD_X89_Y16_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[4]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; IOOBUF_X89_Y16_N39 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_1[5]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[5]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Pad     ; IOPAD_X84_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[5]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; IOOBUF_X84_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_1[6]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[6]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Pad     ; IOPAD_X30_Y81_N51  ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[6]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; IOOBUF_X30_Y81_N53 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_1[7]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[7]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Pad     ; IOPAD_X22_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[7]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; IOOBUF_X22_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_1[8]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[8]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Pad     ; IOPAD_X4_Y0_N34    ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[8]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; IOOBUF_X4_Y0_N36   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; GPIO_1[9]                                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- GPIO_1[9]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Bidir Pad     ; IOPAD_X10_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- GPIO_1[9]~output                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Buffer ; IOOBUF_X10_Y0_N76  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_CONV_USB_N                                                                                                                                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO09[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[0]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; IOPAD_X89_Y71_N77  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[0]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X89_Y71_N79 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[0]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[10]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; IOPAD_X89_Y78_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[10]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; IOOBUF_X89_Y78_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[10]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[11]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; IOPAD_X89_Y78_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[11]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; IOOBUF_X89_Y78_N56 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[11]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[12]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; IOPAD_X89_Y79_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[12]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; IOOBUF_X89_Y79_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[12]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[13]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; IOPAD_X89_Y79_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[13]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; IOOBUF_X89_Y79_N56 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[13]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[14]                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Pad    ; IOPAD_X89_Y80_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[14]~output                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Output Buffer ; IOOBUF_X89_Y80_N5  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[14]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[1]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; IOPAD_X89_Y71_N94  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[1]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X89_Y71_N96 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[1]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[2]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; IOPAD_X89_Y72_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[2]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X89_Y72_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[2]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[3]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; IOPAD_X89_Y72_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[3]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X89_Y72_N56 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[3]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[4]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; IOPAD_X89_Y72_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[4]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X89_Y72_N5  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[4]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[5]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; IOPAD_X89_Y72_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[5]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X89_Y72_N22 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[5]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[6]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; IOPAD_X89_Y73_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[6]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X89_Y73_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[6]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[7]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; IOPAD_X89_Y73_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[7]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X89_Y73_N56 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[7]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[8]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; IOPAD_X89_Y78_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[8]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X89_Y78_N5  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[8]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ADDR[9]                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; IOPAD_X89_Y78_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ADDR[9]~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X89_Y78_N22 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_a[9]                                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_BA[0]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X89_Y74_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_BA[0]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X89_Y74_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_BA[1]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X89_Y74_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_BA[1]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X89_Y74_N5  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_BA[2]                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X89_Y74_N20  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_BA[2]~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X89_Y74_N22 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ba[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_CAS_N                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X89_Y77_N77  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_CAS_N~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X89_Y77_N79 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cas_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_CKE                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y57_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_CKE~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y57_N56 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cke[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ck_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_CK_N                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obuf_ba_0                ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ck[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_CK_P                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|obufa_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_CS_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y79_N3   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_CS_N~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y79_N5  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_cs_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_DM[0]                                                                                                                                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_DM[1]                                                                                                                                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_DM[2]                                                                                                                                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dm[3]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_DM[3]                                                                                                                                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[1]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[2]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs_n[3]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_bar_0                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[1]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[2]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dqs[3]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|obuf_os_0                      ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[0]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[10]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[11]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[12]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[13]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[14]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[15]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[16]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[17]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[18]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[19]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[1]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[20]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[21]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[22]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[23]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[24]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[25]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[26]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[27]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[28]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[29]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[2]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[30]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[31]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[3]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[4]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[5]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[6]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[7]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[8]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_dq[9]                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].data_out            ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_ODT                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X89_Y65_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_ODT~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X89_Y65_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_odt[0]                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_RAS_N                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X89_Y77_N94  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_RAS_N~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X89_Y77_N96 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_ras_n[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_RESET_N                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; IOPAD_X89_Y51_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_RESET_N~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X89_Y51_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_reset_n[0]                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Pad     ; IOPAD_X89_Y80_N54  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_RZQ~input                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Input Buffer  ; IOIBUF_X89_Y80_N55 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|oct_rzqin[0]                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_DDR3_WE_N                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Pad    ; IOPAD_X89_Y80_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_DDR3_WE_N~output                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Buffer ; IOOBUF_X89_Y80_N39 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|mem_we_n[0]                                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_ENET_GTX_CLK                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Pad    ; IOPAD_X71_Y81_N1   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_GTX_CLK~output                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Buffer ; IOOBUF_X71_Y81_N3  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TX_CLK[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_ENET_INT_N                                                                                                                                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO35[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_ENET_MDC                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X69_Y81_N10  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_MDC~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X69_Y81_N12 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDC[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDIO[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_ENET_MDIO                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_MDIO[0]~output                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_ENET_RX_CLK                                                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Input Pad     ; IOPAD_X68_Y81_N4   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_RX_CLK~input                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Buffer  ; IOIBUF_X68_Y81_N5  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RX_CLK[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_ENET_RX_DATA[0]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Pad     ; IOPAD_X69_Y81_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_RX_DATA[0]~input                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Buffer  ; IOIBUF_X69_Y81_N8  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD0[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_ENET_RX_DATA[1]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Pad     ; IOPAD_X68_Y81_N10  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_RX_DATA[1]~input                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Buffer  ; IOIBUF_X68_Y81_N11 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD1[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_ENET_RX_DATA[2]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Pad     ; IOPAD_X66_Y81_N1   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_RX_DATA[2]~input                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Buffer  ; IOIBUF_X66_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD2[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_ENET_RX_DATA[3]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Pad     ; IOPAD_X66_Y81_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_RX_DATA[3]~input                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Buffer  ; IOIBUF_X66_Y81_N8  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RXD3[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_ENET_RX_DV                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Pad     ; IOPAD_X68_Y81_N1   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_RX_DV~input                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Buffer  ; IOIBUF_X68_Y81_N2  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_RX_CTL[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_ENET_TX_DATA[0]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; IOPAD_X71_Y81_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_TX_DATA[0]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; IOOBUF_X71_Y81_N9  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD0[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_ENET_TX_DATA[1]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; IOPAD_X71_Y81_N4   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_TX_DATA[1]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; IOOBUF_X71_Y81_N6  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD1[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_ENET_TX_DATA[2]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; IOPAD_X71_Y81_N10  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_TX_DATA[2]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; IOOBUF_X71_Y81_N12 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD2[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_ENET_TX_DATA[3]                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; IOPAD_X69_Y81_N1   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_TX_DATA[3]~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; IOOBUF_X69_Y81_N3  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TXD3[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_ENET_TX_EN                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X68_Y81_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_ENET_TX_EN~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X68_Y81_N9  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_emac1_inst_TX_CTL[0]                                                                                                                                                                                                                                    ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO0[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_FLASH_DATA[0]                                                                                                                                                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO0[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO1[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_FLASH_DATA[1]                                                                                                                                                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO1[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO2[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_FLASH_DATA[2]                                                                                                                                                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO2[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO3[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_FLASH_DATA[3]                                                                                                                                                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_IO3[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_FLASH_DCLK                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_FLASH_DCLK                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X60_Y81_N1   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_FLASH_DCLK~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X60_Y81_N3  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_FLASH_NCSO                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_FLASH_NCSO                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Pad    ; IOPAD_X63_Y81_N10  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_FLASH_NCSO~output                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Buffer ; IOOBUF_X63_Y81_N12 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_qspi_inst_SS0[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO61[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_GSENSOR_INT                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO61[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SCL[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_I2C1_SCLK                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SCL[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SDA[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_I2C1_SDAT                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c0_inst_SDA[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SCL[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_I2C2_SCLK                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SCL[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SDA[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_I2C2_SDAT                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_i2c1_inst_SDA[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO48[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_I2C_CONTROL                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO48[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_KEY_N                                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_KEY_N                                                                                                                                                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO54[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_LED                                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_LED                                                                                                                                                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO53[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO40[0]                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_LTC_GPIO                                                                                                                                                                                                                                                                                                                                                                   ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_gpio_inst_GPIO40[0]~output                                                                                                                                                                                                                              ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_SD_CLK                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_SD_CLK                                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Pad    ; IOPAD_X55_Y81_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_SD_CLK~output                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Buffer ; IOOBUF_X55_Y81_N9  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CMD[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_SD_CMD                                                                                                                                                                                                                                                                                                                                                                     ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_CMD[0]~output                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D0[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_SD_DATA[0]                                                                                                                                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D0[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D1[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_SD_DATA[1]                                                                                                                                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D1[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D2[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_SD_DATA[2]                                                                                                                                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D2[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D3[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_SD_DATA[3]                                                                                                                                                                                                                                                                                                                                                                 ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_sdio_inst_D3[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_SPIM_CLK                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Pad    ; IOPAD_X76_Y81_N10  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_SPIM_CLK~output                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Buffer ; IOOBUF_X76_Y81_N12 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_CLK[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_SPIM_MISO                                                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Input Pad     ; IOPAD_X74_Y81_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_SPIM_MISO~input                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Buffer  ; IOIBUF_X74_Y81_N8  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_MISO[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_MOSI[0]                                                                                                                                                                                                                                      ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;     -- HPS_SPIM_MOSI                                                                                                                                                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_MOSI[0]~output                                                                                                                                                                                                                               ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_SPIM_SS                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Bidir Pad     ; IOPAD_X74_Y81_N4   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_SPIM_SS~output                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Buffer ; IOOBUF_X74_Y81_N6  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_spim1_inst_SS0[0]                                                                                                                                                                                                                                       ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_UART_RX                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; IOPAD_X79_Y81_N7   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_UART_RX~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; IOIBUF_X79_Y81_N8  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_uart0_inst_RX[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_UART_TX                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Pad    ; IOPAD_X79_Y81_N4   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_UART_TX~output                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Buffer ; IOOBUF_X79_Y81_N6  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_uart0_inst_TX[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_USB_CLKOUT                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Pad     ; IOPAD_X52_Y81_N4   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_USB_CLKOUT~input                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Buffer  ; IOIBUF_X52_Y81_N5  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_CLK[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D0[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[0]                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D0[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D1[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[1]                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D1[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D2[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[2]                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D2[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D3[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[3]                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D3[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D4[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[4]                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D4[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D5[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[5]                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D5[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D6[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[6]                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D6[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Bidir Port    ; n/a                ;                                             ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D7[0]                                                                                                                                                                                                                                         ; soc_system_hps_0_hps_io_border:border ; Bidir Port    ; n/a                ;                                             ;
;     -- HPS_USB_DATA[7]                                                                                                                                                                                                                                                                                                                                                                ; soc_system_hps_0_hps_io_border:border ; Bidir Pad     ; Unplaced           ; Synthesized                                 ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_D7[0]~output                                                                                                                                                                                                                                  ; soc_system_hps_0_hps_io_border:border ; Output Buffer ; Unplaced           ; Preserved from Synthesis Netlist (WYSIWYG)  ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_USB_DIR                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; IOPAD_X49_Y81_N0   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_USB_DIR~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; IOIBUF_X49_Y81_N1  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_DIR[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- HPS_USB_NXT                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Pad     ; IOPAD_X49_Y81_N6   ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_USB_NXT~input                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Buffer  ; IOIBUF_X49_Y81_N7  ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_NXT[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Input Port    ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- HPS_USB_STP                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Output Pad    ; IOPAD_X52_Y81_N10  ; Preserved from Post-Fit or Imported Netlist ;
;     -- HPS_USB_STP~output                                                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Buffer ; IOOBUF_X52_Y81_N12 ; Preserved from Post-Fit or Imported Netlist ;
;     -- soc_system:soc_inst|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_io_usb1_inst_STP[0]                                                                                                                                                                                                                                        ; soc_system_hps_0_hps_io_border:border ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; KEY_N[0]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- KEY_N[0]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Pad     ; IOPAD_X28_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY_N[0]~input                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Buffer  ; IOIBUF_X28_Y0_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; KEY_N[1]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- KEY_N[1]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Pad     ; IOPAD_X89_Y4_N43   ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY_N[1]~input                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Buffer  ; IOIBUF_X89_Y4_N44  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; KEY_N[2]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- KEY_N[2]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Pad     ; IOPAD_X34_Y81_N91  ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY_N[2]~input                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Buffer  ; IOIBUF_X34_Y81_N92 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; KEY_N[3]                                                                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- KEY_N[3]                                                                                                                                                                                                                                                                                                                                                                       ; Top                                   ; Input Pad     ; IOPAD_X89_Y11_N43  ; Preserved from Post-Fit or Imported Netlist ;
;     -- KEY_N[3]~input                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Buffer  ; IOIBUF_X89_Y11_N44 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; LEDR[0]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[0]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; IOPAD_X68_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[0]~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; IOOBUF_X68_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; LEDR[1]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[1]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; IOPAD_X66_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[1]~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; IOOBUF_X66_Y0_N59  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; LEDR[2]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[2]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; IOPAD_X89_Y8_N20   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[2]~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; IOOBUF_X89_Y8_N22  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; LEDR[3]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[3]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; IOPAD_X72_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[3]~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; IOOBUF_X72_Y0_N53  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; LEDR[4]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[4]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; IOPAD_X89_Y8_N3    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[4]~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; IOOBUF_X89_Y8_N5   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; LEDR[5]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[5]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; IOPAD_X80_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[5]~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; IOOBUF_X80_Y0_N2   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; LEDR[6]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[6]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; IOPAD_X89_Y9_N3    ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[6]~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; IOOBUF_X89_Y9_N5   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; LEDR[7]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[7]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; IOPAD_X76_Y0_N17   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[7]~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; IOOBUF_X76_Y0_N19  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; LEDR[8]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[8]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; IOPAD_X89_Y6_N54   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[8]~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; IOOBUF_X89_Y6_N56  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; LEDR[9]                                                                                                                                                                                                                                                                                                                                                                               ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- LEDR[9]                                                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Pad    ; IOPAD_X88_Y0_N35   ; Preserved from Post-Fit or Imported Netlist ;
;     -- LEDR[9]~output                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Output Buffer ; IOOBUF_X88_Y0_N37  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- SW[0]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Pad     ; IOPAD_X32_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[0]~input                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Buffer  ; IOIBUF_X32_Y0_N52  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; SW[1]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- SW[1]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Pad     ; IOPAD_X32_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[1]~input                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Buffer  ; IOIBUF_X32_Y0_N35  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; SW[2]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- SW[2]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Pad     ; IOPAD_X38_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[2]~input                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Buffer  ; IOIBUF_X38_Y0_N52  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; SW[3]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- SW[3]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Pad     ; IOPAD_X38_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[3]~input                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Buffer  ; IOIBUF_X38_Y0_N35  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; SW[4]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- SW[4]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Pad     ; IOPAD_X34_Y0_N74   ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[4]~input                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Buffer  ; IOIBUF_X34_Y0_N75  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; SW[5]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- SW[5]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Pad     ; IOPAD_X34_Y0_N91   ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[5]~input                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Buffer  ; IOIBUF_X34_Y0_N92  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; SW[6]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- SW[6]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Pad     ; IOPAD_X34_Y0_N57   ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[6]~input                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Buffer  ; IOIBUF_X34_Y0_N58  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; SW[7]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- SW[7]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Pad     ; IOPAD_X36_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[7]~input                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Buffer  ; IOIBUF_X36_Y0_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; SW[8]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- SW[8]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Pad     ; IOPAD_X89_Y25_N37  ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[8]~input                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Buffer  ; IOIBUF_X89_Y25_N38 ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; SW[9]                                                                                                                                                                                                                                                                                                                                                                                 ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- SW[9]                                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Input Pad     ; IOPAD_X34_Y0_N40   ; Preserved from Post-Fit or Imported Netlist ;
;     -- SW[9]~input                                                                                                                                                                                                                                                                                                                                                                    ; Top                                   ; Input Buffer  ; IOIBUF_X34_Y0_N41  ; Preserved from Post-Fit or Imported Netlist ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tck~input                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdi~input                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;     -- altera_reserved_tdo                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdo~output                                                                                                                                                                                                                                                                                                                                                     ; Top                                   ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tms~input                                                                                                                                                                                                                                                                                                                                                      ; Top                                   ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_clk                                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_fifo_conv_tx_video_avalon_data_0_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_fifo_conv_tx_video_avalon_data_1_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_fifo_conv_tx_video_avalon_data_2_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_fifo_conv_tx_video_avalon_data_3_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_fifo_conv_tx_video_avalon_data_4_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_fifo_conv_tx_video_avalon_data_5_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_fifo_conv_tx_video_avalon_data_6_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_fifo_conv_tx_video_avalon_data_7_                                                                                                                                                                                                                                                                                                                            ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_fifo_conv_tx_video_avalon_empty                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_fifo_conv_tx_video_avalon_rdreq                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_fifo_conv_tx_video_classic_full                                                                                                                                                                                                                                                                                                                              ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_fifo_conv_tx_video_classic_wrreq                                                                                                                                                                                                                                                                                                                             ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_fifo_rx_video_rdclk                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_fifo_rx_video_rdempty                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_fifo_rx_video_rdreq                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_fifo_rx_video_wrclk                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_fifo_rx_video_wrfull                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_fifo_rx_video_wrreq                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_fifo_tx_video_rdclk                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_fifo_tx_video_rdempty                                                                                                                                                                                                                                                                                                                                        ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_fifo_tx_video_rdreq                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_fifo_tx_video_wrclk                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_fifo_tx_video_wrfull                                                                                                                                                                                                                                                                                                                                         ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_fifo_tx_video_wrreq                                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_framing_inst_modulation_data_in_0_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_framing_inst_modulation_data_in_1_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_framing_inst_modulation_data_in_2_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_framing_inst_modulation_data_in_3_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_framing_inst_modulation_data_in_4_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_framing_inst_modulation_data_in_5_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_framing_inst_modulation_data_in_6_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_framing_inst_modulation_data_in_7_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_framing_inst_modulation_data_out_0_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_framing_inst_modulation_data_out_1_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_framing_inst_modulation_data_out_2_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_framing_inst_modulation_data_out_3_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_framing_inst_modulation_data_out_4_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_framing_inst_modulation_data_out_5_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_framing_inst_modulation_data_out_6_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_framing_inst_modulation_data_out_7_                                                                                                                                                                                                                                                                                                                          ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_framing_inst_rx_video_data_0_                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_framing_inst_rx_video_data_1_                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_framing_inst_rx_video_data_2_                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_framing_inst_rx_video_data_3_                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_framing_inst_rx_video_data_4_                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_framing_inst_rx_video_data_5_                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_framing_inst_rx_video_data_6_                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_framing_inst_rx_video_data_7_                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_framing_inst_rx_video_full                                                                                                                                                                                                                                                                                                                                   ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_framing_inst_rx_video_wrreq                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_framing_inst_tx_video_data_0_                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_framing_inst_tx_video_data_1_                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_framing_inst_tx_video_data_2_                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_framing_inst_tx_video_data_3_                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_framing_inst_tx_video_data_4_                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_framing_inst_tx_video_data_5_                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_framing_inst_tx_video_data_6_                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_framing_inst_tx_video_data_7_                                                                                                                                                                                                                                                                                                                                ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_framing_inst_tx_video_empty                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_framing_inst_tx_video_rdreq                                                                                                                                                                                                                                                                                                                                  ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_modulation_inst_framing_rx_data_0_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_modulation_inst_framing_rx_data_1_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_modulation_inst_framing_rx_data_2_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_modulation_inst_framing_rx_data_3_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_modulation_inst_framing_rx_data_4_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_modulation_inst_framing_rx_data_5_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_modulation_inst_framing_rx_data_6_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_modulation_inst_framing_rx_data_7_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_modulation_inst_framing_tx_data_0_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_modulation_inst_framing_tx_data_1_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_modulation_inst_framing_tx_data_2_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_modulation_inst_framing_tx_data_3_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_modulation_inst_framing_tx_data_4_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_modulation_inst_framing_tx_data_5_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_modulation_inst_framing_tx_data_6_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
; pre_syn.bp.fpga_top_inst_modulation_inst_framing_tx_data_7_                                                                                                                                                                                                                                                                                                                           ; Top                                   ; Output Port   ; n/a                ;                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                       ;                                       ;               ;                    ;                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------------+--------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Resource Usage Summary                                                                                          ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                             ;
+---------------------------------------------+-----------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2944                                                                              ;
;                                             ;                                                                                   ;
; Combinational ALUT usage for logic          ; 3514                                                                              ;
;     -- 7 input functions                    ; 47                                                                                ;
;     -- 6 input functions                    ; 622                                                                               ;
;     -- 5 input functions                    ; 676                                                                               ;
;     -- 4 input functions                    ; 822                                                                               ;
;     -- <=3 input functions                  ; 1347                                                                              ;
;                                             ;                                                                                   ;
; Dedicated logic registers                   ; 3691                                                                              ;
;                                             ;                                                                                   ;
; I/O pins                                    ; 263                                                                               ;
; I/O registers                               ; 186                                                                               ;
; Total MLAB memory bits                      ; 0                                                                                 ;
; Total block memory bits                     ; 42880                                                                             ;
;                                             ;                                                                                   ;
; Total DSP Blocks                            ; 0                                                                                 ;
;                                             ;                                                                                   ;
; Total PLLs                                  ; 2                                                                                 ;
;     -- PLLs                                 ; 2                                                                                 ;
;                                             ;                                                                                   ;
; Total DLLs                                  ; 1                                                                                 ;
; Maximum fan-out node                        ; soc_system:soc_inst|soc_system_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 2246                                                                              ;
; Total fan-out                               ; 30759                                                                             ;
; Average fan-out                             ; 3.38                                                                              ;
+---------------------------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; fpga_top:fpga_top_inst|fifo8_8:fifo_rx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|altsyncram_afa1:fifo_ram|ALTSYNCRAM                                                                                                                                                 ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64    ; None ;
; fpga_top:fpga_top_inst|fifo8_8:fifo_tx_video|dcfifo:dcfifo_component|dcfifo_5el1:auto_generated|altsyncram_afa1:fifo_ram|ALTSYNCRAM                                                                                                                                                 ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64    ; None ;
; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0c84:auto_generated|ALTSYNCRAM                                                                               ; AUTO ; Simple Dual Port ; 128          ; 76           ; 128          ; 76           ; 9728  ; None ;
; soc_system:soc_inst|soc_system_fifo_control_rx:fifo_control_rx|soc_system_fifo_control_rx_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_control_rx_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_5182:auto_generated|altsyncram_o5d1:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256   ; None ;
; soc_system:soc_inst|soc_system_fifo_rx_video:fifo_rx_video|soc_system_fifo_rx_video_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_rx_video_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_v582:auto_generated|altsyncram_s5d1:fifo_ram|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
; soc_system:soc_inst|soc_system_fifo_rx_video:fifo_tx_video|soc_system_fifo_rx_video_dcfifo_with_controls:the_dcfifo_with_controls|soc_system_fifo_rx_video_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_v582:auto_generated|altsyncram_s5d1:fifo_ram|ALTSYNCRAM         ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition
    Info: Processing started: Tue Jun 16 09:55:23 2020
Info: Command: quartus_cdb --read_settings_files=on --write_settings_files=off DE1-SOC-342x9 -c 1_1_0 --merge=on --recompile=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "soc_system_hps_0_hps_io_border:border" File: C:/VHDL/342x9/RefDesign20200615/quartus/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v Line: 155
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_hub:auto_hub"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_signaltap:auto_signaltap_1"
Info (35024): Successfully connected in-system debug instance "auto_signaltap_1" to all 161 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 4 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 16 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY_N[1]" File: C:/VHDL/342x9/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd Line: 56
    Warning (15610): No output dependent on input pin "KEY_N[2]" File: C:/VHDL/342x9/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd Line: 56
    Warning (15610): No output dependent on input pin "KEY_N[3]" File: C:/VHDL/342x9/RefDesign20200615/hdl/DE1_SoC_ReferenceTop.vhd Line: 56
Info (21057): Implemented 7211 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 30 input pins
    Info (21059): Implemented 79 output pins
    Info (21060): Implemented 158 bidirectional pins
    Info (21061): Implemented 6213 logic cells
    Info (21064): Implemented 83 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21066): Implemented 1 delay-locked loops
Warning (20013): Ignored 1 assignments for entity "altsyncram_rb84" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_rb84 -tag quartusii was ignored
Info: Quartus Prime Partition Merge was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 5180 megabytes
    Info: Processing ended: Tue Jun 16 09:55:41 2020
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:17


