6:12:45 PM
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MMU_syn.prj" -log "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt/MMU.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt/MMU.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-HAH3BBV

# Thu Jan 09 18:12:48 2025

#Implementation: MMU_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU.vhdl":17:7:17:9|Top entity is set to MMU.
VHDL syntax check successful!
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU.vhdl":17:7:17:9|Synthesizing work.mmu.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RA.vhdl":17:7:17:12|Synthesizing work.mmu_ra.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\RA_MUX.vhdl":16:7:16:12|Synthesizing work.ra_mux.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DRAM_HOLD_TIME\VENDOR\LATTICE_iCE40\DRAM_HOLD_TIME.vhdl":21:7:21:20|Synthesizing work.dram_hold_time.rtl.
@W: CD280 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DRAM_HOLD_TIME\VENDOR\LATTICE_iCE40\DRAM_HOLD_TIME.vhdl":35:14:35:21|Unbound component SB_HFOSC mapped to black box
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DRAM_HOLD_TIME\VENDOR\LATTICE_iCE40\DRAM_HOLD_TIME.vhdl":35:14:35:21|Synthesizing work.sb_hfosc.syn_black_box.
Post processing for work.sb_hfosc.syn_black_box
Post processing for work.dram_hold_time.rtl
Post processing for work.ra_mux.rtl
@W: CL113 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\RA_MUX.vhdl":63:8:63:9|Feedback mux created for signal RA_ENABLE_N. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
Post processing for work.mmu_ra.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_KBD.vhdl":17:7:17:13|Synthesizing work.mmu_kbd.rtl.
Post processing for work.mmu_kbd.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_EN80.vhdl":17:7:17:14|Synthesizing work.mmu_en80.rtl.
Post processing for work.mmu_en80.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MD7.vhdl":16:7:16:13|Synthesizing work.mmu_md7.rtl.
Post processing for work.mmu_md7.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ROMEN.vhdl":17:7:17:15|Synthesizing work.mmu_romen.rtl.
Post processing for work.mmu_romen.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RW245.vhdl":17:7:17:15|Synthesizing work.mmu_rw245.rtl.
Post processing for work.mmu_rw245.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CXXXOUT.vhdl":17:7:17:17|Synthesizing work.mmu_cxxxout.rtl.
Post processing for work.mmu_cxxxout.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_INTERNALS.vhdl":17:7:17:19|Synthesizing work.mmu_internals.rtl.
Post processing for work.mmu_internals.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_INTERNALS.vhdl":51:8:51:9|Latch generated from process for signal INTC8EN_INT; possible missing assignment in an if or case statement.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CASEN.vhdl":18:7:18:15|Synthesizing work.mmu_casen.rtl.
Post processing for work.mmu_casen.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SELMB.vhdl":17:7:17:15|Synthesizing work.mmu_selmb.rtl.
Post processing for work.mmu_selmb.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl":17:7:17:22|Synthesizing work.common_internals.rtl.
Post processing for work.common_internals.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl":53:8:53:9|Latch generated from process for signal P_PHI_1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl":53:8:53:9|Latch generated from process for signal P_PHI_0; possible missing assignment in an if or case statement.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":16:7:16:24|Synthesizing work.soft_switches_c05x.rtl.
Post processing for work.soft_switches_c05x.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal PG2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal HIRES; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN0; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN3; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal MIX; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal ITEXT; possible missing assignment in an if or case statement.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C00X.vhdl":18:7:18:24|Synthesizing work.soft_switches_c00x.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":17:7:17:16|Synthesizing work.latch_9334.rtl.
Post processing for work.latch_9334.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q6; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q5; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q4; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q3; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q0; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q7; possible missing assignment in an if or case statement.
Post processing for work.soft_switches_c00x.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SOFT_SWITCHES_C08X.vhdl":17:7:17:28|Synthesizing work.mmu_soft_switches_c08x.rtl.
Post processing for work.mmu_soft_switches_c08x.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":16:7:16:17|Synthesizing work.dev_decoder.rtl.
@W: CD280 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":32:14:32:18|Unbound component LS138 mapped to black box
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":32:14:32:18|Synthesizing work.ls138.syn_black_box.
Post processing for work.ls138.syn_black_box
Post processing for work.dev_decoder.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MPON.vhdl":17:7:17:14|Synthesizing work.mmu_mpon.rtl.
Post processing for work.mmu_mpon.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ADDR_DECODER.vhdl":16:7:16:22|Synthesizing work.mmu_addr_decoder.rtl.
Post processing for work.mmu_addr_decoder.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\MMU_HOLD_TIME\VENDOR\LATTICE_iCE40\MMU_HOLD_TIME.vhdl":21:7:21:19|Synthesizing work.mmu_hold_time.rtl.
Post processing for work.mmu_hold_time.rtl
Post processing for work.mmu.rtl
@W: CL246 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":18:8:18:8|Input port bits 15 to 8 of a(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":18:8:18:8|Input port bits 3 to 0 of a(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CASEN.vhdl":27:8:27:12|Input PHI_0 is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 09 18:12:49 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 09 18:12:49 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 09 18:12:49 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 09 18:12:50 2025

###########################################################]
Pre-mapping Report

# Thu Jan 09 18:12:50 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\dev\Apple_IIe_MMU_3V3\firmware\MMU\MMU_Implmnt\MMU_scck.rpt 
Printing clock  summary report in "C:\dev\Apple_IIe_MMU_3V3\firmware\MMU\MMU_Implmnt\MMU_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance ITEXT (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance MIX (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN0 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN1 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN2 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN3 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\common_internals.vhdl":53:8:53:9|Removing sequential instance P_PHI_0 (in view: work.COMMON_INTERNALS(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\common_internals.vhdl":53:8:53:9|Removing sequential instance P_PHI_1 (in view: work.COMMON_INTERNALS(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\ttl\latch_9334.vhdl":33:8:33:9|Removing sequential instance Q6 (in view: work.LATCH_9334(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\ttl\latch_9334.vhdl":33:8:33:9|Removing sequential instance Q7 (in view: work.LATCH_9334(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist MMU

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                       Requested     Requested     Clock                                                      Clock                     Clock
Clock                                       Frequency     Period        Type                                                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------------------------
DEV_DECODER|DEV0_N_inferred_clock           487.3 MHz     2.052         inferred                                                   Autoconstr_clkgroup_1     7    
DRAM_HOLD_TIME|DELAY_CLK_inferred_clock     48.0 MHz      20.830        inferred                                                   Autoconstr_clkgroup_0     7    
DRAM_HOLD_TIME|D_Q3_derived_clock           48.0 MHz      20.830        derived (from DRAM_HOLD_TIME|DELAY_CLK_inferred_clock)     Autoconstr_clkgroup_0     1    
MMU_HOLD_TIME|DELAY_CLK_inferred_clock      48.0 MHz      20.830        inferred                                                   Autoconstr_clkgroup_3     3    
MMU|PHI_0                                   292.8 MHz     3.415         inferred                                                   Autoconstr_clkgroup_2     15   
==================================================================================================================================================================

@W: MT529 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\dram_hold_time\vendor\lattice_ice40\dram_hold_time.vhdl":68:8:68:9|Found inferred clock DRAM_HOLD_TIME|DELAY_CLK_inferred_clock which controls 7 sequential elements including U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_Q3. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_soft_switches_c08x.vhdl":58:8:58:9|Found inferred clock DEV_DECODER|DEV0_N_inferred_clock which controls 7 sequential elements including U_MMU_SOFT_SWITCHES_C08X.WRPROT. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\mmu_hold_time\vendor\lattice_ice40\mmu_hold_time.vhdl":54:8:54:9|Found inferred clock MMU|PHI_0 which controls 15 sequential elements including U_MMU_HOLD_TIME.SHIFT_REGISTER[1:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\mmu_hold_time\vendor\lattice_ice40\mmu_hold_time.vhdl":54:8:54:9|Found inferred clock MMU_HOLD_TIME|DELAY_CLK_inferred_clock which controls 3 sequential elements including U_MMU_HOLD_TIME.D_PHI_0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\dev\Apple_IIe_MMU_3V3\firmware\MMU\MMU_Implmnt\MMU.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 09 18:12:50 2025

###########################################################]
Map & Optimize Report

# Thu Jan 09 18:12:51 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\dram_hold_time\vendor\lattice_ice40\dram_hold_time.vhdl":68:8:68:9|User-specified initial value defined for instance U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[1:0] is being ignored. 
@W: FX1039 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\dram_hold_time\vendor\lattice_ice40\dram_hold_time.vhdl":59:8:59:9|User-specified initial value defined for instance U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[2:0] is being ignored. 
@W: FX1039 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\mmu_hold_time\vendor\lattice_ice40\mmu_hold_time.vhdl":54:8:54:9|User-specified initial value defined for instance U_MMU_HOLD_TIME.SHIFT_REGISTER[1:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)

@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_mpon.vhdl":62:8:62:9|Removing sequential instance U_MMU_MPON.DELTA_01XX_N (in view: work.MMU(rtl)) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_mpon.vhdl":51:8:51:9|Removing sequential instance U_MMU_MPON.M5_7 (in view: work.MMU(rtl)) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_mpon.vhdl":43:8:43:9|Removing sequential instance U_MMU_MPON.M5_2 (in view: work.MMU(rtl)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.58ns		  89 /        21



@N: FX1017 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu.vhdl":20:8:20:12|SB_GB inserted on the net PHI_0_c.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net INTC300_N
1) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch (in view: work.MMU(rtl)), output net INTC300_N (in view: work.MMU(rtl))
    net        INTC300_N
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/O
    net        INTC300_N
@W: BN137 :|Found combinational loop during mapping at net FLG1
2) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch (in view: work.MMU(rtl)), output net FLG1 (in view: work.MMU(rtl))
    net        FLG1
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/O
    net        FLG1
@W: BN137 :|Found combinational loop during mapping at net FLG2
3) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch (in view: work.MMU(rtl)), output net FLG2 (in view: work.MMU(rtl))
    net        FLG2
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/O
    net        FLG2
@W: BN137 :|Found combinational loop during mapping at net ALTSTKZP
4) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch (in view: work.MMU(rtl)), output net ALTSTKZP (in view: work.MMU(rtl))
    net        ALTSTKZP
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/O
    net        ALTSTKZP
@W: BN137 :|Found combinational loop during mapping at net EN80VID
5) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch (in view: work.MMU(rtl)), output net EN80VID (in view: work.MMU(rtl))
    net        EN80VID
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/O
    net        EN80VID
@W: BN137 :|Found combinational loop during mapping at net HIRES
6) instance U_SOFT_SWITCHES_C05X.HIRES_latch (in view: work.MMU(rtl)), output net HIRES (in view: work.MMU(rtl))
    net        HIRES
    input  pin U_SOFT_SWITCHES_C05X.HIRES_latch/I1
    instance   U_SOFT_SWITCHES_C05X.HIRES_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.HIRES_latch/O
    net        HIRES
@W: BN137 :|Found combinational loop during mapping at net PG2
7) instance U_SOFT_SWITCHES_C05X.PG2_latch (in view: work.MMU(rtl)), output net PG2 (in view: work.MMU(rtl))
    net        PG2
    input  pin U_SOFT_SWITCHES_C05X.PG2_latch/I1
    instance   U_SOFT_SWITCHES_C05X.PG2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.PG2_latch/O
    net        PG2
@W: BN137 :|Found combinational loop during mapping at net UMMU_INTERNALS.INTC8EN_INT
8) instance UMMU_INTERNALS.INTC8EN_INT_latch (in view: work.MMU(rtl)), output net UMMU_INTERNALS.INTC8EN_INT (in view: work.MMU(rtl))
    net        UMMU_INTERNALS.INTC8EN_INT
    input  pin UMMU_INTERNALS.INTC8EN_INT_latch/I1
    instance   UMMU_INTERNALS.INTC8EN_INT_latch (cell SB_LUT4)
    output pin UMMU_INTERNALS.INTC8EN_INT_latch/O
    net        UMMU_INTERNALS.INTC8EN_INT
@W: BN137 :|Found combinational loop during mapping at net PENIO_N
9) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch (in view: work.MMU(rtl)), output net PENIO_N (in view: work.MMU(rtl))
    net        PENIO_N
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/O
    net        PENIO_N
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

@N: MT611 :|Automatically generated clock DRAM_HOLD_TIME|D_Q3_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 3 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 18 clock pin(s) of sequential element(s)
0 instances converted, 18 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks ==================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------
@K:CKID0004       PHI_0_ibuf          SB_IO                  3          U_MMU_MPON.DELTA_01XX_N_ret
===================================================================================================
============================================================================================================================== Gated/Generated Clocks ==============================================================================================================================
Clock Tree ID     Driving Element                                     Drive Element Type     Fanout     Sample Instance                               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.U_SB_HFOSC     SB_HFOSC               8          U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_Q3     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       U_DEV_DECODER.MMU_1_P3                              LS138                  7          U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC          No gated clock conversion method for cell cell:sb_ice.SB_DFFNR                                                                
@K:CKID0003       U_MMU_HOLD_TIME.U_SB_HFOSC                          SB_HFOSC               3          U_MMU_HOLD_TIME.D_PHI_0                       Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 138MB)

Writing Analyst data base C:\dev\Apple_IIe_MMU_3V3\firmware\MMU\MMU_Implmnt\synwork\MMU_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\dev\Apple_IIe_MMU_3V3\firmware\MMU\MMU_Implmnt\MMU.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.INTC300_N
1) instance Q5_latch (in view: work.LATCH_9334(netlist)), output net INTC300_N (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_19
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/O
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.INTC300_N
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.ALTSTKZP
2) instance Q4_latch (in view: work.LATCH_9334(netlist)), output net ALTSTKZP (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_22
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/O
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.ALTSTKZP
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.PENIO_N
3) instance Q3_latch (in view: work.LATCH_9334(netlist)), output net PENIO_N (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_27
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/O
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.PENIO_N
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.FLG2
4) instance Q2_latch (in view: work.LATCH_9334(netlist)), output net FLG2 (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_21
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/O
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.FLG2
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.FLG1
5) instance Q1_latch (in view: work.LATCH_9334(netlist)), output net FLG1 (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_20
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/O
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.FLG1
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.EN80VID
6) instance Q0_latch (in view: work.LATCH_9334(netlist)), output net EN80VID (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_23
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/O
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.EN80VID
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C05X.HIRES
7) instance HIRES_latch (in view: work.SOFT_SWITCHES_C05X(netlist)), output net HIRES (in view: work.SOFT_SWITCHES_C05X(netlist))
    net        U_SOFT_SWITCHES_C05X.G_24
    input  pin U_SOFT_SWITCHES_C05X.HIRES_latch/I1
    instance   U_SOFT_SWITCHES_C05X.HIRES_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.HIRES_latch/O
    net        U_SOFT_SWITCHES_C05X.HIRES
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C05X.PG2
8) instance PG2_latch (in view: work.SOFT_SWITCHES_C05X(netlist)), output net PG2 (in view: work.SOFT_SWITCHES_C05X(netlist))
    net        U_SOFT_SWITCHES_C05X.G_25
    input  pin U_SOFT_SWITCHES_C05X.PG2_latch/I1
    instance   U_SOFT_SWITCHES_C05X.PG2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.PG2_latch/O
    net        U_SOFT_SWITCHES_C05X.PG2
@W: BN137 :|Found combinational loop during mapping at net UMMU_INTERNALS.INTC8EN_INT
9) instance INTC8EN_INT_latch (in view: work.MMU_INTERNALS(netlist)), output net INTC8EN_INT (in view: work.MMU_INTERNALS(netlist))
    net        UMMU_INTERNALS.G_26
    input  pin UMMU_INTERNALS.INTC8EN_INT_latch/I1
    instance   UMMU_INTERNALS.INTC8EN_INT_latch (cell SB_LUT4)
    output pin UMMU_INTERNALS.INTC8EN_INT_latch/O
    net        UMMU_INTERNALS.INTC8EN_INT
End of loops
@W: MT246 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\dev_decoder.vhdl":41:4:41:11|Blackbox LS138 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock MMU|PHI_0 with period 3.92ns. Please declare a user-defined clock on object "p:PHI_0"
@W: MT420 |Found inferred clock DRAM_HOLD_TIME|DELAY_CLK_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.DELAY_CLK"
@W: MT420 |Found inferred clock DEV_DECODER|DEV0_N_inferred_clock with period 3.95ns. Please declare a user-defined clock on object "n:U_DEV_DECODER.DEV0_N"
@W: MT420 |Found inferred clock MMU_HOLD_TIME|DELAY_CLK_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:U_MMU_HOLD_TIME.DELAY_CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Jan 09 18:12:51 2025
#


Top view:               MMU
Requested Frequency:    48.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.697

                                            Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                              Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------------------------------
DEV_DECODER|DEV0_N_inferred_clock           253.2 MHz     215.2 MHz     3.949         4.646         -0.697     inferred     Autoconstr_clkgroup_1
DRAM_HOLD_TIME|DELAY_CLK_inferred_clock     48.0 MHz      215.2 MHz     20.830        4.646         16.184     inferred     Autoconstr_clkgroup_0
MMU_HOLD_TIME|DELAY_CLK_inferred_clock      48.0 MHz      284.2 MHz     20.830        3.519         17.311     inferred     Autoconstr_clkgroup_3
MMU|PHI_0                                   254.9 MHz     216.7 MHz     3.923         4.615         -0.692     inferred     Autoconstr_clkgroup_2
System                                      1.0 MHz       NA            1000.000      NA            NA         system       system_clkgroup      
=================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                            |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DRAM_HOLD_TIME|DELAY_CLK_inferred_clock  DRAM_HOLD_TIME|DELAY_CLK_inferred_clock  |  20.830      16.184  |  No paths    -       |  No paths    -      |  No paths    -    
DEV_DECODER|DEV0_N_inferred_clock        DEV_DECODER|DEV0_N_inferred_clock        |  No paths    -       |  3.949       -0.697  |  No paths    -      |  No paths    -    
MMU|PHI_0                                MMU|PHI_0                                |  3.923       -0.692  |  No paths    -       |  No paths    -      |  No paths    -    
MMU_HOLD_TIME|DELAY_CLK_inferred_clock   MMU_HOLD_TIME|DELAY_CLK_inferred_clock   |  20.830      17.311  |  No paths    -       |  No paths    -      |  No paths    -    
==========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: DEV_DECODER|DEV0_N_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                                   Arrival           
Instance                                 Reference                             Type         Pin     Net             Time        Slack 
                                         Clock                                                                                        
--------------------------------------------------------------------------------------------------------------------------------------
U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC     DEV_DECODER|DEV0_N_inferred_clock     SB_DFFNR     Q       OUT_FST_ACC     0.796       -0.697
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN        DEV_DECODER|DEV0_N_inferred_clock     SB_DFFNS     Q       OUT_WREN        0.796       -0.666
======================================================================================================================================


Ending Points with Worst Slack
******************************

                                      Starting                                                                  Required           
Instance                              Reference                             Type         Pin     Net            Time         Slack 
                                      Clock                                                                                        
-----------------------------------------------------------------------------------------------------------------------------------
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN     DEV_DECODER|DEV0_N_inferred_clock     SB_DFFNS     D       N_132_i        3.794        -0.697
U_MMU_SOFT_SWITCHES_C08X.WRPROT       DEV_DECODER|DEV0_N_inferred_clock     SB_DFFNR     D       WRPROT_RNO     3.794        -0.697
===================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.949
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.794

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.697

    Number of logic level(s):                1
    Starting point:                          U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC / Q
    Ending point:                            U_MMU_SOFT_SWITCHES_C08X.OUT_WREN / D
    The start point is clocked by            DEV_DECODER|DEV0_N_inferred_clock [falling] on pin C
    The end   point is clocked by            DEV_DECODER|DEV0_N_inferred_clock [falling] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC      SB_DFFNR     Q        Out     0.796     0.796       -         
OUT_FST_ACC                               Net          -        -       1.599     -           2         
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN_RNO     SB_LUT4      I1       In      -         2.395       -         
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN_RNO     SB_LUT4      O        Out     0.589     2.984       -         
N_132_i                                   Net          -        -       1.507     -           1         
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN         SB_DFFNS     D        In      -         4.491       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.949
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.794

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.666

    Number of logic level(s):                1
    Starting point:                          U_MMU_SOFT_SWITCHES_C08X.OUT_WREN / Q
    Ending point:                            U_MMU_SOFT_SWITCHES_C08X.OUT_WREN / D
    The start point is clocked by            DEV_DECODER|DEV0_N_inferred_clock [falling] on pin C
    The end   point is clocked by            DEV_DECODER|DEV0_N_inferred_clock [falling] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN         SB_DFFNS     Q        Out     0.796     0.796       -         
OUT_WREN                                  Net          -        -       1.599     -           2         
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN_RNO     SB_LUT4      I2       In      -         2.395       -         
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN_RNO     SB_LUT4      O        Out     0.558     2.953       -         
N_132_i                                   Net          -        -       1.507     -           1         
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN         SB_DFFNS     D        In      -         4.460       -         
========================================================================================================
Total path delay (propagation time + setup) of 4.615 is 1.509(32.7%) logic and 3.106(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      3.949
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.794

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.666

    Number of logic level(s):                1
    Starting point:                          U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC / Q
    Ending point:                            U_MMU_SOFT_SWITCHES_C08X.WRPROT / D
    The start point is clocked by            DEV_DECODER|DEV0_N_inferred_clock [falling] on pin C
    The end   point is clocked by            DEV_DECODER|DEV0_N_inferred_clock [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC     SB_DFFNR     Q        Out     0.796     0.796       -         
OUT_FST_ACC                              Net          -        -       1.599     -           2         
U_MMU_SOFT_SWITCHES_C08X.WRPROT_RNO      SB_LUT4      I1       In      -         2.395       -         
U_MMU_SOFT_SWITCHES_C08X.WRPROT_RNO      SB_LUT4      O        Out     0.558     2.953       -         
WRPROT_RNO                               Net          -        -       1.507     -           1         
U_MMU_SOFT_SWITCHES_C08X.WRPROT          SB_DFFNR     D        In      -         4.460       -         
=======================================================================================================
Total path delay (propagation time + setup) of 4.615 is 1.509(32.7%) logic and 3.106(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.949
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.794

    - Propagation time:                      4.419
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.625

    Number of logic level(s):                1
    Starting point:                          U_MMU_SOFT_SWITCHES_C08X.OUT_WREN / Q
    Ending point:                            U_MMU_SOFT_SWITCHES_C08X.WRPROT / D
    The start point is clocked by            DEV_DECODER|DEV0_N_inferred_clock [falling] on pin C
    The end   point is clocked by            DEV_DECODER|DEV0_N_inferred_clock [falling] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                    Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN       SB_DFFNS     Q        Out     0.796     0.796       -         
OUT_WREN                                Net          -        -       1.599     -           2         
U_MMU_SOFT_SWITCHES_C08X.WRPROT_RNO     SB_LUT4      I2       In      -         2.395       -         
U_MMU_SOFT_SWITCHES_C08X.WRPROT_RNO     SB_LUT4      O        Out     0.517     2.912       -         
WRPROT_RNO                              Net          -        -       1.507     -           1         
U_MMU_SOFT_SWITCHES_C08X.WRPROT         SB_DFFNR     D        In      -         4.419       -         
======================================================================================================
Total path delay (propagation time + setup) of 4.574 is 1.468(32.1%) logic and 3.106(67.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: DRAM_HOLD_TIME|DELAY_CLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                  Starting                                                                                     Arrival           
Instance                                                          Reference                                   Type        Pin     Net                          Time        Slack 
                                                                  Clock                                                                                                          
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N                                   DRAM_HOLD_TIME|DELAY_CLK_inferred_clock     SB_DFFR     Q       RA_ENABLE_N                  0.796       16.184
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_Q3                         DRAM_HOLD_TIME|DELAY_CLK_inferred_clock     SB_DFF      Q       D_Q3                         0.796       16.215
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[1]         DRAM_HOLD_TIME|DELAY_CLK_inferred_clock     SB_DFF      Q       D_Q3_0                       0.796       16.308
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[0]     DRAM_HOLD_TIME|DELAY_CLK_inferred_clock     SB_DFF      Q       PRAS_N_SHIFT_REGISTER[0]     0.796       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[1]     DRAM_HOLD_TIME|DELAY_CLK_inferred_clock     SB_DFF      Q       PRAS_N_SHIFT_REGISTER[1]     0.796       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[2]     DRAM_HOLD_TIME|DELAY_CLK_inferred_clock     SB_DFF      Q       PRAS_N_SHIFT_REGISTER[2]     0.796       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[0]         DRAM_HOLD_TIME|DELAY_CLK_inferred_clock     SB_DFF      Q       Q3_SHIFT_REGISTER[0]         0.796       17.311
=================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                  Starting                                                                                    Required           
Instance                                                          Reference                                   Type       Pin     Net                          Time         Slack 
                                                                  Clock                                                                                                          
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_Q3                         DRAM_HOLD_TIME|DELAY_CLK_inferred_clock     SB_DFF     D       D_Q3_0                       20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_RAS_N                      DRAM_HOLD_TIME|DELAY_CLK_inferred_clock     SB_DFF     D       PRAS_N_SHIFT_REGISTER[2]     20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[1]     DRAM_HOLD_TIME|DELAY_CLK_inferred_clock     SB_DFF     D       PRAS_N_SHIFT_REGISTER[0]     20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[2]     DRAM_HOLD_TIME|DELAY_CLK_inferred_clock     SB_DFF     D       PRAS_N_SHIFT_REGISTER[1]     20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[1]         DRAM_HOLD_TIME|DELAY_CLK_inferred_clock     SB_DFF     D       Q3_SHIFT_REGISTER[0]         20.675       17.311
=================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 16.184

    Number of logic level(s):                1
    Starting point:                          U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N / Q
    Ending point:                            U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N / D
    The start point is clocked by            DRAM_HOLD_TIME|DELAY_CLK_inferred_clock [rising] on pin C
    The end   point is clocked by            DRAM_HOLD_TIME|DELAY_CLK_inferred_clock [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                    Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N         SB_DFFR     Q        Out     0.796     0.796       -         
RA_ENABLE_N                             Net         -        -       1.599     -           2         
U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N_RNO     SB_LUT4     I1       In      -         2.395       -         
U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N_RNO     SB_LUT4     O        Out     0.589     2.984       -         
RA_ENABLE_N_0                           Net         -        -       1.507     -           1         
U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N         SB_DFFR     D        In      -         4.491       -         
=====================================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: MMU_HOLD_TIME|DELAY_CLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                            Arrival           
Instance                              Reference                                  Type       Pin     Net                   Time        Slack 
                                      Clock                                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------
U_MMU_HOLD_TIME.SHIFT_REGISTER[0]     MMU_HOLD_TIME|DELAY_CLK_inferred_clock     SB_DFF     Q       SHIFT_REGISTER[0]     0.796       17.311
U_MMU_HOLD_TIME.SHIFT_REGISTER[1]     MMU_HOLD_TIME|DELAY_CLK_inferred_clock     SB_DFF     Q       SHIFT_REGISTER[1]     0.796       17.311
============================================================================================================================================


Ending Points with Worst Slack
******************************

                                      Starting                                                                            Required           
Instance                              Reference                                  Type       Pin     Net                   Time         Slack 
                                      Clock                                                                                                  
---------------------------------------------------------------------------------------------------------------------------------------------
U_MMU_HOLD_TIME.D_PHI_0               MMU_HOLD_TIME|DELAY_CLK_inferred_clock     SB_DFF     D       SHIFT_REGISTER[1]     20.675       17.311
U_MMU_HOLD_TIME.SHIFT_REGISTER[1]     MMU_HOLD_TIME|DELAY_CLK_inferred_clock     SB_DFF     D       SHIFT_REGISTER[0]     20.675       17.311
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 17.311

    Number of logic level(s):                0
    Starting point:                          U_MMU_HOLD_TIME.SHIFT_REGISTER[0] / Q
    Ending point:                            U_MMU_HOLD_TIME.SHIFT_REGISTER[1] / D
    The start point is clocked by            MMU_HOLD_TIME|DELAY_CLK_inferred_clock [rising] on pin C
    The end   point is clocked by            MMU_HOLD_TIME|DELAY_CLK_inferred_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U_MMU_HOLD_TIME.SHIFT_REGISTER[0]     SB_DFF     Q        Out     0.796     0.796       -         
SHIFT_REGISTER[0]                     Net        -        -       2.568     -           1         
U_MMU_HOLD_TIME.SHIFT_REGISTER[1]     SB_DFF     D        In      -         3.364       -         
==================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: MMU|PHI_0
====================================



Starting Points with Worst Slack
********************************

                    Starting                                  Arrival           
Instance            Reference     Type       Pin     Net      Time        Slack 
                    Clock                                                       
--------------------------------------------------------------------------------
U_MMU_MPON.M5_0     MMU|PHI_0     SB_DFF     Q       M5_0     0.796       -0.692
U_MMU_MPON.M5       MMU|PHI_0     SB_DFF     Q       M5       0.796       0.404 
================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                             Required           
Instance                        Reference     Type       Pin     Net                 Time         Slack 
                                Clock                                                                   
--------------------------------------------------------------------------------------------------------
U_MMU_MPON.DELTA_01XX_N_ret     MMU|PHI_0     SB_DFF     D       MPON_N_0_9_reti     3.768        -0.692
U_MMU_MPON.M5_0                 MMU|PHI_0     SB_DFF     D       M5                  3.768        0.404 
========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.923
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.768

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.692

    Number of logic level(s):                1
    Starting point:                          U_MMU_MPON.M5_0 / Q
    Ending point:                            U_MMU_MPON.DELTA_01XX_N_ret / D
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            MMU|PHI_0 [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
U_MMU_MPON.M5_0                     SB_DFF      Q        Out     0.796     0.796       -         
M5_0                                Net         -        -       1.599     -           2         
U_MMU_MPON.DELTA_01XX_N_ret_RNO     SB_LUT4     I2       In      -         2.395       -         
U_MMU_MPON.DELTA_01XX_N_ret_RNO     SB_LUT4     O        Out     0.558     2.953       -         
MPON_N_0_9_reti                     Net         -        -       1.507     -           1         
U_MMU_MPON.DELTA_01XX_N_ret         SB_DFF      D        In      -         4.460       -         
=================================================================================================
Total path delay (propagation time + setup) of 4.615 is 1.509(32.7%) logic and 3.106(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.923
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.768

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.404

    Number of logic level(s):                0
    Starting point:                          U_MMU_MPON.M5 / Q
    Ending point:                            U_MMU_MPON.M5_0 / D
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            MMU|PHI_0 [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name                Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
U_MMU_MPON.M5       SB_DFF     Q        Out     0.796     0.796       -         
M5                  Net        -        -       2.568     -           1         
U_MMU_MPON.M5_0     SB_DFF     D        In      -         3.364       -         
================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

---------------------------------------
Resource Usage Report for MMU 

Mapping to part: ice5lp1ksg48
Cell usage:
GND             20 uses
LS138           2 uses
SB_DFF          13 uses
SB_DFFNR        4 uses
SB_DFFNS        3 uses
SB_DFFR         1 use
SB_GB           1 use
SB_HFOSC        2 uses
VCC             20 uses
SB_LUT4         104 uses

I/O ports: 38
I/O primitives: 38
SB_IO          38 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (2%)
Total load per clock:
   DEV_DECODER|DEV0_N_inferred_clock: 7
   MMU|PHI_0: 1

@S |Mapping Summary:
Total  LUTs: 104 (10%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 104 = 104 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 139MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 09 18:12:51 2025

###########################################################]


Synthesis exit by 0.
Current Implementation MMU_Implmnt its sbt path: C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt/MMU.edf C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf " "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE5LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt/MMU.edf...
Parsing edif file: C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf...
Error: Module LS138 is not a valid primitive. Please check!
Error: Module LS138 is not a valid primitive. Please check!
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MMU_syn.prj" -log "MMU_Implmnt/MMU.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MMU_Implmnt/MMU.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-HAH3BBV

# Thu Jan 09 18:13:18 2025

#Implementation: MMU_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU.vhdl":17:7:17:9|Top entity is set to MMU.
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU.vhdl":17:7:17:9|Synthesizing work.mmu.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RA.vhdl":17:7:17:12|Synthesizing work.mmu_ra.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\RA_MUX.vhdl":16:7:16:12|Synthesizing work.ra_mux.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DRAM_HOLD_TIME\VENDOR\LATTICE_iCE40\DRAM_HOLD_TIME.vhdl":21:7:21:20|Synthesizing work.dram_hold_time.rtl.
@W: CD280 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DRAM_HOLD_TIME\VENDOR\LATTICE_iCE40\DRAM_HOLD_TIME.vhdl":35:14:35:21|Unbound component SB_HFOSC mapped to black box
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DRAM_HOLD_TIME\VENDOR\LATTICE_iCE40\DRAM_HOLD_TIME.vhdl":35:14:35:21|Synthesizing work.sb_hfosc.syn_black_box.
Post processing for work.sb_hfosc.syn_black_box
Post processing for work.dram_hold_time.rtl
Post processing for work.ra_mux.rtl
@W: CL113 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\RA_MUX.vhdl":63:8:63:9|Feedback mux created for signal RA_ENABLE_N. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
Post processing for work.mmu_ra.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_KBD.vhdl":17:7:17:13|Synthesizing work.mmu_kbd.rtl.
Post processing for work.mmu_kbd.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_EN80.vhdl":17:7:17:14|Synthesizing work.mmu_en80.rtl.
Post processing for work.mmu_en80.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MD7.vhdl":16:7:16:13|Synthesizing work.mmu_md7.rtl.
Post processing for work.mmu_md7.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ROMEN.vhdl":17:7:17:15|Synthesizing work.mmu_romen.rtl.
Post processing for work.mmu_romen.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RW245.vhdl":17:7:17:15|Synthesizing work.mmu_rw245.rtl.
Post processing for work.mmu_rw245.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CXXXOUT.vhdl":17:7:17:17|Synthesizing work.mmu_cxxxout.rtl.
Post processing for work.mmu_cxxxout.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_INTERNALS.vhdl":17:7:17:19|Synthesizing work.mmu_internals.rtl.
Post processing for work.mmu_internals.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_INTERNALS.vhdl":51:8:51:9|Latch generated from process for signal INTC8EN_INT; possible missing assignment in an if or case statement.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CASEN.vhdl":18:7:18:15|Synthesizing work.mmu_casen.rtl.
Post processing for work.mmu_casen.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SELMB.vhdl":17:7:17:15|Synthesizing work.mmu_selmb.rtl.
Post processing for work.mmu_selmb.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl":17:7:17:22|Synthesizing work.common_internals.rtl.
Post processing for work.common_internals.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl":53:8:53:9|Latch generated from process for signal P_PHI_1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl":53:8:53:9|Latch generated from process for signal P_PHI_0; possible missing assignment in an if or case statement.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":16:7:16:24|Synthesizing work.soft_switches_c05x.rtl.
Post processing for work.soft_switches_c05x.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal PG2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal HIRES; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN0; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN3; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal MIX; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal ITEXT; possible missing assignment in an if or case statement.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C00X.vhdl":18:7:18:24|Synthesizing work.soft_switches_c00x.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":17:7:17:16|Synthesizing work.latch_9334.rtl.
Post processing for work.latch_9334.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q6; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q5; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q4; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q3; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q0; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q7; possible missing assignment in an if or case statement.
Post processing for work.soft_switches_c00x.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SOFT_SWITCHES_C08X.vhdl":17:7:17:28|Synthesizing work.mmu_soft_switches_c08x.rtl.
Post processing for work.mmu_soft_switches_c08x.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":16:7:16:17|Synthesizing work.dev_decoder.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LS138.vhdl":18:7:18:11|Synthesizing work.ls138.rtl.
Post processing for work.ls138.rtl
Post processing for work.dev_decoder.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MPON.vhdl":17:7:17:14|Synthesizing work.mmu_mpon.rtl.
Post processing for work.mmu_mpon.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ADDR_DECODER.vhdl":16:7:16:22|Synthesizing work.mmu_addr_decoder.rtl.
Post processing for work.mmu_addr_decoder.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\MMU_HOLD_TIME\VENDOR\LATTICE_iCE40\MMU_HOLD_TIME.vhdl":21:7:21:19|Synthesizing work.mmu_hold_time.rtl.
Post processing for work.mmu_hold_time.rtl
Post processing for work.mmu.rtl
@W: CL246 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":18:8:18:8|Input port bits 15 to 8 of a(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":18:8:18:8|Input port bits 3 to 0 of a(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CASEN.vhdl":27:8:27:12|Input PHI_0 is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 09 18:13:18 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 09 18:13:18 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 09 18:13:18 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\dev\Apple_IIe_MMU_3V3\firmware\MMU\MMU_Implmnt\synwork\MMU_comp.srs changed - recompiling
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 09 18:13:19 2025

###########################################################]
Pre-mapping Report

# Thu Jan 09 18:13:19 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\dev\Apple_IIe_MMU_3V3\firmware\MMU\MMU_Implmnt\MMU_scck.rpt 
Printing clock  summary report in "C:\dev\Apple_IIe_MMU_3V3\firmware\MMU\MMU_Implmnt\MMU_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance ITEXT (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance MIX (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN0 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN1 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN2 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN3 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\common_internals.vhdl":53:8:53:9|Removing sequential instance P_PHI_0 (in view: work.COMMON_INTERNALS(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\common_internals.vhdl":53:8:53:9|Removing sequential instance P_PHI_1 (in view: work.COMMON_INTERNALS(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\ttl\latch_9334.vhdl":33:8:33:9|Removing sequential instance Q6 (in view: work.LATCH_9334(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\ttl\latch_9334.vhdl":33:8:33:9|Removing sequential instance Q7 (in view: work.LATCH_9334(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist MMU

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                       Requested     Requested     Clock                                                      Clock                     Clock
Clock                                       Frequency     Period        Type                                                       Group                     Load 
------------------------------------------------------------------------------------------------------------------------------------------------------------------
DRAM_HOLD_TIME|DELAY_CLK_inferred_clock     48.0 MHz      20.830        inferred                                                   Autoconstr_clkgroup_0     7    
DRAM_HOLD_TIME|D_Q3_derived_clock           48.0 MHz      20.830        derived (from DRAM_HOLD_TIME|DELAY_CLK_inferred_clock)     Autoconstr_clkgroup_0     1    
MMU_HOLD_TIME|DELAY_CLK_inferred_clock      48.0 MHz      20.830        inferred                                                   Autoconstr_clkgroup_2     3    
MMU|PHI_0                                   284.8 MHz     3.511         inferred                                                   Autoconstr_clkgroup_1     22   
==================================================================================================================================================================

@W: MT529 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\dram_hold_time\vendor\lattice_ice40\dram_hold_time.vhdl":68:8:68:9|Found inferred clock DRAM_HOLD_TIME|DELAY_CLK_inferred_clock which controls 7 sequential elements including U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_Q3. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\mmu_hold_time\vendor\lattice_ice40\mmu_hold_time.vhdl":54:8:54:9|Found inferred clock MMU|PHI_0 which controls 22 sequential elements including U_MMU_HOLD_TIME.SHIFT_REGISTER[1:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\mmu_hold_time\vendor\lattice_ice40\mmu_hold_time.vhdl":54:8:54:9|Found inferred clock MMU_HOLD_TIME|DELAY_CLK_inferred_clock which controls 3 sequential elements including U_MMU_HOLD_TIME.D_PHI_0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\dev\Apple_IIe_MMU_3V3\firmware\MMU\MMU_Implmnt\MMU.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 09 18:13:20 2025

###########################################################]
Map & Optimize Report

# Thu Jan 09 18:13:20 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\dram_hold_time\vendor\lattice_ice40\dram_hold_time.vhdl":68:8:68:9|User-specified initial value defined for instance U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[1:0] is being ignored. 
@W: FX1039 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\dram_hold_time\vendor\lattice_ice40\dram_hold_time.vhdl":59:8:59:9|User-specified initial value defined for instance U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[2:0] is being ignored. 
@W: FX1039 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\mmu_hold_time\vendor\lattice_ice40\mmu_hold_time.vhdl":54:8:54:9|User-specified initial value defined for instance U_MMU_HOLD_TIME.SHIFT_REGISTER[1:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_mpon.vhdl":62:8:62:9|Removing sequential instance U_MMU_MPON.DELTA_01XX_N (in view: work.MMU(rtl)) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_mpon.vhdl":51:8:51:9|Removing sequential instance U_MMU_MPON.M5_7 (in view: work.MMU(rtl)) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_mpon.vhdl":43:8:43:9|Removing sequential instance U_MMU_MPON.M5_2 (in view: work.MMU(rtl)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     1.88ns		  97 /        21
@A: BN291 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_soft_switches_c08x.vhdl":58:8:58:9|Boundary register U_MMU_SOFT_SWITCHES_C08X.BANK1 (in view: work.MMU(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu.vhdl":20:8:20:12|SB_GB inserted on the net PHI_0_c.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net FLG1
1) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch (in view: work.MMU(rtl)), output net FLG1 (in view: work.MMU(rtl))
    net        FLG1
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/O
    net        FLG1
@W: BN137 :|Found combinational loop during mapping at net ALTSTKZP
2) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch (in view: work.MMU(rtl)), output net ALTSTKZP (in view: work.MMU(rtl))
    net        ALTSTKZP
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/O
    net        ALTSTKZP
@W: BN137 :|Found combinational loop during mapping at net FLG2
3) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch (in view: work.MMU(rtl)), output net FLG2 (in view: work.MMU(rtl))
    net        FLG2
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/O
    net        FLG2
@W: BN137 :|Found combinational loop during mapping at net EN80VID
4) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch (in view: work.MMU(rtl)), output net EN80VID (in view: work.MMU(rtl))
    net        EN80VID
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/O
    net        EN80VID
@W: BN137 :|Found combinational loop during mapping at net INTC300_N
5) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch (in view: work.MMU(rtl)), output net INTC300_N (in view: work.MMU(rtl))
    net        INTC300_N
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/O
    net        INTC300_N
@W: BN137 :|Found combinational loop during mapping at net PENIO_N
6) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch (in view: work.MMU(rtl)), output net PENIO_N (in view: work.MMU(rtl))
    net        PENIO_N
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/O
    net        PENIO_N
@W: BN137 :|Found combinational loop during mapping at net HIRES
7) instance U_SOFT_SWITCHES_C05X.HIRES_latch (in view: work.MMU(rtl)), output net HIRES (in view: work.MMU(rtl))
    net        HIRES
    input  pin U_SOFT_SWITCHES_C05X.HIRES_latch/I1
    instance   U_SOFT_SWITCHES_C05X.HIRES_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.HIRES_latch/O
    net        HIRES
@W: BN137 :|Found combinational loop during mapping at net PG2
8) instance U_SOFT_SWITCHES_C05X.PG2_latch (in view: work.MMU(rtl)), output net PG2 (in view: work.MMU(rtl))
    net        PG2
    input  pin U_SOFT_SWITCHES_C05X.PG2_latch/I1
    instance   U_SOFT_SWITCHES_C05X.PG2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.PG2_latch/O
    net        PG2
@W: BN137 :|Found combinational loop during mapping at net UMMU_INTERNALS.INTC8EN_INT
9) instance UMMU_INTERNALS.INTC8EN_INT_latch (in view: work.MMU(rtl)), output net UMMU_INTERNALS.INTC8EN_INT (in view: work.MMU(rtl))
    net        UMMU_INTERNALS.INTC8EN_INT
    input  pin UMMU_INTERNALS.INTC8EN_INT_latch/I1
    instance   UMMU_INTERNALS.INTC8EN_INT_latch (cell SB_LUT4)
    output pin UMMU_INTERNALS.INTC8EN_INT_latch/O
    net        UMMU_INTERNALS.INTC8EN_INT
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)

@N: MT611 :|Automatically generated clock DRAM_HOLD_TIME|D_Q3_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 10 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 11 clock pin(s) of sequential element(s)
7 instances converted, 11 sequential instances remain driven by gated/generated clocks

=================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                
-------------------------------------------------------------------------------------------------------
@K:CKID0003       PHI_0_ibuf          SB_IO                  10         U_MMU_SOFT_SWITCHES_C08X.WRPROT
=======================================================================================================
============================================================================================================================== Gated/Generated Clocks ==============================================================================================================================
Clock Tree ID     Driving Element                                     Drive Element Type     Fanout     Sample Instance                               Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.U_SB_HFOSC     SB_HFOSC               8          U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_Q3     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       U_MMU_HOLD_TIME.U_SB_HFOSC                          SB_HFOSC               3          U_MMU_HOLD_TIME.D_PHI_0                       Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
====================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 138MB)

Writing Analyst data base C:\dev\Apple_IIe_MMU_3V3\firmware\MMU\MMU_Implmnt\synwork\MMU_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\dev\Apple_IIe_MMU_3V3\firmware\MMU\MMU_Implmnt\MMU.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.INTC300_N
1) instance Q5_latch (in view: work.LATCH_9334(netlist)), output net INTC300_N (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_24
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_24
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.PENIO_N
2) instance Q3_latch (in view: work.LATCH_9334(netlist)), output net PENIO_N (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_25
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_25
@W: BN137 :|Found combinational loop during mapping at net UMMU_INTERNALS.INTC8EN_INT
3) instance INTC8EN_INT_latch (in view: work.MMU_INTERNALS(netlist)), output net INTC8EN_INT (in view: work.MMU_INTERNALS(netlist))
    net        UMMU_INTERNALS.G_28
    input  pin UMMU_INTERNALS.INTC8EN_INT_latch/I1
    instance   UMMU_INTERNALS.INTC8EN_INT_latch (cell SB_LUT4)
    output pin UMMU_INTERNALS.INTC8EN_INT_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_28
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.FLG1
4) instance Q1_latch (in view: work.LATCH_9334(netlist)), output net FLG1 (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_20
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_20
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.ALTSTKZP
5) instance Q4_latch (in view: work.LATCH_9334(netlist)), output net ALTSTKZP (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_21
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_21
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.FLG2
6) instance Q2_latch (in view: work.LATCH_9334(netlist)), output net FLG2 (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_22
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_22
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.EN80VID
7) instance Q0_latch (in view: work.LATCH_9334(netlist)), output net EN80VID (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_23
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_23
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C05X.HIRES
8) instance HIRES_latch (in view: work.SOFT_SWITCHES_C05X(netlist)), output net HIRES (in view: work.SOFT_SWITCHES_C05X(netlist))
    net        U_SOFT_SWITCHES_C05X.G_26
    input  pin U_SOFT_SWITCHES_C05X.HIRES_latch/I1
    instance   U_SOFT_SWITCHES_C05X.HIRES_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.HIRES_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_26
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C05X.PG2
9) instance PG2_latch (in view: work.SOFT_SWITCHES_C05X(netlist)), output net PG2 (in view: work.SOFT_SWITCHES_C05X(netlist))
    net        U_SOFT_SWITCHES_C05X.G_27
    input  pin U_SOFT_SWITCHES_C05X.PG2_latch/I1
    instance   U_SOFT_SWITCHES_C05X.PG2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.PG2_latch/O
    net        U_SOFT_SWITCHES_C05X.PG2
End of loops
@W: MT420 |Found inferred clock MMU|PHI_0 with period 5.59ns. Please declare a user-defined clock on object "p:PHI_0"
@W: MT420 |Found inferred clock DRAM_HOLD_TIME|DELAY_CLK_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.DELAY_CLK"
@W: MT420 |Found inferred clock MMU_HOLD_TIME|DELAY_CLK_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:U_MMU_HOLD_TIME.DELAY_CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Jan 09 18:13:20 2025
#


Top view:               MMU
Requested Frequency:    48.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.986

                                            Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                              Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------------------------------
DRAM_HOLD_TIME|DELAY_CLK_inferred_clock     48.0 MHz      215.2 MHz     20.830        4.646         16.184     inferred     Autoconstr_clkgroup_0
MMU_HOLD_TIME|DELAY_CLK_inferred_clock      48.0 MHz      284.2 MHz     20.830        3.519         17.311     inferred     Autoconstr_clkgroup_2
MMU|PHI_0                                   178.9 MHz     152.1 MHz     5.589         6.575         -0.986     inferred     Autoconstr_clkgroup_1
=================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DRAM_HOLD_TIME|DELAY_CLK_inferred_clock  DRAM_HOLD_TIME|DELAY_CLK_inferred_clock  |  20.830      16.184  |  No paths    -      |  No paths    -      |  No paths    -    
MMU|PHI_0                                MMU|PHI_0                                |  5.589       -0.986  |  No paths    -      |  No paths    -      |  No paths    -    
MMU_HOLD_TIME|DELAY_CLK_inferred_clock   MMU_HOLD_TIME|DELAY_CLK_inferred_clock   |  20.830      17.311  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: DRAM_HOLD_TIME|DELAY_CLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                  Starting                                                                                     Arrival           
Instance                                                          Reference                                   Type        Pin     Net                          Time        Slack 
                                                                  Clock                                                                                                          
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N                                   DRAM_HOLD_TIME|DELAY_CLK_inferred_clock     SB_DFFR     Q       RA_ENABLE_N                  0.796       16.184
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_Q3                         DRAM_HOLD_TIME|DELAY_CLK_inferred_clock     SB_DFF      Q       D_Q3                         0.796       16.215
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[1]         DRAM_HOLD_TIME|DELAY_CLK_inferred_clock     SB_DFF      Q       D_Q3_0                       0.796       16.308
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[0]     DRAM_HOLD_TIME|DELAY_CLK_inferred_clock     SB_DFF      Q       PRAS_N_SHIFT_REGISTER[0]     0.796       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[1]     DRAM_HOLD_TIME|DELAY_CLK_inferred_clock     SB_DFF      Q       PRAS_N_SHIFT_REGISTER[1]     0.796       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[2]     DRAM_HOLD_TIME|DELAY_CLK_inferred_clock     SB_DFF      Q       PRAS_N_SHIFT_REGISTER[2]     0.796       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[0]         DRAM_HOLD_TIME|DELAY_CLK_inferred_clock     SB_DFF      Q       Q3_SHIFT_REGISTER[0]         0.796       17.311
=================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                  Starting                                                                                    Required           
Instance                                                          Reference                                   Type       Pin     Net                          Time         Slack 
                                                                  Clock                                                                                                          
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_Q3                         DRAM_HOLD_TIME|DELAY_CLK_inferred_clock     SB_DFF     D       D_Q3_0                       20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_RAS_N                      DRAM_HOLD_TIME|DELAY_CLK_inferred_clock     SB_DFF     D       PRAS_N_SHIFT_REGISTER[2]     20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[1]     DRAM_HOLD_TIME|DELAY_CLK_inferred_clock     SB_DFF     D       PRAS_N_SHIFT_REGISTER[0]     20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[2]     DRAM_HOLD_TIME|DELAY_CLK_inferred_clock     SB_DFF     D       PRAS_N_SHIFT_REGISTER[1]     20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[1]         DRAM_HOLD_TIME|DELAY_CLK_inferred_clock     SB_DFF     D       Q3_SHIFT_REGISTER[0]         20.675       17.311
=================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 16.184

    Number of logic level(s):                1
    Starting point:                          U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N / Q
    Ending point:                            U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N / D
    The start point is clocked by            DRAM_HOLD_TIME|DELAY_CLK_inferred_clock [rising] on pin C
    The end   point is clocked by            DRAM_HOLD_TIME|DELAY_CLK_inferred_clock [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                    Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N         SB_DFFR     Q        Out     0.796     0.796       -         
RA_ENABLE_N                             Net         -        -       1.599     -           2         
U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N_RNO     SB_LUT4     I1       In      -         2.395       -         
U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N_RNO     SB_LUT4     O        Out     0.589     2.984       -         
RA_ENABLE_N_0                           Net         -        -       1.507     -           1         
U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N         SB_DFFR     D        In      -         4.491       -         
=====================================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: MMU_HOLD_TIME|DELAY_CLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                            Arrival           
Instance                              Reference                                  Type       Pin     Net                   Time        Slack 
                                      Clock                                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------
U_MMU_HOLD_TIME.SHIFT_REGISTER[0]     MMU_HOLD_TIME|DELAY_CLK_inferred_clock     SB_DFF     Q       SHIFT_REGISTER[0]     0.796       17.311
U_MMU_HOLD_TIME.SHIFT_REGISTER[1]     MMU_HOLD_TIME|DELAY_CLK_inferred_clock     SB_DFF     Q       SHIFT_REGISTER[1]     0.796       17.311
============================================================================================================================================


Ending Points with Worst Slack
******************************

                                      Starting                                                                            Required           
Instance                              Reference                                  Type       Pin     Net                   Time         Slack 
                                      Clock                                                                                                  
---------------------------------------------------------------------------------------------------------------------------------------------
U_MMU_HOLD_TIME.D_PHI_0               MMU_HOLD_TIME|DELAY_CLK_inferred_clock     SB_DFF     D       SHIFT_REGISTER[1]     20.675       17.311
U_MMU_HOLD_TIME.SHIFT_REGISTER[1]     MMU_HOLD_TIME|DELAY_CLK_inferred_clock     SB_DFF     D       SHIFT_REGISTER[0]     20.675       17.311
=============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 17.311

    Number of logic level(s):                0
    Starting point:                          U_MMU_HOLD_TIME.SHIFT_REGISTER[0] / Q
    Ending point:                            U_MMU_HOLD_TIME.SHIFT_REGISTER[1] / D
    The start point is clocked by            MMU_HOLD_TIME|DELAY_CLK_inferred_clock [rising] on pin C
    The end   point is clocked by            MMU_HOLD_TIME|DELAY_CLK_inferred_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
U_MMU_HOLD_TIME.SHIFT_REGISTER[0]     SB_DFF     Q        Out     0.796     0.796       -         
SHIFT_REGISTER[0]                     Net        -        -       2.568     -           1         
U_MMU_HOLD_TIME.SHIFT_REGISTER[1]     SB_DFF     D        In      -         3.364       -         
==================================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: MMU|PHI_0
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                          Arrival           
Instance                                 Reference     Type        Pin     Net             Time        Slack 
                                         Clock                                                               
-------------------------------------------------------------------------------------------------------------
U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC     MMU|PHI_0     SB_DFFR     Q       OUT_FST_ACC     0.796       -0.986
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN        MMU|PHI_0     SB_DFFS     Q       OUT_WREN        0.796       -0.955
U_MMU_SOFT_SWITCHES_C08X.BANK2           MMU|PHI_0     SB_DFFS     Q       BANK2           0.796       0.943 
U_MMU_MPON.M5                            MMU|PHI_0     SB_DFF      Q       M5              0.796       1.067 
U_MMU_SOFT_SWITCHES_C08X.RDRAM           MMU|PHI_0     SB_DFFR     Q       RDRAM           0.796       1.067 
U_MMU_SOFT_SWITCHES_C08X.RDROM           MMU|PHI_0     SB_DFFS     Q       RDROM           0.796       1.067 
U_MMU_MPON.M5_0                          MMU|PHI_0     SB_DFF      Q       M5_0            0.796       2.070 
=============================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                               Required           
Instance                                 Reference     Type         Pin     Net                 Time         Slack 
                                         Clock                                                                     
-------------------------------------------------------------------------------------------------------------------
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN        MMU|PHI_0     SB_DFFS      D       OUT_WREN_0          5.434        -0.986
U_MMU_SOFT_SWITCHES_C08X.BANK2           MMU|PHI_0     SB_DFFS      D       BANK2_0             5.434        0.943 
U_MMU_SOFT_SWITCHES_C08X.WRPROT          MMU|PHI_0     SB_DFFER     D       N_12                5.434        0.943 
U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC     MMU|PHI_0     SB_DFFR      D       OUT_FST_ACC_0       5.434        0.974 
U_MMU_MPON.DELTA_01XX_N_ret              MMU|PHI_0     SB_DFF       D       MPON_N_0_9_reti     5.434        1.067 
U_MMU_SOFT_SWITCHES_C08X.RDRAM           MMU|PHI_0     SB_DFFR      D       RDRAM_0             5.434        1.067 
U_MMU_SOFT_SWITCHES_C08X.RDROM           MMU|PHI_0     SB_DFFS      D       RDROM_0             5.434        1.067 
U_MMU_MPON.M5                            MMU|PHI_0     SB_DFF       D       M5_0                5.434        2.070 
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.986

    Number of logic level(s):                2
    Starting point:                          U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC / Q
    Ending point:                            U_MMU_SOFT_SWITCHES_C08X.OUT_WREN / D
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            MMU|PHI_0 [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC          SB_DFFR     Q        Out     0.796     0.796       -         
OUT_FST_ACC                                   Net         -        -       1.599     -           2         
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN_RNIJLNN     SB_LUT4     I1       In      -         2.395       -         
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN_RNIJLNN     SB_LUT4     O        Out     0.558     2.953       -         
N_12                                          Net         -        -       1.371     -           2         
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN_RNO         SB_LUT4     I1       In      -         4.324       -         
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN_RNO         SB_LUT4     O        Out     0.589     4.913       -         
OUT_WREN_0                                    Net         -        -       1.507     -           1         
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN             SB_DFFS     D        In      -         6.420       -         
===========================================================================================================
Total path delay (propagation time + setup) of 6.575 is 2.098(31.9%) logic and 4.477(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      6.389
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.955

    Number of logic level(s):                2
    Starting point:                          U_MMU_SOFT_SWITCHES_C08X.OUT_WREN / Q
    Ending point:                            U_MMU_SOFT_SWITCHES_C08X.OUT_WREN / D
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            MMU|PHI_0 [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN             SB_DFFS     Q        Out     0.796     0.796       -         
OUT_WREN                                      Net         -        -       1.599     -           2         
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN_RNIJLNN     SB_LUT4     I2       In      -         2.395       -         
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN_RNIJLNN     SB_LUT4     O        Out     0.558     2.953       -         
N_12                                          Net         -        -       1.371     -           2         
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN_RNO         SB_LUT4     I1       In      -         4.324       -         
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN_RNO         SB_LUT4     O        Out     0.558     4.882       -         
OUT_WREN_0                                    Net         -        -       1.507     -           1         
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN             SB_DFFS     D        In      -         6.389       -         
===========================================================================================================
Total path delay (propagation time + setup) of 6.544 is 2.067(31.6%) logic and 4.477(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.943

    Number of logic level(s):                1
    Starting point:                          U_MMU_SOFT_SWITCHES_C08X.BANK2 / Q
    Ending point:                            U_MMU_SOFT_SWITCHES_C08X.BANK2 / D
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            MMU|PHI_0 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U_MMU_SOFT_SWITCHES_C08X.BANK2         SB_DFFS     Q        Out     0.796     0.796       -         
BANK2                                  Net         -        -       1.599     -           2         
U_MMU_SOFT_SWITCHES_C08X.BANK2_RNO     SB_LUT4     I1       In      -         2.395       -         
U_MMU_SOFT_SWITCHES_C08X.BANK2_RNO     SB_LUT4     O        Out     0.589     2.984       -         
BANK2_0                                Net         -        -       1.507     -           1         
U_MMU_SOFT_SWITCHES_C08X.BANK2         SB_DFFS     D        In      -         4.491       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.974

    Number of logic level(s):                1
    Starting point:                          U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC / Q
    Ending point:                            U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC / D
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            MMU|PHI_0 [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                         Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC         SB_DFFR     Q        Out     0.796     0.796       -         
OUT_FST_ACC                                  Net         -        -       1.599     -           2         
U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC_RNO     SB_LUT4     I2       In      -         2.395       -         
U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC_RNO     SB_LUT4     O        Out     0.558     2.953       -         
OUT_FST_ACC_0                                Net         -        -       1.507     -           1         
U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC         SB_DFFR     D        In      -         4.460       -         
==========================================================================================================
Total path delay (propagation time + setup) of 4.615 is 1.509(32.7%) logic and 3.106(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.974

    Number of logic level(s):                1
    Starting point:                          U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC / Q
    Ending point:                            U_MMU_SOFT_SWITCHES_C08X.WRPROT / D
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            MMU|PHI_0 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC          SB_DFFR      Q        Out     0.796     0.796       -         
OUT_FST_ACC                                   Net          -        -       1.599     -           2         
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN_RNIJLNN     SB_LUT4      I1       In      -         2.395       -         
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN_RNIJLNN     SB_LUT4      O        Out     0.558     2.953       -         
N_12                                          Net          -        -       1.507     -           2         
U_MMU_SOFT_SWITCHES_C08X.WRPROT               SB_DFFER     D        In      -         4.460       -         
============================================================================================================
Total path delay (propagation time + setup) of 4.615 is 1.509(32.7%) logic and 3.106(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

---------------------------------------
Resource Usage Report for MMU 

Mapping to part: ice5lp1ksg48
Cell usage:
GND             18 uses
SB_DFF          13 uses
SB_DFFER        2 uses
SB_DFFR         3 uses
SB_DFFS         3 uses
SB_GB           1 use
SB_HFOSC        2 uses
VCC             18 uses
SB_LUT4         112 uses

I/O ports: 38
I/O primitives: 38
SB_IO          38 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (2%)
Total load per clock:
   MMU|PHI_0: 1

@S |Mapping Summary:
Total  LUTs: 112 (11%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 112 = 112 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 139MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 09 18:13:20 2025

###########################################################]


Synthesis exit by 0.
Current Implementation MMU_Implmnt its sbt path: C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt/MMU.edf C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf " "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE5LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt/MMU.edf...
Parsing edif file: C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf...
Design SB_HFOSC Count (2) exceeded Device SB_HFOSCCount (1)
Error: Design Feasibility Failed
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MMU_syn.prj" -log "MMU_Implmnt/MMU.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MMU_Implmnt/MMU.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-HAH3BBV

# Thu Jan 09 21:57:26 2025

#Implementation: MMU_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU.vhdl":17:7:17:9|Top entity is set to MMU.
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU.vhdl":17:7:17:9|Synthesizing work.mmu.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RA.vhdl":17:7:17:12|Synthesizing work.mmu_ra.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\RA_MUX.vhdl":16:7:16:12|Synthesizing work.ra_mux.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DRAM_HOLD_TIME\VENDOR\LATTICE_iCE40\DRAM_HOLD_TIME.vhdl":21:7:21:20|Synthesizing work.dram_hold_time.rtl.
Post processing for work.dram_hold_time.rtl
Post processing for work.ra_mux.rtl
@W: CL113 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\RA_MUX.vhdl":66:8:66:9|Feedback mux created for signal RA_ENABLE_N. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
Post processing for work.mmu_ra.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_KBD.vhdl":17:7:17:13|Synthesizing work.mmu_kbd.rtl.
Post processing for work.mmu_kbd.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_EN80.vhdl":17:7:17:14|Synthesizing work.mmu_en80.rtl.
Post processing for work.mmu_en80.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MD7.vhdl":16:7:16:13|Synthesizing work.mmu_md7.rtl.
Post processing for work.mmu_md7.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ROMEN.vhdl":17:7:17:15|Synthesizing work.mmu_romen.rtl.
Post processing for work.mmu_romen.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_RW245.vhdl":17:7:17:15|Synthesizing work.mmu_rw245.rtl.
Post processing for work.mmu_rw245.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CXXXOUT.vhdl":17:7:17:17|Synthesizing work.mmu_cxxxout.rtl.
Post processing for work.mmu_cxxxout.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_INTERNALS.vhdl":17:7:17:19|Synthesizing work.mmu_internals.rtl.
Post processing for work.mmu_internals.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_INTERNALS.vhdl":51:8:51:9|Latch generated from process for signal INTC8EN_INT; possible missing assignment in an if or case statement.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CASEN.vhdl":18:7:18:15|Synthesizing work.mmu_casen.rtl.
Post processing for work.mmu_casen.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SELMB.vhdl":17:7:17:15|Synthesizing work.mmu_selmb.rtl.
Post processing for work.mmu_selmb.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl":17:7:17:22|Synthesizing work.common_internals.rtl.
Post processing for work.common_internals.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl":53:8:53:9|Latch generated from process for signal P_PHI_1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\COMMON_INTERNALS.vhdl":53:8:53:9|Latch generated from process for signal P_PHI_0; possible missing assignment in an if or case statement.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":16:7:16:24|Synthesizing work.soft_switches_c05x.rtl.
Post processing for work.soft_switches_c05x.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal PG2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal HIRES; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN0; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal AN3; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal MIX; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C05X.vhdl":49:8:49:9|Latch generated from process for signal ITEXT; possible missing assignment in an if or case statement.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\COMMON\SOFT_SWITCHES_C00X.vhdl":18:7:18:24|Synthesizing work.soft_switches_c00x.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":17:7:17:16|Synthesizing work.latch_9334.rtl.
Post processing for work.latch_9334.rtl
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q6; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q5; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q4; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q3; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q2; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q1; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q0; possible missing assignment in an if or case statement.
@W: CL117 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LATCH_9334.vhdl":33:8:33:9|Latch generated from process for signal Q7; possible missing assignment in an if or case statement.
Post processing for work.soft_switches_c00x.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_SOFT_SWITCHES_C08X.vhdl":17:7:17:28|Synthesizing work.mmu_soft_switches_c08x.rtl.
Post processing for work.mmu_soft_switches_c08x.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":16:7:16:17|Synthesizing work.dev_decoder.rtl.
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\TTL\LS138.vhdl":18:7:18:11|Synthesizing work.ls138.rtl.
Post processing for work.ls138.rtl
Post processing for work.dev_decoder.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_MPON.vhdl":17:7:17:14|Synthesizing work.mmu_mpon.rtl.
Post processing for work.mmu_mpon.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_ADDR_DECODER.vhdl":16:7:16:22|Synthesizing work.mmu_addr_decoder.rtl.
Post processing for work.mmu_addr_decoder.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\MMU_HOLD_TIME\VENDOR\LATTICE_iCE40\MMU_HOLD_TIME.vhdl":21:7:21:19|Synthesizing work.mmu_hold_time.rtl.
Post processing for work.mmu_hold_time.rtl
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl":17:7:17:22|Synthesizing work.delay_oscillator.rtl.
@W: CD280 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl":24:14:24:21|Unbound component SB_HFOSC mapped to black box
@N: CD630 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\CUSTOM\DELAY_OSCILLATOR\VENDOR\LATTICE_iCE40\DELAY_OSCILLATOR.vhdl":24:14:24:21|Synthesizing work.sb_hfosc.syn_black_box.
Post processing for work.sb_hfosc.syn_black_box
Post processing for work.delay_oscillator.rtl
Post processing for work.mmu.rtl
@W: CL246 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":18:8:18:8|Input port bits 15 to 8 of a(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\DEV_DECODER.vhdl":18:8:18:8|Input port bits 3 to 0 of a(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU_CASEN.vhdl":27:8:27:12|Input PHI_0 is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 09 21:57:26 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 09 21:57:26 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 09 21:57:26 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\dev\Apple_IIe_MMU_3V3\firmware\MMU\MMU_Implmnt\synwork\MMU_comp.srs changed - recompiling
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level
@N: NF107 :"C:\dev\Apple_IIe_MMU_3V3\firmware\sources\MMU\MMU.vhdl":17:7:17:9|Selected library: work cell: MMU view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Jan 09 21:57:27 2025

###########################################################]
Pre-mapping Report

# Thu Jan 09 21:57:27 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\dev\Apple_IIe_MMU_3V3\firmware\MMU\MMU_Implmnt\MMU_scck.rpt 
Printing clock  summary report in "C:\dev\Apple_IIe_MMU_3V3\firmware\MMU\MMU_Implmnt\MMU_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance ITEXT (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance MIX (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN0 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN1 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN2 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\soft_switches_c05x.vhdl":49:8:49:9|Removing sequential instance AN3 (in view: work.SOFT_SWITCHES_C05X(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\common_internals.vhdl":53:8:53:9|Removing sequential instance P_PHI_0 (in view: work.COMMON_INTERNALS(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\common\common_internals.vhdl":53:8:53:9|Removing sequential instance P_PHI_1 (in view: work.COMMON_INTERNALS(rtl)) of type view:PrimLib.lat(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\ttl\latch_9334.vhdl":33:8:33:9|Removing sequential instance Q6 (in view: work.LATCH_9334(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\ttl\latch_9334.vhdl":33:8:33:9|Removing sequential instance Q7 (in view: work.LATCH_9334(rtl)) of type view:PrimLib.latr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist MMU

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                         Requested     Requested     Clock                                                        Clock                     Clock
Clock                                         Frequency     Period        Type                                                         Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     48.0 MHz      20.830        inferred                                                     Autoconstr_clkgroup_0     10   
DRAM_HOLD_TIME|D_Q3_derived_clock             48.0 MHz      20.830        derived (from DELAY_OSCILLATOR|DELAY_CLK_inferred_clock)     Autoconstr_clkgroup_0     1    
MMU|PHI_0                                     284.8 MHz     3.511         inferred                                                     Autoconstr_clkgroup_1     22   
======================================================================================================================================================================

@W: MT529 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\mmu_hold_time\vendor\lattice_ice40\mmu_hold_time.vhdl":37:8:37:9|Found inferred clock DELAY_OSCILLATOR|DELAY_CLK_inferred_clock which controls 10 sequential elements including U_MMU_HOLD_TIME.D_PHI_0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\mmu_hold_time\vendor\lattice_ice40\mmu_hold_time.vhdl":37:8:37:9|Found inferred clock MMU|PHI_0 which controls 22 sequential elements including U_MMU_HOLD_TIME.SHIFT_REGISTER[1:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\dev\Apple_IIe_MMU_3V3\firmware\MMU\MMU_Implmnt\MMU.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 09 21:57:28 2025

###########################################################]
Map & Optimize Report

# Thu Jan 09 21:57:28 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\dram_hold_time\vendor\lattice_ice40\dram_hold_time.vhdl":50:8:50:9|User-specified initial value defined for instance U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[1:0] is being ignored. 
@W: FX1039 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\dram_hold_time\vendor\lattice_ice40\dram_hold_time.vhdl":41:8:41:9|User-specified initial value defined for instance U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[2:0] is being ignored. 
@W: FX1039 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\custom\mmu_hold_time\vendor\lattice_ice40\mmu_hold_time.vhdl":37:8:37:9|User-specified initial value defined for instance U_MMU_HOLD_TIME.SHIFT_REGISTER[1:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_mpon.vhdl":62:8:62:9|Removing sequential instance U_MMU_MPON.DELTA_01XX_N (in view: work.MMU(rtl)) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_mpon.vhdl":51:8:51:9|Removing sequential instance U_MMU_MPON.M5_7 (in view: work.MMU(rtl)) because it does not drive other instances.
@N: BN362 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_mpon.vhdl":43:8:43:9|Removing sequential instance U_MMU_MPON.M5_2 (in view: work.MMU(rtl)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     1.88ns		  97 /        21
@A: BN291 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu_soft_switches_c08x.vhdl":58:8:58:9|Boundary register U_MMU_SOFT_SWITCHES_C08X.BANK1 (in view: work.MMU(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :"c:\dev\apple_iie_mmu_3v3\firmware\sources\mmu\mmu.vhdl":20:8:20:12|SB_GB inserted on the net PHI_0_c.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net FLG1
1) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch (in view: work.MMU(rtl)), output net FLG1 (in view: work.MMU(rtl))
    net        FLG1
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/O
    net        FLG1
@W: BN137 :|Found combinational loop during mapping at net ALTSTKZP
2) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch (in view: work.MMU(rtl)), output net ALTSTKZP (in view: work.MMU(rtl))
    net        ALTSTKZP
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/O
    net        ALTSTKZP
@W: BN137 :|Found combinational loop during mapping at net FLG2
3) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch (in view: work.MMU(rtl)), output net FLG2 (in view: work.MMU(rtl))
    net        FLG2
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/O
    net        FLG2
@W: BN137 :|Found combinational loop during mapping at net EN80VID
4) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch (in view: work.MMU(rtl)), output net EN80VID (in view: work.MMU(rtl))
    net        EN80VID
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/O
    net        EN80VID
@W: BN137 :|Found combinational loop during mapping at net INTC300_N
5) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch (in view: work.MMU(rtl)), output net INTC300_N (in view: work.MMU(rtl))
    net        INTC300_N
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/O
    net        INTC300_N
@W: BN137 :|Found combinational loop during mapping at net PENIO_N
6) instance U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch (in view: work.MMU(rtl)), output net PENIO_N (in view: work.MMU(rtl))
    net        PENIO_N
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/O
    net        PENIO_N
@W: BN137 :|Found combinational loop during mapping at net HIRES
7) instance U_SOFT_SWITCHES_C05X.HIRES_latch (in view: work.MMU(rtl)), output net HIRES (in view: work.MMU(rtl))
    net        HIRES
    input  pin U_SOFT_SWITCHES_C05X.HIRES_latch/I1
    instance   U_SOFT_SWITCHES_C05X.HIRES_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.HIRES_latch/O
    net        HIRES
@W: BN137 :|Found combinational loop during mapping at net PG2
8) instance U_SOFT_SWITCHES_C05X.PG2_latch (in view: work.MMU(rtl)), output net PG2 (in view: work.MMU(rtl))
    net        PG2
    input  pin U_SOFT_SWITCHES_C05X.PG2_latch/I1
    instance   U_SOFT_SWITCHES_C05X.PG2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.PG2_latch/O
    net        PG2
@W: BN137 :|Found combinational loop during mapping at net UMMU_INTERNALS.INTC8EN_INT
9) instance UMMU_INTERNALS.INTC8EN_INT_latch (in view: work.MMU(rtl)), output net UMMU_INTERNALS.INTC8EN_INT (in view: work.MMU(rtl))
    net        UMMU_INTERNALS.INTC8EN_INT
    input  pin UMMU_INTERNALS.INTC8EN_INT_latch/I1
    instance   UMMU_INTERNALS.INTC8EN_INT_latch (cell SB_LUT4)
    output pin UMMU_INTERNALS.INTC8EN_INT_latch/O
    net        UMMU_INTERNALS.INTC8EN_INT
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)

@N: MT611 :|Automatically generated clock DRAM_HOLD_TIME|D_Q3_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 10 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 11 clock pin(s) of sequential element(s)
7 instances converted, 11 sequential instances remain driven by gated/generated clocks

=================================== Non-Gated/Non-Generated Clocks ====================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                
-------------------------------------------------------------------------------------------------------
@K:CKID0002       PHI_0_ibuf          SB_IO                  10         U_MMU_SOFT_SWITCHES_C08X.WRPROT
=======================================================================================================
============================================================================================================ Gated/Generated Clocks ============================================================================================================
Clock Tree ID     Driving Element                   Drive Element Type     Fanout     Sample Instance             Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       U_DELAY_OSCILLATOR.U_SB_HFOSC     SB_HFOSC               11         U_MMU_HOLD_TIME.D_PHI_0     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 138MB)

Writing Analyst data base C:\dev\Apple_IIe_MMU_3V3\firmware\MMU\MMU_Implmnt\synwork\MMU_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\dev\Apple_IIe_MMU_3V3\firmware\MMU\MMU_Implmnt\MMU.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

Warning: Found 9 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.INTC300_N
1) instance Q5_latch (in view: work.LATCH_9334(netlist)), output net INTC300_N (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_24
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q5_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_24
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.PENIO_N
2) instance Q3_latch (in view: work.LATCH_9334(netlist)), output net PENIO_N (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_25
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q3_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_25
@W: BN137 :|Found combinational loop during mapping at net UMMU_INTERNALS.INTC8EN_INT
3) instance INTC8EN_INT_latch (in view: work.MMU_INTERNALS(netlist)), output net INTC8EN_INT (in view: work.MMU_INTERNALS(netlist))
    net        UMMU_INTERNALS.G_28
    input  pin UMMU_INTERNALS.INTC8EN_INT_latch/I1
    instance   UMMU_INTERNALS.INTC8EN_INT_latch (cell SB_LUT4)
    output pin UMMU_INTERNALS.INTC8EN_INT_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_28
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.FLG1
4) instance Q1_latch (in view: work.LATCH_9334(netlist)), output net FLG1 (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_20
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q1_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_20
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.ALTSTKZP
5) instance Q4_latch (in view: work.LATCH_9334(netlist)), output net ALTSTKZP (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_21
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q4_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_21
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.FLG2
6) instance Q2_latch (in view: work.LATCH_9334(netlist)), output net FLG2 (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_22
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q2_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_22
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.EN80VID
7) instance Q0_latch (in view: work.LATCH_9334(netlist)), output net EN80VID (in view: work.LATCH_9334(netlist))
    net        U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.G_23
    input  pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/I1
    instance   U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C00X.SOFT_SWITCHES_LATCH.Q0_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_23
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C05X.HIRES
8) instance HIRES_latch (in view: work.SOFT_SWITCHES_C05X(netlist)), output net HIRES (in view: work.SOFT_SWITCHES_C05X(netlist))
    net        U_SOFT_SWITCHES_C05X.G_26
    input  pin U_SOFT_SWITCHES_C05X.HIRES_latch/I1
    instance   U_SOFT_SWITCHES_C05X.HIRES_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.HIRES_latch/O
    net        U_ADDR_DECODER.MMU_1_J5.G_26
@W: BN137 :|Found combinational loop during mapping at net U_SOFT_SWITCHES_C05X.PG2
9) instance PG2_latch (in view: work.SOFT_SWITCHES_C05X(netlist)), output net PG2 (in view: work.SOFT_SWITCHES_C05X(netlist))
    net        U_SOFT_SWITCHES_C05X.G_27
    input  pin U_SOFT_SWITCHES_C05X.PG2_latch/I1
    instance   U_SOFT_SWITCHES_C05X.PG2_latch (cell SB_LUT4)
    output pin U_SOFT_SWITCHES_C05X.PG2_latch/O
    net        U_SOFT_SWITCHES_C05X.PG2
End of loops
@W: MT420 |Found inferred clock MMU|PHI_0 with period 5.59ns. Please declare a user-defined clock on object "p:PHI_0"
@W: MT420 |Found inferred clock DELAY_OSCILLATOR|DELAY_CLK_inferred_clock with period 20.83ns. Please declare a user-defined clock on object "n:U_DELAY_OSCILLATOR.DELAY_CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Jan 09 21:57:28 2025
#


Top view:               MMU
Requested Frequency:    48.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.986

                                              Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                                Frequency     Frequency     Period        Period        Slack      Type         Group                
---------------------------------------------------------------------------------------------------------------------------------------------------
DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     48.0 MHz      215.2 MHz     20.830        4.646         16.184     inferred     Autoconstr_clkgroup_0
MMU|PHI_0                                     178.9 MHz     152.1 MHz     5.589         6.575         -0.986     inferred     Autoconstr_clkgroup_1
===================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                   Ending                                     |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DELAY_OSCILLATOR|DELAY_CLK_inferred_clock  DELAY_OSCILLATOR|DELAY_CLK_inferred_clock  |  20.830      16.184  |  No paths    -      |  No paths    -      |  No paths    -    
MMU|PHI_0                                  MMU|PHI_0                                  |  5.589       -0.986  |  No paths    -      |  No paths    -      |  No paths    -    
=============================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: DELAY_OSCILLATOR|DELAY_CLK_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                  Starting                                                                                       Arrival           
Instance                                                          Reference                                     Type        Pin     Net                          Time        Slack 
                                                                  Clock                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N                                   DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFFR     Q       RA_ENABLE_N                  0.796       16.184
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_Q3                         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       D_Q3                         0.796       16.215
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[1]         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       D_Q3_0                       0.796       16.308
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[0]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       PRAS_N_SHIFT_REGISTER[0]     0.796       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[1]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       PRAS_N_SHIFT_REGISTER[1]     0.796       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[2]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       PRAS_N_SHIFT_REGISTER[2]     0.796       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[0]         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       Q3_SHIFT_REGISTER[0]         0.796       17.311
U_MMU_HOLD_TIME.SHIFT_REGISTER[0]                                 DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       SHIFT_REGISTER[0]            0.796       17.311
U_MMU_HOLD_TIME.SHIFT_REGISTER[1]                                 DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF      Q       SHIFT_REGISTER[1]            0.796       17.311
===================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                  Starting                                                                                      Required           
Instance                                                          Reference                                     Type       Pin     Net                          Time         Slack 
                                                                  Clock                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
U_MMU_HOLD_TIME.D_PHI_0                                           DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF     D       SHIFT_REGISTER[1]            20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_Q3                         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF     D       D_Q3_0                       20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.D_RAS_N                      DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF     D       PRAS_N_SHIFT_REGISTER[2]     20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[1]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF     D       PRAS_N_SHIFT_REGISTER[0]     20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.PRAS_N_SHIFT_REGISTER[2]     DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF     D       PRAS_N_SHIFT_REGISTER[1]     20.675       17.311
U_MMU_RA.MMU_RA_MUX.U_DRAM_HOLD_TIME.Q3_SHIFT_REGISTER[1]         DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF     D       Q3_SHIFT_REGISTER[0]         20.675       17.311
U_MMU_HOLD_TIME.SHIFT_REGISTER[1]                                 DELAY_OSCILLATOR|DELAY_CLK_inferred_clock     SB_DFF     D       SHIFT_REGISTER[0]            20.675       17.311
===================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.830
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         20.675

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 16.184

    Number of logic level(s):                1
    Starting point:                          U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N / Q
    Ending point:                            U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N / D
    The start point is clocked by            DELAY_OSCILLATOR|DELAY_CLK_inferred_clock [rising] on pin C
    The end   point is clocked by            DELAY_OSCILLATOR|DELAY_CLK_inferred_clock [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                    Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N         SB_DFFR     Q        Out     0.796     0.796       -         
RA_ENABLE_N                             Net         -        -       1.599     -           2         
U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N_RNO     SB_LUT4     I1       In      -         2.395       -         
U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N_RNO     SB_LUT4     O        Out     0.589     2.984       -         
RA_ENABLE_N_0                           Net         -        -       1.507     -           1         
U_MMU_RA.MMU_RA_MUX.RA_ENABLE_N         SB_DFFR     D        In      -         4.491       -         
=====================================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: MMU|PHI_0
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                          Arrival           
Instance                                 Reference     Type        Pin     Net             Time        Slack 
                                         Clock                                                               
-------------------------------------------------------------------------------------------------------------
U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC     MMU|PHI_0     SB_DFFR     Q       OUT_FST_ACC     0.796       -0.986
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN        MMU|PHI_0     SB_DFFS     Q       OUT_WREN        0.796       -0.955
U_MMU_SOFT_SWITCHES_C08X.BANK2           MMU|PHI_0     SB_DFFS     Q       BANK2           0.796       0.943 
U_MMU_MPON.M5                            MMU|PHI_0     SB_DFF      Q       M5              0.796       1.067 
U_MMU_SOFT_SWITCHES_C08X.RDRAM           MMU|PHI_0     SB_DFFR     Q       RDRAM           0.796       1.067 
U_MMU_SOFT_SWITCHES_C08X.RDROM           MMU|PHI_0     SB_DFFS     Q       RDROM           0.796       1.067 
U_MMU_MPON.M5_0                          MMU|PHI_0     SB_DFF      Q       M5_0            0.796       2.070 
=============================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                               Required           
Instance                                 Reference     Type         Pin     Net                 Time         Slack 
                                         Clock                                                                     
-------------------------------------------------------------------------------------------------------------------
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN        MMU|PHI_0     SB_DFFS      D       OUT_WREN_0          5.434        -0.986
U_MMU_SOFT_SWITCHES_C08X.BANK2           MMU|PHI_0     SB_DFFS      D       BANK2_0             5.434        0.943 
U_MMU_SOFT_SWITCHES_C08X.WRPROT          MMU|PHI_0     SB_DFFER     D       N_12                5.434        0.943 
U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC     MMU|PHI_0     SB_DFFR      D       OUT_FST_ACC_0       5.434        0.974 
U_MMU_MPON.DELTA_01XX_N_ret              MMU|PHI_0     SB_DFF       D       MPON_N_0_9_reti     5.434        1.067 
U_MMU_SOFT_SWITCHES_C08X.RDRAM           MMU|PHI_0     SB_DFFR      D       RDRAM_0             5.434        1.067 
U_MMU_SOFT_SWITCHES_C08X.RDROM           MMU|PHI_0     SB_DFFS      D       RDROM_0             5.434        1.067 
U_MMU_MPON.M5                            MMU|PHI_0     SB_DFF       D       M5_0                5.434        2.070 
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      6.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.986

    Number of logic level(s):                2
    Starting point:                          U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC / Q
    Ending point:                            U_MMU_SOFT_SWITCHES_C08X.OUT_WREN / D
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            MMU|PHI_0 [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC          SB_DFFR     Q        Out     0.796     0.796       -         
OUT_FST_ACC                                   Net         -        -       1.599     -           2         
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN_RNIJLNN     SB_LUT4     I1       In      -         2.395       -         
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN_RNIJLNN     SB_LUT4     O        Out     0.558     2.953       -         
N_12                                          Net         -        -       1.371     -           2         
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN_RNO         SB_LUT4     I1       In      -         4.324       -         
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN_RNO         SB_LUT4     O        Out     0.589     4.913       -         
OUT_WREN_0                                    Net         -        -       1.507     -           1         
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN             SB_DFFS     D        In      -         6.420       -         
===========================================================================================================
Total path delay (propagation time + setup) of 6.575 is 2.098(31.9%) logic and 4.477(68.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      6.389
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.955

    Number of logic level(s):                2
    Starting point:                          U_MMU_SOFT_SWITCHES_C08X.OUT_WREN / Q
    Ending point:                            U_MMU_SOFT_SWITCHES_C08X.OUT_WREN / D
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            MMU|PHI_0 [rising] on pin C

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                          Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN             SB_DFFS     Q        Out     0.796     0.796       -         
OUT_WREN                                      Net         -        -       1.599     -           2         
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN_RNIJLNN     SB_LUT4     I2       In      -         2.395       -         
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN_RNIJLNN     SB_LUT4     O        Out     0.558     2.953       -         
N_12                                          Net         -        -       1.371     -           2         
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN_RNO         SB_LUT4     I1       In      -         4.324       -         
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN_RNO         SB_LUT4     O        Out     0.558     4.882       -         
OUT_WREN_0                                    Net         -        -       1.507     -           1         
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN             SB_DFFS     D        In      -         6.389       -         
===========================================================================================================
Total path delay (propagation time + setup) of 6.544 is 2.067(31.6%) logic and 4.477(68.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      4.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.943

    Number of logic level(s):                1
    Starting point:                          U_MMU_SOFT_SWITCHES_C08X.BANK2 / Q
    Ending point:                            U_MMU_SOFT_SWITCHES_C08X.BANK2 / D
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            MMU|PHI_0 [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
U_MMU_SOFT_SWITCHES_C08X.BANK2         SB_DFFS     Q        Out     0.796     0.796       -         
BANK2                                  Net         -        -       1.599     -           2         
U_MMU_SOFT_SWITCHES_C08X.BANK2_RNO     SB_LUT4     I1       In      -         2.395       -         
U_MMU_SOFT_SWITCHES_C08X.BANK2_RNO     SB_LUT4     O        Out     0.589     2.984       -         
BANK2_0                                Net         -        -       1.507     -           1         
U_MMU_SOFT_SWITCHES_C08X.BANK2         SB_DFFS     D        In      -         4.491       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.646 is 1.540(33.1%) logic and 3.106(66.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.974

    Number of logic level(s):                1
    Starting point:                          U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC / Q
    Ending point:                            U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC / D
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            MMU|PHI_0 [rising] on pin C

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                         Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC         SB_DFFR     Q        Out     0.796     0.796       -         
OUT_FST_ACC                                  Net         -        -       1.599     -           2         
U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC_RNO     SB_LUT4     I2       In      -         2.395       -         
U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC_RNO     SB_LUT4     O        Out     0.558     2.953       -         
OUT_FST_ACC_0                                Net         -        -       1.507     -           1         
U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC         SB_DFFR     D        In      -         4.460       -         
==========================================================================================================
Total path delay (propagation time + setup) of 4.615 is 1.509(32.7%) logic and 3.106(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.589
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.434

    - Propagation time:                      4.460
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.974

    Number of logic level(s):                1
    Starting point:                          U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC / Q
    Ending point:                            U_MMU_SOFT_SWITCHES_C08X.WRPROT / D
    The start point is clocked by            MMU|PHI_0 [rising] on pin C
    The end   point is clocked by            MMU|PHI_0 [rising] on pin C

Instance / Net                                             Pin      Pin               Arrival     No. of    
Name                                          Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------
U_MMU_SOFT_SWITCHES_C08X.OUT_FST_ACC          SB_DFFR      Q        Out     0.796     0.796       -         
OUT_FST_ACC                                   Net          -        -       1.599     -           2         
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN_RNIJLNN     SB_LUT4      I1       In      -         2.395       -         
U_MMU_SOFT_SWITCHES_C08X.OUT_WREN_RNIJLNN     SB_LUT4      O        Out     0.558     2.953       -         
N_12                                          Net          -        -       1.507     -           2         
U_MMU_SOFT_SWITCHES_C08X.WRPROT               SB_DFFER     D        In      -         4.460       -         
============================================================================================================
Total path delay (propagation time + setup) of 4.615 is 1.509(32.7%) logic and 3.106(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

---------------------------------------
Resource Usage Report for MMU 

Mapping to part: ice5lp1ksg48
Cell usage:
GND             19 uses
SB_DFF          13 uses
SB_DFFER        2 uses
SB_DFFR         3 uses
SB_DFFS         3 uses
SB_GB           1 use
SB_HFOSC        1 use
VCC             19 uses
SB_LUT4         112 uses

I/O ports: 38
I/O primitives: 38
SB_IO          38 uses

I/O Register bits:                  0
Register bits not including I/Os:   21 (2%)
Total load per clock:
   DELAY_OSCILLATOR|DELAY_CLK_inferred_clock: 11
   MMU|PHI_0: 1

@S |Mapping Summary:
Total  LUTs: 112 (11%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 112 = 112 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 139MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Jan 09 21:57:29 2025

###########################################################]


Synthesis exit by 0.
Current Implementation MMU_Implmnt its sbt path: C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
Current Implementation MMU_Implmnt its sbt path: C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt\sbt
MMU_Implmnt: newer file C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt/MMU.edf detected. Need to run "Import P&R Input Files"
Current Implementation MMU_Implmnt its sbt path: C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt\sbt
MMU_Implmnt: newer file C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt/MMU.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt/MMU.edf C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf " "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE5LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt/MMU.edf...
Parsing edif file: C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf...
start to read sdc/scf file C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt/MMU.scf
sdc_reader OK C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt/MMU.scf
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance U_DELAY_OSCILLATOR.U_SB_HFOSC. default value (0) is added.
Stored edif netlist at C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt\sbt\netlist\oadb-MMU...
Warning: Unable to find Clock(DELAY_OSCILLATOR|DELAY_CLK_inferred_clock).Following line is ignored:(in the file C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt/MMU.scf)
set_false_path  -from [get_clocks {MMU|PHI_0}]  -to [get_clocks {DELAY_OSCILLATOR|DELAY_CLK_inferred_clock}]

write Timing Constraint to C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: MMU

EDF Parser run-time: 5 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt\sbt\netlist\oadb-MMU" --outdir "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" --package SG48 --deviceMarketName iCE5LP1K --sdc-file "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40TH4K.lib" --effort_level std --out-sdc-file "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt\sbt\outputs\placer\MMU_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt\sbt\netlist\oadb-MMU --outdir C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev --package SG48 --deviceMarketName iCE5LP1K --sdc-file C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40TH4K.lib --effort_level std --out-sdc-file C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt\sbt\outputs\placer\MMU_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev
Package              - SG48
Design database      - C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt\sbt\netlist\oadb-MMU
SDC file             - C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40TH4K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt\sbt\netlist\oadb-MMU/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	112
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	38
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDRVs     	:	0
    Number of RGBDRVs     	:	0
    Number of LEDDIPs     	:	0
    Number of IRDRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1
    LUT utilization    	:	112/1100


Phase 1
I2077: Start design legalization
I3013: Unable to fit the design into the selected device/package
DEVICE IO Count:
 (a) Regular IOs (SB_IO/SB_GB_IO) on the chip  - 32
 (b) SPI IOs on the chip                       - 4
 (c) Open Drain IOs (SB_IO_OD) on the chip     - 4
                                               ------
 Total IO Capacity of Chip (a + b + c)         - 40
                                               ------
DESIGN IO Count:
 (a) Regular IOs(auto placement)            - 38
 (b) SPI Constrained IOs in the design      - 0
 (c) Open Drain IOs                         - 0
                                            ------
 Total IO count of the design (a + b + c)   - 38
                                            ------
E2081: Feasibility check for IO Placement failed
E2080: Design legalizer failed: Design can not be legalized
E2055: Error while doing placement of the design
Unrecognizable name MMU


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt\sbt\netlist\oadb-MMU" --outdir "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev" --package SG48 --deviceMarketName iCE5LP1K --sdc-file "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40TH4K.lib" --effort_level std --out-sdc-file "C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt\sbt\outputs\placer\MMU_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt\sbt\netlist\oadb-MMU --outdir C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev --package SG48 --deviceMarketName iCE5LP1K --sdc-file C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40TH4K.lib --effort_level std --out-sdc-file C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt\sbt\outputs\placer\MMU_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev
Package              - SG48
Design database      - C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt\sbt\netlist\oadb-MMU
SDC file             - C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40TH4K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/dev/Apple_IIe_MMU_3V3/firmware/MMU/MMU_Implmnt\sbt\netlist\oadb-MMU/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40T04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	112
    Number of DFFs      	:	21
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	38
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDRVs     	:	0
    Number of RGBDRVs     	:	0
    Number of LEDDIPs     	:	0
    Number of IRDRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1
    LUT utilization    	:	112/1100


Phase 1
I2077: Start design legalization
I3013: Unable to fit the design into the selected device/package
DEVICE IO Count:
 (a) Regular IOs (SB_IO/SB_GB_IO) on the chip  - 32
 (b) SPI IOs on the chip                       - 4
 (c) Open Drain IOs (SB_IO_OD) on the chip     - 4
                                               ------
 Total IO Capacity of Chip (a + b + c)         - 40
                                               ------
DESIGN IO Count:
 (a) Regular IOs(auto placement)            - 35
 (b) SPI Constrained IOs in the design      - 3
 (c) Open Drain IOs                         - 0
                                            ------
 Total IO count of the design (a + b + c)   - 38
                                            ------
E2081: Feasibility check for IO Placement failed
E2080: Design legalizer failed: Design can not be legalized
E2055: Error while doing placement of the design
10:10:53 PM
