{"Source Block": ["verilog-ethernet/rtl/axis_xgmii_tx_32.v@519:568@HdlStmProcess", "            end\n        end\n    endcase\nend\n\nalways @(posedge clk) begin\n    if (rst) begin\n        state_reg <= STATE_IDLE;\n\n        frame_ptr_reg <= 16'd0;\n\n        ifg_count_reg <= 8'd0;\n        deficit_idle_count_reg <= 2'd0;\n\n        s_axis_tready_reg <= 1'b0;\n\n        xgmii_txd_reg <= {4{XGMII_IDLE}};\n        xgmii_txc_reg <= 4'b1111;\n\n        start_packet_reg <= 1'b0;\n\n        crc_state <= 32'hFFFFFFFF;\n    end else begin\n        state_reg <= state_next;\n\n        frame_ptr_reg <= frame_ptr_next;\n\n        ifg_count_reg <= ifg_count_next;\n        deficit_idle_count_reg <= deficit_idle_count_next;\n\n        s_axis_tready_reg <= s_axis_tready_next;\n\n        xgmii_txd_reg <= xgmii_txd_next;\n        xgmii_txc_reg <= xgmii_txc_next;\n\n        start_packet_reg <= start_packet_next;\n\n        // datapath\n        if (reset_crc) begin\n            crc_state <= 32'hFFFFFFFF;\n        end else if (update_crc) begin\n            crc_state <= crc_next3;\n        end\n    end\n\n    s_tdata_reg <= s_tdata_next;\n    s_tkeep_reg <= s_tkeep_next;\nend\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[538, "        error_underflow_reg <= 1'b0;\n"], [554, "        error_underflow_reg <= error_underflow_next;\n"]]}}