Release 14.4 - xst P.49d (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : top
Automatic Register Balancing       : yes
Signal Encoding Algorithm          : user

---- General Options
Optimization Goal                  : SPEED
Optimization Effort                : 2

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/boards/atlys/rtl/top.v" into library work
Parsing module <top>.
Analyzing Verilog file "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/common/rtl/dcmspi.v" into library work
Parsing module <dcmspi>.
Analyzing Verilog file "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/common/rtl/debnce.v" into library work
Parsing module <debnce>.
Analyzing Verilog file "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/common/rtl/hdclrbar.v" into library work
Parsing module <hdcolorbar>.
Analyzing Verilog file "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/common/rtl/synchro.v" into library work
Parsing module <synchro>.
WARNING:HDLCompiler:924 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/common/rtl/synchro.v" Line 87: Attribute target identifier fdb not found in this scope
WARNING:HDLCompiler:924 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/common/rtl/synchro.v" Line 82: Attribute target identifier fda not found in this scope
WARNING:HDLCompiler:924 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/common/rtl/synchro.v" Line 83: Attribute target identifier fdb not found in this scope
WARNING:HDLCompiler:924 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/common/rtl/synchro.v" Line 84: Attribute target identifier fda not found in this scope
WARNING:HDLCompiler:924 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/common/rtl/synchro.v" Line 85: Attribute target identifier fdb not found in this scope
WARNING:HDLCompiler:924 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/common/rtl/synchro.v" Line 86: Attribute target identifier fda not found in this scope
Analyzing Verilog file "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/common/rtl/DRAM16XN.v" into library work
Parsing module <DRAM16XN>.
Analyzing Verilog file "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/common/rtl/datacontroller.v" into library work
Parsing module <datacontroller>.
Analyzing Verilog file "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/phsaligner.v" into library work
Parsing module <phsaligner>.
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/phsaligner.v" Line 65. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/phsaligner.v" Line 66. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/phsaligner.v" Line 67. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/phsaligner.v" Line 68. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/phsaligner.v" Line 133. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/phsaligner.v" Line 134. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/phsaligner.v" Line 135. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/phsaligner.v" Line 136. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/phsaligner.v" Line 137. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/phsaligner.v" Line 138. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/phsaligner.v" Line 139. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/phsaligner.v" Line 169. parameter declaration becomes local in phsaligner with formal parameter declaration list
Analyzing Verilog file "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/serdes_1_to_5_diff_data.v" into library work
Parsing module <serdes_1_to_5_diff_data>.
Analyzing Verilog file "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/dvi_decoder.v" into library work
Parsing module <dvi_decoder>.
Analyzing Verilog file "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/decode.v" into library work
Parsing module <decode>.
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/decode.v" Line 186. parameter declaration becomes local in decode with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/decode.v" Line 187. parameter declaration becomes local in decode with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/decode.v" Line 188. parameter declaration becomes local in decode with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/decode.v" Line 189. parameter declaration becomes local in decode with formal parameter declaration list
Analyzing Verilog file "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/chnlbond.v" into library work
Parsing module <chnlbond>.
Analyzing Verilog file "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_tx/rtl/serdes_n_to_1.v" into library work
Parsing module <serdes_n_to_1>.
Analyzing Verilog file "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_tx/rtl/srldelay.v" into library work
Parsing module <srldelay>.
Analyzing Verilog file "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_tx/rtl/encode.v" into library work
Parsing module <encode>.
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_tx/rtl/encode.v" Line 123. parameter declaration becomes local in encode with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_tx/rtl/encode.v" Line 124. parameter declaration becomes local in encode with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_tx/rtl/encode.v" Line 125. parameter declaration becomes local in encode with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_tx/rtl/encode.v" Line 126. parameter declaration becomes local in encode with formal parameter declaration list
Analyzing Verilog file "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_tx/rtl/dvi_encoder.v" into library work
Parsing module <dvi_encoder>.
Analyzing Verilog file "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_tx/rtl/dvi_encoder_top.v" into library work
Parsing module <dvi_encoder_top>.
Analyzing Verilog file "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_tx/rtl/convert_30to15_fifo.v" into library work
Parsing module <convert_30to15_fifo>.
Analyzing Verilog file "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/coregen/fifo16_32768.v" into library work
Parsing module <fifo16_32768>.
Analyzing Verilog file "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/coregen/fifo29_32768.v" into library work
Parsing module <fifo29_32768>.
Analyzing Verilog file "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/coregen/fifo48_8k.v" into library work
Parsing module <fifo48_8k>.
Analyzing Verilog file "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/coregen/clk_wiz_v3_6.v" into library work
Parsing module <clk_wiz_v3_6>.
Analyzing Verilog file "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/timing/rtl/timing_gen.v" into library work
Parsing module <timing_gen>.
Analyzing Verilog file "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/timing/rtl/tmds_timing.v" into library work
Parsing module <tmds_timing>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/boards/atlys/rtl/top.v" Line 148: Port debug is not connected to this instance

Elaborating module <top>.

Elaborating module <BUFG>.

Elaborating module <synchro(INITIALIZE="LOGIC0")>.

Elaborating module <FDC>.
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/boards/atlys/rtl/top.v" Line 111: Assignment to switch ignored, since the identifier is never used

Elaborating module <dvi_decoder>.

Elaborating module <IBUFDS(IOSTANDARD="TMDS_33",DIFF_TERM="FALSE")>.

Elaborating module <BUFIO2(DIVIDE_BYPASS="TRUE",DIVIDE=1)>.

Elaborating module <PLL_BASE(CLKIN_PERIOD=10,CLKFBOUT_MULT=10,CLKOUT0_DIVIDE=1,CLKOUT1_DIVIDE=10,CLKOUT2_DIVIDE=5,COMPENSATION="INTERNAL")>.

Elaborating module <BUFPLL(DIVIDE=5)>.

Elaborating module <decode(CHANNEL="BLUE")>.

Elaborating module <serdes_1_to_5_diff_data(DIFF_TERM="FALSE",BITSLIP_ENABLE="TRUE")>.
WARNING:HDLCompiler:413 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/serdes_1_to_5_diff_data.v" Line 248: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/serdes_1_to_5_diff_data.v" Line 250: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/serdes_1_to_5_diff_data.v" Line 251: Result of 2-bit expression is truncated to fit in 1-bit target.

Elaborating module <IBUFDS(DIFF_TERM="FALSE")>.

Elaborating module <IODELAY2(DATA_RATE="SDR",IDELAY_VALUE=0,IDELAY2_VALUE=0,IDELAY_MODE="NORMAL",ODELAY_VALUE=0,IDELAY_TYPE="DIFF_PHASE_DETECTOR",COUNTER_WRAPAROUND="STAY_AT_LIMIT",DELAY_SRC="IDATAIN",SERDES_MODE="MASTER",SIM_TAPDELAY_VALUE=49)>.

Elaborating module <IODELAY2(DATA_RATE="SDR",IDELAY_VALUE=0,IDELAY2_VALUE=0,IDELAY_MODE="NORMAL",ODELAY_VALUE=0,IDELAY_TYPE="DIFF_PHASE_DETECTOR",COUNTER_WRAPAROUND="WRAPAROUND",DELAY_SRC="IDATAIN",SERDES_MODE="SLAVE",SIM_TAPDELAY_VALUE=49)>.

Elaborating module <ISERDES2(DATA_WIDTH=5,DATA_RATE="SDR",BITSLIP_ENABLE="TRUE",SERDES_MODE="MASTER",INTERFACE_TYPE="RETIMED")>.

Elaborating module <ISERDES2(DATA_WIDTH=5,DATA_RATE="SDR",BITSLIP_ENABLE="TRUE",SERDES_MODE="SLAVE",INTERFACE_TYPE="RETIMED")>.

Elaborating module <phsaligner>.
WARNING:HDLCompiler:1308 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/phsaligner.v" Line 174: Found full_case directive in module phsaligner. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1308 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/phsaligner.v" Line 221: Found full_case directive in module phsaligner. Use of full_case directives may cause differences between RTL and post-synthesis simulation

Elaborating module <chnlbond>.

Elaborating module <DRAM16XN(data_width=10)>.

Elaborating module <RAM16X1D>.
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/dvi_decoder.v" Line 225: Assignment to ade_b ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/dvi_decoder.v" Line 226: Assignment to vde_b ignored, since the identifier is never used

Elaborating module <decode(CHANNEL="GREEN")>.
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/dvi_decoder.v" Line 254: Assignment to ade_g ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/dvi_decoder.v" Line 255: Assignment to vde_g ignored, since the identifier is never used

Elaborating module <decode(CHANNEL="RED")>.
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/boards/atlys/rtl/top.v" Line 163: Assignment to rx0_pclkx2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/boards/atlys/rtl/top.v" Line 164: Assignment to rx0_pclkx10 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/boards/atlys/rtl/top.v" Line 165: Assignment to rx0_pllclk0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/boards/atlys/rtl/top.v" Line 167: Assignment to rx0_pllclk2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/boards/atlys/rtl/top.v" Line 168: Assignment to rx0_plllckd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/boards/atlys/rtl/top.v" Line 169: Assignment to rx0_tmdsclk ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/boards/atlys/rtl/top.v" Line 170: Assignment to rx0_serdesstrobe ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/boards/atlys/rtl/top.v" Line 176: Assignment to rx0_blue_vld ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/boards/atlys/rtl/top.v" Line 177: Assignment to rx0_green_vld ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/boards/atlys/rtl/top.v" Line 178: Assignment to rx0_red_vld ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/boards/atlys/rtl/top.v" Line 179: Assignment to rx0_blue_rdy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/boards/atlys/rtl/top.v" Line 180: Assignment to rx0_green_rdy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/boards/atlys/rtl/top.v" Line 181: Assignment to rx0_red_rdy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/boards/atlys/rtl/top.v" Line 183: Assignment to rx0_psalgnerr ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/boards/atlys/rtl/top.v" Line 186: Assignment to rx0_sdata ignored, since the identifier is never used

Elaborating module <PLL_BASE(CLKIN_PERIOD=10,CLKFBOUT_MULT=10,CLKOUT0_DIVIDE=1,CLKOUT1_DIVIDE=10,CLKOUT2_DIVIDE=5,COMPENSATION="SOURCE_SYNCHRONOUS")>.

Elaborating module <dvi_encoder_top>.

Elaborating module <serdes_n_to_1(SF=5)>.

Elaborating module <OSERDES2(DATA_WIDTH=5,DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",SERDES_MODE="MASTER",OUTPUT_MODE="DIFFERENTIAL")>.

Elaborating module <OSERDES2(DATA_WIDTH=5,DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",SERDES_MODE="SLAVE",OUTPUT_MODE="DIFFERENTIAL")>.

Elaborating module <OBUFDS>.

Elaborating module <srldelay(WIDTH=40,TAPS=4'b1010)>.

Elaborating module <SRL16E>.

Elaborating module <encode(CHANNEL="BLUE")>.

Elaborating module <encode(CHANNEL="GREEN")>.

Elaborating module <encode(CHANNEL="RED")>.

Elaborating module <convert_30to15_fifo>.

Elaborating module <DRAM16XN(data_width=30)>.

Elaborating module <FDP>.

Elaborating module <FD>.

Elaborating module <FDR>.

Elaborating module <FDRE>.

Elaborating module <FDE>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/boards/atlys/rtl/top.v".
WARNING:Xst:647 - Input <SW<3:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/boards/atlys/rtl/top.v" line 102: Output port <sync> of the instance <synchro_sws_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/boards/atlys/rtl/top.v" line 105: Output port <sync> of the instance <synchro_sws_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/boards/atlys/rtl/top.v" line 148: Output port <debug> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/boards/atlys/rtl/top.v" line 148: Output port <sdout> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/boards/atlys/rtl/top.v" line 148: Output port <pclkx2> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/boards/atlys/rtl/top.v" line 148: Output port <pclkx10> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/boards/atlys/rtl/top.v" line 148: Output port <pllclk0> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/boards/atlys/rtl/top.v" line 148: Output port <pllclk2> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/boards/atlys/rtl/top.v" line 148: Output port <pll_lckd> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/boards/atlys/rtl/top.v" line 148: Output port <serdesstrobe> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/boards/atlys/rtl/top.v" line 148: Output port <tmdsclk> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/boards/atlys/rtl/top.v" line 148: Output port <blue_vld> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/boards/atlys/rtl/top.v" line 148: Output port <green_vld> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/boards/atlys/rtl/top.v" line 148: Output port <red_vld> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/boards/atlys/rtl/top.v" line 148: Output port <blue_rdy> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/boards/atlys/rtl/top.v" line 148: Output port <green_rdy> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/boards/atlys/rtl/top.v" line 148: Output port <red_rdy> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/boards/atlys/rtl/top.v" line 148: Output port <psalgnerr> of the instance <dvi_rx0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <buf_d>.
    Found 1-bit register for signal <hsync_q>.
    Found 1-bit register for signal <vsync_q>.
    Found 1-bit register for signal <vde_q>.
    Found 1-bit register for signal <ade_q>.
    Found 4-bit register for signal <adin0_q>.
    Found 4-bit register for signal <adin1_q>.
    Found 4-bit register for signal <adin2_q>.
    Found 1-bit register for signal <chk>.
    Found 19-bit register for signal <a_r>.
    Found 19-bit register for signal <a_g>.
    Found 19-bit register for signal <a_b>.
    Found 8-bit register for signal <b_r>.
    Found 8-bit register for signal <b_g>.
    Found 8-bit register for signal <b_b>.
    Found 19-bit register for signal <Y>.
    Found 19-bit register for signal <Cr>.
    Found 19-bit register for signal <Cb>.
    Found 2-bit register for signal <statp>.
    Found 28-bit register for signal <clkn>.
    Found 1-bit register for signal <mes>.
    Found 28-bit register for signal <pcnt>.
    Found 1-bit register for signal <buf_c>.
    Found finite state machine <FSM_0> for signal <statp>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | clk100m (rising_edge)                          |
    | Reset              | rstbtn_n_INV_105_o (positive)                  |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 19-bit subtractor for signal <n0144> created at line 400.
    Found 19-bit subtractor for signal <Y[10]_PWR_1_o_sub_26_OUT> created at line 401.
    Found 19-bit subtractor for signal <n0149> created at line 401.
    Found 19-bit subtractor for signal <n0152> created at line 402.
    Found 19-bit adder for signal <Y[10]_PWR_1_o_add_21_OUT> created at line 400.
    Found 19-bit adder for signal <Y[10]_GND_1_o_add_23_OUT> created at line 401.
    Found 19-bit adder for signal <Y[10]_PWR_1_o_add_29_OUT> created at line 402.
    Found 28-bit adder for signal <clkn[27]_GND_1_o_add_68_OUT> created at line 456.
    Found 28-bit adder for signal <pcnt[27]_GND_1_o_add_81_OUT> created at line 475.
    Found 9x19-bit multiplier for signal <n0142> created at line 400.
    Found 8x19-bit multiplier for signal <n0146> created at line 401.
    Found 7x19-bit multiplier for signal <n0148> created at line 401.
    Found 9x19-bit multiplier for signal <n0150> created at line 402.
    Found 8-bit 4-to-1 multiplexer for signal <LED> created at line 487.
    Found 19-bit comparator lessequal for signal <n0046> created at line 403
    Found 19-bit comparator lessequal for signal <n0049> created at line 404
    Found 19-bit comparator lessequal for signal <n0052> created at line 405
    Summary:
	inferred   4 Multiplier(s).
	inferred   9 Adder/Subtractor(s).
	inferred 214 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <synchro>.
    Related source file is "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/common/rtl/synchro.v".
        INITIALIZE = "LOGIC0"
    Summary:
	no macro.
Unit <synchro> synthesized.

Synthesizing Unit <dvi_decoder>.
    Related source file is "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/dvi_decoder.v".
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/dvi_decoder.v" line 205: Output port <ade> of the instance <dec_b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/dvi_decoder.v" line 205: Output port <vde> of the instance <dec_b> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/dvi_decoder.v" line 234: Output port <ade> of the instance <dec_g> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/dvi_decoder.v" line 234: Output port <vde> of the instance <dec_g> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <dilndpreamble>.
    Found 1-bit register for signal <videopreamble>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <dvi_decoder> synthesized.

Synthesizing Unit <decode_1>.
    Related source file is "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/decode.v".
        CHANNEL = "BLUE"
WARNING:Xst:647 - Input <dilndpreamble> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <toggle>.
    Found 5-bit register for signal <raw5bit_q>.
    Found 10-bit register for signal <rawword>.
    Found 1-bit register for signal <bitslip_q>.
    Found 1-bit register for signal <bitslipx2>.
    Found 1-bit register for signal <control_q>.
    Found 1-bit register for signal <videoperiod>.
    Found 1-bit register for signal <c0>.
    Found 1-bit register for signal <c1>.
    Found 1-bit register for signal <vde>.
    Found 1-bit register for signal <ade>.
    Found 1-bit register for signal <control>.
    Found 8-bit register for signal <vdout>.
    Found 4-bit register for signal <adout>.
    Found 10-bit register for signal <sdout>.
    Found 1-bit register for signal <flipgearx2>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <decode_1> synthesized.

Synthesizing Unit <serdes_1_to_5_diff_data>.
    Related source file is "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/serdes_1_to_5_diff_data.v".
        DIFF_TERM = "FALSE"
        SIM_TAP_DELAY = 49
        BITSLIP_ENABLE = "TRUE"
    Found 9-bit register for signal <counter>.
    Found 5-bit register for signal <pdcounter>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <cal_data_master>.
    Found 1-bit register for signal <cal_data_sint>.
    Found 1-bit register for signal <enable>.
    Found 1-bit register for signal <ce_data_inta>.
    Found 1-bit register for signal <flag>.
    Found 1-bit register for signal <rst_data>.
    Found 1-bit register for signal <busy_data_d>.
    Found 1-bit register for signal <incdec_data_d>.
    Found 1-bit register for signal <valid_data_d>.
    Found 1-bit register for signal <ce_data>.
    Found 1-bit register for signal <inc_data_int>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 36                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | gclk (rising_edge)                             |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <counter[8]_GND_11_o_add_2_OUT> created at line 122.
    Found 5-bit adder for signal <pdcounter[4]_GND_11_o_add_54_OUT> created at line 224.
    Found 5-bit adder for signal <pdcounter[4]_PWR_11_o_add_57_OUT> created at line 227.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <serdes_1_to_5_diff_data> synthesized.

Synthesizing Unit <phsaligner>.
    Related source file is "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/phsaligner.v".
        OPENEYE_CNT_WD = 3
        CTKNCNTWD = 7
        SRCHTIMERWD = 12
    Found 1-bit register for signal <ctkn_srh_rst>.
    Found 1-bit register for signal <ctkn_cnt_rst>.
    Found 3-bit register for signal <bitslip_cnt>.
    Found 6-bit register for signal <cstate>.
    Found 1-bit register for signal <psaligned>.
    Found 1-bit register for signal <bitslip>.
    Found 1-bit register for signal <flipgear>.
    Found 1-bit register for signal <blnkprd_cnt>.
    Found 1-bit register for signal <rcvd_ctkn_q>.
    Found 1-bit register for signal <blnkbgn>.
    Found 12-bit register for signal <ctkn_srh_timer>.
    Found 1-bit register for signal <ctkn_srh_tout>.
    Found 7-bit register for signal <ctkn_counter>.
    Found 1-bit register for signal <ctkn_cnt_tout>.
    Found 1-bit register for signal <rcvd_ctkn>.
    Found finite state machine <FSM_2> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000001                                         |
    | Power Up State     | 000001                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <ctkn_srh_timer[11]_GND_19_o_add_6_OUT> created at line 98.
    Found 7-bit adder for signal <ctkn_counter[6]_GND_19_o_add_12_OUT> created at line 122.
    Found 3-bit adder for signal <bitslip_cnt[2]_GND_19_o_add_32_OUT> created at line 245.
    Found 1-bit adder for signal <blnkprd_cnt[0]_PWR_18_o_add_33_OUT<0>> created at line 255.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <phsaligner> synthesized.

Synthesizing Unit <chnlbond>.
    Related source file is "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/chnlbond.v".
        CTRLTOKEN0 = 10'b1101010100
        CTRLTOKEN1 = 10'b0010101011
        CTRLTOKEN2 = 10'b0101010100
        CTRLTOKEN3 = 10'b1010101011
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/chnlbond.v" line 86: Output port <O_DATA_OUT> of the instance <cbfifo_i> is unconnected or connected to loadless signal.
    Register <we> equivalent to <rawdata_vld_q> has been removed
    Found 4-bit register for signal <wa>.
    Found 10-bit register for signal <sdata>.
    Found 1-bit register for signal <rcvd_ctkn>.
    Found 1-bit register for signal <rcvd_ctkn_q>.
    Found 1-bit register for signal <blnkbgn>.
    Found 1-bit register for signal <skip_line>.
    Found 1-bit register for signal <iamrdy>.
    Found 1-bit register for signal <rawdata_vld_q>.
    Found 1-bit register for signal <rawdata_vld_rising>.
    Found 1-bit register for signal <ra_en>.
    Found 4-bit register for signal <ra>.
    Found 4-bit adder for signal <wa[3]_GND_21_o_add_2_OUT> created at line 79.
    Found 4-bit adder for signal <ra[3]_GND_21_o_add_17_OUT> created at line 167.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <chnlbond> synthesized.

Synthesizing Unit <DRAM16XN_1>.
    Related source file is "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/common/rtl/DRAM16XN.v".
        data_width = 10
    Summary:
	no macro.
Unit <DRAM16XN_1> synthesized.

Synthesizing Unit <decode_2>.
    Related source file is "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/decode.v".
        CHANNEL = "GREEN"
    Found 1-bit register for signal <toggle>.
    Found 5-bit register for signal <raw5bit_q>.
    Found 10-bit register for signal <rawword>.
    Found 1-bit register for signal <bitslip_q>.
    Found 1-bit register for signal <bitslipx2>.
    Found 1-bit register for signal <control_q>.
    Found 1-bit register for signal <videoperiod>.
    Found 1-bit register for signal <dilndperiod>.
    Found 1-bit register for signal <c0>.
    Found 1-bit register for signal <c1>.
    Found 1-bit register for signal <vde>.
    Found 1-bit register for signal <ade>.
    Found 1-bit register for signal <control>.
    Found 8-bit register for signal <vdout>.
    Found 4-bit register for signal <adout>.
    Found 10-bit register for signal <sdout>.
    Found 1-bit register for signal <flipgearx2>.
    Summary:
	inferred  49 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <decode_2> synthesized.

Synthesizing Unit <decode_3>.
    Related source file is "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_rx/rtl/decode.v".
        CHANNEL = "RED"
    Found 1-bit register for signal <toggle>.
    Found 5-bit register for signal <raw5bit_q>.
    Found 10-bit register for signal <rawword>.
    Found 1-bit register for signal <bitslip_q>.
    Found 1-bit register for signal <bitslipx2>.
    Found 1-bit register for signal <control_q>.
    Found 1-bit register for signal <videoperiod>.
    Found 1-bit register for signal <dilndperiod>.
    Found 1-bit register for signal <c0>.
    Found 1-bit register for signal <c1>.
    Found 1-bit register for signal <vde>.
    Found 1-bit register for signal <ade>.
    Found 1-bit register for signal <control>.
    Found 8-bit register for signal <vdout>.
    Found 4-bit register for signal <adout>.
    Found 10-bit register for signal <sdout>.
    Found 1-bit register for signal <flipgearx2>.
    Summary:
	inferred  49 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <decode_3> synthesized.

Synthesizing Unit <dvi_encoder_top>.
    Related source file is "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_tx/rtl/dvi_encoder_top.v".
        DILNDPREAM = 4'b1010
        VIDEOPREAM = 4'b1000
        NULLCONTRL = 4'b0000
    Found 1-bit register for signal <toggle>.
    Found 1-bit register for signal <ctl2>.
    Found 1-bit register for signal <ctl0>.
    Found 5-bit register for signal <tmdsclkint>.
    WARNING:Xst:2404 -  FFs/Latches <ctl1<0:0>> (without init value) have a constant value of 0 in block <dvi_encoder_top>.
    WARNING:Xst:2404 -  FFs/Latches <ctl3<0:0>> (without init value) have a constant value of 0 in block <dvi_encoder_top>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <dvi_encoder_top> synthesized.

Synthesizing Unit <serdes_n_to_1>.
    Related source file is "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_tx/rtl/serdes_n_to_1.v".
        SF = 5
    Summary:
	no macro.
Unit <serdes_n_to_1> synthesized.

Synthesizing Unit <srldelay>.
    Related source file is "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_tx/rtl/srldelay.v".
        WIDTH = 40
        TAPS = 4'b1010
    Summary:
	no macro.
Unit <srldelay> synthesized.

Synthesizing Unit <encode_1>.
    Related source file is "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_tx/rtl/encode.v".
        CHANNEL = "BLUE"
    Found 10-bit register for signal <dout>.
    Found 5-bit register for signal <cnt>.
    Found 8-bit register for signal <vdin_q>.
    Found 4-bit register for signal <n1q_m>.
    Found 4-bit register for signal <n0q_m>.
    Found 1-bit register for signal <vde_q>.
    Found 1-bit register for signal <vde_reg>.
    Found 1-bit register for signal <ade_q>.
    Found 1-bit register for signal <ade_reg>.
    Found 1-bit register for signal <ade_reg_q>.
    Found 1-bit register for signal <ade_reg_qq>.
    Found 1-bit register for signal <c0_q>.
    Found 1-bit register for signal <c0_reg>.
    Found 1-bit register for signal <c1_q>.
    Found 1-bit register for signal <c1_reg>.
    Found 4-bit register for signal <adin_q>.
    Found 2-bit register for signal <adin_reg<3:2>>.
    Found 9-bit register for signal <q_m_reg>.
    Found 4-bit register for signal <n1d>.
    Found 4-bit subtractor for signal <PWR_33_o_BUS_0017_sub_29_OUT> created at line 120.
    Found 5-bit subtractor for signal <n0258> created at line 206.
    Found 5-bit subtractor for signal <n0260> created at line 212.
    Found 5-bit subtractor for signal <n0261> created at line 212.
    Found 2-bit adder for signal <n0208[1:0]> created at line 76.
    Found 3-bit adder for signal <n0211[2:0]> created at line 76.
    Found 2-bit adder for signal <n0229[1:0]> created at line 119.
    Found 3-bit adder for signal <n0232[2:0]> created at line 119.
    Found 5-bit adder for signal <n0257> created at line 206.
    Found 5-bit adder for signal <cnt[4]_GND_37_o_add_49_OUT> created at line 206.
    Found 5-bit adder for signal <cnt[4]_GND_37_o_add_52_OUT> created at line 212.
    Found 4-bit adder for signal <_n0274> created at line 76.
    Found 4-bit adder for signal <_n0275> created at line 76.
    Found 4-bit adder for signal <_n0276> created at line 76.
    Found 4-bit adder for signal <_n0277> created at line 76.
    Found 4-bit adder for signal <BUS_0003_GND_37_o_add_7_OUT> created at line 76.
    Found 4-bit adder for signal <_n0279> created at line 119.
    Found 4-bit adder for signal <_n0280> created at line 119.
    Found 4-bit adder for signal <_n0281> created at line 119.
    Found 4-bit adder for signal <_n0282> created at line 119.
    Found 4-bit adder for signal <BUS_0010_GND_37_o_add_20_OUT> created at line 119.
    Found 5-bit adder for signal <cnt[4]_GND_37_o_sub_45_OUT> created at line 199.
    Found 5-bit adder for signal <cnt[4]_GND_37_o_sub_43_OUT> created at line 199.
    Found 16x10-bit Read Only RAM for signal <adin_vld[3]_PWR_33_o_wide_mux_55_OUT>
    Found 4x10-bit Read Only RAM for signal <c1_reg_PWR_33_o_wide_mux_56_OUT>
    Found 4-bit comparator greater for signal <GND_37_o_n1d[3]_LessThan_11_o> created at line 87
    Found 4-bit comparator equal for signal <n1q_m[3]_n0q_m[3]_equal_33_o> created at line 131
    Found 4-bit comparator greater for signal <n0q_m[3]_n1q_m[3]_LessThan_34_o> created at line 135
    Found 4-bit comparator greater for signal <n1q_m[3]_n0q_m[3]_LessThan_35_o> created at line 135
    Summary:
	inferred   2 RAM(s).
	inferred  23 Adder/Subtractor(s).
	inferred  60 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  41 Multiplexer(s).
Unit <encode_1> synthesized.

Synthesizing Unit <encode_2>.
    Related source file is "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_tx/rtl/encode.v".
        CHANNEL = "GREEN"
    Found 10-bit register for signal <dout>.
    Found 5-bit register for signal <cnt>.
    Found 8-bit register for signal <vdin_q>.
    Found 4-bit register for signal <n1q_m>.
    Found 4-bit register for signal <n0q_m>.
    Found 1-bit register for signal <vde_q>.
    Found 1-bit register for signal <vde_reg>.
    Found 1-bit register for signal <ade_q>.
    Found 1-bit register for signal <ade_reg>.
    Found 1-bit register for signal <ade_reg_q>.
    Found 1-bit register for signal <ade_reg_qq>.
    Found 1-bit register for signal <c0_q>.
    Found 1-bit register for signal <c0_reg>.
    Found 1-bit register for signal <c1_q>.
    Found 1-bit register for signal <c1_reg>.
    Found 4-bit register for signal <adin_q>.
    Found 4-bit register for signal <adin_reg>.
    Found 9-bit register for signal <q_m_reg>.
    Found 4-bit register for signal <n1d>.
    Found 4-bit subtractor for signal <PWR_36_o_BUS_0017_sub_29_OUT> created at line 120.
    Found 5-bit subtractor for signal <n0254> created at line 206.
    Found 5-bit subtractor for signal <n0256> created at line 212.
    Found 5-bit subtractor for signal <n0257> created at line 212.
    Found 2-bit adder for signal <n0204[1:0]> created at line 76.
    Found 3-bit adder for signal <n0207[2:0]> created at line 76.
    Found 2-bit adder for signal <n0225[1:0]> created at line 119.
    Found 3-bit adder for signal <n0228[2:0]> created at line 119.
    Found 5-bit adder for signal <n0253> created at line 206.
    Found 5-bit adder for signal <cnt[4]_GND_38_o_add_50_OUT> created at line 206.
    Found 5-bit adder for signal <cnt[4]_GND_38_o_add_53_OUT> created at line 212.
    Found 4-bit adder for signal <_n0269> created at line 76.
    Found 4-bit adder for signal <_n0270> created at line 76.
    Found 4-bit adder for signal <_n0271> created at line 76.
    Found 4-bit adder for signal <_n0272> created at line 76.
    Found 4-bit adder for signal <BUS_0003_GND_38_o_add_7_OUT> created at line 76.
    Found 4-bit adder for signal <_n0274> created at line 119.
    Found 4-bit adder for signal <_n0275> created at line 119.
    Found 4-bit adder for signal <_n0276> created at line 119.
    Found 4-bit adder for signal <_n0277> created at line 119.
    Found 4-bit adder for signal <BUS_0010_GND_38_o_add_20_OUT> created at line 119.
    Found 5-bit adder for signal <cnt[4]_GND_38_o_sub_46_OUT> created at line 199.
    Found 5-bit adder for signal <cnt[4]_GND_38_o_sub_44_OUT> created at line 199.
    Found 16x10-bit Read Only RAM for signal <adin_vld[3]_PWR_36_o_wide_mux_56_OUT>
    Found 4x10-bit Read Only RAM for signal <c1_reg_PWR_36_o_wide_mux_57_OUT>
    Found 4-bit comparator greater for signal <GND_38_o_n1d[3]_LessThan_11_o> created at line 87
    Found 4-bit comparator equal for signal <n1q_m[3]_n0q_m[3]_equal_33_o> created at line 131
    Found 4-bit comparator greater for signal <n0q_m[3]_n1q_m[3]_LessThan_34_o> created at line 135
    Found 4-bit comparator greater for signal <n1q_m[3]_n0q_m[3]_LessThan_35_o> created at line 135
    Summary:
	inferred   2 RAM(s).
	inferred  23 Adder/Subtractor(s).
	inferred  62 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  40 Multiplexer(s).
Unit <encode_2> synthesized.

Synthesizing Unit <encode_3>.
    Related source file is "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_tx/rtl/encode.v".
        CHANNEL = "RED"
    Found 10-bit register for signal <dout>.
    Found 5-bit register for signal <cnt>.
    Found 8-bit register for signal <vdin_q>.
    Found 4-bit register for signal <n1q_m>.
    Found 4-bit register for signal <n0q_m>.
    Found 1-bit register for signal <vde_q>.
    Found 1-bit register for signal <vde_reg>.
    Found 1-bit register for signal <ade_q>.
    Found 1-bit register for signal <ade_reg>.
    Found 1-bit register for signal <ade_reg_q>.
    Found 1-bit register for signal <ade_reg_qq>.
    Found 1-bit register for signal <c0_q>.
    Found 1-bit register for signal <c0_reg>.
    Found 1-bit register for signal <c1_q>.
    Found 1-bit register for signal <c1_reg>.
    Found 4-bit register for signal <adin_q>.
    Found 4-bit register for signal <adin_reg>.
    Found 9-bit register for signal <q_m_reg>.
    Found 4-bit register for signal <n1d>.
    Found 4-bit subtractor for signal <PWR_37_o_BUS_0017_sub_29_OUT> created at line 120.
    Found 5-bit subtractor for signal <n0254> created at line 206.
    Found 5-bit subtractor for signal <n0256> created at line 212.
    Found 5-bit subtractor for signal <n0257> created at line 212.
    Found 2-bit adder for signal <n0204[1:0]> created at line 76.
    Found 3-bit adder for signal <n0207[2:0]> created at line 76.
    Found 2-bit adder for signal <n0225[1:0]> created at line 119.
    Found 3-bit adder for signal <n0228[2:0]> created at line 119.
    Found 5-bit adder for signal <n0253> created at line 206.
    Found 5-bit adder for signal <cnt[4]_GND_39_o_add_50_OUT> created at line 206.
    Found 5-bit adder for signal <cnt[4]_GND_39_o_add_53_OUT> created at line 212.
    Found 4-bit adder for signal <_n0269> created at line 76.
    Found 4-bit adder for signal <_n0270> created at line 76.
    Found 4-bit adder for signal <_n0271> created at line 76.
    Found 4-bit adder for signal <_n0272> created at line 76.
    Found 4-bit adder for signal <BUS_0003_GND_39_o_add_7_OUT> created at line 76.
    Found 4-bit adder for signal <_n0274> created at line 119.
    Found 4-bit adder for signal <_n0275> created at line 119.
    Found 4-bit adder for signal <_n0276> created at line 119.
    Found 4-bit adder for signal <_n0277> created at line 119.
    Found 4-bit adder for signal <BUS_0010_GND_39_o_add_20_OUT> created at line 119.
    Found 5-bit adder for signal <cnt[4]_GND_39_o_sub_44_OUT> created at line 199.
    Found 5-bit adder for signal <cnt[4]_GND_39_o_sub_46_OUT> created at line 199.
    Found 16x10-bit Read Only RAM for signal <adin_vld[3]_PWR_37_o_wide_mux_56_OUT>
    Found 4x10-bit Read Only RAM for signal <c1_reg_PWR_37_o_wide_mux_57_OUT>
    Found 4-bit comparator greater for signal <GND_39_o_n1d[3]_LessThan_11_o> created at line 87
    Found 4-bit comparator equal for signal <n1q_m[3]_n0q_m[3]_equal_33_o> created at line 131
    Found 4-bit comparator greater for signal <n0q_m[3]_n1q_m[3]_LessThan_34_o> created at line 135
    Found 4-bit comparator greater for signal <n1q_m[3]_n0q_m[3]_LessThan_35_o> created at line 135
    Summary:
	inferred   2 RAM(s).
	inferred  23 Adder/Subtractor(s).
	inferred  62 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  40 Multiplexer(s).
Unit <encode_3> synthesized.

Synthesizing Unit <convert_30to15_fifo>.
    Related source file is "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_tx/rtl/convert_30to15_fifo.v".
        ADDR0 = 4'b0000
        ADDR1 = 4'b0001
        ADDR2 = 4'b0010
        ADDR3 = 4'b0011
        ADDR4 = 4'b0100
        ADDR5 = 4'b0101
        ADDR6 = 4'b0110
        ADDR7 = 4'b0111
        ADDR8 = 4'b1000
        ADDR9 = 4'b1001
        ADDR10 = 4'b1010
        ADDR11 = 4'b1011
        ADDR12 = 4'b1100
        ADDR13 = 4'b1101
        ADDR14 = 4'b1110
        ADDR15 = 4'b1111
    Set property "ASYNC_REG = TRUE" for instance <fdp_rst>.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/tmds_tx/rtl/convert_30to15_fifo.v" line 64: Output port <O_DATA_OUT> of the instance <fifo_u> is unconnected or connected to loadless signal.
    Found 16x4-bit Read Only RAM for signal <wa_d>
    Found 16x4-bit Read Only RAM for signal <ra_d>
    Summary:
	inferred   2 RAM(s).
	inferred   1 Multiplexer(s).
Unit <convert_30to15_fifo> synthesized.

Synthesizing Unit <DRAM16XN_2>.
    Related source file is "/home/aom/Work/fpga_project/AtlysProjectAom/mesurepclk/cores/common/rtl/DRAM16XN.v".
        data_width = 30
    Summary:
	no macro.
Unit <DRAM16XN_2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 16x10-bit single-port Read Only RAM                   : 3
 16x4-bit single-port Read Only RAM                    : 2
 4x10-bit single-port Read Only RAM                    : 3
# Multipliers                                          : 4
 19x7-bit multiplier                                   : 1
 19x8-bit multiplier                                   : 1
 19x9-bit multiplier                                   : 2
# Adders/Subtractors                                   : 102
 1-bit adder                                           : 3
 12-bit adder                                          : 3
 19-bit adder                                          : 3
 19-bit subtractor                                     : 4
 2-bit adder                                           : 6
 28-bit adder                                          : 2
 3-bit adder                                           : 9
 4-bit adder                                           : 36
 4-bit subtractor                                      : 3
 5-bit adder                                           : 18
 5-bit subtractor                                      : 9
 7-bit adder                                           : 3
 9-bit adder                                           : 3
# Registers                                            : 246
 1-bit register                                        : 162
 10-bit register                                       : 12
 12-bit register                                       : 3
 19-bit register                                       : 6
 2-bit register                                        : 4
 28-bit register                                       : 2
 3-bit register                                        : 3
 4-bit register                                        : 26
 5-bit register                                        : 10
 7-bit register                                        : 3
 8-bit register                                        : 9
 9-bit register                                        : 6
# Comparators                                          : 15
 19-bit comparator lessequal                           : 3
 4-bit comparator equal                                : 3
 4-bit comparator greater                              : 9
# Multiplexers                                         : 185
 1-bit 2-to-1 multiplexer                              : 138
 10-bit 2-to-1 multiplexer                             : 11
 15-bit 2-to-1 multiplexer                             : 1
 28-bit 2-to-1 multiplexer                             : 3
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 24
 8-bit 2-to-1 multiplexer                              : 3
 8-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 7
# Xors                                                 : 87
 1-bit xor2                                            : 87

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2404 -  FFs/Latches <a_r<18:11>> (without init value) have a constant value of 0 in block <top>.
WARNING:Xst:2404 -  FFs/Latches <a_g<18:11>> (without init value) have a constant value of 0 in block <top>.
WARNING:Xst:2404 -  FFs/Latches <a_b<18:11>> (without init value) have a constant value of 0 in block <top>.
WARNING:Xst:2404 -  FFs/Latches <Y<18:8>> (without init value) have a constant value of 0 in block <top>.
WARNING:Xst:2404 -  FFs/Latches <Cr<18:8>> (without init value) have a constant value of 0 in block <top>.
WARNING:Xst:2404 -  FFs/Latches <Cb<18:8>> (without init value) have a constant value of 0 in block <top>.

Synthesizing (advanced) Unit <chnlbond>.
The following registers are absorbed into counter <wa>: 1 register on signal <wa>.
The following registers are absorbed into counter <ra>: 1 register on signal <ra>.
Unit <chnlbond> synthesized (advanced).

Synthesizing (advanced) Unit <convert_30to15_fifo>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_wa_d> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <wa>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <wa_d>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ra_d> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ra>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ra_d>          |          |
    -----------------------------------------------------------------------
Unit <convert_30to15_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <encode_1>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0010_GND_37_o_add_20_OUT_Madd1> :
 	<Madd__n0279> in block <encode_1>, 	<Madd__n0280> in block <encode_1>, 	<Madd__n0282_Madd> in block <encode_1>, 	<Madd_n0229[1:0]> in block <encode_1>, 	<Madd_BUS_0010_GND_37_o_add_20_OUT_Madd> in block <encode_1>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0003_GND_37_o_add_7_OUT_Madd1> :
 	<Madd__n0274> in block <encode_1>, 	<Madd__n0275> in block <encode_1>, 	<Madd__n0277_Madd> in block <encode_1>, 	<Madd_n0208[1:0]> in block <encode_1>, 	<Madd_BUS_0003_GND_37_o_add_7_OUT_Madd> in block <encode_1>.
INFO:Xst:3231 - The small RAM <Mram_c1_reg_PWR_33_o_wide_mux_56_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(c1_reg,c0_reg)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_adin_vld[3]_PWR_33_o_wide_mux_55_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(adin_vld,c1_reg,c0_reg)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <encode_1> synthesized (advanced).

Synthesizing (advanced) Unit <encode_2>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0010_GND_38_o_add_20_OUT_Madd1> :
 	<Madd__n0274> in block <encode_2>, 	<Madd__n0275> in block <encode_2>, 	<Madd__n0277_Madd> in block <encode_2>, 	<Madd_n0225[1:0]> in block <encode_2>, 	<Madd_BUS_0010_GND_38_o_add_20_OUT_Madd> in block <encode_2>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0003_GND_38_o_add_7_OUT_Madd1> :
 	<Madd__n0269> in block <encode_2>, 	<Madd__n0270> in block <encode_2>, 	<Madd__n0272_Madd> in block <encode_2>, 	<Madd_n0204[1:0]> in block <encode_2>, 	<Madd_BUS_0003_GND_38_o_add_7_OUT_Madd> in block <encode_2>.
INFO:Xst:3231 - The small RAM <Mram_adin_vld[3]_PWR_36_o_wide_mux_56_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <adin_reg>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_c1_reg_PWR_36_o_wide_mux_57_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(c1_reg,c0_reg)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <encode_2> synthesized (advanced).

Synthesizing (advanced) Unit <encode_3>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0010_GND_39_o_add_20_OUT_Madd1> :
 	<Madd__n0274> in block <encode_3>, 	<Madd__n0275> in block <encode_3>, 	<Madd__n0277_Madd> in block <encode_3>, 	<Madd_n0225[1:0]> in block <encode_3>, 	<Madd_BUS_0010_GND_39_o_add_20_OUT_Madd> in block <encode_3>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0003_GND_39_o_add_7_OUT_Madd1> :
 	<Madd__n0269> in block <encode_3>, 	<Madd__n0270> in block <encode_3>, 	<Madd__n0272_Madd> in block <encode_3>, 	<Madd_n0204[1:0]> in block <encode_3>, 	<Madd_BUS_0003_GND_39_o_add_7_OUT_Madd> in block <encode_3>.
INFO:Xst:3231 - The small RAM <Mram_adin_vld[3]_PWR_37_o_wide_mux_56_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <adin_reg>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_c1_reg_PWR_37_o_wide_mux_57_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(c1_reg,c0_reg)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <encode_3> synthesized (advanced).

Synthesizing (advanced) Unit <phsaligner>.
The following registers are absorbed into counter <ctkn_srh_timer>: 1 register on signal <ctkn_srh_timer>.
The following registers are absorbed into counter <ctkn_counter>: 1 register on signal <ctkn_counter>.
Unit <phsaligner> synthesized (advanced).

Synthesizing (advanced) Unit <serdes_1_to_5_diff_data>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <serdes_1_to_5_diff_data> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <pcnt>: 1 register on signal <pcnt>.
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <adin_q_0> of sequential type is unconnected in block <encode_1>.
WARNING:Xst:2677 - Node <adin_q_1> of sequential type is unconnected in block <encode_1>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 16x10-bit single-port distributed Read Only RAM       : 3
 16x4-bit single-port distributed Read Only RAM        : 2
 4x10-bit single-port distributed Read Only RAM        : 3
# Multipliers                                          : 4
 9x7-bit multiplier                                    : 1
 9x8-bit multiplier                                    : 1
 9x9-bit multiplier                                    : 2
# Adders/Subtractors                                   : 44
 1-bit adder                                           : 3
 19-bit adder                                          : 3
 19-bit subtractor                                     : 4
 28-bit adder                                          : 1
 3-bit adder                                           : 3
 4-bit subtractor                                      : 3
 5-bit adder                                           : 18
 5-bit subtractor                                      : 9
# Adder Trees                                          : 6
 4-bit / 6-inputs adder tree                           : 6
# Counters                                             : 16
 12-bit up counter                                     : 3
 28-bit up counter                                     : 1
 4-bit up counter                                      : 6
 7-bit up counter                                      : 3
 9-bit up counter                                      : 3
# Registers                                            : 672
 Flip-Flops                                            : 672
# Comparators                                          : 15
 19-bit comparator lessequal                           : 3
 4-bit comparator equal                                : 3
 4-bit comparator greater                              : 9
# Multiplexers                                         : 181
 1-bit 2-to-1 multiplexer                              : 138
 10-bit 2-to-1 multiplexer                             : 11
 15-bit 2-to-1 multiplexer                             : 1
 28-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 24
 8-bit 2-to-1 multiplexer                              : 3
 8-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 7
# Xors                                                 : 87
 1-bit xor2                                            : 87

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <tmdsclkint_0> in Unit <dvi_encoder_top> is equivalent to the following 4 FFs/Latches, which will be removed : <tmdsclkint_1> <tmdsclkint_2> <tmdsclkint_3> <tmdsclkint_4> 
WARNING:Xst:1710 - FF/Latch <c1_q> (without init value) has a constant value of 0 in block <encode_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c1_reg> (without init value) has a constant value of 0 in block <encode_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <c1_q> (without init value) has a constant value of 0 in block <encode_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <c1_reg> (without init value) has a constant value of 0 in block <encode_3>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <statp[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <dvi_rx0/dec_b/FSM_2> on signal <cstate[1:6]> with user encoding.
--------------------
 State  | Encoding
--------------------
 000001 | 000001
 000010 | 000010
 000100 | 000100
 001000 | 001000
 010000 | 010000
 100000 | 100000
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <dvi_rx0/dec_b/FSM_1> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 0001  | 0001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <dvi_rx0/dec_g/FSM_2> on signal <cstate[1:6]> with user encoding.
--------------------
 State  | Encoding
--------------------
 000001 | 000001
 000010 | 000010
 000100 | 000100
 001000 | 001000
 010000 | 010000
 100000 | 100000
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <dvi_rx0/dec_g/FSM_1> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 0001  | 0001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <dvi_rx0/dec_r/FSM_2> on signal <cstate[1:6]> with user encoding.
--------------------
 State  | Encoding
--------------------
 000001 | 000001
 000010 | 000010
 000100 | 000100
 001000 | 001000
 010000 | 010000
 100000 | 100000
--------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <dvi_rx0/dec_r/FSM_1> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 0001  | 0001
-------------------
INFO:Xst:1901 - Instance PLL_ISERDES in unit PLL_ISERDES of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:1901 - Instance PLL_OSERDES_0 in unit PLL_OSERDES_0 of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <n1q_m_0> in Unit <encode_1> is equivalent to the following FF/Latch, which will be removed : <n0q_m_0> 
INFO:Xst:2261 - The FF/Latch <n1q_m_0> in Unit <encode_2> is equivalent to the following FF/Latch, which will be removed : <n0q_m_0> 
INFO:Xst:2261 - The FF/Latch <n1q_m_0> in Unit <encode_3> is equivalent to the following FF/Latch, which will be removed : <n0q_m_0> 
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <n1q_m_0> is unconnected in block <encode_1>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <n1q_m_0> is unconnected in block <encode_2>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <n1q_m_0> is unconnected in block <encode_3>.

Optimizing unit <DRAM16XN_1> ...

Optimizing unit <srldelay> ...

Optimizing unit <DRAM16XN_2> ...

Optimizing unit <top> ...

Optimizing unit <dvi_decoder> ...

Optimizing unit <decode_1> ...

Optimizing unit <decode_2> ...

Optimizing unit <decode_3> ...

Optimizing unit <dvi_encoder_top> ...

Optimizing unit <encode_1> ...
WARNING:Xst:1710 - FF/Latch <cnt_0> (without init value) has a constant value of 0 in block <encode_1>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <encode_2> ...
WARNING:Xst:1710 - FF/Latch <cnt_0> (without init value) has a constant value of 0 in block <encode_2>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <encode_3> ...
WARNING:Xst:1710 - FF/Latch <cnt_0> (without init value) has a constant value of 0 in block <encode_3>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <convert_30to15_fifo> ...
WARNING:Xst:2677 - Node <dvi_rx0/dec_b/sdout_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_b/sdout_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_b/sdout_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_b/sdout_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_b/sdout_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_b/sdout_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_b/sdout_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_b/sdout_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_b/sdout_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_b/sdout_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_b/ade> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_b/vde> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/sdout_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/sdout_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/sdout_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/sdout_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/sdout_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/sdout_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/sdout_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/sdout_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/sdout_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/sdout_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/ade> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_g/vde> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_r/sdout_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_r/sdout_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_r/sdout_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_r/sdout_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_r/sdout_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_r/sdout_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_r/sdout_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_r/sdout_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_r/sdout_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dvi_rx0/dec_r/sdout_0> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/cbnd/wa_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/cbnd/wa_0> <dvi_rx0/dec_r/cbnd/wa_0> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/cbnd/wa_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/cbnd/wa_1> <dvi_rx0/dec_r/cbnd/wa_1> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/cbnd/wa_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/cbnd/wa_2> <dvi_rx0/dec_r/cbnd/wa_2> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/cbnd/wa_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/cbnd/wa_3> <dvi_rx0/dec_r/cbnd/wa_3> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/des_0/counter_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/des_0/counter_0> <dvi_rx0/dec_r/des_0/counter_0> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/des_0/counter_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/des_0/counter_1> <dvi_rx0/dec_r/des_0/counter_1> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/des_0/counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/des_0/counter_2> <dvi_rx0/dec_r/des_0/counter_2> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/des_0/counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/des_0/counter_3> <dvi_rx0/dec_r/des_0/counter_3> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/des_0/counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/des_0/counter_4> <dvi_rx0/dec_r/des_0/counter_4> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/des_0/counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/des_0/counter_5> <dvi_rx0/dec_r/des_0/counter_5> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/des_0/counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/des_0/counter_6> <dvi_rx0/dec_r/des_0/counter_6> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/des_0/counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/des_0/counter_7> <dvi_rx0/dec_r/des_0/counter_7> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/des_0/counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/des_0/counter_8> <dvi_rx0/dec_r/des_0/counter_8> 
INFO:Xst:2261 - The FF/Latch <dvi_tx0/encb/ade_reg> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_tx0/encg/ade_reg> <dvi_tx0/encr/ade_reg> 
INFO:Xst:2261 - The FF/Latch <dvi_tx0/encb/ade_reg_qq> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_tx0/encg/ade_reg_qq> <dvi_tx0/encr/ade_reg_qq> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/toggle> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/toggle> <dvi_rx0/dec_r/toggle> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/cbnd/rawdata_vld_q> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/cbnd/rawdata_vld_q> <dvi_rx0/dec_r/cbnd/rawdata_vld_q> 
INFO:Xst:2261 - The FF/Latch <dvi_tx0/encb/ade_q> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_tx0/encg/ade_q> <dvi_tx0/encr/ade_q> 
INFO:Xst:2261 - The FF/Latch <dvi_tx0/encb/vde_q> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_tx0/encg/vde_q> <dvi_tx0/encr/vde_q> 
INFO:Xst:2261 - The FF/Latch <a_b_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <a_b_10> 
INFO:Xst:2261 - The FF/Latch <dvi_tx0/encb/vde_reg> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_tx0/encg/vde_reg> <dvi_tx0/encr/vde_reg> 
INFO:Xst:2261 - The FF/Latch <a_r_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <a_r_10> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/des_0/enable> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/des_0/enable> <dvi_rx0/dec_r/des_0/enable> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_b/cbnd/rawdata_vld_rising> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_rx0/dec_g/cbnd/rawdata_vld_rising> <dvi_rx0/dec_r/cbnd/rawdata_vld_rising> 
INFO:Xst:2261 - The FF/Latch <dvi_tx0/encb/ade_reg_q> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_tx0/encg/ade_reg_q> <dvi_tx0/encr/ade_reg_q> 
INFO:Xst:2261 - The FF/Latch <a_g_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <a_g_10> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 7.
Forward register balancing over carry chain Mmult_n0142_Madd2_cy<2>
Forward register balancing over carry chain Mmult_n0146_Madd3_cy<2>
Forward register balancing over carry chain Mmult_n0146_Madd4_cy<1>
Forward register balancing over carry chain Mmult_n0148_Madd1_cy<3>
Forward register balancing over carry chain Mmult_n0150_Madd2_cy<6>
INFO:Xst:2261 - The FF/Latch <Msub_Y[10]_PWR_1_o_sub_26_OUT_lut<0>7_FRB> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <Msub_Y[10]_PWR_1_o_sub_26_OUT_FRB_BRB0> 
INFO:Xst:2261 - The FF/Latch <dvi_tx0/encb/vdin_q_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_tx0/encb/n1d_3_BRB4> <dvi_tx0/encb/n1d_2_BRB4> 
INFO:Xst:2261 - The FF/Latch <dvi_tx0/encb/vdin_q_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_tx0/encb/n1d_3_BRB5> <dvi_tx0/encb/n1d_2_BRB3> 
INFO:Xst:2261 - The FF/Latch <dvi_tx0/encg/q_m_reg_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <dvi_tx0/encg/q_m_reg_5_BRB0> <dvi_tx0/encg/q_m_reg_1_BRB0> <dvi_tx0/encg/q_m_reg_7_BRB0> 
INFO:Xst:2261 - The FF/Latch <dvi_tx0/encb/q_m_reg_0> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <dvi_tx0/encb/q_m_reg_7_BRB0> <dvi_tx0/encb/q_m_reg_5_BRB0> <dvi_tx0/encb/q_m_reg_1_BRB0> <dvi_tx0/encb/q_m_reg_3_BRB2> 
INFO:Xst:2261 - The FF/Latch <dvi_tx0/encr/vdin_q_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_tx0/encr/n1d_3_BRB4> <dvi_tx0/encr/n1d_2_BRB4> 
INFO:Xst:2261 - The FF/Latch <dvi_tx0/encr/vdin_q_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_tx0/encr/n1d_3_BRB5> <dvi_tx0/encr/n1d_2_BRB3> 
INFO:Xst:2261 - The FF/Latch <dvi_tx0/encr/q_m_reg_0> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <dvi_tx0/encr/q_m_reg_7_BRB0> <dvi_tx0/encr/q_m_reg_5_BRB0> <dvi_tx0/encr/q_m_reg_1_BRB0> <dvi_tx0/encr/q_m_reg_3_BRB2> 
INFO:Xst:2261 - The FF/Latch <dvi_tx0/encg/vdin_q_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_tx0/encg/n1d_3_BRB5> <dvi_tx0/encg/n1d_2_BRB3> 
INFO:Xst:2261 - The FF/Latch <dvi_tx0/encg/vdin_q_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <dvi_tx0/encg/n1d_3_BRB4> <dvi_tx0/encg/n1d_2_BRB4> 
INFO:Xst:2261 - The FF/Latch <dvi_rx0/dec_r/cbnd/rcvd_ctkn> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <dvi_rx0/dec_r/vde_BRB4> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) Cr_2 Cr_3 Cr_6 Cr_5 Cr_4 Cr_1 has(ve) been forward balanced into : Mmult_n0142_Madd_102_FRB1.
	Register(s) Cr_3 Cr_1 Cr_6 Cr_4 Cr_5 Cr_2 has(ve) been forward balanced into : Mmult_n0142_Madd_92_FRB1.
	Register(s) Cr_3 Cr_5 Cr_4 Cr_6 has(ve) been forward balanced into : Mmult_n0146_Madd_10111_FRB.
	Register(s) Cr_3 Cr_5 Cr_6 Cr_4 has(ve) been forward balanced into : Mmult_n0146_Madd_911_FRB.
	Register(s) Cr_4 Cr_3 Cr_5 Cr_6 has(ve) been forward balanced into : Mmult_n0146_Madd1_cy<10>1_FRB.
	Register(s) Cr_4 Cr_6 Cr_5 Cr_3 has(ve) been forward balanced into : Mmult_n0146_Madd_11111_FRB.
	Register(s) Cr_5 Cr_3 Cr_4 Cr_6 has(ve) been forward balanced into : Mmult_n0146_Madd_711_FRB.
	Register(s) Cr_6 Cr_5 Cr_4 Cr_3 has(ve) been forward balanced into : Mmult_n0146_Madd_8111_FRB.
	Register(s) dvi_rx0/dec_b/vdout_0_BRB0 dvi_rx0/dec_b/vdout_2_BRB0 dvi_rx0/dec_b/vdout_7_BRB2 has(ve) been forward balanced into : dvi_rx0/dec_b/Mmux_data[1]_data[1]_MUX_117_o11_FRB.
	Register(s) dvi_rx0/dec_b/vdout_4_BRB0 dvi_rx0/dec_b/vdout_5_BRB0 dvi_rx0/dec_b/vdout_7_BRB2 has(ve) been forward balanced into : dvi_rx0/dec_b/Mmux_data[4]_data[4]_MUX_120_o11_FRB.
	Register(s) dvi_rx0/dec_b/vdout_5_BRB0 dvi_rx0/dec_b/vdout_6_BRB0 dvi_rx0/dec_b/vdout_7_BRB2 has(ve) been forward balanced into : dvi_rx0/dec_b/Mmux_data[5]_data[5]_MUX_121_o11_FRB.
	Register(s) dvi_rx0/dec_b/vdout_6_BRB0 dvi_rx0/dec_b/vdout_7_BRB0 dvi_rx0/dec_b/vdout_7_BRB2 has(ve) been forward balanced into : dvi_rx0/dec_b/Mmux_data[6]_data[6]_MUX_122_o11_FRB.
	Register(s) dvi_rx0/dec_r/vdout_3 dvi_rx0/dec_r/vdout_5 dvi_rx0/dec_r/vdout_4 dvi_rx0/dec_r/vdout_6 has(ve) been forward balanced into : Mmult_n0146_Madd_10111_FRB.
	Register(s) dvi_rx0/dec_r/vdout_3 dvi_rx0/dec_r/vdout_5 dvi_rx0/dec_r/vdout_6 dvi_rx0/dec_r/vdout_4 has(ve) been forward balanced into : Mmult_n0146_Madd_911_FRB.
	Register(s) dvi_rx0/dec_r/vdout_4 dvi_rx0/dec_r/vdout_3 dvi_rx0/dec_r/vdout_5 dvi_rx0/dec_r/vdout_6 has(ve) been forward balanced into : Mmult_n0146_Madd1_cy<10>1_FRB.
	Register(s) dvi_rx0/dec_r/vdout_4 dvi_rx0/dec_r/vdout_6 dvi_rx0/dec_r/vdout_5 dvi_rx0/dec_r/vdout_3 has(ve) been forward balanced into : Mmult_n0146_Madd_11111_FRB.
	Register(s) dvi_rx0/dec_r/vdout_5 dvi_rx0/dec_r/vdout_3 dvi_rx0/dec_r/vdout_4 dvi_rx0/dec_r/vdout_6 has(ve) been forward balanced into : Mmult_n0146_Madd_711_FRB.
	Register(s) dvi_rx0/dec_r/vdout_6 dvi_rx0/dec_r/vdout_5 dvi_rx0/dec_r/vdout_4 dvi_rx0/dec_r/vdout_3 has(ve) been forward balanced into : Mmult_n0146_Madd_8111_FRB.
	Register(s) dvi_tx0/encb/cnt_4_BRB0 dvi_tx0/encb/cnt_4_BRB1 dvi_tx0/encb/cnt_2_BRB2 dvi_tx0/encb/cnt_2_BRB3 dvi_tx0/encb/cnt_2_BRB4 dvi_tx0/encb/cnt_2_BRB5 has(ve) been forward balanced into : dvi_tx0/encb/Mmux_GND_37_o_cnt[4]_mux_60_OUT6_FRB.
	Register(s) dvi_tx0/encb/cnt_4_BRB0 dvi_tx0/encg/cnt_4_BRB1 dvi_tx0/encg/cnt_2_BRB2 dvi_tx0/encg/cnt_2_BRB3 dvi_tx0/encg/cnt_2_BRB4 dvi_tx0/encg/cnt_2_BRB5 has(ve) been forward balanced into : dvi_tx0/encg/Mmux_GND_38_o_cnt[4]_mux_62_OUT6_FRB.
	Register(s) dvi_tx0/encb/cnt_4_BRB0 dvi_tx0/encr/cnt_4_BRB1 dvi_tx0/encr/cnt_2_BRB2 dvi_tx0/encr/cnt_2_BRB3 dvi_tx0/encr/cnt_2_BRB4 dvi_tx0/encr/cnt_2_BRB5 has(ve) been forward balanced into : dvi_tx0/encr/Mmux_GND_39_o_cnt[4]_mux_62_OUT6_FRB.
	Register(s) dvi_tx0/encb/cnt_4_BRB0 dvi_tx0/encr/cnt_4_BRB1 dvi_tx0/encr/cnt_3_BRB2 dvi_tx0/encr/cnt_3_BRB3 dvi_tx0/encr/cnt_3_BRB4 has(ve) been forward balanced into : dvi_tx0/encr/Mmux_GND_39_o_cnt[4]_mux_62_OUT85_FRB.
	Register(s) dvi_tx0/encb/vdin_q_2 dvi_tx0/encb/vdin_q_3 dvi_tx0/encb/vdin_q_7 dvi_tx0/encb/vdin_q_4 dvi_tx0/encb/vdin_q_6 dvi_tx0/encb/vdin_q_5 has(ve) been forward balanced into : dvi_tx0/encb/ADDERTREE_INTERNAL_Madd_29403_FRB.
	Register(s) dvi_tx0/encb/vdin_q_3 dvi_tx0/encb/vdin_q_2 dvi_tx0/encb/vdin_q_4 dvi_tx0/encb/vdin_q_6 dvi_tx0/encb/vdin_q_1 dvi_tx0/encb/vdin_q_7 has(ve) been forward balanced into : dvi_tx0/encb/ADDERTREE_INTERNAL_Madd_29315_SW0_FRB.
	Register(s) dvi_tx0/encb/vdin_q_3 dvi_tx0/encb/vdin_q_2 dvi_tx0/encb/vdin_q_4 dvi_tx0/encb/vdin_q_6 dvi_tx0/encb/vdin_q_7 dvi_tx0/encb/vdin_q_1 has(ve) been forward balanced into : dvi_tx0/encb/ADDERTREE_INTERNAL_Madd_29112_SW0_FRB.
	Register(s) dvi_tx0/encb/vdin_q_3 dvi_tx0/encb/vdin_q_2 dvi_tx0/encb/vdin_q_6 dvi_tx0/encb/vdin_q_7 dvi_tx0/encb/vdin_q_4 has(ve) been forward balanced into : dvi_tx0/encb/ADDERTREE_INTERNAL_Madd_29311_FRB.
	Register(s) dvi_tx0/encb/vdin_q_3 dvi_tx0/encb/vdin_q_7 dvi_tx0/encb/vdin_q_4 dvi_tx0/encb/vdin_q_2 dvi_tx0/encb/vdin_q_6 dvi_tx0/encb/vdin_q_5 has(ve) been forward balanced into : dvi_tx0/encb/ADDERTREE_INTERNAL_Madd_29402_FRB.
	Register(s) dvi_tx0/encb/vdin_q_5 dvi_tx0/encb/vdin_q_2 dvi_tx0/encb/vdin_q_4 dvi_tx0/encb/vdin_q_6 dvi_tx0/encb/vdin_q_7 dvi_tx0/encb/vdin_q_3 has(ve) been forward balanced into : dvi_tx0/encb/ADDERTREE_INTERNAL_Madd_19211_FRB.
	Register(s) dvi_tx0/encb/vdin_q_7 dvi_tx0/encb/vdin_q_6 has(ve) been forward balanced into : dvi_tx0/encb/ADDERTREE_INTERNAL_Madd_1931_FRB.
	Register(s) dvi_tx0/encb/vdin_q_7 dvi_tx0/encb/vdin_q_6 dvi_tx0/encb/vdin_q_4 dvi_tx0/encb/vdin_q_3 dvi_tx0/encb/vdin_q_2 has(ve) been forward balanced into : dvi_tx0/encb/ADDERTREE_INTERNAL_Madd_29313_FRB.
	Register(s) dvi_tx0/encg/vdin_q_2 dvi_tx0/encg/vdin_q_3 dvi_tx0/encg/vdin_q_7 dvi_tx0/encg/vdin_q_4 dvi_tx0/encg/vdin_q_6 dvi_tx0/encg/vdin_q_5 has(ve) been forward balanced into : dvi_tx0/encg/ADDERTREE_INTERNAL_Madd_29403_FRB.
	Register(s) dvi_tx0/encg/vdin_q_3 dvi_tx0/encg/vdin_q_2 dvi_tx0/encg/vdin_q_4 dvi_tx0/encg/vdin_q_6 dvi_tx0/encg/vdin_q_1 dvi_tx0/encg/vdin_q_7 has(ve) been forward balanced into : dvi_tx0/encg/ADDERTREE_INTERNAL_Madd_29315_SW0_FRB.
	Register(s) dvi_tx0/encg/vdin_q_3 dvi_tx0/encg/vdin_q_2 dvi_tx0/encg/vdin_q_4 dvi_tx0/encg/vdin_q_6 dvi_tx0/encg/vdin_q_7 dvi_tx0/encg/vdin_q_1 has(ve) been forward balanced into : dvi_tx0/encg/ADDERTREE_INTERNAL_Madd_29112_SW0_FRB.
	Register(s) dvi_tx0/encg/vdin_q_3 dvi_tx0/encg/vdin_q_2 dvi_tx0/encg/vdin_q_6 dvi_tx0/encg/vdin_q_7 dvi_tx0/encg/vdin_q_4 has(ve) been forward balanced into : dvi_tx0/encg/ADDERTREE_INTERNAL_Madd_29311_FRB.
	Register(s) dvi_tx0/encg/vdin_q_3 dvi_tx0/encg/vdin_q_7 dvi_tx0/encg/vdin_q_4 dvi_tx0/encg/vdin_q_2 dvi_tx0/encg/vdin_q_6 dvi_tx0/encg/vdin_q_5 has(ve) been forward balanced into : dvi_tx0/encg/ADDERTREE_INTERNAL_Madd_29402_FRB.
	Register(s) dvi_tx0/encg/vdin_q_5 dvi_tx0/encg/vdin_q_2 dvi_tx0/encg/vdin_q_4 dvi_tx0/encg/vdin_q_6 dvi_tx0/encg/vdin_q_7 dvi_tx0/encg/vdin_q_3 has(ve) been forward balanced into : dvi_tx0/encg/ADDERTREE_INTERNAL_Madd_19211_FRB.
	Register(s) dvi_tx0/encg/vdin_q_7 dvi_tx0/encg/vdin_q_6 has(ve) been forward balanced into : dvi_tx0/encg/ADDERTREE_INTERNAL_Madd_1931_FRB.
	Register(s) dvi_tx0/encg/vdin_q_7 dvi_tx0/encg/vdin_q_6 dvi_tx0/encg/vdin_q_4 dvi_tx0/encg/vdin_q_3 dvi_tx0/encg/vdin_q_2 has(ve) been forward balanced into : dvi_tx0/encg/ADDERTREE_INTERNAL_Madd_29313_FRB.
	Register(s) dvi_tx0/encr/vdin_q_2 dvi_tx0/encr/vdin_q_3 dvi_tx0/encr/vdin_q_7 dvi_tx0/encr/vdin_q_4 dvi_tx0/encr/vdin_q_6 dvi_tx0/encr/vdin_q_5 has(ve) been forward balanced into : dvi_tx0/encr/ADDERTREE_INTERNAL_Madd_29403_FRB.
	Register(s) dvi_tx0/encr/vdin_q_3 dvi_tx0/encr/vdin_q_2 dvi_tx0/encr/vdin_q_4 dvi_tx0/encr/vdin_q_6 dvi_tx0/encr/vdin_q_1 dvi_tx0/encr/vdin_q_7 has(ve) been forward balanced into : dvi_tx0/encr/ADDERTREE_INTERNAL_Madd_29315_SW0_FRB.
	Register(s) dvi_tx0/encr/vdin_q_3 dvi_tx0/encr/vdin_q_2 dvi_tx0/encr/vdin_q_4 dvi_tx0/encr/vdin_q_6 dvi_tx0/encr/vdin_q_7 dvi_tx0/encr/vdin_q_1 has(ve) been forward balanced into : dvi_tx0/encr/ADDERTREE_INTERNAL_Madd_29112_SW0_FRB.
	Register(s) dvi_tx0/encr/vdin_q_3 dvi_tx0/encr/vdin_q_2 dvi_tx0/encr/vdin_q_6 dvi_tx0/encr/vdin_q_7 dvi_tx0/encr/vdin_q_4 has(ve) been forward balanced into : dvi_tx0/encr/ADDERTREE_INTERNAL_Madd_29311_FRB.
	Register(s) dvi_tx0/encr/vdin_q_3 dvi_tx0/encr/vdin_q_7 dvi_tx0/encr/vdin_q_4 dvi_tx0/encr/vdin_q_2 dvi_tx0/encr/vdin_q_6 dvi_tx0/encr/vdin_q_5 has(ve) been forward balanced into : dvi_tx0/encr/ADDERTREE_INTERNAL_Madd_29402_FRB.
	Register(s) dvi_tx0/encr/vdin_q_5 dvi_tx0/encr/vdin_q_2 dvi_tx0/encr/vdin_q_4 dvi_tx0/encr/vdin_q_6 dvi_tx0/encr/vdin_q_7 dvi_tx0/encr/vdin_q_3 has(ve) been forward balanced into : dvi_tx0/encr/ADDERTREE_INTERNAL_Madd_19211_FRB.
	Register(s) dvi_tx0/encr/vdin_q_7 dvi_tx0/encr/vdin_q_6 has(ve) been forward balanced into : dvi_tx0/encr/ADDERTREE_INTERNAL_Madd_1931_FRB.
	Register(s) dvi_tx0/encr/vdin_q_7 dvi_tx0/encr/vdin_q_6 dvi_tx0/encr/vdin_q_4 dvi_tx0/encr/vdin_q_3 dvi_tx0/encr/vdin_q_2 has(ve) been forward balanced into : dvi_tx0/encr/ADDERTREE_INTERNAL_Madd_29313_FRB.
	Register(s) dvi_rx0/dec_b/des_0/inc_data_int has(ve) been backward balanced into : dvi_rx0/dec_b/des_0/inc_data_int_BRB0 dvi_rx0/dec_b/des_0/inc_data_int_BRB1.
	Register(s) dvi_rx0/dec_b/vdout_0 has(ve) been backward balanced into : dvi_rx0/dec_b/vdout_0_BRB0 dvi_rx0/dec_b/vdout_0_BRB1.
	Register(s) dvi_rx0/dec_b/vdout_2 has(ve) been backward balanced into : dvi_rx0/dec_b/vdout_2_BRB0 .
	Register(s) dvi_rx0/dec_b/vdout_3 has(ve) been backward balanced into : dvi_rx0/dec_b/vdout_3_BRB0 .
	Register(s) dvi_rx0/dec_b/vdout_4 has(ve) been backward balanced into : dvi_rx0/dec_b/vdout_4_BRB0 .
	Register(s) dvi_rx0/dec_b/vdout_5 has(ve) been backward balanced into : dvi_rx0/dec_b/vdout_5_BRB0 .
	Register(s) dvi_rx0/dec_b/vdout_6 has(ve) been backward balanced into : dvi_rx0/dec_b/vdout_6_BRB0 .
	Register(s) dvi_rx0/dec_b/vdout_7 has(ve) been backward balanced into : dvi_rx0/dec_b/vdout_7_BRB0 dvi_rx0/dec_b/vdout_7_BRB1 dvi_rx0/dec_b/vdout_7_BRB2.
	Register(s) dvi_rx0/dec_g/adout_0 has(ve) been backward balanced into : dvi_rx0/dec_g/adout_0_BRB0 dvi_rx0/dec_g/adout_0_BRB1 .
	Register(s) dvi_rx0/dec_g/adout_1 has(ve) been backward balanced into : dvi_rx0/dec_g/adout_1_BRB0 dvi_rx0/dec_g/adout_1_BRB1 .
	Register(s) dvi_rx0/dec_g/adout_2 has(ve) been backward balanced into : dvi_rx0/dec_g/adout_2_BRB1 dvi_rx0/dec_g/adout_2_BRB2 dvi_rx0/dec_g/adout_2_BRB3 dvi_rx0/dec_g/adout_2_BRB4 dvi_rx0/dec_g/adout_2_BRB5 dvi_rx0/dec_g/adout_2_BRB7.
	Register(s) dvi_rx0/dec_g/adout_3 has(ve) been backward balanced into : dvi_rx0/dec_g/adout_3_BRB1 dvi_rx0/dec_g/adout_3_BRB2 dvi_rx0/dec_g/adout_3_BRB3 dvi_rx0/dec_g/adout_3_BRB4 dvi_rx0/dec_g/adout_3_BRB5 dvi_rx0/dec_g/adout_3_BRB6 dvi_rx0/dec_g/adout_3_BRB7 dvi_rx0/dec_g/adout_3_BRB8 dvi_rx0/dec_g/adout_3_BRB9 dvi_rx0/dec_g/adout_3_BRB10.
	Register(s) dvi_rx0/dec_g/des_0/inc_data_int has(ve) been backward balanced into : dvi_rx0/dec_g/des_0/inc_data_int_BRB0 dvi_rx0/dec_g/des_0/inc_data_int_BRB1.
	Register(s) dvi_rx0/dec_g/vdout_0 has(ve) been backward balanced into : dvi_rx0/dec_g/vdout_0_BRB0 dvi_rx0/dec_g/vdout_0_BRB1.
	Register(s) dvi_rx0/dec_g/vdout_2 has(ve) been backward balanced into : dvi_rx0/dec_g/vdout_2_BRB0 .
	Register(s) dvi_rx0/dec_g/vdout_3 has(ve) been backward balanced into : dvi_rx0/dec_g/vdout_3_BRB0 .
	Register(s) dvi_rx0/dec_g/vdout_4 has(ve) been backward balanced into : dvi_rx0/dec_g/vdout_4_BRB0 .
	Register(s) dvi_rx0/dec_g/vdout_5 has(ve) been backward balanced into : dvi_rx0/dec_g/vdout_5_BRB0 .
	Register(s) dvi_rx0/dec_g/vdout_6 has(ve) been backward balanced into : dvi_rx0/dec_g/vdout_6_BRB0 .
	Register(s) dvi_rx0/dec_g/vdout_7 has(ve) been backward balanced into : dvi_rx0/dec_g/vdout_7_BRB0 dvi_rx0/dec_g/vdout_7_BRB1 dvi_rx0/dec_g/vdout_7_BRB2.
	Register(s) dvi_rx0/dec_r/ade has(ve) been backward balanced into : dvi_rx0/dec_r/ade_BRB0 dvi_rx0/dec_r/ade_BRB1 dvi_rx0/dec_r/ade_BRB2.
	Register(s) dvi_rx0/dec_r/adout_0 has(ve) been backward balanced into : dvi_rx0/dec_r/adout_0_BRB0 dvi_rx0/dec_r/adout_0_BRB1 .
	Register(s) dvi_rx0/dec_r/adout_1 has(ve) been backward balanced into : dvi_rx0/dec_r/adout_1_BRB0 dvi_rx0/dec_r/adout_1_BRB1 .
	Register(s) dvi_rx0/dec_r/adout_2 has(ve) been backward balanced into : dvi_rx0/dec_r/adout_2_BRB1 dvi_rx0/dec_r/adout_2_BRB2 dvi_rx0/dec_r/adout_2_BRB3 dvi_rx0/dec_r/adout_2_BRB4 dvi_rx0/dec_r/adout_2_BRB5 dvi_rx0/dec_r/adout_2_BRB7.
	Register(s) dvi_rx0/dec_r/adout_3 has(ve) been backward balanced into : dvi_rx0/dec_r/adout_3_BRB1 dvi_rx0/dec_r/adout_3_BRB2 dvi_rx0/dec_r/adout_3_BRB3 dvi_rx0/dec_r/adout_3_BRB4 dvi_rx0/dec_r/adout_3_BRB5 dvi_rx0/dec_r/adout_3_BRB6 dvi_rx0/dec_r/adout_3_BRB7 dvi_rx0/dec_r/adout_3_BRB8.
	Register(s) dvi_rx0/dec_r/des_0/inc_data_int has(ve) been backward balanced into : dvi_rx0/dec_r/des_0/inc_data_int_BRB0 dvi_rx0/dec_r/des_0/inc_data_int_BRB1.
	Register(s) dvi_rx0/dec_r/vde has(ve) been backward balanced into : dvi_rx0/dec_r/vde_BRB0 dvi_rx0/dec_r/vde_BRB2 dvi_rx0/dec_r/vde_BRB3 .
	Register(s) dvi_tx0/encb/cnt_3 has(ve) been backward balanced into : dvi_tx0/encb/cnt_3_BRB2 dvi_tx0/encb/cnt_3_BRB3 dvi_tx0/encb/cnt_3_BRB4.
	Register(s) dvi_tx0/encb/cnt_4 has(ve) been backward balanced into : dvi_tx0/encb/cnt_4_BRB0 dvi_tx0/encb/cnt_4_BRB1 dvi_tx0/encb/cnt_4_BRB2 dvi_tx0/encb/cnt_4_BRB3 dvi_tx0/encb/cnt_4_BRB4.
	Register(s) dvi_tx0/encb/n1d_3 has(ve) been backward balanced into : dvi_tx0/encb/n1d_3_BRB0 dvi_tx0/encb/n1d_3_BRB1 dvi_tx0/encb/n1d_3_BRB2 dvi_tx0/encb/n1d_3_BRB3 .
	Register(s) dvi_tx0/encb/q_m_reg_1 has(ve) been backward balanced into : dvi_tx0/encb/q_m_reg_1_BRB2 .
	Register(s) dvi_tx0/encb/q_m_reg_3 has(ve) been backward balanced into : dvi_tx0/encb/q_m_reg_3_BRB1 dvi_tx0/encb/q_m_reg_3_BRB4 .
	Register(s) dvi_tx0/encb/q_m_reg_5 has(ve) been backward balanced into : dvi_tx0/encb/q_m_reg_5_BRB2 dvi_tx0/encb/q_m_reg_5_BRB4.
	Register(s) dvi_tx0/encb/q_m_reg_7 has(ve) been backward balanced into : dvi_tx0/encb/q_m_reg_7_BRB1 dvi_tx0/encb/q_m_reg_7_BRB2 dvi_tx0/encb/q_m_reg_7_BRB3 dvi_tx0/encb/q_m_reg_7_BRB4 dvi_tx0/encb/q_m_reg_7_BRB5.
	Register(s) dvi_tx0/encg/cnt_3 has(ve) been backward balanced into : dvi_tx0/encg/cnt_3_BRB2 dvi_tx0/encg/cnt_3_BRB3 dvi_tx0/encg/cnt_3_BRB4.
	Register(s) dvi_tx0/encg/cnt_4 has(ve) been backward balanced into : dvi_tx0/encg/cnt_4_BRB1 dvi_tx0/encg/cnt_4_BRB2 dvi_tx0/encg/cnt_4_BRB3 dvi_tx0/encg/cnt_4_BRB4.
	Register(s) dvi_tx0/encg/n1d_3 has(ve) been backward balanced into : dvi_tx0/encg/n1d_3_BRB0 dvi_tx0/encg/n1d_3_BRB1 dvi_tx0/encg/n1d_3_BRB2 dvi_tx0/encg/n1d_3_BRB3 .
	Register(s) dvi_tx0/encg/q_m_reg_1 has(ve) been backward balanced into : dvi_tx0/encg/q_m_reg_1_BRB2 .
	Register(s) dvi_tx0/encg/q_m_reg_5 has(ve) been backward balanced into : dvi_tx0/encg/q_m_reg_5_BRB1 dvi_tx0/encg/q_m_reg_5_BRB2 dvi_tx0/encg/q_m_reg_5_BRB3 dvi_tx0/encg/q_m_reg_5_BRB4.
	Register(s) dvi_tx0/encg/q_m_reg_7 has(ve) been backward balanced into : dvi_tx0/encg/q_m_reg_7_BRB2 dvi_tx0/encg/q_m_reg_7_BRB3 dvi_tx0/encg/q_m_reg_7_BRB4 .
	Register(s) dvi_tx0/encr/cnt_4 has(ve) been backward balanced into : dvi_tx0/encr/cnt_4_BRB1 dvi_tx0/encr/cnt_4_BRB2 dvi_tx0/encr/cnt_4_BRB3 dvi_tx0/encr/cnt_4_BRB4.
	Register(s) dvi_tx0/encr/n1d_3 has(ve) been backward balanced into : dvi_tx0/encr/n1d_3_BRB0 dvi_tx0/encr/n1d_3_BRB1 dvi_tx0/encr/n1d_3_BRB2 dvi_tx0/encr/n1d_3_BRB3 .
	Register(s) dvi_tx0/encr/q_m_reg_1 has(ve) been backward balanced into : dvi_tx0/encr/q_m_reg_1_BRB2 .
	Register(s) dvi_tx0/encr/q_m_reg_3 has(ve) been backward balanced into : dvi_tx0/encr/q_m_reg_3_BRB1 dvi_tx0/encr/q_m_reg_3_BRB4 .
	Register(s) dvi_tx0/encr/q_m_reg_5 has(ve) been backward balanced into : dvi_tx0/encr/q_m_reg_5_BRB2 dvi_tx0/encr/q_m_reg_5_BRB4.
	Register(s) dvi_tx0/encr/q_m_reg_7 has(ve) been backward balanced into : dvi_tx0/encr/q_m_reg_7_BRB1 dvi_tx0/encr/q_m_reg_7_BRB2 dvi_tx0/encr/q_m_reg_7_BRB3 dvi_tx0/encr/q_m_reg_7_BRB4 dvi_tx0/encr/q_m_reg_7_BRB5.
Unit <top> processed.
FlipFlop dvi_rx0/dec_b/cbnd/sdata_0 has been replicated 1 time(s)
FlipFlop dvi_rx0/dec_b/cbnd/sdata_1 has been replicated 1 time(s)
FlipFlop dvi_rx0/dec_b/cbnd/sdata_2 has been replicated 1 time(s)
FlipFlop dvi_rx0/dec_b/cbnd/sdata_4 has been replicated 1 time(s)
FlipFlop dvi_rx0/dec_b/cbnd/sdata_5 has been replicated 1 time(s)
FlipFlop dvi_rx0/dec_r/cbnd/sdata_8 has been replicated 1 time(s)
FlipFlop dvi_tx0/encb/n1d_0 has been replicated 1 time(s)
FlipFlop dvi_tx0/encb/n1d_1 has been replicated 1 time(s)
FlipFlop dvi_tx0/encg/n1d_0 has been replicated 1 time(s)
FlipFlop dvi_tx0/encg/n1d_1 has been replicated 1 time(s)
FlipFlop dvi_tx0/encr/n1d_0 has been replicated 1 time(s)
FlipFlop dvi_tx0/encr/n1d_1 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <dvi_tx0/encb/ade_reg_qq>.
	Found 2-bit shift register for signal <dvi_tx0/encg/c0_reg>.
	Found 2-bit shift register for signal <dvi_tx0/encr/c0_reg>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 914
 Flip-Flops                                            : 914
# Shift Registers                                      : 3
 2-bit shift register                                  : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1997
#      GND                         : 1
#      INV                         : 40
#      LUT1                        : 64
#      LUT2                        : 163
#      LUT3                        : 211
#      LUT4                        : 146
#      LUT5                        : 254
#      LUT6                        : 578
#      MUXCY                       : 251
#      MUXF7                       : 50
#      VCC                         : 1
#      XORCY                       : 238
# FlipFlops/Latches                : 917
#      FD                          : 312
#      FDC                         : 113
#      FDCE                        : 12
#      FDE                         : 183
#      FDP                         : 10
#      FDPE                        : 3
#      FDR                         : 91
#      FDRE                        : 189
#      FDS                         : 2
#      FDSE                        : 2
# RAMS                             : 60
#      RAM16X1D                    : 60
# Shift Registers                  : 43
#      SRL16E                      : 40
#      SRLC16E                     : 3
# Clock Buffers                    : 8
#      BUFG                        : 8
# IO Buffers                       : 24
#      BUFIO2                      : 1
#      IBUF                        : 6
#      IBUFDS                      : 4
#      IBUFG                       : 1
#      OBUF                        : 8
#      OBUFDS                      : 4
# Others                           : 24
#      BUFPLL                      : 2
#      IODELAY2                    : 6
#      ISERDES2                    : 6
#      OSERDES2                    : 8
#      PLL_ADV                     : 2

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             917  out of  54576     1%  
 Number of Slice LUTs:                 1619  out of  27288     5%  
    Number used as Logic:              1456  out of  27288     5%  
    Number used as Memory:              163  out of   6408     2%  
       Number used as RAM:              120
       Number used as SRL:               43

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1779
   Number with an unused Flip Flop:     862  out of   1779    48%  
   Number with an unused LUT:           160  out of   1779     8%  
   Number of fully used LUT-FF pairs:   757  out of   1779    42%  
   Number of unique control sets:        56

IO Utilization: 
 Number of IOs:                          33
 Number of bonded IOBs:                  31  out of    218    14%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                8  out of     16    50%  
 Number of PLL_ADVs:                      2  out of      4    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk100                             | IBUFG+BUFG             | 32    |
buf_c                              | NONE(buf_d)            | 1     |
dvi_rx0/PLL_ISERDES/CLKOUT1        | BUFG                   | 806   |
buf_d                              | BUFG                   | 4     |
dvi_rx0/PLL_ISERDES/CLKOUT2        | BUFG                   | 122   |
PLL_OSERDES_0/CLKOUT2              | BUFG                   | 55    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.155ns (Maximum Frequency: 193.987MHz)
   Minimum input arrival time before clock: 5.090ns
   Maximum output required time after clock: 4.664ns
   Maximum combinational path delay: 5.741ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 5.074ns (frequency: 197.095MHz)
  Total number of paths / destination ports: 1365 / 60
-------------------------------------------------------------------------
Delay:               5.074ns (Levels of Logic = 3)
  Source:            clkn_7 (FF)
  Destination:       clkn_0 (FF)
  Source Clock:      clk100 rising
  Destination Clock: clk100 rising

  Data Path: clkn_7 to clkn_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.981  clkn_7 (clkn_7)
     LUT6:I0->O            1   0.203   0.827  clkn[27]_GND_1_o_equal_68_o<27>4 (clkn[27]_GND_1_o_equal_68_o<27>3)
     LUT5:I1->O            3   0.203   0.651  clkn[27]_GND_1_o_equal_68_o<27>6 (clkn[27]_GND_1_o_equal_68_o)
     LUT4:I3->O           28   0.205   1.234  _n0259_inv1 (_n0259_inv)
     FDRE:CE                   0.322          clkn_0
    ----------------------------------------
    Total                      5.074ns (1.380ns logic, 3.694ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'buf_c'
  Clock period: 1.913ns (frequency: 522.821MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.913ns (Levels of Logic = 1)
  Source:            buf_d (FF)
  Destination:       buf_d (FF)
  Source Clock:      buf_c rising
  Destination Clock: buf_c rising

  Data Path: buf_d to buf_d
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  buf_d (buf_d)
     INV:I->O              1   0.206   0.579  buf_d_INV_4_o1_INV_0 (buf_d_INV_4_o)
     FDR:D                     0.102          buf_d
    ----------------------------------------
    Total                      1.913ns (0.755ns logic, 1.158ns route)
                                       (39.5% logic, 60.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dvi_rx0/PLL_ISERDES/CLKOUT1'
  Clock period: 5.155ns (frequency: 193.987MHz)
  Total number of paths / destination ports: 35405 / 1552
-------------------------------------------------------------------------
Delay:               5.155ns (Levels of Logic = 4)
  Source:            dvi_tx0/encb/vdin_q_4 (FF)
  Destination:       dvi_tx0/encb/n1q_m_2 (FF)
  Source Clock:      dvi_rx0/PLL_ISERDES/CLKOUT1 rising
  Destination Clock: dvi_rx0/PLL_ISERDES/CLKOUT1 rising

  Data Path: dvi_tx0/encb/vdin_q_4 to dvi_tx0/encb/n1q_m_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              36   0.447   1.577  dvi_tx0/encb/vdin_q_4 (dvi_tx0/encb/vdin_q_4)
     LUT5:I2->O            1   0.205   0.808  dvi_tx0/encb/ADDERTREE_INTERNAL_Madd_29141 (dvi_tx0/encb/ADDERTREE_INTERNAL_Madd_29_bdd34)
     LUT6:I3->O            2   0.205   0.721  dvi_tx0/encb/ADDERTREE_INTERNAL_Madd_298 (dvi_tx0/encb/ADDERTREE_INTERNAL_Madd_297)
     LUT6:I4->O            1   0.203   0.684  dvi_tx0/encb/ADDERTREE_INTERNAL_Madd_2916_SW2 (N644)
     LUT6:I4->O            1   0.203   0.000  dvi_tx0/encb/ADDERTREE_INTERNAL_Madd_2917 (dvi_tx0/encb/ADDERTREE_INTERNAL_Madd_29)
     FD:D                      0.102          dvi_tx0/encb/n1q_m_2
    ----------------------------------------
    Total                      5.155ns (1.365ns logic, 3.790ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'buf_d'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            synchro_sws_1/use_fdc.fda (FF)
  Destination:       synchro_sws_1/use_fdc.fdb (FF)
  Source Clock:      buf_d rising
  Destination Clock: buf_d rising

  Data Path: synchro_sws_1/use_fdc.fda to synchro_sws_1/use_fdc.fdb
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  synchro_sws_1/use_fdc.fda (synchro_sws_1/temp)
     FDC:D                     0.102          synchro_sws_1/use_fdc.fdb
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'dvi_rx0/PLL_ISERDES/CLKOUT2'
  Clock period: 4.667ns (frequency: 214.273MHz)
  Total number of paths / destination ports: 1282 / 122
-------------------------------------------------------------------------
Delay:               4.667ns (Levels of Logic = 4)
  Source:            dvi_rx0/dec_b/des_0/pdcounter_4 (FF)
  Destination:       dvi_rx0/dec_b/des_0/pdcounter_1 (FF)
  Source Clock:      dvi_rx0/PLL_ISERDES/CLKOUT2 rising
  Destination Clock: dvi_rx0/PLL_ISERDES/CLKOUT2 rising

  Data Path: dvi_rx0/dec_b/des_0/pdcounter_4 to dvi_rx0/dec_b/des_0/pdcounter_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            20   0.447   1.321  dvi_rx0/dec_b/des_0/pdcounter_4 (dvi_rx0/dec_b/des_0/pdcounter_4)
     LUT5:I2->O            1   0.205   0.580  dvi_rx0/dec_b/des_0/_n0273_inv16 (dvi_rx0/dec_b/des_0/_n0273_inv15)
     LUT4:I3->O            1   0.205   0.580  dvi_rx0/dec_b/des_0/_n0273_inv17 (dvi_rx0/dec_b/des_0/_n0273_inv16)
     LUT6:I5->O            5   0.205   0.819  dvi_rx0/dec_b/des_0/_n0273_inv18 (dvi_rx0/dec_b/des_0/_n0273_inv17)
     LUT5:I3->O            1   0.203   0.000  dvi_rx0/dec_b/des_0/pdcounter_1_dpot (dvi_rx0/dec_b/des_0/pdcounter_1_dpot)
     FDCE:D                    0.102          dvi_rx0/dec_b/des_0/pdcounter_1
    ----------------------------------------
    Total                      4.667ns (1.367ns logic, 3.300ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PLL_OSERDES_0/CLKOUT2'
  Clock period: 2.881ns (frequency: 347.120MHz)
  Total number of paths / destination ports: 219 / 93
-------------------------------------------------------------------------
Delay:               2.881ns (Levels of Logic = 1)
  Source:            dvi_tx0/pixel2x/sync_gen (FF)
  Destination:       dvi_tx0/pixel2x/sync_gen (FF)
  Source Clock:      PLL_OSERDES_0/CLKOUT2 rising
  Destination Clock: PLL_OSERDES_0/CLKOUT2 rising

  Data Path: dvi_tx0/pixel2x/sync_gen to dvi_tx0/pixel2x/sync_gen
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             50   0.447   1.547  dvi_tx0/pixel2x/sync_gen (dvi_tx0/pixel2x/sync)
     INV:I->O              1   0.206   0.579  dvi_tx0/pixel2x/sync_INV_104_o1_INV_0 (dvi_tx0/pixel2x/sync_INV_104_o)
     FDR:D                     0.102          dvi_tx0/pixel2x/sync_gen
    ----------------------------------------
    Total                      2.881ns (0.755ns logic, 2.126ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 62 / 62
-------------------------------------------------------------------------
Offset:              4.535ns (Levels of Logic = 2)
  Source:            btn (PAD)
  Destination:       clkn_0 (FF)
  Destination Clock: clk100 rising

  Data Path: btn to clkn_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   1.222   1.553  btn_IBUF (btn_IBUF)
     LUT4:I0->O           28   0.203   1.234  _n0259_inv1 (_n0259_inv)
     FDRE:CE                   0.322          clkn_0
    ----------------------------------------
    Total                      4.535ns (1.747ns logic, 2.788ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'buf_c'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.056ns (Levels of Logic = 2)
  Source:            rstbtn_n (PAD)
  Destination:       buf_d (FF)
  Destination Clock: buf_c rising

  Data Path: rstbtn_n to buf_d
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  rstbtn_n_IBUF (rstbtn_n_IBUF)
     INV:I->O             61   0.206   1.620  rstbtn_n_inv1_INV_0 (rstbtn_n_inv)
     FDR:R                     0.430          buf_d
    ----------------------------------------
    Total                      4.056ns (1.858ns logic, 2.198ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dvi_rx0/PLL_ISERDES/CLKOUT1'
  Total number of paths / destination ports: 725 / 319
-------------------------------------------------------------------------
Offset:              5.090ns (Levels of Logic = 2)
  Source:            dvi_rx0/ioclk_buf:LOCK (PAD)
  Destination:       Cr_0 (FF)
  Destination Clock: dvi_rx0/PLL_ISERDES/CLKOUT1 rising

  Data Path: dvi_rx0/ioclk_buf:LOCK to Cr_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL:LOCK            1   0.000   0.579  dvi_rx0/ioclk_buf (dvi_rx0/bufpll_lock)
     INV:I->O            169   0.206   2.390  dvi_rx0/reset1_INV_0 (rx0_reset)
     LUT6:I0->O           39   0.203   1.391  _n0231_inv1 (_n0231_inv)
     FDE:CE                    0.322          Cr_0
    ----------------------------------------
    Total                      5.090ns (0.731ns logic, 4.359ns route)
                                       (14.4% logic, 85.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dvi_rx0/PLL_ISERDES/CLKOUT2'
  Total number of paths / destination ports: 110 / 107
-------------------------------------------------------------------------
Offset:              4.471ns (Levels of Logic = 2)
  Source:            dvi_rx0/ioclk_buf:LOCK (PAD)
  Destination:       dvi_rx0/dec_b/des_0/busy_data_d (FF)
  Destination Clock: dvi_rx0/PLL_ISERDES/CLKOUT2 rising

  Data Path: dvi_rx0/ioclk_buf:LOCK to dvi_rx0/dec_b/des_0/busy_data_d
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL:LOCK            1   0.000   0.579  dvi_rx0/ioclk_buf (dvi_rx0/bufpll_lock)
     INV:I->O            169   0.206   2.025  dvi_rx0/reset1_INV_0 (rx0_reset)
     INV:I->O             22   0.206   1.133  rx0_reset_inv1_INV_0 (dvi_rx0/dec_b/des_0/reset_inv)
     FDE:CE                    0.322          dvi_rx0/dec_b/des_0/busy_data_d
    ----------------------------------------
    Total                      4.471ns (0.734ns logic, 3.737ns route)
                                       (16.4% logic, 83.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PLL_OSERDES_0/CLKOUT2'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.782ns (Levels of Logic = 1)
  Source:            tx0_ioclk_buf:LOCK (PAD)
  Destination:       dvi_tx0/toggle (FF)
  Destination Clock: PLL_OSERDES_0/CLKOUT2 rising

  Data Path: tx0_ioclk_buf:LOCK to dvi_tx0/toggle
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFPLL:LOCK            1   0.000   0.579  tx0_ioclk_buf (tx0_bufpll_lock)
     INV:I->O             53   0.206   1.567  tx0_reset1_INV_0 (tx0_reset)
     FDC:CLR                   0.430          dvi_tx0/toggle
    ----------------------------------------
    Total                      2.782ns (0.636ns logic, 2.146ns route)
                                       (22.9% logic, 77.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'buf_d'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.903ns (Levels of Logic = 1)
  Source:            SW<1> (PAD)
  Destination:       synchro_sws_1/use_fdc.fda (FF)
  Destination Clock: buf_d rising

  Data Path: SW<1> to synchro_sws_1/use_fdc.fda
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  SW_1_IBUF (SW_1_IBUF)
     FD:D                      0.102          synchro_sws_1/use_fdc.fda
    ----------------------------------------
    Total                      1.903ns (1.324ns logic, 0.579ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dvi_rx0/PLL_ISERDES/CLKOUT1'
  Total number of paths / destination ports: 28 / 8
-------------------------------------------------------------------------
Offset:              4.664ns (Levels of Logic = 2)
  Source:            pcnt_11 (FF)
  Destination:       LED<3> (PAD)
  Source Clock:      dvi_rx0/PLL_ISERDES/CLKOUT1 rising

  Data Path: pcnt_11 to LED<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.864  pcnt_11 (pcnt_11)
     LUT6:I2->O            1   0.203   0.579  Mmux_LED41 (LED_3_OBUF)
     OBUF:I->O                 2.571          LED_3_OBUF (LED<3>)
    ----------------------------------------
    Total                      4.664ns (3.221ns logic, 1.443ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dvi_rx0/PLL_ISERDES/CLKOUT2'
  Total number of paths / destination ports: 36 / 30
-------------------------------------------------------------------------
Offset:              1.988ns (Levels of Logic = 1)
  Source:            dvi_rx0/dec_b/des_0/inc_data_int_BRB0 (FF)
  Destination:       dvi_rx0/dec_b/des_0/iodelay_m:INC (PAD)
  Source Clock:      dvi_rx0/PLL_ISERDES/CLKOUT2 rising

  Data Path: dvi_rx0/dec_b/des_0/inc_data_int_BRB0 to dvi_rx0/dec_b/des_0/iodelay_m:INC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.721  dvi_rx0/dec_b/des_0/inc_data_int_BRB0 (dvi_rx0/dec_b/des_0/inc_data_int_BRB0)
     LUT2:I0->O            2   0.203   0.616  dvi_rx0/dec_b/des_0/inc_data_int_glue_set (dvi_rx0/dec_b/des_0/inc_data_int)
    IODELAY2:INC               0.000          dvi_rx0/dec_b/des_0/iodelay_s
    ----------------------------------------
    Total                      1.988ns (0.650ns logic, 1.338ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PLL_OSERDES_0/CLKOUT2'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.161ns (Levels of Logic = 0)
  Source:            dvi_tx0/tmdsclkint_0 (FF)
  Destination:       dvi_tx0/clkout/oserdes_m:D1 (PAD)
  Source Clock:      PLL_OSERDES_0/CLKOUT2 rising

  Data Path: dvi_tx0/tmdsclkint_0 to dvi_tx0/clkout/oserdes_m:D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   0.714  dvi_tx0/tmdsclkint_0 (dvi_tx0/tmdsclkint_0)
    OSERDES2:D1                0.000          dvi_tx0/clkout/oserdes_s
    ----------------------------------------
    Total                      1.161ns (0.447ns logic, 0.714ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 114 / 99
-------------------------------------------------------------------------
Delay:               5.741ns (Levels of Logic = 3)
  Source:            TSW<0> (PAD)
  Destination:       LED<3> (PAD)

  Data Path: TSW<0> to LED<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.222   1.167  TSW_0_IBUF (TSW_0_IBUF)
     LUT6:I0->O            1   0.203   0.579  Mmux_LED11 (LED_0_OBUF)
     OBUF:I->O                 2.571          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                      5.741ns (3.996ns logic, 1.745ns route)
                                       (69.6% logic, 30.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock PLL_OSERDES_0/CLKOUT2
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
PLL_OSERDES_0/CLKOUT2      |    2.881|         |         |         |
dvi_rx0/PLL_ISERDES/CLKOUT1|    1.671|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock buf_c
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
buf_c          |    1.913|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock buf_d
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
buf_d          |    1.128|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    5.074|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock dvi_rx0/PLL_ISERDES/CLKOUT1
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
PLL_OSERDES_0/CLKOUT2      |    1.767|         |         |         |
clk100                     |    2.928|         |         |         |
dvi_rx0/PLL_ISERDES/CLKOUT1|    5.155|         |         |         |
dvi_rx0/PLL_ISERDES/CLKOUT2|    2.634|         |         |         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock dvi_rx0/PLL_ISERDES/CLKOUT2
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
dvi_rx0/PLL_ISERDES/CLKOUT1|    1.507|         |         |         |
dvi_rx0/PLL_ISERDES/CLKOUT2|    4.667|         |         |         |
---------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 25.90 secs
 
--> 


Total memory usage is 134808 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   88 (   0 filtered)
Number of infos    :   77 (   0 filtered)

