// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Fast Corner delays for the design using part EP4CE115F29C7,
// with speed grade M, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "Delay_audio")
  (DATE "06/08/2016 09:27:04")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 32-bit")
  (VERSION "Version 12.0 Build 178 05/31/2012 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3865:3865:3865) (3397:3397:3397))
        (PORT sclr (333:333:333) (387:387:387))
        (PORT ena (633:633:633) (683:683:683))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3841:3841:3841) (3381:3381:3381))
        (PORT sclr (562:562:562) (649:649:649))
        (PORT ena (494:494:494) (533:533:533))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3841:3841:3841) (3381:3381:3381))
        (PORT sclr (562:562:562) (649:649:649))
        (PORT ena (494:494:494) (533:533:533))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3841:3841:3841) (3381:3381:3381))
        (PORT sclr (562:562:562) (649:649:649))
        (PORT ena (494:494:494) (533:533:533))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (435:435:435) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1152:1152:1152))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (647:647:647) (698:698:698))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (435:435:435) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (181:181:181))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (131:131:131) (183:183:183))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (184:184:184))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (127:127:127) (169:169:169))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[4\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[12\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[14\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[16\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[17\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1460:1460:1460))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (793:793:793) (699:699:699))
        (PORT sclr (583:583:583) (680:680:680))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1460:1460:1460))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (793:793:793) (699:699:699))
        (PORT sclr (583:583:583) (680:680:680))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1460:1460:1460))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (793:793:793) (699:699:699))
        (PORT sclr (583:583:583) (680:680:680))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1457:1457:1457))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (812:812:812) (714:714:714))
        (PORT sclr (579:579:579) (676:676:676))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1457:1457:1457))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (812:812:812) (714:714:714))
        (PORT sclr (579:579:579) (676:676:676))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1457:1457:1457))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (812:812:812) (714:714:714))
        (PORT sclr (579:579:579) (676:676:676))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1398:1398:1398) (1641:1641:1641))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3712:3712:3712) (4249:4249:4249))
        (PORT d[1] (2431:2431:2431) (2848:2848:2848))
        (PORT d[2] (2349:2349:2349) (2756:2756:2756))
        (PORT d[3] (1973:1973:1973) (2322:2322:2322))
        (PORT d[4] (2766:2766:2766) (3246:3246:3246))
        (PORT d[5] (3091:3091:3091) (3589:3589:3589))
        (PORT d[6] (3273:3273:3273) (3764:3764:3764))
        (PORT d[7] (2918:2918:2918) (3361:3361:3361))
        (PORT d[8] (3977:3977:3977) (4591:4591:4591))
        (PORT d[9] (1858:1858:1858) (2196:2196:2196))
        (PORT d[10] (4013:4013:4013) (4573:4573:4573))
        (PORT d[11] (2419:2419:2419) (2861:2861:2861))
        (PORT d[12] (2545:2545:2545) (2997:2997:2997))
        (PORT clk (1313:1313:1313) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2758:2758:2758) (3139:3139:3139))
        (PORT clk (1313:1313:1313) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (PORT d[0] (3042:3042:3042) (3432:3432:3432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2380:2380:2380) (2768:2768:2768))
        (PORT d[1] (2113:2113:2113) (2478:2478:2478))
        (PORT d[2] (2099:2099:2099) (2455:2455:2455))
        (PORT d[3] (3006:3006:3006) (3493:3493:3493))
        (PORT d[4] (2724:2724:2724) (3162:3162:3162))
        (PORT d[5] (3216:3216:3216) (3746:3746:3746))
        (PORT d[6] (2240:2240:2240) (2639:2639:2639))
        (PORT d[7] (1844:1844:1844) (2161:2161:2161))
        (PORT d[8] (3350:3350:3350) (3792:3792:3792))
        (PORT d[9] (3210:3210:3210) (3707:3707:3707))
        (PORT d[10] (2563:2563:2563) (2958:2958:2958))
        (PORT d[11] (2765:2765:2765) (3194:3194:3194))
        (PORT d[12] (2823:2823:2823) (3291:3291:3291))
        (PORT clk (1272:1272:1272) (1299:1299:1299))
        (PORT ena (2421:2421:2421) (2766:2766:2766))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1299:1299:1299))
        (PORT d[0] (2421:2421:2421) (2766:2766:2766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a155\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1445:1445:1445) (1708:1708:1708))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3567:3567:3567) (4099:4099:4099))
        (PORT d[1] (2244:2244:2244) (2633:2633:2633))
        (PORT d[2] (2325:2325:2325) (2728:2728:2728))
        (PORT d[3] (1938:1938:1938) (2270:2270:2270))
        (PORT d[4] (2892:2892:2892) (3363:3363:3363))
        (PORT d[5] (2932:2932:2932) (3407:3407:3407))
        (PORT d[6] (3118:3118:3118) (3598:3598:3598))
        (PORT d[7] (2753:2753:2753) (3175:3175:3175))
        (PORT d[8] (3976:3976:3976) (4593:4593:4593))
        (PORT d[9] (2017:2017:2017) (2377:2377:2377))
        (PORT d[10] (3745:3745:3745) (4278:4278:4278))
        (PORT d[11] (2391:2391:2391) (2820:2820:2820))
        (PORT d[12] (3529:3529:3529) (3982:3982:3982))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2755:2755:2755) (3170:3170:3170))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT d[0] (3039:3039:3039) (3463:3463:3463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2318:2318:2318) (2685:2685:2685))
        (PORT d[1] (1792:1792:1792) (2114:2114:2114))
        (PORT d[2] (2117:2117:2117) (2479:2479:2479))
        (PORT d[3] (2455:2455:2455) (2859:2859:2859))
        (PORT d[4] (2738:2738:2738) (3180:3180:3180))
        (PORT d[5] (2953:2953:2953) (3466:3466:3466))
        (PORT d[6] (2228:2228:2228) (2610:2610:2610))
        (PORT d[7] (1845:1845:1845) (2161:2161:2161))
        (PORT d[8] (2907:2907:2907) (3292:3292:3292))
        (PORT d[9] (3090:3090:3090) (3573:3573:3573))
        (PORT d[10] (2463:2463:2463) (2861:2861:2861))
        (PORT d[11] (2732:2732:2732) (3162:3162:3162))
        (PORT d[12] (3120:3120:3120) (3536:3536:3536))
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (PORT ena (2624:2624:2624) (3003:3003:3003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (PORT d[0] (2624:2624:2624) (3003:3003:3003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a181\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1253:1253:1253) (1468:1468:1468))
        (PORT clk (1373:1373:1373) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3314:3314:3314) (3767:3767:3767))
        (PORT d[1] (2368:2368:2368) (2761:2761:2761))
        (PORT d[2] (2085:2085:2085) (2444:2444:2444))
        (PORT d[3] (2104:2104:2104) (2478:2478:2478))
        (PORT d[4] (2841:2841:2841) (3286:3286:3286))
        (PORT d[5] (2648:2648:2648) (3075:3075:3075))
        (PORT d[6] (3288:3288:3288) (3799:3799:3799))
        (PORT d[7] (2645:2645:2645) (3045:3045:3045))
        (PORT d[8] (3289:3289:3289) (3784:3784:3784))
        (PORT d[9] (1837:1837:1837) (2180:2180:2180))
        (PORT d[10] (3843:3843:3843) (4398:4398:4398))
        (PORT d[11] (2937:2937:2937) (3350:3350:3350))
        (PORT d[12] (3689:3689:3689) (4205:4205:4205))
        (PORT clk (1371:1371:1371) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2610:2610:2610) (2987:2987:2987))
        (PORT clk (1371:1371:1371) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1398:1398:1398))
        (PORT d[0] (2894:2894:2894) (3280:3280:3280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2739:2739:2739) (3183:3183:3183))
        (PORT d[1] (2025:2025:2025) (2374:2374:2374))
        (PORT d[2] (1793:1793:1793) (2113:2113:2113))
        (PORT d[3] (2486:2486:2486) (2868:2868:2868))
        (PORT d[4] (2548:2548:2548) (2965:2965:2965))
        (PORT d[5] (2165:2165:2165) (2533:2533:2533))
        (PORT d[6] (2370:2370:2370) (2767:2767:2767))
        (PORT d[7] (1586:1586:1586) (1861:1861:1861))
        (PORT d[8] (2501:2501:2501) (2845:2845:2845))
        (PORT d[9] (2665:2665:2665) (3063:3063:3063))
        (PORT d[10] (2402:2402:2402) (2782:2782:2782))
        (PORT d[11] (2578:2578:2578) (2958:2958:2958))
        (PORT d[12] (2756:2756:2756) (3154:3154:3154))
        (PORT clk (1330:1330:1330) (1357:1357:1357))
        (PORT ena (2473:2473:2473) (2815:2815:2815))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1357:1357:1357))
        (PORT d[0] (2473:2473:2473) (2815:2815:2815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1439:1439:1439) (1700:1700:1700))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3760:3760:3760) (4323:4323:4323))
        (PORT d[1] (2258:2258:2258) (2645:2645:2645))
        (PORT d[2] (2521:2521:2521) (2950:2950:2950))
        (PORT d[3] (1983:1983:1983) (2335:2335:2335))
        (PORT d[4] (3062:3062:3062) (3555:3555:3555))
        (PORT d[5] (3105:3105:3105) (3599:3599:3599))
        (PORT d[6] (3314:3314:3314) (3828:3828:3828))
        (PORT d[7] (2936:2936:2936) (3393:3393:3393))
        (PORT d[8] (3797:3797:3797) (4393:4393:4393))
        (PORT d[9] (2041:2041:2041) (2405:2405:2405))
        (PORT d[10] (2903:2903:2903) (3418:3418:3418))
        (PORT d[11] (2683:2683:2683) (3149:3149:3149))
        (PORT d[12] (2925:2925:2925) (3437:3437:3437))
        (PORT clk (1346:1346:1346) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2612:2612:2612) (2973:2973:2973))
        (PORT clk (1346:1346:1346) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (PORT d[0] (2896:2896:2896) (3266:3266:3266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2489:2489:2489) (2877:2877:2877))
        (PORT d[1] (2000:2000:2000) (2337:2337:2337))
        (PORT d[2] (2303:2303:2303) (2691:2691:2691))
        (PORT d[3] (2644:2644:2644) (3073:3073:3073))
        (PORT d[4] (2934:2934:2934) (3411:3411:3411))
        (PORT d[5] (3157:3157:3157) (3678:3678:3678))
        (PORT d[6] (2229:2229:2229) (2625:2625:2625))
        (PORT d[7] (2035:2035:2035) (2381:2381:2381))
        (PORT d[8] (3087:3087:3087) (3500:3500:3500))
        (PORT d[9] (3007:3007:3007) (3461:3461:3461))
        (PORT d[10] (2504:2504:2504) (2903:2903:2903))
        (PORT d[11] (2748:2748:2748) (3179:3179:3179))
        (PORT d[12] (3314:3314:3314) (3764:3764:3764))
        (PORT clk (1305:1305:1305) (1333:1333:1333))
        (PORT ena (2438:2438:2438) (2792:2792:2792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1333:1333:1333))
        (PORT d[0] (2438:2438:2438) (2792:2792:2792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a77\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1429:1429:1429) (1692:1692:1692))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3741:3741:3741) (4295:4295:4295))
        (PORT d[1] (2424:2424:2424) (2844:2844:2844))
        (PORT d[2] (2477:2477:2477) (2892:2892:2892))
        (PORT d[3] (1973:1973:1973) (2320:2320:2320))
        (PORT d[4] (2783:2783:2783) (3261:3261:3261))
        (PORT d[5] (3277:3277:3277) (3799:3799:3799))
        (PORT d[6] (3290:3290:3290) (3793:3793:3793))
        (PORT d[7] (2936:2936:2936) (3392:3392:3392))
        (PORT d[8] (3797:3797:3797) (4389:4389:4389))
        (PORT d[9] (2034:2034:2034) (2394:2394:2394))
        (PORT d[10] (4075:4075:4075) (4666:4666:4666))
        (PORT d[11] (2594:2594:2594) (3057:3057:3057))
        (PORT d[12] (2740:2740:2740) (3222:3222:3222))
        (PORT clk (1340:1340:1340) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2221:2221:2221) (2537:2537:2537))
        (PORT clk (1340:1340:1340) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (PORT d[0] (2505:2505:2505) (2830:2830:2830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2890:2890:2890))
        (PORT d[1] (1986:1986:1986) (2321:2321:2321))
        (PORT d[2] (2285:2285:2285) (2667:2667:2667))
        (PORT d[3] (2604:2604:2604) (3017:3017:3017))
        (PORT d[4] (2918:2918:2918) (3390:3390:3390))
        (PORT d[5] (3092:3092:3092) (3618:3618:3618))
        (PORT d[6] (2258:2258:2258) (2650:2650:2650))
        (PORT d[7] (2034:2034:2034) (2380:2380:2380))
        (PORT d[8] (3086:3086:3086) (3499:3499:3499))
        (PORT d[9] (3176:3176:3176) (3649:3649:3649))
        (PORT d[10] (2506:2506:2506) (2909:2909:2909))
        (PORT d[11] (2747:2747:2747) (3170:3170:3170))
        (PORT d[12] (3300:3300:3300) (3744:3744:3744))
        (PORT clk (1299:1299:1299) (1327:1327:1327))
        (PORT ena (2603:2603:2603) (2979:2979:2979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1327:1327:1327))
        (PORT d[0] (2603:2603:2603) (2979:2979:2979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1366:1366:1366) (1599:1599:1599))
        (PORT clk (1374:1374:1374) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3315:3315:3315) (3768:3768:3768))
        (PORT d[1] (2208:2208:2208) (2585:2585:2585))
        (PORT d[2] (2082:2082:2082) (2445:2445:2445))
        (PORT d[3] (2128:2128:2128) (2509:2509:2509))
        (PORT d[4] (2961:2961:2961) (3420:3420:3420))
        (PORT d[5] (2786:2786:2786) (3227:3227:3227))
        (PORT d[6] (3260:3260:3260) (3756:3756:3756))
        (PORT d[7] (2756:2756:2756) (3166:3166:3166))
        (PORT d[8] (3370:3370:3370) (3863:3863:3863))
        (PORT d[9] (1951:1951:1951) (2299:2299:2299))
        (PORT d[10] (2258:2258:2258) (2664:2664:2664))
        (PORT d[11] (2946:2946:2946) (3361:3361:3361))
        (PORT d[12] (3880:3880:3880) (4428:4428:4428))
        (PORT clk (1372:1372:1372) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2535:2535:2535) (2894:2894:2894))
        (PORT clk (1372:1372:1372) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (PORT d[0] (2819:2819:2819) (3187:3187:3187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2754:2754:2754) (3199:3199:3199))
        (PORT d[1] (2045:2045:2045) (2401:2401:2401))
        (PORT d[2] (1642:1642:1642) (1954:1954:1954))
        (PORT d[3] (2651:2651:2651) (3048:3048:3048))
        (PORT d[4] (2683:2683:2683) (3106:3106:3106))
        (PORT d[5] (2293:2293:2293) (2674:2674:2674))
        (PORT d[6] (2385:2385:2385) (2782:2782:2782))
        (PORT d[7] (1416:1416:1416) (1665:1665:1665))
        (PORT d[8] (2502:2502:2502) (2845:2845:2845))
        (PORT d[9] (2653:2653:2653) (3049:3049:3049))
        (PORT d[10] (2412:2412:2412) (2793:2793:2793))
        (PORT d[11] (2597:2597:2597) (2982:2982:2982))
        (PORT d[12] (2748:2748:2748) (3142:3142:3142))
        (PORT clk (1331:1331:1331) (1358:1358:1358))
        (PORT ena (2354:2354:2354) (2691:2691:2691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1358:1358:1358))
        (PORT d[0] (2354:2354:2354) (2691:2691:2691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a103\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1442:1442:1442) (1706:1706:1706))
        (PORT clk (1361:1361:1361) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3933:3933:3933) (4519:4519:4519))
        (PORT d[1] (2430:2430:2430) (2840:2840:2840))
        (PORT d[2] (2645:2645:2645) (3078:3078:3078))
        (PORT d[3] (2155:2155:2155) (2526:2526:2526))
        (PORT d[4] (3230:3230:3230) (3745:3745:3745))
        (PORT d[5] (3303:3303:3303) (3834:3834:3834))
        (PORT d[6] (3481:3481:3481) (4013:4013:4013))
        (PORT d[7] (3115:3115:3115) (3596:3596:3596))
        (PORT d[8] (3772:3772:3772) (4357:4357:4357))
        (PORT d[9] (2234:2234:2234) (2631:2631:2631))
        (PORT d[10] (2728:2728:2728) (3216:3216:3216))
        (PORT d[11] (2773:2773:2773) (3258:3258:3258))
        (PORT d[12] (3110:3110:3110) (3652:3652:3652))
        (PORT clk (1359:1359:1359) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2083:2083:2083) (2375:2375:2375))
        (PORT clk (1359:1359:1359) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (PORT d[0] (2367:2367:2367) (2668:2668:2668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2675:2675:2675) (3092:3092:3092))
        (PORT d[1] (2159:2159:2159) (2520:2520:2520))
        (PORT d[2] (2454:2454:2454) (2858:2858:2858))
        (PORT d[3] (2824:2824:2824) (3278:3278:3278))
        (PORT d[4] (3092:3092:3092) (3586:3586:3586))
        (PORT d[5] (3297:3297:3297) (3833:3833:3833))
        (PORT d[6] (2397:2397:2397) (2811:2811:2811))
        (PORT d[7] (1853:1853:1853) (2188:2188:2188))
        (PORT d[8] (3304:3304:3304) (3759:3759:3759))
        (PORT d[9] (2980:2980:2980) (3425:3425:3425))
        (PORT d[10] (2687:2687:2687) (3116:3116:3116))
        (PORT d[11] (2901:2901:2901) (3354:3354:3354))
        (PORT d[12] (3484:3484:3484) (3954:3954:3954))
        (PORT clk (1318:1318:1318) (1348:1348:1348))
        (PORT ena (2446:2446:2446) (2803:2803:2803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1348:1348:1348))
        (PORT d[0] (2446:2446:2446) (2803:2803:2803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a311\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1373:1373:1373) (1607:1607:1607))
        (PORT clk (1350:1350:1350) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3494:3494:3494) (4009:4009:4009))
        (PORT d[1] (2409:2409:2409) (2832:2832:2832))
        (PORT d[2] (2364:2364:2364) (2769:2769:2769))
        (PORT d[3] (2403:2403:2403) (2839:2839:2839))
        (PORT d[4] (2966:2966:2966) (3435:3435:3435))
        (PORT d[5] (2850:2850:2850) (3319:3319:3319))
        (PORT d[6] (3296:3296:3296) (3797:3797:3797))
        (PORT d[7] (3391:3391:3391) (3888:3888:3888))
        (PORT d[8] (4042:4042:4042) (4676:4676:4676))
        (PORT d[9] (2007:2007:2007) (2369:2369:2369))
        (PORT d[10] (2306:2306:2306) (2721:2721:2721))
        (PORT d[11] (1836:1836:1836) (2186:2186:2186))
        (PORT d[12] (2083:2083:2083) (2478:2478:2478))
        (PORT clk (1348:1348:1348) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2026:2026:2026) (2311:2311:2311))
        (PORT clk (1348:1348:1348) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1374:1374:1374))
        (PORT d[0] (2310:2310:2310) (2604:2604:2604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2489:2489:2489) (2917:2917:2917))
        (PORT d[1] (2167:2167:2167) (2540:2540:2540))
        (PORT d[2] (1882:1882:1882) (2238:2238:2238))
        (PORT d[3] (2720:2720:2720) (3145:3145:3145))
        (PORT d[4] (2910:2910:2910) (3390:3390:3390))
        (PORT d[5] (2384:2384:2384) (2791:2791:2791))
        (PORT d[6] (2586:2586:2586) (3041:3041:3041))
        (PORT d[7] (1784:1784:1784) (2089:2089:2089))
        (PORT d[8] (2859:2859:2859) (3256:3256:3256))
        (PORT d[9] (2804:2804:2804) (3229:3229:3229))
        (PORT d[10] (2615:2615:2615) (3017:3017:3017))
        (PORT d[11] (2539:2539:2539) (2916:2916:2916))
        (PORT d[12] (3270:3270:3270) (3729:3729:3729))
        (PORT clk (1307:1307:1307) (1333:1333:1333))
        (PORT ena (2617:2617:2617) (3004:3004:3004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1333:1333:1333))
        (PORT d[0] (2617:2617:2617) (3004:3004:3004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a285\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1312:1312:1312) (1542:1542:1542))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3126:3126:3126) (3554:3554:3554))
        (PORT d[1] (2515:2515:2515) (2927:2927:2927))
        (PORT d[2] (2271:2271:2271) (2660:2660:2660))
        (PORT d[3] (2123:2123:2123) (2505:2505:2505))
        (PORT d[4] (2855:2855:2855) (3309:3309:3309))
        (PORT d[5] (2642:2642:2642) (3071:3071:3071))
        (PORT d[6] (3303:3303:3303) (3812:3812:3812))
        (PORT d[7] (2656:2656:2656) (3059:3059:3059))
        (PORT d[8] (3474:3474:3474) (4000:4000:4000))
        (PORT d[9] (2004:2004:2004) (2363:2363:2363))
        (PORT d[10] (3677:3677:3677) (4210:4210:4210))
        (PORT d[11] (3102:3102:3102) (3540:3540:3540))
        (PORT d[12] (3681:3681:3681) (4199:4199:4199))
        (PORT clk (1367:1367:1367) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3293:3293:3293) (3735:3735:3735))
        (PORT clk (1367:1367:1367) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (PORT d[0] (3588:3588:3588) (4042:4042:4042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2625:2625:2625) (3057:3057:3057))
        (PORT d[1] (2047:2047:2047) (2402:2402:2402))
        (PORT d[2] (1833:1833:1833) (2171:2171:2171))
        (PORT d[3] (2487:2487:2487) (2866:2866:2866))
        (PORT d[4] (2537:2537:2537) (2955:2955:2955))
        (PORT d[5] (2168:2168:2168) (2539:2539:2539))
        (PORT d[6] (2381:2381:2381) (2788:2788:2788))
        (PORT d[7] (1578:1578:1578) (1850:1850:1850))
        (PORT d[8] (2774:2774:2774) (3159:3159:3159))
        (PORT d[9] (2839:2839:2839) (3261:3261:3261))
        (PORT d[10] (2598:2598:2598) (3004:3004:3004))
        (PORT d[11] (2295:2295:2295) (2636:2636:2636))
        (PORT d[12] (2586:2586:2586) (2965:2965:2965))
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (PORT ena (2533:2533:2533) (2895:2895:2895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (PORT d[0] (2533:2533:2533) (2895:2895:2895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a259\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1369:1369:1369) (1608:1608:1608))
        (PORT clk (1355:1355:1355) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3517:3517:3517) (4036:4036:4036))
        (PORT d[1] (2605:2605:2605) (3062:3062:3062))
        (PORT d[2] (2956:2956:2956) (3483:3483:3483))
        (PORT d[3] (2608:2608:2608) (3073:3073:3073))
        (PORT d[4] (3154:3154:3154) (3649:3649:3649))
        (PORT d[5] (3001:3001:3001) (3490:3490:3490))
        (PORT d[6] (3332:3332:3332) (3831:3831:3831))
        (PORT d[7] (3567:3567:3567) (4088:4088:4088))
        (PORT d[8] (4213:4213:4213) (4869:4869:4869))
        (PORT d[9] (1935:1935:1935) (2285:2285:2285))
        (PORT d[10] (2319:2319:2319) (2736:2736:2736))
        (PORT d[11] (2156:2156:2156) (2547:2547:2547))
        (PORT d[12] (2435:2435:2435) (2883:2883:2883))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3356:3356:3356) (3802:3802:3802))
        (PORT clk (1353:1353:1353) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1379:1379:1379))
        (PORT d[0] (3640:3640:3640) (4095:4095:4095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2685:2685:2685) (3141:3141:3141))
        (PORT d[1] (2301:2301:2301) (2688:2688:2688))
        (PORT d[2] (1893:1893:1893) (2248:2248:2248))
        (PORT d[3] (2891:2891:2891) (3334:3334:3334))
        (PORT d[4] (2913:2913:2913) (3388:3388:3388))
        (PORT d[5] (2476:2476:2476) (2891:2891:2891))
        (PORT d[6] (2632:2632:2632) (3101:3101:3101))
        (PORT d[7] (1814:1814:1814) (2131:2131:2131))
        (PORT d[8] (3165:3165:3165) (3605:3605:3605))
        (PORT d[9] (2986:2986:2986) (3431:3431:3431))
        (PORT d[10] (2457:2457:2457) (2839:2839:2839))
        (PORT d[11] (2730:2730:2730) (3134:3134:3134))
        (PORT d[12] (3284:3284:3284) (3746:3746:3746))
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (PORT ena (2631:2631:2631) (3021:3021:3021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (PORT d[0] (2631:2631:2631) (3021:3021:3021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a233\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1268:1268:1268) (1476:1476:1476))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (974:974:974) (1127:1127:1127))
        (PORT d[1] (1113:1113:1113) (1292:1292:1292))
        (PORT d[2] (1469:1469:1469) (1733:1733:1733))
        (PORT d[3] (960:960:960) (1107:1107:1107))
        (PORT d[4] (976:976:976) (1170:1170:1170))
        (PORT d[5] (2859:2859:2859) (3329:3329:3329))
        (PORT d[6] (944:944:944) (1087:1087:1087))
        (PORT d[7] (1883:1883:1883) (2185:2185:2185))
        (PORT d[8] (1536:1536:1536) (1814:1814:1814))
        (PORT d[9] (958:958:958) (1121:1121:1121))
        (PORT d[10] (943:943:943) (1101:1101:1101))
        (PORT d[11] (965:965:965) (1115:1115:1115))
        (PORT d[12] (1376:1376:1376) (1627:1627:1627))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1918:1918:1918) (2188:2188:2188))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT d[0] (2202:2202:2202) (2481:2481:2481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1279:1279:1279) (1471:1471:1471))
        (PORT d[1] (1559:1559:1559) (1830:1830:1830))
        (PORT d[2] (1376:1376:1376) (1627:1627:1627))
        (PORT d[3] (1139:1139:1139) (1318:1318:1318))
        (PORT d[4] (3019:3019:3019) (3515:3515:3515))
        (PORT d[5] (1156:1156:1156) (1336:1336:1336))
        (PORT d[6] (1395:1395:1395) (1618:1618:1618))
        (PORT d[7] (1297:1297:1297) (1501:1501:1501))
        (PORT d[8] (993:993:993) (1147:1147:1147))
        (PORT d[9] (1339:1339:1339) (1551:1551:1551))
        (PORT d[10] (1019:1019:1019) (1190:1190:1190))
        (PORT d[11] (1573:1573:1573) (1837:1837:1837))
        (PORT d[12] (1123:1123:1123) (1304:1304:1304))
        (PORT clk (1290:1290:1290) (1317:1317:1317))
        (PORT ena (1553:1553:1553) (1753:1753:1753))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1317:1317:1317))
        (PORT d[0] (1553:1553:1553) (1753:1753:1753))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a128\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1458:1458:1458) (1722:1722:1722))
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1617:1617:1617) (1891:1891:1891))
        (PORT d[1] (2016:2016:2016) (2356:2356:2356))
        (PORT d[2] (1901:1901:1901) (2237:2237:2237))
        (PORT d[3] (1833:1833:1833) (2135:2135:2135))
        (PORT d[4] (1388:1388:1388) (1629:1629:1629))
        (PORT d[5] (3177:3177:3177) (3692:3692:3692))
        (PORT d[6] (2621:2621:2621) (3079:3079:3079))
        (PORT d[7] (1772:1772:1772) (2068:2068:2068))
        (PORT d[8] (1782:1782:1782) (2116:2116:2116))
        (PORT d[9] (2162:2162:2162) (2531:2531:2531))
        (PORT d[10] (2297:2297:2297) (2698:2698:2698))
        (PORT d[11] (1635:1635:1635) (1958:1958:1958))
        (PORT d[12] (1641:1641:1641) (1947:1947:1947))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2178:2178:2178) (2408:2408:2408))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (PORT d[0] (2462:2462:2462) (2701:2701:2701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1826:1826:1826) (2123:2123:2123))
        (PORT d[1] (1614:1614:1614) (1892:1892:1892))
        (PORT d[2] (1789:1789:1789) (2118:2118:2118))
        (PORT d[3] (2265:2265:2265) (2629:2629:2629))
        (PORT d[4] (3062:3062:3062) (3569:3569:3569))
        (PORT d[5] (2860:2860:2860) (3342:3342:3342))
        (PORT d[6] (2710:2710:2710) (3192:3192:3192))
        (PORT d[7] (2329:2329:2329) (2689:2689:2689))
        (PORT d[8] (1739:1739:1739) (2026:2026:2026))
        (PORT d[9] (2700:2700:2700) (3103:3103:3103))
        (PORT d[10] (1806:1806:1806) (2104:2104:2104))
        (PORT d[11] (2097:2097:2097) (2480:2480:2480))
        (PORT d[12] (2469:2469:2469) (2894:2894:2894))
        (PORT clk (1288:1288:1288) (1316:1316:1316))
        (PORT ena (1829:1829:1829) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1316:1316:1316))
        (PORT d[0] (1829:1829:1829) (2068:2068:2068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a206\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1473:1473:1473) (1738:1738:1738))
        (PORT clk (1345:1345:1345) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1471:1471:1471) (1726:1726:1726))
        (PORT d[1] (2180:2180:2180) (2544:2544:2544))
        (PORT d[2] (1909:1909:1909) (2246:2246:2246))
        (PORT d[3] (1703:1703:1703) (1990:1990:1990))
        (PORT d[4] (1594:1594:1594) (1872:1872:1872))
        (PORT d[5] (3170:3170:3170) (3674:3674:3674))
        (PORT d[6] (2785:2785:2785) (3267:3267:3267))
        (PORT d[7] (1843:1843:1843) (2148:2148:2148))
        (PORT d[8] (1803:1803:1803) (2139:2139:2139))
        (PORT d[9] (2025:2025:2025) (2360:2360:2360))
        (PORT d[10] (2107:2107:2107) (2486:2486:2486))
        (PORT d[11] (1652:1652:1652) (1972:1972:1972))
        (PORT d[12] (1658:1658:1658) (1969:1969:1969))
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1787:1787:1787) (2025:2025:2025))
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (PORT d[0] (2040:2040:2040) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2019:2019:2019) (2342:2342:2342))
        (PORT d[1] (1782:1782:1782) (2092:2092:2092))
        (PORT d[2] (1815:1815:1815) (2154:2154:2154))
        (PORT d[3] (2470:2470:2470) (2864:2864:2864))
        (PORT d[4] (3229:3229:3229) (3759:3759:3759))
        (PORT d[5] (2850:2850:2850) (3336:3336:3336))
        (PORT d[6] (2830:2830:2830) (3324:3324:3324))
        (PORT d[7] (2321:2321:2321) (2681:2681:2681))
        (PORT d[8] (1706:1706:1706) (1981:1981:1981))
        (PORT d[9] (2810:2810:2810) (3234:3234:3234))
        (PORT d[10] (1992:1992:1992) (2319:2319:2319))
        (PORT d[11] (2662:2662:2662) (3116:3116:3116))
        (PORT d[12] (2642:2642:2642) (3089:3089:3089))
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (PORT ena (2010:2010:2010) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (PORT d[0] (2010:2010:2010) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1450:1450:1450) (1713:1713:1713))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1640:1640:1640) (1911:1911:1911))
        (PORT d[1] (2371:2371:2371) (2763:2763:2763))
        (PORT d[2] (2237:2237:2237) (2619:2619:2619))
        (PORT d[3] (1869:1869:1869) (2181:2181:2181))
        (PORT d[4] (1752:1752:1752) (2048:2048:2048))
        (PORT d[5] (3345:3345:3345) (3875:3875:3875))
        (PORT d[6] (2614:2614:2614) (3073:3073:3073))
        (PORT d[7] (2028:2028:2028) (2362:2362:2362))
        (PORT d[8] (1979:1979:1979) (2343:2343:2343))
        (PORT d[9] (1890:1890:1890) (2203:2203:2203))
        (PORT d[10] (2195:2195:2195) (2571:2571:2571))
        (PORT d[11] (1841:1841:1841) (2192:2192:2192))
        (PORT d[12] (1850:1850:1850) (2196:2196:2196))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (2104:2104:2104))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT d[0] (2134:2134:2134) (2397:2397:2397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1836:1836:1836) (2137:2137:2137))
        (PORT d[1] (1803:1803:1803) (2115:2115:2115))
        (PORT d[2] (1989:1989:1989) (2348:2348:2348))
        (PORT d[3] (2633:2633:2633) (3045:3045:3045))
        (PORT d[4] (3251:3251:3251) (3784:3784:3784))
        (PORT d[5] (2881:2881:2881) (3386:3386:3386))
        (PORT d[6] (2008:2008:2008) (2339:2339:2339))
        (PORT d[7] (2341:2341:2341) (2713:2713:2713))
        (PORT d[8] (1699:1699:1699) (1977:1977:1977))
        (PORT d[9] (2684:2684:2684) (3086:3086:3086))
        (PORT d[10] (2164:2164:2164) (2508:2508:2508))
        (PORT d[11] (2264:2264:2264) (2655:2655:2655))
        (PORT d[12] (2972:2972:2972) (3460:3460:3460))
        (PORT clk (1318:1318:1318) (1347:1347:1347))
        (PORT ena (2353:2353:2353) (2665:2665:2665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1347:1347:1347))
        (PORT d[0] (2353:2353:2353) (2665:2665:2665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a76\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1456:1456:1456) (1719:1719:1719))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1649:1649:1649) (1926:1926:1926))
        (PORT d[1] (2351:2351:2351) (2738:2738:2738))
        (PORT d[2] (2247:2247:2247) (2630:2630:2630))
        (PORT d[3] (1869:1869:1869) (2182:2182:2182))
        (PORT d[4] (1780:1780:1780) (2085:2085:2085))
        (PORT d[5] (3335:3335:3335) (3862:3862:3862))
        (PORT d[6] (2655:2655:2655) (3104:3104:3104))
        (PORT d[7] (2032:2032:2032) (2365:2365:2365))
        (PORT d[8] (1983:1983:1983) (2346:2346:2346))
        (PORT d[9] (2008:2008:2008) (2345:2345:2345))
        (PORT d[10] (2097:2097:2097) (2468:2468:2468))
        (PORT d[11] (1844:1844:1844) (2193:2193:2193))
        (PORT d[12] (2088:2088:2088) (2456:2456:2456))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1774:1774:1774) (2010:2010:2010))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT d[0] (1876:1876:1876) (2102:2102:2102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1812:1812:1812) (2098:2098:2098))
        (PORT d[1] (1969:1969:1969) (2306:2306:2306))
        (PORT d[2] (2007:2007:2007) (2370:2370:2370))
        (PORT d[3] (2645:2645:2645) (3062:3062:3062))
        (PORT d[4] (3417:3417:3417) (3974:3974:3974))
        (PORT d[5] (2876:2876:2876) (3375:3375:3375))
        (PORT d[6] (3016:3016:3016) (3537:3537:3537))
        (PORT d[7] (2345:2345:2345) (2716:2716:2716))
        (PORT d[8] (1709:1709:1709) (1986:1986:1986))
        (PORT d[9] (2697:2697:2697) (3100:3100:3100))
        (PORT d[10] (2185:2185:2185) (2536:2536:2536))
        (PORT d[11] (2818:2818:2818) (3287:3287:3287))
        (PORT d[12] (2987:2987:2987) (3479:3479:3479))
        (PORT clk (1324:1324:1324) (1353:1353:1353))
        (PORT ena (2196:2196:2196) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1353:1353:1353))
        (PORT d[0] (2196:2196:2196) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1273:1273:1273) (1509:1509:1509))
        (PORT clk (1345:1345:1345) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1690:1690:1690) (1975:1975:1975))
        (PORT d[1] (2142:2142:2142) (2500:2500:2500))
        (PORT d[2] (1904:1904:1904) (2240:2240:2240))
        (PORT d[3] (1672:1672:1672) (1962:1962:1962))
        (PORT d[4] (1370:1370:1370) (1609:1609:1609))
        (PORT d[5] (3499:3499:3499) (4053:4053:4053))
        (PORT d[6] (2814:2814:2814) (3294:3294:3294))
        (PORT d[7] (2028:2028:2028) (2360:2360:2360))
        (PORT d[8] (1966:1966:1966) (2323:2323:2323))
        (PORT d[9] (1996:1996:1996) (2355:2355:2355))
        (PORT d[10] (2623:2623:2623) (3065:3065:3065))
        (PORT d[11] (1834:1834:1834) (2183:2183:2183))
        (PORT d[12] (1812:1812:1812) (2137:2137:2137))
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1928:1928:1928) (2170:2170:2170))
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (PORT d[0] (2066:2066:2066) (2298:2298:2298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1802:1802:1802) (2081:2081:2081))
        (PORT d[1] (1598:1598:1598) (1880:1880:1880))
        (PORT d[2] (2023:2023:2023) (2391:2391:2391))
        (PORT d[3] (2489:2489:2489) (2892:2892:2892))
        (PORT d[4] (3062:3062:3062) (3567:3567:3567))
        (PORT d[5] (3223:3223:3223) (3759:3759:3759))
        (PORT d[6] (2842:2842:2842) (3338:3338:3338))
        (PORT d[7] (2690:2690:2690) (3111:3111:3111))
        (PORT d[8] (1924:1924:1924) (2225:2225:2225))
        (PORT d[9] (3057:3057:3057) (3504:3504:3504))
        (PORT d[10] (1650:1650:1650) (1934:1934:1934))
        (PORT d[11] (2282:2282:2282) (2676:2676:2676))
        (PORT d[12] (2281:2281:2281) (2678:2678:2678))
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (PORT ena (1815:1815:1815) (2053:2053:2053))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (PORT d[0] (1815:1815:1815) (2053:2053:2053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a102\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1250:1250:1250) (1458:1458:1458))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1616:1616:1616) (1877:1877:1877))
        (PORT d[1] (1893:1893:1893) (2196:2196:2196))
        (PORT d[2] (1515:1515:1515) (1770:1770:1770))
        (PORT d[3] (1300:1300:1300) (1522:1522:1522))
        (PORT d[4] (1180:1180:1180) (1397:1397:1397))
        (PORT d[5] (3097:3097:3097) (3616:3616:3616))
        (PORT d[6] (3061:3061:3061) (3583:3583:3583))
        (PORT d[7] (1627:1627:1627) (1889:1889:1889))
        (PORT d[8] (1808:1808:1808) (2152:2152:2152))
        (PORT d[9] (2035:2035:2035) (2363:2363:2363))
        (PORT d[10] (1867:1867:1867) (2195:2195:2195))
        (PORT d[11] (1213:1213:1213) (1449:1449:1449))
        (PORT d[12] (1369:1369:1369) (1625:1625:1625))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1447:1447:1447) (1616:1616:1616))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT d[0] (1731:1731:1731) (1909:1909:1909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1598:1598:1598) (1854:1854:1854))
        (PORT d[1] (1543:1543:1543) (1801:1801:1801))
        (PORT d[2] (985:985:985) (1168:1168:1168))
        (PORT d[3] (2221:2221:2221) (2560:2560:2560))
        (PORT d[4] (3044:3044:3044) (3536:3536:3536))
        (PORT d[5] (2481:2481:2481) (2900:2900:2900))
        (PORT d[6] (1759:1759:1759) (2055:2055:2055))
        (PORT d[7] (2747:2747:2747) (3182:3182:3182))
        (PORT d[8] (1300:1300:1300) (1510:1510:1510))
        (PORT d[9] (3584:3584:3584) (4112:4112:4112))
        (PORT d[10] (1405:1405:1405) (1643:1643:1643))
        (PORT d[11] (2115:2115:2115) (2485:2485:2485))
        (PORT d[12] (1981:1981:1981) (2327:2327:2327))
        (PORT clk (1296:1296:1296) (1323:1323:1323))
        (PORT ena (1740:1740:1740) (1956:1956:1956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1323:1323:1323))
        (PORT d[0] (1740:1740:1740) (1956:1956:1956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a388\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1186:1186:1186) (1405:1405:1405))
        (PORT clk (1314:1314:1314) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1445:1445:1445) (1688:1688:1688))
        (PORT d[1] (1890:1890:1890) (2194:2194:2194))
        (PORT d[2] (1499:1499:1499) (1754:1754:1754))
        (PORT d[3] (1487:1487:1487) (1749:1749:1749))
        (PORT d[4] (1005:1005:1005) (1203:1203:1203))
        (PORT d[5] (3048:3048:3048) (3555:3555:3555))
        (PORT d[6] (3039:3039:3039) (3555:3555:3555))
        (PORT d[7] (1782:1782:1782) (2063:2063:2063))
        (PORT d[8] (1599:1599:1599) (1900:1900:1900))
        (PORT d[9] (2047:2047:2047) (2379:2379:2379))
        (PORT d[10] (1860:1860:1860) (2190:2190:2190))
        (PORT d[11] (1381:1381:1381) (1638:1638:1638))
        (PORT d[12] (1456:1456:1456) (1740:1740:1740))
        (PORT clk (1312:1312:1312) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1299:1299:1299) (1440:1440:1440))
        (PORT clk (1312:1312:1312) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (PORT d[0] (1583:1583:1583) (1733:1733:1733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1959:1959:1959) (2271:2271:2271))
        (PORT d[1] (1727:1727:1727) (2019:2019:2019))
        (PORT d[2] (996:996:996) (1182:1182:1182))
        (PORT d[3] (2452:2452:2452) (2832:2832:2832))
        (PORT d[4] (2830:2830:2830) (3301:3301:3301))
        (PORT d[5] (2645:2645:2645) (3082:3082:3082))
        (PORT d[6] (1939:1939:1939) (2256:2256:2256))
        (PORT d[7] (2720:2720:2720) (3151:3151:3151))
        (PORT d[8] (1753:1753:1753) (2018:2018:2018))
        (PORT d[9] (3770:3770:3770) (4325:4325:4325))
        (PORT d[10] (1579:1579:1579) (1836:1836:1836))
        (PORT d[11] (2101:2101:2101) (2471:2471:2471))
        (PORT d[12] (2062:2062:2062) (2416:2416:2416))
        (PORT clk (1271:1271:1271) (1298:1298:1298))
        (PORT ena (1932:1932:1932) (2172:2172:2172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1298:1298:1298))
        (PORT d[0] (1932:1932:1932) (2172:2172:2172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a336\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1302:1302:1302) (1540:1540:1540))
        (PORT clk (1324:1324:1324) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1492:1492:1492) (1739:1739:1739))
        (PORT d[1] (2175:2175:2175) (2542:2542:2542))
        (PORT d[2] (1884:1884:1884) (2217:2217:2217))
        (PORT d[3] (1671:1671:1671) (1953:1953:1953))
        (PORT d[4] (1356:1356:1356) (1592:1592:1592))
        (PORT d[5] (3331:3331:3331) (3865:3865:3865))
        (PORT d[6] (2626:2626:2626) (3084:3084:3084))
        (PORT d[7] (1847:1847:1847) (2152:2152:2152))
        (PORT d[8] (1788:1788:1788) (2120:2120:2120))
        (PORT d[9] (2182:2182:2182) (2571:2571:2571))
        (PORT d[10] (2276:2276:2276) (2669:2669:2669))
        (PORT d[11] (1653:1653:1653) (1974:1974:1974))
        (PORT d[12] (1654:1654:1654) (1965:1965:1965))
        (PORT clk (1322:1322:1322) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1394:1394:1394) (1569:1569:1569))
        (PORT clk (1322:1322:1322) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (PORT d[0] (1678:1678:1678) (1862:1862:1862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2000:2000:2000) (2315:2315:2315))
        (PORT d[1] (1618:1618:1618) (1902:1902:1902))
        (PORT d[2] (1846:1846:1846) (2196:2196:2196))
        (PORT d[3] (2464:2464:2464) (2859:2859:2859))
        (PORT d[4] (3025:3025:3025) (3530:3530:3530))
        (PORT d[5] (3050:3050:3050) (3563:3563:3563))
        (PORT d[6] (2024:2024:2024) (2363:2363:2363))
        (PORT d[7] (2899:2899:2899) (3349:3349:3349))
        (PORT d[8] (1932:1932:1932) (2253:2253:2253))
        (PORT d[9] (3060:3060:3060) (3513:3513:3513))
        (PORT d[10] (1657:1657:1657) (1948:1948:1948))
        (PORT d[11] (2504:2504:2504) (2940:2940:2940))
        (PORT d[12] (2446:2446:2446) (2867:2867:2867))
        (PORT clk (1281:1281:1281) (1309:1309:1309))
        (PORT ena (1807:1807:1807) (2044:2044:2044))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1309:1309:1309))
        (PORT d[0] (1807:1807:1807) (2044:2044:2044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a310\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1239:1239:1239) (1443:1443:1443))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1606:1606:1606) (1866:1866:1866))
        (PORT d[1] (1745:1745:1745) (2029:2029:2029))
        (PORT d[2] (1521:1521:1521) (1777:1777:1777))
        (PORT d[3] (1296:1296:1296) (1524:1524:1524))
        (PORT d[4] (1153:1153:1153) (1355:1355:1355))
        (PORT d[5] (3090:3090:3090) (3603:3603:3603))
        (PORT d[6] (3189:3189:3189) (3723:3723:3723))
        (PORT d[7] (1786:1786:1786) (2071:2071:2071))
        (PORT d[8] (1805:1805:1805) (2144:2144:2144))
        (PORT d[9] (2013:2013:2013) (2337:2337:2337))
        (PORT d[10] (1861:1861:1861) (2188:2188:2188))
        (PORT d[11] (1377:1377:1377) (1637:1637:1637))
        (PORT d[12] (1619:1619:1619) (1922:1922:1922))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1283:1283:1283) (1439:1439:1439))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (PORT d[0] (1567:1567:1567) (1732:1732:1732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1769:1769:1769) (2046:2046:2046))
        (PORT d[1] (1377:1377:1377) (1616:1616:1616))
        (PORT d[2] (972:972:972) (1142:1142:1142))
        (PORT d[3] (2344:2344:2344) (2689:2689:2689))
        (PORT d[4] (3001:3001:3001) (3489:3489:3489))
        (PORT d[5] (2496:2496:2496) (2932:2932:2932))
        (PORT d[6] (1919:1919:1919) (2235:2235:2235))
        (PORT d[7] (2184:2184:2184) (2548:2548:2548))
        (PORT d[8] (1441:1441:1441) (1669:1669:1669))
        (PORT d[9] (3598:3598:3598) (4132:4132:4132))
        (PORT d[10] (1561:1561:1561) (1817:1817:1817))
        (PORT d[11] (2100:2100:2100) (2466:2466:2466))
        (PORT d[12] (2054:2054:2054) (2412:2412:2412))
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (PORT ena (1747:1747:1747) (1961:1961:1961))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (PORT d[0] (1747:1747:1747) (1961:1961:1961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a284\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1284:1284:1284) (1526:1526:1526))
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1767:1767:1767) (2054:2054:2054))
        (PORT d[1] (2166:2166:2166) (2527:2527:2527))
        (PORT d[2] (1896:1896:1896) (2232:2232:2232))
        (PORT d[3] (1832:1832:1832) (2136:2136:2136))
        (PORT d[4] (1211:1211:1211) (1432:1432:1432))
        (PORT d[5] (3485:3485:3485) (4036:4036:4036))
        (PORT d[6] (2817:2817:2817) (3302:3302:3302))
        (PORT d[7] (1858:1858:1858) (2167:2167:2167))
        (PORT d[8] (1795:1795:1795) (2128:2128:2128))
        (PORT d[9] (2005:2005:2005) (2355:2355:2355))
        (PORT d[10] (2277:2277:2277) (2670:2670:2670))
        (PORT d[11] (1654:1654:1654) (1975:1975:1975))
        (PORT d[12] (1826:1826:1826) (2156:2156:2156))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2248:2248:2248) (2511:2511:2511))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (PORT d[0] (2532:2532:2532) (2804:2804:2804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1999:1999:1999) (2316:2316:2316))
        (PORT d[1] (1607:1607:1607) (1886:1886:1886))
        (PORT d[2] (1957:1957:1957) (2305:2305:2305))
        (PORT d[3] (2473:2473:2473) (2868:2868:2868))
        (PORT d[4] (3040:3040:3040) (3542:3542:3542))
        (PORT d[5] (3051:3051:3051) (3564:3564:3564))
        (PORT d[6] (2840:2840:2840) (3335:3335:3335))
        (PORT d[7] (2892:2892:2892) (3342:3342:3342))
        (PORT d[8] (1947:1947:1947) (2252:2252:2252))
        (PORT d[9] (3062:3062:3062) (3515:3515:3515))
        (PORT d[10] (1638:1638:1638) (1918:1918:1918))
        (PORT d[11] (2495:2495:2495) (2930:2930:2930))
        (PORT d[12] (2289:2289:2289) (2687:2687:2687))
        (PORT clk (1288:1288:1288) (1316:1316:1316))
        (PORT ena (1801:1801:1801) (2047:2047:2047))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1316:1316:1316))
        (PORT d[0] (1801:1801:1801) (2047:2047:2047))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a258\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1317:1317:1317))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1386:1386:1386) (1640:1640:1640))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1756:1756:1756) (2039:2039:2039))
        (PORT d[1] (2184:2184:2184) (2551:2551:2551))
        (PORT d[2] (2249:2249:2249) (2631:2631:2631))
        (PORT d[3] (2028:2028:2028) (2361:2361:2361))
        (PORT d[4] (1777:1777:1777) (2078:2078:2078))
        (PORT d[5] (3508:3508:3508) (4060:4060:4060))
        (PORT d[6] (2507:2507:2507) (2941:2941:2941))
        (PORT d[7] (2050:2050:2050) (2387:2387:2387))
        (PORT d[8] (1974:1974:1974) (2333:2333:2333))
        (PORT d[9] (2019:2019:2019) (2356:2356:2356))
        (PORT d[10] (2298:2298:2298) (2699:2699:2699))
        (PORT d[11] (1259:1259:1259) (1497:1497:1497))
        (PORT d[12] (1989:1989:1989) (2351:2351:2351))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2174:2174:2174) (2471:2471:2471))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (PORT d[0] (2458:2458:2458) (2764:2764:2764))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1972:1972:1972) (2278:2278:2278))
        (PORT d[1] (1972:1972:1972) (2305:2305:2305))
        (PORT d[2] (2007:2007:2007) (2369:2369:2369))
        (PORT d[3] (2803:2803:2803) (3241:3241:3241))
        (PORT d[4] (3431:3431:3431) (3992:3992:3992))
        (PORT d[5] (2877:2877:2877) (3376:3376:3376))
        (PORT d[6] (3047:3047:3047) (3579:3579:3579))
        (PORT d[7] (2353:2353:2353) (2724:2724:2724))
        (PORT d[8] (1717:1717:1717) (1995:1995:1995))
        (PORT d[9] (2704:2704:2704) (3108:3108:3108))
        (PORT d[10] (2186:2186:2186) (2537:2537:2537))
        (PORT d[11] (2449:2449:2449) (2865:2865:2865))
        (PORT d[12] (3000:3000:3000) (3494:3494:3494))
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (PORT ena (2196:2196:2196) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (PORT d[0] (2196:2196:2196) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a153\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1181:1181:1181) (1389:1389:1389))
        (PORT clk (1339:1339:1339) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3446:3446:3446) (3946:3946:3946))
        (PORT d[1] (2779:2779:2779) (3247:3247:3247))
        (PORT d[2] (2333:2333:2333) (2746:2746:2746))
        (PORT d[3] (2369:2369:2369) (2795:2795:2795))
        (PORT d[4] (2156:2156:2156) (2525:2525:2525))
        (PORT d[5] (3070:3070:3070) (3581:3581:3581))
        (PORT d[6] (2708:2708:2708) (3128:3128:3128))
        (PORT d[7] (2429:2429:2429) (2838:2838:2838))
        (PORT d[8] (3586:3586:3586) (4136:4136:4136))
        (PORT d[9] (2908:2908:2908) (3293:3293:3293))
        (PORT d[10] (2022:2022:2022) (2360:2360:2360))
        (PORT d[11] (2091:2091:2091) (2488:2488:2488))
        (PORT d[12] (2238:2238:2238) (2641:2641:2641))
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1724:1724:1724) (1930:1930:1930))
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (PORT d[0] (2008:2008:2008) (2223:2223:2223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2986:2986:2986) (3508:3508:3508))
        (PORT d[1] (2635:2635:2635) (3105:3105:3105))
        (PORT d[2] (2204:2204:2204) (2591:2591:2591))
        (PORT d[3] (2666:2666:2666) (3087:3087:3087))
        (PORT d[4] (2571:2571:2571) (2986:2986:2986))
        (PORT d[5] (2214:2214:2214) (2576:2576:2576))
        (PORT d[6] (2230:2230:2230) (2611:2611:2611))
        (PORT d[7] (1858:1858:1858) (2196:2196:2196))
        (PORT d[8] (1936:1936:1936) (2235:2235:2235))
        (PORT d[9] (2813:2813:2813) (3216:3216:3216))
        (PORT d[10] (2810:2810:2810) (3243:3243:3243))
        (PORT d[11] (2298:2298:2298) (2698:2698:2698))
        (PORT d[12] (2688:2688:2688) (3158:3158:3158))
        (PORT clk (1296:1296:1296) (1324:1324:1324))
        (PORT ena (2402:2402:2402) (2745:2745:2745))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1324:1324:1324))
        (PORT d[0] (2402:2402:2402) (2745:2745:2745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a179\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1176:1176:1176) (1383:1383:1383))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3474:3474:3474) (3974:3974:3974))
        (PORT d[1] (2918:2918:2918) (3405:3405:3405))
        (PORT d[2] (2507:2507:2507) (2952:2952:2952))
        (PORT d[3] (2554:2554:2554) (3007:3007:3007))
        (PORT d[4] (2171:2171:2171) (2546:2546:2546))
        (PORT d[5] (3113:3113:3113) (3629:3629:3629))
        (PORT d[6] (2547:2547:2547) (2947:2947:2947))
        (PORT d[7] (2898:2898:2898) (3364:3364:3364))
        (PORT d[8] (3588:3588:3588) (4139:4139:4139))
        (PORT d[9] (3080:3080:3080) (3483:3483:3483))
        (PORT d[10] (2213:2213:2213) (2586:2586:2586))
        (PORT d[11] (2104:2104:2104) (2501:2501:2501))
        (PORT d[12] (2285:2285:2285) (2708:2708:2708))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1645:1645:1645) (1835:1835:1835))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (PORT d[0] (1929:1929:1929) (2128:2128:2128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2978:2978:2978) (3493:3493:3493))
        (PORT d[1] (2658:2658:2658) (3132:3132:3132))
        (PORT d[2] (2351:2351:2351) (2758:2758:2758))
        (PORT d[3] (2491:2491:2491) (2888:2888:2888))
        (PORT d[4] (2692:2692:2692) (3118:3118:3118))
        (PORT d[5] (2402:2402:2402) (2789:2789:2789))
        (PORT d[6] (2242:2242:2242) (2632:2632:2632))
        (PORT d[7] (1843:1843:1843) (2180:2180:2180))
        (PORT d[8] (1902:1902:1902) (2192:2192:2192))
        (PORT d[9] (2857:2857:2857) (3270:3270:3270))
        (PORT d[10] (2810:2810:2810) (3244:3244:3244))
        (PORT d[11] (2647:2647:2647) (3074:3074:3074))
        (PORT d[12] (2822:2822:2822) (3305:3305:3305))
        (PORT clk (1307:1307:1307) (1335:1335:1335))
        (PORT ena (2397:2397:2397) (2740:2740:2740))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1335:1335:1335))
        (PORT d[0] (2397:2397:2397) (2740:2740:2740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a127\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1228:1228:1228) (1445:1445:1445))
        (PORT clk (1338:1338:1338) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1671:1671:1671) (1952:1952:1952))
        (PORT d[1] (2012:2012:2012) (2351:2351:2351))
        (PORT d[2] (2054:2054:2054) (2405:2405:2405))
        (PORT d[3] (1532:1532:1532) (1800:1800:1800))
        (PORT d[4] (1375:1375:1375) (1618:1618:1618))
        (PORT d[5] (3494:3494:3494) (4048:4048:4048))
        (PORT d[6] (2794:2794:2794) (3269:3269:3269))
        (PORT d[7] (2038:2038:2038) (2377:2377:2377))
        (PORT d[8] (1809:1809:1809) (2149:2149:2149))
        (PORT d[9] (2010:2010:2010) (2366:2366:2366))
        (PORT d[10] (2448:2448:2448) (2863:2863:2863))
        (PORT d[11] (1834:1834:1834) (2187:2187:2187))
        (PORT d[12] (1814:1814:1814) (2143:2143:2143))
        (PORT clk (1336:1336:1336) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2636:2636:2636) (2932:2932:2932))
        (PORT clk (1336:1336:1336) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (PORT d[0] (2920:2920:2920) (3225:3225:3225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1815:1815:1815) (2105:2105:2105))
        (PORT d[1] (1610:1610:1610) (1892:1892:1892))
        (PORT d[2] (2027:2027:2027) (2400:2400:2400))
        (PORT d[3] (2663:2663:2663) (3095:3095:3095))
        (PORT d[4] (3044:3044:3044) (3544:3544:3544))
        (PORT d[5] (3198:3198:3198) (3727:3727:3727))
        (PORT d[6] (2685:2685:2685) (3161:3161:3161))
        (PORT d[7] (2892:2892:2892) (3346:3346:3346))
        (PORT d[8] (2086:2086:2086) (2426:2426:2426))
        (PORT d[9] (3056:3056:3056) (3503:3503:3503))
        (PORT d[10] (1783:1783:1783) (2088:2088:2088))
        (PORT d[11] (2468:2468:2468) (2893:2893:2893))
        (PORT d[12] (2301:2301:2301) (2706:2706:2706))
        (PORT clk (1295:1295:1295) (1324:1324:1324))
        (PORT ena (1802:1802:1802) (2039:2039:2039))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1324:1324:1324))
        (PORT d[0] (1802:1802:1802) (2039:2039:2039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a205\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1222:1222:1222) (1441:1441:1441))
        (PORT clk (1317:1317:1317) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1508:1508:1508) (1770:1770:1770))
        (PORT d[1] (2046:2046:2046) (2403:2403:2403))
        (PORT d[2] (1880:1880:1880) (2219:2219:2219))
        (PORT d[3] (1827:1827:1827) (2128:2128:2128))
        (PORT d[4] (1355:1355:1355) (1586:1586:1586))
        (PORT d[5] (3325:3325:3325) (3858:3858:3858))
        (PORT d[6] (2952:2952:2952) (3453:3453:3453))
        (PORT d[7] (1839:1839:1839) (2143:2143:2143))
        (PORT d[8] (1775:1775:1775) (2105:2105:2105))
        (PORT d[9] (2143:2143:2143) (2509:2509:2509))
        (PORT d[10] (2275:2275:2275) (2671:2671:2671))
        (PORT d[11] (1644:1644:1644) (1963:1963:1963))
        (PORT d[12] (1634:1634:1634) (1938:1938:1938))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1971:1971:1971) (2224:2224:2224))
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1342:1342:1342))
        (PORT d[0] (2092:2092:2092) (2335:2335:2335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2018:2018:2018) (2338:2338:2338))
        (PORT d[1] (1633:1633:1633) (1914:1914:1914))
        (PORT d[2] (1846:1846:1846) (2195:2195:2195))
        (PORT d[3] (2457:2457:2457) (2839:2839:2839))
        (PORT d[4] (3040:3040:3040) (3541:3541:3541))
        (PORT d[5] (3053:3053:3053) (3568:3568:3568))
        (PORT d[6] (2028:2028:2028) (2369:2369:2369))
        (PORT d[7] (2889:2889:2889) (3336:3336:3336))
        (PORT d[8] (1908:1908:1908) (2219:2219:2219))
        (PORT d[9] (2873:2873:2873) (3297:3297:3297))
        (PORT d[10] (1816:1816:1816) (2120:2120:2120))
        (PORT d[11] (2482:2482:2482) (2908:2908:2908))
        (PORT d[12] (2461:2461:2461) (2885:2885:2885))
        (PORT clk (1274:1274:1274) (1301:1301:1301))
        (PORT ena (1821:1821:1821) (2059:2059:2059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1301:1301:1301))
        (PORT d[0] (1821:1821:1821) (2059:2059:2059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1395:1395:1395) (1642:1642:1642))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1783:1783:1783) (2075:2075:2075))
        (PORT d[1] (2353:2353:2353) (2743:2743:2743))
        (PORT d[2] (2266:2266:2266) (2652:2652:2652))
        (PORT d[3] (2040:2040:2040) (2375:2375:2375))
        (PORT d[4] (1799:1799:1799) (2109:2109:2109))
        (PORT d[5] (3510:3510:3510) (4060:4060:4060))
        (PORT d[6] (2493:2493:2493) (2920:2920:2920))
        (PORT d[7] (2041:2041:2041) (2374:2374:2374))
        (PORT d[8] (2152:2152:2152) (2537:2537:2537))
        (PORT d[9] (2037:2037:2037) (2378:2378:2378))
        (PORT d[10] (2480:2480:2480) (2909:2909:2909))
        (PORT d[11] (1773:1773:1773) (2109:2109:2109))
        (PORT d[12] (2022:2022:2022) (2392:2392:2392))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1845:1845:1845) (2088:2088:2088))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT d[0] (2129:2129:2129) (2381:2381:2381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1833:1833:1833) (2132:2132:2132))
        (PORT d[1] (1990:1990:1990) (2330:2330:2330))
        (PORT d[2] (2161:2161:2161) (2541:2541:2541))
        (PORT d[3] (2804:2804:2804) (3238:3238:3238))
        (PORT d[4] (3438:3438:3438) (3998:3998:3998))
        (PORT d[5] (3156:3156:3156) (3694:3694:3694))
        (PORT d[6] (3035:3035:3035) (3560:3560:3560))
        (PORT d[7] (2353:2353:2353) (2725:2725:2725))
        (PORT d[8] (1718:1718:1718) (1995:1995:1995))
        (PORT d[9] (2705:2705:2705) (3109:3109:3109))
        (PORT d[10] (2354:2354:2354) (2727:2727:2727))
        (PORT d[11] (2281:2281:2281) (2674:2674:2674))
        (PORT d[12] (3007:3007:3007) (3502:3502:3502))
        (PORT clk (1331:1331:1331) (1360:1360:1360))
        (PORT ena (2356:2356:2356) (2668:2668:2668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1360:1360:1360))
        (PORT d[0] (2356:2356:2356) (2668:2668:2668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a75\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1402:1402:1402) (1636:1636:1636))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1819:1819:1819) (2113:2113:2113))
        (PORT d[1] (2358:2358:2358) (2746:2746:2746))
        (PORT d[2] (2416:2416:2416) (2816:2816:2816))
        (PORT d[3] (2047:2047:2047) (2382:2382:2382))
        (PORT d[4] (1956:1956:1956) (2283:2283:2283))
        (PORT d[5] (3528:3528:3528) (4082:4082:4082))
        (PORT d[6] (2472:2472:2472) (2897:2897:2897))
        (PORT d[7] (2207:2207:2207) (2562:2562:2562))
        (PORT d[8] (2160:2160:2160) (2546:2546:2546))
        (PORT d[9] (2209:2209:2209) (2554:2554:2554))
        (PORT d[10] (2259:2259:2259) (2648:2648:2648))
        (PORT d[11] (1289:1289:1289) (1534:1534:1534))
        (PORT d[12] (2179:2179:2179) (2564:2564:2564))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1613:1613:1613) (1835:1835:1835))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT d[0] (1886:1886:1886) (2111:2111:2111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1998:1998:1998) (2314:2314:2314))
        (PORT d[1] (2141:2141:2141) (2498:2498:2498))
        (PORT d[2] (2178:2178:2178) (2560:2560:2560))
        (PORT d[3] (2823:2823:2823) (3262:3262:3262))
        (PORT d[4] (3594:3594:3594) (4173:4173:4173))
        (PORT d[5] (3050:3050:3050) (3574:3574:3574))
        (PORT d[6] (3229:3229:3229) (3788:3788:3788))
        (PORT d[7] (2522:2522:2522) (2913:2913:2913))
        (PORT d[8] (1902:1902:1902) (2209:2209:2209))
        (PORT d[9] (2867:2867:2867) (3291:3291:3291))
        (PORT d[10] (2362:2362:2362) (2735:2735:2735))
        (PORT d[11] (2455:2455:2455) (2867:2867:2867))
        (PORT d[12] (3156:3156:3156) (3670:3670:3670))
        (PORT clk (1338:1338:1338) (1367:1367:1367))
        (PORT ena (2372:2372:2372) (2686:2686:2686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1367:1367:1367))
        (PORT d[0] (2372:2372:2372) (2686:2686:2686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1397:1397:1397) (1638:1638:1638))
        (PORT clk (1357:1357:1357) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1624:1624:1624) (1892:1892:1892))
        (PORT d[1] (2172:2172:2172) (2538:2538:2538))
        (PORT d[2] (2086:2086:2086) (2449:2449:2449))
        (PORT d[3] (1861:1861:1861) (2173:2173:2173))
        (PORT d[4] (1612:1612:1612) (1894:1894:1894))
        (PORT d[5] (3337:3337:3337) (3866:3866:3866))
        (PORT d[6] (2674:2674:2674) (3127:3127:3127))
        (PORT d[7] (1852:1852:1852) (2157:2157:2157))
        (PORT d[8] (1966:1966:1966) (2328:2328:2328))
        (PORT d[9] (2019:2019:2019) (2358:2358:2358))
        (PORT d[10] (2277:2277:2277) (2677:2677:2677))
        (PORT d[11] (1661:1661:1661) (1982:1982:1982))
        (PORT d[12] (1670:1670:1670) (1986:1986:1986))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1998:1998:1998) (2262:2262:2262))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT d[0] (2282:2282:2282) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1994:1994:1994) (2304:2304:2304))
        (PORT d[1] (1802:1802:1802) (2114:2114:2114))
        (PORT d[2] (1835:1835:1835) (2177:2177:2177))
        (PORT d[3] (2625:2625:2625) (3036:3036:3036))
        (PORT d[4] (3250:3250:3250) (3783:3783:3783))
        (PORT d[5] (3157:3157:3157) (3696:3696:3696))
        (PORT d[6] (2839:2839:2839) (3334:3334:3334))
        (PORT d[7] (2325:2325:2325) (2685:2685:2685))
        (PORT d[8] (1542:1542:1542) (1793:1793:1793))
        (PORT d[9] (2652:2652:2652) (3054:3054:3054))
        (PORT d[10] (2151:2151:2151) (2493:2493:2493))
        (PORT d[11] (2107:2107:2107) (2480:2480:2480))
        (PORT d[12] (2821:2821:2821) (3292:3292:3292))
        (PORT clk (1314:1314:1314) (1341:1341:1341))
        (PORT ena (2176:2176:2176) (2466:2466:2466))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1341:1341:1341))
        (PORT d[0] (2176:2176:2176) (2466:2466:2466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a101\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1208:1208:1208) (1430:1430:1430))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3375:3375:3375) (3870:3870:3870))
        (PORT d[1] (1504:1504:1504) (1722:1722:1722))
        (PORT d[2] (1889:1889:1889) (2228:2228:2228))
        (PORT d[3] (2277:2277:2277) (2672:2672:2672))
        (PORT d[4] (1147:1147:1147) (1312:1312:1312))
        (PORT d[5] (1138:1138:1138) (1300:1300:1300))
        (PORT d[6] (1583:1583:1583) (1829:1829:1829))
        (PORT d[7] (2146:2146:2146) (2499:2499:2499))
        (PORT d[8] (1999:1999:1999) (2325:2325:2325))
        (PORT d[9] (1257:1257:1257) (1435:1435:1435))
        (PORT d[10] (1201:1201:1201) (1412:1412:1412))
        (PORT d[11] (1475:1475:1475) (1765:1765:1765))
        (PORT d[12] (2136:2136:2136) (2543:2543:2543))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1352:1352:1352) (1465:1465:1465))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT d[0] (1457:1457:1457) (1556:1556:1556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (752:752:752) (847:847:847))
        (PORT d[1] (2284:2284:2284) (2716:2716:2716))
        (PORT d[2] (766:766:766) (899:899:899))
        (PORT d[3] (753:753:753) (853:853:853))
        (PORT d[4] (762:762:762) (867:867:867))
        (PORT d[5] (2134:2134:2134) (2467:2467:2467))
        (PORT d[6] (1439:1439:1439) (1690:1690:1690))
        (PORT d[7] (1034:1034:1034) (1167:1167:1167))
        (PORT d[8] (924:924:924) (1045:1045:1045))
        (PORT d[9] (1596:1596:1596) (1800:1800:1800))
        (PORT d[10] (2633:2633:2633) (3038:3038:3038))
        (PORT d[11] (2240:2240:2240) (2619:2619:2619))
        (PORT d[12] (2170:2170:2170) (2522:2522:2522))
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (PORT ena (1950:1950:1950) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (PORT d[0] (1950:1950:1950) (2216:2216:2216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a387\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1242:1242:1242) (1463:1463:1463))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3846:3846:3846) (4399:4399:4399))
        (PORT d[1] (3112:3112:3112) (3626:3626:3626))
        (PORT d[2] (2683:2683:2683) (3148:3148:3148))
        (PORT d[3] (2741:2741:2741) (3207:3207:3207))
        (PORT d[4] (2154:2154:2154) (2519:2519:2519))
        (PORT d[5] (3312:3312:3312) (3858:3858:3858))
        (PORT d[6] (2340:2340:2340) (2710:2710:2710))
        (PORT d[7] (2573:2573:2573) (3002:3002:3002))
        (PORT d[8] (3799:3799:3799) (4380:4380:4380))
        (PORT d[9] (3153:3153:3153) (3586:3586:3586))
        (PORT d[10] (1809:1809:1809) (2116:2116:2116))
        (PORT d[11] (1896:1896:1896) (2256:2256:2256))
        (PORT d[12] (2404:2404:2404) (2830:2830:2830))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1662:1662:1662) (1850:1850:1850))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (PORT d[0] (1946:1946:1946) (2143:2143:2143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3359:3359:3359) (3934:3934:3934))
        (PORT d[1] (3022:3022:3022) (3541:3541:3541))
        (PORT d[2] (2545:2545:2545) (2978:2978:2978))
        (PORT d[3] (2729:2729:2729) (3152:3152:3152))
        (PORT d[4] (2729:2729:2729) (3160:3160:3160))
        (PORT d[5] (2609:2609:2609) (3028:3028:3028))
        (PORT d[6] (2050:2050:2050) (2405:2405:2405))
        (PORT d[7] (2027:2027:2027) (2386:2386:2386))
        (PORT d[8] (2138:2138:2138) (2475:2475:2475))
        (PORT d[9] (2696:2696:2696) (3100:3100:3100))
        (PORT d[10] (2607:2607:2607) (3011:3011:3011))
        (PORT d[11] (2287:2287:2287) (2689:2689:2689))
        (PORT d[12] (3148:3148:3148) (3674:3674:3674))
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (PORT ena (2374:2374:2374) (2709:2709:2709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (PORT d[0] (2374:2374:2374) (2709:2709:2709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a335\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1493:1493:1493) (1767:1767:1767))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3780:3780:3780) (4349:4349:4349))
        (PORT d[1] (2417:2417:2417) (2825:2825:2825))
        (PORT d[2] (2790:2790:2790) (3249:3249:3249))
        (PORT d[3] (2136:2136:2136) (2505:2505:2505))
        (PORT d[4] (3220:3220:3220) (3736:3736:3736))
        (PORT d[5] (3129:3129:3129) (3631:3631:3631))
        (PORT d[6] (3459:3459:3459) (3988:3988:3988))
        (PORT d[7] (3105:3105:3105) (3581:3581:3581))
        (PORT d[8] (3788:3788:3788) (4380:4380:4380))
        (PORT d[9] (2048:2048:2048) (2414:2414:2414))
        (PORT d[10] (4057:4057:4057) (4644:4644:4644))
        (PORT d[11] (2770:2770:2770) (3265:3265:3265))
        (PORT d[12] (2933:2933:2933) (3447:3447:3447))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2091:2091:2091) (2389:2389:2389))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (PORT d[0] (2375:2375:2375) (2682:2682:2682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2677:2677:2677) (3096:3096:3096))
        (PORT d[1] (2142:2142:2142) (2502:2502:2502))
        (PORT d[2] (2457:2457:2457) (2867:2867:2867))
        (PORT d[3] (2963:2963:2963) (3430:3430:3430))
        (PORT d[4] (3112:3112:3112) (3614:3614:3614))
        (PORT d[5] (3116:3116:3116) (3642:3642:3642))
        (PORT d[6] (2278:2278:2278) (2674:2674:2674))
        (PORT d[7] (2190:2190:2190) (2557:2557:2557))
        (PORT d[8] (3282:3282:3282) (3730:3730:3730))
        (PORT d[9] (3007:3007:3007) (3459:3459:3459))
        (PORT d[10] (2666:2666:2666) (3093:3093:3093))
        (PORT d[11] (2737:2737:2737) (3163:3163:3163))
        (PORT d[12] (3463:3463:3463) (3930:3930:3930))
        (PORT clk (1309:1309:1309) (1338:1338:1338))
        (PORT ena (2614:2614:2614) (2989:2989:2989))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1338:1338:1338))
        (PORT d[0] (2614:2614:2614) (2989:2989:2989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a309\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1423:1423:1423) (1694:1694:1694))
        (PORT clk (1354:1354:1354) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3351:3351:3351) (3856:3856:3856))
        (PORT d[1] (2398:2398:2398) (2818:2818:2818))
        (PORT d[2] (2786:2786:2786) (3294:3294:3294))
        (PORT d[3] (2569:2569:2569) (3023:3023:3023))
        (PORT d[4] (3124:3124:3124) (3613:3613:3613))
        (PORT d[5] (2837:2837:2837) (3306:3306:3306))
        (PORT d[6] (3278:3278:3278) (3775:3775:3775))
        (PORT d[7] (3520:3520:3520) (4031:4031:4031))
        (PORT d[8] (4034:4034:4034) (4667:4667:4667))
        (PORT d[9] (2008:2008:2008) (2370:2370:2370))
        (PORT d[10] (2331:2331:2331) (2753:2753:2753))
        (PORT d[11] (2145:2145:2145) (2537:2537:2537))
        (PORT d[12] (2083:2083:2083) (2477:2477:2477))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1881:1881:1881) (2151:2151:2151))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (PORT d[0] (2165:2165:2165) (2444:2444:2444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2490:2490:2490) (2912:2912:2912))
        (PORT d[1] (1983:1983:1983) (2327:2327:2327))
        (PORT d[2] (1848:1848:1848) (2203:2203:2203))
        (PORT d[3] (2708:2708:2708) (3131:3131:3131))
        (PORT d[4] (3063:3063:3063) (3563:3563:3563))
        (PORT d[5] (2318:2318:2318) (2719:2719:2719))
        (PORT d[6] (2421:2421:2421) (2851:2851:2851))
        (PORT d[7] (1633:1633:1633) (1928:1928:1928))
        (PORT d[8] (3001:3001:3001) (3418:3418:3418))
        (PORT d[9] (2810:2810:2810) (3241:3241:3241))
        (PORT d[10] (2626:2626:2626) (3034:3034:3034))
        (PORT d[11] (2396:2396:2396) (2768:2768:2768))
        (PORT d[12] (3102:3102:3102) (3540:3540:3540))
        (PORT clk (1311:1311:1311) (1339:1339:1339))
        (PORT ena (2611:2611:2611) (2997:2997:2997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1339:1339:1339))
        (PORT d[0] (2611:2611:2611) (2997:2997:2997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a283\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1571:1571:1571) (1840:1840:1840))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3945:3945:3945) (4522:4522:4522))
        (PORT d[1] (2411:2411:2411) (2826:2826:2826))
        (PORT d[2] (2825:2825:2825) (3291:3291:3291))
        (PORT d[3] (2142:2142:2142) (2518:2518:2518))
        (PORT d[4] (3393:3393:3393) (3925:3925:3925))
        (PORT d[5] (3463:3463:3463) (4011:4011:4011))
        (PORT d[6] (3653:3653:3653) (4206:4206:4206))
        (PORT d[7] (3266:3266:3266) (3760:3760:3760))
        (PORT d[8] (3800:3800:3800) (4391:4391:4391))
        (PORT d[9] (2252:2252:2252) (2650:2650:2650))
        (PORT d[10] (4048:4048:4048) (4632:4632:4632))
        (PORT d[11] (2942:2942:2942) (3448:3448:3448))
        (PORT d[12] (3118:3118:3118) (3656:3656:3656))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3189:3189:3189) (3596:3596:3596))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (PORT d[0] (3473:3473:3473) (3889:3889:3889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2858:2858:2858) (3296:3296:3296))
        (PORT d[1] (2328:2328:2328) (2710:2710:2710))
        (PORT d[2] (2634:2634:2634) (3061:3061:3061))
        (PORT d[3] (2975:2975:2975) (3444:3444:3444))
        (PORT d[4] (3292:3292:3292) (3816:3816:3816))
        (PORT d[5] (3280:3280:3280) (3827:3827:3827))
        (PORT d[6] (2406:2406:2406) (2824:2824:2824))
        (PORT d[7] (2363:2363:2363) (2751:2751:2751))
        (PORT d[8] (3456:3456:3456) (3923:3923:3923))
        (PORT d[9] (3011:3011:3011) (3469:3469:3469))
        (PORT d[10] (2854:2854:2854) (3304:3304:3304))
        (PORT d[11] (3060:3060:3060) (3529:3529:3529))
        (PORT d[12] (3646:3646:3646) (4137:4137:4137))
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (PORT ena (2623:2623:2623) (2999:2999:2999))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (PORT d[0] (2623:2623:2623) (2999:2999:2999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a257\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1581:1581:1581) (1853:1853:1853))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3961:3961:3961) (4553:4553:4553))
        (PORT d[1] (2577:2577:2577) (3010:3010:3010))
        (PORT d[2] (2792:2792:2792) (3245:3245:3245))
        (PORT d[3] (2144:2144:2144) (2514:2514:2514))
        (PORT d[4] (3386:3386:3386) (3919:3919:3919))
        (PORT d[5] (3311:3311:3311) (3843:3843:3843))
        (PORT d[6] (3641:3641:3641) (4194:4194:4194))
        (PORT d[7] (3270:3270:3270) (3766:3766:3766))
        (PORT d[8] (3951:3951:3951) (4560:4560:4560))
        (PORT d[9] (2228:2228:2228) (2617:2617:2617))
        (PORT d[10] (2544:2544:2544) (3000:3000:3000))
        (PORT d[11] (2939:2939:2939) (3451:3451:3451))
        (PORT d[12] (3118:3118:3118) (3655:3655:3655))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3036:3036:3036) (3438:3438:3438))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT d[0] (3320:3320:3320) (3731:3731:3731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2853:2853:2853) (3290:3290:3290))
        (PORT d[1] (2312:2312:2312) (2690:2690:2690))
        (PORT d[2] (2627:2627:2627) (3054:3054:3054))
        (PORT d[3] (2974:2974:2974) (3443:3443:3443))
        (PORT d[4] (3121:3121:3121) (3621:3621:3621))
        (PORT d[5] (3286:3286:3286) (3832:3832:3832))
        (PORT d[6] (2444:2444:2444) (2856:2856:2856))
        (PORT d[7] (2358:2358:2358) (2745:2745:2745))
        (PORT d[8] (3459:3459:3459) (3929:3929:3929))
        (PORT d[9] (2985:2985:2985) (3436:3436:3436))
        (PORT d[10] (2848:2848:2848) (3297:3297:3297))
        (PORT d[11] (2878:2878:2878) (3319:3319:3319))
        (PORT d[12] (3638:3638:3638) (4126:4126:4126))
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (PORT ena (2629:2629:2629) (3009:3009:3009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (PORT d[0] (2629:2629:2629) (3009:3009:3009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a231\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1574:1574:1574) (1846:1846:1846))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3942:3942:3942) (4530:4530:4530))
        (PORT d[1] (2576:2576:2576) (3008:3008:3008))
        (PORT d[2] (2783:2783:2783) (3234:3234:3234))
        (PORT d[3] (2166:2166:2166) (2541:2541:2541))
        (PORT d[4] (3237:3237:3237) (3754:3754:3754))
        (PORT d[5] (3297:3297:3297) (3822:3822:3822))
        (PORT d[6] (3505:3505:3505) (4047:4047:4047))
        (PORT d[7] (3115:3115:3115) (3597:3597:3597))
        (PORT d[8] (3781:3781:3781) (4369:4369:4369))
        (PORT d[9] (2221:2221:2221) (2609:2609:2609))
        (PORT d[10] (2535:2535:2535) (2988:2988:2988))
        (PORT d[11] (2965:2965:2965) (3466:3466:3466))
        (PORT d[12] (3110:3110:3110) (3647:3647:3647))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2309:2309:2309) (2627:2627:2627))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT d[0] (2593:2593:2593) (2920:2920:2920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2832:2832:2832) (3265:3265:3265))
        (PORT d[1] (2325:2325:2325) (2706:2706:2706))
        (PORT d[2] (2482:2482:2482) (2894:2894:2894))
        (PORT d[3] (2825:2825:2825) (3279:3279:3279))
        (PORT d[4] (3128:3128:3128) (3635:3635:3635))
        (PORT d[5] (3416:3416:3416) (3977:3977:3977))
        (PORT d[6] (2400:2400:2400) (2817:2817:2817))
        (PORT d[7] (2207:2207:2207) (2575:2575:2575))
        (PORT d[8] (3278:3278:3278) (3722:3722:3722))
        (PORT d[9] (3160:3160:3160) (3638:3638:3638))
        (PORT d[10] (2685:2685:2685) (3111:3111:3111))
        (PORT d[11] (2902:2902:2902) (3354:3354:3354))
        (PORT d[12] (3498:3498:3498) (3974:3974:3974))
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (PORT ena (2605:2605:2605) (2979:2979:2979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (PORT d[0] (2605:2605:2605) (2979:2979:2979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a413\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1413:1413:1413) (1669:1669:1669))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2935:2935:2935) (3337:3337:3337))
        (PORT d[1] (2687:2687:2687) (3116:3116:3116))
        (PORT d[2] (2649:2649:2649) (3099:3099:3099))
        (PORT d[3] (2096:2096:2096) (2458:2458:2458))
        (PORT d[4] (3145:3145:3145) (3627:3627:3627))
        (PORT d[5] (3178:3178:3178) (3685:3685:3685))
        (PORT d[6] (3486:3486:3486) (4015:4015:4015))
        (PORT d[7] (2808:2808:2808) (3233:3233:3233))
        (PORT d[8] (3647:3647:3647) (4193:4193:4193))
        (PORT d[9] (2188:2188:2188) (2573:2573:2573))
        (PORT d[10] (2087:2087:2087) (2461:2461:2461))
        (PORT d[11] (3454:3454:3454) (3949:3949:3949))
        (PORT d[12] (3319:3319:3319) (3781:3781:3781))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1707:1707:1707) (1939:1939:1939))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT d[0] (1991:1991:1991) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2941:2941:2941) (3418:3418:3418))
        (PORT d[1] (2008:2008:2008) (2363:2363:2363))
        (PORT d[2] (1845:1845:1845) (2188:2188:2188))
        (PORT d[3] (2400:2400:2400) (2766:2766:2766))
        (PORT d[4] (2522:2522:2522) (2939:2939:2939))
        (PORT d[5] (2378:2378:2378) (2791:2791:2791))
        (PORT d[6] (2711:2711:2711) (3153:3153:3153))
        (PORT d[7] (1900:1900:1900) (2210:2210:2210))
        (PORT d[8] (2146:2146:2146) (2445:2445:2445))
        (PORT d[9] (3009:3009:3009) (3450:3450:3450))
        (PORT d[10] (2383:2383:2383) (2761:2761:2761))
        (PORT d[11] (2483:2483:2483) (2856:2856:2856))
        (PORT d[12] (2410:2410:2410) (2767:2767:2767))
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (PORT ena (2208:2208:2208) (2527:2527:2527))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (PORT d[0] (2208:2208:2208) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a361\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (410:410:410) (477:477:477))
        (PORT clk (1402:1402:1402) (1428:1428:1428))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1096:1096:1096) (1260:1260:1260))
        (PORT d[1] (1128:1128:1128) (1312:1312:1312))
        (PORT d[2] (1110:1110:1110) (1283:1283:1283))
        (PORT d[3] (1939:1939:1939) (2289:2289:2289))
        (PORT d[4] (1135:1135:1135) (1316:1316:1316))
        (PORT d[5] (1068:1068:1068) (1232:1232:1232))
        (PORT d[6] (1087:1087:1087) (1252:1252:1252))
        (PORT d[7] (1229:1229:1229) (1420:1420:1420))
        (PORT d[8] (1059:1059:1059) (1233:1233:1233))
        (PORT d[9] (1145:1145:1145) (1349:1349:1349))
        (PORT d[10] (1063:1063:1063) (1230:1230:1230))
        (PORT d[11] (1215:1215:1215) (1403:1403:1403))
        (PORT d[12] (1084:1084:1084) (1255:1255:1255))
        (PORT clk (1400:1400:1400) (1426:1426:1426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1538:1538:1538) (1722:1722:1722))
        (PORT clk (1400:1400:1400) (1426:1426:1426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1402:1402:1402) (1428:1428:1428))
        (PORT d[0] (1822:1822:1822) (2015:2015:2015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1429:1429:1429))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1429:1429:1429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1429:1429:1429))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1403:1403:1403) (1429:1429:1429))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (579:579:579) (673:673:673))
        (PORT d[1] (1809:1809:1809) (2134:2134:2134))
        (PORT d[2] (601:601:601) (699:699:699))
        (PORT d[3] (590:590:590) (691:691:691))
        (PORT d[4] (573:573:573) (668:668:668))
        (PORT d[5] (1890:1890:1890) (2205:2205:2205))
        (PORT d[6] (1432:1432:1432) (1678:1678:1678))
        (PORT d[7] (951:951:951) (1086:1086:1086))
        (PORT d[8] (630:630:630) (733:733:733))
        (PORT d[9] (968:968:968) (1111:1111:1111))
        (PORT d[10] (957:957:957) (1104:1104:1104))
        (PORT d[11] (991:991:991) (1146:1146:1146))
        (PORT d[12] (2187:2187:2187) (2556:2556:2556))
        (PORT clk (1359:1359:1359) (1387:1387:1387))
        (PORT ena (2114:2114:2114) (2393:2393:2393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1387:1387:1387))
        (PORT d[0] (2114:2114:2114) (2393:2393:2393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a152\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (934:934:934) (1077:1077:1077))
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1445:1445:1445) (1657:1657:1657))
        (PORT d[1] (2422:2422:2422) (2845:2845:2845))
        (PORT d[2] (1470:1470:1470) (1690:1690:1690))
        (PORT d[3] (1925:1925:1925) (2277:2277:2277))
        (PORT d[4] (1519:1519:1519) (1767:1767:1767))
        (PORT d[5] (1411:1411:1411) (1624:1624:1624))
        (PORT d[6] (2477:2477:2477) (2835:2835:2835))
        (PORT d[7] (1418:1418:1418) (1629:1629:1629))
        (PORT d[8] (1386:1386:1386) (1597:1597:1597))
        (PORT d[9] (1164:1164:1164) (1371:1371:1371))
        (PORT d[10] (1395:1395:1395) (1613:1613:1613))
        (PORT d[11] (1411:1411:1411) (1628:1628:1628))
        (PORT d[12] (1393:1393:1393) (1605:1605:1605))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1944:1944:1944) (2193:2193:2193))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (PORT d[0] (2228:2228:2228) (2486:2486:2486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (976:976:976) (1133:1133:1133))
        (PORT d[1] (1850:1850:1850) (2187:2187:2187))
        (PORT d[2] (958:958:958) (1118:1118:1118))
        (PORT d[3] (985:985:985) (1142:1142:1142))
        (PORT d[4] (1138:1138:1138) (1302:1302:1302))
        (PORT d[5] (1688:1688:1688) (1969:1969:1969))
        (PORT d[6] (1798:1798:1798) (2102:2102:2102))
        (PORT d[7] (1385:1385:1385) (1640:1640:1640))
        (PORT d[8] (1119:1119:1119) (1275:1275:1275))
        (PORT d[9] (1248:1248:1248) (1418:1418:1418))
        (PORT d[10] (2169:2169:2169) (2494:2494:2494))
        (PORT d[11] (1322:1322:1322) (1519:1519:1519))
        (PORT d[12] (2574:2574:2574) (3008:3008:3008))
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (PORT ena (2128:2128:2128) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (PORT d[0] (2128:2128:2128) (2418:2418:2418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a178\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (588:588:588) (690:690:690))
        (PORT clk (1390:1390:1390) (1417:1417:1417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1083:1083:1083) (1244:1244:1244))
        (PORT d[1] (1111:1111:1111) (1291:1291:1291))
        (PORT d[2] (1100:1100:1100) (1269:1269:1269))
        (PORT d[3] (2111:2111:2111) (2480:2480:2480))
        (PORT d[4] (1126:1126:1126) (1311:1311:1311))
        (PORT d[5] (921:921:921) (1071:1071:1071))
        (PORT d[6] (1238:1238:1238) (1421:1421:1421))
        (PORT d[7] (1076:1076:1076) (1245:1245:1245))
        (PORT d[8] (1033:1033:1033) (1197:1197:1197))
        (PORT d[9] (1321:1321:1321) (1551:1551:1551))
        (PORT d[10] (1207:1207:1207) (1393:1393:1393))
        (PORT d[11] (1043:1043:1043) (1215:1215:1215))
        (PORT d[12] (1254:1254:1254) (1459:1459:1459))
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1209:1209:1209) (1332:1332:1332))
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1417:1417:1417))
        (PORT d[0] (1493:1493:1493) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1418:1418:1418))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (581:581:581) (678:678:678))
        (PORT d[1] (1818:1818:1818) (2148:2148:2148))
        (PORT d[2] (610:610:610) (715:715:715))
        (PORT d[3] (563:563:563) (650:650:650))
        (PORT d[4] (555:555:555) (647:647:647))
        (PORT d[5] (2050:2050:2050) (2378:2378:2378))
        (PORT d[6] (1423:1423:1423) (1668:1668:1668))
        (PORT d[7] (936:936:936) (1067:1067:1067))
        (PORT d[8] (621:621:621) (723:723:723))
        (PORT d[9] (948:948:948) (1083:1083:1083))
        (PORT d[10] (703:703:703) (818:818:818))
        (PORT d[11] (971:971:971) (1119:1119:1119))
        (PORT d[12] (2180:2180:2180) (2551:2551:2551))
        (PORT clk (1347:1347:1347) (1376:1376:1376))
        (PORT ena (1274:1274:1274) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1376:1376:1376))
        (PORT d[0] (1274:1274:1274) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a126\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (967:967:967) (1129:1129:1129))
        (PORT clk (1386:1386:1386) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1451:1451:1451) (1659:1659:1659))
        (PORT d[1] (1503:1503:1503) (1739:1739:1739))
        (PORT d[2] (1482:1482:1482) (1710:1710:1710))
        (PORT d[3] (1740:1740:1740) (2063:2063:2063))
        (PORT d[4] (1546:1546:1546) (1804:1804:1804))
        (PORT d[5] (1473:1473:1473) (1705:1705:1705))
        (PORT d[6] (1426:1426:1426) (1632:1632:1632))
        (PORT d[7] (1426:1426:1426) (1640:1640:1640))
        (PORT d[8] (1399:1399:1399) (1618:1618:1618))
        (PORT d[9] (1534:1534:1534) (1822:1822:1822))
        (PORT d[10] (1390:1390:1390) (1603:1603:1603))
        (PORT d[11] (1577:1577:1577) (1815:1815:1815))
        (PORT d[12] (1419:1419:1419) (1632:1632:1632))
        (PORT clk (1384:1384:1384) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1528:1528:1528) (1678:1678:1678))
        (PORT clk (1384:1384:1384) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (PORT d[0] (1823:1823:1823) (1987:1987:1987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1151:1151:1151) (1326:1326:1326))
        (PORT d[1] (1849:1849:1849) (2182:2182:2182))
        (PORT d[2] (944:944:944) (1096:1096:1096))
        (PORT d[3] (2057:2057:2057) (2374:2374:2374))
        (PORT d[4] (1278:1278:1278) (1460:1460:1460))
        (PORT d[5] (1664:1664:1664) (1944:1944:1944))
        (PORT d[6] (1968:1968:1968) (2295:2295:2295))
        (PORT d[7] (1554:1554:1554) (1831:1831:1831))
        (PORT d[8] (1305:1305:1305) (1490:1490:1490))
        (PORT d[9] (1268:1268:1268) (1444:1444:1444))
        (PORT d[10] (2157:2157:2157) (2473:2473:2473))
        (PORT d[11] (1504:1504:1504) (1726:1726:1726))
        (PORT d[12] (2586:2586:2586) (3029:3029:3029))
        (PORT clk (1343:1343:1343) (1373:1373:1373))
        (PORT ena (2277:2277:2277) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1373:1373:1373))
        (PORT d[0] (2277:2277:2277) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a204\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (962:962:962) (1120:1120:1120))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1617:1617:1617) (1847:1847:1847))
        (PORT d[1] (1665:1665:1665) (1923:1923:1923))
        (PORT d[2] (1656:1656:1656) (1911:1911:1911))
        (PORT d[3] (2102:2102:2102) (2478:2478:2478))
        (PORT d[4] (1696:1696:1696) (1959:1959:1959))
        (PORT d[5] (1606:1606:1606) (1852:1852:1852))
        (PORT d[6] (2444:2444:2444) (2789:2789:2789))
        (PORT d[7] (1596:1596:1596) (1830:1830:1830))
        (PORT d[8] (1566:1566:1566) (1803:1803:1803))
        (PORT d[9] (1683:1683:1683) (1990:1990:1990))
        (PORT d[10] (1567:1567:1567) (1809:1809:1809))
        (PORT d[11] (1599:1599:1599) (1844:1844:1844))
        (PORT d[12] (1566:1566:1566) (1801:1801:1801))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1688:1688:1688) (1864:1864:1864))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (PORT d[0] (1970:1970:1970) (2155:2155:2155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1169:1169:1169) (1356:1356:1356))
        (PORT d[1] (2039:2039:2039) (2403:2403:2403))
        (PORT d[2] (1136:1136:1136) (1323:1323:1323))
        (PORT d[3] (1151:1151:1151) (1328:1328:1328))
        (PORT d[4] (1286:1286:1286) (1469:1469:1469))
        (PORT d[5] (1701:1701:1701) (1990:1990:1990))
        (PORT d[6] (1976:1976:1976) (2304:2304:2304))
        (PORT d[7] (1561:1561:1561) (1839:1839:1839))
        (PORT d[8] (1325:1325:1325) (1515:1515:1515))
        (PORT d[9] (1446:1446:1446) (1646:1646:1646))
        (PORT d[10] (2334:2334:2334) (2671:2671:2671))
        (PORT d[11] (1514:1514:1514) (1737:1737:1737))
        (PORT d[12] (2757:2757:2757) (3223:3223:3223))
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (PORT ena (2298:2298:2298) (2616:2616:2616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (PORT d[0] (2298:2298:2298) (2616:2616:2616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (738:738:738) (847:847:847))
        (PORT clk (1395:1395:1395) (1421:1421:1421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1277:1277:1277) (1467:1467:1467))
        (PORT d[1] (1297:1297:1297) (1502:1502:1502))
        (PORT d[2] (1275:1275:1275) (1466:1466:1466))
        (PORT d[3] (1914:1914:1914) (2250:2250:2250))
        (PORT d[4] (1705:1705:1705) (1979:1979:1979))
        (PORT d[5] (1089:1089:1089) (1260:1260:1260))
        (PORT d[6] (2669:2669:2669) (3053:3053:3053))
        (PORT d[7] (1240:1240:1240) (1436:1436:1436))
        (PORT d[8] (1213:1213:1213) (1400:1400:1400))
        (PORT d[9] (1385:1385:1385) (1627:1627:1627))
        (PORT d[10] (1207:1207:1207) (1396:1396:1396))
        (PORT d[11] (1223:1223:1223) (1412:1412:1412))
        (PORT d[12] (1229:1229:1229) (1419:1419:1419))
        (PORT clk (1393:1393:1393) (1419:1419:1419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1416:1416:1416) (1580:1580:1580))
        (PORT clk (1393:1393:1393) (1419:1419:1419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1421:1421:1421))
        (PORT d[0] (1700:1700:1700) (1873:1873:1873))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (790:790:790) (913:913:913))
        (PORT d[1] (1824:1824:1824) (2152:2152:2152))
        (PORT d[2] (890:890:890) (1026:1026:1026))
        (PORT d[3] (805:805:805) (934:934:934))
        (PORT d[4] (1324:1324:1324) (1521:1521:1521))
        (PORT d[5] (1870:1870:1870) (2178:2178:2178))
        (PORT d[6] (1593:1593:1593) (1859:1859:1859))
        (PORT d[7] (1193:1193:1193) (1419:1419:1419))
        (PORT d[8] (840:840:840) (982:982:982))
        (PORT d[9] (1449:1449:1449) (1646:1646:1646))
        (PORT d[10] (1144:1144:1144) (1316:1316:1316))
        (PORT d[11] (1156:1156:1156) (1327:1327:1327))
        (PORT d[12] (2390:2390:2390) (2800:2800:2800))
        (PORT clk (1352:1352:1352) (1380:1380:1380))
        (PORT ena (1444:1444:1444) (1587:1587:1587))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1380:1380:1380))
        (PORT d[0] (1444:1444:1444) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a74\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (975:975:975) (1134:1134:1134))
        (PORT clk (1379:1379:1379) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1625:1625:1625) (1856:1856:1856))
        (PORT d[1] (1685:1685:1685) (1946:1946:1946))
        (PORT d[2] (1656:1656:1656) (1908:1908:1908))
        (PORT d[3] (1903:1903:1903) (2231:2231:2231))
        (PORT d[4] (1734:1734:1734) (2019:2019:2019))
        (PORT d[5] (1602:1602:1602) (1842:1842:1842))
        (PORT d[6] (1598:1598:1598) (1825:1825:1825))
        (PORT d[7] (1611:1611:1611) (1848:1848:1848))
        (PORT d[8] (1570:1570:1570) (1812:1812:1812))
        (PORT d[9] (1706:1706:1706) (2022:2022:2022))
        (PORT d[10] (1561:1561:1561) (1799:1799:1799))
        (PORT d[11] (1765:1765:1765) (2030:2030:2030))
        (PORT d[12] (1592:1592:1592) (1827:1827:1827))
        (PORT clk (1377:1377:1377) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1695:1695:1695) (1868:1868:1868))
        (PORT clk (1377:1377:1377) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (PORT d[0] (1983:1983:1983) (2160:2160:2160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1350:1350:1350) (1567:1567:1567))
        (PORT d[1] (2037:2037:2037) (2398:2398:2398))
        (PORT d[2] (1118:1118:1118) (1291:1291:1291))
        (PORT d[3] (2250:2250:2250) (2594:2594:2594))
        (PORT d[4] (1462:1462:1462) (1669:1669:1669))
        (PORT d[5] (1863:1863:1863) (2174:2174:2174))
        (PORT d[6] (2148:2148:2148) (2498:2498:2498))
        (PORT d[7] (1581:1581:1581) (1860:1860:1860))
        (PORT d[8] (1518:1518:1518) (1741:1741:1741))
        (PORT d[9] (1454:1454:1454) (1655:1655:1655))
        (PORT d[10] (2355:2355:2355) (2700:2700:2700))
        (PORT d[11] (1701:1701:1701) (1955:1955:1955))
        (PORT d[12] (2761:2761:2761) (3228:3228:3228))
        (PORT clk (1336:1336:1336) (1364:1364:1364))
        (PORT ena (2478:2478:2478) (2822:2822:2822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1364:1364:1364))
        (PORT d[0] (2478:2478:2478) (2822:2822:2822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (942:942:942) (1097:1097:1097))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1599:1599:1599) (1825:1825:1825))
        (PORT d[1] (1514:1514:1514) (1753:1753:1753))
        (PORT d[2] (1661:1661:1661) (1919:1919:1919))
        (PORT d[3] (1891:1891:1891) (2230:2230:2230))
        (PORT d[4] (1684:1684:1684) (1951:1951:1951))
        (PORT d[5] (1423:1423:1423) (1633:1633:1633))
        (PORT d[6] (2455:2455:2455) (2801:2801:2801))
        (PORT d[7] (1717:1717:1717) (1965:1965:1965))
        (PORT d[8] (1546:1546:1546) (1779:1779:1779))
        (PORT d[9] (1878:1878:1878) (2217:2217:2217))
        (PORT d[10] (1566:1566:1566) (1800:1800:1800))
        (PORT d[11] (1598:1598:1598) (1843:1843:1843))
        (PORT d[12] (1738:1738:1738) (1992:1992:1992))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1554:1554:1554) (1710:1710:1710))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (PORT d[0] (1838:1838:1838) (2003:2003:2003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1171:1171:1171) (1360:1360:1360))
        (PORT d[1] (2000:2000:2000) (2351:2351:2351))
        (PORT d[2] (1111:1111:1111) (1285:1285:1285))
        (PORT d[3] (2384:2384:2384) (2746:2746:2746))
        (PORT d[4] (1285:1285:1285) (1468:1468:1468))
        (PORT d[5] (1687:1687:1687) (1973:1973:1973))
        (PORT d[6] (1975:1975:1975) (2303:2303:2303))
        (PORT d[7] (1547:1547:1547) (1819:1819:1819))
        (PORT d[8] (1324:1324:1324) (1514:1514:1514))
        (PORT d[9] (1432:1432:1432) (1630:1630:1630))
        (PORT d[10] (2321:2321:2321) (2656:2656:2656))
        (PORT d[11] (1526:1526:1526) (1756:1756:1756))
        (PORT d[12] (2751:2751:2751) (3216:3216:3216))
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (PORT ena (2286:2286:2286) (2599:2599:2599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (PORT d[0] (2286:2286:2286) (2599:2599:2599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a100\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (570:570:570) (666:666:666))
        (PORT clk (1394:1394:1394) (1421:1421:1421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1287:1287:1287) (1482:1482:1482))
        (PORT d[1] (1140:1140:1140) (1327:1327:1327))
        (PORT d[2] (1432:1432:1432) (1640:1640:1640))
        (PORT d[3] (2131:2131:2131) (2517:2517:2517))
        (PORT d[4] (1144:1144:1144) (1332:1332:1332))
        (PORT d[5] (1088:1088:1088) (1265:1265:1265))
        (PORT d[6] (2680:2680:2680) (3067:3067:3067))
        (PORT d[7] (1239:1239:1239) (1435:1435:1435))
        (PORT d[8] (1185:1185:1185) (1375:1375:1375))
        (PORT d[9] (1571:1571:1571) (1845:1845:1845))
        (PORT d[10] (1206:1206:1206) (1395:1395:1395))
        (PORT d[11] (1222:1222:1222) (1411:1411:1411))
        (PORT d[12] (1230:1230:1230) (1424:1424:1424))
        (PORT clk (1392:1392:1392) (1419:1419:1419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1386:1386:1386) (1523:1523:1523))
        (PORT clk (1392:1392:1392) (1419:1419:1419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1394:1394:1394) (1421:1421:1421))
        (PORT d[0] (1670:1670:1670) (1816:1816:1816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1422:1422:1422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1422:1422:1422))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (775:775:775) (904:904:904))
        (PORT d[1] (1818:1818:1818) (2144:2144:2144))
        (PORT d[2] (743:743:743) (865:865:865))
        (PORT d[3] (712:712:712) (831:831:831))
        (PORT d[4] (1485:1485:1485) (1703:1703:1703))
        (PORT d[5] (941:941:941) (1095:1095:1095))
        (PORT d[6] (1610:1610:1610) (1889:1889:1889))
        (PORT d[7] (1100:1100:1100) (1257:1257:1257))
        (PORT d[8] (831:831:831) (973:973:973))
        (PORT d[9] (1608:1608:1608) (1829:1829:1829))
        (PORT d[10] (1275:1275:1275) (1471:1471:1471))
        (PORT d[11] (1143:1143:1143) (1312:1312:1312))
        (PORT d[12] (2363:2363:2363) (2763:2763:2763))
        (PORT clk (1351:1351:1351) (1380:1380:1380))
        (PORT ena (1446:1446:1446) (1591:1591:1591))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1380:1380:1380))
        (PORT d[0] (1446:1446:1446) (1591:1591:1591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a308\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (584:584:584) (685:685:685))
        (PORT clk (1392:1392:1392) (1419:1419:1419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1267:1267:1267) (1458:1458:1458))
        (PORT d[1] (1133:1133:1133) (1318:1318:1318))
        (PORT d[2] (1258:1258:1258) (1449:1449:1449))
        (PORT d[3] (2110:2110:2110) (2481:2481:2481))
        (PORT d[4] (1153:1153:1153) (1334:1334:1334))
        (PORT d[5] (1200:1200:1200) (1380:1380:1380))
        (PORT d[6] (1237:1237:1237) (1423:1423:1423))
        (PORT d[7] (1205:1205:1205) (1391:1391:1391))
        (PORT d[8] (1342:1342:1342) (1544:1544:1544))
        (PORT d[9] (1576:1576:1576) (1847:1847:1847))
        (PORT d[10] (1182:1182:1182) (1361:1361:1361))
        (PORT d[11] (1201:1201:1201) (1387:1387:1387))
        (PORT d[12] (1437:1437:1437) (1668:1668:1668))
        (PORT clk (1390:1390:1390) (1417:1417:1417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1051:1051:1051) (1168:1168:1168))
        (PORT clk (1390:1390:1390) (1417:1417:1417))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1419:1419:1419))
        (PORT d[0] (1334:1334:1334) (1459:1459:1459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1420:1420:1420))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1420:1420:1420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1420:1420:1420))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1420:1420:1420))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (578:578:578) (672:672:672))
        (PORT d[1] (1814:1814:1814) (2135:2135:2135))
        (PORT d[2] (602:602:602) (695:695:695))
        (PORT d[3] (644:644:644) (747:747:747))
        (PORT d[4] (572:572:572) (668:668:668))
        (PORT d[5] (2038:2038:2038) (2366:2366:2366))
        (PORT d[6] (1431:1431:1431) (1677:1677:1677))
        (PORT d[7] (1105:1105:1105) (1268:1268:1268))
        (PORT d[8] (632:632:632) (738:738:738))
        (PORT d[9] (955:955:955) (1091:1091:1091))
        (PORT d[10] (684:684:684) (792:792:792))
        (PORT d[11] (587:587:587) (683:683:683))
        (PORT d[12] (2180:2180:2180) (2547:2547:2547))
        (PORT clk (1349:1349:1349) (1378:1378:1378))
        (PORT ena (1275:1275:1275) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1378:1378:1378))
        (PORT d[0] (1275:1275:1275) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a282\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (733:733:733) (853:853:853))
        (PORT clk (1396:1396:1396) (1422:1422:1422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1279:1279:1279) (1470:1470:1470))
        (PORT d[1] (1323:1323:1323) (1534:1534:1534))
        (PORT d[2] (1280:1280:1280) (1475:1475:1475))
        (PORT d[3] (2280:2280:2280) (2686:2686:2686))
        (PORT d[4] (1305:1305:1305) (1512:1512:1512))
        (PORT d[5] (1298:1298:1298) (1512:1512:1512))
        (PORT d[6] (2662:2662:2662) (3045:3045:3045))
        (PORT d[7] (1407:1407:1407) (1623:1623:1623))
        (PORT d[8] (1204:1204:1204) (1397:1397:1397))
        (PORT d[9] (1374:1374:1374) (1613:1613:1613))
        (PORT d[10] (1213:1213:1213) (1403:1403:1403))
        (PORT d[11] (1213:1213:1213) (1407:1407:1407))
        (PORT d[12] (1259:1259:1259) (1459:1459:1459))
        (PORT clk (1394:1394:1394) (1420:1420:1420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1645:1645:1645) (1803:1803:1803))
        (PORT clk (1394:1394:1394) (1420:1420:1420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (PORT d[0] (1631:1631:1631) (1767:1767:1767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1423:1423:1423))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1423:1423:1423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1423:1423:1423))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1423:1423:1423))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (774:774:774) (901:901:901))
        (PORT d[1] (1812:1812:1812) (2136:2136:2136))
        (PORT d[2] (766:766:766) (894:894:894))
        (PORT d[3] (817:817:817) (943:943:943))
        (PORT d[4] (1313:1313:1313) (1505:1505:1505))
        (PORT d[5] (2033:2033:2033) (2365:2365:2365))
        (PORT d[6] (1597:1597:1597) (1865:1865:1865))
        (PORT d[7] (1447:1447:1447) (1660:1660:1660))
        (PORT d[8] (817:817:817) (950:950:950))
        (PORT d[9] (1462:1462:1462) (1666:1666:1666))
        (PORT d[10] (1165:1165:1165) (1345:1345:1345))
        (PORT d[11] (1176:1176:1176) (1355:1355:1355))
        (PORT d[12] (2385:2385:2385) (2790:2790:2790))
        (PORT clk (1353:1353:1353) (1381:1381:1381))
        (PORT ena (1614:1614:1614) (1780:1780:1780))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1381:1381:1381))
        (PORT d[0] (1614:1614:1614) (1780:1780:1780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a256\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (780:780:780) (912:912:912))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1457:1457:1457) (1672:1672:1672))
        (PORT d[1] (1506:1506:1506) (1744:1744:1744))
        (PORT d[2] (1471:1471:1471) (1696:1696:1696))
        (PORT d[3] (2087:2087:2087) (2461:2461:2461))
        (PORT d[4] (1523:1523:1523) (1774:1774:1774))
        (PORT d[5] (1480:1480:1480) (1717:1717:1717))
        (PORT d[6] (2472:2472:2472) (2821:2821:2821))
        (PORT d[7] (1734:1734:1734) (1983:1983:1983))
        (PORT d[8] (1696:1696:1696) (1949:1949:1949))
        (PORT d[9] (1655:1655:1655) (1953:1953:1953))
        (PORT d[10] (1401:1401:1401) (1617:1617:1617))
        (PORT d[11] (1577:1577:1577) (1819:1819:1819))
        (PORT d[12] (1548:1548:1548) (1780:1780:1780))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1529:1529:1529) (1679:1679:1679))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (PORT d[0] (1813:1813:1813) (1972:1972:1972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (977:977:977) (1134:1134:1134))
        (PORT d[1] (1864:1864:1864) (2194:2194:2194))
        (PORT d[2] (948:948:948) (1103:1103:1103))
        (PORT d[3] (996:996:996) (1147:1147:1147))
        (PORT d[4] (1255:1255:1255) (1431:1431:1431))
        (PORT d[5] (1672:1672:1672) (1951:1951:1951))
        (PORT d[6] (1966:1966:1966) (2296:2296:2296))
        (PORT d[7] (1650:1650:1650) (1898:1898:1898))
        (PORT d[8] (1290:1290:1290) (1472:1472:1472))
        (PORT d[9] (1408:1408:1408) (1597:1597:1597))
        (PORT d[10] (1339:1339:1339) (1541:1541:1541))
        (PORT d[11] (1480:1480:1480) (1696:1696:1696))
        (PORT d[12] (2588:2588:2588) (3028:3028:3028))
        (PORT clk (1344:1344:1344) (1373:1373:1373))
        (PORT ena (2120:2120:2120) (2403:2403:2403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1373:1373:1373))
        (PORT d[0] (2120:2120:2120) (2403:2403:2403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a230\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (959:959:959) (1117:1117:1117))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1649:1649:1649) (1884:1884:1884))
        (PORT d[1] (1688:1688:1688) (1952:1952:1952))
        (PORT d[2] (1645:1645:1645) (1894:1894:1894))
        (PORT d[3] (1930:1930:1930) (2280:2280:2280))
        (PORT d[4] (1715:1715:1715) (1995:1995:1995))
        (PORT d[5] (1614:1614:1614) (1860:1860:1860))
        (PORT d[6] (1731:1731:1731) (1974:1974:1974))
        (PORT d[7] (1614:1614:1614) (1855:1855:1855))
        (PORT d[8] (1691:1691:1691) (1944:1944:1944))
        (PORT d[9] (1702:1702:1702) (2014:2014:2014))
        (PORT d[10] (1572:1572:1572) (1807:1807:1807))
        (PORT d[11] (1765:1765:1765) (2034:2034:2034))
        (PORT d[12] (1723:1723:1723) (1975:1975:1975))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1867:1867:1867) (2054:2054:2054))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (PORT d[0] (2162:2162:2162) (2363:2363:2363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1170:1170:1170) (1357:1357:1357))
        (PORT d[1] (2053:2053:2053) (2410:2410:2410))
        (PORT d[2] (1126:1126:1126) (1309:1309:1309))
        (PORT d[3] (2250:2250:2250) (2595:2595:2595))
        (PORT d[4] (1439:1439:1439) (1641:1641:1641))
        (PORT d[5] (1708:1708:1708) (1998:1998:1998))
        (PORT d[6] (2146:2146:2146) (2498:2498:2498))
        (PORT d[7] (1640:1640:1640) (1884:1884:1884))
        (PORT d[8] (1523:1523:1523) (1752:1752:1752))
        (PORT d[9] (1453:1453:1453) (1654:1654:1654))
        (PORT d[10] (2354:2354:2354) (2699:2699:2699))
        (PORT d[11] (1672:1672:1672) (1919:1919:1919))
        (PORT d[12] (2747:2747:2747) (3208:3208:3208))
        (PORT clk (1337:1337:1337) (1366:1366:1366))
        (PORT ena (2460:2460:2460) (2798:2798:2798))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1366:1366:1366))
        (PORT d[0] (2460:2460:2460) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a412\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (584:584:584) (682:682:682))
        (PORT clk (1396:1396:1396) (1422:1422:1422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1271:1271:1271) (1458:1458:1458))
        (PORT d[1] (1320:1320:1320) (1528:1528:1528))
        (PORT d[2] (1291:1291:1291) (1489:1489:1489))
        (PORT d[3] (1946:1946:1946) (2303:2303:2303))
        (PORT d[4] (1332:1332:1332) (1550:1550:1550))
        (PORT d[5] (1292:1292:1292) (1500:1500:1500))
        (PORT d[6] (2485:2485:2485) (2841:2841:2841))
        (PORT d[7] (1426:1426:1426) (1649:1649:1649))
        (PORT d[8] (1205:1205:1205) (1397:1397:1397))
        (PORT d[9] (1366:1366:1366) (1603:1603:1603))
        (PORT d[10] (1202:1202:1202) (1385:1385:1385))
        (PORT d[11] (1389:1389:1389) (1603:1603:1603))
        (PORT d[12] (1247:1247:1247) (1440:1440:1440))
        (PORT clk (1394:1394:1394) (1420:1420:1420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1692:1692:1692) (1923:1923:1923))
        (PORT clk (1394:1394:1394) (1420:1420:1420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1396:1396:1396) (1422:1422:1422))
        (PORT d[0] (1976:1976:1976) (2216:2216:2216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1423:1423:1423))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1423:1423:1423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1423:1423:1423))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1423:1423:1423))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (956:956:956) (1114:1114:1114))
        (PORT d[1] (1837:1837:1837) (2172:2172:2172))
        (PORT d[2] (756:756:756) (879:879:879))
        (PORT d[3] (730:730:730) (851:851:851))
        (PORT d[4] (1294:1294:1294) (1481:1481:1481))
        (PORT d[5] (1712:1712:1712) (2002:2002:2002))
        (PORT d[6] (1786:1786:1786) (2088:2088:2088))
        (PORT d[7] (1372:1372:1372) (1626:1626:1626))
        (PORT d[8] (1014:1014:1014) (1183:1183:1183))
        (PORT d[9] (1605:1605:1605) (1834:1834:1834))
        (PORT d[10] (1153:1153:1153) (1327:1327:1327))
        (PORT d[11] (1177:1177:1177) (1356:1356:1356))
        (PORT d[12] (2399:2399:2399) (2811:2811:2811))
        (PORT clk (1353:1353:1353) (1381:1381:1381))
        (PORT ena (1627:1627:1627) (1795:1795:1795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1381:1381:1381))
        (PORT d[0] (1627:1627:1627) (1795:1795:1795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a360\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (965:965:965) (1119:1119:1119))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1790:1790:1790) (2044:2044:2044))
        (PORT d[1] (1696:1696:1696) (1961:1961:1961))
        (PORT d[2] (1836:1836:1836) (2113:2113:2113))
        (PORT d[3] (2090:2090:2090) (2456:2456:2456))
        (PORT d[4] (1897:1897:1897) (2201:2201:2201))
        (PORT d[5] (1890:1890:1890) (2168:2168:2168))
        (PORT d[6] (2455:2455:2455) (2800:2800:2800))
        (PORT d[7] (1750:1750:1750) (2006:2006:2006))
        (PORT d[8] (1723:1723:1723) (1981:1981:1981))
        (PORT d[9] (2031:2031:2031) (2394:2394:2394))
        (PORT d[10] (1741:1741:1741) (2007:2007:2007))
        (PORT d[11] (1786:1786:1786) (2058:2058:2058))
        (PORT d[12] (1728:1728:1728) (1978:1978:1978))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1795:1795:1795) (1984:1984:1984))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT d[0] (2079:2079:2079) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1364:1364:1364) (1583:1583:1583))
        (PORT d[1] (1815:1815:1815) (2133:2133:2133))
        (PORT d[2] (1311:1311:1311) (1519:1519:1519))
        (PORT d[3] (1993:1993:1993) (2280:2280:2280))
        (PORT d[4] (1469:1469:1469) (1677:1677:1677))
        (PORT d[5] (1875:1875:1875) (2190:2190:2190))
        (PORT d[6] (2155:2155:2155) (2506:2506:2506))
        (PORT d[7] (2000:2000:2000) (2343:2343:2343))
        (PORT d[8] (1682:1682:1682) (1930:1930:1930))
        (PORT d[9] (1629:1629:1629) (1853:1853:1853))
        (PORT d[10] (2504:2504:2504) (2866:2866:2866))
        (PORT d[11] (1706:1706:1706) (1965:1965:1965))
        (PORT d[12] (2942:2942:2942) (3434:3434:3434))
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (PORT ena (2479:2479:2479) (2823:2823:2823))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (PORT d[0] (2479:2479:2479) (2823:2823:2823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a386\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (768:768:768) (900:900:900))
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1469:1469:1469) (1687:1687:1687))
        (PORT d[1] (1334:1334:1334) (1546:1546:1546))
        (PORT d[2] (1475:1475:1475) (1699:1699:1699))
        (PORT d[3] (2092:2092:2092) (2468:2468:2468))
        (PORT d[4] (1336:1336:1336) (1552:1552:1552))
        (PORT d[5] (1300:1300:1300) (1512:1512:1512))
        (PORT d[6] (2471:2471:2471) (2823:2823:2823))
        (PORT d[7] (1427:1427:1427) (1647:1647:1647))
        (PORT d[8] (1378:1378:1378) (1592:1592:1592))
        (PORT d[9] (1344:1344:1344) (1578:1578:1578))
        (PORT d[10] (1394:1394:1394) (1609:1609:1609))
        (PORT d[11] (1410:1410:1410) (1627:1627:1627))
        (PORT d[12] (1379:1379:1379) (1584:1584:1584))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1380:1380:1380) (1518:1518:1518))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (PORT d[0] (1664:1664:1664) (1811:1811:1811))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (978:978:978) (1137:1137:1137))
        (PORT d[1] (1831:1831:1831) (2161:2161:2161))
        (PORT d[2] (936:936:936) (1089:1089:1089))
        (PORT d[3] (893:893:893) (1032:1032:1032))
        (PORT d[4] (1437:1437:1437) (1642:1642:1642))
        (PORT d[5] (1695:1695:1695) (1977:1977:1977))
        (PORT d[6] (1798:1798:1798) (2101:2101:2101))
        (PORT d[7] (1371:1371:1371) (1619:1619:1619))
        (PORT d[8] (1024:1024:1024) (1194:1194:1194))
        (PORT d[9] (1429:1429:1429) (1625:1625:1625))
        (PORT d[10] (1467:1467:1467) (1688:1688:1688))
        (PORT d[11] (1331:1331:1331) (1525:1525:1525))
        (PORT d[12] (2378:2378:2378) (2776:2776:2776))
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (PORT ena (1635:1635:1635) (1803:1803:1803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (PORT d[0] (1635:1635:1635) (1803:1803:1803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a334\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (957:957:957) (1121:1121:1121))
        (PORT clk (1385:1385:1385) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1183:1183:1183) (1374:1374:1374))
        (PORT d[1] (1090:1090:1090) (1280:1280:1280))
        (PORT d[2] (1135:1135:1135) (1306:1306:1306))
        (PORT d[3] (1893:1893:1893) (2224:2224:2224))
        (PORT d[4] (1112:1112:1112) (1283:1283:1283))
        (PORT d[5] (2436:2436:2436) (2830:2830:2830))
        (PORT d[6] (1113:1113:1113) (1298:1298:1298))
        (PORT d[7] (1219:1219:1219) (1404:1404:1404))
        (PORT d[8] (1088:1088:1088) (1275:1275:1275))
        (PORT d[9] (1142:1142:1142) (1342:1342:1342))
        (PORT d[10] (1045:1045:1045) (1215:1215:1215))
        (PORT d[11] (974:974:974) (1141:1141:1141))
        (PORT d[12] (929:929:929) (1093:1093:1093))
        (PORT clk (1383:1383:1383) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1170:1170:1170) (1273:1273:1273))
        (PORT clk (1383:1383:1383) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1410:1410:1410))
        (PORT d[0] (1455:1455:1455) (1566:1566:1566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2320:2320:2320) (2701:2701:2701))
        (PORT d[1] (1976:1976:1976) (2312:2312:2312))
        (PORT d[2] (1603:1603:1603) (1901:1901:1901))
        (PORT d[3] (2077:2077:2077) (2410:2410:2410))
        (PORT d[4] (3034:3034:3034) (3505:3505:3505))
        (PORT d[5] (2504:2504:2504) (2930:2930:2930))
        (PORT d[6] (1976:1976:1976) (2312:2312:2312))
        (PORT d[7] (1901:1901:1901) (2177:2177:2177))
        (PORT d[8] (2009:2009:2009) (2326:2326:2326))
        (PORT d[9] (3311:3311:3311) (3794:3794:3794))
        (PORT d[10] (2711:2711:2711) (3116:3116:3116))
        (PORT d[11] (1838:1838:1838) (2143:2143:2143))
        (PORT d[12] (1684:1684:1684) (1966:1966:1966))
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT ena (1495:1495:1495) (1653:1653:1653))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1369:1369:1369))
        (PORT d[0] (1495:1495:1495) (1653:1653:1653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a151\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (960:960:960) (1117:1117:1117))
        (PORT clk (1383:1383:1383) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1170:1170:1170) (1355:1355:1355))
        (PORT d[1] (1105:1105:1105) (1298:1298:1298))
        (PORT d[2] (1134:1134:1134) (1306:1306:1306))
        (PORT d[3] (2026:2026:2026) (2372:2372:2372))
        (PORT d[4] (1095:1095:1095) (1259:1259:1259))
        (PORT d[5] (2425:2425:2425) (2815:2815:2815))
        (PORT d[6] (1092:1092:1092) (1269:1269:1269))
        (PORT d[7] (1065:1065:1065) (1232:1232:1232))
        (PORT d[8] (1198:1198:1198) (1394:1394:1394))
        (PORT d[9] (1133:1133:1133) (1332:1332:1332))
        (PORT d[10] (1044:1044:1044) (1215:1215:1215))
        (PORT d[11] (968:968:968) (1137:1137:1137))
        (PORT d[12] (932:932:932) (1091:1091:1091))
        (PORT clk (1381:1381:1381) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2096:2096:2096) (2352:2352:2352))
        (PORT clk (1381:1381:1381) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1408:1408:1408))
        (PORT d[0] (2380:2380:2380) (2645:2645:2645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2320:2320:2320) (2702:2702:2702))
        (PORT d[1] (1955:1955:1955) (2288:2288:2288))
        (PORT d[2] (1607:1607:1607) (1907:1907:1907))
        (PORT d[3] (2054:2054:2054) (2371:2371:2371))
        (PORT d[4] (1660:1660:1660) (1901:1901:1901))
        (PORT d[5] (2503:2503:2503) (2929:2929:2929))
        (PORT d[6] (1992:1992:1992) (2337:2337:2337))
        (PORT d[7] (2091:2091:2091) (2397:2397:2397))
        (PORT d[8] (1992:1992:1992) (2303:2303:2303))
        (PORT d[9] (3312:3312:3312) (3796:3796:3796))
        (PORT d[10] (2877:2877:2877) (3304:3304:3304))
        (PORT d[11] (1996:1996:1996) (2323:2323:2323))
        (PORT d[12] (1670:1670:1670) (1946:1946:1946))
        (PORT clk (1340:1340:1340) (1367:1367:1367))
        (PORT ena (1634:1634:1634) (1812:1812:1812))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1367:1367:1367))
        (PORT d[0] (1634:1634:1634) (1812:1812:1812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a177\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1108:1108:1108) (1291:1291:1291))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (813:813:813) (949:949:949))
        (PORT d[1] (1075:1075:1075) (1262:1262:1262))
        (PORT d[2] (770:770:770) (889:889:889))
        (PORT d[3] (2129:2129:2129) (2503:2503:2503))
        (PORT d[4] (745:745:745) (865:865:865))
        (PORT d[5] (748:748:748) (874:874:874))
        (PORT d[6] (738:738:738) (857:857:857))
        (PORT d[7] (879:879:879) (1018:1018:1018))
        (PORT d[8] (771:771:771) (916:916:916))
        (PORT d[9] (924:924:924) (1090:1090:1090))
        (PORT d[10] (1061:1061:1061) (1233:1233:1233))
        (PORT d[11] (755:755:755) (881:881:881))
        (PORT d[12] (913:913:913) (1070:1070:1070))
        (PORT clk (1361:1361:1361) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1010:1010:1010) (1107:1107:1107))
        (PORT clk (1361:1361:1361) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (PORT d[0] (1295:1295:1295) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2314:2314:2314) (2697:2697:2697))
        (PORT d[1] (1616:1616:1616) (1899:1899:1899))
        (PORT d[2] (1455:1455:1455) (1726:1726:1726))
        (PORT d[3] (2085:2085:2085) (2423:2423:2423))
        (PORT d[4] (2849:2849:2849) (3295:3295:3295))
        (PORT d[5] (2285:2285:2285) (2676:2676:2676))
        (PORT d[6] (1917:1917:1917) (2225:2225:2225))
        (PORT d[7] (1517:1517:1517) (1734:1734:1734))
        (PORT d[8] (2213:2213:2213) (2559:2559:2559))
        (PORT d[9] (3086:3086:3086) (3527:3527:3527))
        (PORT d[10] (1288:1288:1288) (1481:1481:1481))
        (PORT d[11] (1817:1817:1817) (2111:2111:2111))
        (PORT d[12] (1681:1681:1681) (1960:1960:1960))
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (PORT ena (1341:1341:1341) (1482:1482:1482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (PORT d[0] (1341:1341:1341) (1482:1482:1482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a125\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (922:922:922) (1070:1070:1070))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (799:799:799) (933:933:933))
        (PORT d[1] (1220:1220:1220) (1421:1421:1421))
        (PORT d[2] (749:749:749) (870:870:870))
        (PORT d[3] (2148:2148:2148) (2525:2525:2525))
        (PORT d[4] (907:907:907) (1046:1046:1046))
        (PORT d[5] (729:729:729) (853:853:853))
        (PORT d[6] (720:720:720) (838:838:838))
        (PORT d[7] (1018:1018:1018) (1175:1175:1175))
        (PORT d[8] (680:680:680) (799:799:799))
        (PORT d[9] (580:580:580) (693:693:693))
        (PORT d[10] (590:590:590) (703:703:703))
        (PORT d[11] (588:588:588) (698:698:698))
        (PORT d[12] (755:755:755) (895:895:895))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (698:698:698) (755:755:755))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (PORT d[0] (982:982:982) (1048:1048:1048))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2516:2516:2516) (2933:2933:2933))
        (PORT d[1] (1621:1621:1621) (1913:1913:1913))
        (PORT d[2] (1583:1583:1583) (1866:1866:1866))
        (PORT d[3] (2263:2263:2263) (2626:2626:2626))
        (PORT d[4] (2863:2863:2863) (3309:3309:3309))
        (PORT d[5] (2294:2294:2294) (2688:2688:2688))
        (PORT d[6] (1634:1634:1634) (1903:1903:1903))
        (PORT d[7] (1364:1364:1364) (1563:1563:1563))
        (PORT d[8] (2207:2207:2207) (2548:2548:2548))
        (PORT d[9] (1489:1489:1489) (1694:1694:1694))
        (PORT d[10] (1112:1112:1112) (1282:1282:1282))
        (PORT d[11] (1834:1834:1834) (2132:2132:2132))
        (PORT d[12] (1644:1644:1644) (1915:1915:1915))
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (PORT ena (1257:1257:1257) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (PORT d[0] (1257:1257:1257) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a203\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1043:1043:1043) (1208:1208:1208))
        (PORT clk (1389:1389:1389) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1309:1309:1309) (1509:1509:1509))
        (PORT d[1] (1135:1135:1135) (1333:1333:1333))
        (PORT d[2] (1273:1273:1273) (1459:1459:1459))
        (PORT d[3] (2015:2015:2015) (2355:2355:2355))
        (PORT d[4] (1249:1249:1249) (1433:1433:1433))
        (PORT d[5] (2433:2433:2433) (2823:2823:2823))
        (PORT d[6] (1217:1217:1217) (1402:1402:1402))
        (PORT d[7] (1232:1232:1232) (1421:1421:1421))
        (PORT d[8] (1174:1174:1174) (1362:1362:1362))
        (PORT d[9] (1355:1355:1355) (1571:1571:1571))
        (PORT d[10] (1060:1060:1060) (1232:1232:1232))
        (PORT d[11] (1246:1246:1246) (1444:1444:1444))
        (PORT d[12] (869:869:869) (1011:1011:1011))
        (PORT clk (1387:1387:1387) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1208:1208:1208) (1320:1320:1320))
        (PORT clk (1387:1387:1387) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (PORT d[0] (1492:1492:1492) (1613:1613:1613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2460:2460:2460) (2854:2854:2854))
        (PORT d[1] (1983:1983:1983) (2321:2321:2321))
        (PORT d[2] (1748:1748:1748) (2058:2058:2058))
        (PORT d[3] (1988:1988:1988) (2285:2285:2285))
        (PORT d[4] (3155:3155:3155) (3633:3633:3633))
        (PORT d[5] (2668:2668:2668) (3113:3113:3113))
        (PORT d[6] (2083:2083:2083) (2423:2423:2423))
        (PORT d[7] (1923:1923:1923) (2206:2206:2206))
        (PORT d[8] (2014:2014:2014) (2331:2331:2331))
        (PORT d[9] (3407:3407:3407) (3889:3889:3889))
        (PORT d[10] (2728:2728:2728) (3138:3138:3138))
        (PORT d[11] (1983:1983:1983) (2301:2301:2301))
        (PORT d[12] (1820:1820:1820) (2113:2113:2113))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT ena (1619:1619:1619) (1790:1790:1790))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (PORT d[0] (1619:1619:1619) (1790:1790:1790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1182:1182:1182) (1394:1394:1394))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1374:1374:1374) (1588:1588:1588))
        (PORT d[1] (1334:1334:1334) (1572:1572:1572))
        (PORT d[2] (1447:1447:1447) (1688:1688:1688))
        (PORT d[3] (1513:1513:1513) (1757:1757:1757))
        (PORT d[4] (1413:1413:1413) (1647:1647:1647))
        (PORT d[5] (2696:2696:2696) (3142:3142:3142))
        (PORT d[6] (2186:2186:2186) (2546:2546:2546))
        (PORT d[7] (1383:1383:1383) (1622:1622:1622))
        (PORT d[8] (1464:1464:1464) (1730:1730:1730))
        (PORT d[9] (1613:1613:1613) (1860:1860:1860))
        (PORT d[10] (1514:1514:1514) (1764:1764:1764))
        (PORT d[11] (1202:1202:1202) (1432:1432:1432))
        (PORT d[12] (1027:1027:1027) (1233:1233:1233))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1644:1644:1644) (1853:1853:1853))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT d[0] (1928:1928:1928) (2146:2146:2146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1989:1989:1989) (2324:2324:2324))
        (PORT d[1] (1789:1789:1789) (2109:2109:2109))
        (PORT d[2] (1573:1573:1573) (1864:1864:1864))
        (PORT d[3] (1877:1877:1877) (2179:2179:2179))
        (PORT d[4] (2861:2861:2861) (3336:3336:3336))
        (PORT d[5] (1740:1740:1740) (2006:2006:2006))
        (PORT d[6] (1937:1937:1937) (2236:2236:2236))
        (PORT d[7] (1938:1938:1938) (2219:2219:2219))
        (PORT d[8] (1711:1711:1711) (1996:1996:1996))
        (PORT d[9] (2422:2422:2422) (2781:2781:2781))
        (PORT d[10] (1529:1529:1529) (1764:1764:1764))
        (PORT d[11] (1854:1854:1854) (2178:2178:2178))
        (PORT d[12] (1688:1688:1688) (1939:1939:1939))
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (PORT ena (2063:2063:2063) (2336:2336:2336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (PORT d[0] (2063:2063:2063) (2336:2336:2336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a73\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (961:961:961) (1121:1121:1121))
        (PORT clk (1381:1381:1381) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1186:1186:1186) (1379:1379:1379))
        (PORT d[1] (1096:1096:1096) (1293:1293:1293))
        (PORT d[2] (1126:1126:1126) (1297:1297:1297))
        (PORT d[3] (2054:2054:2054) (2399:2399:2399))
        (PORT d[4] (1116:1116:1116) (1289:1289:1289))
        (PORT d[5] (2414:2414:2414) (2796:2796:2796))
        (PORT d[6] (1092:1092:1092) (1273:1273:1273))
        (PORT d[7] (1059:1059:1059) (1224:1224:1224))
        (PORT d[8] (1211:1211:1211) (1411:1411:1411))
        (PORT d[9] (1118:1118:1118) (1315:1315:1315))
        (PORT d[10] (907:907:907) (1061:1061:1061))
        (PORT d[11] (942:942:942) (1095:1095:1095))
        (PORT d[12] (933:933:933) (1094:1094:1094))
        (PORT clk (1379:1379:1379) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1046:1046:1046) (1145:1145:1145))
        (PORT clk (1379:1379:1379) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1405:1405:1405))
        (PORT d[0] (1318:1318:1318) (1422:1422:1422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2323:2323:2323) (2707:2707:2707))
        (PORT d[1] (1812:1812:1812) (2130:2130:2130))
        (PORT d[2] (1569:1569:1569) (1844:1844:1844))
        (PORT d[3] (2066:2066:2066) (2398:2398:2398))
        (PORT d[4] (3026:3026:3026) (3495:3495:3495))
        (PORT d[5] (2482:2482:2482) (2901:2901:2901))
        (PORT d[6] (1836:1836:1836) (2148:2148:2148))
        (PORT d[7] (1742:1742:1742) (1999:1999:1999))
        (PORT d[8] (1829:1829:1829) (2118:2118:2118))
        (PORT d[9] (3319:3319:3319) (3806:3806:3806))
        (PORT d[10] (1635:1635:1635) (1871:1871:1871))
        (PORT d[11] (1816:1816:1816) (2113:2113:2113))
        (PORT d[12] (1676:1676:1676) (1957:1957:1957))
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT ena (1785:1785:1785) (1979:1979:1979))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1364:1364:1364))
        (PORT d[0] (1785:1785:1785) (1979:1979:1979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (950:950:950) (1115:1115:1115))
        (PORT clk (1388:1388:1388) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1195:1195:1195) (1391:1391:1391))
        (PORT d[1] (1113:1113:1113) (1303:1303:1303))
        (PORT d[2] (1280:1280:1280) (1468:1468:1468))
        (PORT d[3] (2020:2020:2020) (2363:2363:2363))
        (PORT d[4] (1263:1263:1263) (1447:1447:1447))
        (PORT d[5] (1264:1264:1264) (1459:1459:1459))
        (PORT d[6] (1226:1226:1226) (1422:1422:1422))
        (PORT d[7] (1228:1228:1228) (1416:1416:1416))
        (PORT d[8] (1169:1169:1169) (1357:1357:1357))
        (PORT d[9] (1153:1153:1153) (1357:1357:1357))
        (PORT d[10] (1052:1052:1052) (1226:1226:1226))
        (PORT d[11] (1097:1097:1097) (1276:1276:1276))
        (PORT d[12] (1080:1080:1080) (1260:1260:1260))
        (PORT clk (1386:1386:1386) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1168:1168:1168) (1268:1268:1268))
        (PORT clk (1386:1386:1386) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1411:1411:1411))
        (PORT d[0] (1452:1452:1452) (1561:1561:1561))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2457:2457:2457) (2851:2851:2851))
        (PORT d[1] (1979:1979:1979) (2317:2317:2317))
        (PORT d[2] (1887:1887:1887) (2214:2214:2214))
        (PORT d[3] (2116:2116:2116) (2431:2431:2431))
        (PORT d[4] (3161:3161:3161) (3642:3642:3642))
        (PORT d[5] (2651:2651:2651) (3091:3091:3091))
        (PORT d[6] (1990:1990:1990) (2332:2332:2332))
        (PORT d[7] (1922:1922:1922) (2205:2205:2205))
        (PORT d[8] (2026:2026:2026) (2349:2349:2349))
        (PORT d[9] (3299:3299:3299) (3776:3776:3776))
        (PORT d[10] (2851:2851:2851) (3271:3271:3271))
        (PORT d[11] (1949:1949:1949) (2260:2260:2260))
        (PORT d[12] (1816:1816:1816) (2109:2109:2109))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (PORT ena (1614:1614:1614) (1785:1785:1785))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (PORT d[0] (1614:1614:1614) (1785:1785:1785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a99\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1000:1000:1000) (1168:1168:1168))
        (PORT clk (1325:1325:1325) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1020:1020:1020) (1193:1193:1193))
        (PORT d[1] (1320:1320:1320) (1560:1560:1560))
        (PORT d[2] (1674:1674:1674) (1969:1969:1969))
        (PORT d[3] (1658:1658:1658) (1959:1959:1959))
        (PORT d[4] (1173:1173:1173) (1397:1397:1397))
        (PORT d[5] (3042:3042:3042) (3535:3535:3535))
        (PORT d[6] (1116:1116:1116) (1286:1286:1286))
        (PORT d[7] (1734:1734:1734) (2018:2018:2018))
        (PORT d[8] (1479:1479:1479) (1755:1755:1755))
        (PORT d[9] (1256:1256:1256) (1454:1454:1454))
        (PORT d[10] (1146:1146:1146) (1341:1341:1341))
        (PORT d[11] (980:980:980) (1137:1137:1137))
        (PORT d[12] (1588:1588:1588) (1874:1874:1874))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1762:1762:1762) (1972:1972:1972))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (PORT d[0] (2050:2050:2050) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1482:1482:1482) (1704:1704:1704))
        (PORT d[1] (1594:1594:1594) (1883:1883:1883))
        (PORT d[2] (1937:1937:1937) (2274:2274:2274))
        (PORT d[3] (1314:1314:1314) (1515:1515:1515))
        (PORT d[4] (2812:2812:2812) (3277:3277:3277))
        (PORT d[5] (1355:1355:1355) (1566:1566:1566))
        (PORT d[6] (1570:1570:1570) (1821:1821:1821))
        (PORT d[7] (1383:1383:1383) (1607:1607:1607))
        (PORT d[8] (1167:1167:1167) (1343:1343:1343))
        (PORT d[9] (1526:1526:1526) (1767:1767:1767))
        (PORT d[10] (1211:1211:1211) (1415:1415:1415))
        (PORT d[11] (1798:1798:1798) (2101:2101:2101))
        (PORT d[12] (1317:1317:1317) (1534:1534:1534))
        (PORT clk (1282:1282:1282) (1309:1309:1309))
        (PORT ena (1728:1728:1728) (1948:1948:1948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1309:1309:1309))
        (PORT d[0] (1728:1728:1728) (1948:1948:1948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a385\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (970:970:970) (1147:1147:1147))
        (PORT clk (1358:1358:1358) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1142:1142:1142) (1316:1316:1316))
        (PORT d[1] (1313:1313:1313) (1526:1526:1526))
        (PORT d[2] (1664:1664:1664) (1953:1953:1953))
        (PORT d[3] (1148:1148:1148) (1330:1330:1330))
        (PORT d[4] (1171:1171:1171) (1396:1396:1396))
        (PORT d[5] (3031:3031:3031) (3522:3522:3522))
        (PORT d[6] (1257:1257:1257) (1455:1455:1455))
        (PORT d[7] (2090:2090:2090) (2426:2426:2426))
        (PORT d[8] (1706:1706:1706) (2002:2002:2002))
        (PORT d[9] (1140:1140:1140) (1326:1326:1326))
        (PORT d[10] (1152:1152:1152) (1349:1349:1349))
        (PORT d[11] (1289:1289:1289) (1483:1483:1483))
        (PORT d[12] (1591:1591:1591) (1875:1875:1875))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1428:1428:1428) (1578:1578:1578))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (PORT d[0] (1549:1549:1549) (1684:1684:1684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1002:1002:1002) (1157:1157:1157))
        (PORT d[1] (1572:1572:1572) (1853:1853:1853))
        (PORT d[2] (1380:1380:1380) (1639:1639:1639))
        (PORT d[3] (1346:1346:1346) (1559:1559:1559))
        (PORT d[4] (3038:3038:3038) (3538:3538:3538))
        (PORT d[5] (972:972:972) (1126:1126:1126))
        (PORT d[6] (1356:1356:1356) (1583:1583:1583))
        (PORT d[7] (1021:1021:1021) (1193:1193:1193))
        (PORT d[8] (821:821:821) (953:953:953))
        (PORT d[9] (1147:1147:1147) (1329:1329:1329))
        (PORT d[10] (849:849:849) (1000:1000:1000))
        (PORT d[11] (828:828:828) (960:960:960))
        (PORT d[12] (933:933:933) (1085:1085:1085))
        (PORT clk (1315:1315:1315) (1342:1342:1342))
        (PORT ena (1752:1752:1752) (1972:1972:1972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1342:1342:1342))
        (PORT d[0] (1752:1752:1752) (1972:1972:1972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a333\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (927:927:927) (1083:1083:1083))
        (PORT clk (1358:1358:1358) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (745:745:745) (868:868:868))
        (PORT d[1] (588:588:588) (692:692:692))
        (PORT d[2] (601:601:601) (710:710:710))
        (PORT d[3] (748:748:748) (873:873:873))
        (PORT d[4] (776:776:776) (915:915:915))
        (PORT d[5] (578:578:578) (683:683:683))
        (PORT d[6] (595:595:595) (701:701:701))
        (PORT d[7] (738:738:738) (866:866:866))
        (PORT d[8] (875:875:875) (1025:1025:1025))
        (PORT d[9] (940:940:940) (1098:1098:1098))
        (PORT d[10] (724:724:724) (848:848:848))
        (PORT d[11] (700:700:700) (820:820:820))
        (PORT d[12] (715:715:715) (838:838:838))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (850:850:850) (921:921:921))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (PORT d[0] (1150:1150:1150) (1227:1227:1227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (761:761:761) (880:880:880))
        (PORT d[1] (1813:1813:1813) (2143:2143:2143))
        (PORT d[2] (1228:1228:1228) (1466:1466:1466))
        (PORT d[3] (1112:1112:1112) (1280:1280:1280))
        (PORT d[4] (753:753:753) (878:878:878))
        (PORT d[5] (2098:2098:2098) (2455:2455:2455))
        (PORT d[6] (1439:1439:1439) (1683:1683:1683))
        (PORT d[7] (982:982:982) (1128:1128:1128))
        (PORT d[8] (801:801:801) (929:929:929))
        (PORT d[9] (1124:1124:1124) (1283:1283:1283))
        (PORT d[10] (773:773:773) (904:904:904))
        (PORT d[11] (1451:1451:1451) (1690:1690:1690))
        (PORT d[12] (762:762:762) (895:895:895))
        (PORT clk (1315:1315:1315) (1342:1342:1342))
        (PORT ena (933:933:933) (987:987:987))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1342:1342:1342))
        (PORT d[0] (933:933:933) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a307\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (943:943:943) (1112:1112:1112))
        (PORT clk (1362:1362:1362) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1166:1166:1166) (1345:1345:1345))
        (PORT d[1] (1466:1466:1466) (1695:1695:1695))
        (PORT d[2] (1477:1477:1477) (1733:1733:1733))
        (PORT d[3] (1250:1250:1250) (1482:1482:1482))
        (PORT d[4] (1349:1349:1349) (1602:1602:1602))
        (PORT d[5] (2869:2869:2869) (3334:3334:3334))
        (PORT d[6] (1412:1412:1412) (1630:1630:1630))
        (PORT d[7] (2107:2107:2107) (2447:2447:2447))
        (PORT d[8] (1855:1855:1855) (2182:2182:2182))
        (PORT d[9] (1153:1153:1153) (1346:1346:1346))
        (PORT d[10] (1329:1329:1329) (1552:1552:1552))
        (PORT d[11] (1285:1285:1285) (1479:1479:1479))
        (PORT d[12] (1775:1775:1775) (2090:2090:2090))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1263:1263:1263) (1429:1429:1429))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (PORT d[0] (1547:1547:1547) (1722:1722:1722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1134:1134:1134) (1301:1301:1301))
        (PORT d[1] (1583:1583:1583) (1867:1867:1867))
        (PORT d[2] (1395:1395:1395) (1650:1650:1650))
        (PORT d[3] (1514:1514:1514) (1745:1745:1745))
        (PORT d[4] (3033:3033:3033) (3526:3526:3526))
        (PORT d[5] (803:803:803) (935:935:935))
        (PORT d[6] (1367:1367:1367) (1595:1595:1595))
        (PORT d[7] (832:832:832) (971:971:971))
        (PORT d[8] (961:961:961) (1104:1104:1104))
        (PORT d[9] (1139:1139:1139) (1320:1320:1320))
        (PORT d[10] (826:826:826) (967:967:967))
        (PORT d[11] (827:827:827) (959:959:959))
        (PORT d[12] (945:945:945) (1104:1104:1104))
        (PORT clk (1319:1319:1319) (1347:1347:1347))
        (PORT ena (1918:1918:1918) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1347:1347:1347))
        (PORT d[0] (1918:1918:1918) (2171:2171:2171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a281\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (920:920:920) (1073:1073:1073))
        (PORT clk (1345:1345:1345) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (579:579:579) (680:680:680))
        (PORT d[1] (595:595:595) (694:694:694))
        (PORT d[2] (578:578:578) (677:677:677))
        (PORT d[3] (752:752:752) (882:882:882))
        (PORT d[4] (600:600:600) (709:709:709))
        (PORT d[5] (855:855:855) (998:998:998))
        (PORT d[6] (592:592:592) (697:697:697))
        (PORT d[7] (878:878:878) (1024:1024:1024))
        (PORT d[8] (880:880:880) (1028:1028:1028))
        (PORT d[9] (757:757:757) (890:890:890))
        (PORT d[10] (704:704:704) (827:827:827))
        (PORT d[11] (578:578:578) (680:680:680))
        (PORT d[12] (710:710:710) (835:835:835))
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (838:838:838) (904:904:904))
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (PORT d[0] (1122:1122:1122) (1197:1197:1197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (903:903:903) (1042:1042:1042))
        (PORT d[1] (1598:1598:1598) (1887:1887:1887))
        (PORT d[2] (1396:1396:1396) (1660:1660:1660))
        (PORT d[3] (1264:1264:1264) (1453:1453:1453))
        (PORT d[4] (924:924:924) (1069:1069:1069))
        (PORT d[5] (2435:2435:2435) (2850:2850:2850))
        (PORT d[6] (1389:1389:1389) (1628:1628:1628))
        (PORT d[7] (991:991:991) (1138:1138:1138))
        (PORT d[8] (832:832:832) (972:972:972))
        (PORT d[9] (1132:1132:1132) (1293:1293:1293))
        (PORT d[10] (761:761:761) (886:886:886))
        (PORT d[11] (1485:1485:1485) (1734:1734:1734))
        (PORT d[12] (931:931:931) (1087:1087:1087))
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (PORT ena (913:913:913) (966:966:966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (PORT d[0] (913:913:913) (966:966:966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a255\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1106:1106:1106) (1291:1291:1291))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1149:1149:1149) (1325:1325:1325))
        (PORT d[1] (1301:1301:1301) (1509:1509:1509))
        (PORT d[2] (1665:1665:1665) (1954:1954:1954))
        (PORT d[3] (1423:1423:1423) (1679:1679:1679))
        (PORT d[4] (1307:1307:1307) (1534:1534:1534))
        (PORT d[5] (2870:2870:2870) (3338:3338:3338))
        (PORT d[6] (1244:1244:1244) (1435:1435:1435))
        (PORT d[7] (2090:2090:2090) (2431:2431:2431))
        (PORT d[8] (1859:1859:1859) (2192:2192:2192))
        (PORT d[9] (1132:1132:1132) (1318:1318:1318))
        (PORT d[10] (1151:1151:1151) (1348:1348:1348))
        (PORT d[11] (1123:1123:1123) (1296:1296:1296))
        (PORT d[12] (1593:1593:1593) (1880:1880:1880))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1343:1343:1343) (1464:1464:1464))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (PORT d[0] (1627:1627:1627) (1757:1757:1757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1177:1177:1177) (1356:1356:1356))
        (PORT d[1] (1587:1587:1587) (1875:1875:1875))
        (PORT d[2] (1222:1222:1222) (1470:1470:1470))
        (PORT d[3] (1345:1345:1345) (1558:1558:1558))
        (PORT d[4] (3039:3039:3039) (3537:3537:3537))
        (PORT d[5] (979:979:979) (1134:1134:1134))
        (PORT d[6] (1352:1352:1352) (1579:1579:1579))
        (PORT d[7] (1043:1043:1043) (1223:1223:1223))
        (PORT d[8] (992:992:992) (1142:1142:1142))
        (PORT d[9] (1138:1138:1138) (1317:1317:1317))
        (PORT d[10] (1030:1030:1030) (1207:1207:1207))
        (PORT d[11] (1568:1568:1568) (1836:1836:1836))
        (PORT d[12] (1100:1100:1100) (1278:1278:1278))
        (PORT clk (1309:1309:1309) (1336:1336:1336))
        (PORT ena (1735:1735:1735) (1957:1957:1957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1336:1336:1336))
        (PORT d[0] (1735:1735:1735) (1957:1957:1957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a229\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1165:1165:1165) (1371:1371:1371))
        (PORT clk (1339:1339:1339) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1201:1201:1201) (1400:1400:1400))
        (PORT d[1] (1313:1313:1313) (1554:1554:1554))
        (PORT d[2] (1817:1817:1817) (2126:2126:2126))
        (PORT d[3] (1474:1474:1474) (1705:1705:1705))
        (PORT d[4] (1350:1350:1350) (1600:1600:1600))
        (PORT d[5] (3218:3218:3218) (3733:3733:3733))
        (PORT d[6] (1285:1285:1285) (1479:1479:1479))
        (PORT d[7] (1716:1716:1716) (1992:1992:1992))
        (PORT d[8] (1512:1512:1512) (1784:1784:1784))
        (PORT d[9] (1064:1064:1064) (1238:1238:1238))
        (PORT d[10] (1324:1324:1324) (1553:1553:1553))
        (PORT d[11] (978:978:978) (1127:1127:1127))
        (PORT d[12] (1759:1759:1759) (2070:2070:2070))
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1241:1241:1241) (1352:1352:1352))
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (PORT d[0] (1525:1525:1525) (1645:1645:1645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1634:1634:1634) (1869:1869:1869))
        (PORT d[1] (1597:1597:1597) (1882:1882:1882))
        (PORT d[2] (1942:1942:1942) (2284:2284:2284))
        (PORT d[3] (1502:1502:1502) (1730:1730:1730))
        (PORT d[4] (2809:2809:2809) (3270:3270:3270))
        (PORT d[5] (1376:1376:1376) (1595:1595:1595))
        (PORT d[6] (1725:1725:1725) (1994:1994:1994))
        (PORT d[7] (1607:1607:1607) (1845:1845:1845))
        (PORT d[8] (1343:1343:1343) (1541:1541:1541))
        (PORT d[9] (1525:1525:1525) (1764:1764:1764))
        (PORT d[10] (1342:1342:1342) (1546:1546:1546))
        (PORT d[11] (1935:1935:1935) (2249:2249:2249))
        (PORT d[12] (1526:1526:1526) (1781:1781:1781))
        (PORT clk (1296:1296:1296) (1324:1324:1324))
        (PORT ena (1899:1899:1899) (2143:2143:2143))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1324:1324:1324))
        (PORT d[0] (1899:1899:1899) (2143:2143:2143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a411\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (747:747:747) (876:876:876))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (606:606:606) (709:709:709))
        (PORT d[1] (897:897:897) (1047:1047:1047))
        (PORT d[2] (594:594:594) (698:698:698))
        (PORT d[3] (905:905:905) (1055:1055:1055))
        (PORT d[4] (792:792:792) (922:922:922))
        (PORT d[5] (815:815:815) (947:947:947))
        (PORT d[6] (739:739:739) (863:863:863))
        (PORT d[7] (1060:1060:1060) (1232:1232:1232))
        (PORT d[8] (1092:1092:1092) (1280:1280:1280))
        (PORT d[9] (546:546:546) (652:652:652))
        (PORT d[10] (704:704:704) (823:823:823))
        (PORT d[11] (1017:1017:1017) (1175:1175:1175))
        (PORT d[12] (600:600:600) (717:717:717))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (656:656:656) (698:698:698))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (PORT d[0] (934:934:934) (976:976:976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1108:1108:1108) (1280:1280:1280))
        (PORT d[1] (1638:1638:1638) (1931:1931:1931))
        (PORT d[2] (1562:1562:1562) (1843:1843:1843))
        (PORT d[3] (1439:1439:1439) (1653:1653:1653))
        (PORT d[4] (1118:1118:1118) (1293:1293:1293))
        (PORT d[5] (2329:2329:2329) (2732:2732:2732))
        (PORT d[6] (1454:1454:1454) (1701:1701:1701))
        (PORT d[7] (1178:1178:1178) (1351:1351:1351))
        (PORT d[8] (1017:1017:1017) (1183:1183:1183))
        (PORT d[9] (2824:2824:2824) (3243:3243:3243))
        (PORT d[10] (941:941:941) (1091:1091:1091))
        (PORT d[11] (1669:1669:1669) (1946:1946:1946))
        (PORT d[12] (1115:1115:1115) (1292:1292:1292))
        (PORT clk (1288:1288:1288) (1315:1315:1315))
        (PORT ena (1069:1069:1069) (1146:1146:1146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1315:1315:1315))
        (PORT d[0] (1069:1069:1069) (1146:1146:1146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a359\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1179:1179:1179) (1383:1383:1383))
        (PORT clk (1381:1381:1381) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3668:3668:3668) (4205:4205:4205))
        (PORT d[1] (3047:3047:3047) (3587:3587:3587))
        (PORT d[2] (2124:2124:2124) (2504:2504:2504))
        (PORT d[3] (2440:2440:2440) (2887:2887:2887))
        (PORT d[4] (2150:2150:2150) (2510:2510:2510))
        (PORT d[5] (3548:3548:3548) (4140:4140:4140))
        (PORT d[6] (1604:1604:1604) (1867:1867:1867))
        (PORT d[7] (2442:2442:2442) (2863:2863:2863))
        (PORT d[8] (2287:2287:2287) (2691:2691:2691))
        (PORT d[9] (1862:1862:1862) (2203:2203:2203))
        (PORT d[10] (1467:1467:1467) (1717:1717:1717))
        (PORT d[11] (1470:1470:1470) (1740:1740:1740))
        (PORT d[12] (2081:2081:2081) (2467:2467:2467))
        (PORT clk (1379:1379:1379) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1951:1951:1951) (2196:2196:2196))
        (PORT clk (1379:1379:1379) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1407:1407:1407))
        (PORT d[0] (2235:2235:2235) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1408:1408:1408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1408:1408:1408))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3373:3373:3373) (3947:3947:3947))
        (PORT d[1] (2462:2462:2462) (2910:2910:2910))
        (PORT d[2] (1149:1149:1149) (1335:1335:1335))
        (PORT d[3] (2679:2679:2679) (3109:3109:3109))
        (PORT d[4] (2929:2929:2929) (3399:3399:3399))
        (PORT d[5] (2295:2295:2295) (2686:2686:2686))
        (PORT d[6] (2254:2254:2254) (2649:2649:2649))
        (PORT d[7] (1917:1917:1917) (2240:2240:2240))
        (PORT d[8] (2256:2256:2256) (2593:2593:2593))
        (PORT d[9] (3062:3062:3062) (3515:3515:3515))
        (PORT d[10] (2818:2818:2818) (3248:3248:3248))
        (PORT d[11] (2309:2309:2309) (2709:2709:2709))
        (PORT d[12] (2840:2840:2840) (3339:3339:3339))
        (PORT clk (1338:1338:1338) (1366:1366:1366))
        (PORT ena (2332:2332:2332) (2656:2656:2656))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1366:1366:1366))
        (PORT d[0] (2332:2332:2332) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a150\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1118:1118:1118) (1305:1305:1305))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3389:3389:3389) (3888:3888:3888))
        (PORT d[1] (2579:2579:2579) (3026:3026:3026))
        (PORT d[2] (1954:1954:1954) (2305:2305:2305))
        (PORT d[3] (2092:2092:2092) (2450:2450:2450))
        (PORT d[4] (1671:1671:1671) (1952:1952:1952))
        (PORT d[5] (3084:3084:3084) (3609:3609:3609))
        (PORT d[6] (1608:1608:1608) (1867:1867:1867))
        (PORT d[7] (2207:2207:2207) (2579:2579:2579))
        (PORT d[8] (2026:2026:2026) (2405:2405:2405))
        (PORT d[9] (1440:1440:1440) (1705:1705:1705))
        (PORT d[10] (1465:1465:1465) (1725:1725:1725))
        (PORT d[11] (1664:1664:1664) (1988:1988:1988))
        (PORT d[12] (2152:2152:2152) (2557:2557:2557))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1601:1601:1601) (1795:1795:1795))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT d[0] (1896:1896:1896) (2104:2104:2104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1470:1470:1470) (1692:1692:1692))
        (PORT d[1] (2204:2204:2204) (2598:2598:2598))
        (PORT d[2] (1320:1320:1320) (1543:1543:1543))
        (PORT d[3] (2261:2261:2261) (2610:2610:2610))
        (PORT d[4] (2511:2511:2511) (2914:2914:2914))
        (PORT d[5] (2688:2688:2688) (3100:3100:3100))
        (PORT d[6] (1813:1813:1813) (2120:2120:2120))
        (PORT d[7] (1269:1269:1269) (1510:1510:1510))
        (PORT d[8] (2106:2106:2106) (2438:2438:2438))
        (PORT d[9] (1822:1822:1822) (2063:2063:2063))
        (PORT d[10] (2706:2706:2706) (3116:3116:3116))
        (PORT d[11] (2158:2158:2158) (2520:2520:2520))
        (PORT d[12] (2419:2419:2419) (2829:2829:2829))
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (PORT ena (2005:2005:2005) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (PORT d[0] (2005:2005:2005) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a176\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1202:1202:1202) (1418:1418:1418))
        (PORT clk (1386:1386:1386) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3716:3716:3716) (4263:4263:4263))
        (PORT d[1] (2868:2868:2868) (3381:3381:3381))
        (PORT d[2] (2260:2260:2260) (2646:2646:2646))
        (PORT d[3] (2431:2431:2431) (2869:2869:2869))
        (PORT d[4] (2133:2133:2133) (2482:2482:2482))
        (PORT d[5] (3701:3701:3701) (4320:4320:4320))
        (PORT d[6] (1975:1975:1975) (2292:2292:2292))
        (PORT d[7] (2238:2238:2238) (2621:2621:2621))
        (PORT d[8] (3781:3781:3781) (4374:4374:4374))
        (PORT d[9] (1673:1673:1673) (1982:1982:1982))
        (PORT d[10] (1658:1658:1658) (1933:1933:1933))
        (PORT d[11] (1894:1894:1894) (2255:2255:2255))
        (PORT d[12] (2270:2270:2270) (2694:2694:2694))
        (PORT clk (1384:1384:1384) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1660:1660:1660) (1853:1853:1853))
        (PORT clk (1384:1384:1384) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (PORT d[0] (1802:1802:1802) (1987:1987:1987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3343:3343:3343) (3905:3905:3905))
        (PORT d[1] (2268:2268:2268) (2677:2677:2677))
        (PORT d[2] (1206:1206:1206) (1407:1407:1407))
        (PORT d[3] (2883:2883:2883) (3341:3341:3341))
        (PORT d[4] (2602:2602:2602) (3025:3025:3025))
        (PORT d[5] (2382:2382:2382) (2771:2771:2771))
        (PORT d[6] (2264:2264:2264) (2673:2673:2673))
        (PORT d[7] (1944:1944:1944) (2278:2278:2278))
        (PORT d[8] (2342:2342:2342) (2709:2709:2709))
        (PORT d[9] (2861:2861:2861) (3289:3289:3289))
        (PORT d[10] (2633:2633:2633) (3038:3038:3038))
        (PORT d[11] (2269:2269:2269) (2660:2660:2660))
        (PORT d[12] (3049:3049:3049) (3583:3583:3583))
        (PORT clk (1343:1343:1343) (1371:1371:1371))
        (PORT ena (2679:2679:2679) (3053:3053:3053))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1371:1371:1371))
        (PORT d[0] (2679:2679:2679) (3053:3053:3053))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a124\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1369:1369:1369) (1607:1607:1607))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3893:3893:3893) (4471:4471:4471))
        (PORT d[1] (2842:2842:2842) (3340:3340:3340))
        (PORT d[2] (2423:2423:2423) (2838:2838:2838))
        (PORT d[3] (2437:2437:2437) (2884:2884:2884))
        (PORT d[4] (1889:1889:1889) (2207:2207:2207))
        (PORT d[5] (3896:3896:3896) (4544:4544:4544))
        (PORT d[6] (1987:1987:1987) (2307:2307:2307))
        (PORT d[7] (2388:2388:2388) (2789:2789:2789))
        (PORT d[8] (3781:3781:3781) (4366:4366:4366))
        (PORT d[9] (1648:1648:1648) (1948:1948:1948))
        (PORT d[10] (1823:1823:1823) (2122:2122:2122))
        (PORT d[11] (1884:1884:1884) (2243:2243:2243))
        (PORT d[12] (2217:2217:2217) (2618:2618:2618))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2064:2064:2064) (2277:2277:2277))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (PORT d[0] (2348:2348:2348) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1660:1660:1660) (1898:1898:1898))
        (PORT d[1] (2606:2606:2606) (3060:3060:3060))
        (PORT d[2] (1354:1354:1354) (1586:1586:1586))
        (PORT d[3] (2791:2791:2791) (3225:3225:3225))
        (PORT d[4] (2721:2721:2721) (3156:3156:3156))
        (PORT d[5] (2555:2555:2555) (2968:2968:2968))
        (PORT d[6] (2285:2285:2285) (2685:2685:2685))
        (PORT d[7] (2129:2129:2129) (2487:2487:2487))
        (PORT d[8] (2306:2306:2306) (2660:2660:2660))
        (PORT d[9] (2863:2863:2863) (3285:3285:3285))
        (PORT d[10] (2775:2775:2775) (3198:3198:3198))
        (PORT d[11] (2113:2113:2113) (2478:2478:2478))
        (PORT d[12] (3049:3049:3049) (3577:3577:3577))
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (PORT ena (2702:2702:2702) (3082:3082:3082))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (PORT d[0] (2702:2702:2702) (3082:3082:3082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a202\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (964:964:964) (1134:1134:1134))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3368:3368:3368) (3865:3865:3865))
        (PORT d[1] (1676:1676:1676) (1919:1919:1919))
        (PORT d[2] (1903:1903:1903) (2247:2247:2247))
        (PORT d[3] (2476:2476:2476) (2898:2898:2898))
        (PORT d[4] (1418:1418:1418) (1609:1609:1609))
        (PORT d[5] (1460:1460:1460) (1667:1667:1667))
        (PORT d[6] (1749:1749:1749) (2013:2013:2013))
        (PORT d[7] (2323:2323:2323) (2698:2698:2698))
        (PORT d[8] (1987:1987:1987) (2345:2345:2345))
        (PORT d[9] (1421:1421:1421) (1618:1618:1618))
        (PORT d[10] (1444:1444:1444) (1699:1699:1699))
        (PORT d[11] (1649:1649:1649) (1964:1964:1964))
        (PORT d[12] (2151:2151:2151) (2561:2561:2561))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1361:1361:1361) (1477:1477:1477))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (PORT d[0] (1645:1645:1645) (1770:1770:1770))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1267:1267:1267) (1440:1440:1440))
        (PORT d[1] (2469:2469:2469) (2922:2922:2922))
        (PORT d[2] (943:943:943) (1108:1108:1108))
        (PORT d[3] (1093:1093:1093) (1239:1239:1239))
        (PORT d[4] (1086:1086:1086) (1228:1228:1228))
        (PORT d[5] (2320:2320:2320) (2678:2678:2678))
        (PORT d[6] (1598:1598:1598) (1864:1864:1864))
        (PORT d[7] (1261:1261:1261) (1501:1501:1501))
        (PORT d[8] (1241:1241:1241) (1405:1405:1405))
        (PORT d[9] (1439:1439:1439) (1623:1623:1623))
        (PORT d[10] (2625:2625:2625) (3034:3034:3034))
        (PORT d[11] (2060:2060:2060) (2420:2420:2420))
        (PORT d[12] (2414:2414:2414) (2823:2823:2823))
        (PORT clk (1330:1330:1330) (1359:1359:1359))
        (PORT ena (1990:1990:1990) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1359:1359:1359))
        (PORT d[0] (1990:1990:1990) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1169:1169:1169) (1372:1372:1372))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3712:3712:3712) (4260:4260:4260))
        (PORT d[1] (3230:3230:3230) (3799:3799:3799))
        (PORT d[2] (2256:2256:2256) (2647:2647:2647))
        (PORT d[3] (2428:2428:2428) (2870:2870:2870))
        (PORT d[4] (2326:2326:2326) (2709:2709:2709))
        (PORT d[5] (3549:3549:3549) (4141:4141:4141))
        (PORT d[6] (1768:1768:1768) (2055:2055:2055))
        (PORT d[7] (2428:2428:2428) (2842:2842:2842))
        (PORT d[8] (3818:3818:3818) (4411:4411:4411))
        (PORT d[9] (1874:1874:1874) (2222:2222:2222))
        (PORT d[10] (1641:1641:1641) (1915:1915:1915))
        (PORT d[11] (1471:1471:1471) (1741:1741:1741))
        (PORT d[12] (2272:2272:2272) (2689:2689:2689))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2005:2005:2005) (2267:2267:2267))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (PORT d[0] (2278:2278:2278) (2547:2547:2547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3366:3366:3366) (3940:3940:3940))
        (PORT d[1] (2595:2595:2595) (3064:3064:3064))
        (PORT d[2] (1187:1187:1187) (1387:1387:1387))
        (PORT d[3] (2683:2683:2683) (3113:3113:3113))
        (PORT d[4] (2903:2903:2903) (3368:3368:3368))
        (PORT d[5] (2267:2267:2267) (2648:2648:2648))
        (PORT d[6] (2270:2270:2270) (2680:2680:2680))
        (PORT d[7] (1749:1749:1749) (2051:2051:2051))
        (PORT d[8] (2305:2305:2305) (2667:2667:2667))
        (PORT d[9] (3187:3187:3187) (3655:3655:3655))
        (PORT d[10] (2668:2668:2668) (3082:3082:3082))
        (PORT d[11] (2334:2334:2334) (2741:2741:2741))
        (PORT d[12] (2797:2797:2797) (3285:3285:3285))
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (PORT ena (2481:2481:2481) (2827:2827:2827))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (PORT d[0] (2481:2481:2481) (2827:2827:2827))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a72\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (969:969:969) (1139:1139:1139))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3358:3358:3358) (3850:3850:3850))
        (PORT d[1] (1659:1659:1659) (1897:1897:1897))
        (PORT d[2] (1898:1898:1898) (2241:2241:2241))
        (PORT d[3] (2295:2295:2295) (2692:2692:2692))
        (PORT d[4] (1444:1444:1444) (1643:1643:1643))
        (PORT d[5] (1453:1453:1453) (1658:1658:1658))
        (PORT d[6] (1532:1532:1532) (1775:1775:1775))
        (PORT d[7] (2155:2155:2155) (2503:2503:2503))
        (PORT d[8] (1972:1972:1972) (2328:2328:2328))
        (PORT d[9] (1409:1409:1409) (1605:1605:1605))
        (PORT d[10] (1455:1455:1455) (1713:1713:1713))
        (PORT d[11] (1650:1650:1650) (1969:1969:1969))
        (PORT d[12] (2114:2114:2114) (2513:2513:2513))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1489:1489:1489) (1605:1605:1605))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (PORT d[0] (1773:1773:1773) (1898:1898:1898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1445:1445:1445) (1643:1643:1643))
        (PORT d[1] (2472:2472:2472) (2928:2928:2928))
        (PORT d[2] (926:926:926) (1086:1086:1086))
        (PORT d[3] (1063:1063:1063) (1201:1201:1201))
        (PORT d[4] (1046:1046:1046) (1184:1184:1184))
        (PORT d[5] (2312:2312:2312) (2669:2669:2669))
        (PORT d[6] (1594:1594:1594) (1857:1857:1857))
        (PORT d[7] (1433:1433:1433) (1704:1704:1704))
        (PORT d[8] (1241:1241:1241) (1408:1408:1408))
        (PORT d[9] (1450:1450:1450) (1640:1640:1640))
        (PORT d[10] (2625:2625:2625) (3029:3029:3029))
        (PORT d[11] (2255:2255:2255) (2636:2636:2636))
        (PORT d[12] (2572:2572:2572) (3005:3005:3005))
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (PORT ena (2131:2131:2131) (2416:2416:2416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (PORT d[0] (2131:2131:2131) (2416:2416:2416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (978:978:978) (1154:1154:1154))
        (PORT clk (1369:1369:1369) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3389:3389:3389) (3890:3890:3890))
        (PORT d[1] (2074:2074:2074) (2387:2387:2387))
        (PORT d[2] (1952:1952:1952) (2296:2296:2296))
        (PORT d[3] (2121:2121:2121) (2491:2491:2491))
        (PORT d[4] (1816:1816:1816) (2109:2109:2109))
        (PORT d[5] (3071:3071:3071) (3583:3583:3583))
        (PORT d[6] (1914:1914:1914) (2212:2212:2212))
        (PORT d[7] (2027:2027:2027) (2375:2375:2375))
        (PORT d[8] (2197:2197:2197) (2588:2588:2588))
        (PORT d[9] (1447:1447:1447) (1712:1712:1712))
        (PORT d[10] (1436:1436:1436) (1687:1687:1687))
        (PORT d[11] (1847:1847:1847) (2188:2188:2188))
        (PORT d[12] (2330:2330:2330) (2763:2763:2763))
        (PORT clk (1367:1367:1367) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1870:1870:1870) (2058:2058:2058))
        (PORT clk (1367:1367:1367) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
        (PORT d[0] (2154:2154:2154) (2351:2351:2351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1652:1652:1652) (1900:1900:1900))
        (PORT d[1] (2221:2221:2221) (2627:2627:2627))
        (PORT d[2] (1304:1304:1304) (1523:1523:1523))
        (PORT d[3] (1463:1463:1463) (1674:1674:1674))
        (PORT d[4] (1438:1438:1438) (1644:1644:1644))
        (PORT d[5] (2010:2010:2010) (2341:2341:2341))
        (PORT d[6] (1985:1985:1985) (2314:2314:2314))
        (PORT d[7] (1448:1448:1448) (1716:1716:1716))
        (PORT d[8] (1619:1619:1619) (1840:1840:1840))
        (PORT d[9] (1808:1808:1808) (2042:2042:2042))
        (PORT d[10] (2712:2712:2712) (3123:3123:3123))
        (PORT d[11] (1858:1858:1858) (2185:2185:2185))
        (PORT d[12] (2246:2246:2246) (2631:2631:2631))
        (PORT clk (1326:1326:1326) (1356:1356:1356))
        (PORT ena (1998:1998:1998) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1356:1356:1356))
        (PORT d[0] (1998:1998:1998) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a98\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1191:1191:1191) (1400:1400:1400))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3675:3675:3675) (4218:4218:4218))
        (PORT d[1] (3183:3183:3183) (3733:3733:3733))
        (PORT d[2] (2272:2272:2272) (2674:2674:2674))
        (PORT d[3] (2609:2609:2609) (3080:3080:3080))
        (PORT d[4] (2452:2452:2452) (2850:2850:2850))
        (PORT d[5] (3537:3537:3537) (4124:4124:4124))
        (PORT d[6] (1603:1603:1603) (1866:1866:1866))
        (PORT d[7] (2590:2590:2590) (3029:3029:3029))
        (PORT d[8] (2288:2288:2288) (2695:2695:2695))
        (PORT d[9] (2016:2016:2016) (2376:2376:2376))
        (PORT d[10] (1454:1454:1454) (1701:1701:1701))
        (PORT d[11] (1466:1466:1466) (1738:1738:1738))
        (PORT d[12] (2110:2110:2110) (2505:2505:2505))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2346:2346:2346) (2607:2607:2607))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (PORT d[0] (2630:2630:2630) (2900:2900:2900))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3384:3384:3384) (3962:3962:3962))
        (PORT d[1] (2620:2620:2620) (3090:3090:3090))
        (PORT d[2] (1131:1131:1131) (1315:1315:1315))
        (PORT d[3] (2616:2616:2616) (3031:3031:3031))
        (PORT d[4] (3091:3091:3091) (3582:3582:3582))
        (PORT d[5] (2291:2291:2291) (2676:2676:2676))
        (PORT d[6] (2269:2269:2269) (2668:2668:2668))
        (PORT d[7] (1944:1944:1944) (2275:2275:2275))
        (PORT d[8] (2324:2324:2324) (2690:2690:2690))
        (PORT d[9] (3057:3057:3057) (3509:3509:3509))
        (PORT d[10] (2831:2831:2831) (3263:3263:3263))
        (PORT d[11] (2296:2296:2296) (2686:2686:2686))
        (PORT d[12] (2853:2853:2853) (3354:3354:3354))
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (PORT ena (2315:2315:2315) (2634:2634:2634))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (PORT d[0] (2315:2315:2315) (2634:2634:2634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a306\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (973:973:973) (1147:1147:1147))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3367:3367:3367) (3862:3862:3862))
        (PORT d[1] (2037:2037:2037) (2338:2338:2338))
        (PORT d[2] (1913:1913:1913) (2256:2256:2256))
        (PORT d[3] (2283:2283:2283) (2681:2681:2681))
        (PORT d[4] (1659:1659:1659) (1894:1894:1894))
        (PORT d[5] (1657:1657:1657) (1896:1896:1896))
        (PORT d[6] (1906:1906:1906) (2204:2204:2204))
        (PORT d[7] (2214:2214:2214) (2589:2589:2589))
        (PORT d[8] (2177:2177:2177) (2562:2562:2562))
        (PORT d[9] (1450:1450:1450) (1716:1716:1716))
        (PORT d[10] (1480:1480:1480) (1741:1741:1741))
        (PORT d[11] (1843:1843:1843) (2184:2184:2184))
        (PORT d[12] (2176:2176:2176) (2589:2589:2589))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1315:1315:1315) (1486:1486:1486))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT d[0] (1599:1599:1599) (1779:1779:1779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1673:1673:1673) (1924:1924:1924))
        (PORT d[1] (2397:2397:2397) (2824:2824:2824))
        (PORT d[2] (1119:1119:1119) (1308:1308:1308))
        (PORT d[3] (1310:1310:1310) (1503:1503:1503))
        (PORT d[4] (1427:1427:1427) (1632:1632:1632))
        (PORT d[5] (2501:2501:2501) (2886:2886:2886))
        (PORT d[6] (1647:1647:1647) (1936:1936:1936))
        (PORT d[7] (1642:1642:1642) (1942:1942:1942))
        (PORT d[8] (1623:1623:1623) (1850:1850:1850))
        (PORT d[9] (1797:1797:1797) (2029:2029:2029))
        (PORT d[10] (2715:2715:2715) (3126:3126:3126))
        (PORT d[11] (2207:2207:2207) (2584:2584:2584))
        (PORT d[12] (2410:2410:2410) (2814:2814:2814))
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (PORT ena (2129:2129:2129) (2420:2420:2420))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (PORT d[0] (2129:2129:2129) (2420:2420:2420))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a280\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (952:952:952) (1120:1120:1120))
        (PORT clk (1383:1383:1383) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3345:3345:3345) (3839:3839:3839))
        (PORT d[1] (1853:1853:1853) (2126:2126:2126))
        (PORT d[2] (1931:1931:1931) (2274:2274:2274))
        (PORT d[3] (2132:2132:2132) (2510:2510:2510))
        (PORT d[4] (1473:1473:1473) (1681:1681:1681))
        (PORT d[5] (1474:1474:1474) (1687:1687:1687))
        (PORT d[6] (1539:1539:1539) (1783:1783:1783))
        (PORT d[7] (2310:2310:2310) (2680:2680:2680))
        (PORT d[8] (1849:1849:1849) (2196:2196:2196))
        (PORT d[9] (1623:1623:1623) (1925:1925:1925))
        (PORT d[10] (1585:1585:1585) (1861:1861:1861))
        (PORT d[11] (1657:1657:1657) (1972:1972:1972))
        (PORT d[12] (2145:2145:2145) (2550:2550:2550))
        (PORT clk (1381:1381:1381) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1990:1990:1990) (2184:2184:2184))
        (PORT clk (1381:1381:1381) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1409:1409:1409))
        (PORT d[0] (2128:2128:2128) (2316:2316:2316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1251:1251:1251) (1425:1425:1425))
        (PORT d[1] (2491:2491:2491) (2952:2952:2952))
        (PORT d[2] (933:933:933) (1093:1093:1093))
        (PORT d[3] (1072:1072:1072) (1209:1209:1209))
        (PORT d[4] (1060:1060:1060) (1191:1191:1191))
        (PORT d[5] (2476:2476:2476) (2860:2860:2860))
        (PORT d[6] (1600:1600:1600) (1863:1863:1863))
        (PORT d[7] (1415:1415:1415) (1679:1679:1679))
        (PORT d[8] (1402:1402:1402) (1589:1589:1589))
        (PORT d[9] (1609:1609:1609) (1816:1816:1816))
        (PORT d[10] (2436:2436:2436) (2813:2813:2813))
        (PORT d[11] (2373:2373:2373) (2765:2765:2765))
        (PORT d[12] (2418:2418:2418) (2828:2828:2828))
        (PORT clk (1340:1340:1340) (1368:1368:1368))
        (PORT ena (2005:2005:2005) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1368:1368:1368))
        (PORT d[0] (2005:2005:2005) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a254\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1153:1153:1153) (1345:1345:1345))
        (PORT clk (1392:1392:1392) (1418:1418:1418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3509:3509:3509) (4028:4028:4028))
        (PORT d[1] (3232:3232:3232) (3798:3798:3798))
        (PORT d[2] (2122:2122:2122) (2500:2500:2500))
        (PORT d[3] (2420:2420:2420) (2861:2861:2861))
        (PORT d[4] (2267:2267:2267) (2639:2639:2639))
        (PORT d[5] (3731:3731:3731) (4349:4349:4349))
        (PORT d[6] (1768:1768:1768) (2050:2050:2050))
        (PORT d[7] (2443:2443:2443) (2866:2866:2866))
        (PORT d[8] (3813:3813:3813) (4405:4405:4405))
        (PORT d[9] (1990:1990:1990) (2349:2349:2349))
        (PORT d[10] (1463:1463:1463) (1707:1707:1707))
        (PORT d[11] (1862:1862:1862) (2217:2217:2217))
        (PORT d[12] (2265:2265:2265) (2677:2677:2677))
        (PORT clk (1390:1390:1390) (1416:1416:1416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1875:1875:1875) (2083:2083:2083))
        (PORT clk (1390:1390:1390) (1416:1416:1416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1418:1418:1418))
        (PORT d[0] (2159:2159:2159) (2376:2376:2376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1419:1419:1419))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1419:1419:1419))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3365:3365:3365) (3941:3941:3941))
        (PORT d[1] (2617:2617:2617) (3091:3091:3091))
        (PORT d[2] (1149:1149:1149) (1336:1336:1336))
        (PORT d[3] (2713:2713:2713) (3151:3151:3151))
        (PORT d[4] (2752:2752:2752) (3202:3202:3202))
        (PORT d[5] (2228:2228:2228) (2602:2602:2602))
        (PORT d[6] (2268:2268:2268) (2668:2668:2668))
        (PORT d[7] (1920:1920:1920) (2244:2244:2244))
        (PORT d[8] (2299:2299:2299) (2667:2667:2667))
        (PORT d[9] (3198:3198:3198) (3661:3661:3661))
        (PORT d[10] (2668:2668:2668) (3081:3081:3081))
        (PORT d[11] (2341:2341:2341) (2748:2748:2748))
        (PORT d[12] (2826:2826:2826) (3319:3319:3319))
        (PORT clk (1349:1349:1349) (1377:1377:1377))
        (PORT ena (2494:2494:2494) (2843:2843:2843))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1377:1377:1377))
        (PORT d[0] (2494:2494:2494) (2843:2843:2843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a228\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1175:1175:1175) (1376:1376:1376))
        (PORT clk (1386:1386:1386) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3705:3705:3705) (4252:4252:4252))
        (PORT d[1] (3240:3240:3240) (3806:3806:3806))
        (PORT d[2] (2265:2265:2265) (2650:2650:2650))
        (PORT d[3] (2394:2394:2394) (2829:2829:2829))
        (PORT d[4] (2269:2269:2269) (2644:2644:2644))
        (PORT d[5] (3739:3739:3739) (4358:4358:4358))
        (PORT d[6] (1790:1790:1790) (2079:2079:2079))
        (PORT d[7] (2410:2410:2410) (2818:2818:2818))
        (PORT d[8] (2441:2441:2441) (2862:2862:2862))
        (PORT d[9] (1817:1817:1817) (2139:2139:2139))
        (PORT d[10] (1663:1663:1663) (1943:1943:1943))
        (PORT d[11] (1887:1887:1887) (2252:2252:2252))
        (PORT d[12] (2313:2313:2313) (2750:2750:2750))
        (PORT clk (1384:1384:1384) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2641:2641:2641) (2982:2982:2982))
        (PORT clk (1384:1384:1384) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (PORT d[0] (2925:2925:2925) (3275:3275:3275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3367:3367:3367) (3943:3943:3943))
        (PORT d[1] (2625:2625:2625) (3100:3100:3100))
        (PORT d[2] (1304:1304:1304) (1515:1515:1515))
        (PORT d[3] (2875:2875:2875) (3333:3333:3333))
        (PORT d[4] (2741:2741:2741) (3189:3189:3189))
        (PORT d[5] (2374:2374:2374) (2762:2762:2762))
        (PORT d[6] (2248:2248:2248) (2642:2642:2642))
        (PORT d[7] (1923:1923:1923) (2244:2244:2244))
        (PORT d[8] (2347:2347:2347) (2720:2720:2720))
        (PORT d[9] (3039:3039:3039) (3483:3483:3483))
        (PORT d[10] (2634:2634:2634) (3038:3038:3038))
        (PORT d[11] (2496:2496:2496) (2917:2917:2917))
        (PORT d[12] (2858:2858:2858) (3359:3359:3359))
        (PORT clk (1343:1343:1343) (1371:1371:1371))
        (PORT ena (2514:2514:2514) (2868:2868:2868))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1371:1371:1371))
        (PORT d[0] (2514:2514:2514) (2868:2868:2868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a410\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1103:1103:1103) (1282:1282:1282))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3386:3386:3386) (3885:3885:3885))
        (PORT d[1] (1657:1657:1657) (1897:1897:1897))
        (PORT d[2] (1890:1890:1890) (2229:2229:2229))
        (PORT d[3] (2283:2283:2283) (2669:2669:2669))
        (PORT d[4] (1443:1443:1443) (1644:1644:1644))
        (PORT d[5] (1453:1453:1453) (1663:1663:1663))
        (PORT d[6] (1521:1521:1521) (1763:1763:1763))
        (PORT d[7] (2317:2317:2317) (2691:2691:2691))
        (PORT d[8] (1813:1813:1813) (2150:2150:2150))
        (PORT d[9] (1250:1250:1250) (1425:1425:1425))
        (PORT d[10] (1608:1608:1608) (1886:1886:1886))
        (PORT d[11] (1476:1476:1476) (1766:1766:1766))
        (PORT d[12] (2107:2107:2107) (2511:2511:2511))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1595:1595:1595) (1804:1804:1804))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT d[0] (1879:1879:1879) (2097:2097:2097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1229:1229:1229) (1399:1399:1399))
        (PORT d[1] (2461:2461:2461) (2916:2916:2916))
        (PORT d[2] (911:911:911) (1069:1069:1069))
        (PORT d[3] (1053:1053:1053) (1189:1189:1189))
        (PORT d[4] (1058:1058:1058) (1191:1191:1191))
        (PORT d[5] (2308:2308:2308) (2666:2666:2666))
        (PORT d[6] (1593:1593:1593) (1858:1858:1858))
        (PORT d[7] (1435:1435:1435) (1704:1704:1704))
        (PORT d[8] (1397:1397:1397) (1581:1581:1581))
        (PORT d[9] (1418:1418:1418) (1596:1596:1596))
        (PORT d[10] (2632:2632:2632) (3037:3037:3037))
        (PORT d[11] (2248:2248:2248) (2623:2623:2623))
        (PORT d[12] (2583:2583:2583) (3012:3012:3012))
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (PORT ena (2107:2107:2107) (2392:2392:2392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (PORT d[0] (2107:2107:2107) (2392:2392:2392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a358\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1094:1094:1094) (1278:1278:1278))
        (PORT clk (1385:1385:1385) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3708:3708:3708) (4247:4247:4247))
        (PORT d[1] (3250:3250:3250) (3821:3821:3821))
        (PORT d[2] (2118:2118:2118) (2496:2496:2496))
        (PORT d[3] (2416:2416:2416) (2858:2858:2858))
        (PORT d[4] (2277:2277:2277) (2653:2653:2653))
        (PORT d[5] (3741:3741:3741) (4363:4363:4363))
        (PORT d[6] (1789:1789:1789) (2078:2078:2078))
        (PORT d[7] (2405:2405:2405) (2816:2816:2816))
        (PORT d[8] (3789:3789:3789) (4374:4374:4374))
        (PORT d[9] (1829:1829:1829) (2164:2164:2164))
        (PORT d[10] (1644:1644:1644) (1918:1918:1918))
        (PORT d[11] (1888:1888:1888) (2246:2246:2246))
        (PORT d[12] (2301:2301:2301) (2731:2731:2731))
        (PORT clk (1383:1383:1383) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2001:2001:2001) (2200:2200:2200))
        (PORT clk (1383:1383:1383) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1411:1411:1411))
        (PORT d[0] (2285:2285:2285) (2493:2493:2493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3375:3375:3375) (3951:3951:3951))
        (PORT d[1] (2624:2624:2624) (3099:3099:3099))
        (PORT d[2] (1303:1303:1303) (1514:1514:1514))
        (PORT d[3] (2692:2692:2692) (3123:3123:3123))
        (PORT d[4] (2787:2787:2787) (3239:3239:3239))
        (PORT d[5] (2360:2360:2360) (2746:2746:2746))
        (PORT d[6] (2254:2254:2254) (2649:2649:2649))
        (PORT d[7] (2146:2146:2146) (2509:2509:2509))
        (PORT d[8] (2311:2311:2311) (2673:2673:2673))
        (PORT d[9] (3201:3201:3201) (3673:3673:3673))
        (PORT d[10] (2647:2647:2647) (3054:3054:3054))
        (PORT d[11] (2485:2485:2485) (2905:2905:2905))
        (PORT d[12] (2851:2851:2851) (3351:3351:3351))
        (PORT clk (1342:1342:1342) (1370:1370:1370))
        (PORT ena (2502:2502:2502) (2851:2851:2851))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1370:1370:1370))
        (PORT d[0] (2502:2502:2502) (2851:2851:2851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a384\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1206:1206:1206) (1422:1422:1422))
        (PORT clk (1378:1378:1378) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3889:3889:3889) (4467:4467:4467))
        (PORT d[1] (3040:3040:3040) (3574:3574:3574))
        (PORT d[2] (2422:2422:2422) (2840:2840:2840))
        (PORT d[3] (2426:2426:2426) (2869:2869:2869))
        (PORT d[4] (2117:2117:2117) (2475:2475:2475))
        (PORT d[5] (3731:3731:3731) (4357:4357:4357))
        (PORT d[6] (1986:1986:1986) (2306:2306:2306))
        (PORT d[7] (2546:2546:2546) (2966:2966:2966))
        (PORT d[8] (3814:3814:3814) (4409:4409:4409))
        (PORT d[9] (1669:1669:1669) (1977:1977:1977))
        (PORT d[10] (1846:1846:1846) (2153:2153:2153))
        (PORT d[11] (1915:1915:1915) (2280:2280:2280))
        (PORT d[12] (2434:2434:2434) (2867:2867:2867))
        (PORT clk (1376:1376:1376) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1470:1470:1470) (1626:1626:1626))
        (PORT clk (1376:1376:1376) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
        (PORT d[0] (1746:1746:1746) (1903:1903:1903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1803:1803:1803) (2061:2061:2061))
        (PORT d[1] (2427:2427:2427) (2862:2862:2862))
        (PORT d[2] (1367:1367:1367) (1594:1594:1594))
        (PORT d[3] (2647:2647:2647) (3058:3058:3058))
        (PORT d[4] (2587:2587:2587) (3005:3005:3005))
        (PORT d[5] (2998:2998:2998) (3481:3481:3481))
        (PORT d[6] (2273:2273:2273) (2667:2667:2667))
        (PORT d[7] (2131:2131:2131) (2493:2493:2493))
        (PORT d[8] (2469:2469:2469) (2843:2843:2843))
        (PORT d[9] (2855:2855:2855) (3274:3274:3274))
        (PORT d[10] (2664:2664:2664) (3080:3080:3080))
        (PORT d[11] (2675:2675:2675) (3117:3117:3117))
        (PORT d[12] (3061:3061:3061) (3596:3596:3596))
        (PORT clk (1335:1335:1335) (1365:1365:1365))
        (PORT ena (2701:2701:2701) (3081:3081:3081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1365:1365:1365))
        (PORT d[0] (2701:2701:2701) (3081:3081:3081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a332\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1233:1233:1233) (1443:1443:1443))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1551:1551:1551) (1788:1788:1788))
        (PORT d[1] (1331:1331:1331) (1570:1570:1570))
        (PORT d[2] (1611:1611:1611) (1881:1881:1881))
        (PORT d[3] (1858:1858:1858) (2151:2151:2151))
        (PORT d[4] (1584:1584:1584) (1846:1846:1846))
        (PORT d[5] (2666:2666:2666) (3108:3108:3108))
        (PORT d[6] (2167:2167:2167) (2537:2537:2537))
        (PORT d[7] (1416:1416:1416) (1651:1651:1651))
        (PORT d[8] (1448:1448:1448) (1713:1713:1713))
        (PORT d[9] (1599:1599:1599) (1843:1843:1843))
        (PORT d[10] (1848:1848:1848) (2149:2149:2149))
        (PORT d[11] (1379:1379:1379) (1632:1632:1632))
        (PORT d[12] (1059:1059:1059) (1270:1270:1270))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1898:1898:1898) (2125:2125:2125))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (PORT d[0] (2182:2182:2182) (2418:2418:2418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2074:2074:2074) (2421:2421:2421))
        (PORT d[1] (1976:1976:1976) (2318:2318:2318))
        (PORT d[2] (1772:1772:1772) (2093:2093:2093))
        (PORT d[3] (2180:2180:2180) (2516:2516:2516))
        (PORT d[4] (3051:3051:3051) (3554:3554:3554))
        (PORT d[5] (2167:2167:2167) (2487:2487:2487))
        (PORT d[6] (2127:2127:2127) (2453:2453:2453))
        (PORT d[7] (2123:2123:2123) (2429:2429:2429))
        (PORT d[8] (1721:1721:1721) (2007:2007:2007))
        (PORT d[9] (2594:2594:2594) (2973:2973:2973))
        (PORT d[10] (1723:1723:1723) (1986:1986:1986))
        (PORT d[11] (1807:1807:1807) (2110:2110:2110))
        (PORT d[12] (1820:1820:1820) (2084:2084:2084))
        (PORT clk (1336:1336:1336) (1363:1363:1363))
        (PORT ena (1766:1766:1766) (1984:1984:1984))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1363:1363:1363))
        (PORT d[0] (1766:1766:1766) (1984:1984:1984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a149\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1214:1214:1214) (1414:1414:1414))
        (PORT clk (1383:1383:1383) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1682:1682:1682) (1932:1932:1932))
        (PORT d[1] (1440:1440:1440) (1678:1678:1678))
        (PORT d[2] (1739:1739:1739) (2018:2018:2018))
        (PORT d[3] (1880:1880:1880) (2178:2178:2178))
        (PORT d[4] (1719:1719:1719) (1995:1995:1995))
        (PORT d[5] (2652:2652:2652) (3080:3080:3080))
        (PORT d[6] (2194:2194:2194) (2569:2569:2569))
        (PORT d[7] (1577:1577:1577) (1833:1833:1833))
        (PORT d[8] (1451:1451:1451) (1713:1713:1713))
        (PORT d[9] (1747:1747:1747) (2005:2005:2005))
        (PORT d[10] (1890:1890:1890) (2200:2200:2200))
        (PORT d[11] (1399:1399:1399) (1658:1658:1658))
        (PORT d[12] (1206:1206:1206) (1427:1427:1427))
        (PORT clk (1381:1381:1381) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1693:1693:1693) (1868:1868:1868))
        (PORT clk (1381:1381:1381) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (PORT d[0] (1977:1977:1977) (2161:2161:2161))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2200:2200:2200) (2557:2557:2557))
        (PORT d[1] (1994:1994:1994) (2340:2340:2340))
        (PORT d[2] (1924:1924:1924) (2254:2254:2254))
        (PORT d[3] (2187:2187:2187) (2524:2524:2524))
        (PORT d[4] (3181:3181:3181) (3690:3690:3690))
        (PORT d[5] (2184:2184:2184) (2508:2508:2508))
        (PORT d[6] (2255:2255:2255) (2594:2594:2594))
        (PORT d[7] (2440:2440:2440) (2785:2785:2785))
        (PORT d[8] (1704:1704:1704) (1983:1983:1983))
        (PORT d[9] (2711:2711:2711) (3096:3096:3096))
        (PORT d[10] (1868:1868:1868) (2148:2148:2148))
        (PORT d[11] (1761:1761:1761) (2045:2045:2045))
        (PORT d[12] (1958:1958:1958) (2237:2237:2237))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT ena (1882:1882:1882) (2110:2110:2110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT d[0] (1882:1882:1882) (2110:2110:2110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1274:1274:1274) (1482:1482:1482))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1376:1376:1376) (1595:1595:1595))
        (PORT d[1] (1339:1339:1339) (1577:1577:1577))
        (PORT d[2] (1441:1441:1441) (1681:1681:1681))
        (PORT d[3] (1515:1515:1515) (1761:1761:1761))
        (PORT d[4] (1532:1532:1532) (1804:1804:1804))
        (PORT d[5] (2685:2685:2685) (3128:3128:3128))
        (PORT d[6] (1639:1639:1639) (1877:1877:1877))
        (PORT d[7] (1379:1379:1379) (1603:1603:1603))
        (PORT d[8] (1478:1478:1478) (1750:1750:1750))
        (PORT d[9] (1416:1416:1416) (1637:1637:1637))
        (PORT d[10] (1526:1526:1526) (1782:1782:1782))
        (PORT d[11] (1199:1199:1199) (1431:1431:1431))
        (PORT d[12] (2121:2121:2121) (2483:2483:2483))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1772:1772:1772) (1995:1995:1995))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (PORT d[0] (2056:2056:2056) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2044:2044:2044) (2385:2385:2385))
        (PORT d[1] (1618:1618:1618) (1911:1911:1911))
        (PORT d[2] (1583:1583:1583) (1873:1873:1873))
        (PORT d[3] (1666:1666:1666) (1909:1909:1909))
        (PORT d[4] (2843:2843:2843) (3312:3312:3312))
        (PORT d[5] (1733:1733:1733) (1997:1997:1997))
        (PORT d[6] (1949:1949:1949) (2255:2255:2255))
        (PORT d[7] (1950:1950:1950) (2237:2237:2237))
        (PORT d[8] (1705:1705:1705) (1984:1984:1984))
        (PORT d[9] (2421:2421:2421) (2780:2780:2780))
        (PORT d[10] (1541:1541:1541) (1783:1783:1783))
        (PORT d[11] (2297:2297:2297) (2658:2658:2658))
        (PORT d[12] (1856:1856:1856) (2152:2152:2152))
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (PORT ena (1741:1741:1741) (1953:1953:1953))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (PORT d[0] (1741:1741:1741) (1953:1953:1953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a71\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1277:1277:1277) (1489:1489:1489))
        (PORT clk (1362:1362:1362) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1372:1372:1372) (1590:1590:1590))
        (PORT d[1] (1315:1315:1315) (1553:1553:1553))
        (PORT d[2] (1424:1424:1424) (1662:1662:1662))
        (PORT d[3] (1656:1656:1656) (1912:1912:1912))
        (PORT d[4] (1534:1534:1534) (1808:1808:1808))
        (PORT d[5] (3393:3393:3393) (3931:3931:3931))
        (PORT d[6] (1469:1469:1469) (1686:1686:1686))
        (PORT d[7] (1395:1395:1395) (1620:1620:1620))
        (PORT d[8] (1502:1502:1502) (1763:1763:1763))
        (PORT d[9] (1249:1249:1249) (1445:1445:1445))
        (PORT d[10] (1485:1485:1485) (1733:1733:1733))
        (PORT d[11] (1205:1205:1205) (1440:1440:1440))
        (PORT d[12] (1956:1956:1956) (2299:2299:2299))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1210:1210:1210) (1356:1356:1356))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1388:1388:1388))
        (PORT d[0] (1494:1494:1494) (1649:1649:1649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2055:2055:2055) (2395:2395:2395))
        (PORT d[1] (1768:1768:1768) (2081:2081:2081))
        (PORT d[2] (1768:1768:1768) (2089:2089:2089))
        (PORT d[3] (1681:1681:1681) (1931:1931:1931))
        (PORT d[4] (2810:2810:2810) (3275:3275:3275))
        (PORT d[5] (1564:1564:1564) (1809:1809:1809))
        (PORT d[6] (1915:1915:1915) (2211:2211:2211))
        (PORT d[7] (1757:1757:1757) (2014:2014:2014))
        (PORT d[8] (1515:1515:1515) (1734:1734:1734))
        (PORT d[9] (1704:1704:1704) (1969:1969:1969))
        (PORT d[10] (1508:1508:1508) (1743:1743:1743))
        (PORT d[11] (2126:2126:2126) (2468:2468:2468))
        (PORT d[12] (1706:1706:1706) (1983:1983:1983))
        (PORT clk (1319:1319:1319) (1347:1347:1347))
        (PORT ena (1893:1893:1893) (2127:2127:2127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1347:1347:1347))
        (PORT d[0] (1893:1893:1893) (2127:2127:2127))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1236:1236:1236) (1441:1441:1441))
        (PORT clk (1382:1382:1382) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1717:1717:1717) (1978:1978:1978))
        (PORT d[1] (1348:1348:1348) (1592:1592:1592))
        (PORT d[2] (1894:1894:1894) (2185:2185:2185))
        (PORT d[3] (2029:2029:2029) (2344:2344:2344))
        (PORT d[4] (1902:1902:1902) (2229:2229:2229))
        (PORT d[5] (2651:2651:2651) (3078:3078:3078))
        (PORT d[6] (2165:2165:2165) (2530:2530:2530))
        (PORT d[7] (1573:1573:1573) (1828:1828:1828))
        (PORT d[8] (1456:1456:1456) (1721:1721:1721))
        (PORT d[9] (1742:1742:1742) (1999:1999:1999))
        (PORT d[10] (1902:1902:1902) (2218:2218:2218))
        (PORT d[11] (1398:1398:1398) (1658:1658:1658))
        (PORT d[12] (1218:1218:1218) (1445:1445:1445))
        (PORT clk (1380:1380:1380) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1571:1571:1571) (1729:1729:1729))
        (PORT clk (1380:1380:1380) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1405:1405:1405))
        (PORT d[0] (1855:1855:1855) (2022:2022:2022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2354:2354:2354) (2730:2730:2730))
        (PORT d[1] (2139:2139:2139) (2502:2502:2502))
        (PORT d[2] (1905:1905:1905) (2236:2236:2236))
        (PORT d[3] (2187:2187:2187) (2523:2523:2523))
        (PORT d[4] (3165:3165:3165) (3673:3673:3673))
        (PORT d[5] (1936:1936:1936) (2230:2230:2230))
        (PORT d[6] (2251:2251:2251) (2591:2591:2591))
        (PORT d[7] (2283:2283:2283) (2611:2611:2611))
        (PORT d[8] (1716:1716:1716) (2001:2001:2001))
        (PORT d[9] (2879:2879:2879) (3292:3292:3292))
        (PORT d[10] (1866:1866:1866) (2146:2146:2146))
        (PORT d[11] (2466:2466:2466) (2846:2846:2846))
        (PORT d[12] (1967:1967:1967) (2248:2248:2248))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT ena (1889:1889:1889) (2119:2119:2119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT d[0] (1889:1889:1889) (2119:2119:2119))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a97\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1034:1034:1034) (1212:1212:1212))
        (PORT clk (1325:1325:1325) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (828:828:828) (959:959:959))
        (PORT d[1] (1506:1506:1506) (1774:1774:1774))
        (PORT d[2] (1643:1643:1643) (1931:1931:1931))
        (PORT d[3] (1294:1294:1294) (1497:1497:1497))
        (PORT d[4] (1138:1138:1138) (1353:1353:1353))
        (PORT d[5] (3020:3020:3020) (3509:3509:3509))
        (PORT d[6] (1108:1108:1108) (1283:1283:1283))
        (PORT d[7] (1754:1754:1754) (2038:2038:2038))
        (PORT d[8] (1673:1673:1673) (1979:1979:1979))
        (PORT d[9] (1263:1263:1263) (1462:1462:1462))
        (PORT d[10] (1256:1256:1256) (1462:1462:1462))
        (PORT d[11] (1156:1156:1156) (1341:1341:1341))
        (PORT d[12] (1567:1567:1567) (1849:1849:1849))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (981:981:981) (1087:1087:1087))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1350:1350:1350))
        (PORT d[0] (1265:1265:1265) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1452:1452:1452) (1667:1667:1667))
        (PORT d[1] (1741:1741:1741) (2048:2048:2048))
        (PORT d[2] (1403:1403:1403) (1674:1674:1674))
        (PORT d[3] (1292:1292:1292) (1489:1489:1489))
        (PORT d[4] (2787:2787:2787) (3248:3248:3248))
        (PORT d[5] (1163:1163:1163) (1344:1344:1344))
        (PORT d[6] (1547:1547:1547) (1796:1796:1796))
        (PORT d[7] (1212:1212:1212) (1412:1412:1412))
        (PORT d[8] (1164:1164:1164) (1336:1336:1336))
        (PORT d[9] (1330:1330:1330) (1538:1538:1538))
        (PORT d[10] (1178:1178:1178) (1375:1375:1375))
        (PORT d[11] (1786:1786:1786) (2081:2081:2081))
        (PORT d[12] (1307:1307:1307) (1522:1522:1522))
        (PORT clk (1282:1282:1282) (1309:1309:1309))
        (PORT ena (1707:1707:1707) (1924:1924:1924))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1309:1309:1309))
        (PORT d[0] (1707:1707:1707) (1924:1924:1924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a305\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1205:1205:1205) (1408:1408:1408))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1377:1377:1377) (1595:1595:1595))
        (PORT d[1] (1430:1430:1430) (1680:1680:1680))
        (PORT d[2] (1433:1433:1433) (1670:1670:1670))
        (PORT d[3] (1516:1516:1516) (1762:1762:1762))
        (PORT d[4] (1542:1542:1542) (1819:1819:1819))
        (PORT d[5] (2675:2675:2675) (3114:3114:3114))
        (PORT d[6] (1483:1483:1483) (1706:1706:1706))
        (PORT d[7] (1403:1403:1403) (1633:1633:1633))
        (PORT d[8] (1619:1619:1619) (1905:1905:1905))
        (PORT d[9] (1250:1250:1250) (1446:1446:1446))
        (PORT d[10] (1533:1533:1533) (1798:1798:1798))
        (PORT d[11] (1038:1038:1038) (1252:1252:1252))
        (PORT d[12] (1952:1952:1952) (2292:2292:2292))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1681:1681:1681) (1856:1856:1856))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (PORT d[0] (1965:1965:1965) (2149:2149:2149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2058:2058:2058) (2402:2402:2402))
        (PORT d[1] (1768:1768:1768) (2080:2080:2080))
        (PORT d[2] (1756:1756:1756) (2073:2073:2073))
        (PORT d[3] (2011:2011:2011) (2328:2328:2328))
        (PORT d[4] (2834:2834:2834) (3295:3295:3295))
        (PORT d[5] (1733:1733:1733) (2002:2002:2002))
        (PORT d[6] (2083:2083:2083) (2409:2409:2409))
        (PORT d[7] (1930:1930:1930) (2209:2209:2209))
        (PORT d[8] (1718:1718:1718) (2003:2003:2003))
        (PORT d[9] (2401:2401:2401) (2753:2753:2753))
        (PORT d[10] (1519:1519:1519) (1753:1753:1753))
        (PORT d[11] (2285:2285:2285) (2646:2646:2646))
        (PORT d[12] (1696:1696:1696) (1971:1971:1971))
        (PORT clk (1325:1325:1325) (1353:1353:1353))
        (PORT ena (1902:1902:1902) (2138:2138:2138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1353:1353:1353))
        (PORT d[0] (1902:1902:1902) (2138:2138:2138))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a253\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1019:1019:1019) (1166:1166:1166))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (587:587:587) (689:689:689))
        (PORT d[1] (588:588:588) (691:691:691))
        (PORT d[2] (587:587:587) (689:689:689))
        (PORT d[3] (885:885:885) (1032:1032:1032))
        (PORT d[4] (582:582:582) (683:683:683))
        (PORT d[5] (856:856:856) (999:999:999))
        (PORT d[6] (579:579:579) (680:680:680))
        (PORT d[7] (568:568:568) (671:671:671))
        (PORT d[8] (869:869:869) (1013:1013:1013))
        (PORT d[9] (540:540:540) (639:639:639))
        (PORT d[10] (1093:1093:1093) (1274:1274:1274))
        (PORT d[11] (592:592:592) (701:701:701))
        (PORT d[12] (717:717:717) (843:843:843))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (693:693:693) (745:745:745))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (PORT d[0] (977:977:977) (1038:1038:1038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (761:761:761) (879:879:879))
        (PORT d[1] (1605:1605:1605) (1895:1895:1895))
        (PORT d[2] (773:773:773) (891:891:891))
        (PORT d[3] (1261:1261:1261) (1452:1452:1452))
        (PORT d[4] (921:921:921) (1067:1067:1067))
        (PORT d[5] (2291:2291:2291) (2688:2688:2688))
        (PORT d[6] (1426:1426:1426) (1670:1670:1670))
        (PORT d[7] (990:990:990) (1137:1137:1137))
        (PORT d[8] (821:821:821) (957:957:957))
        (PORT d[9] (1131:1131:1131) (1292:1292:1292))
        (PORT d[10] (788:788:788) (923:923:923))
        (PORT d[11] (1464:1464:1464) (1705:1705:1705))
        (PORT d[12] (763:763:763) (896:896:896))
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (PORT ena (906:906:906) (957:957:957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (PORT d[0] (906:906:906) (957:957:957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a227\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1296:1296:1296) (1508:1508:1508))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3760:3760:3760) (4325:4325:4325))
        (PORT d[1] (1320:1320:1320) (1560:1560:1560))
        (PORT d[2] (1894:1894:1894) (2224:2224:2224))
        (PORT d[3] (2117:2117:2117) (2498:2498:2498))
        (PORT d[4] (1768:1768:1768) (1998:1998:1998))
        (PORT d[5] (2690:2690:2690) (3104:3104:3104))
        (PORT d[6] (1976:1976:1976) (2292:2292:2292))
        (PORT d[7] (2206:2206:2206) (2568:2568:2568))
        (PORT d[8] (1140:1140:1140) (1356:1356:1356))
        (PORT d[9] (1658:1658:1658) (1913:1913:1913))
        (PORT d[10] (1410:1410:1410) (1606:1606:1606))
        (PORT d[11] (1321:1321:1321) (1551:1551:1551))
        (PORT d[12] (1140:1140:1140) (1344:1344:1344))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2206:2206:2206) (2506:2506:2506))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (PORT d[0] (2490:2490:2490) (2799:2799:2799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2381:2381:2381) (2765:2765:2765))
        (PORT d[1] (2649:2649:2649) (3121:3121:3121))
        (PORT d[2] (1668:1668:1668) (1979:1979:1979))
        (PORT d[3] (1949:1949:1949) (2265:2265:2265))
        (PORT d[4] (3051:3051:3051) (3557:3557:3557))
        (PORT d[5] (2731:2731:2731) (3198:3198:3198))
        (PORT d[6] (1820:1820:1820) (2122:2122:2122))
        (PORT d[7] (1836:1836:1836) (2159:2159:2159))
        (PORT d[8] (2118:2118:2118) (2468:2468:2468))
        (PORT d[9] (2364:2364:2364) (2694:2694:2694))
        (PORT d[10] (2843:2843:2843) (3288:3288:3288))
        (PORT d[11] (2065:2065:2065) (2409:2409:2409))
        (PORT d[12] (1908:1908:1908) (2230:2230:2230))
        (PORT clk (1323:1323:1323) (1350:1350:1350))
        (PORT ena (1964:1964:1964) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1350:1350:1350))
        (PORT d[0] (1964:1964:1964) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a148\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1316:1316:1316) (1540:1540:1540))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3775:3775:3775) (4342:4342:4342))
        (PORT d[1] (1502:1502:1502) (1770:1770:1770))
        (PORT d[2] (2033:2033:2033) (2381:2381:2381))
        (PORT d[3] (2125:2125:2125) (2497:2497:2497))
        (PORT d[4] (2050:2050:2050) (2306:2306:2306))
        (PORT d[5] (2927:2927:2927) (3356:3356:3356))
        (PORT d[6] (2000:2000:2000) (2323:2323:2323))
        (PORT d[7] (2205:2205:2205) (2567:2567:2567))
        (PORT d[8] (1137:1137:1137) (1357:1357:1357))
        (PORT d[9] (1917:1917:1917) (2197:2197:2197))
        (PORT d[10] (1547:1547:1547) (1764:1764:1764))
        (PORT d[11] (1320:1320:1320) (1550:1550:1550))
        (PORT d[12] (1145:1145:1145) (1348:1348:1348))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1146:1146:1146) (1271:1271:1271))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1389:1389:1389))
        (PORT d[0] (1430:1430:1430) (1564:1564:1564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2533:2533:2533) (2953:2953:2953))
        (PORT d[1] (2498:2498:2498) (2959:2959:2959))
        (PORT d[2] (1661:1661:1661) (1971:1971:1971))
        (PORT d[3] (1948:1948:1948) (2264:2264:2264))
        (PORT d[4] (3169:3169:3169) (3677:3677:3677))
        (PORT d[5] (2729:2729:2729) (3194:3194:3194))
        (PORT d[6] (1966:1966:1966) (2287:2287:2287))
        (PORT d[7] (1829:1829:1829) (2151:2151:2151))
        (PORT d[8] (1943:1943:1943) (2269:2269:2269))
        (PORT d[9] (2228:2228:2228) (2545:2545:2545))
        (PORT d[10] (2842:2842:2842) (3288:3288:3288))
        (PORT d[11] (2053:2053:2053) (2397:2397:2397))
        (PORT d[12] (1897:1897:1897) (2216:2216:2216))
        (PORT clk (1321:1321:1321) (1348:1348:1348))
        (PORT ena (1967:1967:1967) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1348:1348:1348))
        (PORT d[0] (1967:1967:1967) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a174\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1412:1412:1412) (1667:1667:1667))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4088:4088:4088) (4689:4689:4689))
        (PORT d[1] (1745:1745:1745) (2067:2067:2067))
        (PORT d[2] (2031:2031:2031) (2385:2385:2385))
        (PORT d[3] (2517:2517:2517) (2965:2965:2965))
        (PORT d[4] (2361:2361:2361) (2768:2768:2768))
        (PORT d[5] (3722:3722:3722) (4344:4344:4344))
        (PORT d[6] (2149:2149:2149) (2486:2486:2486))
        (PORT d[7] (2429:2429:2429) (2842:2842:2842))
        (PORT d[8] (1532:1532:1532) (1812:1812:1812))
        (PORT d[9] (2069:2069:2069) (2441:2441:2441))
        (PORT d[10] (1660:1660:1660) (1939:1939:1939))
        (PORT d[11] (1193:1193:1193) (1415:1415:1415))
        (PORT d[12] (1378:1378:1378) (1633:1633:1633))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1672:1672:1672) (1870:1870:1870))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (PORT d[0] (1791:1791:1791) (1984:1984:1984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2093:2093:2093) (2411:2411:2411))
        (PORT d[1] (2704:2704:2704) (3206:3206:3206))
        (PORT d[2] (1877:1877:1877) (2227:2227:2227))
        (PORT d[3] (3044:3044:3044) (3531:3531:3531))
        (PORT d[4] (3273:3273:3273) (3815:3815:3815))
        (PORT d[5] (2658:2658:2658) (3105:3105:3105))
        (PORT d[6] (2625:2625:2625) (3076:3076:3076))
        (PORT d[7] (2017:2017:2017) (2375:2375:2375))
        (PORT d[8] (2161:2161:2161) (2526:2526:2526))
        (PORT d[9] (3096:3096:3096) (3567:3567:3567))
        (PORT d[10] (3035:3035:3035) (3507:3507:3507))
        (PORT d[11] (2647:2647:2647) (3096:3096:3096))
        (PORT d[12] (2294:2294:2294) (2688:2688:2688))
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (PORT ena (2313:2313:2313) (2635:2635:2635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (PORT d[0] (2313:2313:2313) (2635:2635:2635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a122\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1403:1403:1403) (1659:1659:1659))
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4067:4067:4067) (4670:4670:4670))
        (PORT d[1] (1892:1892:1892) (2218:2218:2218))
        (PORT d[2] (2190:2190:2190) (2570:2570:2570))
        (PORT d[3] (2547:2547:2547) (3002:3002:3002))
        (PORT d[4] (2374:2374:2374) (2783:2783:2783))
        (PORT d[5] (3876:3876:3876) (4514:4514:4514))
        (PORT d[6] (2142:2142:2142) (2479:2479:2479))
        (PORT d[7] (2419:2419:2419) (2831:2831:2831))
        (PORT d[8] (1719:1719:1719) (2034:2034:2034))
        (PORT d[9] (2084:2084:2084) (2466:2466:2466))
        (PORT d[10] (1829:1829:1829) (2129:2129:2129))
        (PORT d[11] (1256:1256:1256) (1493:1493:1493))
        (PORT d[12] (1549:1549:1549) (1826:1826:1826))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1710:1710:1710) (1882:1882:1882))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (PORT d[0] (1950:1950:1950) (2117:2117:2117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2229:2229:2229) (2559:2559:2559))
        (PORT d[1] (2834:2834:2834) (3342:3342:3342))
        (PORT d[2] (1868:1868:1868) (2219:2219:2219))
        (PORT d[3] (2880:2880:2880) (3344:3344:3344))
        (PORT d[4] (3437:3437:3437) (4003:4003:4003))
        (PORT d[5] (2508:2508:2508) (2936:2936:2936))
        (PORT d[6] (2482:2482:2482) (2918:2918:2918))
        (PORT d[7] (2284:2284:2284) (2668:2668:2668))
        (PORT d[8] (2331:2331:2331) (2715:2715:2715))
        (PORT d[9] (3247:3247:3247) (3731:3731:3731))
        (PORT d[10] (3218:3218:3218) (3715:3715:3715))
        (PORT d[11] (2490:2490:2490) (2916:2916:2916))
        (PORT d[12] (2260:2260:2260) (2645:2645:2645))
        (PORT clk (1300:1300:1300) (1327:1327:1327))
        (PORT ena (2333:2333:2333) (2665:2665:2665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1327:1327:1327))
        (PORT d[0] (2333:2333:2333) (2665:2665:2665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a200\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1402:1402:1402) (1653:1653:1653))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4218:4218:4218) (4836:4836:4836))
        (PORT d[1] (1904:1904:1904) (2246:2246:2246))
        (PORT d[2] (2199:2199:2199) (2575:2575:2575))
        (PORT d[3] (2456:2456:2456) (2885:2885:2885))
        (PORT d[4] (2355:2355:2355) (2760:2760:2760))
        (PORT d[5] (3881:3881:3881) (4521:4521:4521))
        (PORT d[6] (2304:2304:2304) (2655:2655:2655))
        (PORT d[7] (2612:2612:2612) (3056:3056:3056))
        (PORT d[8] (1537:1537:1537) (1822:1822:1822))
        (PORT d[9] (2061:2061:2061) (2433:2433:2433))
        (PORT d[10] (1669:1669:1669) (1947:1947:1947))
        (PORT d[11] (1437:1437:1437) (1697:1697:1697))
        (PORT d[12] (1533:1533:1533) (1807:1807:1807))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2243:2243:2243) (2565:2565:2565))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT d[0] (2538:2538:2538) (2872:2872:2872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2387:2387:2387) (2739:2739:2739))
        (PORT d[1] (2876:2876:2876) (3402:3402:3402))
        (PORT d[2] (1888:1888:1888) (2242:2242:2242))
        (PORT d[3] (3214:3214:3214) (3718:3718:3718))
        (PORT d[4] (3255:3255:3255) (3793:3793:3793))
        (PORT d[5] (2689:2689:2689) (3144:3144:3144))
        (PORT d[6] (2485:2485:2485) (2921:2921:2921))
        (PORT d[7] (2026:2026:2026) (2379:2379:2379))
        (PORT d[8] (2415:2415:2415) (2812:2812:2812))
        (PORT d[9] (3089:3089:3089) (3560:3560:3560))
        (PORT d[10] (3034:3034:3034) (3506:3506:3506))
        (PORT d[11] (2812:2812:2812) (3283:3283:3283))
        (PORT d[12] (2444:2444:2444) (2856:2856:2856))
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (PORT ena (2469:2469:2469) (2814:2814:2814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (PORT d[0] (2469:2469:2469) (2814:2814:2814))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a70\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1314:1314:1314) (1542:1542:1542))
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3793:3793:3793) (4366:4366:4366))
        (PORT d[1] (1509:1509:1509) (1774:1774:1774))
        (PORT d[2] (2040:2040:2040) (2378:2378:2378))
        (PORT d[3] (2300:2300:2300) (2709:2709:2709))
        (PORT d[4] (2082:2082:2082) (2352:2352:2352))
        (PORT d[5] (2967:2967:2967) (3418:3418:3418))
        (PORT d[6] (2006:2006:2006) (2329:2329:2329))
        (PORT d[7] (2212:2212:2212) (2580:2580:2580))
        (PORT d[8] (1291:1291:1291) (1529:1529:1529))
        (PORT d[9] (1443:1443:1443) (1649:1649:1649))
        (PORT d[10] (1559:1559:1559) (1776:1776:1776))
        (PORT d[11] (1455:1455:1455) (1704:1704:1704))
        (PORT d[12] (987:987:987) (1175:1175:1175))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1788:1788:1788) (1967:1967:1967))
        (PORT clk (1360:1360:1360) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (PORT d[0] (1920:1920:1920) (2089:2089:2089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2537:2537:2537) (2955:2955:2955))
        (PORT d[1] (2817:2817:2817) (3314:3314:3314))
        (PORT d[2] (1642:1642:1642) (1939:1939:1939))
        (PORT d[3] (1940:1940:1940) (2253:2253:2253))
        (PORT d[4] (3192:3192:3192) (3722:3722:3722))
        (PORT d[5] (2723:2723:2723) (3188:3188:3188))
        (PORT d[6] (1993:1993:1993) (2312:2312:2312))
        (PORT d[7] (1968:1968:1968) (2308:2308:2308))
        (PORT d[8] (1937:1937:1937) (2262:2262:2262))
        (PORT d[9] (2227:2227:2227) (2544:2544:2544))
        (PORT d[10] (2835:2835:2835) (3279:3279:3279))
        (PORT d[11] (2295:2295:2295) (2692:2692:2692))
        (PORT d[12] (1900:1900:1900) (2222:2222:2222))
        (PORT clk (1319:1319:1319) (1346:1346:1346))
        (PORT ena (1980:1980:1980) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1346:1346:1346))
        (PORT d[0] (1980:1980:1980) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1342:1342:1342) (1568:1568:1568))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4258:4258:4258) (4892:4892:4892))
        (PORT d[1] (2064:2064:2064) (2417:2417:2417))
        (PORT d[2] (2365:2365:2365) (2774:2774:2774))
        (PORT d[3] (2729:2729:2729) (3212:3212:3212))
        (PORT d[4] (2355:2355:2355) (2759:2759:2759))
        (PORT d[5] (3724:3724:3724) (4349:4349:4349))
        (PORT d[6] (1958:1958:1958) (2265:2265:2265))
        (PORT d[7] (2502:2502:2502) (2923:2923:2923))
        (PORT d[8] (1704:1704:1704) (2008:2008:2008))
        (PORT d[9] (2044:2044:2044) (2414:2414:2414))
        (PORT d[10] (1655:1655:1655) (1930:1930:1930))
        (PORT d[11] (1413:1413:1413) (1667:1667:1667))
        (PORT d[12] (1983:1983:1983) (2313:2313:2313))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2057:2057:2057) (2276:2276:2276))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT d[0] (2341:2341:2341) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2087:2087:2087) (2407:2407:2407))
        (PORT d[1] (2682:2682:2682) (3182:3182:3182))
        (PORT d[2] (1868:1868:1868) (2216:2216:2216))
        (PORT d[3] (3027:3027:3027) (3520:3520:3520))
        (PORT d[4] (3456:3456:3456) (4025:4025:4025))
        (PORT d[5] (2429:2429:2429) (2840:2840:2840))
        (PORT d[6] (2486:2486:2486) (2925:2925:2925))
        (PORT d[7] (2440:2440:2440) (2841:2841:2841))
        (PORT d[8] (2490:2490:2490) (2892:2892:2892))
        (PORT d[9] (3074:3074:3074) (3537:3537:3537))
        (PORT d[10] (3546:3546:3546) (4088:4088:4088))
        (PORT d[11] (2653:2653:2653) (3106:3106:3106))
        (PORT d[12] (2433:2433:2433) (2837:2837:2837))
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (PORT ena (1801:1801:1801) (2033:2033:2033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (PORT d[0] (1801:1801:1801) (2033:2033:2033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a382\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1330:1330:1330) (1550:1550:1550))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3757:3757:3757) (4318:4318:4318))
        (PORT d[1] (2237:2237:2237) (2612:2612:2612))
        (PORT d[2] (1844:1844:1844) (2175:2175:2175))
        (PORT d[3] (2878:2878:2878) (3376:3376:3376))
        (PORT d[4] (2344:2344:2344) (2738:2738:2738))
        (PORT d[5] (3694:3694:3694) (4311:4311:4311))
        (PORT d[6] (1867:1867:1867) (2150:2150:2150))
        (PORT d[7] (2524:2524:2524) (2950:2950:2950))
        (PORT d[8] (1876:1876:1876) (2201:2201:2201))
        (PORT d[9] (2046:2046:2046) (2419:2419:2419))
        (PORT d[10] (1650:1650:1650) (1930:1930:1930))
        (PORT d[11] (1597:1597:1597) (1880:1880:1880))
        (PORT d[12] (1727:1727:1727) (2026:2026:2026))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1397:1397:1397) (1531:1531:1531))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (PORT d[0] (1681:1681:1681) (1824:1824:1824))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2257:2257:2257) (2598:2598:2598))
        (PORT d[1] (2884:2884:2884) (3414:3414:3414))
        (PORT d[2] (2161:2161:2161) (2543:2543:2543))
        (PORT d[3] (3088:3088:3088) (3591:3591:3591))
        (PORT d[4] (3642:3642:3642) (4236:4236:4236))
        (PORT d[5] (2827:2827:2827) (3292:3292:3292))
        (PORT d[6] (2614:2614:2614) (3061:3061:3061))
        (PORT d[7] (2621:2621:2621) (3049:3049:3049))
        (PORT d[8] (2682:2682:2682) (3109:3109:3109))
        (PORT d[9] (3272:3272:3272) (3762:3762:3762))
        (PORT d[10] (3483:3483:3483) (4003:4003:4003))
        (PORT d[11] (2834:2834:2834) (3316:3316:3316))
        (PORT d[12] (2319:2319:2319) (2715:2715:2715))
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (PORT ena (2302:2302:2302) (2624:2624:2624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (PORT d[0] (2302:2302:2302) (2624:2624:2624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a330\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1400:1400:1400) (1652:1652:1652))
        (PORT clk (1314:1314:1314) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4248:4248:4248) (4878:4878:4878))
        (PORT d[1] (2054:2054:2054) (2403:2403:2403))
        (PORT d[2] (2365:2365:2365) (2773:2773:2773))
        (PORT d[3] (2866:2866:2866) (3360:3360:3360))
        (PORT d[4] (2508:2508:2508) (2918:2918:2918))
        (PORT d[5] (3882:3882:3882) (4523:4523:4523))
        (PORT d[6] (1963:1963:1963) (2276:2276:2276))
        (PORT d[7] (2502:2502:2502) (2920:2920:2920))
        (PORT d[8] (1893:1893:1893) (2229:2229:2229))
        (PORT d[9] (2248:2248:2248) (2646:2646:2646))
        (PORT d[10] (1656:1656:1656) (1934:1934:1934))
        (PORT d[11] (1438:1438:1438) (1702:1702:1702))
        (PORT d[12] (1721:1721:1721) (2020:2020:2020))
        (PORT clk (1312:1312:1312) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2622:2622:2622) (2911:2911:2911))
        (PORT clk (1312:1312:1312) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (PORT d[0] (2759:2759:2759) (3045:3045:3045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2228:2228:2228) (2564:2564:2564))
        (PORT d[1] (2865:2865:2865) (3392:3392:3392))
        (PORT d[2] (2036:2036:2036) (2399:2399:2399))
        (PORT d[3] (3026:3026:3026) (3494:3494:3494))
        (PORT d[4] (3624:3624:3624) (4215:4215:4215))
        (PORT d[5] (2846:2846:2846) (3315:3315:3315))
        (PORT d[6] (2489:2489:2489) (2930:2930:2930))
        (PORT d[7] (2440:2440:2440) (2842:2842:2842))
        (PORT d[8] (2512:2512:2512) (2918:2918:2918))
        (PORT d[9] (3242:3242:3242) (3725:3725:3725))
        (PORT d[10] (3392:3392:3392) (3909:3909:3909))
        (PORT d[11] (2641:2641:2641) (3088:3088:3088))
        (PORT d[12] (2313:2313:2313) (2703:2703:2703))
        (PORT clk (1271:1271:1271) (1298:1298:1298))
        (PORT ena (2473:2473:2473) (2819:2819:2819))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1298:1298:1298))
        (PORT d[0] (2473:2473:2473) (2819:2819:2819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a304\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1122:1122:1122) (1314:1314:1314))
        (PORT clk (1305:1305:1305) (1330:1330:1330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3559:3559:3559) (4087:4087:4087))
        (PORT d[1] (1563:1563:1563) (1846:1846:1846))
        (PORT d[2] (1709:1709:1709) (2015:2015:2015))
        (PORT d[3] (2679:2679:2679) (3144:3144:3144))
        (PORT d[4] (737:737:737) (838:838:838))
        (PORT d[5] (1050:1050:1050) (1204:1204:1204))
        (PORT d[6] (1653:1653:1653) (1935:1935:1935))
        (PORT d[7] (2029:2029:2029) (2381:2381:2381))
        (PORT d[8] (1468:1468:1468) (1727:1727:1727))
        (PORT d[9] (752:752:752) (866:866:866))
        (PORT d[10] (1567:1567:1567) (1826:1826:1826))
        (PORT d[11] (1429:1429:1429) (1707:1707:1707))
        (PORT d[12] (1347:1347:1347) (1600:1600:1600))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1311:1311:1311) (1483:1483:1483))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1330:1330:1330))
        (PORT d[0] (1595:1595:1595) (1776:1776:1776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1431:1431:1431) (1623:1623:1623))
        (PORT d[1] (2454:2454:2454) (2896:2896:2896))
        (PORT d[2] (1668:1668:1668) (1984:1984:1984))
        (PORT d[3] (2144:2144:2144) (2493:2493:2493))
        (PORT d[4] (2991:2991:2991) (3476:3476:3476))
        (PORT d[5] (2708:2708:2708) (3138:3138:3138))
        (PORT d[6] (1636:1636:1636) (1909:1909:1909))
        (PORT d[7] (1611:1611:1611) (1901:1901:1901))
        (PORT d[8] (2330:2330:2330) (2715:2715:2715))
        (PORT d[9] (1985:1985:1985) (2265:2265:2265))
        (PORT d[10] (2647:2647:2647) (3058:3058:3058))
        (PORT d[11] (1852:1852:1852) (2179:2179:2179))
        (PORT d[12] (2254:2254:2254) (2629:2629:2629))
        (PORT clk (1262:1262:1262) (1289:1289:1289))
        (PORT ena (1558:1558:1558) (1748:1748:1748))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1289:1289:1289))
        (PORT d[0] (1558:1558:1558) (1748:1748:1748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a278\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1290:1290:1290))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1385:1385:1385) (1635:1635:1635))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4229:4229:4229) (4855:4855:4855))
        (PORT d[1] (2056:2056:2056) (2409:2409:2409))
        (PORT d[2] (2347:2347:2347) (2750:2750:2750))
        (PORT d[3] (2710:2710:2710) (3188:3188:3188))
        (PORT d[4] (2509:2509:2509) (2909:2909:2909))
        (PORT d[5] (3869:3869:3869) (4509:4509:4509))
        (PORT d[6] (1972:1972:1972) (2286:2286:2286))
        (PORT d[7] (2314:2314:2314) (2700:2700:2700))
        (PORT d[8] (1703:1703:1703) (2008:2008:2008))
        (PORT d[9] (2084:2084:2084) (2461:2461:2461))
        (PORT d[10] (1825:1825:1825) (2128:2128:2128))
        (PORT d[11] (1360:1360:1360) (1604:1604:1604))
        (PORT d[12] (2005:2005:2005) (2340:2340:2340))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2466:2466:2466) (2746:2746:2746))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (PORT d[0] (2597:2597:2597) (2872:2872:2872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2216:2216:2216) (2549:2549:2549))
        (PORT d[1] (2880:2880:2880) (3401:3401:3401))
        (PORT d[2] (1192:1192:1192) (1393:1393:1393))
        (PORT d[3] (2889:2889:2889) (3355:3355:3355))
        (PORT d[4] (3456:3456:3456) (4024:4024:4024))
        (PORT d[5] (3015:3015:3015) (3509:3509:3509))
        (PORT d[6] (2474:2474:2474) (2906:2906:2906))
        (PORT d[7] (2007:2007:2007) (2361:2361:2361))
        (PORT d[8] (2341:2341:2341) (2729:2729:2729))
        (PORT d[9] (3433:3433:3433) (3938:3938:3938))
        (PORT d[10] (3385:3385:3385) (3904:3904:3904))
        (PORT d[11] (2645:2645:2645) (3098:3098:3098))
        (PORT d[12] (2427:2427:2427) (2830:2830:2830))
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (PORT ena (1825:1825:1825) (2063:2063:2063))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (PORT d[0] (1825:1825:1825) (2063:2063:2063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a226\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1100:1100:1100) (1281:1281:1281))
        (PORT clk (1312:1312:1312) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3585:3585:3585) (4121:4121:4121))
        (PORT d[1] (1557:1557:1557) (1842:1842:1842))
        (PORT d[2] (1706:1706:1706) (2009:2009:2009))
        (PORT d[3] (2681:2681:2681) (3149:3149:3149))
        (PORT d[4] (748:748:748) (850:850:850))
        (PORT d[5] (1217:1217:1217) (1396:1396:1396))
        (PORT d[6] (1652:1652:1652) (1929:1929:1929))
        (PORT d[7] (2168:2168:2168) (2531:2531:2531))
        (PORT d[8] (1630:1630:1630) (1909:1909:1909))
        (PORT d[9] (1227:1227:1227) (1412:1412:1412))
        (PORT d[10] (1573:1573:1573) (1835:1835:1835))
        (PORT d[11] (1424:1424:1424) (1700:1700:1700))
        (PORT d[12] (1731:1731:1731) (2030:2030:2030))
        (PORT clk (1310:1310:1310) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1841:1841:1841) (2085:2085:2085))
        (PORT clk (1310:1310:1310) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (PORT d[0] (2125:2125:2125) (2378:2378:2378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1443:1443:1443) (1640:1640:1640))
        (PORT d[1] (2478:2478:2478) (2930:2930:2930))
        (PORT d[2] (1671:1671:1671) (1989:1989:1989))
        (PORT d[3] (2152:2152:2152) (2493:2493:2493))
        (PORT d[4] (3116:3116:3116) (3616:3616:3616))
        (PORT d[5] (2721:2721:2721) (3180:3180:3180))
        (PORT d[6] (1793:1793:1793) (2084:2084:2084))
        (PORT d[7] (1636:1636:1636) (1936:1936:1936))
        (PORT d[8] (1462:1462:1462) (1655:1655:1655))
        (PORT d[9] (2009:2009:2009) (2285:2285:2285))
        (PORT d[10] (2642:2642:2642) (3047:3047:3047))
        (PORT d[11] (1850:1850:1850) (2168:2168:2168))
        (PORT d[12] (2404:2404:2404) (2804:2804:2804))
        (PORT clk (1269:1269:1269) (1297:1297:1297))
        (PORT ena (1680:1680:1680) (1886:1886:1886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1297:1297:1297))
        (PORT d[0] (1680:1680:1680) (1886:1886:1886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a356\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1486:1486:1486) (1726:1726:1726))
        (PORT clk (1364:1364:1364) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4384:4384:4384) (5023:5023:5023))
        (PORT d[1] (1680:1680:1680) (1974:1974:1974))
        (PORT d[2] (2191:2191:2191) (2566:2566:2566))
        (PORT d[3] (2600:2600:2600) (3048:3048:3048))
        (PORT d[4] (2509:2509:2509) (2931:2931:2931))
        (PORT d[5] (3905:3905:3905) (4551:4551:4551))
        (PORT d[6] (2312:2312:2312) (2666:2666:2666))
        (PORT d[7] (2606:2606:2606) (3044:3044:3044))
        (PORT d[8] (1529:1529:1529) (1809:1809:1809))
        (PORT d[9] (2079:2079:2079) (2457:2457:2457))
        (PORT d[10] (1665:1665:1665) (1939:1939:1939))
        (PORT d[11] (1240:1240:1240) (1471:1471:1471))
        (PORT d[12] (1734:1734:1734) (2037:2037:2037))
        (PORT clk (1362:1362:1362) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1746:1746:1746) (1958:1958:1958))
        (PORT clk (1362:1362:1362) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (PORT d[0] (2030:2030:2030) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2060:2060:2060) (2366:2366:2366))
        (PORT d[1] (2695:2695:2695) (3193:3193:3193))
        (PORT d[2] (2066:2066:2066) (2448:2448:2448))
        (PORT d[3] (3210:3210:3210) (3711:3711:3711))
        (PORT d[4] (3254:3254:3254) (3794:3794:3794))
        (PORT d[5] (2677:2677:2677) (3125:3125:3125))
        (PORT d[6] (2644:2644:2644) (3099:3099:3099))
        (PORT d[7] (2022:2022:2022) (2381:2381:2381))
        (PORT d[8] (2151:2151:2151) (2513:2513:2513))
        (PORT d[9] (3244:3244:3244) (3726:3726:3726))
        (PORT d[10] (3037:3037:3037) (3511:3511:3511))
        (PORT d[11] (2654:2654:2654) (3104:3104:3104))
        (PORT d[12] (2287:2287:2287) (2676:2676:2676))
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (PORT ena (2010:2010:2010) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (PORT d[0] (2010:2010:2010) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a147\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1140:1140:1140) (1328:1328:1328))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (825:825:825) (966:966:966))
        (PORT d[1] (1083:1083:1083) (1274:1274:1274))
        (PORT d[2] (935:935:935) (1082:1082:1082))
        (PORT d[3] (2122:2122:2122) (2492:2492:2492))
        (PORT d[4] (905:905:905) (1046:1046:1046))
        (PORT d[5] (762:762:762) (895:895:895))
        (PORT d[6] (881:881:881) (1020:1020:1020))
        (PORT d[7] (862:862:862) (1000:1000:1000))
        (PORT d[8] (897:897:897) (1057:1057:1057))
        (PORT d[9] (758:758:758) (899:899:899))
        (PORT d[10] (1060:1060:1060) (1233:1233:1233))
        (PORT d[11] (763:763:763) (890:890:890))
        (PORT d[12] (752:752:752) (893:893:893))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (867:867:867) (932:932:932))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (PORT d[0] (1151:1151:1151) (1225:1225:1225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2324:2324:2324) (2712:2712:2712))
        (PORT d[1] (1633:1633:1633) (1928:1928:1928))
        (PORT d[2] (1609:1609:1609) (1906:1906:1906))
        (PORT d[3] (2059:2059:2059) (2377:2377:2377))
        (PORT d[4] (2702:2702:2702) (3128:3128:3128))
        (PORT d[5] (2302:2302:2302) (2699:2699:2699))
        (PORT d[6] (1918:1918:1918) (2226:2226:2226))
        (PORT d[7] (1544:1544:1544) (1769:1769:1769))
        (PORT d[8] (2189:2189:2189) (2528:2528:2528))
        (PORT d[9] (2845:2845:2845) (3263:3263:3263))
        (PORT d[10] (3064:3064:3064) (3514:3514:3514))
        (PORT d[11] (1804:1804:1804) (2092:2092:2092))
        (PORT d[12] (1680:1680:1680) (1959:1959:1959))
        (PORT clk (1325:1325:1325) (1353:1353:1353))
        (PORT ena (1443:1443:1443) (1576:1576:1576))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1353:1353:1353))
        (PORT d[0] (1443:1443:1443) (1576:1576:1576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a173\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1470:1470:1470) (1709:1709:1709))
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4082:4082:4082) (4686:4686:4686))
        (PORT d[1] (1864:1864:1864) (2184:2184:2184))
        (PORT d[2] (2210:2210:2210) (2586:2586:2586))
        (PORT d[3] (2529:2529:2529) (2979:2979:2979))
        (PORT d[4] (2531:2531:2531) (2957:2957:2957))
        (PORT d[5] (4042:4042:4042) (4701:4701:4701))
        (PORT d[6] (2247:2247:2247) (2594:2594:2594))
        (PORT d[7] (2442:2442:2442) (2861:2861:2861))
        (PORT d[8] (1533:1533:1533) (1813:1813:1813))
        (PORT d[9] (2081:2081:2081) (2460:2460:2460))
        (PORT d[10] (1609:1609:1609) (1879:1879:1879))
        (PORT d[11] (1431:1431:1431) (1685:1685:1685))
        (PORT d[12] (1537:1537:1537) (1813:1813:1813))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1516:1516:1516) (1697:1697:1697))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (PORT d[0] (1800:1800:1800) (1990:1990:1990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2234:2234:2234) (2569:2569:2569))
        (PORT d[1] (2884:2884:2884) (3411:3411:3411))
        (PORT d[2] (1891:1891:1891) (2248:2248:2248))
        (PORT d[3] (3041:3041:3041) (3524:3524:3524))
        (PORT d[4] (3431:3431:3431) (3990:3990:3990))
        (PORT d[5] (2496:2496:2496) (2917:2917:2917))
        (PORT d[6] (2479:2479:2479) (2914:2914:2914))
        (PORT d[7] (1854:1854:1854) (2192:2192:2192))
        (PORT d[8] (2309:2309:2309) (2689:2689:2689))
        (PORT d[9] (3275:3275:3275) (3774:3774:3774))
        (PORT d[10] (3211:3211:3211) (3707:3707:3707))
        (PORT d[11] (2632:2632:2632) (3078:3078:3078))
        (PORT d[12] (2271:2271:2271) (2658:2658:2658))
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (PORT ena (1979:1979:1979) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (PORT d[0] (1979:1979:1979) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a121\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1129:1129:1129) (1321:1321:1321))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3580:3580:3580) (4119:4119:4119))
        (PORT d[1] (1729:1729:1729) (2038:2038:2038))
        (PORT d[2] (1877:1877:1877) (2194:2194:2194))
        (PORT d[3] (2662:2662:2662) (3123:3123:3123))
        (PORT d[4] (920:920:920) (1039:1039:1039))
        (PORT d[5] (1351:1351:1351) (1543:1543:1543))
        (PORT d[6] (1660:1660:1660) (1941:1941:1941))
        (PORT d[7] (2179:2179:2179) (2543:2543:2543))
        (PORT d[8] (1629:1629:1629) (1904:1904:1904))
        (PORT d[9] (946:946:946) (1092:1092:1092))
        (PORT d[10] (1751:1751:1751) (2042:2042:2042))
        (PORT d[11] (1437:1437:1437) (1715:1715:1715))
        (PORT d[12] (1331:1331:1331) (1568:1568:1568))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1150:1150:1150) (1233:1233:1233))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT d[0] (1434:1434:1434) (1526:1526:1526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2918:2918:2918) (3387:3387:3387))
        (PORT d[1] (2631:2631:2631) (3099:3099:3099))
        (PORT d[2] (1658:1658:1658) (1974:1974:1974))
        (PORT d[3] (2164:2164:2164) (2516:2516:2516))
        (PORT d[4] (1587:1587:1587) (1799:1799:1799))
        (PORT d[5] (2860:2860:2860) (3307:3307:3307))
        (PORT d[6] (1778:1778:1778) (2059:2059:2059))
        (PORT d[7] (1630:1630:1630) (1924:1924:1924))
        (PORT d[8] (2472:2472:2472) (2876:2876:2876))
        (PORT d[9] (2007:2007:2007) (2286:2286:2286))
        (PORT d[10] (2655:2655:2655) (3067:3067:3067))
        (PORT d[11] (1861:1861:1861) (2180:2180:2180))
        (PORT d[12] (2405:2405:2405) (2800:2800:2800))
        (PORT clk (1277:1277:1277) (1304:1304:1304))
        (PORT ena (1707:1707:1707) (1913:1913:1913))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1304:1304:1304))
        (PORT d[0] (1707:1707:1707) (1913:1913:1913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a199\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1126:1126:1126) (1314:1314:1314))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (991:991:991) (1149:1149:1149))
        (PORT d[1] (1109:1109:1109) (1307:1307:1307))
        (PORT d[2] (945:945:945) (1090:1090:1090))
        (PORT d[3] (1870:1870:1870) (2195:2195:2195))
        (PORT d[4] (941:941:941) (1092:1092:1092))
        (PORT d[5] (946:946:946) (1103:1103:1103))
        (PORT d[6] (904:904:904) (1053:1053:1053))
        (PORT d[7] (907:907:907) (1054:1054:1054))
        (PORT d[8] (917:917:917) (1077:1077:1077))
        (PORT d[9] (951:951:951) (1125:1125:1125))
        (PORT d[10] (870:870:870) (1010:1010:1010))
        (PORT d[11] (1151:1151:1151) (1342:1342:1342))
        (PORT d[12] (914:914:914) (1075:1075:1075))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1019:1019:1019) (1111:1111:1111))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT d[0] (1303:1303:1303) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2300:2300:2300) (2682:2682:2682))
        (PORT d[1] (1781:1781:1781) (2090:2090:2090))
        (PORT d[2] (1590:1590:1590) (1883:1883:1883))
        (PORT d[3] (2057:2057:2057) (2390:2390:2390))
        (PORT d[4] (1479:1479:1479) (1701:1701:1701))
        (PORT d[5] (2310:2310:2310) (2711:2711:2711))
        (PORT d[6] (1963:1963:1963) (2298:2298:2298))
        (PORT d[7] (1552:1552:1552) (1778:1778:1778))
        (PORT d[8] (2029:2029:2029) (2350:2350:2350))
        (PORT d[9] (2856:2856:2856) (3279:3279:3279))
        (PORT d[10] (3050:3050:3050) (3496:3496:3496))
        (PORT d[11] (1799:1799:1799) (2091:2091:2091))
        (PORT d[12] (1648:1648:1648) (1920:1920:1920))
        (PORT clk (1328:1328:1328) (1356:1356:1356))
        (PORT ena (1635:1635:1635) (1789:1789:1789))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1356:1356:1356))
        (PORT d[0] (1635:1635:1635) (1789:1789:1789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1120:1120:1120) (1303:1303:1303))
        (PORT clk (1374:1374:1374) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1002:1002:1002) (1165:1165:1165))
        (PORT d[1] (1104:1104:1104) (1293:1293:1293))
        (PORT d[2] (946:946:946) (1091:1091:1091))
        (PORT d[3] (2198:2198:2198) (2554:2554:2554))
        (PORT d[4] (926:926:926) (1070:1070:1070))
        (PORT d[5] (957:957:957) (1117:1117:1117))
        (PORT d[6] (925:925:925) (1081:1081:1081))
        (PORT d[7] (896:896:896) (1044:1044:1044))
        (PORT d[8] (928:928:928) (1091:1091:1091))
        (PORT d[9] (949:949:949) (1121:1121:1121))
        (PORT d[10] (900:900:900) (1052:1052:1052))
        (PORT d[11] (1163:1163:1163) (1361:1361:1361))
        (PORT d[12] (939:939:939) (1106:1106:1106))
        (PORT clk (1372:1372:1372) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1011:1011:1011) (1095:1095:1095))
        (PORT clk (1372:1372:1372) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1399:1399:1399))
        (PORT d[0] (1295:1295:1295) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2153:2153:2153) (2511:2511:2511))
        (PORT d[1] (1804:1804:1804) (2119:2119:2119))
        (PORT d[2] (1588:1588:1588) (1882:1882:1882))
        (PORT d[3] (1893:1893:1893) (2207:2207:2207))
        (PORT d[4] (1642:1642:1642) (1881:1881:1881))
        (PORT d[5] (2316:2316:2316) (2718:2718:2718))
        (PORT d[6] (2084:2084:2084) (2409:2409:2409))
        (PORT d[7] (1720:1720:1720) (1970:1970:1970))
        (PORT d[8] (2035:2035:2035) (2362:2362:2362))
        (PORT d[9] (3136:3136:3136) (3595:3595:3595))
        (PORT d[10] (1462:1462:1462) (1675:1675:1675))
        (PORT d[11] (1800:1800:1800) (2086:2086:2086))
        (PORT d[12] (1628:1628:1628) (1895:1895:1895))
        (PORT clk (1331:1331:1331) (1358:1358:1358))
        (PORT ena (1653:1653:1653) (1831:1831:1831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1358:1358:1358))
        (PORT d[0] (1653:1653:1653) (1831:1831:1831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a69\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1135:1135:1135) (1323:1323:1323))
        (PORT clk (1379:1379:1379) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1011:1011:1011) (1180:1180:1180))
        (PORT d[1] (1114:1114:1114) (1311:1311:1311))
        (PORT d[2] (1124:1124:1124) (1297:1297:1297))
        (PORT d[3] (2210:2210:2210) (2583:2583:2583))
        (PORT d[4] (1098:1098:1098) (1264:1264:1264))
        (PORT d[5] (1107:1107:1107) (1285:1285:1285))
        (PORT d[6] (1077:1077:1077) (1258:1258:1258))
        (PORT d[7] (1046:1046:1046) (1210:1210:1210))
        (PORT d[8] (1227:1227:1227) (1431:1431:1431))
        (PORT d[9] (960:960:960) (1135:1135:1135))
        (PORT d[10] (1019:1019:1019) (1182:1182:1182))
        (PORT d[11] (1165:1165:1165) (1366:1366:1366))
        (PORT d[12] (932:932:932) (1093:1093:1093))
        (PORT clk (1377:1377:1377) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1042:1042:1042) (1134:1134:1134))
        (PORT clk (1377:1377:1377) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1402:1402:1402))
        (PORT d[0] (1326:1326:1326) (1427:1427:1427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2288:2288:2288) (2663:2663:2663))
        (PORT d[1] (1800:1800:1800) (2112:2112:2112))
        (PORT d[2] (1434:1434:1434) (1707:1707:1707))
        (PORT d[3] (2042:2042:2042) (2366:2366:2366))
        (PORT d[4] (1653:1653:1653) (1894:1894:1894))
        (PORT d[5] (2469:2469:2469) (2885:2885:2885))
        (PORT d[6] (1809:1809:1809) (2123:2123:2123))
        (PORT d[7] (1741:1741:1741) (1998:1998:1998))
        (PORT d[8] (2009:2009:2009) (2329:2329:2329))
        (PORT d[9] (3147:3147:3147) (3609:3609:3609))
        (PORT d[10] (2894:2894:2894) (3323:3323:3323))
        (PORT d[11] (1801:1801:1801) (2087:2087:2087))
        (PORT d[12] (1664:1664:1664) (1943:1943:1943))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT ena (1663:1663:1663) (1846:1846:1846))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT d[0] (1663:1663:1663) (1846:1846:1846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1113:1113:1113) (1294:1294:1294))
        (PORT clk (1374:1374:1374) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1005:1005:1005) (1170:1170:1170))
        (PORT d[1] (1121:1121:1121) (1314:1314:1314))
        (PORT d[2] (954:954:954) (1095:1095:1095))
        (PORT d[3] (2011:2011:2011) (2357:2357:2357))
        (PORT d[4] (926:926:926) (1073:1073:1073))
        (PORT d[5] (948:948:948) (1108:1108:1108))
        (PORT d[6] (904:904:904) (1057:1057:1057))
        (PORT d[7] (875:875:875) (1015:1015:1015))
        (PORT d[8] (910:910:910) (1070:1070:1070))
        (PORT d[9] (769:769:769) (913:913:913))
        (PORT d[10] (726:726:726) (857:857:857))
        (PORT d[11] (777:777:777) (910:910:910))
        (PORT d[12] (753:753:753) (894:894:894))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (993:993:993) (1075:1075:1075))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (PORT d[0] (1277:1277:1277) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2487:2487:2487) (2895:2895:2895))
        (PORT d[1] (1744:1744:1744) (2039:2039:2039))
        (PORT d[2] (1608:1608:1608) (1905:1905:1905))
        (PORT d[3] (2062:2062:2062) (2388:2388:2388))
        (PORT d[4] (1478:1478:1478) (1700:1700:1700))
        (PORT d[5] (2304:2304:2304) (2701:2701:2701))
        (PORT d[6] (1956:1956:1956) (2288:2288:2288))
        (PORT d[7] (1551:1551:1551) (1777:1777:1777))
        (PORT d[8] (2030:2030:2030) (2351:2351:2351))
        (PORT d[9] (3111:3111:3111) (3563:3563:3563))
        (PORT d[10] (1456:1456:1456) (1668:1668:1668))
        (PORT d[11] (1796:1796:1796) (2086:2086:2086))
        (PORT d[12] (1661:1661:1661) (1933:1933:1933))
        (PORT clk (1331:1331:1331) (1359:1359:1359))
        (PORT ena (1613:1613:1613) (1768:1768:1768))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1359:1359:1359))
        (PORT d[0] (1613:1613:1613) (1768:1768:1768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a95\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (904:904:904) (1046:1046:1046))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (756:756:756) (881:881:881))
        (PORT d[1] (778:778:778) (915:915:915))
        (PORT d[2] (789:789:789) (928:928:928))
        (PORT d[3] (918:918:918) (1073:1073:1073))
        (PORT d[4] (783:783:783) (920:920:920))
        (PORT d[5] (1042:1042:1042) (1214:1214:1214))
        (PORT d[6] (724:724:724) (845:845:845))
        (PORT d[7] (753:753:753) (887:887:887))
        (PORT d[8] (859:859:859) (1006:1006:1006))
        (PORT d[9] (966:966:966) (1137:1137:1137))
        (PORT d[10] (737:737:737) (868:868:868))
        (PORT d[11] (693:693:693) (808:808:808))
        (PORT d[12] (864:864:864) (1005:1005:1005))
        (PORT clk (1361:1361:1361) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (837:837:837) (904:904:904))
        (PORT clk (1361:1361:1361) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (PORT d[0] (1121:1121:1121) (1197:1197:1197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (759:759:759) (883:883:883))
        (PORT d[1] (1620:1620:1620) (1912:1912:1912))
        (PORT d[2] (755:755:755) (869:869:869))
        (PORT d[3] (1229:1229:1229) (1407:1407:1407))
        (PORT d[4] (740:740:740) (853:853:853))
        (PORT d[5] (2097:2097:2097) (2454:2454:2454))
        (PORT d[6] (1446:1446:1446) (1692:1692:1692))
        (PORT d[7] (956:956:956) (1093:1093:1093))
        (PORT d[8] (799:799:799) (929:929:929))
        (PORT d[9] (1111:1111:1111) (1268:1268:1268))
        (PORT d[10] (742:742:742) (861:861:861))
        (PORT d[11] (1440:1440:1440) (1676:1676:1676))
        (PORT d[12] (740:740:740) (865:865:865))
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (PORT ena (929:929:929) (985:985:985))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (PORT d[0] (929:929:929) (985:985:985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a381\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1263:1263:1263) (1465:1465:1465))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3850:3850:3850) (4415:4415:4415))
        (PORT d[1] (1946:1946:1946) (2288:2288:2288))
        (PORT d[2] (2292:2292:2292) (2698:2698:2698))
        (PORT d[3] (2621:2621:2621) (3092:3092:3092))
        (PORT d[4] (2482:2482:2482) (2889:2889:2889))
        (PORT d[5] (3492:3492:3492) (4075:4075:4075))
        (PORT d[6] (1582:1582:1582) (1842:1842:1842))
        (PORT d[7] (2610:2610:2610) (3054:3054:3054))
        (PORT d[8] (2592:2592:2592) (3041:3041:3041))
        (PORT d[9] (2060:2060:2060) (2433:2433:2433))
        (PORT d[10] (1613:1613:1613) (1880:1880:1880))
        (PORT d[11] (1450:1450:1450) (1717:1717:1717))
        (PORT d[12] (2116:2116:2116) (2509:2509:2509))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1417:1417:1417) (1560:1560:1560))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (PORT d[0] (1701:1701:1701) (1853:1853:1853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1865:1865:1865) (2143:2143:2143))
        (PORT d[1] (2623:2623:2623) (3101:3101:3101))
        (PORT d[2] (1314:1314:1314) (1531:1531:1531))
        (PORT d[3] (2830:2830:2830) (3277:3277:3277))
        (PORT d[4] (3099:3099:3099) (3588:3588:3588))
        (PORT d[5] (2475:2475:2475) (2893:2893:2893))
        (PORT d[6] (2284:2284:2284) (2683:2683:2683))
        (PORT d[7] (1939:1939:1939) (2265:2265:2265))
        (PORT d[8] (2343:2343:2343) (2715:2715:2715))
        (PORT d[9] (2900:2900:2900) (3339:3339:3339))
        (PORT d[10] (2852:2852:2852) (3292:3292:3292))
        (PORT d[11] (2329:2329:2329) (2731:2731:2731))
        (PORT d[12] (2861:2861:2861) (3363:3363:3363))
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (PORT ena (2115:2115:2115) (2411:2411:2411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (PORT d[0] (2115:2115:2115) (2411:2411:2411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a329\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (923:923:923) (1076:1076:1076))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (602:602:602) (706:706:706))
        (PORT d[1] (900:900:900) (1054:1054:1054))
        (PORT d[2] (764:764:764) (888:888:888))
        (PORT d[3] (916:916:916) (1070:1070:1070))
        (PORT d[4] (775:775:775) (901:901:901))
        (PORT d[5] (550:550:550) (648:648:648))
        (PORT d[6] (738:738:738) (862:862:862))
        (PORT d[7] (1048:1048:1048) (1218:1218:1218))
        (PORT d[8] (1085:1085:1085) (1269:1269:1269))
        (PORT d[9] (424:424:424) (515:515:515))
        (PORT d[10] (409:409:409) (491:491:491))
        (PORT d[11] (717:717:717) (833:833:833))
        (PORT d[12] (724:724:724) (854:854:854))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (507:507:507) (519:519:519))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (PORT d[0] (791:791:791) (812:812:812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1102:1102:1102) (1274:1274:1274))
        (PORT d[1] (1716:1716:1716) (2017:2017:2017))
        (PORT d[2] (1567:1567:1567) (1850:1850:1850))
        (PORT d[3] (1439:1439:1439) (1650:1650:1650))
        (PORT d[4] (1118:1118:1118) (1293:1293:1293))
        (PORT d[5] (2266:2266:2266) (2655:2655:2655))
        (PORT d[6] (1454:1454:1454) (1700:1700:1700))
        (PORT d[7] (1177:1177:1177) (1350:1350:1350))
        (PORT d[8] (1006:1006:1006) (1168:1168:1168))
        (PORT d[9] (1480:1480:1480) (1692:1692:1692))
        (PORT d[10] (941:941:941) (1090:1090:1090))
        (PORT d[11] (1668:1668:1668) (1945:1945:1945))
        (PORT d[12] (1089:1089:1089) (1260:1260:1260))
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (PORT ena (1084:1084:1084) (1158:1158:1158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (PORT d[0] (1084:1084:1084) (1158:1158:1158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a303\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (912:912:912) (1067:1067:1067))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (412:412:412) (485:485:485))
        (PORT d[1] (412:412:412) (488:488:488))
        (PORT d[2] (410:410:410) (487:487:487))
        (PORT d[3] (399:399:399) (468:468:468))
        (PORT d[4] (763:763:763) (887:887:887))
        (PORT d[5] (404:404:404) (480:480:480))
        (PORT d[6] (744:744:744) (873:873:873))
        (PORT d[7] (897:897:897) (1047:1047:1047))
        (PORT d[8] (1086:1086:1086) (1270:1270:1270))
        (PORT d[9] (948:948:948) (1110:1110:1110))
        (PORT d[10] (919:919:919) (1079:1079:1079))
        (PORT d[11] (557:557:557) (657:657:657))
        (PORT d[12] (760:760:760) (901:901:901))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (679:679:679) (726:726:726))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (PORT d[0] (963:963:963) (1019:1019:1019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (934:934:934) (1082:1082:1082))
        (PORT d[1] (1613:1613:1613) (1904:1904:1904))
        (PORT d[2] (944:944:944) (1082:1082:1082))
        (PORT d[3] (1440:1440:1440) (1654:1654:1654))
        (PORT d[4] (1110:1110:1110) (1284:1284:1284))
        (PORT d[5] (2291:2291:2291) (2682:2682:2682))
        (PORT d[6] (1456:1456:1456) (1705:1705:1705))
        (PORT d[7] (1169:1169:1169) (1342:1342:1342))
        (PORT d[8] (985:985:985) (1140:1140:1140))
        (PORT d[9] (1305:1305:1305) (1490:1490:1490))
        (PORT d[10] (958:958:958) (1113:1113:1113))
        (PORT d[11] (1647:1647:1647) (1916:1916:1916))
        (PORT d[12] (938:938:938) (1095:1095:1095))
        (PORT clk (1288:1288:1288) (1315:1315:1315))
        (PORT ena (1060:1060:1060) (1135:1135:1135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1315:1315:1315))
        (PORT d[0] (1060:1060:1060) (1135:1135:1135))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a277\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1289:1289:1289) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (951:951:951) (1101:1101:1101))
        (PORT clk (1358:1358:1358) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (804:804:804) (938:938:938))
        (PORT d[1] (1193:1193:1193) (1396:1396:1396))
        (PORT d[2] (740:740:740) (856:856:856))
        (PORT d[3] (1084:1084:1084) (1255:1255:1255))
        (PORT d[4] (757:757:757) (880:880:880))
        (PORT d[5] (996:996:996) (1151:1151:1151))
        (PORT d[6] (865:865:865) (1004:1004:1004))
        (PORT d[7] (1229:1229:1229) (1422:1422:1422))
        (PORT d[8] (691:691:691) (812:812:812))
        (PORT d[9] (736:736:736) (872:872:872))
        (PORT d[10] (699:699:699) (823:823:823))
        (PORT d[11] (742:742:742) (866:866:866))
        (PORT d[12] (766:766:766) (909:909:909))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1019:1019:1019) (1104:1104:1104))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (PORT d[0] (1303:1303:1303) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2499:2499:2499) (2910:2910:2910))
        (PORT d[1] (1582:1582:1582) (1861:1861:1861))
        (PORT d[2] (1591:1591:1591) (1870:1870:1870))
        (PORT d[3] (1607:1607:1607) (1838:1838:1838))
        (PORT d[4] (1287:1287:1287) (1482:1482:1482))
        (PORT d[5] (2299:2299:2299) (2696:2696:2696))
        (PORT d[6] (1910:1910:1910) (2217:2217:2217))
        (PORT d[7] (1365:1365:1365) (1564:1564:1564))
        (PORT d[8] (2207:2207:2207) (2547:2547:2547))
        (PORT d[9] (3110:3110:3110) (3559:3559:3559))
        (PORT d[10] (1112:1112:1112) (1283:1283:1283))
        (PORT d[11] (1834:1834:1834) (2131:2131:2131))
        (PORT d[12] (1637:1637:1637) (1903:1903:1903))
        (PORT clk (1315:1315:1315) (1342:1342:1342))
        (PORT ena (1475:1475:1475) (1632:1632:1632))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1342:1342:1342))
        (PORT d[0] (1475:1475:1475) (1632:1632:1632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a251\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (924:924:924) (1068:1068:1068))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (614:614:614) (718:718:718))
        (PORT d[1] (903:903:903) (1045:1045:1045))
        (PORT d[2] (588:588:588) (683:683:683))
        (PORT d[3] (1067:1067:1067) (1237:1237:1237))
        (PORT d[4] (804:804:804) (939:939:939))
        (PORT d[5] (573:573:573) (676:676:676))
        (PORT d[6] (899:899:899) (1045:1045:1045))
        (PORT d[7] (1011:1011:1011) (1165:1165:1165))
        (PORT d[8] (914:914:914) (1078:1078:1078))
        (PORT d[9] (729:729:729) (863:863:863))
        (PORT d[10] (725:725:725) (854:854:854))
        (PORT d[11] (849:849:849) (986:986:986))
        (PORT d[12] (876:876:876) (1029:1029:1029))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (670:670:670) (718:718:718))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT d[0] (954:954:954) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1120:1120:1120) (1296:1296:1296))
        (PORT d[1] (1638:1638:1638) (1930:1930:1930))
        (PORT d[2] (1116:1116:1116) (1272:1272:1272))
        (PORT d[3] (1466:1466:1466) (1688:1688:1688))
        (PORT d[4] (1112:1112:1112) (1282:1282:1282))
        (PORT d[5] (2315:2315:2315) (2712:2712:2712))
        (PORT d[6] (1629:1629:1629) (1902:1902:1902))
        (PORT d[7] (1330:1330:1330) (1520:1520:1520))
        (PORT d[8] (1190:1190:1190) (1381:1381:1381))
        (PORT d[9] (1482:1482:1482) (1689:1689:1689))
        (PORT d[10] (1122:1122:1122) (1298:1298:1298))
        (PORT d[11] (1815:1815:1815) (2108:2108:2108))
        (PORT d[12] (1121:1121:1121) (1299:1299:1299))
        (PORT clk (1296:1296:1296) (1323:1323:1323))
        (PORT ena (1493:1493:1493) (1651:1651:1651))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1323:1323:1323))
        (PORT d[0] (1493:1493:1493) (1651:1651:1651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a225\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (922:922:922) (1067:1067:1067))
        (PORT clk (1345:1345:1345) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (615:615:615) (719:719:719))
        (PORT d[1] (1062:1062:1062) (1236:1236:1236))
        (PORT d[2] (587:587:587) (684:684:684))
        (PORT d[3] (1078:1078:1078) (1250:1250:1250))
        (PORT d[4] (912:912:912) (1052:1052:1052))
        (PORT d[5] (583:583:583) (691:691:691))
        (PORT d[6] (911:911:911) (1060:1060:1060))
        (PORT d[7] (1078:1078:1078) (1254:1254:1254))
        (PORT d[8] (913:913:913) (1077:1077:1077))
        (PORT d[9] (569:569:569) (679:679:679))
        (PORT d[10] (714:714:714) (843:843:843))
        (PORT d[11] (574:574:574) (677:677:677))
        (PORT d[12] (734:734:734) (865:865:865))
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (657:657:657) (698:698:698))
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (PORT d[0] (955:955:955) (1002:1002:1002))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2506:2506:2506) (2918:2918:2918))
        (PORT d[1] (1621:1621:1621) (1910:1910:1910))
        (PORT d[2] (1116:1116:1116) (1273:1273:1273))
        (PORT d[3] (2270:2270:2270) (2635:2635:2635))
        (PORT d[4] (1290:1290:1290) (1490:1490:1490))
        (PORT d[5] (2331:2331:2331) (2737:2737:2737))
        (PORT d[6] (1628:1628:1628) (1897:1897:1897))
        (PORT d[7] (1356:1356:1356) (1555:1555:1555))
        (PORT d[8] (1185:1185:1185) (1373:1373:1373))
        (PORT d[9] (1483:1483:1483) (1688:1688:1688))
        (PORT d[10] (1115:1115:1115) (1286:1286:1286))
        (PORT d[11] (1817:1817:1817) (2108:2108:2108))
        (PORT d[12] (1122:1122:1122) (1300:1300:1300))
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (PORT ena (1492:1492:1492) (1650:1650:1650))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (PORT d[0] (1492:1492:1492) (1650:1650:1650))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a407\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (932:932:932) (1089:1089:1089))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (557:557:557) (653:653:653))
        (PORT d[1] (728:728:728) (859:859:859))
        (PORT d[2] (560:560:560) (656:656:656))
        (PORT d[3] (885:885:885) (1033:1033:1033))
        (PORT d[4] (596:596:596) (702:702:702))
        (PORT d[5] (860:860:860) (1009:1009:1009))
        (PORT d[6] (728:728:728) (853:853:853))
        (PORT d[7] (886:886:886) (1033:1033:1033))
        (PORT d[8] (1081:1081:1081) (1266:1266:1266))
        (PORT d[9] (924:924:924) (1080:1080:1080))
        (PORT d[10] (912:912:912) (1067:1067:1067))
        (PORT d[11] (584:584:584) (692:692:692))
        (PORT d[12] (754:754:754) (889:889:889))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (671:671:671) (716:716:716))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT d[0] (944:944:944) (995:995:995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (922:922:922) (1065:1065:1065))
        (PORT d[1] (1598:1598:1598) (1877:1877:1877))
        (PORT d[2] (943:943:943) (1081:1081:1081))
        (PORT d[3] (1292:1292:1292) (1491:1491:1491))
        (PORT d[4] (942:942:942) (1093:1093:1093))
        (PORT d[5] (2264:2264:2264) (2638:2638:2638))
        (PORT d[6] (1445:1445:1445) (1695:1695:1695))
        (PORT d[7] (1143:1143:1143) (1307:1307:1307))
        (PORT d[8] (992:992:992) (1151:1151:1151))
        (PORT d[9] (1293:1293:1293) (1477:1477:1477))
        (PORT d[10] (971:971:971) (1131:1131:1131))
        (PORT d[11] (1486:1486:1486) (1735:1735:1735))
        (PORT d[12] (904:904:904) (1050:1050:1050))
        (PORT clk (1296:1296:1296) (1323:1323:1323))
        (PORT ena (1047:1047:1047) (1119:1119:1119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1323:1323:1323))
        (PORT d[0] (1047:1047:1047) (1119:1119:1119))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a355\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1187:1187:1187) (1395:1395:1395))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3752:3752:3752) (4317:4317:4317))
        (PORT d[1] (1666:1666:1666) (1951:1951:1951))
        (PORT d[2] (1891:1891:1891) (2220:2220:2220))
        (PORT d[3] (2310:2310:2310) (2713:2713:2713))
        (PORT d[4] (1429:1429:1429) (1611:1611:1611))
        (PORT d[5] (3142:3142:3142) (3614:3614:3614))
        (PORT d[6] (1675:1675:1675) (1957:1957:1957))
        (PORT d[7] (2178:2178:2178) (2534:2534:2534))
        (PORT d[8] (1312:1312:1312) (1553:1553:1553))
        (PORT d[9] (1298:1298:1298) (1490:1490:1490))
        (PORT d[10] (1724:1724:1724) (1960:1960:1960))
        (PORT d[11] (1030:1030:1030) (1225:1225:1225))
        (PORT d[12] (1181:1181:1181) (1397:1397:1397))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2398:2398:2398) (2727:2727:2727))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (PORT d[0] (2682:2682:2682) (3020:3020:3020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2722:2722:2722) (3169:3169:3169))
        (PORT d[1] (3007:3007:3007) (3532:3532:3532))
        (PORT d[2] (1660:1660:1660) (1969:1969:1969))
        (PORT d[3] (2297:2297:2297) (2660:2660:2660))
        (PORT d[4] (3040:3040:3040) (3542:3542:3542))
        (PORT d[5] (2707:2707:2707) (3167:3167:3167))
        (PORT d[6] (2171:2171:2171) (2521:2521:2521))
        (PORT d[7] (1980:1980:1980) (2321:2321:2321))
        (PORT d[8] (1946:1946:1946) (2277:2277:2277))
        (PORT d[9] (2033:2033:2033) (2318:2318:2318))
        (PORT d[10] (2943:2943:2943) (3395:3395:3395))
        (PORT d[11] (2048:2048:2048) (2394:2394:2394))
        (PORT d[12] (1999:1999:1999) (2336:2336:2336))
        (PORT clk (1309:1309:1309) (1337:1337:1337))
        (PORT ena (2145:2145:2145) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1337:1337:1337))
        (PORT d[0] (2145:2145:2145) (2430:2430:2430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a146\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1181:1181:1181) (1386:1386:1386))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3590:3590:3590) (4127:4127:4127))
        (PORT d[1] (1748:1748:1748) (2059:2059:2059))
        (PORT d[2] (1883:1883:1883) (2207:2207:2207))
        (PORT d[3] (2486:2486:2486) (2910:2910:2910))
        (PORT d[4] (1252:1252:1252) (1414:1414:1414))
        (PORT d[5] (1534:1534:1534) (1747:1747:1747))
        (PORT d[6] (1774:1774:1774) (2074:2074:2074))
        (PORT d[7] (2024:2024:2024) (2366:2366:2366))
        (PORT d[8] (1490:1490:1490) (1753:1753:1753))
        (PORT d[9] (1120:1120:1120) (1288:1288:1288))
        (PORT d[10] (1772:1772:1772) (2062:2062:2062))
        (PORT d[11] (1615:1615:1615) (1921:1921:1921))
        (PORT d[12] (1370:1370:1370) (1619:1619:1619))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1456:1456:1456) (1614:1614:1614))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT d[0] (1740:1740:1740) (1907:1907:1907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2908:2908:2908) (3378:3378:3378))
        (PORT d[1] (2799:2799:2799) (3289:3289:3289))
        (PORT d[2] (1671:1671:1671) (1986:1986:1986))
        (PORT d[3] (2118:2118:2118) (2460:2460:2460))
        (PORT d[4] (3212:3212:3212) (3743:3743:3743))
        (PORT d[5] (3029:3029:3029) (3496:3496:3496))
        (PORT d[6] (1843:1843:1843) (2154:2154:2154))
        (PORT d[7] (1802:1802:1802) (2120:2120:2120))
        (PORT d[8] (2132:2132:2132) (2486:2486:2486))
        (PORT d[9] (1995:1995:1995) (2267:2267:2267))
        (PORT d[10] (2822:2822:2822) (3247:3247:3247))
        (PORT d[11] (1906:1906:1906) (2231:2231:2231))
        (PORT d[12] (2586:2586:2586) (3007:3007:3007))
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (PORT ena (1879:1879:1879) (2105:2105:2105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (PORT d[0] (1879:1879:1879) (2105:2105:2105))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a120\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1186:1186:1186) (1393:1393:1393))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3755:3755:3755) (4312:4312:4312))
        (PORT d[1] (1551:1551:1551) (1838:1838:1838))
        (PORT d[2] (2058:2058:2058) (2404:2404:2404))
        (PORT d[3] (2312:2312:2312) (2721:2721:2721))
        (PORT d[4] (1250:1250:1250) (1415:1415:1415))
        (PORT d[5] (1713:1713:1713) (1952:1952:1952))
        (PORT d[6] (1676:1676:1676) (1963:1963:1963))
        (PORT d[7] (2201:2201:2201) (2564:2564:2564))
        (PORT d[8] (1471:1471:1471) (1732:1732:1732))
        (PORT d[9] (1119:1119:1119) (1288:1288:1288))
        (PORT d[10] (1735:1735:1735) (1972:1972:1972))
        (PORT d[11] (1024:1024:1024) (1219:1219:1219))
        (PORT d[12] (1195:1195:1195) (1418:1418:1418))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2196:2196:2196) (2498:2498:2498))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT d[0] (2330:2330:2330) (2628:2628:2628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2726:2726:2726) (3171:3171:3171))
        (PORT d[1] (2489:2489:2489) (2942:2942:2942))
        (PORT d[2] (1674:1674:1674) (1976:1976:1976))
        (PORT d[3] (2300:2300:2300) (2666:2666:2666))
        (PORT d[4] (3226:3226:3226) (3756:3756:3756))
        (PORT d[5] (2520:2520:2520) (2956:2956:2956))
        (PORT d[6] (1655:1655:1655) (1941:1941:1941))
        (PORT d[7] (1837:1837:1837) (2160:2160:2160))
        (PORT d[8] (1946:1946:1946) (2273:2273:2273))
        (PORT d[9] (2012:2012:2012) (2290:2290:2290))
        (PORT d[10] (2950:2950:2950) (3403:3403:3403))
        (PORT d[11] (1876:1876:1876) (2205:2205:2205))
        (PORT d[12] (2009:2009:2009) (2348:2348:2348))
        (PORT clk (1312:1312:1312) (1341:1341:1341))
        (PORT ena (2157:2157:2157) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1341:1341:1341))
        (PORT d[0] (2157:2157:2157) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a68\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1332:1332:1332) (1543:1543:1543))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3754:3754:3754) (4321:4321:4321))
        (PORT d[1] (1624:1624:1624) (1892:1892:1892))
        (PORT d[2] (2018:2018:2018) (2365:2365:2365))
        (PORT d[3] (2303:2303:2303) (2715:2715:2715))
        (PORT d[4] (1417:1417:1417) (1592:1592:1592))
        (PORT d[5] (2967:2967:2967) (3416:3416:3416))
        (PORT d[6] (1840:1840:1840) (2143:2143:2143))
        (PORT d[7] (2020:2020:2020) (2362:2362:2362))
        (PORT d[8] (1298:1298:1298) (1532:1532:1532))
        (PORT d[9] (1281:1281:1281) (1472:1472:1472))
        (PORT d[10] (1566:1566:1566) (1785:1785:1785))
        (PORT d[11] (1031:1031:1031) (1226:1226:1226))
        (PORT d[12] (1299:1299:1299) (1521:1521:1521))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1802:1802:1802) (1974:1974:1974))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1381:1381:1381))
        (PORT d[0] (2083:2083:2083) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2545:2545:2545) (2965:2965:2965))
        (PORT d[1] (2827:2827:2827) (3324:3324:3324))
        (PORT d[2] (1792:1792:1792) (2111:2111:2111))
        (PORT d[3] (2286:2286:2286) (2645:2645:2645))
        (PORT d[4] (3226:3226:3226) (3750:3750:3750))
        (PORT d[5] (2637:2637:2637) (3091:3091:3091))
        (PORT d[6] (1987:1987:1987) (2309:2309:2309))
        (PORT d[7] (1822:1822:1822) (2144:2144:2144))
        (PORT d[8] (1909:1909:1909) (2225:2225:2225))
        (PORT d[9] (2031:2031:2031) (2313:2313:2313))
        (PORT d[10] (2767:2767:2767) (3197:3197:3197))
        (PORT d[11] (2294:2294:2294) (2691:2691:2691))
        (PORT d[12] (1850:1850:1850) (2167:2167:2167))
        (PORT clk (1313:1313:1313) (1340:1340:1340))
        (PORT ena (1987:1987:1987) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1340:1340:1340))
        (PORT d[0] (1987:1987:1987) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a94\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1264:1264:1264) (1474:1474:1474))
        (PORT clk (1311:1311:1311) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3160:3160:3160) (3625:3625:3625))
        (PORT d[1] (2578:2578:2578) (3028:3028:3028))
        (PORT d[2] (2358:2358:2358) (2762:2762:2762))
        (PORT d[3] (2202:2202:2202) (2604:2604:2604))
        (PORT d[4] (2927:2927:2927) (3384:3384:3384))
        (PORT d[5] (2674:2674:2674) (3123:3123:3123))
        (PORT d[6] (3218:3218:3218) (3705:3705:3705))
        (PORT d[7] (2632:2632:2632) (3017:3017:3017))
        (PORT d[8] (3562:3562:3562) (4110:4110:4110))
        (PORT d[9] (2078:2078:2078) (2460:2460:2460))
        (PORT d[10] (3269:3269:3269) (3729:3729:3729))
        (PORT d[11] (1648:1648:1648) (1962:1962:1962))
        (PORT d[12] (2055:2055:2055) (2426:2426:2426))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1900:1900:1900) (2154:2154:2154))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (PORT d[0] (2184:2184:2184) (2447:2447:2447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2297:2297:2297) (2698:2698:2698))
        (PORT d[1] (1594:1594:1594) (1870:1870:1870))
        (PORT d[2] (1375:1375:1375) (1621:1621:1621))
        (PORT d[3] (2613:2613:2613) (3037:3037:3037))
        (PORT d[4] (2341:2341:2341) (2722:2722:2722))
        (PORT d[5] (2694:2694:2694) (3168:3168:3168))
        (PORT d[6] (2151:2151:2151) (2514:2514:2514))
        (PORT d[7] (1601:1601:1601) (1872:1872:1872))
        (PORT d[8] (2288:2288:2288) (2596:2596:2596))
        (PORT d[9] (3111:3111:3111) (3574:3574:3574))
        (PORT d[10] (2281:2281:2281) (2643:2643:2643))
        (PORT d[11] (2539:2539:2539) (2984:2984:2984))
        (PORT d[12] (2734:2734:2734) (3116:3116:3116))
        (PORT clk (1268:1268:1268) (1296:1296:1296))
        (PORT ena (2444:2444:2444) (2805:2805:2805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1296:1296:1296))
        (PORT d[0] (2444:2444:2444) (2805:2805:2805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a380\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1160:1160:1160) (1370:1370:1370))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2767:2767:2767) (3141:3141:3141))
        (PORT d[1] (2167:2167:2167) (2528:2528:2528))
        (PORT d[2] (1892:1892:1892) (2226:2226:2226))
        (PORT d[3] (1922:1922:1922) (2268:2268:2268))
        (PORT d[4] (2974:2974:2974) (3460:3460:3460))
        (PORT d[5] (2464:2464:2464) (2866:2866:2866))
        (PORT d[6] (2877:2877:2877) (3308:3308:3308))
        (PORT d[7] (2511:2511:2511) (2881:2881:2881))
        (PORT d[8] (2577:2577:2577) (2936:2936:2936))
        (PORT d[9] (2615:2615:2615) (3007:3007:3007))
        (PORT d[10] (2529:2529:2529) (2869:2869:2869))
        (PORT d[11] (2623:2623:2623) (2983:2983:2983))
        (PORT d[12] (2942:2942:2942) (3345:3345:3345))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2123:2123:2123) (2378:2378:2378))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (PORT d[0] (2421:2421:2421) (2682:2682:2682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2515:2515:2515) (2922:2922:2922))
        (PORT d[1] (1877:1877:1877) (2210:2210:2210))
        (PORT d[2] (1566:1566:1566) (1844:1844:1844))
        (PORT d[3] (2158:2158:2158) (2481:2481:2481))
        (PORT d[4] (1962:1962:1962) (2238:2238:2238))
        (PORT d[5] (1978:1978:1978) (2264:2264:2264))
        (PORT d[6] (2380:2380:2380) (2784:2784:2784))
        (PORT d[7] (1685:1685:1685) (1960:1960:1960))
        (PORT d[8] (1779:1779:1779) (2029:2029:2029))
        (PORT d[9] (2082:2082:2082) (2365:2365:2365))
        (PORT d[10] (2223:2223:2223) (2576:2576:2576))
        (PORT d[11] (2024:2024:2024) (2333:2333:2333))
        (PORT d[12] (1883:1883:1883) (2161:2161:2161))
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (PORT ena (2355:2355:2355) (2698:2698:2698))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (PORT d[0] (2355:2355:2355) (2698:2698:2698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a328\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (873:873:873) (1016:1016:1016))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1792:1792:1792) (2046:2046:2046))
        (PORT d[1] (1847:1847:1847) (2131:2131:2131))
        (PORT d[2] (1847:1847:1847) (2127:2127:2127))
        (PORT d[3] (2107:2107:2107) (2478:2478:2478))
        (PORT d[4] (1871:1871:1871) (2162:2162:2162))
        (PORT d[5] (1762:1762:1762) (2025:2025:2025))
        (PORT d[6] (2455:2455:2455) (2801:2801:2801))
        (PORT d[7] (1789:1789:1789) (2050:2050:2050))
        (PORT d[8] (1726:1726:1726) (1988:1988:1988))
        (PORT d[9] (1880:1880:1880) (2217:2217:2217))
        (PORT d[10] (1740:1740:1740) (2003:2003:2003))
        (PORT d[11] (1787:1787:1787) (2059:2059:2059))
        (PORT d[12] (1742:1742:1742) (1998:1998:1998))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2484:2484:2484) (2847:2847:2847))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (PORT d[0] (2768:2768:2768) (3140:3140:3140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1378:1378:1378) (1590:1590:1590))
        (PORT d[1] (2223:2223:2223) (2611:2611:2611))
        (PORT d[2] (1317:1317:1317) (1529:1529:1529))
        (PORT d[3] (1322:1322:1322) (1520:1520:1520))
        (PORT d[4] (1470:1470:1470) (1678:1678:1678))
        (PORT d[5] (1857:1857:1857) (2163:2163:2163))
        (PORT d[6] (2156:2156:2156) (2507:2507:2507))
        (PORT d[7] (1562:1562:1562) (1837:1837:1837))
        (PORT d[8] (1718:1718:1718) (1978:1978:1978))
        (PORT d[9] (1777:1777:1777) (2013:2013:2013))
        (PORT d[10] (2518:2518:2518) (2881:2881:2881))
        (PORT d[11] (1694:1694:1694) (1947:1947:1947))
        (PORT d[12] (2956:2956:2956) (3454:3454:3454))
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (PORT ena (2477:2477:2477) (2822:2822:2822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (PORT d[0] (2477:2477:2477) (2822:2822:2822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a302\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (931:931:931) (1100:1100:1100))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3125:3125:3125) (3542:3542:3542))
        (PORT d[1] (1960:1960:1960) (2273:2273:2273))
        (PORT d[2] (1857:1857:1857) (2172:2172:2172))
        (PORT d[3] (1885:1885:1885) (2221:2221:2221))
        (PORT d[4] (2157:2157:2157) (2532:2532:2532))
        (PORT d[5] (2283:2283:2283) (2662:2662:2662))
        (PORT d[6] (2695:2695:2695) (3100:3100:3100))
        (PORT d[7] (2012:2012:2012) (2356:2356:2356))
        (PORT d[8] (3525:3525:3525) (4064:4064:4064))
        (PORT d[9] (2242:2242:2242) (2588:2588:2588))
        (PORT d[10] (3363:3363:3363) (3851:3851:3851))
        (PORT d[11] (2076:2076:2076) (2473:2473:2473))
        (PORT d[12] (1661:1661:1661) (1972:1972:1972))
        (PORT clk (1364:1364:1364) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1756:1756:1756) (1979:1979:1979))
        (PORT clk (1364:1364:1364) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (PORT d[0] (2040:2040:2040) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1900:1900:1900) (2183:2183:2183))
        (PORT d[1] (1647:1647:1647) (1937:1937:1937))
        (PORT d[2] (1367:1367:1367) (1607:1607:1607))
        (PORT d[3] (1591:1591:1591) (1827:1827:1827))
        (PORT d[4] (2335:2335:2335) (2718:2718:2718))
        (PORT d[5] (1596:1596:1596) (1832:1832:1832))
        (PORT d[6] (1902:1902:1902) (2235:2235:2235))
        (PORT d[7] (1181:1181:1181) (1391:1391:1391))
        (PORT d[8] (1444:1444:1444) (1649:1649:1649))
        (PORT d[9] (2637:2637:2637) (3036:3036:3036))
        (PORT d[10] (1644:1644:1644) (1890:1890:1890))
        (PORT d[11] (1672:1672:1672) (1934:1934:1934))
        (PORT d[12] (1519:1519:1519) (1747:1747:1747))
        (PORT clk (1323:1323:1323) (1351:1351:1351))
        (PORT ena (1989:1989:1989) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1351:1351:1351))
        (PORT d[0] (1989:1989:1989) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a276\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1261:1261:1261) (1470:1470:1470))
        (PORT clk (1297:1297:1297) (1322:1322:1322))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3504:3504:3504) (4025:4025:4025))
        (PORT d[1] (2576:2576:2576) (3026:3026:3026))
        (PORT d[2] (2366:2366:2366) (2771:2771:2771))
        (PORT d[3] (2212:2212:2212) (2618:2618:2618))
        (PORT d[4] (2812:2812:2812) (3254:3254:3254))
        (PORT d[5] (2686:2686:2686) (3136:3136:3136))
        (PORT d[6] (3212:3212:3212) (3695:3695:3695))
        (PORT d[7] (2823:2823:2823) (3235:3235:3235))
        (PORT d[8] (3559:3559:3559) (4100:4100:4100))
        (PORT d[9] (2111:2111:2111) (2499:2499:2499))
        (PORT d[10] (2466:2466:2466) (2909:2909:2909))
        (PORT d[11] (1626:1626:1626) (1931:1931:1931))
        (PORT d[12] (2044:2044:2044) (2430:2430:2430))
        (PORT clk (1295:1295:1295) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3468:3468:3468) (3931:3931:3931))
        (PORT clk (1295:1295:1295) (1320:1320:1320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1322:1322:1322))
        (PORT d[0] (3752:3752:3752) (4224:4224:4224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2437:2437:2437) (2841:2841:2841))
        (PORT d[1] (1606:1606:1606) (1888:1888:1888))
        (PORT d[2] (1235:1235:1235) (1465:1465:1465))
        (PORT d[3] (2585:2585:2585) (2995:2995:2995))
        (PORT d[4] (2522:2522:2522) (2934:2934:2934))
        (PORT d[5] (2737:2737:2737) (3214:3214:3214))
        (PORT d[6] (1958:1958:1958) (2288:2288:2288))
        (PORT d[7] (1763:1763:1763) (2054:2054:2054))
        (PORT d[8] (2321:2321:2321) (2636:2636:2636))
        (PORT d[9] (2934:2934:2934) (3365:3365:3365))
        (PORT d[10] (2248:2248:2248) (2604:2604:2604))
        (PORT d[11] (2547:2547:2547) (2993:2993:2993))
        (PORT d[12] (2713:2713:2713) (3092:3092:3092))
        (PORT clk (1254:1254:1254) (1281:1281:1281))
        (PORT ena (2436:2436:2436) (2796:2796:2796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1254:1254:1254) (1281:1281:1281))
        (PORT d[0] (2436:2436:2436) (2796:2796:2796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a250\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1255:1255:1255) (1282:1282:1282))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1168:1168:1168) (1378:1378:1378))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2890:2890:2890) (3280:3280:3280))
        (PORT d[1] (2000:2000:2000) (2340:2340:2340))
        (PORT d[2] (2091:2091:2091) (2456:2456:2456))
        (PORT d[3] (1917:1917:1917) (2259:2259:2259))
        (PORT d[4] (3200:3200:3200) (3698:3698:3698))
        (PORT d[5] (2829:2829:2829) (3285:3285:3285))
        (PORT d[6] (3057:3057:3057) (3511:3511:3511))
        (PORT d[7] (3017:3017:3017) (3475:3475:3475))
        (PORT d[8] (2601:2601:2601) (2968:2968:2968))
        (PORT d[9] (2372:2372:2372) (2781:2781:2781))
        (PORT d[10] (2572:2572:2572) (2920:2920:2920))
        (PORT d[11] (3643:3643:3643) (4163:4163:4163))
        (PORT d[12] (3126:3126:3126) (3559:3559:3559))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2775:2775:2775) (3151:3151:3151))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (PORT d[0] (3069:3069:3069) (3456:3456:3456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3143:3143:3143) (3648:3648:3648))
        (PORT d[1] (1814:1814:1814) (2131:2131:2131))
        (PORT d[2] (1453:1453:1453) (1735:1735:1735))
        (PORT d[3] (2158:2158:2158) (2481:2481:2481))
        (PORT d[4] (2500:2500:2500) (2906:2906:2906))
        (PORT d[5] (2740:2740:2740) (3203:3203:3203))
        (PORT d[6] (2372:2372:2372) (2772:2772:2772))
        (PORT d[7] (1719:1719:1719) (2001:2001:2001))
        (PORT d[8] (1961:1961:1961) (2237:2237:2237))
        (PORT d[9] (2083:2083:2083) (2365:2365:2365))
        (PORT d[10] (2224:2224:2224) (2575:2575:2575))
        (PORT d[11] (2191:2191:2191) (2515:2515:2515))
        (PORT d[12] (2051:2051:2051) (2350:2350:2350))
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (PORT ena (2376:2376:2376) (2720:2720:2720))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (PORT d[0] (2376:2376:2376) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a224\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1175:1175:1175) (1386:1386:1386))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2706:2706:2706) (3073:3073:3073))
        (PORT d[1] (2000:2000:2000) (2339:2339:2339))
        (PORT d[2] (2091:2091:2091) (2458:2458:2458))
        (PORT d[3] (1933:1933:1933) (2278:2278:2278))
        (PORT d[4] (3190:3190:3190) (3685:3685:3685))
        (PORT d[5] (2830:2830:2830) (3289:3289:3289))
        (PORT d[6] (3045:3045:3045) (3498:3498:3498))
        (PORT d[7] (3005:3005:3005) (3457:3457:3457))
        (PORT d[8] (2740:2740:2740) (3130:3130:3130))
        (PORT d[9] (2525:2525:2525) (2953:2953:2953))
        (PORT d[10] (2560:2560:2560) (2908:2908:2908))
        (PORT d[11] (3662:3662:3662) (4188:4188:4188))
        (PORT d[12] (3118:3118:3118) (3550:3550:3550))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2460:2460:2460) (2804:2804:2804))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT d[0] (2731:2731:2731) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3134:3134:3134) (3635:3635:3635))
        (PORT d[1] (1856:1856:1856) (2186:2186:2186))
        (PORT d[2] (1581:1581:1581) (1869:1869:1869))
        (PORT d[3] (2182:2182:2182) (2517:2517:2517))
        (PORT d[4] (2555:2555:2555) (2974:2974:2974))
        (PORT d[5] (2737:2737:2737) (3197:3197:3197))
        (PORT d[6] (2221:2221:2221) (2600:2600:2600))
        (PORT d[7] (1716:1716:1716) (1999:1999:1999))
        (PORT d[8] (1954:1954:1954) (2228:2228:2228))
        (PORT d[9] (2083:2083:2083) (2370:2370:2370))
        (PORT d[10] (2202:2202:2202) (2549:2549:2549))
        (PORT d[11] (2179:2179:2179) (2501:2501:2501))
        (PORT d[12] (2051:2051:2051) (2351:2351:2351))
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (PORT ena (2369:2369:2369) (2713:2713:2713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (PORT d[0] (2369:2369:2369) (2713:2713:2713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a406\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1171:1171:1171) (1385:1385:1385))
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2586:2586:2586) (2928:2928:2928))
        (PORT d[1] (2144:2144:2144) (2503:2503:2503))
        (PORT d[2] (2084:2084:2084) (2449:2449:2449))
        (PORT d[3] (1922:1922:1922) (2264:2264:2264))
        (PORT d[4] (2627:2627:2627) (3059:3059:3059))
        (PORT d[5] (2791:2791:2791) (3237:3237:3237))
        (PORT d[6] (2898:2898:2898) (3337:3337:3337))
        (PORT d[7] (3007:3007:3007) (3459:3459:3459))
        (PORT d[8] (2454:2454:2454) (2800:2800:2800))
        (PORT d[9] (2556:2556:2556) (2994:2994:2994))
        (PORT d[10] (2400:2400:2400) (2726:2726:2726))
        (PORT d[11] (2475:2475:2475) (2819:2819:2819))
        (PORT d[12] (2462:2462:2462) (2800:2800:2800))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1868:1868:1868) (2129:2129:2129))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (PORT d[0] (2152:2152:2152) (2422:2422:2422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3150:3150:3150) (3654:3654:3654))
        (PORT d[1] (1858:1858:1858) (2186:2186:2186))
        (PORT d[2] (1789:1789:1789) (2108:2108:2108))
        (PORT d[3] (2033:2033:2033) (2352:2352:2352))
        (PORT d[4] (1806:1806:1806) (2060:2060:2060))
        (PORT d[5] (2725:2725:2725) (3178:3178:3178))
        (PORT d[6] (2218:2218:2218) (2600:2600:2600))
        (PORT d[7] (1541:1541:1541) (1798:1798:1798))
        (PORT d[8] (1777:1777:1777) (2023:2023:2023))
        (PORT d[9] (1854:1854:1854) (2104:2104:2104))
        (PORT d[10] (1981:1981:1981) (2270:2270:2270))
        (PORT d[11] (2015:2015:2015) (2313:2313:2313))
        (PORT d[12] (2057:2057:2057) (2360:2360:2360))
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (PORT ena (2368:2368:2368) (2714:2714:2714))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (PORT d[0] (2368:2368:2368) (2714:2714:2714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a354\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1308:1308:1308))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1163:1163:1163) (1379:1379:1379))
        (PORT clk (1305:1305:1305) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3161:3161:3161) (3626:3626:3626))
        (PORT d[1] (2271:2271:2271) (2671:2671:2671))
        (PORT d[2] (2366:2366:2366) (2773:2773:2773))
        (PORT d[3] (2181:2181:2181) (2575:2575:2575))
        (PORT d[4] (2821:2821:2821) (3264:3264:3264))
        (PORT d[5] (2682:2682:2682) (3130:3130:3130))
        (PORT d[6] (3199:3199:3199) (3678:3678:3678))
        (PORT d[7] (2798:2798:2798) (3206:3206:3206))
        (PORT d[8] (3562:3562:3562) (4106:4106:4106))
        (PORT d[9] (2102:2102:2102) (2490:2490:2490))
        (PORT d[10] (2657:2657:2657) (3134:3134:3134))
        (PORT d[11] (1789:1789:1789) (2118:2118:2118))
        (PORT d[12] (2032:2032:2032) (2418:2418:2418))
        (PORT clk (1303:1303:1303) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2163:2163:2163) (2437:2437:2437))
        (PORT clk (1303:1303:1303) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (PORT d[0] (2447:2447:2447) (2730:2730:2730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2442:2442:2442) (2852:2852:2852))
        (PORT d[1] (1782:1782:1782) (2099:2099:2099))
        (PORT d[2] (1369:1369:1369) (1608:1608:1608))
        (PORT d[3] (2575:2575:2575) (2980:2980:2980))
        (PORT d[4] (2500:2500:2500) (2899:2899:2899))
        (PORT d[5] (2724:2724:2724) (3195:3195:3195))
        (PORT d[6] (2126:2126:2126) (2482:2482:2482))
        (PORT d[7] (1608:1608:1608) (1881:1881:1881))
        (PORT d[8] (2303:2303:2303) (2613:2613:2613))
        (PORT d[9] (2948:2948:2948) (3388:3388:3388))
        (PORT d[10] (2262:2262:2262) (2620:2620:2620))
        (PORT d[11] (2546:2546:2546) (2992:2992:2992))
        (PORT d[12] (2739:2739:2739) (3127:3127:3127))
        (PORT clk (1262:1262:1262) (1288:1288:1288))
        (PORT ena (2443:2443:2443) (2804:2804:2804))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1288:1288:1288))
        (PORT d[0] (2443:2443:2443) (2804:2804:2804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1289:1289:1289))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1289:1289:1289))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a145\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1289:1289:1289))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1174:1174:1174) (1390:1390:1390))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3154:3154:3154) (3618:3618:3618))
        (PORT d[1] (2437:2437:2437) (2858:2858:2858))
        (PORT d[2] (2162:2162:2162) (2534:2534:2534))
        (PORT d[3] (2225:2225:2225) (2634:2634:2634))
        (PORT d[4] (3094:3094:3094) (3573:3573:3573))
        (PORT d[5] (2660:2660:2660) (3103:3103:3103))
        (PORT d[6] (3039:3039:3039) (3496:3496:3496))
        (PORT d[7] (2816:2816:2816) (3228:3228:3228))
        (PORT d[8] (3378:3378:3378) (3893:3893:3893))
        (PORT d[9] (2068:2068:2068) (2449:2449:2449))
        (PORT d[10] (2469:2469:2469) (2912:2912:2912))
        (PORT d[11] (1820:1820:1820) (2157:2157:2157))
        (PORT d[12] (3147:3147:3147) (3574:3574:3574))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2399:2399:2399) (2762:2762:2762))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT d[0] (2683:2683:2683) (3055:3055:3055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2465:2465:2465) (2890:2890:2890))
        (PORT d[1] (1790:1790:1790) (2104:2104:2104))
        (PORT d[2] (1373:1373:1373) (1612:1612:1612))
        (PORT d[3] (2743:2743:2743) (3169:3169:3169))
        (PORT d[4] (2338:2338:2338) (2711:2711:2711))
        (PORT d[5] (2706:2706:2706) (3176:3176:3176))
        (PORT d[6] (2081:2081:2081) (2459:2459:2459))
        (PORT d[7] (1601:1601:1601) (1877:1877:1877))
        (PORT d[8] (2159:2159:2159) (2453:2453:2453))
        (PORT d[9] (3137:3137:3137) (3609:3609:3609))
        (PORT d[10] (2281:2281:2281) (2644:2644:2644))
        (PORT d[11] (2526:2526:2526) (2968:2968:2968))
        (PORT d[12] (2747:2747:2747) (3137:3137:3137))
        (PORT clk (1275:1275:1275) (1302:1302:1302))
        (PORT ena (2622:2622:2622) (3012:3012:3012))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1302:1302:1302))
        (PORT d[0] (2622:2622:2622) (3012:3012:3012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a171\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1192:1192:1192) (1410:1410:1410))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3718:3718:3718) (4275:4275:4275))
        (PORT d[1] (2571:2571:2571) (3023:3023:3023))
        (PORT d[2] (1986:1986:1986) (2333:2333:2333))
        (PORT d[3] (2392:2392:2392) (2821:2821:2821))
        (PORT d[4] (2606:2606:2606) (3060:3060:3060))
        (PORT d[5] (2844:2844:2844) (3312:3312:3312))
        (PORT d[6] (3180:3180:3180) (3659:3659:3659))
        (PORT d[7] (3022:3022:3022) (3464:3464:3464))
        (PORT d[8] (4026:4026:4026) (4656:4656:4656))
        (PORT d[9] (2456:2456:2456) (2896:2896:2896))
        (PORT d[10] (2476:2476:2476) (2925:2925:2925))
        (PORT d[11] (3225:3225:3225) (3646:3646:3646))
        (PORT d[12] (2057:2057:2057) (2447:2447:2447))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2500:2500:2500) (2876:2876:2876))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (PORT d[0] (2784:2784:2784) (3169:3169:3169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2643:2643:2643) (3095:3095:3095))
        (PORT d[1] (1606:1606:1606) (1892:1892:1892))
        (PORT d[2] (1607:1607:1607) (1888:1888:1888))
        (PORT d[3] (2430:2430:2430) (2814:2814:2814))
        (PORT d[4] (2726:2726:2726) (3168:3168:3168))
        (PORT d[5] (2687:2687:2687) (3151:3151:3151))
        (PORT d[6] (2061:2061:2061) (2434:2434:2434))
        (PORT d[7] (1656:1656:1656) (1958:1958:1958))
        (PORT d[8] (2701:2701:2701) (3079:3079:3079))
        (PORT d[9] (2823:2823:2823) (3246:3246:3246))
        (PORT d[10] (2291:2291:2291) (2661:2661:2661))
        (PORT d[11] (2538:2538:2538) (2943:2943:2943))
        (PORT d[12] (2755:2755:2755) (3148:3148:3148))
        (PORT clk (1287:1287:1287) (1315:1315:1315))
        (PORT ena (2603:2603:2603) (2981:2981:2981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1315:1315:1315))
        (PORT d[0] (2603:2603:2603) (2981:2981:2981))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a119\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1352:1352:1352) (1583:1583:1583))
        (PORT clk (1339:1339:1339) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3539:3539:3539) (4071:4071:4071))
        (PORT d[1] (2449:2449:2449) (2881:2881:2881))
        (PORT d[2] (2155:2155:2155) (2528:2528:2528))
        (PORT d[3] (2383:2383:2383) (2813:2813:2813))
        (PORT d[4] (2542:2542:2542) (2987:2987:2987))
        (PORT d[5] (2687:2687:2687) (3135:3135:3135))
        (PORT d[6] (3185:3185:3185) (3670:3670:3670))
        (PORT d[7] (3179:3179:3179) (3642:3642:3642))
        (PORT d[8] (3923:3923:3923) (4517:4517:4517))
        (PORT d[9] (2179:2179:2179) (2562:2562:2562))
        (PORT d[10] (2501:2501:2501) (2942:2942:2942))
        (PORT d[11] (1821:1821:1821) (2164:2164:2164))
        (PORT d[12] (2071:2071:2071) (2469:2469:2469))
        (PORT clk (1337:1337:1337) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3135:3135:3135) (3562:3562:3562))
        (PORT clk (1337:1337:1337) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (PORT d[0] (3419:3419:3419) (3855:3855:3855))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2671:2671:2671) (3127:3127:3127))
        (PORT d[1] (1780:1780:1780) (2089:2089:2089))
        (PORT d[2] (1616:1616:1616) (1898:1898:1898))
        (PORT d[3] (2570:2570:2570) (2972:2972:2972))
        (PORT d[4] (2882:2882:2882) (3358:3358:3358))
        (PORT d[5] (2530:2530:2530) (2967:2967:2967))
        (PORT d[6] (2220:2220:2220) (2617:2617:2617))
        (PORT d[7] (1650:1650:1650) (1950:1950:1950))
        (PORT d[8] (2696:2696:2696) (3068:3068:3068))
        (PORT d[9] (2816:2816:2816) (3239:3239:3239))
        (PORT d[10] (2470:2470:2470) (2863:2863:2863))
        (PORT d[11] (2545:2545:2545) (2947:2947:2947))
        (PORT d[12] (2916:2916:2916) (3326:3326:3326))
        (PORT clk (1296:1296:1296) (1325:1325:1325))
        (PORT ena (2593:2593:2593) (2971:2971:2971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1325:1325:1325))
        (PORT d[0] (2593:2593:2593) (2971:2971:2971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a197\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1352:1352:1352) (1596:1596:1596))
        (PORT clk (1354:1354:1354) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3665:3665:3665) (4200:4200:4200))
        (PORT d[1] (2595:2595:2595) (3048:3048:3048))
        (PORT d[2] (2805:2805:2805) (3317:3317:3317))
        (PORT d[3] (2752:2752:2752) (3236:3236:3236))
        (PORT d[4] (3148:3148:3148) (3644:3644:3644))
        (PORT d[5] (2870:2870:2870) (3347:3347:3347))
        (PORT d[6] (3336:3336:3336) (3838:3838:3838))
        (PORT d[7] (3390:3390:3390) (3885:3885:3885))
        (PORT d[8] (4191:4191:4191) (4844:4844:4844))
        (PORT d[9] (1986:1986:1986) (2344:2344:2344))
        (PORT d[10] (2300:2300:2300) (2711:2711:2711))
        (PORT d[11] (2172:2172:2172) (2570:2570:2570))
        (PORT d[12] (2258:2258:2258) (2684:2684:2684))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2422:2422:2422) (2765:2765:2765))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (PORT d[0] (2706:2706:2706) (3058:3058:3058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2679:2679:2679) (3134:3134:3134))
        (PORT d[1] (2294:2294:2294) (2681:2681:2681))
        (PORT d[2] (1903:1903:1903) (2260:2260:2260))
        (PORT d[3] (2728:2728:2728) (3154:3154:3154))
        (PORT d[4] (3034:3034:3034) (3528:3528:3528))
        (PORT d[5] (2448:2448:2448) (2854:2854:2854))
        (PORT d[6] (2619:2619:2619) (3080:3080:3080))
        (PORT d[7] (1808:1808:1808) (2124:2124:2124))
        (PORT d[8] (3158:3158:3158) (3598:3598:3598))
        (PORT d[9] (2992:2992:2992) (3443:3443:3443))
        (PORT d[10] (2727:2727:2727) (3140:3140:3140))
        (PORT d[11] (2565:2565:2565) (2956:2956:2956))
        (PORT d[12] (3410:3410:3410) (3886:3886:3886))
        (PORT clk (1311:1311:1311) (1339:1339:1339))
        (PORT ena (2620:2620:2620) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1339:1339:1339))
        (PORT d[0] (2620:2620:2620) (3011:3011:3011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1317:1317:1317) (1543:1543:1543))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3347:3347:3347) (3851:3851:3851))
        (PORT d[1] (2590:2590:2590) (3034:3034:3034))
        (PORT d[2] (1976:1976:1976) (2321:2321:2321))
        (PORT d[3] (2416:2416:2416) (2851:2851:2851))
        (PORT d[4] (2769:2769:2769) (3240:3240:3240))
        (PORT d[5] (2680:2680:2680) (3127:3127:3127))
        (PORT d[6] (3179:3179:3179) (3659:3659:3659))
        (PORT d[7] (3026:3026:3026) (3471:3471:3471))
        (PORT d[8] (3898:3898:3898) (4486:4486:4486))
        (PORT d[9] (2479:2479:2479) (2925:2925:2925))
        (PORT d[10] (2493:2493:2493) (2930:2930:2930))
        (PORT d[11] (3239:3239:3239) (3664:3664:3664))
        (PORT d[12] (2072:2072:2072) (2468:2468:2468))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2091:2091:2091) (2385:2385:2385))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (PORT d[0] (2375:2375:2375) (2678:2678:2678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2654:2654:2654) (3105:3105:3105))
        (PORT d[1] (1945:1945:1945) (2271:2271:2271))
        (PORT d[2] (1599:1599:1599) (1884:1884:1884))
        (PORT d[3] (2548:2548:2548) (2946:2946:2946))
        (PORT d[4] (2722:2722:2722) (3160:3160:3160))
        (PORT d[5] (2692:2692:2692) (3157:3157:3157))
        (PORT d[6] (2196:2196:2196) (2587:2587:2587))
        (PORT d[7] (1643:1643:1643) (1938:1938:1938))
        (PORT d[8] (2705:2705:2705) (3081:3081:3081))
        (PORT d[9] (3283:3283:3283) (3769:3769:3769))
        (PORT d[10] (2454:2454:2454) (2844:2844:2844))
        (PORT d[11] (2544:2544:2544) (2946:2946:2946))
        (PORT d[12] (2903:2903:2903) (3313:3313:3313))
        (PORT clk (1292:1292:1292) (1320:1320:1320))
        (PORT ena (2438:2438:2438) (2799:2799:2799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1320:1320:1320))
        (PORT d[0] (2438:2438:2438) (2799:2799:2799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a67\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1360:1360:1360) (1603:1603:1603))
        (PORT clk (1311:1311:1311) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3889:3889:3889) (4467:4467:4467))
        (PORT d[1] (2230:2230:2230) (2618:2618:2618))
        (PORT d[2] (1957:1957:1957) (2296:2296:2296))
        (PORT d[3] (2233:2233:2233) (2642:2642:2642))
        (PORT d[4] (2809:2809:2809) (3296:3296:3296))
        (PORT d[5] (2670:2670:2670) (3122:3122:3122))
        (PORT d[6] (3215:3215:3215) (3697:3697:3697))
        (PORT d[7] (2834:2834:2834) (3251:3251:3251))
        (PORT d[8] (3744:3744:3744) (4317:4317:4317))
        (PORT d[9] (1986:1986:1986) (2345:2345:2345))
        (PORT d[10] (2469:2469:2469) (2919:2919:2919))
        (PORT d[11] (3084:3084:3084) (3490:3490:3490))
        (PORT d[12] (2064:2064:2064) (2456:2456:2456))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1821:1821:1821) (2078:2078:2078))
        (PORT clk (1309:1309:1309) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1337:1337:1337))
        (PORT d[0] (2105:2105:2105) (2371:2371:2371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2474:2474:2474) (2898:2898:2898))
        (PORT d[1] (1771:1771:1771) (2080:2080:2080))
        (PORT d[2] (1395:1395:1395) (1648:1648:1648))
        (PORT d[3] (2562:2562:2562) (2968:2968:2968))
        (PORT d[4] (2534:2534:2534) (2946:2946:2946))
        (PORT d[5] (2709:2709:2709) (3168:3168:3168))
        (PORT d[6] (2233:2233:2233) (2631:2631:2631))
        (PORT d[7] (1777:1777:1777) (2071:2071:2071))
        (PORT d[8] (2498:2498:2498) (2841:2841:2841))
        (PORT d[9] (3117:3117:3117) (3582:3582:3582))
        (PORT d[10] (2252:2252:2252) (2611:2611:2611))
        (PORT d[11] (2506:2506:2506) (2899:2899:2899))
        (PORT d[12] (2722:2722:2722) (3106:3106:3106))
        (PORT clk (1268:1268:1268) (1296:1296:1296))
        (PORT ena (2412:2412:2412) (2776:2776:2776))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1296:1296:1296))
        (PORT d[0] (2412:2412:2412) (2776:2776:2776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1350:1350:1350) (1589:1589:1589))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3816:3816:3816) (4356:4356:4356))
        (PORT d[1] (2556:2556:2556) (2996:2996:2996))
        (PORT d[2] (2966:2966:2966) (3494:3494:3494))
        (PORT d[3] (2609:2609:2609) (3074:3074:3074))
        (PORT d[4] (3154:3154:3154) (3650:3650:3650))
        (PORT d[5] (3011:3011:3011) (3501:3501:3501))
        (PORT d[6] (3333:3333:3333) (3832:3832:3832))
        (PORT d[7] (3583:3583:3583) (4108:4108:4108))
        (PORT d[8] (4219:4219:4219) (4876:4876:4876))
        (PORT d[9] (1970:1970:1970) (2322:2322:2322))
        (PORT d[10] (2797:2797:2797) (3274:3274:3274))
        (PORT d[11] (2279:2279:2279) (2687:2687:2687))
        (PORT d[12] (2430:2430:2430) (2877:2877:2877))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2361:2361:2361) (2684:2684:2684))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (PORT d[0] (2645:2645:2645) (2977:2977:2977))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (3143:3143:3143))
        (PORT d[1] (2302:2302:2302) (2690:2690:2690))
        (PORT d[2] (2029:2029:2029) (2400:2400:2400))
        (PORT d[3] (2896:2896:2896) (3339:3339:3339))
        (PORT d[4] (3050:3050:3050) (3541:3541:3541))
        (PORT d[5] (2463:2463:2463) (2871:2871:2871))
        (PORT d[6] (2739:2739:2739) (3211:3211:3211))
        (PORT d[7] (1943:1943:1943) (2271:2271:2271))
        (PORT d[8] (3165:3165:3165) (3606:3606:3606))
        (PORT d[9] (2999:2999:2999) (3451:3451:3451))
        (PORT d[10] (2577:2577:2577) (2961:2961:2961))
        (PORT d[11] (2718:2718:2718) (3116:3116:3116))
        (PORT d[12] (3288:3288:3288) (3751:3751:3751))
        (PORT clk (1313:1313:1313) (1339:1339:1339))
        (PORT ena (2638:2638:2638) (3023:3023:3023))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1339:1339:1339))
        (PORT d[0] (2638:2638:2638) (3023:3023:3023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a93\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1360:1360:1360) (1604:1604:1604))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3330:3330:3330) (3822:3822:3822))
        (PORT d[1] (2234:2234:2234) (2629:2629:2629))
        (PORT d[2] (1954:1954:1954) (2294:2294:2294))
        (PORT d[3] (2234:2234:2234) (2643:2643:2643))
        (PORT d[4] (2788:2788:2788) (3269:3269:3269))
        (PORT d[5] (2659:2659:2659) (3101:3101:3101))
        (PORT d[6] (3353:3353:3353) (3857:3857:3857))
        (PORT d[7] (2989:2989:2989) (3424:3424:3424))
        (PORT d[8] (3743:3743:3743) (4312:4312:4312))
        (PORT d[9] (2286:2286:2286) (2702:2702:2702))
        (PORT d[10] (2645:2645:2645) (3121:3121:3121))
        (PORT d[11] (3208:3208:3208) (3626:3626:3626))
        (PORT d[12] (2062:2062:2062) (2452:2452:2452))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2226:2226:2226) (2517:2517:2517))
        (PORT clk (1316:1316:1316) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1343:1343:1343))
        (PORT d[0] (2510:2510:2510) (2810:2810:2810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2640:2640:2640) (3075:3075:3075))
        (PORT d[1] (1599:1599:1599) (1884:1884:1884))
        (PORT d[2] (1404:1404:1404) (1657:1657:1657))
        (PORT d[3] (2416:2416:2416) (2799:2799:2799))
        (PORT d[4] (2693:2693:2693) (3123:3123:3123))
        (PORT d[5] (2711:2711:2711) (3173:3173:3173))
        (PORT d[6] (2214:2214:2214) (2604:2604:2604))
        (PORT d[7] (1783:1783:1783) (2077:2077:2077))
        (PORT d[8] (2516:2516:2516) (2863:2863:2863))
        (PORT d[9] (3278:3278:3278) (3762:3762:3762))
        (PORT d[10] (2267:2267:2267) (2629:2629:2629))
        (PORT d[11] (2384:2384:2384) (2759:2759:2759))
        (PORT d[12] (2735:2735:2735) (3119:3119:3119))
        (PORT clk (1275:1275:1275) (1302:1302:1302))
        (PORT ena (2418:2418:2418) (2775:2775:2775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1302:1302:1302))
        (PORT d[0] (2418:2418:2418) (2775:2775:2775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a379\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1155:1155:1155) (1355:1355:1355))
        (PORT clk (1330:1330:1330) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2939:2939:2939) (3337:3337:3337))
        (PORT d[1] (2310:2310:2310) (2692:2692:2692))
        (PORT d[2] (2054:2054:2054) (2408:2408:2408))
        (PORT d[3] (1884:1884:1884) (2211:2211:2211))
        (PORT d[4] (2841:2841:2841) (3312:3312:3312))
        (PORT d[5] (2619:2619:2619) (3039:3039:3039))
        (PORT d[6] (2864:2864:2864) (3293:3293:3293))
        (PORT d[7] (2532:2532:2532) (2910:2910:2910))
        (PORT d[8] (2627:2627:2627) (3004:3004:3004))
        (PORT d[9] (2621:2621:2621) (3019:3019:3019))
        (PORT d[10] (2556:2556:2556) (2905:2905:2905))
        (PORT d[11] (2654:2654:2654) (3023:3023:3023))
        (PORT d[12] (2932:2932:2932) (3330:3330:3330))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2262:2262:2262) (2534:2534:2534))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (PORT d[0] (2225:2225:2225) (2463:2463:2463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2404:2404:2404) (2796:2796:2796))
        (PORT d[1] (2041:2041:2041) (2394:2394:2394))
        (PORT d[2] (1578:1578:1578) (1861:1861:1861))
        (PORT d[3] (2182:2182:2182) (2510:2510:2510))
        (PORT d[4] (1977:1977:1977) (2256:2256:2256))
        (PORT d[5] (1954:1954:1954) (2234:2234:2234))
        (PORT d[6] (2379:2379:2379) (2779:2779:2779))
        (PORT d[7] (1532:1532:1532) (1791:1791:1791))
        (PORT d[8] (1767:1767:1767) (2015:2015:2015))
        (PORT d[9] (2241:2241:2241) (2545:2545:2545))
        (PORT d[10] (2244:2244:2244) (2606:2606:2606))
        (PORT d[11] (1997:1997:1997) (2295:2295:2295))
        (PORT d[12] (1883:1883:1883) (2160:2160:2160))
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (PORT ena (2160:2160:2160) (2455:2455:2455))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (PORT d[0] (2160:2160:2160) (2455:2455:2455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a327\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1180:1180:1180) (1400:1400:1400))
        (PORT clk (1305:1305:1305) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3889:3889:3889) (4467:4467:4467))
        (PORT d[1] (2264:2264:2264) (2662:2662:2662))
        (PORT d[2] (1942:1942:1942) (2281:2281:2281))
        (PORT d[3] (2215:2215:2215) (2619:2619:2619))
        (PORT d[4] (2672:2672:2672) (3109:3109:3109))
        (PORT d[5] (2676:2676:2676) (3126:3126:3126))
        (PORT d[6] (3222:3222:3222) (3706:3706:3706))
        (PORT d[7] (2831:2831:2831) (3244:3244:3244))
        (PORT d[8] (3560:3560:3560) (4101:4101:4101))
        (PORT d[9] (2124:2124:2124) (2519:2519:2519))
        (PORT d[10] (2652:2652:2652) (3130:3130:3130))
        (PORT d[11] (2785:2785:2785) (3152:3152:3152))
        (PORT d[12] (2050:2050:2050) (2437:2437:2437))
        (PORT clk (1303:1303:1303) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2464:2464:2464) (2824:2824:2824))
        (PORT clk (1303:1303:1303) (1327:1327:1327))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1329:1329:1329))
        (PORT d[0] (2605:2605:2605) (2963:2963:2963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2619:2619:2619) (3051:3051:3051))
        (PORT d[1] (1622:1622:1622) (1916:1916:1916))
        (PORT d[2] (1386:1386:1386) (1628:1628:1628))
        (PORT d[3] (2566:2566:2566) (2970:2970:2970))
        (PORT d[4] (2538:2538:2538) (2953:2953:2953))
        (PORT d[5] (2691:2691:2691) (3157:3157:3157))
        (PORT d[6] (2234:2234:2234) (2631:2631:2631))
        (PORT d[7] (1771:1771:1771) (2065:2065:2065))
        (PORT d[8] (2312:2312:2312) (2623:2623:2623))
        (PORT d[9] (3103:3103:3103) (3561:3561:3561))
        (PORT d[10] (2230:2230:2230) (2594:2594:2594))
        (PORT d[11] (2531:2531:2531) (2930:2930:2930))
        (PORT d[12] (2578:2578:2578) (2941:2941:2941))
        (PORT clk (1262:1262:1262) (1288:1288:1288))
        (PORT ena (2575:2575:2575) (2946:2946:2946))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1262:1262:1262) (1288:1288:1288))
        (PORT d[0] (2575:2575:2575) (2946:2946:2946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1289:1289:1289))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1289:1289:1289))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a301\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1289:1289:1289))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1346:1346:1346) (1591:1591:1591))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3527:3527:3527) (4059:4059:4059))
        (PORT d[1] (2580:2580:2580) (3026:3026:3026))
        (PORT d[2] (2168:2168:2168) (2541:2541:2541))
        (PORT d[3] (2582:2582:2582) (3038:3038:3038))
        (PORT d[4] (3146:3146:3146) (3641:3641:3641))
        (PORT d[5] (2868:2868:2868) (3340:3340:3340))
        (PORT d[6] (3265:3265:3265) (3760:3760:3760))
        (PORT d[7] (3214:3214:3214) (3688:3688:3688))
        (PORT d[8] (4010:4010:4010) (4638:4638:4638))
        (PORT d[9] (2162:2162:2162) (2544:2544:2544))
        (PORT d[10] (2497:2497:2497) (2938:2938:2938))
        (PORT d[11] (2011:2011:2011) (2383:2383:2383))
        (PORT d[12] (2074:2074:2074) (2468:2468:2468))
        (PORT clk (1349:1349:1349) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2034:2034:2034) (2316:2316:2316))
        (PORT clk (1349:1349:1349) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (PORT d[0] (2318:2318:2318) (2609:2609:2609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2670:2670:2670) (3122:3122:3122))
        (PORT d[1] (2104:2104:2104) (2460:2460:2460))
        (PORT d[2] (1873:1873:1873) (2223:2223:2223))
        (PORT d[3] (2688:2688:2688) (3114:3114:3114))
        (PORT d[4] (2903:2903:2903) (3364:3364:3364))
        (PORT d[5] (2339:2339:2339) (2747:2747:2747))
        (PORT d[6] (2414:2414:2414) (2843:2843:2843))
        (PORT d[7] (1634:1634:1634) (1934:1934:1934))
        (PORT d[8] (3145:3145:3145) (3582:3582:3582))
        (PORT d[9] (2785:2785:2785) (3208:3208:3208))
        (PORT d[10] (2593:2593:2593) (2993:2993:2993))
        (PORT d[11] (2719:2719:2719) (3148:3148:3148))
        (PORT d[12] (3238:3238:3238) (3694:3694:3694))
        (PORT clk (1308:1308:1308) (1337:1337:1337))
        (PORT ena (2618:2618:2618) (3008:3008:3008))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1337:1337:1337))
        (PORT d[0] (2618:2618:2618) (3008:3008:3008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a275\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1360:1360:1360) (1589:1589:1589))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3531:3531:3531) (4061:4061:4061))
        (PORT d[1] (2441:2441:2441) (2873:2873:2873))
        (PORT d[2] (2178:2178:2178) (2556:2556:2556))
        (PORT d[3] (2589:2589:2589) (3045:3045:3045))
        (PORT d[4] (2611:2611:2611) (3065:3065:3065))
        (PORT d[5] (2863:2863:2863) (3334:3334:3334))
        (PORT d[6] (3103:3103:3103) (3571:3571:3571))
        (PORT d[7] (3211:3211:3211) (3681:3681:3681))
        (PORT d[8] (3917:3917:3917) (4505:4505:4505))
        (PORT d[9] (2646:2646:2646) (3116:3116:3116))
        (PORT d[10] (2325:2325:2325) (2742:2742:2742))
        (PORT d[11] (2029:2029:2029) (2407:2407:2407))
        (PORT d[12] (2061:2061:2061) (2452:2452:2452))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3629:3629:3629) (4116:4116:4116))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT d[0] (3913:3913:3913) (4409:4409:4409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2476:2476:2476) (2898:2898:2898))
        (PORT d[1] (1989:1989:1989) (2343:2343:2343))
        (PORT d[2] (1780:1780:1780) (2082:2082:2082))
        (PORT d[3] (2576:2576:2576) (2977:2977:2977))
        (PORT d[4] (2909:2909:2909) (3373:3373:3373))
        (PORT d[5] (2511:2511:2511) (2947:2947:2947))
        (PORT d[6] (2242:2242:2242) (2648:2648:2648))
        (PORT d[7] (1573:1573:1573) (1865:1865:1865))
        (PORT d[8] (3019:3019:3019) (3436:3436:3436))
        (PORT d[9] (2640:2640:2640) (3041:3041:3041))
        (PORT d[10] (2454:2454:2454) (2840:2840:2840))
        (PORT d[11] (2718:2718:2718) (3147:3147:3147))
        (PORT d[12] (2937:2937:2937) (3355:3355:3355))
        (PORT clk (1305:1305:1305) (1332:1332:1332))
        (PORT ena (2609:2609:2609) (2988:2988:2988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1332:1332:1332))
        (PORT d[0] (2609:2609:2609) (2988:2988:2988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a249\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1352:1352:1352) (1592:1592:1592))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3655:3655:3655) (4189:4189:4189))
        (PORT d[1] (2432:2432:2432) (2862:2862:2862))
        (PORT d[2] (2355:2355:2355) (2756:2756:2756))
        (PORT d[3] (2599:2599:2599) (3065:3065:3065))
        (PORT d[4] (3126:3126:3126) (3619:3619:3619))
        (PORT d[5] (2857:2857:2857) (3327:3327:3327))
        (PORT d[6] (3300:3300:3300) (3804:3804:3804))
        (PORT d[7] (3530:3530:3530) (4045:4045:4045))
        (PORT d[8] (4056:4056:4056) (4697:4697:4697))
        (PORT d[9] (2012:2012:2012) (2380:2380:2380))
        (PORT d[10] (2633:2633:2633) (3092:3092:3092))
        (PORT d[11] (2172:2172:2172) (2570:2570:2570))
        (PORT d[12] (2252:2252:2252) (2671:2671:2671))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3072:3072:3072) (3482:3482:3482))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (PORT d[0] (3356:3356:3356) (3775:3775:3775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2667:2667:2667) (3121:3121:3121))
        (PORT d[1] (2143:2143:2143) (2507:2507:2507))
        (PORT d[2] (1895:1895:1895) (2252:2252:2252))
        (PORT d[3] (2727:2727:2727) (3153:3153:3153))
        (PORT d[4] (3184:3184:3184) (3691:3691:3691))
        (PORT d[5] (2240:2240:2240) (2626:2626:2626))
        (PORT d[6] (2600:2600:2600) (3057:3057:3057))
        (PORT d[7] (1640:1640:1640) (1936:1936:1936))
        (PORT d[8] (3146:3146:3146) (3585:3585:3585))
        (PORT d[9] (2967:2967:2967) (3411:3411:3411))
        (PORT d[10] (2742:2742:2742) (3157:3157:3157))
        (PORT d[11] (2712:2712:2712) (3113:3113:3113))
        (PORT d[12] (3266:3266:3266) (3724:3724:3724))
        (PORT clk (1309:1309:1309) (1337:1337:1337))
        (PORT ena (2623:2623:2623) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1337:1337:1337))
        (PORT d[0] (2623:2623:2623) (3011:3011:3011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a223\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1352:1352:1352) (1583:1583:1583))
        (PORT clk (1343:1343:1343) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3538:3538:3538) (4070:4070:4070))
        (PORT d[1] (2598:2598:2598) (3034:3034:3034))
        (PORT d[2] (2159:2159:2159) (2531:2531:2531))
        (PORT d[3] (2611:2611:2611) (3075:3075:3075))
        (PORT d[4] (2745:2745:2745) (3210:3210:3210))
        (PORT d[5] (2852:2852:2852) (3322:3322:3322))
        (PORT d[6] (3159:3159:3159) (3635:3635:3635))
        (PORT d[7] (3203:3203:3203) (3672:3672:3672))
        (PORT d[8] (3916:3916:3916) (4505:4505:4505))
        (PORT d[9] (2490:2490:2490) (2939:2939:2939))
        (PORT d[10] (2644:2644:2644) (3106:3106:3106))
        (PORT d[11] (1979:1979:1979) (2345:2345:2345))
        (PORT d[12] (2065:2065:2065) (2453:2453:2453))
        (PORT clk (1341:1341:1341) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2319:2319:2319) (2645:2645:2645))
        (PORT clk (1341:1341:1341) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (PORT d[0] (2603:2603:2603) (2938:2938:2938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2687:2687:2687) (3143:3143:3143))
        (PORT d[1] (1947:1947:1947) (2272:2272:2272))
        (PORT d[2] (1890:1890:1890) (2243:2243:2243))
        (PORT d[3] (2575:2575:2575) (2977:2977:2977))
        (PORT d[4] (2896:2896:2896) (3358:3358:3358))
        (PORT d[5] (2514:2514:2514) (2946:2946:2946))
        (PORT d[6] (2229:2229:2229) (2627:2627:2627))
        (PORT d[7] (1635:1635:1635) (1932:1932:1932))
        (PORT d[8] (3019:3019:3019) (3437:3437:3437))
        (PORT d[9] (2818:2818:2818) (3245:3245:3245))
        (PORT d[10] (2463:2463:2463) (2852:2852:2852))
        (PORT d[11] (2683:2683:2683) (3101:3101:3101))
        (PORT d[12] (2923:2923:2923) (3334:3334:3334))
        (PORT clk (1300:1300:1300) (1329:1329:1329))
        (PORT ena (2604:2604:2604) (2982:2982:2982))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1329:1329:1329))
        (PORT d[0] (2604:2604:2604) (2982:2982:2982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a405\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1178:1178:1178) (1375:1375:1375))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2926:2926:2926) (3327:3327:3327))
        (PORT d[1] (2176:2176:2176) (2541:2541:2541))
        (PORT d[2] (2648:2648:2648) (3092:3092:3092))
        (PORT d[3] (2090:2090:2090) (2451:2451:2451))
        (PORT d[4] (3027:3027:3027) (3505:3505:3505))
        (PORT d[5] (3022:3022:3022) (3510:3510:3510))
        (PORT d[6] (3105:3105:3105) (3584:3584:3584))
        (PORT d[7] (2844:2844:2844) (3280:3280:3280))
        (PORT d[8] (2800:2800:2800) (3201:3201:3201))
        (PORT d[9] (2351:2351:2351) (2758:2758:2758))
        (PORT d[10] (2742:2742:2742) (3111:3111:3111))
        (PORT d[11] (3487:3487:3487) (3992:3992:3992))
        (PORT d[12] (3310:3310:3310) (3771:3771:3771))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1858:1858:1858) (2110:2110:2110))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (PORT d[0] (2142:2142:2142) (2403:2403:2403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2981:2981:2981) (3469:3469:3469))
        (PORT d[1] (1854:1854:1854) (2178:2178:2178))
        (PORT d[2] (1658:1658:1658) (1972:1972:1972))
        (PORT d[3] (2393:2393:2393) (2757:2757:2757))
        (PORT d[4] (2515:2515:2515) (2926:2926:2926))
        (PORT d[5] (2530:2530:2530) (2958:2958:2958))
        (PORT d[6] (2403:2403:2403) (2810:2810:2810))
        (PORT d[7] (1895:1895:1895) (2204:2204:2204))
        (PORT d[8] (2137:2137:2137) (2436:2436:2436))
        (PORT d[9] (2263:2263:2263) (2575:2575:2575))
        (PORT d[10] (2399:2399:2399) (2783:2783:2783))
        (PORT d[11] (2678:2678:2678) (3083:3083:3083))
        (PORT d[12] (2232:2232:2232) (2557:2557:2557))
        (PORT clk (1310:1310:1310) (1339:1339:1339))
        (PORT ena (2377:2377:2377) (2716:2716:2716))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1339:1339:1339))
        (PORT d[0] (2377:2377:2377) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a353\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1012:1012:1012) (1169:1169:1169))
        (PORT clk (1374:1374:1374) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (908:908:908) (1049:1049:1049))
        (PORT d[1] (786:786:786) (924:924:924))
        (PORT d[2] (789:789:789) (923:923:923))
        (PORT d[3] (920:920:920) (1063:1063:1063))
        (PORT d[4] (806:806:806) (952:952:952))
        (PORT d[5] (749:749:749) (874:874:874))
        (PORT d[6] (746:746:746) (874:874:874))
        (PORT d[7] (726:726:726) (852:852:852))
        (PORT d[8] (850:850:850) (993:993:993))
        (PORT d[9] (1149:1149:1149) (1344:1344:1344))
        (PORT d[10] (1362:1362:1362) (1565:1565:1565))
        (PORT d[11] (770:770:770) (906:906:906))
        (PORT d[12] (896:896:896) (1044:1044:1044))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1490:1490:1490) (1650:1650:1650))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (PORT d[0] (1774:1774:1774) (1943:1943:1943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (591:591:591) (689:689:689))
        (PORT d[1] (1803:1803:1803) (2124:2124:2124))
        (PORT d[2] (596:596:596) (691:691:691))
        (PORT d[3] (573:573:573) (670:670:670))
        (PORT d[4] (577:577:577) (678:678:678))
        (PORT d[5] (2078:2078:2078) (2433:2433:2433))
        (PORT d[6] (1604:1604:1604) (1870:1870:1870))
        (PORT d[7] (803:803:803) (924:924:924))
        (PORT d[8] (636:636:636) (741:741:741))
        (PORT d[9] (945:945:945) (1079:1079:1079))
        (PORT d[10] (587:587:587) (693:693:693))
        (PORT d[11] (569:569:569) (659:659:659))
        (PORT d[12] (571:571:571) (670:670:670))
        (PORT clk (1331:1331:1331) (1359:1359:1359))
        (PORT ena (1108:1108:1108) (1200:1200:1200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1359:1359:1359))
        (PORT d[0] (1108:1108:1108) (1200:1200:1200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a144\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1336:1336:1336) (1562:1562:1562))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3905:3905:3905) (4475:4475:4475))
        (PORT d[1] (1955:1955:1955) (2293:2293:2293))
        (PORT d[2] (2445:2445:2445) (2868:2868:2868))
        (PORT d[3] (2803:2803:2803) (3300:3300:3300))
        (PORT d[4] (2671:2671:2671) (3106:3106:3106))
        (PORT d[5] (3656:3656:3656) (4264:4264:4264))
        (PORT d[6] (1586:1586:1586) (1837:1837:1837))
        (PORT d[7] (2762:2762:2762) (3219:3219:3219))
        (PORT d[8] (2039:2039:2039) (2382:2382:2382))
        (PORT d[9] (2018:2018:2018) (2381:2381:2381))
        (PORT d[10] (1633:1633:1633) (1900:1900:1900))
        (PORT d[11] (1439:1439:1439) (1705:1705:1705))
        (PORT d[12] (2321:2321:2321) (2750:2750:2750))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1468:1468:1468) (1634:1634:1634))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT d[0] (1611:1611:1611) (1770:1770:1770))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1882:1882:1882) (2163:2163:2163))
        (PORT d[1] (2800:2800:2800) (3301:3301:3301))
        (PORT d[2] (1502:1502:1502) (1745:1745:1745))
        (PORT d[3] (3257:3257:3257) (3777:3777:3777))
        (PORT d[4] (3295:3295:3295) (3816:3816:3816))
        (PORT d[5] (2485:2485:2485) (2898:2898:2898))
        (PORT d[6] (2279:2279:2279) (2680:2680:2680))
        (PORT d[7] (2776:2776:2776) (3215:3215:3215))
        (PORT d[8] (2523:2523:2523) (2921:2921:2921))
        (PORT d[9] (3073:3073:3073) (3529:3529:3529))
        (PORT d[10] (3034:3034:3034) (3497:3497:3497))
        (PORT d[11] (2317:2317:2317) (2719:2719:2719))
        (PORT d[12] (3042:3042:3042) (3569:3569:3569))
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (PORT ena (2334:2334:2334) (2651:2651:2651))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (PORT d[0] (2334:2334:2334) (2651:2651:2651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a170\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1019:1019:1019) (1174:1174:1174))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (952:952:952) (1097:1097:1097))
        (PORT d[1] (955:955:955) (1112:1112:1112))
        (PORT d[2] (918:918:918) (1062:1062:1062))
        (PORT d[3] (1101:1101:1101) (1279:1279:1279))
        (PORT d[4] (958:958:958) (1113:1113:1113))
        (PORT d[5] (899:899:899) (1042:1042:1042))
        (PORT d[6] (934:934:934) (1090:1090:1090))
        (PORT d[7] (895:895:895) (1045:1045:1045))
        (PORT d[8] (869:869:869) (1012:1012:1012))
        (PORT d[9] (1158:1158:1158) (1354:1354:1354))
        (PORT d[10] (1207:1207:1207) (1396:1396:1396))
        (PORT d[11] (932:932:932) (1081:1081:1081))
        (PORT d[12] (1411:1411:1411) (1633:1633:1633))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1195:1195:1195) (1322:1322:1322))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT d[0] (1306:1306:1306) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (696:696:696) (803:803:803))
        (PORT d[1] (1790:1790:1790) (2116:2116:2116))
        (PORT d[2] (572:572:572) (663:663:663))
        (PORT d[3] (544:544:544) (637:637:637))
        (PORT d[4] (694:694:694) (804:804:804))
        (PORT d[5] (578:578:578) (685:685:685))
        (PORT d[6] (1622:1622:1622) (1889:1889:1889))
        (PORT d[7] (771:771:771) (883:883:883))
        (PORT d[8] (602:602:602) (700:700:700))
        (PORT d[9] (935:935:935) (1069:1069:1069))
        (PORT d[10] (412:412:412) (488:488:488))
        (PORT d[11] (420:420:420) (498:498:498))
        (PORT d[12] (423:423:423) (504:504:504))
        (PORT clk (1338:1338:1338) (1367:1367:1367))
        (PORT ena (1049:1049:1049) (1119:1119:1119))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1367:1367:1367))
        (PORT d[0] (1049:1049:1049) (1119:1119:1119))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a118\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (718:718:718) (837:837:837))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1074:1074:1074) (1233:1233:1233))
        (PORT d[1] (966:966:966) (1126:1126:1126))
        (PORT d[2] (967:967:967) (1125:1125:1125))
        (PORT d[3] (1081:1081:1081) (1251:1251:1251))
        (PORT d[4] (972:972:972) (1138:1138:1138))
        (PORT d[5] (907:907:907) (1050:1050:1050))
        (PORT d[6] (922:922:922) (1072:1072:1072))
        (PORT d[7] (915:915:915) (1065:1065:1065))
        (PORT d[8] (870:870:870) (1013:1013:1013))
        (PORT d[9] (1340:1340:1340) (1574:1574:1574))
        (PORT d[10] (1194:1194:1194) (1377:1377:1377))
        (PORT d[11] (945:945:945) (1100:1100:1100))
        (PORT d[12] (1261:1261:1261) (1464:1464:1464))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1010:1010:1010) (1100:1100:1100))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (PORT d[0] (1298:1298:1298) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (435:435:435) (502:502:502))
        (PORT d[1] (512:512:512) (593:593:593))
        (PORT d[2] (433:433:433) (494:494:494))
        (PORT d[3] (416:416:416) (491:491:491))
        (PORT d[4] (409:409:409) (482:482:482))
        (PORT d[5] (2070:2070:2070) (2405:2405:2405))
        (PORT d[6] (1623:1623:1623) (1890:1890:1890))
        (PORT d[7] (503:503:503) (581:581:581))
        (PORT d[8] (454:454:454) (537:537:537))
        (PORT d[9] (771:771:771) (887:887:887))
        (PORT d[10] (1131:1131:1131) (1297:1297:1297))
        (PORT d[11] (802:802:802) (930:930:930))
        (PORT d[12] (566:566:566) (659:659:659))
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (PORT ena (1265:1265:1265) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (PORT d[0] (1265:1265:1265) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a196\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (953:953:953) (1124:1124:1124))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1108:1108:1108) (1269:1269:1269))
        (PORT d[1] (1649:1649:1649) (1883:1883:1883))
        (PORT d[2] (1867:1867:1867) (2192:2192:2192))
        (PORT d[3] (2157:2157:2157) (2540:2540:2540))
        (PORT d[4] (1447:1447:1447) (1649:1649:1649))
        (PORT d[5] (1437:1437:1437) (1643:1643:1643))
        (PORT d[6] (1388:1388:1388) (1611:1611:1611))
        (PORT d[7] (1994:1994:1994) (2322:2322:2322))
        (PORT d[8] (1993:1993:1993) (2319:2319:2319))
        (PORT d[9] (1243:1243:1243) (1417:1417:1417))
        (PORT d[10] (1639:1639:1639) (1924:1924:1924))
        (PORT d[11] (1598:1598:1598) (1909:1909:1909))
        (PORT d[12] (2136:2136:2136) (2538:2538:2538))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1639:1639:1639) (1788:1788:1788))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT d[0] (1923:1923:1923) (2081:2081:2081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1600:1600:1600) (1813:1813:1813))
        (PORT d[1] (2408:2408:2408) (2842:2842:2842))
        (PORT d[2] (939:939:939) (1095:1095:1095))
        (PORT d[3] (1041:1041:1041) (1180:1180:1180))
        (PORT d[4] (1050:1050:1050) (1193:1193:1193))
        (PORT d[5] (2304:2304:2304) (2668:2668:2668))
        (PORT d[6] (1591:1591:1591) (1855:1855:1855))
        (PORT d[7] (1442:1442:1442) (1711:1711:1711))
        (PORT d[8] (1400:1400:1400) (1580:1580:1580))
        (PORT d[9] (1612:1612:1612) (1820:1820:1820))
        (PORT d[10] (2817:2817:2817) (3254:3254:3254))
        (PORT d[11] (2218:2218:2218) (2589:2589:2589))
        (PORT d[12] (2592:2592:2592) (3027:3027:3027))
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (PORT ena (1928:1928:1928) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (PORT d[0] (1928:1928:1928) (2166:2166:2166))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (884:884:884) (1023:1023:1023))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (902:902:902) (1042:1042:1042))
        (PORT d[1] (775:775:775) (909:909:909))
        (PORT d[2] (791:791:791) (928:928:928))
        (PORT d[3] (897:897:897) (1044:1044:1044))
        (PORT d[4] (786:786:786) (921:921:921))
        (PORT d[5] (1043:1043:1043) (1215:1215:1215))
        (PORT d[6] (755:755:755) (887:887:887))
        (PORT d[7] (747:747:747) (876:876:876))
        (PORT d[8] (723:723:723) (851:851:851))
        (PORT d[9] (1123:1123:1123) (1309:1309:1309))
        (PORT d[10] (897:897:897) (1043:1043:1043))
        (PORT d[11] (756:756:756) (886:886:886))
        (PORT d[12] (887:887:887) (1031:1031:1031))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1216:1216:1216) (1340:1340:1340))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (PORT d[0] (1500:1500:1500) (1633:1633:1633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (719:719:719) (832:832:832))
        (PORT d[1] (1621:1621:1621) (1912:1912:1912))
        (PORT d[2] (586:586:586) (676:676:676))
        (PORT d[3] (563:563:563) (655:655:655))
        (PORT d[4] (742:742:742) (861:861:861))
        (PORT d[5] (728:728:728) (845:845:845))
        (PORT d[6] (1447:1447:1447) (1692:1692:1692))
        (PORT d[7] (804:804:804) (925:925:925))
        (PORT d[8] (626:626:626) (728:728:728))
        (PORT d[9] (946:946:946) (1080:1080:1080))
        (PORT d[10] (936:936:936) (1086:1086:1086))
        (PORT d[11] (972:972:972) (1118:1118:1118))
        (PORT d[12] (572:572:572) (668:668:668))
        (PORT clk (1325:1325:1325) (1353:1353:1353))
        (PORT ena (1107:1107:1107) (1197:1197:1197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1353:1353:1353))
        (PORT d[0] (1107:1107:1107) (1197:1197:1197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a66\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (961:961:961) (1107:1107:1107))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1513:1513:1513) (1741:1741:1741))
        (PORT d[1] (1484:1484:1484) (1720:1720:1720))
        (PORT d[2] (1489:1489:1489) (1753:1753:1753))
        (PORT d[3] (1664:1664:1664) (1916:1916:1916))
        (PORT d[4] (1357:1357:1357) (1612:1612:1612))
        (PORT d[5] (3195:3195:3195) (3703:3703:3703))
        (PORT d[6] (1430:1430:1430) (1651:1651:1651))
        (PORT d[7] (2295:2295:2295) (2662:2662:2662))
        (PORT d[8] (2037:2037:2037) (2394:2394:2394))
        (PORT d[9] (1327:1327:1327) (1538:1538:1538))
        (PORT d[10] (1328:1328:1328) (1553:1553:1553))
        (PORT d[11] (1465:1465:1465) (1686:1686:1686))
        (PORT d[12] (1419:1419:1419) (1683:1683:1683))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1383:1383:1383) (1565:1565:1565))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT d[0] (1667:1667:1667) (1858:1858:1858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1173:1173:1173) (1348:1348:1348))
        (PORT d[1] (865:865:865) (1010:1010:1010))
        (PORT d[2] (1965:1965:1965) (2304:2304:2304))
        (PORT d[3] (1529:1529:1529) (1769:1769:1769))
        (PORT d[4] (3032:3032:3032) (3521:3521:3521))
        (PORT d[5] (769:769:769) (891:891:891))
        (PORT d[6] (1372:1372:1372) (1600:1600:1600))
        (PORT d[7] (1012:1012:1012) (1181:1181:1181))
        (PORT d[8] (929:929:929) (1061:1061:1061))
        (PORT d[9] (955:955:955) (1109:1109:1109))
        (PORT d[10] (659:659:659) (776:776:776))
        (PORT d[11] (962:962:962) (1114:1114:1114))
        (PORT d[12] (604:604:604) (707:707:707))
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (PORT ena (1931:1931:1931) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (PORT d[0] (1931:1931:1931) (2182:2182:2182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1012:1012:1012) (1166:1166:1166))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (913:913:913) (1055:1055:1055))
        (PORT d[1] (758:758:758) (885:885:885))
        (PORT d[2] (790:790:790) (924:924:924))
        (PORT d[3] (1073:1073:1073) (1243:1243:1243))
        (PORT d[4] (950:950:950) (1111:1111:1111))
        (PORT d[5] (876:876:876) (1014:1014:1014))
        (PORT d[6] (937:937:937) (1096:1096:1096))
        (PORT d[7] (894:894:894) (1044:1044:1044))
        (PORT d[8] (862:862:862) (1005:1005:1005))
        (PORT d[9] (1157:1157:1157) (1353:1353:1353))
        (PORT d[10] (1357:1357:1357) (1559:1559:1559))
        (PORT d[11] (938:938:938) (1092:1092:1092))
        (PORT d[12] (894:894:894) (1039:1039:1039))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1019:1019:1019) (1113:1113:1113))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (PORT d[0] (1303:1303:1303) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (590:590:590) (688:688:688))
        (PORT d[1] (1793:1793:1793) (2114:2114:2114))
        (PORT d[2] (586:586:586) (679:679:679))
        (PORT d[3] (724:724:724) (845:845:845))
        (PORT d[4] (738:738:738) (859:859:859))
        (PORT d[5] (913:913:913) (1060:1060:1060))
        (PORT d[6] (1616:1616:1616) (1882:1882:1882))
        (PORT d[7] (1006:1006:1006) (1140:1140:1140))
        (PORT d[8] (617:617:617) (717:717:717))
        (PORT d[9] (938:938:938) (1071:1071:1071))
        (PORT d[10] (581:581:581) (684:684:684))
        (PORT d[11] (953:953:953) (1095:1095:1095))
        (PORT d[12] (570:570:570) (666:666:666))
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (PORT ena (1071:1071:1071) (1139:1139:1139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (PORT d[0] (1071:1071:1071) (1139:1139:1139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a92\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1382:1382:1382) (1619:1619:1619))
        (PORT clk (1364:1364:1364) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3899:3899:3899) (4477:4477:4477))
        (PORT d[1] (2078:2078:2078) (2436:2436:2436))
        (PORT d[2] (2454:2454:2454) (2882:2882:2882))
        (PORT d[3] (2816:2816:2816) (3321:3321:3321))
        (PORT d[4] (2659:2659:2659) (3089:3089:3089))
        (PORT d[5] (3784:3784:3784) (4407:4407:4407))
        (PORT d[6] (1565:1565:1565) (1819:1819:1819))
        (PORT d[7] (2757:2757:2757) (3213:3213:3213))
        (PORT d[8] (2603:2603:2603) (3049:3049:3049))
        (PORT d[9] (1856:1856:1856) (2196:2196:2196))
        (PORT d[10] (1642:1642:1642) (1913:1913:1913))
        (PORT d[11] (1445:1445:1445) (1709:1709:1709))
        (PORT d[12] (2303:2303:2303) (2728:2728:2728))
        (PORT clk (1362:1362:1362) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2504:2504:2504) (2793:2793:2793))
        (PORT clk (1362:1362:1362) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (PORT d[0] (2799:2799:2799) (3101:3101:3101))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1854:1854:1854) (2126:2126:2126))
        (PORT d[1] (2803:2803:2803) (3307:3307:3307))
        (PORT d[2] (1502:1502:1502) (1747:1747:1747))
        (PORT d[3] (2949:2949:2949) (3409:3409:3409))
        (PORT d[4] (3288:3288:3288) (3807:3807:3807))
        (PORT d[5] (2497:2497:2497) (2917:2917:2917))
        (PORT d[6] (2268:2268:2268) (2666:2666:2666))
        (PORT d[7] (2124:2124:2124) (2480:2480:2480))
        (PORT d[8] (2502:2502:2502) (2892:2892:2892))
        (PORT d[9] (3065:3065:3065) (3521:3521:3521))
        (PORT d[10] (3015:3015:3015) (3470:3470:3470))
        (PORT d[11] (3008:3008:3008) (3508:3508:3508))
        (PORT d[12] (3029:3029:3029) (3550:3550:3550))
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (PORT ena (2325:2325:2325) (2645:2645:2645))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (PORT d[0] (2325:2325:2325) (2645:2645:2645))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a300\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (958:958:958) (1133:1133:1133))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3337:3337:3337) (3824:3824:3824))
        (PORT d[1] (1875:1875:1875) (2152:2152:2152))
        (PORT d[2] (1915:1915:1915) (2257:2257:2257))
        (PORT d[3] (2315:2315:2315) (2719:2719:2719))
        (PORT d[4] (1630:1630:1630) (1855:1855:1855))
        (PORT d[5] (1636:1636:1636) (1867:1867:1867))
        (PORT d[6] (1796:1796:1796) (2077:2077:2077))
        (PORT d[7] (2220:2220:2220) (2590:2590:2590))
        (PORT d[8] (2153:2153:2153) (2533:2533:2533))
        (PORT d[9] (1603:1603:1603) (1826:1826:1826))
        (PORT d[10] (1635:1635:1635) (1917:1917:1917))
        (PORT d[11] (1835:1835:1835) (2180:2180:2180))
        (PORT d[12] (2182:2182:2182) (2589:2589:2589))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1480:1480:1480) (1674:1674:1674))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (PORT d[0] (1753:1753:1753) (1953:1953:1953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1681:1681:1681) (1933:1933:1933))
        (PORT d[1] (2406:2406:2406) (2837:2837:2837))
        (PORT d[2] (1113:1113:1113) (1301:1301:1301))
        (PORT d[3] (1246:1246:1246) (1404:1404:1404))
        (PORT d[4] (1252:1252:1252) (1418:1418:1418))
        (PORT d[5] (2504:2504:2504) (2891:2891:2891))
        (PORT d[6] (2014:2014:2014) (2348:2348:2348))
        (PORT d[7] (1651:1651:1651) (1950:1950:1950))
        (PORT d[8] (1434:1434:1434) (1628:1628:1628))
        (PORT d[9] (1631:1631:1631) (1845:1845:1845))
        (PORT d[10] (2429:2429:2429) (2809:2809:2809))
        (PORT d[11] (2356:2356:2356) (2747:2747:2747))
        (PORT d[12] (2429:2429:2429) (2835:2835:2835))
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (PORT ena (2156:2156:2156) (2453:2453:2453))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (PORT d[0] (2156:2156:2156) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a274\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1131:1131:1131) (1328:1328:1328))
        (PORT clk (1377:1377:1377) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3361:3361:3361) (3857:3857:3857))
        (PORT d[1] (2048:2048:2048) (2356:2356:2356))
        (PORT d[2] (1902:1902:1902) (2247:2247:2247))
        (PORT d[3] (2296:2296:2296) (2696:2696:2696))
        (PORT d[4] (1637:1637:1637) (1864:1864:1864))
        (PORT d[5] (1643:1643:1643) (1875:1875:1875))
        (PORT d[6] (1795:1795:1795) (2076:2076:2076))
        (PORT d[7] (2213:2213:2213) (2582:2582:2582))
        (PORT d[8] (2183:2183:2183) (2571:2571:2571))
        (PORT d[9] (1622:1622:1622) (1851:1851:1851))
        (PORT d[10] (1480:1480:1480) (1742:1742:1742))
        (PORT d[11] (1837:1837:1837) (2177:2177:2177))
        (PORT d[12] (2174:2174:2174) (2582:2582:2582))
        (PORT clk (1375:1375:1375) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2174:2174:2174) (2391:2391:2391))
        (PORT clk (1375:1375:1375) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (PORT d[0] (2461:2461:2461) (2681:2681:2681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1669:1669:1669) (1916:1916:1916))
        (PORT d[1] (2386:2386:2386) (2809:2809:2809))
        (PORT d[2] (1284:1284:1284) (1499:1499:1499))
        (PORT d[3] (1273:1273:1273) (1439:1439:1439))
        (PORT d[4] (1248:1248:1248) (1421:1421:1421))
        (PORT d[5] (2174:2174:2174) (2530:2530:2530))
        (PORT d[6] (2014:2014:2014) (2348:2348:2348))
        (PORT d[7] (1657:1657:1657) (1962:1962:1962))
        (PORT d[8] (1596:1596:1596) (1815:1815:1815))
        (PORT d[9] (1781:1781:1781) (2011:2011:2011))
        (PORT d[10] (2364:2364:2364) (2723:2723:2723))
        (PORT d[11] (2201:2201:2201) (2572:2572:2572))
        (PORT d[12] (2422:2422:2422) (2827:2827:2827))
        (PORT clk (1334:1334:1334) (1362:1362:1362))
        (PORT ena (1959:1959:1959) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1362:1362:1362))
        (PORT d[0] (1959:1959:1959) (2223:2223:2223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a248\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (968:968:968) (1147:1147:1147))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3355:3355:3355) (3849:3849:3849))
        (PORT d[1] (1862:1862:1862) (2126:2126:2126))
        (PORT d[2] (1918:1918:1918) (2263:2263:2263))
        (PORT d[3] (2316:2316:2316) (2720:2720:2720))
        (PORT d[4] (1628:1628:1628) (1855:1855:1855))
        (PORT d[5] (1636:1636:1636) (1872:1872:1872))
        (PORT d[6] (1722:1722:1722) (1995:1995:1995))
        (PORT d[7] (2220:2220:2220) (2590:2590:2590))
        (PORT d[8] (2014:2014:2014) (2380:2380:2380))
        (PORT d[9] (1428:1428:1428) (1626:1626:1626))
        (PORT d[10] (1658:1658:1658) (1944:1944:1944))
        (PORT d[11] (1657:1657:1657) (1973:1973:1973))
        (PORT d[12] (2182:2182:2182) (2590:2590:2590))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1784:1784:1784) (1954:1954:1954))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT d[0] (2068:2068:2068) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1429:1429:1429) (1620:1620:1620))
        (PORT d[1] (2566:2566:2566) (3014:3014:3014))
        (PORT d[2] (1089:1089:1089) (1271:1271:1271))
        (PORT d[3] (1246:1246:1246) (1406:1406:1406))
        (PORT d[4] (1239:1239:1239) (1412:1412:1412))
        (PORT d[5] (2495:2495:2495) (2882:2882:2882))
        (PORT d[6] (1748:1748:1748) (2024:2024:2024))
        (PORT d[7] (1666:1666:1666) (1971:1971:1971))
        (PORT d[8] (1417:1417:1417) (1604:1604:1604))
        (PORT d[9] (1617:1617:1617) (1824:1824:1824))
        (PORT d[10] (2601:2601:2601) (2999:2999:2999))
        (PORT d[11] (2380:2380:2380) (2777:2777:2777))
        (PORT d[12] (2429:2429:2429) (2835:2835:2835))
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (PORT ena (1994:1994:1994) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (PORT d[0] (1994:1994:1994) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a222\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (654:654:654) (768:768:768))
        (PORT clk (1387:1387:1387) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1718:1718:1718) (1977:1977:1977))
        (PORT d[1] (1739:1739:1739) (2021:2021:2021))
        (PORT d[2] (1510:1510:1510) (1725:1725:1725))
        (PORT d[3] (1860:1860:1860) (2139:2139:2139))
        (PORT d[4] (1726:1726:1726) (2035:2035:2035))
        (PORT d[5] (2433:2433:2433) (2830:2830:2830))
        (PORT d[6] (3441:3441:3441) (3957:3957:3957))
        (PORT d[7] (1990:1990:1990) (2332:2332:2332))
        (PORT d[8] (2199:2199:2199) (2574:2574:2574))
        (PORT d[9] (1525:1525:1525) (1768:1768:1768))
        (PORT d[10] (1685:1685:1685) (1961:1961:1961))
        (PORT d[11] (1656:1656:1656) (1901:1901:1901))
        (PORT d[12] (1444:1444:1444) (1719:1719:1719))
        (PORT clk (1385:1385:1385) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1460:1460:1460) (1635:1635:1635))
        (PORT clk (1385:1385:1385) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (PORT d[0] (1744:1744:1744) (1928:1928:1928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1479:1479:1479) (1687:1687:1687))
        (PORT d[1] (880:880:880) (1027:1027:1027))
        (PORT d[2] (1791:1791:1791) (2112:2112:2112))
        (PORT d[3] (1895:1895:1895) (2182:2182:2182))
        (PORT d[4] (795:795:795) (927:927:927))
        (PORT d[5] (782:782:782) (906:906:906))
        (PORT d[6] (1558:1558:1558) (1811:1811:1811))
        (PORT d[7] (842:842:842) (986:986:986))
        (PORT d[8] (983:983:983) (1133:1133:1133))
        (PORT d[9] (955:955:955) (1113:1113:1113))
        (PORT d[10] (938:938:938) (1088:1088:1088))
        (PORT d[11] (938:938:938) (1083:1083:1083))
        (PORT d[12] (951:951:951) (1106:1106:1106))
        (PORT clk (1344:1344:1344) (1374:1374:1374))
        (PORT ena (1761:1761:1761) (1988:1988:1988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1374:1374:1374))
        (PORT d[0] (1761:1761:1761) (1988:1988:1988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a404\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (717:717:717) (826:826:826))
        (PORT clk (1387:1387:1387) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1079:1079:1079) (1238:1238:1238))
        (PORT d[1] (963:963:963) (1125:1125:1125))
        (PORT d[2] (984:984:984) (1147:1147:1147))
        (PORT d[3] (2118:2118:2118) (2487:2487:2487))
        (PORT d[4] (955:955:955) (1115:1115:1115))
        (PORT d[5] (907:907:907) (1051:1051:1051))
        (PORT d[6] (1243:1243:1243) (1426:1426:1426))
        (PORT d[7] (1070:1070:1070) (1242:1242:1242))
        (PORT d[8] (1162:1162:1162) (1340:1340:1340))
        (PORT d[9] (1319:1319:1319) (1535:1535:1535))
        (PORT d[10] (1224:1224:1224) (1414:1414:1414))
        (PORT d[11] (935:935:935) (1087:1087:1087))
        (PORT d[12] (1250:1250:1250) (1449:1449:1449))
        (PORT clk (1385:1385:1385) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1493:1493:1493) (1696:1696:1696))
        (PORT clk (1385:1385:1385) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (PORT d[0] (1777:1777:1777) (1989:1989:1989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (556:556:556) (636:636:636))
        (PORT d[1] (1816:1816:1816) (2146:2146:2146))
        (PORT d[2] (591:591:591) (688:688:688))
        (PORT d[3] (565:565:565) (663:663:663))
        (PORT d[4] (543:543:543) (633:633:633))
        (PORT d[5] (2057:2057:2057) (2385:2385:2385))
        (PORT d[6] (1409:1409:1409) (1651:1651:1651))
        (PORT d[7] (933:933:933) (1067:1067:1067))
        (PORT d[8] (664:664:664) (764:764:764))
        (PORT d[9] (935:935:935) (1068:1068:1068))
        (PORT d[10] (1130:1130:1130) (1296:1296:1296))
        (PORT d[11] (959:959:959) (1106:1106:1106))
        (PORT d[12] (586:586:586) (685:685:685))
        (PORT clk (1344:1344:1344) (1374:1374:1374))
        (PORT ena (1266:1266:1266) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1374:1374:1374))
        (PORT d[0] (1266:1266:1266) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a352\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (818:818:818) (952:952:952))
        (PORT clk (1390:1390:1390) (1416:1416:1416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1887:1887:1887) (2165:2165:2165))
        (PORT d[1] (1889:1889:1889) (2194:2194:2194))
        (PORT d[2] (1661:1661:1661) (1900:1900:1900))
        (PORT d[3] (2014:2014:2014) (2310:2310:2310))
        (PORT d[4] (1906:1906:1906) (2244:2244:2244))
        (PORT d[5] (2458:2458:2458) (2861:2861:2861))
        (PORT d[6] (3252:3252:3252) (3739:3739:3739))
        (PORT d[7] (1807:1807:1807) (2117:2117:2117))
        (PORT d[8] (2390:2390:2390) (2794:2794:2794))
        (PORT d[9] (1695:1695:1695) (1957:1957:1957))
        (PORT d[10] (1684:1684:1684) (1955:1955:1955))
        (PORT d[11] (1846:1846:1846) (2125:2125:2125))
        (PORT d[12] (1446:1446:1446) (1717:1717:1717))
        (PORT clk (1388:1388:1388) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1870:1870:1870) (2115:2115:2115))
        (PORT clk (1388:1388:1388) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (PORT d[0] (2154:2154:2154) (2408:2408:2408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1526:1526:1526) (1749:1749:1749))
        (PORT d[1] (1074:1074:1074) (1250:1250:1250))
        (PORT d[2] (1617:1617:1617) (1915:1915:1915))
        (PORT d[3] (1913:1913:1913) (2211:2211:2211))
        (PORT d[4] (954:954:954) (1099:1099:1099))
        (PORT d[5] (1134:1134:1134) (1317:1317:1317))
        (PORT d[6] (994:994:994) (1151:1151:1151))
        (PORT d[7] (1015:1015:1015) (1183:1183:1183))
        (PORT d[8] (982:982:982) (1130:1130:1130))
        (PORT d[9] (1134:1134:1134) (1319:1319:1319))
        (PORT d[10] (1124:1124:1124) (1305:1305:1305))
        (PORT d[11] (1119:1119:1119) (1288:1288:1288))
        (PORT d[12] (971:971:971) (1128:1128:1128))
        (PORT clk (1347:1347:1347) (1375:1375:1375))
        (PORT ena (1773:1773:1773) (2001:2001:2001))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1375:1375:1375))
        (PORT d[0] (1773:1773:1773) (2001:2001:2001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a378\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1163:1163:1163) (1369:1369:1369))
        (PORT clk (1386:1386:1386) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3870:3870:3870) (4443:4443:4443))
        (PORT d[1] (3035:3035:3035) (3568:3568:3568))
        (PORT d[2] (2098:2098:2098) (2471:2471:2471))
        (PORT d[3] (2524:2524:2524) (2981:2981:2981))
        (PORT d[4] (2134:2134:2134) (2490:2490:2490))
        (PORT d[5] (3722:3722:3722) (4342:4342:4342))
        (PORT d[6] (1959:1959:1959) (2274:2274:2274))
        (PORT d[7] (2568:2568:2568) (2988:2988:2988))
        (PORT d[8] (3794:3794:3794) (4380:4380:4380))
        (PORT d[9] (1822:1822:1822) (2144:2144:2144))
        (PORT d[10] (1657:1657:1657) (1932:1932:1932))
        (PORT d[11] (1871:1871:1871) (2229:2229:2229))
        (PORT d[12] (2292:2292:2292) (2722:2722:2722))
        (PORT clk (1384:1384:1384) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1472:1472:1472) (1630:1630:1630))
        (PORT clk (1384:1384:1384) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1412:1412:1412))
        (PORT d[0] (1756:1756:1756) (1923:1923:1923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3355:3355:3355) (3929:3929:3929))
        (PORT d[1] (2815:2815:2815) (3320:3320:3320))
        (PORT d[2] (1453:1453:1453) (1677:1677:1677))
        (PORT d[3] (2903:2903:2903) (3370:3370:3370))
        (PORT d[4] (2931:2931:2931) (3394:3394:3394))
        (PORT d[5] (2381:2381:2381) (2770:2770:2770))
        (PORT d[6] (2477:2477:2477) (2902:2902:2902))
        (PORT d[7] (2104:2104:2104) (2457:2457:2457))
        (PORT d[8] (2342:2342:2342) (2708:2708:2708))
        (PORT d[9] (3046:3046:3046) (3495:3495:3495))
        (PORT d[10] (2598:2598:2598) (2994:2994:2994))
        (PORT d[11] (2269:2269:2269) (2655:2655:2655))
        (PORT d[12] (3171:3171:3171) (3715:3715:3715))
        (PORT clk (1343:1343:1343) (1371:1371:1371))
        (PORT ena (2135:2135:2135) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1371:1371:1371))
        (PORT d[0] (2135:2135:2135) (2432:2432:2432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a326\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (343:343:343))
        (PORT datab (140:140:140) (188:188:188))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1649:1649:1649) (1899:1899:1899))
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (PORT datab (1602:1602:1602) (1804:1804:1804))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1094:1094:1094) (1245:1245:1245))
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (PORT datab (1621:1621:1621) (1843:1843:1843))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (192:192:192))
        (PORT datab (1056:1056:1056) (1191:1191:1191))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (916:916:916))
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (1055:1055:1055))
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (530:530:530))
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (745:745:745))
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (192:192:192))
        (PORT datab (859:859:859) (999:999:999))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1787:1787:1787) (2000:2000:2000))
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[9\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (192:192:192))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[15\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[16\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[2\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (195:195:195))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[7\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (186:186:186))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[9\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (188:188:188))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[15\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[17\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[18\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (186:186:186))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1170:1170:1170) (1381:1381:1381))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3845:3845:3845) (4408:4408:4408))
        (PORT d[1] (3117:3117:3117) (3625:3625:3625))
        (PORT d[2] (2671:2671:2671) (3132:3132:3132))
        (PORT d[3] (2736:2736:2736) (3209:3209:3209))
        (PORT d[4] (2183:2183:2183) (2557:2557:2557))
        (PORT d[5] (3311:3311:3311) (3858:3858:3858))
        (PORT d[6] (2353:2353:2353) (2726:2726:2726))
        (PORT d[7] (2590:2590:2590) (3019:3019:3019))
        (PORT d[8] (3792:3792:3792) (4373:4373:4373))
        (PORT d[9] (3334:3334:3334) (3792:3792:3792))
        (PORT d[10] (1975:1975:1975) (2303:2303:2303))
        (PORT d[11] (1938:1938:1938) (2314:2314:2314))
        (PORT d[12] (2394:2394:2394) (2817:2817:2817))
        (PORT clk (1367:1367:1367) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2163:2163:2163) (2453:2453:2453))
        (PORT clk (1367:1367:1367) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (PORT d[0] (2447:2447:2447) (2746:2746:2746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3367:3367:3367) (3944:3944:3944))
        (PORT d[1] (3005:3005:3005) (3519:3519:3519))
        (PORT d[2] (1216:1216:1216) (1421:1421:1421))
        (PORT d[3] (2615:2615:2615) (3026:3026:3026))
        (PORT d[4] (2570:2570:2570) (2982:2982:2982))
        (PORT d[5] (2621:2621:2621) (3047:3047:3047))
        (PORT d[6] (2205:2205:2205) (2579:2579:2579))
        (PORT d[7] (1882:1882:1882) (2230:2230:2230))
        (PORT d[8] (1958:1958:1958) (2268:2268:2268))
        (PORT d[9] (3003:3003:3003) (3429:3429:3429))
        (PORT d[10] (2613:2613:2613) (3017:3017:3017))
        (PORT d[11] (2323:2323:2323) (2718:2718:2718))
        (PORT d[12] (2901:2901:2901) (3386:3386:3386))
        (PORT clk (1326:1326:1326) (1354:1354:1354))
        (PORT ena (2525:2525:2525) (2882:2882:2882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1354:1354:1354))
        (PORT d[0] (2525:2525:2525) (2882:2882:2882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a142\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1210:1210:1210) (1436:1436:1436))
        (PORT clk (1363:1363:1363) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3662:3662:3662) (4189:4189:4189))
        (PORT d[1] (3093:3093:3093) (3604:3604:3604))
        (PORT d[2] (2776:2776:2776) (3238:3238:3238))
        (PORT d[3] (2726:2726:2726) (3200:3200:3200))
        (PORT d[4] (2352:2352:2352) (2749:2749:2749))
        (PORT d[5] (3280:3280:3280) (3819:3819:3819))
        (PORT d[6] (2361:2361:2361) (2735:2735:2735))
        (PORT d[7] (2739:2739:2739) (3188:3188:3188))
        (PORT d[8] (3622:3622:3622) (4179:4179:4179))
        (PORT d[9] (1807:1807:1807) (2122:2122:2122))
        (PORT d[10] (2021:2021:2021) (2362:2362:2362))
        (PORT d[11] (2104:2104:2104) (2500:2500:2500))
        (PORT d[12] (2270:2270:2270) (2690:2690:2690))
        (PORT clk (1361:1361:1361) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2081:2081:2081) (2367:2367:2367))
        (PORT clk (1361:1361:1361) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1389:1389:1389))
        (PORT d[0] (2365:2365:2365) (2660:2660:2660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3166:3166:3166) (3706:3706:3706))
        (PORT d[1] (2847:2847:2847) (3348:3348:3348))
        (PORT d[2] (2528:2528:2528) (2960:2960:2960))
        (PORT d[3] (2467:2467:2467) (2860:2860:2860))
        (PORT d[4] (2573:2573:2573) (2988:2988:2988))
        (PORT d[5] (2574:2574:2574) (2986:2986:2986))
        (PORT d[6] (2064:2064:2064) (2426:2426:2426))
        (PORT d[7] (1947:1947:1947) (2279:2279:2279))
        (PORT d[8] (1936:1936:1936) (2237:2237:2237))
        (PORT d[9] (2855:2855:2855) (3272:3272:3272))
        (PORT d[10] (2633:2633:2633) (3041:3041:3041))
        (PORT d[11] (2480:2480:2480) (2889:2889:2889))
        (PORT d[12] (2812:2812:2812) (3289:3289:3289))
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (PORT ena (2564:2564:2564) (2929:2929:2929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1348:1348:1348))
        (PORT d[0] (2564:2564:2564) (2929:2929:2929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a64\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (938:938:938) (1113:1113:1113))
        (PORT clk (1364:1364:1364) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3348:3348:3348) (3833:3833:3833))
        (PORT d[1] (2252:2252:2252) (2587:2587:2587))
        (PORT d[2] (2149:2149:2149) (2527:2527:2527))
        (PORT d[3] (2111:2111:2111) (2481:2481:2481))
        (PORT d[4] (2006:2006:2006) (2287:2287:2287))
        (PORT d[5] (3265:3265:3265) (3826:3826:3826))
        (PORT d[6] (1604:1604:1604) (1858:1858:1858))
        (PORT d[7] (2395:2395:2395) (2798:2798:2798))
        (PORT d[8] (2333:2333:2333) (2752:2752:2752))
        (PORT d[9] (1449:1449:1449) (1720:1720:1720))
        (PORT d[10] (1458:1458:1458) (1713:1713:1713))
        (PORT d[11] (1811:1811:1811) (2145:2145:2145))
        (PORT d[12] (2354:2354:2354) (2791:2791:2791))
        (PORT clk (1362:1362:1362) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2014:2014:2014) (2203:2203:2203))
        (PORT clk (1362:1362:1362) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1392:1392:1392))
        (PORT d[0] (2299:2299:2299) (2497:2497:2497))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1661:1661:1661) (1904:1904:1904))
        (PORT d[1] (2402:2402:2402) (2829:2829:2829))
        (PORT d[2] (1419:1419:1419) (1683:1683:1683))
        (PORT d[3] (2453:2453:2453) (2829:2829:2829))
        (PORT d[4] (1641:1641:1641) (1870:1870:1870))
        (PORT d[5] (1876:1876:1876) (2185:2185:2185))
        (PORT d[6] (1822:1822:1822) (2133:2133:2133))
        (PORT d[7] (1436:1436:1436) (1706:1706:1706))
        (PORT d[8] (1803:1803:1803) (2049:2049:2049))
        (PORT d[9] (2159:2159:2159) (2444:2444:2444))
        (PORT d[10] (2510:2510:2510) (2898:2898:2898))
        (PORT d[11] (2278:2278:2278) (2662:2662:2662))
        (PORT d[12] (2257:2257:2257) (2646:2646:2646))
        (PORT clk (1321:1321:1321) (1351:1351:1351))
        (PORT ena (2191:2191:2191) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1351:1351:1351))
        (PORT d[0] (2191:2191:2191) (2498:2498:2498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (955:955:955) (1134:1134:1134))
        (PORT clk (1368:1368:1368) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3333:3333:3333) (3825:3825:3825))
        (PORT d[1] (2240:2240:2240) (2567:2567:2567))
        (PORT d[2] (1956:1956:1956) (2310:2310:2310))
        (PORT d[3] (2094:2094:2094) (2460:2460:2460))
        (PORT d[4] (1826:1826:1826) (2081:2081:2081))
        (PORT d[5] (1817:1817:1817) (2073:2073:2073))
        (PORT d[6] (1756:1756:1756) (2028:2028:2028))
        (PORT d[7] (2207:2207:2207) (2575:2575:2575))
        (PORT d[8] (2312:2312:2312) (2728:2728:2728))
        (PORT d[9] (1789:1789:1789) (2037:2037:2037))
        (PORT d[10] (1453:1453:1453) (1706:1706:1706))
        (PORT d[11] (1809:1809:1809) (2154:2154:2154))
        (PORT d[12] (2190:2190:2190) (2609:2609:2609))
        (PORT clk (1366:1366:1366) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1315:1315:1315) (1486:1486:1486))
        (PORT clk (1366:1366:1366) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1396:1396:1396))
        (PORT d[0] (1599:1599:1599) (1779:1779:1779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1640:1640:1640) (1880:1880:1880))
        (PORT d[1] (2243:2243:2243) (2651:2651:2651))
        (PORT d[2] (1310:1310:1310) (1528:1528:1528))
        (PORT d[3] (2265:2265:2265) (2613:2613:2613))
        (PORT d[4] (1447:1447:1447) (1654:1654:1654))
        (PORT d[5] (2689:2689:2689) (3101:3101:3101))
        (PORT d[6] (1836:1836:1836) (2148:2148:2148))
        (PORT d[7] (1439:1439:1439) (1707:1707:1707))
        (PORT d[8] (1628:1628:1628) (1854:1854:1854))
        (PORT d[9] (1976:1976:1976) (2234:2234:2234))
        (PORT d[10] (2530:2530:2530) (2919:2919:2919))
        (PORT d[11] (2264:2264:2264) (2644:2644:2644))
        (PORT d[12] (2395:2395:2395) (2792:2792:2792))
        (PORT clk (1325:1325:1325) (1355:1355:1355))
        (PORT ena (2006:2006:2006) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1355:1355:1355))
        (PORT d[0] (2006:2006:2006) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a272\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1010:1010:1010) (1192:1192:1192))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3911:3911:3911) (4493:4493:4493))
        (PORT d[1] (3067:3067:3067) (3607:3607:3607))
        (PORT d[2] (2601:2601:2601) (3038:3038:3038))
        (PORT d[3] (2612:2612:2612) (3075:3075:3075))
        (PORT d[4] (1969:1969:1969) (2304:2304:2304))
        (PORT d[5] (3720:3720:3720) (4337:4337:4337))
        (PORT d[6] (2167:2167:2167) (2513:2513:2513))
        (PORT d[7] (2557:2557:2557) (2977:2977:2977))
        (PORT d[8] (3798:3798:3798) (4384:4384:4384))
        (PORT d[9] (3143:3143:3143) (3572:3572:3572))
        (PORT d[10] (2008:2008:2008) (2335:2335:2335))
        (PORT d[11] (1882:1882:1882) (2239:2239:2239))
        (PORT d[12] (2217:2217:2217) (2616:2616:2616))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2083:2083:2083) (2329:2329:2329))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT d[0] (2354:2354:2354) (2609:2609:2609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1805:1805:1805) (2060:2060:2060))
        (PORT d[1] (2633:2633:2633) (3101:3101:3101))
        (PORT d[2] (1352:1352:1352) (1579:1579:1579))
        (PORT d[3] (2735:2735:2735) (3156:3156:3156))
        (PORT d[4] (2573:2573:2573) (2982:2982:2982))
        (PORT d[5] (2562:2562:2562) (2975:2975:2975))
        (PORT d[6] (2084:2084:2084) (2447:2447:2447))
        (PORT d[7] (2147:2147:2147) (2509:2509:2509))
        (PORT d[8] (2289:2289:2289) (2641:2641:2641))
        (PORT d[9] (3038:3038:3038) (3483:3483:3483))
        (PORT d[10] (2628:2628:2628) (3032:3032:3032))
        (PORT d[11] (2144:2144:2144) (2516:2516:2516))
        (PORT d[12] (3233:3233:3233) (3791:3791:3791))
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (PORT ena (2545:2545:2545) (2905:2905:2905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (PORT d[0] (2545:2545:2545) (2905:2905:2905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a220\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1177:1177:1177) (1389:1389:1389))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3657:3657:3657) (4190:4190:4190))
        (PORT d[1] (3095:3095:3095) (3604:3604:3604))
        (PORT d[2] (2686:2686:2686) (3153:3153:3153))
        (PORT d[3] (2740:2740:2740) (3217:3217:3217))
        (PORT d[4] (2348:2348:2348) (2746:2746:2746))
        (PORT d[5] (3292:3292:3292) (3831:3831:3831))
        (PORT d[6] (2361:2361:2361) (2734:2734:2734))
        (PORT d[7] (2726:2726:2726) (3171:3171:3171))
        (PORT d[8] (3778:3778:3778) (4357:4357:4357))
        (PORT d[9] (1795:1795:1795) (2108:2108:2108))
        (PORT d[10] (2013:2013:2013) (2353:2353:2353))
        (PORT d[11] (1929:1929:1929) (2301:2301:2301))
        (PORT d[12] (2276:2276:2276) (2697:2697:2697))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2794:2794:2794) (3149:3149:3149))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT d[0] (3090:3090:3090) (3457:3457:3457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3366:3366:3366) (3943:3943:3943))
        (PORT d[1] (2803:2803:2803) (3292:3292:3292))
        (PORT d[2] (2528:2528:2528) (2956:2956:2956))
        (PORT d[3] (2452:2452:2452) (2842:2842:2842))
        (PORT d[4] (2666:2666:2666) (3086:3086:3086))
        (PORT d[5] (2602:2602:2602) (3024:3024:3024))
        (PORT d[6] (2213:2213:2213) (2590:2590:2590))
        (PORT d[7] (1881:1881:1881) (2229:2229:2229))
        (PORT d[8] (1944:1944:1944) (2246:2246:2246))
        (PORT d[9] (2698:2698:2698) (3102:3102:3102))
        (PORT d[10] (2639:2639:2639) (3052:3052:3052))
        (PORT d[11] (2447:2447:2447) (2870:2870:2870))
        (PORT d[12] (2648:2648:2648) (3104:3104:3104))
        (PORT clk (1323:1323:1323) (1352:1352:1352))
        (PORT ena (2564:2564:2564) (2930:2930:2930))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1352:1352:1352))
        (PORT d[0] (2564:2564:2564) (2930:2930:2930))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a402\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (872:872:872) (1019:1019:1019))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1801:1801:1801) (2055:2055:2055))
        (PORT d[1] (1867:1867:1867) (2154:2154:2154))
        (PORT d[2] (1830:1830:1830) (2105:2105:2105))
        (PORT d[3] (2272:2272:2272) (2660:2660:2660))
        (PORT d[4] (1899:1899:1899) (2201:2201:2201))
        (PORT d[5] (1786:1786:1786) (2057:2057:2057))
        (PORT d[6] (2453:2453:2453) (2799:2799:2799))
        (PORT d[7] (1768:1768:1768) (2028:2028:2028))
        (PORT d[8] (1735:1735:1735) (1998:1998:1998))
        (PORT d[9] (1369:1369:1369) (1615:1615:1615))
        (PORT d[10] (1734:1734:1734) (1993:1993:1993))
        (PORT d[11] (1953:1953:1953) (2244:2244:2244))
        (PORT d[12] (1760:1760:1760) (2015:2015:2015))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1719:1719:1719) (1962:1962:1962))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT d[0] (2003:2003:2003) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1544:1544:1544) (1789:1789:1789))
        (PORT d[1] (2220:2220:2220) (2604:2604:2604))
        (PORT d[2] (1487:1487:1487) (1723:1723:1723))
        (PORT d[3] (2074:2074:2074) (2367:2367:2367))
        (PORT d[4] (1647:1647:1647) (1881:1881:1881))
        (PORT d[5] (1885:1885:1885) (2196:2196:2196))
        (PORT d[6] (2323:2323:2323) (2694:2694:2694))
        (PORT d[7] (1400:1400:1400) (1655:1655:1655))
        (PORT d[8] (1713:1713:1713) (1967:1967:1967))
        (PORT d[9] (1629:1629:1629) (1855:1855:1855))
        (PORT d[10] (2539:2539:2539) (2910:2910:2910))
        (PORT d[11] (1891:1891:1891) (2180:2180:2180))
        (PORT d[12] (2927:2927:2927) (3410:3410:3410))
        (PORT clk (1321:1321:1321) (1350:1350:1350))
        (PORT ena (2637:2637:2637) (2996:2996:2996))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1350:1350:1350))
        (PORT d[0] (2637:2637:2637) (2996:2996:2996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a350\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1094:1094:1094) (1287:1287:1287))
        (PORT clk (1374:1374:1374) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3842:3842:3842) (4392:4392:4392))
        (PORT d[1] (3022:3022:3022) (3548:3548:3548))
        (PORT d[2] (2613:2613:2613) (3057:3057:3057))
        (PORT d[3] (2604:2604:2604) (3069:3069:3069))
        (PORT d[4] (1978:1978:1978) (2314:2314:2314))
        (PORT d[5] (3720:3720:3720) (4338:4338:4338))
        (PORT d[6] (2175:2175:2175) (2522:2522:2522))
        (PORT d[7] (2749:2749:2749) (3203:3203:3203))
        (PORT d[8] (3810:3810:3810) (4395:4395:4395))
        (PORT d[9] (1627:1627:1627) (1919:1919:1919))
        (PORT d[10] (1989:1989:1989) (2307:2307:2307))
        (PORT d[11] (1911:1911:1911) (2275:2275:2275))
        (PORT d[12] (2396:2396:2396) (2822:2822:2822))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1667:1667:1667) (1860:1860:1860))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1400:1400:1400))
        (PORT d[0] (1951:1951:1951) (2153:2153:2153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3357:3357:3357) (3935:3935:3935))
        (PORT d[1] (2789:2789:2789) (3280:3280:3280))
        (PORT d[2] (1222:1222:1222) (1433:1433:1433))
        (PORT d[3] (2641:2641:2641) (3057:3057:3057))
        (PORT d[4] (2698:2698:2698) (3119:3119:3119))
        (PORT d[5] (2765:2765:2765) (3206:3206:3206))
        (PORT d[6] (2079:2079:2079) (2443:2443:2443))
        (PORT d[7] (2108:2108:2108) (2465:2465:2465))
        (PORT d[8] (2132:2132:2132) (2464:2464:2464))
        (PORT d[9] (2846:2846:2846) (3264:3264:3264))
        (PORT d[10] (2835:2835:2835) (3272:3272:3272))
        (PORT d[11] (2303:2303:2303) (2691:2691:2691))
        (PORT d[12] (3228:3228:3228) (3780:3780:3780))
        (PORT clk (1331:1331:1331) (1359:1359:1359))
        (PORT ena (2526:2526:2526) (2883:2883:2883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1359:1359:1359))
        (PORT d[0] (2526:2526:2526) (2883:2883:2883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a324\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1139:1139:1139) (1340:1340:1340))
        (PORT clk (1345:1345:1345) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3429:3429:3429) (3922:3922:3922))
        (PORT d[1] (2915:2915:2915) (3403:3403:3403))
        (PORT d[2] (2626:2626:2626) (3075:3075:3075))
        (PORT d[3] (2540:2540:2540) (2990:2990:2990))
        (PORT d[4] (2334:2334:2334) (2734:2734:2734))
        (PORT d[5] (3100:3100:3100) (3614:3614:3614))
        (PORT d[6] (2548:2548:2548) (2948:2948:2948))
        (PORT d[7] (2909:2909:2909) (3377:3377:3377))
        (PORT d[8] (3567:3567:3567) (4112:4112:4112))
        (PORT d[9] (1991:1991:1991) (2334:2334:2334))
        (PORT d[10] (2201:2201:2201) (2567:2567:2567))
        (PORT d[11] (2111:2111:2111) (2513:2513:2513))
        (PORT d[12] (2299:2299:2299) (2726:2726:2726))
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2338:2338:2338) (2645:2645:2645))
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (PORT d[0] (2622:2622:2622) (2938:2938:2938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2987:2987:2987) (3505:3505:3505))
        (PORT d[1] (2646:2646:2646) (3118:3118:3118))
        (PORT d[2] (2350:2350:2350) (2759:2759:2759))
        (PORT d[3] (2661:2661:2661) (3084:3084:3084))
        (PORT d[4] (2555:2555:2555) (2965:2965:2965))
        (PORT d[5] (2377:2377:2377) (2758:2758:2758))
        (PORT d[6] (2237:2237:2237) (2622:2622:2622))
        (PORT d[7] (2230:2230:2230) (2625:2625:2625))
        (PORT d[8] (1915:1915:1915) (2208:2208:2208))
        (PORT d[9] (2841:2841:2841) (3249:3249:3249))
        (PORT d[10] (2810:2810:2810) (3242:3242:3242))
        (PORT d[11] (2488:2488:2488) (2921:2921:2921))
        (PORT d[12] (2953:2953:2953) (3454:3454:3454))
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (PORT ena (2535:2535:2535) (2895:2895:2895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (PORT d[0] (2535:2535:2535) (2895:2895:2895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a141\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1066:1066:1066) (1241:1241:1241))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1810:1810:1810) (2069:2069:2069))
        (PORT d[1] (1870:1870:1870) (2160:2160:2160))
        (PORT d[2] (1819:1819:1819) (2091:2091:2091))
        (PORT d[3] (2249:2249:2249) (2632:2632:2632))
        (PORT d[4] (1886:1886:1886) (2187:2187:2187))
        (PORT d[5] (1784:1784:1784) (2053:2053:2053))
        (PORT d[6] (2447:2447:2447) (2793:2793:2793))
        (PORT d[7] (1780:1780:1780) (2047:2047:2047))
        (PORT d[8] (1849:1849:1849) (2125:2125:2125))
        (PORT d[9] (1891:1891:1891) (2231:2231:2231))
        (PORT d[10] (1915:1915:1915) (2205:2205:2205))
        (PORT d[11] (1953:1953:1953) (2248:2248:2248))
        (PORT d[12] (1738:1738:1738) (1988:1988:1988))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2172:2172:2172) (2505:2505:2505))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT d[0] (2456:2456:2456) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1362:1362:1362) (1578:1578:1578))
        (PORT d[1] (2235:2235:2235) (2616:2616:2616))
        (PORT d[2] (1306:1306:1306) (1515:1515:1515))
        (PORT d[3] (1805:1805:1805) (2066:2066:2066))
        (PORT d[4] (1624:1624:1624) (1852:1852:1852))
        (PORT d[5] (1897:1897:1897) (2215:2215:2215))
        (PORT d[6] (2322:2322:2322) (2694:2694:2694))
        (PORT d[7] (1972:1972:1972) (2310:2310:2310))
        (PORT d[8] (1703:1703:1703) (1958:1958:1958))
        (PORT d[9] (1628:1628:1628) (1854:1854:1854))
        (PORT d[10] (2538:2538:2538) (2909:2909:2909))
        (PORT d[11] (1860:1860:1860) (2139:2139:2139))
        (PORT d[12] (3103:3103:3103) (3616:3616:3616))
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (PORT ena (2634:2634:2634) (2992:2992:2992))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (PORT d[0] (2634:2634:2634) (2992:2992:2992))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a167\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1132:1132:1132) (1341:1341:1341))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3349:3349:3349) (3834:3834:3834))
        (PORT d[1] (2240:2240:2240) (2573:2573:2573))
        (PORT d[2] (2147:2147:2147) (2518:2518:2518))
        (PORT d[3] (2089:2089:2089) (2451:2451:2451))
        (PORT d[4] (2004:2004:2004) (2287:2287:2287))
        (PORT d[5] (3251:3251:3251) (3805:3805:3805))
        (PORT d[6] (1795:1795:1795) (2078:2078:2078))
        (PORT d[7] (2215:2215:2215) (2584:2584:2584))
        (PORT d[8] (2333:2333:2333) (2751:2751:2751))
        (PORT d[9] (1424:1424:1424) (1688:1688:1688))
        (PORT d[10] (1465:1465:1465) (1725:1725:1725))
        (PORT d[11] (1829:1829:1829) (2175:2175:2175))
        (PORT d[12] (2177:2177:2177) (2586:2586:2586))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1779:1779:1779) (2004:2004:2004))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (PORT d[0] (2063:2063:2063) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1660:1660:1660) (1903:1903:1903))
        (PORT d[1] (2356:2356:2356) (2783:2783:2783))
        (PORT d[2] (1461:1461:1461) (1733:1733:1733))
        (PORT d[3] (2284:2284:2284) (2637:2637:2637))
        (PORT d[4] (1622:1622:1622) (1842:1842:1842))
        (PORT d[5] (1850:1850:1850) (2150:2150:2150))
        (PORT d[6] (1665:1665:1665) (1958:1958:1958))
        (PORT d[7] (1436:1436:1436) (1700:1700:1700))
        (PORT d[8] (2111:2111:2111) (2451:2451:2451))
        (PORT d[9] (1997:1997:1997) (2262:2262:2262))
        (PORT d[10] (2702:2702:2702) (3109:3109:3109))
        (PORT d[11] (2257:2257:2257) (2635:2635:2635))
        (PORT d[12] (2404:2404:2404) (2811:2811:2811))
        (PORT clk (1323:1323:1323) (1352:1352:1352))
        (PORT ena (2329:2329:2329) (2650:2650:2650))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1352:1352:1352))
        (PORT d[0] (2329:2329:2329) (2650:2650:2650))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a115\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (951:951:951) (1138:1138:1138))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3339:3339:3339) (3826:3826:3826))
        (PORT d[1] (2416:2416:2416) (2777:2777:2777))
        (PORT d[2] (2320:2320:2320) (2723:2723:2723))
        (PORT d[3] (2237:2237:2237) (2622:2622:2622))
        (PORT d[4] (2035:2035:2035) (2325:2325:2325))
        (PORT d[5] (3413:3413:3413) (3989:3989:3989))
        (PORT d[6] (1778:1778:1778) (2058:2058:2058))
        (PORT d[7] (2405:2405:2405) (2804:2804:2804))
        (PORT d[8] (2483:2483:2483) (2918:2918:2918))
        (PORT d[9] (1456:1456:1456) (1728:1728:1728))
        (PORT d[10] (1452:1452:1452) (1702:1702:1702))
        (PORT d[11] (1848:1848:1848) (2188:2188:2188))
        (PORT d[12] (2374:2374:2374) (2815:2815:2815))
        (PORT clk (1358:1358:1358) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2377:2377:2377) (2670:2670:2670))
        (PORT clk (1358:1358:1358) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (PORT d[0] (2485:2485:2485) (2762:2762:2762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1662:1662:1662) (1905:1905:1905))
        (PORT d[1] (2584:2584:2584) (3044:3044:3044))
        (PORT d[2] (1501:1501:1501) (1786:1786:1786))
        (PORT d[3] (2464:2464:2464) (2840:2840:2840))
        (PORT d[4] (1811:1811:1811) (2073:2073:2073))
        (PORT d[5] (1885:1885:1885) (2195:2195:2195))
        (PORT d[6] (1855:1855:1855) (2172:2172:2172))
        (PORT d[7] (1437:1437:1437) (1695:1695:1695))
        (PORT d[8] (1711:1711:1711) (1968:1968:1968))
        (PORT d[9] (2165:2165:2165) (2448:2448:2448))
        (PORT d[10] (2686:2686:2686) (3091:3091:3091))
        (PORT d[11] (2262:2262:2262) (2646:2646:2646))
        (PORT d[12] (2432:2432:2432) (2845:2845:2845))
        (PORT clk (1317:1317:1317) (1345:1345:1345))
        (PORT ena (2354:2354:2354) (2684:2684:2684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1345:1345:1345))
        (PORT d[0] (2354:2354:2354) (2684:2684:2684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a193\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1360:1360:1360) (1607:1607:1607))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3819:3819:3819) (4400:4400:4400))
        (PORT d[1] (3087:3087:3087) (3637:3637:3637))
        (PORT d[2] (2384:2384:2384) (2815:2815:2815))
        (PORT d[3] (2348:2348:2348) (2770:2770:2770))
        (PORT d[4] (2164:2164:2164) (2530:2530:2530))
        (PORT d[5] (3124:3124:3124) (3647:3647:3647))
        (PORT d[6] (1975:1975:1975) (2296:2296:2296))
        (PORT d[7] (2586:2586:2586) (3016:3016:3016))
        (PORT d[8] (3337:3337:3337) (3842:3842:3842))
        (PORT d[9] (1854:1854:1854) (2190:2190:2190))
        (PORT d[10] (1843:1843:1843) (2162:2162:2162))
        (PORT d[11] (3022:3022:3022) (3466:3466:3466))
        (PORT d[12] (2709:2709:2709) (3200:3200:3200))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2807:2807:2807) (3220:3220:3220))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT d[0] (3091:3091:3091) (3513:3513:3513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1851:1851:1851) (2123:2123:2123))
        (PORT d[1] (2614:2614:2614) (3076:3076:3076))
        (PORT d[2] (2244:2244:2244) (2637:2637:2637))
        (PORT d[3] (2560:2560:2560) (2953:2953:2953))
        (PORT d[4] (2758:2758:2758) (3196:3196:3196))
        (PORT d[5] (2899:2899:2899) (3380:3380:3380))
        (PORT d[6] (2329:2329:2329) (2721:2721:2721))
        (PORT d[7] (1632:1632:1632) (1916:1916:1916))
        (PORT d[8] (2066:2066:2066) (2389:2389:2389))
        (PORT d[9] (2483:2483:2483) (2842:2842:2842))
        (PORT d[10] (2793:2793:2793) (3227:3227:3227))
        (PORT d[11] (2456:2456:2456) (2863:2863:2863))
        (PORT d[12] (2656:2656:2656) (3107:3107:3107))
        (PORT clk (1318:1318:1318) (1345:1345:1345))
        (PORT ena (2701:2701:2701) (3087:3087:3087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1345:1345:1345))
        (PORT d[0] (2701:2701:2701) (3087:3087:3087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1158:1158:1158) (1374:1374:1374))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3684:3684:3684) (4208:4208:4208))
        (PORT d[1] (3057:3057:3057) (3601:3601:3601))
        (PORT d[2] (2325:2325:2325) (2748:2748:2748))
        (PORT d[3] (2356:2356:2356) (2785:2785:2785))
        (PORT d[4] (2146:2146:2146) (2512:2512:2512))
        (PORT d[5] (3302:3302:3302) (3854:3854:3854))
        (PORT d[6] (1814:1814:1814) (2105:2105:2105))
        (PORT d[7] (2579:2579:2579) (3008:3008:3008))
        (PORT d[8] (3761:3761:3761) (4331:4331:4331))
        (PORT d[9] (1669:1669:1669) (1981:1981:1981))
        (PORT d[10] (1827:1827:1827) (2139:2139:2139))
        (PORT d[11] (2047:2047:2047) (2422:2422:2422))
        (PORT d[12] (2901:2901:2901) (3434:3434:3434))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2149:2149:2149) (2424:2424:2424))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (PORT d[0] (2433:2433:2433) (2717:2717:2717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1702:1702:1702) (1963:1963:1963))
        (PORT d[1] (2043:2043:2043) (2414:2414:2414))
        (PORT d[2] (1705:1705:1705) (2027:2027:2027))
        (PORT d[3] (1539:1539:1539) (1775:1775:1775))
        (PORT d[4] (2727:2727:2727) (3158:3158:3158))
        (PORT d[5] (2526:2526:2526) (2950:2950:2950))
        (PORT d[6] (2041:2041:2041) (2406:2406:2406))
        (PORT d[7] (1486:1486:1486) (1756:1756:1756))
        (PORT d[8] (1911:1911:1911) (2209:2209:2209))
        (PORT d[9] (2444:2444:2444) (2792:2792:2792))
        (PORT d[10] (2764:2764:2764) (3193:3193:3193))
        (PORT d[11] (2393:2393:2393) (2767:2767:2767))
        (PORT d[12] (2636:2636:2636) (3082:3082:3082))
        (PORT clk (1293:1293:1293) (1321:1321:1321))
        (PORT ena (2434:2434:2434) (2787:2787:2787))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1321:1321:1321))
        (PORT d[0] (2434:2434:2434) (2787:2787:2787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1143:1143:1143) (1359:1359:1359))
        (PORT clk (1311:1311:1311) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3497:3497:3497) (3991:3991:3991))
        (PORT d[1] (2619:2619:2619) (3070:3070:3070))
        (PORT d[2] (2344:2344:2344) (2776:2776:2776))
        (PORT d[3] (2308:2308:2308) (2718:2718:2718))
        (PORT d[4] (2316:2316:2316) (2706:2706:2706))
        (PORT d[5] (3326:3326:3326) (3886:3886:3886))
        (PORT d[6] (1647:1647:1647) (1920:1920:1920))
        (PORT d[7] (2757:2757:2757) (3211:3211:3211))
        (PORT d[8] (3579:3579:3579) (4125:4125:4125))
        (PORT d[9] (1585:1585:1585) (1875:1875:1875))
        (PORT d[10] (1670:1670:1670) (1968:1968:1968))
        (PORT d[11] (2205:2205:2205) (2601:2601:2601))
        (PORT d[12] (2920:2920:2920) (3434:3434:3434))
        (PORT clk (1309:1309:1309) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2663:2663:2663) (2929:2929:2929))
        (PORT clk (1309:1309:1309) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (PORT d[0] (2947:2947:2947) (3222:3222:3222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1916:1916:1916) (2209:2209:2209))
        (PORT d[1] (2223:2223:2223) (2611:2611:2611))
        (PORT d[2] (1991:1991:1991) (2345:2345:2345))
        (PORT d[3] (2381:2381:2381) (2754:2754:2754))
        (PORT d[4] (2574:2574:2574) (2980:2980:2980))
        (PORT d[5] (2341:2341:2341) (2741:2741:2741))
        (PORT d[6] (2151:2151:2151) (2520:2520:2520))
        (PORT d[7] (1486:1486:1486) (1761:1761:1761))
        (PORT d[8] (1926:1926:1926) (2225:2225:2225))
        (PORT d[9] (2290:2290:2290) (2631:2631:2631))
        (PORT d[10] (2788:2788:2788) (3226:3226:3226))
        (PORT d[11] (2549:2549:2549) (2941:2941:2941))
        (PORT d[12] (2808:2808:2808) (3276:3276:3276))
        (PORT clk (1268:1268:1268) (1294:1294:1294))
        (PORT ena (2625:2625:2625) (3007:3007:3007))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1294:1294:1294))
        (PORT d[0] (2625:2625:2625) (3007:3007:3007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1325:1325:1325) (1555:1555:1555))
        (PORT clk (1361:1361:1361) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3948:3948:3948) (4537:4537:4537))
        (PORT d[1] (3224:3224:3224) (3788:3788:3788))
        (PORT d[2] (2385:2385:2385) (2818:2818:2818))
        (PORT d[3] (2481:2481:2481) (2912:2912:2912))
        (PORT d[4] (2287:2287:2287) (2668:2668:2668))
        (PORT d[5] (3137:3137:3137) (3667:3667:3667))
        (PORT d[6] (1998:1998:1998) (2323:2323:2323))
        (PORT d[7] (2442:2442:2442) (2858:2858:2858))
        (PORT d[8] (3462:3462:3462) (3978:3978:3978))
        (PORT d[9] (1855:1855:1855) (2196:2196:2196))
        (PORT d[10] (1848:1848:1848) (2168:2168:2168))
        (PORT d[11] (3148:3148:3148) (3603:3603:3603))
        (PORT d[12] (2705:2705:2705) (3194:3194:3194))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2649:2649:2649) (3032:3032:3032))
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1386:1386:1386))
        (PORT d[0] (2933:2933:2933) (3325:3325:3325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2275:2275:2275) (2617:2617:2617))
        (PORT d[1] (2610:2610:2610) (3067:3067:3067))
        (PORT d[2] (2266:2266:2266) (2657:2657:2657))
        (PORT d[3] (1724:1724:1724) (1987:1987:1987))
        (PORT d[4] (2888:2888:2888) (3336:3336:3336))
        (PORT d[5] (3041:3041:3041) (3538:3538:3538))
        (PORT d[6] (2184:2184:2184) (2565:2565:2565))
        (PORT d[7] (1641:1641:1641) (1926:1926:1926))
        (PORT d[8] (2045:2045:2045) (2356:2356:2356))
        (PORT d[9] (2636:2636:2636) (3008:3008:3008))
        (PORT d[10] (2806:2806:2806) (3242:3242:3242))
        (PORT d[11] (2465:2465:2465) (2874:2874:2874))
        (PORT d[12] (2798:2798:2798) (3261:3261:3261))
        (PORT clk (1318:1318:1318) (1345:1345:1345))
        (PORT ena (2527:2527:2527) (2887:2887:2887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1345:1345:1345))
        (PORT d[0] (2527:2527:2527) (2887:2887:2887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a89\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1151:1151:1151) (1353:1353:1353))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3481:3481:3481) (3974:3974:3974))
        (PORT d[1] (2657:2657:2657) (3125:3125:3125))
        (PORT d[2] (2765:2765:2765) (3235:3235:3235))
        (PORT d[3] (2522:2522:2522) (2967:2967:2967))
        (PORT d[4] (2157:2157:2157) (2527:2527:2527))
        (PORT d[5] (3105:3105:3105) (3621:3621:3621))
        (PORT d[6] (2724:2724:2724) (3148:3148:3148))
        (PORT d[7] (2578:2578:2578) (3004:3004:3004))
        (PORT d[8] (3599:3599:3599) (4151:4151:4151))
        (PORT d[9] (2153:2153:2153) (2518:2518:2518))
        (PORT d[10] (2350:2350:2350) (2734:2734:2734))
        (PORT d[11] (2101:2101:2101) (2496:2496:2496))
        (PORT d[12] (2415:2415:2415) (2843:2843:2843))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2061:2061:2061) (2292:2292:2292))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT d[0] (2345:2345:2345) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2964:2964:2964) (3469:3469:3469))
        (PORT d[1] (2490:2490:2490) (2944:2944:2944))
        (PORT d[2] (1510:1510:1510) (1749:1749:1749))
        (PORT d[3] (2674:2674:2674) (3097:3097:3097))
        (PORT d[4] (2572:2572:2572) (2986:2986:2986))
        (PORT d[5] (2370:2370:2370) (2752:2752:2752))
        (PORT d[6] (2542:2542:2542) (2966:2966:2966))
        (PORT d[7] (2222:2222:2222) (2618:2618:2618))
        (PORT d[8] (1936:1936:1936) (2236:2236:2236))
        (PORT d[9] (2681:2681:2681) (3074:3074:3074))
        (PORT d[10] (3004:3004:3004) (3469:3469:3469))
        (PORT d[11] (2495:2495:2495) (2929:2929:2929))
        (PORT d[12] (2834:2834:2834) (3317:3317:3317))
        (PORT clk (1290:1290:1290) (1317:1317:1317))
        (PORT ena (2548:2548:2548) (2914:2914:2914))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1317:1317:1317))
        (PORT d[0] (2548:2548:2548) (2914:2914:2914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a375\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (930:930:930) (1089:1089:1089))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1981:1981:1981) (2261:2261:2261))
        (PORT d[1] (1878:1878:1878) (2169:2169:2169))
        (PORT d[2] (2013:2013:2013) (2315:2315:2315))
        (PORT d[3] (2289:2289:2289) (2683:2683:2683))
        (PORT d[4] (2041:2041:2041) (2354:2354:2354))
        (PORT d[5] (1806:1806:1806) (2085:2085:2085))
        (PORT d[6] (2454:2454:2454) (2800:2800:2800))
        (PORT d[7] (1968:1968:1968) (2266:2266:2266))
        (PORT d[8] (1901:1901:1901) (2183:2183:2183))
        (PORT d[9] (1532:1532:1532) (1800:1800:1800))
        (PORT d[10] (1921:1921:1921) (2211:2211:2211))
        (PORT d[11] (1974:1974:1974) (2272:2272:2272))
        (PORT d[12] (1916:1916:1916) (2191:2191:2191))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2191:2191:2191) (2477:2477:2477))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (PORT d[0] (2475:2475:2475) (2770:2770:2770))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1558:1558:1558) (1806:1806:1806))
        (PORT d[1] (1812:1812:1812) (2131:2131:2131))
        (PORT d[2] (1497:1497:1497) (1734:1734:1734))
        (PORT d[3] (1959:1959:1959) (2238:2238:2238))
        (PORT d[4] (1790:1790:1790) (2037:2037:2037))
        (PORT d[5] (2016:2016:2016) (2339:2339:2339))
        (PORT d[6] (2330:2330:2330) (2700:2700:2700))
        (PORT d[7] (1824:1824:1824) (2146:2146:2146))
        (PORT d[8] (1701:1701:1701) (1954:1954:1954))
        (PORT d[9] (1808:1808:1808) (2051:2051:2051))
        (PORT d[10] (2691:2691:2691) (3082:3082:3082))
        (PORT d[11] (1879:1879:1879) (2162:2162:2162))
        (PORT d[12] (3123:3123:3123) (3637:3637:3637))
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (PORT ena (2650:2650:2650) (3014:3014:3014))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (PORT d[0] (2650:2650:2650) (3014:3014:3014))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a323\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1133:1133:1133) (1323:1323:1323))
        (PORT clk (1372:1372:1372) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3513:3513:3513) (4037:4037:4037))
        (PORT d[1] (2579:2579:2579) (3018:3018:3018))
        (PORT d[2] (2728:2728:2728) (3217:3217:3217))
        (PORT d[3] (2344:2344:2344) (2762:2762:2762))
        (PORT d[4] (2507:2507:2507) (2931:2931:2931))
        (PORT d[5] (2882:2882:2882) (3365:3365:3365))
        (PORT d[6] (3158:3158:3158) (3645:3645:3645))
        (PORT d[7] (2917:2917:2917) (3368:3368:3368))
        (PORT d[8] (2566:2566:2566) (2935:2935:2935))
        (PORT d[9] (1757:1757:1757) (2067:2067:2067))
        (PORT d[10] (2072:2072:2072) (2435:2435:2435))
        (PORT d[11] (3185:3185:3185) (3650:3650:3650))
        (PORT d[12] (2636:2636:2636) (3011:3011:3011))
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1982:1982:1982) (2266:2266:2266))
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1396:1396:1396))
        (PORT d[0] (2266:2266:2266) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2732:2732:2732) (3190:3190:3190))
        (PORT d[1] (2054:2054:2054) (2424:2424:2424))
        (PORT d[2] (1847:1847:1847) (2195:2195:2195))
        (PORT d[3] (1922:1922:1922) (2227:2227:2227))
        (PORT d[4] (2693:2693:2693) (3145:3145:3145))
        (PORT d[5] (2823:2823:2823) (3271:3271:3271))
        (PORT d[6] (2832:2832:2832) (3307:3307:3307))
        (PORT d[7] (1946:1946:1946) (2271:2271:2271))
        (PORT d[8] (2309:2309:2309) (2687:2687:2687))
        (PORT d[9] (2607:2607:2607) (2985:2985:2985))
        (PORT d[10] (2632:2632:2632) (3061:3061:3061))
        (PORT d[11] (2513:2513:2513) (2897:2897:2897))
        (PORT d[12] (3020:3020:3020) (3531:3531:3531))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (PORT ena (2573:2573:2573) (2943:2943:2943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (PORT d[0] (2573:2573:2573) (2943:2943:2943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a271\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1128:1128:1128) (1309:1309:1309))
        (PORT clk (1379:1379:1379) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2872:2872:2872) (3263:3263:3263))
        (PORT d[1] (2561:2561:2561) (2995:2995:2995))
        (PORT d[2] (2870:2870:2870) (3367:3367:3367))
        (PORT d[3] (2275:2275:2275) (2689:2689:2689))
        (PORT d[4] (2689:2689:2689) (3138:3138:3138))
        (PORT d[5] (2910:2910:2910) (3392:3392:3392))
        (PORT d[6] (3340:3340:3340) (3849:3849:3849))
        (PORT d[7] (3100:3100:3100) (3580:3580:3580))
        (PORT d[8] (2742:2742:2742) (3130:3130:3130))
        (PORT d[9] (1936:1936:1936) (2269:2269:2269))
        (PORT d[10] (2232:2232:2232) (2613:2613:2613))
        (PORT d[11] (2988:2988:2988) (3425:3425:3425))
        (PORT d[12] (2826:2826:2826) (3234:3234:3234))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2913:2913:2913) (3293:3293:3293))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1404:1404:1404))
        (PORT d[0] (3197:3197:3197) (3586:3586:3586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2707:2707:2707) (3167:3167:3167))
        (PORT d[1] (2220:2220:2220) (2608:2608:2608))
        (PORT d[2] (1989:1989:1989) (2347:2347:2347))
        (PORT d[3] (2111:2111:2111) (2441:2441:2441))
        (PORT d[4] (2758:2758:2758) (3213:3213:3213))
        (PORT d[5] (2164:2164:2164) (2511:2511:2511))
        (PORT d[6] (3006:3006:3006) (3501:3501:3501))
        (PORT d[7] (1974:1974:1974) (2304:2304:2304))
        (PORT d[8] (2481:2481:2481) (2880:2880:2880))
        (PORT d[9] (2469:2469:2469) (2836:2836:2836))
        (PORT d[10] (2811:2811:2811) (3261:3261:3261))
        (PORT d[11] (2696:2696:2696) (3110:3110:3110))
        (PORT d[12] (2970:2970:2970) (3483:3483:3483))
        (PORT clk (1336:1336:1336) (1363:1363:1363))
        (PORT ena (2744:2744:2744) (3133:3133:3133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1363:1363:1363))
        (PORT d[0] (2744:2744:2744) (3133:3133:3133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a219\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1041:1041:1041) (1203:1203:1203))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2158:2158:2158) (2459:2459:2459))
        (PORT d[1] (2394:2394:2394) (2806:2806:2806))
        (PORT d[2] (2205:2205:2205) (2531:2531:2531))
        (PORT d[3] (2155:2155:2155) (2558:2558:2558))
        (PORT d[4] (2234:2234:2234) (2562:2562:2562))
        (PORT d[5] (2711:2711:2711) (3169:3169:3169))
        (PORT d[6] (2256:2256:2256) (2563:2563:2563))
        (PORT d[7] (2157:2157:2157) (2477:2477:2477))
        (PORT d[8] (2189:2189:2189) (2507:2507:2507))
        (PORT d[9] (1559:1559:1559) (1830:1830:1830))
        (PORT d[10] (2263:2263:2263) (2595:2595:2595))
        (PORT d[11] (2325:2325:2325) (2669:2669:2669))
        (PORT d[12] (2246:2246:2246) (2559:2559:2559))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2639:2639:2639) (3031:3031:3031))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT d[0] (2803:2803:2803) (3183:3183:3183))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2531:2531:2531) (2962:2962:2962))
        (PORT d[1] (2020:2020:2020) (2366:2366:2366))
        (PORT d[2] (1665:1665:1665) (1918:1918:1918))
        (PORT d[3] (1678:1678:1678) (1918:1918:1918))
        (PORT d[4] (1789:1789:1789) (2034:2034:2034))
        (PORT d[5] (2276:2276:2276) (2649:2649:2649))
        (PORT d[6] (2277:2277:2277) (2678:2678:2678))
        (PORT d[7] (1436:1436:1436) (1700:1700:1700))
        (PORT d[8] (2085:2085:2085) (2394:2394:2394))
        (PORT d[9] (2267:2267:2267) (2596:2596:2596))
        (PORT d[10] (2906:2906:2906) (3332:3332:3332))
        (PORT d[11] (1874:1874:1874) (2181:2181:2181))
        (PORT d[12] (3487:3487:3487) (4053:4053:4053))
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (PORT ena (2384:2384:2384) (2732:2732:2732))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (PORT d[0] (2384:2384:2384) (2732:2732:2732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a297\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1345:1345:1345) (1591:1591:1591))
        (PORT clk (1356:1356:1356) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3798:3798:3798) (4377:4377:4377))
        (PORT d[1] (3075:3075:3075) (3620:3620:3620))
        (PORT d[2] (2382:2382:2382) (2813:2813:2813))
        (PORT d[3] (2368:2368:2368) (2794:2794:2794))
        (PORT d[4] (2149:2149:2149) (2502:2502:2502))
        (PORT d[5] (3110:3110:3110) (3641:3641:3641))
        (PORT d[6] (1999:1999:1999) (2318:2318:2318))
        (PORT d[7] (2610:2610:2610) (3046:3046:3046))
        (PORT d[8] (2512:2512:2512) (2948:2948:2948))
        (PORT d[9] (2040:2040:2040) (2405:2405:2405))
        (PORT d[10] (2033:2033:2033) (2377:2377:2377))
        (PORT d[11] (3032:3032:3032) (3472:3472:3472))
        (PORT d[12] (2554:2554:2554) (3032:3032:3032))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3647:3647:3647) (4134:4134:4134))
        (PORT clk (1354:1354:1354) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1380:1380:1380))
        (PORT d[0] (3931:3931:3931) (4427:4427:4427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2036:2036:2036) (2331:2331:2331))
        (PORT d[1] (2789:2789:2789) (3267:3267:3267))
        (PORT d[2] (2086:2086:2086) (2454:2454:2454))
        (PORT d[3] (2555:2555:2555) (2953:2953:2953))
        (PORT d[4] (2768:2768:2768) (3211:3211:3211))
        (PORT d[5] (2875:2875:2875) (3351:3351:3351))
        (PORT d[6] (2510:2510:2510) (2927:2927:2927))
        (PORT d[7] (1643:1643:1643) (1931:1931:1931))
        (PORT d[8] (1935:1935:1935) (2231:2231:2231))
        (PORT d[9] (2670:2670:2670) (3054:3054:3054))
        (PORT d[10] (2976:2976:2976) (3440:3440:3440))
        (PORT d[11] (2766:2766:2766) (3203:3203:3203))
        (PORT d[12] (3012:3012:3012) (3516:3516:3516))
        (PORT clk (1313:1313:1313) (1339:1339:1339))
        (PORT ena (2568:2568:2568) (2941:2941:2941))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1339:1339:1339))
        (PORT d[0] (2568:2568:2568) (2941:2941:2941))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a245\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1166:1166:1166) (1381:1381:1381))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3858:3858:3858) (4404:4404:4404))
        (PORT d[1] (3244:3244:3244) (3810:3810:3810))
        (PORT d[2] (2351:2351:2351) (2783:2783:2783))
        (PORT d[3] (2503:2503:2503) (2944:2944:2944))
        (PORT d[4] (2339:2339:2339) (2740:2740:2740))
        (PORT d[5] (3261:3261:3261) (3812:3812:3812))
        (PORT d[6] (2009:2009:2009) (2330:2330:2330))
        (PORT d[7] (2895:2895:2895) (3340:3340:3340))
        (PORT d[8] (2278:2278:2278) (2697:2697:2697))
        (PORT d[9] (2048:2048:2048) (2409:2409:2409))
        (PORT d[10] (1886:1886:1886) (2220:2220:2220))
        (PORT d[11] (2221:2221:2221) (2626:2626:2626))
        (PORT d[12] (2734:2734:2734) (3241:3241:3241))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2668:2668:2668) (3044:3044:3044))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT d[0] (2952:2952:2952) (3337:3337:3337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1919:1919:1919) (2213:2213:2213))
        (PORT d[1] (2238:2238:2238) (2638:2638:2638))
        (PORT d[2] (1901:1901:1901) (2243:2243:2243))
        (PORT d[3] (1721:1721:1721) (1986:1986:1986))
        (PORT d[4] (2747:2747:2747) (3184:3184:3184))
        (PORT d[5] (2711:2711:2711) (3164:3164:3164))
        (PORT d[6] (2205:2205:2205) (2589:2589:2589))
        (PORT d[7] (1662:1662:1662) (1950:1950:1950))
        (PORT d[8] (1924:1924:1924) (2223:2223:2223))
        (PORT d[9] (2604:2604:2604) (2965:2965:2965))
        (PORT d[10] (2613:2613:2613) (3028:3028:3028))
        (PORT d[11] (2581:2581:2581) (2991:2991:2991))
        (PORT d[12] (3022:3022:3022) (3521:3521:3521))
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (PORT ena (2742:2742:2742) (3137:3137:3137))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (PORT d[0] (2742:2742:2742) (3137:3137:3137))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a401\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1130:1130:1130) (1320:1320:1320))
        (PORT clk (1369:1369:1369) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3709:3709:3709) (4260:4260:4260))
        (PORT d[1] (2712:2712:2712) (3171:3171:3171))
        (PORT d[2] (2545:2545:2545) (3019:3019:3019))
        (PORT d[3] (2345:2345:2345) (2774:2774:2774))
        (PORT d[4] (2517:2517:2517) (2946:2946:2946))
        (PORT d[5] (2895:2895:2895) (3380:3380:3380))
        (PORT d[6] (3157:3157:3157) (3644:3644:3644))
        (PORT d[7] (3033:3033:3033) (3496:3496:3496))
        (PORT d[8] (2566:2566:2566) (2934:2934:2934))
        (PORT d[9] (1783:1783:1783) (2105:2105:2105))
        (PORT d[10] (2236:2236:2236) (2618:2618:2618))
        (PORT d[11] (3317:3317:3317) (3799:3799:3799))
        (PORT d[12] (2637:2637:2637) (3016:3016:3016))
        (PORT clk (1367:1367:1367) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1950:1950:1950) (2241:2241:2241))
        (PORT clk (1367:1367:1367) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1394:1394:1394))
        (PORT d[0] (2234:2234:2234) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2745:2745:2745) (3200:3200:3200))
        (PORT d[1] (2029:2029:2029) (2388:2388:2388))
        (PORT d[2] (2029:2029:2029) (2406:2406:2406))
        (PORT d[3] (2086:2086:2086) (2410:2410:2410))
        (PORT d[4] (2746:2746:2746) (3192:3192:3192))
        (PORT d[5] (2504:2504:2504) (2894:2894:2894))
        (PORT d[6] (2831:2831:2831) (3306:3306:3306))
        (PORT d[7] (1926:1926:1926) (2245:2245:2245))
        (PORT d[8] (2283:2283:2283) (2653:2653:2653))
        (PORT d[9] (2589:2589:2589) (2962:2962:2962))
        (PORT d[10] (2618:2618:2618) (3044:3044:3044))
        (PORT d[11] (2688:2688:2688) (3099:3099:3099))
        (PORT d[12] (3045:3045:3045) (3561:3561:3561))
        (PORT clk (1326:1326:1326) (1353:1353:1353))
        (PORT ena (2565:2565:2565) (2938:2938:2938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1353:1353:1353))
        (PORT d[0] (2565:2565:2565) (2938:2938:2938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a349\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (972:972:972) (1152:1152:1152))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3052:3052:3052) (3475:3475:3475))
        (PORT d[1] (1820:1820:1820) (2130:2130:2130))
        (PORT d[2] (1844:1844:1844) (2157:2157:2157))
        (PORT d[3] (1711:1711:1711) (2014:2014:2014))
        (PORT d[4] (2293:2293:2293) (2688:2688:2688))
        (PORT d[5] (2263:2263:2263) (2641:2641:2641))
        (PORT d[6] (2703:2703:2703) (3109:3109:3109))
        (PORT d[7] (2158:2158:2158) (2521:2521:2521))
        (PORT d[8] (2746:2746:2746) (3197:3197:3197))
        (PORT d[9] (2238:2238:2238) (2587:2587:2587))
        (PORT d[10] (3567:3567:3567) (4091:4091:4091))
        (PORT d[11] (2067:2067:2067) (2457:2457:2457))
        (PORT d[12] (1993:1993:1993) (2351:2351:2351))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1974:1974:1974) (2226:2226:2226))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (PORT d[0] (2258:2258:2258) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1734:1734:1734) (2004:2004:2004))
        (PORT d[1] (1627:1627:1627) (1911:1911:1911))
        (PORT d[2] (1397:1397:1397) (1648:1648:1648))
        (PORT d[3] (1780:1780:1780) (2045:2045:2045))
        (PORT d[4] (2492:2492:2492) (2894:2894:2894))
        (PORT d[5] (1458:1458:1458) (1678:1678:1678))
        (PORT d[6] (1893:1893:1893) (2224:2224:2224))
        (PORT d[7] (1099:1099:1099) (1287:1287:1287))
        (PORT d[8] (1613:1613:1613) (1845:1845:1845))
        (PORT d[9] (2644:2644:2644) (3043:3043:3043))
        (PORT d[10] (1641:1641:1641) (1894:1894:1894))
        (PORT d[11] (1490:1490:1490) (1719:1719:1719))
        (PORT d[12] (1524:1524:1524) (1758:1758:1758))
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (PORT ena (1990:1990:1990) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (PORT d[0] (1990:1990:1990) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a140\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (970:970:970) (1152:1152:1152))
        (PORT clk (1380:1380:1380) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2918:2918:2918) (3324:3324:3324))
        (PORT d[1] (1995:1995:1995) (2322:2322:2322))
        (PORT d[2] (1689:1689:1689) (1982:1982:1982))
        (PORT d[3] (1695:1695:1695) (2001:2001:2001))
        (PORT d[4] (2112:2112:2112) (2482:2482:2482))
        (PORT d[5] (2283:2283:2283) (2660:2660:2660))
        (PORT d[6] (3052:3052:3052) (3512:3512:3512))
        (PORT d[7] (2332:2332:2332) (2716:2716:2716))
        (PORT d[8] (2568:2568:2568) (2992:2992:2992))
        (PORT d[9] (1904:1904:1904) (2204:2204:2204))
        (PORT d[10] (2055:2055:2055) (2387:2387:2387))
        (PORT d[11] (2054:2054:2054) (2364:2364:2364))
        (PORT d[12] (1795:1795:1795) (2113:2113:2113))
        (PORT clk (1378:1378:1378) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2150:2150:2150) (2476:2476:2476))
        (PORT clk (1378:1378:1378) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1408:1408:1408))
        (PORT d[0] (2434:2434:2434) (2769:2769:2769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1898:1898:1898) (2172:2172:2172))
        (PORT d[1] (1626:1626:1626) (1905:1905:1905))
        (PORT d[2] (1563:1563:1563) (1837:1837:1837))
        (PORT d[3] (1966:1966:1966) (2255:2255:2255))
        (PORT d[4] (2684:2684:2684) (3111:3111:3111))
        (PORT d[5] (1498:1498:1498) (1732:1732:1732))
        (PORT d[6] (1880:1880:1880) (2203:2203:2203))
        (PORT d[7] (1375:1375:1375) (1623:1623:1623))
        (PORT d[8] (1802:1802:1802) (2060:2060:2060))
        (PORT d[9] (1343:1343:1343) (1562:1562:1562))
        (PORT d[10] (1817:1817:1817) (2097:2097:2097))
        (PORT d[11] (1653:1653:1653) (1904:1904:1904))
        (PORT d[12] (1344:1344:1344) (1556:1556:1556))
        (PORT clk (1337:1337:1337) (1367:1367:1367))
        (PORT ena (2158:2158:2158) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1367:1367:1367))
        (PORT d[0] (2158:2158:2158) (2457:2457:2457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a166\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (959:959:959) (1134:1134:1134))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3128:3128:3128) (3549:3549:3549))
        (PORT d[1] (2490:2490:2490) (2893:2893:2893))
        (PORT d[2] (1887:1887:1887) (2222:2222:2222))
        (PORT d[3] (1902:1902:1902) (2244:2244:2244))
        (PORT d[4] (3011:3011:3011) (3505:3505:3505))
        (PORT d[5] (2630:2630:2630) (3060:3060:3060))
        (PORT d[6] (2681:2681:2681) (3084:3084:3084))
        (PORT d[7] (2016:2016:2016) (2357:2357:2357))
        (PORT d[8] (2802:2802:2802) (3198:3198:3198))
        (PORT d[9] (2440:2440:2440) (2817:2817:2817))
        (PORT d[10] (3344:3344:3344) (3832:3832:3832))
        (PORT d[11] (2097:2097:2097) (2498:2498:2498))
        (PORT d[12] (1670:1670:1670) (1983:1983:1983))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2641:2641:2641) (3033:3033:3033))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (PORT d[0] (2925:2925:2925) (3326:3326:3326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2109:2109:2109) (2426:2426:2426))
        (PORT d[1] (1816:1816:1816) (2128:2128:2128))
        (PORT d[2] (1720:1720:1720) (2013:2013:2013))
        (PORT d[3] (1745:1745:1745) (1999:1999:1999))
        (PORT d[4] (2298:2298:2298) (2663:2663:2663))
        (PORT d[5] (1790:1790:1790) (2051:2051:2051))
        (PORT d[6] (2079:2079:2079) (2440:2440:2440))
        (PORT d[7] (1360:1360:1360) (1602:1602:1602))
        (PORT d[8] (1630:1630:1630) (1865:1865:1865))
        (PORT d[9] (2279:2279:2279) (2592:2592:2592))
        (PORT d[10] (2412:2412:2412) (2793:2793:2793))
        (PORT d[11] (2003:2003:2003) (2296:2296:2296))
        (PORT d[12] (1698:1698:1698) (1949:1949:1949))
        (PORT clk (1310:1310:1310) (1339:1339:1339))
        (PORT ena (1983:1983:1983) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1339:1339:1339))
        (PORT d[0] (1983:1983:1983) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a114\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (963:963:963) (1129:1129:1129))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3116:3116:3116) (3533:3533:3533))
        (PORT d[1] (1974:1974:1974) (2295:2295:2295))
        (PORT d[2] (1879:1879:1879) (2203:2203:2203))
        (PORT d[3] (1874:1874:1874) (2210:2210:2210))
        (PORT d[4] (3162:3162:3162) (3668:3668:3668))
        (PORT d[5] (2284:2284:2284) (2663:2663:2663))
        (PORT d[6] (2682:2682:2682) (3085:3085:3085))
        (PORT d[7] (2169:2169:2169) (2529:2529:2529))
        (PORT d[8] (3496:3496:3496) (4023:4023:4023))
        (PORT d[9] (2268:2268:2268) (2626:2626:2626))
        (PORT d[10] (3375:3375:3375) (3870:3870:3870))
        (PORT d[11] (2102:2102:2102) (2508:2508:2508))
        (PORT d[12] (1850:1850:1850) (2185:2185:2185))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2276:2276:2276) (2523:2523:2523))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT d[0] (2560:2560:2560) (2816:2816:2816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2077:2077:2077) (2387:2387:2387))
        (PORT d[1] (1952:1952:1952) (2278:2278:2278))
        (PORT d[2] (1573:1573:1573) (1852:1852:1852))
        (PORT d[3] (1941:1941:1941) (2222:2222:2222))
        (PORT d[4] (2323:2323:2323) (2702:2702:2702))
        (PORT d[5] (1638:1638:1638) (1886:1886:1886))
        (PORT d[6] (2046:2046:2046) (2396:2396:2396))
        (PORT d[7] (1255:1255:1255) (1464:1464:1464))
        (PORT d[8] (1611:1611:1611) (1846:1846:1846))
        (PORT d[9] (2626:2626:2626) (3024:3024:3024))
        (PORT d[10] (2594:2594:2594) (3001:3001:3001))
        (PORT d[11] (1666:1666:1666) (1922:1922:1922))
        (PORT d[12] (1678:1678:1678) (1928:1928:1928))
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (PORT ena (1990:1990:1990) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (PORT d[0] (1990:1990:1990) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a192\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1194:1194:1194) (1410:1410:1410))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3299:3299:3299) (3744:3744:3744))
        (PORT d[1] (2509:2509:2509) (2919:2919:2919))
        (PORT d[2] (2270:2270:2270) (2659:2659:2659))
        (PORT d[3] (2100:2100:2100) (2471:2471:2471))
        (PORT d[4] (3011:3011:3011) (3486:3486:3486))
        (PORT d[5] (2842:2842:2842) (3305:3305:3305))
        (PORT d[6] (3284:3284:3284) (3785:3785:3785))
        (PORT d[7] (2795:2795:2795) (3215:3215:3215))
        (PORT d[8] (3604:3604:3604) (4144:4144:4144))
        (PORT d[9] (2020:2020:2020) (2388:2388:2388))
        (PORT d[10] (3837:3837:3837) (4392:4392:4392))
        (PORT d[11] (3114:3114:3114) (3559:3559:3559))
        (PORT d[12] (2049:2049:2049) (2410:2410:2410))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2604:2604:2604) (2980:2980:2980))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT d[0] (2888:2888:2888) (3273:3273:3273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2717:2717:2717) (3153:3153:3153))
        (PORT d[1] (2024:2024:2024) (2373:2373:2373))
        (PORT d[2] (1832:1832:1832) (2170:2170:2170))
        (PORT d[3] (2665:2665:2665) (3073:3073:3073))
        (PORT d[4] (2550:2550:2550) (2969:2969:2969))
        (PORT d[5] (2324:2324:2324) (2720:2720:2720))
        (PORT d[6] (2221:2221:2221) (2607:2607:2607))
        (PORT d[7] (1590:1590:1590) (1869:1869:1869))
        (PORT d[8] (2495:2495:2495) (2843:2843:2843))
        (PORT d[9] (2841:2841:2841) (3266:3266:3266))
        (PORT d[10] (2440:2440:2440) (2831:2831:2831))
        (PORT d[11] (2441:2441:2441) (2806:2806:2806))
        (PORT d[12] (2580:2580:2580) (2954:2954:2954))
        (PORT clk (1328:1328:1328) (1356:1356:1356))
        (PORT ena (2533:2533:2533) (2894:2894:2894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1356:1356:1356))
        (PORT d[0] (2533:2533:2533) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (962:962:962) (1143:1143:1143))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2917:2917:2917) (3334:3334:3334))
        (PORT d[1] (1967:1967:1967) (2297:2297:2297))
        (PORT d[2] (1695:1695:1695) (1995:1995:1995))
        (PORT d[3] (1710:1710:1710) (2014:2014:2014))
        (PORT d[4] (2294:2294:2294) (2688:2688:2688))
        (PORT d[5] (2239:2239:2239) (2617:2617:2617))
        (PORT d[6] (2866:2866:2866) (3296:3296:3296))
        (PORT d[7] (2165:2165:2165) (2529:2529:2529))
        (PORT d[8] (2758:2758:2758) (3215:3215:3215))
        (PORT d[9] (2222:2222:2222) (2564:2564:2564))
        (PORT d[10] (3555:3555:3555) (4072:4072:4072))
        (PORT d[11] (2234:2234:2234) (2567:2567:2567))
        (PORT d[12] (1865:1865:1865) (2210:2210:2210))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2229:2229:2229) (2542:2542:2542))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT d[0] (2344:2344:2344) (2642:2642:2642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2068:2068:2068) (2384:2384:2384))
        (PORT d[1] (1758:1758:1758) (2055:2055:2055))
        (PORT d[2] (1528:1528:1528) (1787:1787:1787))
        (PORT d[3] (1778:1778:1778) (2041:2041:2041))
        (PORT d[4] (2511:2511:2511) (2918:2918:2918))
        (PORT d[5] (1465:1465:1465) (1685:1685:1685))
        (PORT d[6] (1868:1868:1868) (2193:2193:2193))
        (PORT d[7] (1169:1169:1169) (1376:1376:1376))
        (PORT d[8] (1634:1634:1634) (1873:1873:1873))
        (PORT d[9] (1512:1512:1512) (1757:1757:1757))
        (PORT d[10] (1799:1799:1799) (2080:2080:2080))
        (PORT d[11] (1643:1643:1643) (1897:1897:1897))
        (PORT d[12] (1499:1499:1499) (1726:1726:1726))
        (PORT clk (1331:1331:1331) (1360:1360:1360))
        (PORT ena (2180:2180:2180) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1360:1360:1360))
        (PORT d[0] (2180:2180:2180) (2482:2482:2482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (908:908:908) (1077:1077:1077))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2903:2903:2903) (3314:3314:3314))
        (PORT d[1] (1992:1992:1992) (2329:2329:2329))
        (PORT d[2] (1861:1861:1861) (2187:2187:2187))
        (PORT d[3] (1863:1863:1863) (2181:2181:2181))
        (PORT d[4] (2285:2285:2285) (2679:2679:2679))
        (PORT d[5] (2262:2262:2262) (2638:2638:2638))
        (PORT d[6] (2879:2879:2879) (3312:3312:3312))
        (PORT d[7] (2166:2166:2166) (2529:2529:2529))
        (PORT d[8] (2751:2751:2751) (3207:3207:3207))
        (PORT d[9] (2066:2066:2066) (2387:2387:2387))
        (PORT d[10] (2050:2050:2050) (2376:2376:2376))
        (PORT d[11] (2224:2224:2224) (2557:2557:2557))
        (PORT d[12] (1853:1853:1853) (2191:2191:2191))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1580:1580:1580) (1796:1796:1796))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT d[0] (1874:1874:1874) (2103:2103:2103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1928:1928:1928) (2226:2226:2226))
        (PORT d[1] (1589:1589:1589) (1859:1859:1859))
        (PORT d[2] (1235:1235:1235) (1472:1472:1472))
        (PORT d[3] (1790:1790:1790) (2057:2057:2057))
        (PORT d[4] (2522:2522:2522) (2932:2932:2932))
        (PORT d[5] (1318:1318:1318) (1523:1523:1523))
        (PORT d[6] (1867:1867:1867) (2200:2200:2200))
        (PORT d[7] (1182:1182:1182) (1393:1393:1393))
        (PORT d[8] (1622:1622:1622) (1854:1854:1854))
        (PORT d[9] (1519:1519:1519) (1767:1767:1767))
        (PORT d[10] (1508:1508:1508) (1751:1751:1751))
        (PORT d[11] (1645:1645:1645) (1896:1896:1896))
        (PORT d[12] (1339:1339:1339) (1545:1545:1545))
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (PORT ena (2169:2169:2169) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (PORT d[0] (2169:2169:2169) (2467:2467:2467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1199:1199:1199) (1416:1416:1416))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3307:3307:3307) (3762:3762:3762))
        (PORT d[1] (2368:2368:2368) (2766:2766:2766))
        (PORT d[2] (2262:2262:2262) (2650:2650:2650))
        (PORT d[3] (2105:2105:2105) (2482:2482:2482))
        (PORT d[4] (2834:2834:2834) (3278:3278:3278))
        (PORT d[5] (2830:2830:2830) (3288:3288:3288))
        (PORT d[6] (3284:3284:3284) (3790:3790:3790))
        (PORT d[7] (2968:2968:2968) (3414:3414:3414))
        (PORT d[8] (3429:3429:3429) (3942:3942:3942))
        (PORT d[9] (1994:1994:1994) (2341:2341:2341))
        (PORT d[10] (2438:2438:2438) (2867:2867:2867))
        (PORT d[11] (3275:3275:3275) (3741:3741:3741))
        (PORT d[12] (3688:3688:3688) (4204:4204:4204))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2396:2396:2396) (2737:2737:2737))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (PORT d[0] (2680:2680:2680) (3030:3030:3030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2687:2687:2687) (3153:3153:3153))
        (PORT d[1] (2030:2030:2030) (2380:2380:2380))
        (PORT d[2] (1666:1666:1666) (1985:1985:1985))
        (PORT d[3] (2675:2675:2675) (3091:3091:3091))
        (PORT d[4] (2703:2703:2703) (3143:3143:3143))
        (PORT d[5] (2322:2322:2322) (2715:2715:2715))
        (PORT d[6] (2379:2379:2379) (2781:2781:2781))
        (PORT d[7] (1579:1579:1579) (1854:1854:1854))
        (PORT d[8] (2494:2494:2494) (2838:2838:2838))
        (PORT d[9] (2685:2685:2685) (3090:3090:3090))
        (PORT d[10] (2426:2426:2426) (2811:2811:2811))
        (PORT d[11] (2453:2453:2453) (2818:2818:2818))
        (PORT d[12] (2581:2581:2581) (2955:2955:2955))
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (PORT ena (2526:2526:2526) (2886:2886:2886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (PORT d[0] (2526:2526:2526) (2886:2886:2886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a88\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (650:650:650) (763:763:763))
        (PORT clk (1389:1389:1389) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1875:1875:1875) (2151:2151:2151))
        (PORT d[1] (1893:1893:1893) (2201:2201:2201))
        (PORT d[2] (1671:1671:1671) (1912:1912:1912))
        (PORT d[3] (2009:2009:2009) (2306:2306:2306))
        (PORT d[4] (1903:1903:1903) (2236:2236:2236))
        (PORT d[5] (2476:2476:2476) (2882:2882:2882))
        (PORT d[6] (3260:3260:3260) (3747:3747:3747))
        (PORT d[7] (1803:1803:1803) (2110:2110:2110))
        (PORT d[8] (2382:2382:2382) (2786:2786:2786))
        (PORT d[9] (1687:1687:1687) (1949:1949:1949))
        (PORT d[10] (1672:1672:1672) (1941:1941:1941))
        (PORT d[11] (1677:1677:1677) (1926:1926:1926))
        (PORT d[12] (1628:1628:1628) (1928:1928:1928))
        (PORT clk (1387:1387:1387) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1325:1325:1325) (1493:1493:1493))
        (PORT clk (1387:1387:1387) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (PORT d[0] (1598:1598:1598) (1771:1771:1771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1536:1536:1536) (1762:1762:1762))
        (PORT d[1] (1162:1162:1162) (1340:1340:1340))
        (PORT d[2] (1618:1618:1618) (1915:1915:1915))
        (PORT d[3] (1911:1911:1911) (2208:2208:2208))
        (PORT d[4] (974:974:974) (1128:1128:1128))
        (PORT d[5] (1109:1109:1109) (1275:1275:1275))
        (PORT d[6] (975:975:975) (1128:1128:1128))
        (PORT d[7] (1014:1014:1014) (1182:1182:1182))
        (PORT d[8] (991:991:991) (1141:1141:1141))
        (PORT d[9] (950:950:950) (1103:1103:1103))
        (PORT d[10] (1126:1126:1126) (1310:1310:1310))
        (PORT d[11] (1124:1124:1124) (1299:1299:1299))
        (PORT d[12] (971:971:971) (1127:1127:1127))
        (PORT clk (1346:1346:1346) (1374:1374:1374))
        (PORT ena (1933:1933:1933) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1374:1374:1374))
        (PORT d[0] (1933:1933:1933) (2179:2179:2179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a270\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1182:1182:1182) (1400:1400:1400))
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3125:3125:3125) (3553:3553:3553))
        (PORT d[1] (2197:2197:2197) (2572:2572:2572))
        (PORT d[2] (2466:2466:2466) (2890:2890:2890))
        (PORT d[3] (2134:2134:2134) (2518:2518:2518))
        (PORT d[4] (2987:2987:2987) (3452:3452:3452))
        (PORT d[5] (3193:3193:3193) (3700:3700:3700))
        (PORT d[6] (3123:3123:3123) (3605:3605:3605))
        (PORT d[7] (2808:2808:2808) (3221:3221:3221))
        (PORT d[8] (3462:3462:3462) (3981:3981:3981))
        (PORT d[9] (2005:2005:2005) (2364:2364:2364))
        (PORT d[10] (3689:3689:3689) (4229:4229:4229))
        (PORT d[11] (3444:3444:3444) (3939:3939:3939))
        (PORT d[12] (3513:3513:3513) (4008:4008:4008))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2938:2938:2938) (3322:3322:3322))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (PORT d[0] (3222:3222:3222) (3615:3615:3615))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2766:2766:2766) (3221:3221:3221))
        (PORT d[1] (2038:2038:2038) (2388:2388:2388))
        (PORT d[2] (1841:1841:1841) (2181:2181:2181))
        (PORT d[3] (2842:2842:2842) (3274:3274:3274))
        (PORT d[4] (2521:2521:2521) (2934:2934:2934))
        (PORT d[5] (2344:2344:2344) (2750:2750:2750))
        (PORT d[6] (2204:2204:2204) (2587:2587:2587))
        (PORT d[7] (1756:1756:1756) (2054:2054:2054))
        (PORT d[8] (2322:2322:2322) (2646:2646:2646))
        (PORT d[9] (2422:2422:2422) (2746:2746:2746))
        (PORT d[10] (2401:2401:2401) (2781:2781:2781))
        (PORT d[11] (2462:2462:2462) (2835:2835:2835))
        (PORT d[12] (2580:2580:2580) (2955:2955:2955))
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (PORT ena (2701:2701:2701) (3081:3081:3081))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (PORT d[0] (2701:2701:2701) (3081:3081:3081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a218\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (978:978:978) (1158:1158:1158))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2908:2908:2908) (3313:3313:3313))
        (PORT d[1] (1955:1955:1955) (2272:2272:2272))
        (PORT d[2] (1849:1849:1849) (2163:2163:2163))
        (PORT d[3] (1863:1863:1863) (2184:2184:2184))
        (PORT d[4] (2473:2473:2473) (2895:2895:2895))
        (PORT d[5] (2457:2457:2457) (2864:2864:2864))
        (PORT d[6] (2702:2702:2702) (3108:3108:3108))
        (PORT d[7] (2145:2145:2145) (2507:2507:2507))
        (PORT d[8] (2932:2932:2932) (3411:3411:3411))
        (PORT d[9] (2231:2231:2231) (2576:2576:2576))
        (PORT d[10] (3549:3549:3549) (4069:4069:4069))
        (PORT d[11] (2150:2150:2150) (2543:2543:2543))
        (PORT d[12] (1857:1857:1857) (2193:2193:2193))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1446:1446:1446) (1622:1622:1622))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT d[0] (1730:1730:1730) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1863:1863:1863) (2137:2137:2137))
        (PORT d[1] (1635:1635:1635) (1920:1920:1920))
        (PORT d[2] (1541:1541:1541) (1813:1813:1813))
        (PORT d[3] (1926:1926:1926) (2201:2201:2201))
        (PORT d[4] (2484:2484:2484) (2875:2875:2875))
        (PORT d[5] (1638:1638:1638) (1880:1880:1880))
        (PORT d[6] (1891:1891:1891) (2220:2220:2220))
        (PORT d[7] (1178:1178:1178) (1388:1388:1388))
        (PORT d[8] (1426:1426:1426) (1632:1632:1632))
        (PORT d[9] (1508:1508:1508) (1749:1749:1749))
        (PORT d[10] (1620:1620:1620) (1863:1863:1863))
        (PORT d[11] (1659:1659:1659) (1919:1919:1919))
        (PORT d[12] (1518:1518:1518) (1747:1747:1747))
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (PORT ena (2154:2154:2154) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (PORT d[0] (2154:2154:2154) (2450:2450:2450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a296\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1168:1168:1168) (1379:1379:1379))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3107:3107:3107) (3530:3530:3530))
        (PORT d[1] (2351:2351:2351) (2739:2739:2739))
        (PORT d[2] (2464:2464:2464) (2886:2886:2886))
        (PORT d[3] (2142:2142:2142) (2527:2527:2527))
        (PORT d[4] (3004:3004:3004) (3477:3477:3477))
        (PORT d[5] (2646:2646:2646) (3083:3083:3083))
        (PORT d[6] (3467:3467:3467) (3994:3994:3994))
        (PORT d[7] (2956:2956:2956) (3386:3386:3386))
        (PORT d[8] (3620:3620:3620) (4161:4161:4161))
        (PORT d[9] (2169:2169:2169) (2550:2550:2550))
        (PORT d[10] (3669:3669:3669) (4201:4201:4201))
        (PORT d[11] (3303:3303:3303) (3781:3781:3781))
        (PORT d[12] (2021:2021:2021) (2378:2378:2378))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3282:3282:3282) (3722:3722:3722))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (PORT d[0] (3578:3578:3578) (4029:4029:4029))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2781:2781:2781) (3239:3239:3239))
        (PORT d[1] (2027:2027:2027) (2372:2372:2372))
        (PORT d[2] (1840:1840:1840) (2179:2179:2179))
        (PORT d[3] (2854:2854:2854) (3285:3285:3285))
        (PORT d[4] (2535:2535:2535) (2947:2947:2947))
        (PORT d[5] (2355:2355:2355) (2760:2760:2760))
        (PORT d[6] (2582:2582:2582) (3013:3013:3013))
        (PORT d[7] (1773:1773:1773) (2075:2075:2075))
        (PORT d[8] (2327:2327:2327) (2652:2652:2652))
        (PORT d[9] (2432:2432:2432) (2763:2763:2763))
        (PORT d[10] (2400:2400:2400) (2780:2780:2780))
        (PORT d[11] (2474:2474:2474) (2845:2845:2845))
        (PORT d[12] (2559:2559:2559) (2927:2927:2927))
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (PORT ena (2707:2707:2707) (3087:3087:3087))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (PORT d[0] (2707:2707:2707) (3087:3087:3087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a244\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (949:949:949) (1125:1125:1125))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3086:3086:3086) (3526:3526:3526))
        (PORT d[1] (1988:1988:1988) (2321:2321:2321))
        (PORT d[2] (1691:1691:1691) (1991:1991:1991))
        (PORT d[3] (1689:1689:1689) (1989:1989:1989))
        (PORT d[4] (2298:2298:2298) (2695:2695:2695))
        (PORT d[5] (2273:2273:2273) (2647:2647:2647))
        (PORT d[6] (2886:2886:2886) (3320:3320:3320))
        (PORT d[7] (2321:2321:2321) (2704:2704:2704))
        (PORT d[8] (2747:2747:2747) (3198:3198:3198))
        (PORT d[9] (2053:2053:2053) (2371:2371:2371))
        (PORT d[10] (2049:2049:2049) (2375:2375:2375))
        (PORT d[11] (2034:2034:2034) (2335:2335:2335))
        (PORT d[12] (2016:2016:2016) (2377:2377:2377))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1663:1663:1663) (1867:1867:1867))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (PORT d[0] (1947:1947:1947) (2160:2160:2160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1407:1407:1407))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1935:1935:1935) (2233:2233:2233))
        (PORT d[1] (1625:1625:1625) (1909:1909:1909))
        (PORT d[2] (1420:1420:1420) (1689:1689:1689))
        (PORT d[3] (1942:1942:1942) (2226:2226:2226))
        (PORT d[4] (2666:2666:2666) (3081:3081:3081))
        (PORT d[5] (1448:1448:1448) (1666:1666:1666))
        (PORT d[6] (1867:1867:1867) (2188:2188:2188))
        (PORT d[7] (1335:1335:1335) (1567:1567:1567))
        (PORT d[8] (1788:1788:1788) (2044:2044:2044))
        (PORT d[9] (1343:1343:1343) (1563:1563:1563))
        (PORT d[10] (1829:1829:1829) (2115:2115:2115))
        (PORT d[11] (1665:1665:1665) (1922:1922:1922))
        (PORT d[12] (1338:1338:1338) (1545:1545:1545))
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (PORT ena (2158:2158:2158) (2456:2456:2456))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (PORT d[0] (2158:2158:2158) (2456:2456:2456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a400\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (981:981:981) (1161:1161:1161))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3263:3263:3263) (3700:3700:3700))
        (PORT d[1] (2317:2317:2317) (2690:2690:2690))
        (PORT d[2] (2060:2060:2060) (2415:2415:2415))
        (PORT d[3] (1893:1893:1893) (2235:2235:2235))
        (PORT d[4] (2996:2996:2996) (3484:3484:3484))
        (PORT d[5] (2642:2642:2642) (3069:3069:3069))
        (PORT d[6] (2715:2715:2715) (3128:3128:3128))
        (PORT d[7] (2533:2533:2533) (2911:2911:2911))
        (PORT d[8] (2798:2798:2798) (3198:3198:3198))
        (PORT d[9] (2596:2596:2596) (2987:2987:2987))
        (PORT d[10] (2569:2569:2569) (2925:2925:2925))
        (PORT d[11] (2641:2641:2641) (3005:3005:3005))
        (PORT d[12] (1842:1842:1842) (2175:2175:2175))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2004:2004:2004) (2277:2277:2277))
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (PORT d[0] (2288:2288:2288) (2570:2570:2570))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2271:2271:2271) (2607:2607:2607))
        (PORT d[1] (2047:2047:2047) (2401:2401:2401))
        (PORT d[2] (1587:1587:1587) (1873:1873:1873))
        (PORT d[3] (2175:2175:2175) (2506:2506:2506))
        (PORT d[4] (1994:1994:1994) (2278:2278:2278))
        (PORT d[5] (1807:1807:1807) (2069:2069:2069))
        (PORT d[6] (2399:2399:2399) (2806:2806:2806))
        (PORT d[7] (1359:1359:1359) (1594:1594:1594))
        (PORT d[8] (1817:1817:1817) (2083:2083:2083))
        (PORT d[9] (2090:2090:2090) (2374:2374:2374))
        (PORT d[10] (2232:2232:2232) (2587:2587:2587))
        (PORT d[11] (1827:1827:1827) (2098:2098:2098))
        (PORT d[12] (1888:1888:1888) (2170:2170:2170))
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (PORT ena (2370:2370:2370) (2714:2714:2714))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (PORT d[0] (2370:2370:2370) (2714:2714:2714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a348\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1105:1105:1105) (1295:1295:1295))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (2372:2372:2372))
        (PORT d[1] (1782:1782:1782) (2083:2083:2083))
        (PORT d[2] (1877:1877:1877) (2201:2201:2201))
        (PORT d[3] (1814:1814:1814) (2132:2132:2132))
        (PORT d[4] (2085:2085:2085) (2443:2443:2443))
        (PORT d[5] (2270:2270:2270) (2641:2641:2641))
        (PORT d[6] (3048:3048:3048) (3505:3505:3505))
        (PORT d[7] (2337:2337:2337) (2721:2721:2721))
        (PORT d[8] (2580:2580:2580) (3011:3011:3011))
        (PORT d[9] (1890:1890:1890) (2182:2182:2182))
        (PORT d[10] (1860:1860:1860) (2155:2155:2155))
        (PORT d[11] (2061:2061:2061) (2376:2376:2376))
        (PORT d[12] (2045:2045:2045) (2413:2413:2413))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2056:2056:2056) (2319:2319:2319))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT d[0] (2340:2340:2340) (2612:2612:2612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1712:1712:1712) (1957:1957:1957))
        (PORT d[1] (1632:1632:1632) (1912:1912:1912))
        (PORT d[2] (1432:1432:1432) (1702:1702:1702))
        (PORT d[3] (1963:1963:1963) (2249:2249:2249))
        (PORT d[4] (2691:2691:2691) (3120:3120:3120))
        (PORT d[5] (1146:1146:1146) (1327:1327:1327))
        (PORT d[6] (1898:1898:1898) (2225:2225:2225))
        (PORT d[7] (1374:1374:1374) (1618:1618:1618))
        (PORT d[8] (1820:1820:1820) (2082:2082:2082))
        (PORT d[9] (1472:1472:1472) (1708:1708:1708))
        (PORT d[10] (1334:1334:1334) (1554:1554:1554))
        (PORT d[11] (1306:1306:1306) (1501:1501:1501))
        (PORT d[12] (1319:1319:1319) (1524:1524:1524))
        (PORT clk (1338:1338:1338) (1367:1367:1367))
        (PORT ena (1965:1965:1965) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1367:1367:1367))
        (PORT d[0] (1965:1965:1965) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a374\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (974:974:974) (1155:1155:1155))
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2956:2956:2956) (3347:3347:3347))
        (PORT d[1] (2489:2489:2489) (2893:2893:2893))
        (PORT d[2] (2037:2037:2037) (2376:2376:2376))
        (PORT d[3] (1903:1903:1903) (2245:2245:2245))
        (PORT d[4] (3010:3010:3010) (3502:3502:3502))
        (PORT d[5] (2458:2458:2458) (2861:2861:2861))
        (PORT d[6] (2694:2694:2694) (3099:3099:3099))
        (PORT d[7] (2702:2702:2702) (3101:3101:3101))
        (PORT d[8] (3102:3102:3102) (3600:3600:3600))
        (PORT d[9] (2447:2447:2447) (2829:2829:2829))
        (PORT d[10] (2726:2726:2726) (3096:3096:3096))
        (PORT d[11] (2279:2279:2279) (2710:2710:2710))
        (PORT d[12] (1825:1825:1825) (2157:2157:2157))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2294:2294:2294) (2573:2573:2573))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (PORT d[0] (2577:2577:2577) (2865:2865:2865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2098:2098:2098) (2411:2411:2411))
        (PORT d[1] (1818:1818:1818) (2130:2130:2130))
        (PORT d[2] (1742:1742:1742) (2041:2041:2041))
        (PORT d[3] (1928:1928:1928) (2207:2207:2207))
        (PORT d[4] (2145:2145:2145) (2434:2434:2434))
        (PORT d[5] (1814:1814:1814) (2081:2081:2081))
        (PORT d[6] (2063:2063:2063) (2415:2415:2415))
        (PORT d[7] (1442:1442:1442) (1678:1678:1678))
        (PORT d[8] (1631:1631:1631) (1866:1866:1866))
        (PORT d[9] (2519:2519:2519) (2861:2861:2861))
        (PORT d[10] (2424:2424:2424) (2812:2812:2812))
        (PORT d[11] (1986:1986:1986) (2276:2276:2276))
        (PORT d[12] (1698:1698:1698) (1950:1950:1950))
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (PORT ena (2153:2153:2153) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (PORT d[0] (2153:2153:2153) (2452:2452:2452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a322\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1203:1203:1203) (1424:1424:1424))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3347:3347:3347) (3839:3839:3839))
        (PORT d[1] (2217:2217:2217) (2596:2596:2596))
        (PORT d[2] (2316:2316:2316) (2712:2712:2712))
        (PORT d[3] (1932:1932:1932) (2280:2280:2280))
        (PORT d[4] (2604:2604:2604) (3062:3062:3062))
        (PORT d[5] (2897:2897:2897) (3364:3364:3364))
        (PORT d[6] (2922:2922:2922) (3363:3363:3363))
        (PORT d[7] (2951:2951:2951) (3402:3402:3402))
        (PORT d[8] (3593:3593:3593) (4150:4150:4150))
        (PORT d[9] (1826:1826:1826) (2158:2158:2158))
        (PORT d[10] (3616:3616:3616) (4129:4129:4129))
        (PORT d[11] (2246:2246:2246) (2664:2664:2664))
        (PORT d[12] (2201:2201:2201) (2601:2601:2601))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2570:2570:2570) (2931:2931:2931))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT d[0] (2686:2686:2686) (3034:3034:3034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2145:2145:2145) (2492:2492:2492))
        (PORT d[1] (1806:1806:1806) (2123:2123:2123))
        (PORT d[2] (1727:1727:1727) (2025:2025:2025))
        (PORT d[3] (2635:2635:2635) (3070:3070:3070))
        (PORT d[4] (2551:2551:2551) (2966:2966:2966))
        (PORT d[5] (2922:2922:2922) (3428:3428:3428))
        (PORT d[6] (2563:2563:2563) (3004:3004:3004))
        (PORT d[7] (1479:1479:1479) (1744:1744:1744))
        (PORT d[8] (2766:2766:2766) (3212:3212:3212))
        (PORT d[9] (3101:3101:3101) (3585:3585:3585))
        (PORT d[10] (2926:2926:2926) (3389:3389:3389))
        (PORT d[11] (2747:2747:2747) (3234:3234:3234))
        (PORT d[12] (2474:2474:2474) (2897:2897:2897))
        (PORT clk (1314:1314:1314) (1343:1343:1343))
        (PORT ena (2403:2403:2403) (2746:2746:2746))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1343:1343:1343))
        (PORT d[0] (2403:2403:2403) (2746:2746:2746))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a139\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1217:1217:1217) (1446:1446:1446))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3374:3374:3374) (3874:3874:3874))
        (PORT d[1] (2257:2257:2257) (2655:2655:2655))
        (PORT d[2] (2191:2191:2191) (2577:2577:2577))
        (PORT d[3] (2078:2078:2078) (2443:2443:2443))
        (PORT d[4] (2775:2775:2775) (3251:3251:3251))
        (PORT d[5] (3111:3111:3111) (3609:3609:3609))
        (PORT d[6] (3122:3122:3122) (3600:3600:3600))
        (PORT d[7] (2952:2952:2952) (3405:3405:3405))
        (PORT d[8] (3783:3783:3783) (4376:4376:4376))
        (PORT d[9] (1843:1843:1843) (2177:2177:2177))
        (PORT d[10] (3714:3714:3714) (4255:4255:4255))
        (PORT d[11] (2224:2224:2224) (2634:2634:2634))
        (PORT d[12] (2396:2396:2396) (2833:2833:2833))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2624:2624:2624) (3026:3026:3026))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (PORT d[0] (2908:2908:2908) (3319:3319:3319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2181:2181:2181) (2540:2540:2540))
        (PORT d[1] (1992:1992:1992) (2345:2345:2345))
        (PORT d[2] (1911:1911:1911) (2236:2236:2236))
        (PORT d[3] (2830:2830:2830) (3295:3295:3295))
        (PORT d[4] (2552:2552:2552) (2967:2967:2967))
        (PORT d[5] (3108:3108:3108) (3643:3643:3643))
        (PORT d[6] (2398:2398:2398) (2811:2811:2811))
        (PORT d[7] (1662:1662:1662) (1953:1953:1953))
        (PORT d[8] (3217:3217:3217) (3647:3647:3647))
        (PORT d[9] (3219:3219:3219) (3714:3714:3714))
        (PORT d[10] (3106:3106:3106) (3589:3589:3589))
        (PORT d[11] (2775:2775:2775) (3267:3267:3267))
        (PORT d[12] (2660:2660:2660) (3110:3110:3110))
        (PORT clk (1293:1293:1293) (1321:1321:1321))
        (PORT ena (2796:2796:2796) (3196:3196:3196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1321:1321:1321))
        (PORT d[0] (2796:2796:2796) (3196:3196:3196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a165\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1126:1126:1126) (1330:1330:1330))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3354:3354:3354) (3852:3852:3852))
        (PORT d[1] (2266:2266:2266) (2655:2655:2655))
        (PORT d[2] (1775:1775:1775) (2088:2088:2088))
        (PORT d[3] (2404:2404:2404) (2833:2833:2833))
        (PORT d[4] (3309:3309:3309) (3819:3819:3819))
        (PORT d[5] (2463:2463:2463) (2867:2867:2867))
        (PORT d[6] (3032:3032:3032) (3483:3483:3483))
        (PORT d[7] (3015:3015:3015) (3454:3454:3454))
        (PORT d[8] (3377:3377:3377) (3893:3893:3893))
        (PORT d[9] (2256:2256:2256) (2667:2667:2667))
        (PORT d[10] (3150:3150:3150) (3590:3590:3590))
        (PORT d[11] (1978:1978:1978) (2349:2349:2349))
        (PORT d[12] (2057:2057:2057) (2437:2437:2437))
        (PORT clk (1349:1349:1349) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2828:2828:2828) (3242:3242:3242))
        (PORT clk (1349:1349:1349) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1378:1378:1378))
        (PORT d[0] (3112:3112:3112) (3535:3535:3535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2693:2693:2693) (3157:3157:3157))
        (PORT d[1] (1559:1559:1559) (1822:1822:1822))
        (PORT d[2] (1160:1160:1160) (1368:1368:1368))
        (PORT d[3] (2438:2438:2438) (2827:2827:2827))
        (PORT d[4] (2343:2343:2343) (2711:2711:2711))
        (PORT d[5] (2874:2874:2874) (3362:3362:3362))
        (PORT d[6] (2520:2520:2520) (2934:2934:2934))
        (PORT d[7] (1464:1464:1464) (1726:1726:1726))
        (PORT d[8] (2486:2486:2486) (2820:2820:2820))
        (PORT d[9] (2832:2832:2832) (3254:3254:3254))
        (PORT d[10] (2430:2430:2430) (2805:2805:2805))
        (PORT d[11] (2521:2521:2521) (2967:2967:2967))
        (PORT d[12] (2657:2657:2657) (3112:3112:3112))
        (PORT clk (1308:1308:1308) (1337:1337:1337))
        (PORT ena (2970:2970:2970) (3404:3404:3404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1337:1337:1337))
        (PORT d[0] (2970:2970:2970) (3404:3404:3404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a113\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1105:1105:1105) (1303:1303:1303))
        (PORT clk (1335:1335:1335) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3527:3527:3527) (4046:4046:4046))
        (PORT d[1] (2448:2448:2448) (2861:2861:2861))
        (PORT d[2] (2149:2149:2149) (2521:2521:2521))
        (PORT d[3] (2404:2404:2404) (2839:2839:2839))
        (PORT d[4] (3118:3118:3118) (3601:3601:3601))
        (PORT d[5] (2640:2640:2640) (3064:3064:3064))
        (PORT d[6] (3108:3108:3108) (3565:3565:3565))
        (PORT d[7] (2827:2827:2827) (3239:3239:3239))
        (PORT d[8] (3380:3380:3380) (3903:3903:3903))
        (PORT d[9] (2113:2113:2113) (2507:2507:2507))
        (PORT d[10] (3269:3269:3269) (3733:3733:3733))
        (PORT d[11] (1815:1815:1815) (2154:2154:2154))
        (PORT d[12] (1878:1878:1878) (2230:2230:2230))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3079:3079:3079) (3485:3485:3485))
        (PORT clk (1333:1333:1333) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1361:1361:1361))
        (PORT d[0] (3363:3363:3363) (3778:3778:3778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2500:2500:2500) (2934:2934:2934))
        (PORT d[1] (1966:1966:1966) (2303:2303:2303))
        (PORT d[2] (1328:1328:1328) (1553:1553:1553))
        (PORT d[3] (2638:2638:2638) (3065:3065:3065))
        (PORT d[4] (2312:2312:2312) (2686:2686:2686))
        (PORT d[5] (2700:2700:2700) (3169:3169:3169))
        (PORT d[6] (2336:2336:2336) (2724:2724:2724))
        (PORT d[7] (1417:1417:1417) (1663:1663:1663))
        (PORT d[8] (2311:2311:2311) (2623:2623:2623))
        (PORT d[9] (3323:3323:3323) (3822:3822:3822))
        (PORT d[10] (2467:2467:2467) (2854:2854:2854))
        (PORT d[11] (2520:2520:2520) (2970:2970:2970))
        (PORT d[12] (2937:2937:2937) (3352:3352:3352))
        (PORT clk (1292:1292:1292) (1320:1320:1320))
        (PORT ena (2793:2793:2793) (3203:3203:3203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1320:1320:1320))
        (PORT d[0] (2793:2793:2793) (3203:3203:3203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a191\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1225:1225:1225) (1456:1456:1456))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3393:3393:3393) (3899:3899:3899))
        (PORT d[1] (2231:2231:2231) (2618:2618:2618))
        (PORT d[2] (2162:2162:2162) (2536:2536:2536))
        (PORT d[3] (1968:1968:1968) (2322:2322:2322))
        (PORT d[4] (2778:2778:2778) (3255:3255:3255))
        (PORT d[5] (3110:3110:3110) (3608:3608:3608))
        (PORT d[6] (3268:3268:3268) (3763:3763:3763))
        (PORT d[7] (2952:2952:2952) (3404:3404:3404))
        (PORT d[8] (3770:3770:3770) (4361:4361:4361))
        (PORT d[9] (1840:1840:1840) (2177:2177:2177))
        (PORT d[10] (3581:3581:3581) (4105:4105:4105))
        (PORT d[11] (2389:2389:2389) (2824:2824:2824))
        (PORT d[12] (2560:2560:2560) (3017:3017:3017))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2579:2579:2579) (2944:2944:2944))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (PORT d[0] (2863:2863:2863) (3237:3237:3237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2352:2352:2352) (2734:2734:2734))
        (PORT d[1] (2124:2124:2124) (2485:2485:2485))
        (PORT d[2] (1929:1929:1929) (2259:2259:2259))
        (PORT d[3] (2988:2988:2988) (3470:3470:3470))
        (PORT d[4] (2559:2559:2559) (2975:2975:2975))
        (PORT d[5] (3366:3366:3366) (3931:3931:3931))
        (PORT d[6] (2759:2759:2759) (3222:3222:3222))
        (PORT d[7] (1847:1847:1847) (2171:2171:2171))
        (PORT d[8] (2945:2945:2945) (3410:3410:3410))
        (PORT d[9] (3228:3228:3228) (3726:3726:3726))
        (PORT d[10] (3094:3094:3094) (3571:3571:3571))
        (PORT d[11] (2922:2922:2922) (3371:3371:3371))
        (PORT d[12] (2667:2667:2667) (3118:3118:3118))
        (PORT clk (1286:1286:1286) (1314:1314:1314))
        (PORT ena (2596:2596:2596) (2966:2966:2966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1314:1314:1314))
        (PORT d[0] (2596:2596:2596) (2966:2966:2966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1226:1226:1226) (1457:1457:1457))
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3378:3378:3378) (3868:3868:3868))
        (PORT d[1] (2436:2436:2436) (2857:2857:2857))
        (PORT d[2] (2333:2333:2333) (2736:2736:2736))
        (PORT d[3] (1959:1959:1959) (2305:2305:2305))
        (PORT d[4] (2780:2780:2780) (3257:3257:3257))
        (PORT d[5] (3104:3104:3104) (3601:3601:3601))
        (PORT d[6] (3267:3267:3267) (3757:3757:3757))
        (PORT d[7] (3096:3096:3096) (3573:3573:3573))
        (PORT d[8] (3982:3982:3982) (4597:4597:4597))
        (PORT d[9] (1851:1851:1851) (2189:2189:2189))
        (PORT d[10] (4013:4013:4013) (4572:4572:4572))
        (PORT d[11] (2417:2417:2417) (2860:2860:2860))
        (PORT d[12] (2556:2556:2556) (3010:3010:3010))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2261:2261:2261) (2583:2583:2583))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (PORT d[0] (2545:2545:2545) (2876:2876:2876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2364:2364:2364) (2749:2749:2749))
        (PORT d[1] (1973:1973:1973) (2319:2319:2319))
        (PORT d[2] (1909:1909:1909) (2231:2231:2231))
        (PORT d[3] (3005:3005:3005) (3490:3490:3490))
        (PORT d[4] (2697:2697:2697) (3123:3123:3123))
        (PORT d[5] (3366:3366:3366) (3936:3936:3936))
        (PORT d[6] (2380:2380:2380) (2789:2789:2789))
        (PORT d[7] (1850:1850:1850) (2172:2172:2172))
        (PORT d[8] (3214:3214:3214) (3641:3641:3641))
        (PORT d[9] (3225:3225:3225) (3725:3725:3725))
        (PORT d[10] (2590:2590:2590) (2993:2993:2993))
        (PORT d[11] (2871:2871:2871) (3316:3316:3316))
        (PORT d[12] (2681:2681:2681) (3138:3138:3138))
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (PORT ena (2794:2794:2794) (3187:3187:3187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (PORT d[0] (2794:2794:2794) (3187:3187:3187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1280:1280:1280) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1388:1388:1388) (1638:1638:1638))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3572:3572:3572) (4094:4094:4094))
        (PORT d[1] (2265:2265:2265) (2663:2663:2663))
        (PORT d[2] (2339:2339:2339) (2738:2738:2738))
        (PORT d[3] (1976:1976:1976) (2327:2327:2327))
        (PORT d[4] (3054:3054:3054) (3546:3546:3546))
        (PORT d[5] (2952:2952:2952) (3433:3433:3433))
        (PORT d[6] (3292:3292:3292) (3798:3798:3798))
        (PORT d[7] (2914:2914:2914) (3363:3363:3363))
        (PORT d[8] (3805:3805:3805) (4398:4398:4398))
        (PORT d[9] (1864:1864:1864) (2204:2204:2204))
        (PORT d[10] (2910:2910:2910) (3427:3427:3427))
        (PORT d[11] (2595:2595:2595) (3063:3063:3063))
        (PORT d[12] (2740:2740:2740) (3221:3221:3221))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2204:2204:2204) (2518:2518:2518))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (PORT d[0] (2488:2488:2488) (2811:2811:2811))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2492:2492:2492) (2882:2882:2882))
        (PORT d[1] (1980:1980:1980) (2313:2313:2313))
        (PORT d[2] (2283:2283:2283) (2667:2667:2667))
        (PORT d[3] (2617:2617:2617) (3034:3034:3034))
        (PORT d[4] (3129:3129:3129) (3633:3633:3633))
        (PORT d[5] (3086:3086:3086) (3614:3614:3614))
        (PORT d[6] (2080:2080:2080) (2447:2447:2447))
        (PORT d[7] (2039:2039:2039) (2390:2390:2390))
        (PORT d[8] (3087:3087:3087) (3502:3502:3502))
        (PORT d[9] (3194:3194:3194) (3670:3670:3670))
        (PORT d[10] (2497:2497:2497) (2899:2899:2899))
        (PORT d[11] (2591:2591:2591) (3000:3000:3000))
        (PORT d[12] (3293:3293:3293) (3736:3736:3736))
        (PORT clk (1293:1293:1293) (1321:1321:1321))
        (PORT ena (2628:2628:2628) (3011:3011:3011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1321:1321:1321))
        (PORT d[0] (2628:2628:2628) (3011:3011:3011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1111:1111:1111) (1312:1312:1312))
        (PORT clk (1324:1324:1324) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3292:3292:3292) (3767:3767:3767))
        (PORT d[1] (2435:2435:2435) (2855:2855:2855))
        (PORT d[2] (2172:2172:2172) (2549:2549:2549))
        (PORT d[3] (2401:2401:2401) (2832:2832:2832))
        (PORT d[4] (3108:3108:3108) (3589:3589:3589))
        (PORT d[5] (2653:2653:2653) (3097:3097:3097))
        (PORT d[6] (3031:3031:3031) (3486:3486:3486))
        (PORT d[7] (2819:2819:2819) (3230:3230:3230))
        (PORT d[8] (3377:3377:3377) (3893:3893:3893))
        (PORT d[9] (2276:2276:2276) (2691:2691:2691))
        (PORT d[10] (3253:3253:3253) (3710:3710:3710))
        (PORT d[11] (1818:1818:1818) (2153:2153:2153))
        (PORT d[12] (2066:2066:2066) (2460:2460:2460))
        (PORT clk (1322:1322:1322) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1998:1998:1998) (2269:2269:2269))
        (PORT clk (1322:1322:1322) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (PORT d[0] (2282:2282:2282) (2562:2562:2562))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2611:2611:2611) (3038:3038:3038))
        (PORT d[1] (1792:1792:1792) (2107:2107:2107))
        (PORT d[2] (1354:1354:1354) (1594:1594:1594))
        (PORT d[3] (2761:2761:2761) (3191:3191:3191))
        (PORT d[4] (2329:2329:2329) (2711:2711:2711))
        (PORT d[5] (2722:2722:2722) (3195:3195:3195))
        (PORT d[6] (2158:2158:2158) (2522:2522:2522))
        (PORT d[7] (1649:1649:1649) (1933:1933:1933))
        (PORT d[8] (2291:2291:2291) (2600:2600:2600))
        (PORT d[9] (3132:3132:3132) (3598:3598:3598))
        (PORT d[10] (2436:2436:2436) (2818:2818:2818))
        (PORT d[11] (2707:2707:2707) (3125:3125:3125))
        (PORT d[12] (2907:2907:2907) (3317:3317:3317))
        (PORT clk (1281:1281:1281) (1309:1309:1309))
        (PORT ena (2619:2619:2619) (3004:3004:3004))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1309:1309:1309))
        (PORT d[0] (2619:2619:2619) (3004:3004:3004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a87\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1126:1126:1126) (1331:1331:1331))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3344:3344:3344) (3838:3838:3838))
        (PORT d[1] (2015:2015:2015) (2363:2363:2363))
        (PORT d[2] (1754:1754:1754) (2065:2065:2065))
        (PORT d[3] (2387:2387:2387) (2811:2811:2811))
        (PORT d[4] (3492:3492:3492) (4027:4027:4027))
        (PORT d[5] (2654:2654:2654) (3091:3091:3091))
        (PORT d[6] (3218:3218:3218) (3695:3695:3695))
        (PORT d[7] (3219:3219:3219) (3692:3692:3692))
        (PORT d[8] (3560:3560:3560) (4101:4101:4101))
        (PORT d[9] (2275:2275:2275) (2696:2696:2696))
        (PORT d[10] (3291:3291:3291) (3745:3745:3745))
        (PORT d[11] (1604:1604:1604) (1909:1909:1909))
        (PORT d[12] (2018:2018:2018) (2385:2385:2385))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1834:1834:1834) (2058:2058:2058))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (PORT d[0] (2118:2118:2118) (2351:2351:2351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2871:2871:2871) (3359:3359:3359))
        (PORT d[1] (1756:1756:1756) (2044:2044:2044))
        (PORT d[2] (1000:1000:1000) (1184:1184:1184))
        (PORT d[3] (2616:2616:2616) (3039:3039:3039))
        (PORT d[4] (2329:2329:2329) (2701:2701:2701))
        (PORT d[5] (2919:2919:2919) (3424:3424:3424))
        (PORT d[6] (2700:2700:2700) (3138:3138:3138))
        (PORT d[7] (1267:1267:1267) (1496:1496:1496))
        (PORT d[8] (1815:1815:1815) (2090:2090:2090))
        (PORT d[9] (3051:3051:3051) (3510:3510:3510))
        (PORT d[10] (1834:1834:1834) (2154:2154:2154))
        (PORT d[11] (2513:2513:2513) (2954:2954:2954))
        (PORT d[12] (2472:2472:2472) (2901:2901:2901))
        (PORT clk (1317:1317:1317) (1346:1346:1346))
        (PORT ena (2173:2173:2173) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1346:1346:1346))
        (PORT d[0] (2173:2173:2173) (2487:2487:2487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a373\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (934:934:934) (1104:1104:1104))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3341:3341:3341) (3831:3831:3831))
        (PORT d[1] (2228:2228:2228) (2604:2604:2604))
        (PORT d[2] (1747:1747:1747) (2053:2053:2053))
        (PORT d[3] (1583:1583:1583) (1855:1855:1855))
        (PORT d[4] (1227:1227:1227) (1457:1457:1457))
        (PORT d[5] (2705:2705:2705) (3153:3153:3153))
        (PORT d[6] (3583:3583:3583) (4113:4113:4113))
        (PORT d[7] (3599:3599:3599) (4128:4128:4128))
        (PORT d[8] (3512:3512:3512) (4053:4053:4053))
        (PORT d[9] (2571:2571:2571) (2968:2968:2968))
        (PORT d[10] (3491:3491:3491) (3983:3983:3983))
        (PORT d[11] (1567:1567:1567) (1854:1854:1854))
        (PORT d[12] (1848:1848:1848) (2194:2194:2194))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1534:1534:1534) (1719:1719:1719))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT d[0] (1818:1818:1818) (2012:2012:2012))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2105:2105:2105) (2437:2437:2437))
        (PORT d[1] (1533:1533:1533) (1792:1792:1792))
        (PORT d[2] (1155:1155:1155) (1370:1370:1370))
        (PORT d[3] (2410:2410:2410) (2787:2787:2787))
        (PORT d[4] (2727:2727:2727) (3168:3168:3168))
        (PORT d[5] (3227:3227:3227) (3776:3776:3776))
        (PORT d[6] (2893:2893:2893) (3354:3354:3354))
        (PORT d[7] (1637:1637:1637) (1927:1927:1927))
        (PORT d[8] (1465:1465:1465) (1697:1697:1697))
        (PORT d[9] (3396:3396:3396) (3902:3902:3902))
        (PORT d[10] (1475:1475:1475) (1742:1742:1742))
        (PORT d[11] (2321:2321:2321) (2724:2724:2724))
        (PORT d[12] (2090:2090:2090) (2454:2454:2454))
        (PORT clk (1328:1328:1328) (1356:1356:1356))
        (PORT ena (1990:1990:1990) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1356:1356:1356))
        (PORT d[0] (1990:1990:1990) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a321\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1133:1133:1133) (1334:1334:1334))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3372:3372:3372) (3872:3872:3872))
        (PORT d[1] (2196:2196:2196) (2566:2566:2566))
        (PORT d[2] (1756:1756:1756) (2062:2062:2062))
        (PORT d[3] (2392:2392:2392) (2817:2817:2817))
        (PORT d[4] (1416:1416:1416) (1671:1671:1671))
        (PORT d[5] (2675:2675:2675) (3118:3118:3118))
        (PORT d[6] (3417:3417:3417) (3927:3927:3927))
        (PORT d[7] (3403:3403:3403) (3906:3906:3906))
        (PORT d[8] (3731:3731:3731) (4293:4293:4293))
        (PORT d[9] (2748:2748:2748) (3169:3169:3169))
        (PORT d[10] (3314:3314:3314) (3777:3777:3777))
        (PORT d[11] (1576:1576:1576) (1866:1866:1866))
        (PORT d[12] (1812:1812:1812) (2159:2159:2159))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1578:1578:1578) (1799:1799:1799))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (PORT d[0] (1862:1862:1862) (2092:2092:2092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2294:2294:2294) (2650:2650:2650))
        (PORT d[1] (1736:1736:1736) (2026:2026:2026))
        (PORT d[2] (1192:1192:1192) (1414:1414:1414))
        (PORT d[3] (2626:2626:2626) (3036:3036:3036))
        (PORT d[4] (2365:2365:2365) (2746:2746:2746))
        (PORT d[5] (3178:3178:3178) (3713:3713:3713))
        (PORT d[6] (2856:2856:2856) (3310:3310:3310))
        (PORT d[7] (1463:1463:1463) (1729:1729:1729))
        (PORT d[8] (1634:1634:1634) (1884:1884:1884))
        (PORT d[9] (3234:3234:3234) (3720:3720:3720))
        (PORT d[10] (1643:1643:1643) (1934:1934:1934))
        (PORT d[11] (2520:2520:2520) (2963:2963:2963))
        (PORT d[12] (2289:2289:2289) (2688:2688:2688))
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (PORT ena (2204:2204:2204) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (PORT d[0] (2204:2204:2204) (2512:2512:2512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a269\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1175:1175:1175) (1392:1392:1392))
        (PORT clk (1373:1373:1373) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2469:2469:2469) (2880:2880:2880))
        (PORT d[1] (2187:2187:2187) (2557:2557:2557))
        (PORT d[2] (1994:1994:1994) (2346:2346:2346))
        (PORT d[3] (1751:1751:1751) (2056:2056:2056))
        (PORT d[4] (2614:2614:2614) (3073:3073:3073))
        (PORT d[5] (2498:2498:2498) (2907:2907:2907))
        (PORT d[6] (3259:3259:3259) (3746:3746:3746))
        (PORT d[7] (3110:3110:3110) (3580:3580:3580))
        (PORT d[8] (3970:3970:3970) (4585:4585:4585))
        (PORT d[9] (1824:1824:1824) (2159:2159:2159))
        (PORT d[10] (3483:3483:3483) (3969:3969:3969))
        (PORT d[11] (2064:2064:2064) (2452:2452:2452))
        (PORT d[12] (2373:2373:2373) (2796:2796:2796))
        (PORT clk (1371:1371:1371) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2989:2989:2989) (3376:3376:3376))
        (PORT clk (1371:1371:1371) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1401:1401:1401))
        (PORT d[0] (3273:3273:3273) (3669:3669:3669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2156:2156:2156) (2511:2511:2511))
        (PORT d[1] (2326:2326:2326) (2724:2724:2724))
        (PORT d[2] (1368:1368:1368) (1614:1614:1614))
        (PORT d[3] (2646:2646:2646) (3067:3067:3067))
        (PORT d[4] (2738:2738:2738) (3177:3177:3177))
        (PORT d[5] (3251:3251:3251) (3807:3807:3807))
        (PORT d[6] (2697:2697:2697) (3147:3147:3147))
        (PORT d[7] (1461:1461:1461) (1726:1726:1726))
        (PORT d[8] (2593:2593:2593) (3018:3018:3018))
        (PORT d[9] (3420:3420:3420) (3943:3943:3943))
        (PORT d[10] (2933:2933:2933) (3398:3398:3398))
        (PORT d[11] (2966:2966:2966) (3487:3487:3487))
        (PORT d[12] (2503:2503:2503) (2931:2931:2931))
        (PORT clk (1330:1330:1330) (1360:1360:1360))
        (PORT ena (2351:2351:2351) (2671:2671:2671))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1360:1360:1360))
        (PORT d[0] (2351:2351:2351) (2671:2671:2671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a217\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1402:1402:1402) (1657:1657:1657))
        (PORT clk (1329:1329:1329) (1355:1355:1355))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3587:3587:3587) (4125:4125:4125))
        (PORT d[1] (2269:2269:2269) (2669:2669:2669))
        (PORT d[2] (2345:2345:2345) (2750:2750:2750))
        (PORT d[3] (1991:1991:1991) (2344:2344:2344))
        (PORT d[4] (3042:3042:3042) (3531:3531:3531))
        (PORT d[5] (2953:2953:2953) (3434:3434:3434))
        (PORT d[6] (3268:3268:3268) (3768:3768:3768))
        (PORT d[7] (2913:2913:2913) (3366:3366:3366))
        (PORT d[8] (3806:3806:3806) (4399:4399:4399))
        (PORT d[9] (1863:1863:1863) (2203:2203:2203))
        (PORT d[10] (2896:2896:2896) (3403:3403:3403))
        (PORT d[11] (2414:2414:2414) (2851:2851:2851))
        (PORT d[12] (2742:2742:2742) (3225:3225:3225))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2056:2056:2056) (2343:2343:2343))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1355:1355:1355))
        (PORT d[0] (2357:2357:2357) (2664:2664:2664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2469:2469:2469) (2854:2854:2854))
        (PORT d[1] (1970:1970:1970) (2303:2303:2303))
        (PORT d[2] (2271:2271:2271) (2649:2649:2649))
        (PORT d[3] (2589:2589:2589) (3000:3000:3000))
        (PORT d[4] (2745:2745:2745) (3188:3188:3188))
        (PORT d[5] (3217:3217:3217) (3761:3761:3761))
        (PORT d[6] (2208:2208:2208) (2598:2598:2598))
        (PORT d[7] (2035:2035:2035) (2387:2387:2387))
        (PORT d[8] (3062:3062:3062) (3471:3471:3471))
        (PORT d[9] (3184:3184:3184) (3657:3657:3657))
        (PORT d[10] (2638:2638:2638) (3057:3057:3057))
        (PORT d[11] (2748:2748:2748) (3176:3176:3176))
        (PORT d[12] (3280:3280:3280) (3720:3720:3720))
        (PORT clk (1286:1286:1286) (1314:1314:1314))
        (PORT ena (2624:2624:2624) (3003:3003:3003))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1314:1314:1314))
        (PORT d[0] (2624:2624:2624) (3003:3003:3003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a295\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1174:1174:1174) (1393:1393:1393))
        (PORT clk (1376:1376:1376) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2457:2457:2457) (2865:2865:2865))
        (PORT d[1] (2051:2051:2051) (2403:2403:2403))
        (PORT d[2] (1993:1993:1993) (2345:2345:2345))
        (PORT d[3] (1754:1754:1754) (2063:2063:2063))
        (PORT d[4] (2615:2615:2615) (3074:3074:3074))
        (PORT d[5] (2655:2655:2655) (3091:3091:3091))
        (PORT d[6] (3266:3266:3266) (3754:3754:3754))
        (PORT d[7] (3086:3086:3086) (3547:3547:3547))
        (PORT d[8] (3987:3987:3987) (4606:4606:4606))
        (PORT d[9] (1838:1838:1838) (2174:2174:2174))
        (PORT d[10] (3469:3469:3469) (3959:3959:3959))
        (PORT d[11] (2187:2187:2187) (2607:2607:2607))
        (PORT d[12] (2395:2395:2395) (2817:2817:2817))
        (PORT clk (1374:1374:1374) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2989:2989:2989) (3365:3365:3365))
        (PORT clk (1374:1374:1374) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (PORT d[0] (3273:3273:3273) (3658:3658:3658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2344:2344:2344) (2732:2732:2732))
        (PORT d[1] (2171:2171:2171) (2554:2554:2554))
        (PORT d[2] (1388:1388:1388) (1635:1635:1635))
        (PORT d[3] (2666:2666:2666) (3095:3095:3095))
        (PORT d[4] (2750:2750:2750) (3194:3194:3194))
        (PORT d[5] (3267:3267:3267) (3828:3828:3828))
        (PORT d[6] (2274:2274:2274) (2680:2680:2680))
        (PORT d[7] (1475:1475:1475) (1744:1744:1744))
        (PORT d[8] (2583:2583:2583) (3006:3006:3006))
        (PORT d[9] (3693:3693:3693) (4254:4254:4254))
        (PORT d[10] (2936:2936:2936) (3401:3401:3401))
        (PORT d[11] (3130:3130:3130) (3672:3672:3672))
        (PORT d[12] (2679:2679:2679) (3136:3136:3136))
        (PORT clk (1333:1333:1333) (1363:1363:1363))
        (PORT ena (2388:2388:2388) (2723:2723:2723))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1363:1363:1363))
        (PORT d[0] (2388:2388:2388) (2723:2723:2723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a243\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1145:1145:1145) (1351:1351:1351))
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1882:1882:1882) (2198:2198:2198))
        (PORT d[1] (2001:2001:2001) (2354:2354:2354))
        (PORT d[2] (2297:2297:2297) (2684:2684:2684))
        (PORT d[3] (1723:1723:1723) (2025:2025:2025))
        (PORT d[4] (2954:2954:2954) (3460:3460:3460))
        (PORT d[5] (3058:3058:3058) (3557:3557:3557))
        (PORT d[6] (3642:3642:3642) (4181:4181:4181))
        (PORT d[7] (2600:2600:2600) (3013:3013:3013))
        (PORT d[8] (2517:2517:2517) (2952:2952:2952))
        (PORT d[9] (1817:1817:1817) (2148:2148:2148))
        (PORT d[10] (3861:3861:3861) (4412:4412:4412))
        (PORT d[11] (2242:2242:2242) (2668:2668:2668))
        (PORT d[12] (2265:2265:2265) (2698:2698:2698))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2042:2042:2042) (2308:2308:2308))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (PORT d[0] (2184:2184:2184) (2448:2448:2448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2707:2707:2707) (3140:3140:3140))
        (PORT d[1] (1966:1966:1966) (2311:2311:2311))
        (PORT d[2] (1612:1612:1612) (1903:1903:1903))
        (PORT d[3] (3006:3006:3006) (3486:3486:3486))
        (PORT d[4] (3302:3302:3302) (3821:3821:3821))
        (PORT d[5] (3628:3628:3628) (4238:4238:4238))
        (PORT d[6] (2614:2614:2614) (3066:3066:3066))
        (PORT d[7] (1838:1838:1838) (2160:2160:2160))
        (PORT d[8] (2800:2800:2800) (3251:3251:3251))
        (PORT d[9] (3755:3755:3755) (4297:4297:4297))
        (PORT d[10] (3289:3289:3289) (3795:3795:3795))
        (PORT d[11] (2484:2484:2484) (2911:2911:2911))
        (PORT d[12] (2360:2360:2360) (2752:2752:2752))
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (PORT ena (2194:2194:2194) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (PORT d[0] (2194:2194:2194) (2498:2498:2498))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a399\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1112:1112:1112) (1305:1305:1305))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3361:3361:3361) (3860:3860:3860))
        (PORT d[1] (2199:2199:2199) (2566:2566:2566))
        (PORT d[2] (1746:1746:1746) (2054:2054:2054))
        (PORT d[3] (1782:1782:1782) (2087:2087:2087))
        (PORT d[4] (1563:1563:1563) (1837:1837:1837))
        (PORT d[5] (2691:2691:2691) (3138:3138:3138))
        (PORT d[6] (3405:3405:3405) (3908:3908:3908))
        (PORT d[7] (3577:3577:3577) (4103:4103:4103))
        (PORT d[8] (2564:2564:2564) (3017:3017:3017))
        (PORT d[9] (2756:2756:2756) (3184:3184:3184))
        (PORT d[10] (3449:3449:3449) (3930:3930:3930))
        (PORT d[11] (1417:1417:1417) (1690:1690:1690))
        (PORT d[12] (1818:1818:1818) (2154:2154:2154))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1484:1484:1484) (1674:1674:1674))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (PORT d[0] (1768:1768:1768) (1967:1967:1967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2049:2049:2049) (2384:2384:2384))
        (PORT d[1] (1728:1728:1728) (2016:2016:2016))
        (PORT d[2] (1191:1191:1191) (1413:1413:1413))
        (PORT d[3] (2608:2608:2608) (3015:3015:3015))
        (PORT d[4] (2514:2514:2514) (2914:2914:2914))
        (PORT d[5] (3204:3204:3204) (3744:3744:3744))
        (PORT d[6] (2883:2883:2883) (3344:3344:3344))
        (PORT d[7] (1610:1610:1610) (1890:1890:1890))
        (PORT d[8] (1635:1635:1635) (1885:1885:1885))
        (PORT d[9] (3235:3235:3235) (3721:3721:3721))
        (PORT d[10] (1624:1624:1624) (1911:1911:1911))
        (PORT d[11] (2534:2534:2534) (2983:2983:2983))
        (PORT d[12] (2278:2278:2278) (2674:2674:2674))
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (PORT ena (2205:2205:2205) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (PORT d[0] (2205:2205:2205) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a347\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1281:1281:1281) (1504:1504:1504))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1630:1630:1630) (1897:1897:1897))
        (PORT d[1] (1492:1492:1492) (1750:1750:1750))
        (PORT d[2] (1614:1614:1614) (1874:1874:1874))
        (PORT d[3] (1873:1873:1873) (2194:2194:2194))
        (PORT d[4] (1478:1478:1478) (1717:1717:1717))
        (PORT d[5] (2924:2924:2924) (3400:3400:3400))
        (PORT d[6] (2214:2214:2214) (2604:2604:2604))
        (PORT d[7] (1606:1606:1606) (1881:1881:1881))
        (PORT d[8] (1500:1500:1500) (1793:1793:1793))
        (PORT d[9] (1986:1986:1986) (2314:2314:2314))
        (PORT d[10] (2234:2234:2234) (2615:2615:2615))
        (PORT d[11] (1379:1379:1379) (1634:1634:1634))
        (PORT d[12] (1321:1321:1321) (1569:1569:1569))
        (PORT clk (1357:1357:1357) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1913:1913:1913) (2154:2154:2154))
        (PORT clk (1357:1357:1357) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1383:1383:1383))
        (PORT d[0] (2186:2186:2186) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1952:1952:1952) (2261:2261:2261))
        (PORT d[1] (1984:1984:1984) (2302:2302:2302))
        (PORT d[2] (1205:1205:1205) (1426:1426:1426))
        (PORT d[3] (2075:2075:2075) (2401:2401:2401))
        (PORT d[4] (3181:3181:3181) (3698:3698:3698))
        (PORT d[5] (2886:2886:2886) (3382:3382:3382))
        (PORT d[6] (1813:1813:1813) (2109:2109:2109))
        (PORT d[7] (2319:2319:2319) (2676:2676:2676))
        (PORT d[8] (1732:1732:1732) (2005:2005:2005))
        (PORT d[9] (2667:2667:2667) (3059:3059:3059))
        (PORT d[10] (1806:1806:1806) (2100:2100:2100))
        (PORT d[11] (2023:2023:2023) (2380:2380:2380))
        (PORT d[12] (1908:1908:1908) (2194:2194:2194))
        (PORT clk (1316:1316:1316) (1342:1342:1342))
        (PORT ena (1970:1970:1970) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1342:1342:1342))
        (PORT d[0] (1970:1970:1970) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a164\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1373:1373:1373) (1629:1629:1629))
        (PORT clk (1338:1338:1338) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1476:1476:1476) (1736:1736:1736))
        (PORT d[1] (2186:2186:2186) (2554:2554:2554))
        (PORT d[2] (1908:1908:1908) (2245:2245:2245))
        (PORT d[3] (1859:1859:1859) (2166:2166:2166))
        (PORT d[4] (1569:1569:1569) (1840:1840:1840))
        (PORT d[5] (3305:3305:3305) (3825:3825:3825))
        (PORT d[6] (2798:2798:2798) (3287:3287:3287))
        (PORT d[7] (1839:1839:1839) (2145:2145:2145))
        (PORT d[8] (1798:1798:1798) (2136:2136:2136))
        (PORT d[9] (2038:2038:2038) (2380:2380:2380))
        (PORT d[10] (2109:2109:2109) (2486:2486:2486))
        (PORT d[11] (1642:1642:1642) (1963:1963:1963))
        (PORT d[12] (1657:1657:1657) (1973:1973:1973))
        (PORT clk (1336:1336:1336) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2342:2342:2342) (2594:2594:2594))
        (PORT clk (1336:1336:1336) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1365:1365:1365))
        (PORT d[0] (2626:2626:2626) (2887:2887:2887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2019:2019:2019) (2342:2342:2342))
        (PORT d[1] (1615:1615:1615) (1903:1903:1903))
        (PORT d[2] (1765:1765:1765) (2094:2094:2094))
        (PORT d[3] (2427:2427:2427) (2810:2810:2810))
        (PORT d[4] (3062:3062:3062) (3567:3567:3567))
        (PORT d[5] (2867:2867:2867) (3353:3353:3353))
        (PORT d[6] (1980:1980:1980) (2314:2314:2314))
        (PORT d[7] (2341:2341:2341) (2707:2707:2707))
        (PORT d[8] (1715:1715:1715) (1991:1991:1991))
        (PORT d[9] (2699:2699:2699) (3102:3102:3102))
        (PORT d[10] (1967:1967:1967) (2286:2286:2286))
        (PORT d[11] (2087:2087:2087) (2458:2458:2458))
        (PORT d[12] (2641:2641:2641) (3088:3088:3088))
        (PORT clk (1295:1295:1295) (1324:1324:1324))
        (PORT ena (2014:2014:2014) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1324:1324:1324))
        (PORT d[0] (2014:2014:2014) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a190\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1331:1331:1331) (1562:1562:1562))
        (PORT clk (1364:1364:1364) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1753:1753:1753) (2025:2025:2025))
        (PORT d[1] (1519:1519:1519) (1783:1783:1783))
        (PORT d[2] (1592:1592:1592) (1851:1851:1851))
        (PORT d[3] (1993:1993:1993) (2318:2318:2318))
        (PORT d[4] (1606:1606:1606) (1857:1857:1857))
        (PORT d[5] (2902:2902:2902) (3370:3370:3370))
        (PORT d[6] (2488:2488:2488) (2904:2904:2904))
        (PORT d[7] (1757:1757:1757) (2048:2048:2048))
        (PORT d[8] (1249:1249:1249) (1487:1487:1487))
        (PORT d[9] (2097:2097:2097) (2430:2430:2430))
        (PORT d[10] (2386:2386:2386) (2780:2780:2780))
        (PORT d[11] (1196:1196:1196) (1417:1417:1417))
        (PORT d[12] (1656:1656:1656) (1943:1943:1943))
        (PORT clk (1362:1362:1362) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1976:1976:1976) (2216:2216:2216))
        (PORT clk (1362:1362:1362) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1387:1387:1387))
        (PORT d[0] (2260:2260:2260) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1956:1956:1956) (2272:2272:2272))
        (PORT d[1] (2162:2162:2162) (2506:2506:2506))
        (PORT d[2] (1180:1180:1180) (1389:1389:1389))
        (PORT d[3] (2245:2245:2245) (2590:2590:2590))
        (PORT d[4] (3151:3151:3151) (3653:3653:3653))
        (PORT d[5] (3059:3059:3059) (3581:3581:3581))
        (PORT d[6] (1910:1910:1910) (2219:2219:2219))
        (PORT d[7] (2494:2494:2494) (2876:2876:2876))
        (PORT d[8] (1877:1877:1877) (2169:2169:2169))
        (PORT d[9] (2839:2839:2839) (3249:3249:3249))
        (PORT d[10] (1935:1935:1935) (2243:2243:2243))
        (PORT d[11] (2148:2148:2148) (2514:2514:2514))
        (PORT d[12] (2065:2065:2065) (2371:2371:2371))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT ena (1988:1988:1988) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT d[0] (1988:1988:1988) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1378:1378:1378) (1632:1632:1632))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1769:1769:1769) (2057:2057:2057))
        (PORT d[1] (2036:2036:2036) (2388:2388:2388))
        (PORT d[2] (2079:2079:2079) (2443:2443:2443))
        (PORT d[3] (1848:1848:1848) (2158:2158:2158))
        (PORT d[4] (1590:1590:1590) (1864:1864:1864))
        (PORT d[5] (3314:3314:3314) (3838:3838:3838))
        (PORT d[6] (2777:2777:2777) (3259:3259:3259))
        (PORT d[7] (1851:1851:1851) (2156:2156:2156))
        (PORT d[8] (1793:1793:1793) (2126:2126:2126))
        (PORT d[9] (2018:2018:2018) (2353:2353:2353))
        (PORT d[10] (2116:2116:2116) (2494:2494:2494))
        (PORT d[11] (1663:1663:1663) (1987:1987:1987))
        (PORT d[12] (1800:1800:1800) (2130:2130:2130))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1855:1855:1855) (2109:2109:2109))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT d[0] (2139:2139:2139) (2402:2402:2402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2023:2023:2023) (2350:2350:2350))
        (PORT d[1] (1784:1784:1784) (2092:2092:2092))
        (PORT d[2] (1819:1819:1819) (2156:2156:2156))
        (PORT d[3] (2623:2623:2623) (3036:3036:3036))
        (PORT d[4] (3395:3395:3395) (3950:3950:3950))
        (PORT d[5] (3175:3175:3175) (3717:3717:3717))
        (PORT d[6] (2861:2861:2861) (3366:3366:3366))
        (PORT d[7] (2322:2322:2322) (2687:2687:2687))
        (PORT d[8] (1704:1704:1704) (1984:1984:1984))
        (PORT d[9] (2693:2693:2693) (3099:3099:3099))
        (PORT d[10] (1999:1999:1999) (2326:2326:2326))
        (PORT d[11] (2120:2120:2120) (2498:2498:2498))
        (PORT d[12] (2814:2814:2814) (3284:3284:3284))
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (PORT ena (2010:2010:2010) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (PORT d[0] (2010:2010:2010) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1381:1381:1381) (1635:1635:1635))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1810:1810:1810) (2103:2103:2103))
        (PORT d[1] (2502:2502:2502) (2896:2896:2896))
        (PORT d[2] (2398:2398:2398) (2796:2796:2796))
        (PORT d[3] (2047:2047:2047) (2382:2382:2382))
        (PORT d[4] (1934:1934:1934) (2254:2254:2254))
        (PORT d[5] (3527:3527:3527) (4081:4081:4081))
        (PORT d[6] (2485:2485:2485) (2912:2912:2912))
        (PORT d[7] (2207:2207:2207) (2563:2563:2563))
        (PORT d[8] (2169:2169:2169) (2558:2558:2558))
        (PORT d[9] (2054:2054:2054) (2383:2383:2383))
        (PORT d[10] (2263:2263:2263) (2654:2654:2654))
        (PORT d[11] (1288:1288:1288) (1533:1533:1533))
        (PORT d[12] (2020:2020:2020) (2388:2388:2388))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1765:1765:1765) (1998:1998:1998))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT d[0] (2049:2049:2049) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1997:1997:1997) (2316:2316:2316))
        (PORT d[1] (1980:1980:1980) (2315:2315:2315))
        (PORT d[2] (2173:2173:2173) (2554:2554:2554))
        (PORT d[3] (2811:2811:2811) (3246:3246:3246))
        (PORT d[4] (3439:3439:3439) (3999:3999:3999))
        (PORT d[5] (3174:3174:3174) (3716:3716:3716))
        (PORT d[6] (3369:3369:3369) (3948:3948:3948))
        (PORT d[7] (2498:2498:2498) (2883:2883:2883))
        (PORT d[8] (1896:1896:1896) (2202:2202:2202))
        (PORT d[9] (2857:2857:2857) (3280:3280:3280))
        (PORT d[10] (2361:2361:2361) (2734:2734:2734))
        (PORT d[11] (2454:2454:2454) (2866:2866:2866))
        (PORT d[12] (3173:3173:3173) (3700:3700:3700))
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (PORT ena (2378:2378:2378) (2696:2696:2696))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (PORT d[0] (2378:2378:2378) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1265:1265:1265) (1490:1490:1490))
        (PORT clk (1363:1363:1363) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1637:1637:1637) (1904:1904:1904))
        (PORT d[1] (1621:1621:1621) (1892:1892:1892))
        (PORT d[2] (1760:1760:1760) (2040:2040:2040))
        (PORT d[3] (1881:1881:1881) (2203:2203:2203))
        (PORT d[4] (1613:1613:1613) (1866:1866:1866))
        (PORT d[5] (2891:2891:2891) (3354:3354:3354))
        (PORT d[6] (2484:2484:2484) (2900:2900:2900))
        (PORT d[7] (1764:1764:1764) (2060:2060:2060))
        (PORT d[8] (1130:1130:1130) (1359:1359:1359))
        (PORT d[9] (1995:1995:1995) (2323:2323:2323))
        (PORT d[10] (2229:2229:2229) (2606:2606:2606))
        (PORT d[11] (1498:1498:1498) (1762:1762:1762))
        (PORT d[12] (1475:1475:1475) (1739:1739:1739))
        (PORT clk (1361:1361:1361) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2144:2144:2144) (2421:2421:2421))
        (PORT clk (1361:1361:1361) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1387:1387:1387))
        (PORT d[0] (2428:2428:2428) (2714:2714:2714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2092:2092:2092) (2413:2413:2413))
        (PORT d[1] (2145:2145:2145) (2484:2484:2484))
        (PORT d[2] (1223:1223:1223) (1451:1451:1451))
        (PORT d[3] (2240:2240:2240) (2585:2585:2585))
        (PORT d[4] (3063:3063:3063) (3567:3567:3567))
        (PORT d[5] (3067:3067:3067) (3593:3593:3593))
        (PORT d[6] (1916:1916:1916) (2220:2220:2220))
        (PORT d[7] (2562:2562:2562) (2949:2949:2949))
        (PORT d[8] (1906:1906:1906) (2206:2206:2206))
        (PORT d[9] (2838:2838:2838) (3249:3249:3249))
        (PORT d[10] (1803:1803:1803) (2103:2103:2103))
        (PORT d[11] (2144:2144:2144) (2510:2510:2510))
        (PORT d[12] (2057:2057:2057) (2363:2363:2363))
        (PORT clk (1320:1320:1320) (1346:1346:1346))
        (PORT ena (2122:2122:2122) (2397:2397:2397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1346:1346:1346))
        (PORT d[0] (2122:2122:2122) (2397:2397:2397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a86\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (930:930:930) (1096:1096:1096))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1686:1686:1686) (1933:1933:1933))
        (PORT d[1] (1566:1566:1566) (1830:1830:1830))
        (PORT d[2] (1659:1659:1659) (1946:1946:1946))
        (PORT d[3] (1671:1671:1671) (1924:1924:1924))
        (PORT d[4] (1531:1531:1531) (1810:1810:1810))
        (PORT d[5] (2460:2460:2460) (2859:2859:2859))
        (PORT d[6] (1580:1580:1580) (1813:1813:1813))
        (PORT d[7] (2296:2296:2296) (2663:2663:2663))
        (PORT d[8] (2026:2026:2026) (2378:2378:2378))
        (PORT d[9] (1341:1341:1341) (1558:1558:1558))
        (PORT d[10] (1511:1511:1511) (1762:1762:1762))
        (PORT d[11] (1470:1470:1470) (1687:1687:1687))
        (PORT d[12] (1781:1781:1781) (2095:2095:2095))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1308:1308:1308) (1468:1468:1468))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (PORT d[0] (1592:1592:1592) (1761:1761:1761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1304:1304:1304) (1492:1492:1492))
        (PORT d[1] (682:682:682) (799:799:799))
        (PORT d[2] (1963:1963:1963) (2303:2303:2303))
        (PORT d[3] (1704:1704:1704) (1962:1962:1962))
        (PORT d[4] (3049:3049:3049) (3548:3548:3548))
        (PORT d[5] (759:759:759) (883:883:883))
        (PORT d[6] (1379:1379:1379) (1609:1609:1609))
        (PORT d[7] (649:649:649) (764:764:764))
        (PORT d[8] (794:794:794) (918:918:918))
        (PORT d[9] (947:947:947) (1100:1100:1100))
        (PORT d[10] (929:929:929) (1081:1081:1081))
        (PORT d[11] (804:804:804) (933:933:933))
        (PORT d[12] (770:770:770) (898:898:898))
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (PORT ena (2113:2113:2113) (2392:2392:2392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (PORT d[0] (2113:2113:2113) (2392:2392:2392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a268\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (940:940:940) (1118:1118:1118))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1974:1974:1974) (2284:2284:2284))
        (PORT d[1] (1745:1745:1745) (2024:2024:2024))
        (PORT d[2] (1730:1730:1730) (2035:2035:2035))
        (PORT d[3] (1569:1569:1569) (1840:1840:1840))
        (PORT d[4] (1202:1202:1202) (1422:1422:1422))
        (PORT d[5] (3092:3092:3092) (3604:3604:3604))
        (PORT d[6] (3419:3419:3419) (3988:3988:3988))
        (PORT d[7] (2144:2144:2144) (2477:2477:2477))
        (PORT d[8] (2188:2188:2188) (2585:2585:2585))
        (PORT d[9] (2391:2391:2391) (2763:2763:2763))
        (PORT d[10] (3668:3668:3668) (4182:4182:4182))
        (PORT d[11] (1530:1530:1530) (1809:1809:1809))
        (PORT d[12] (1644:1644:1644) (1961:1961:1961))
        (PORT clk (1364:1364:1364) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2566:2566:2566) (2892:2892:2892))
        (PORT clk (1364:1364:1364) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (PORT d[0] (2850:2850:2850) (3185:3185:3185))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1943:1943:1943) (2255:2255:2255))
        (PORT d[1] (1757:1757:1757) (2057:2057:2057))
        (PORT d[2] (1159:1159:1159) (1370:1370:1370))
        (PORT d[3] (2556:2556:2556) (2945:2945:2945))
        (PORT d[4] (2930:2930:2930) (3402:3402:3402))
        (PORT d[5] (2939:2939:2939) (3448:3448:3448))
        (PORT d[6] (1756:1756:1756) (2049:2049:2049))
        (PORT d[7] (1826:1826:1826) (2144:2144:2144))
        (PORT d[8] (1213:1213:1213) (1388:1388:1388))
        (PORT d[9] (3221:3221:3221) (3700:3700:3700))
        (PORT d[10] (1450:1450:1450) (1711:1711:1711))
        (PORT d[11] (2288:2288:2288) (2686:2686:2686))
        (PORT d[12] (2075:2075:2075) (2440:2440:2440))
        (PORT clk (1323:1323:1323) (1351:1351:1351))
        (PORT ena (2003:2003:2003) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1351:1351:1351))
        (PORT d[0] (2003:2003:2003) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a216\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1093:1093:1093) (1285:1285:1285))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1989:1989:1989) (2305:2305:2305))
        (PORT d[1] (1766:1766:1766) (2051:2051:2051))
        (PORT d[2] (1717:1717:1717) (2019:2019:2019))
        (PORT d[3] (1768:1768:1768) (2062:2062:2062))
        (PORT d[4] (1194:1194:1194) (1412:1412:1412))
        (PORT d[5] (2873:2873:2873) (3340:3340:3340))
        (PORT d[6] (3771:3771:3771) (4332:4332:4332))
        (PORT d[7] (2299:2299:2299) (2645:2645:2645))
        (PORT d[8] (3515:3515:3515) (4056:4056:4056))
        (PORT d[9] (2389:2389:2389) (2759:2759:2759))
        (PORT d[10] (3648:3648:3648) (4155:4155:4155))
        (PORT d[11] (1548:1548:1548) (1825:1825:1825))
        (PORT d[12] (1621:1621:1621) (1929:1929:1929))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3040:3040:3040) (3440:3440:3440))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT d[0] (3324:3324:3324) (3733:3733:3733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2078:2078:2078) (2402:2402:2402))
        (PORT d[1] (1929:1929:1929) (2250:2250:2250))
        (PORT d[2] (1141:1141:1141) (1348:1348:1348))
        (PORT d[3] (2731:2731:2731) (3145:3145:3145))
        (PORT d[4] (2749:2749:2749) (3193:3193:3193))
        (PORT d[5] (2943:2943:2943) (3457:3457:3457))
        (PORT d[6] (1932:1932:1932) (2251:2251:2251))
        (PORT d[7] (1663:1663:1663) (1960:1960:1960))
        (PORT d[8] (1382:1382:1382) (1584:1584:1584))
        (PORT d[9] (3048:3048:3048) (3506:3506:3506))
        (PORT d[10] (1630:1630:1630) (1920:1920:1920))
        (PORT d[11] (2318:2318:2318) (2723:2723:2723))
        (PORT d[12] (2058:2058:2058) (2416:2416:2416))
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (PORT ena (1982:1982:1982) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (PORT d[0] (1982:1982:1982) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a242\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (777:777:777) (926:926:926))
        (PORT clk (1390:1390:1390) (1416:1416:1416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1900:1900:1900) (2180:2180:2180))
        (PORT d[1] (1762:1762:1762) (2055:2055:2055))
        (PORT d[2] (1699:1699:1699) (1942:1942:1942))
        (PORT d[3] (2039:2039:2039) (2341:2341:2341))
        (PORT d[4] (1910:1910:1910) (2245:2245:2245))
        (PORT d[5] (2457:2457:2457) (2861:2861:2861))
        (PORT d[6] (3253:3253:3253) (3745:3745:3745))
        (PORT d[7] (1963:1963:1963) (2292:2292:2292))
        (PORT d[8] (2378:2378:2378) (2776:2776:2776))
        (PORT d[9] (1708:1708:1708) (1977:1977:1977))
        (PORT d[10] (1869:1869:1869) (2174:2174:2174))
        (PORT d[11] (1837:1837:1837) (2110:2110:2110))
        (PORT d[12] (1628:1628:1628) (1929:1929:1929))
        (PORT clk (1388:1388:1388) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2047:2047:2047) (2312:2312:2312))
        (PORT clk (1388:1388:1388) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (PORT d[0] (2331:2331:2331) (2605:2605:2605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1842:1842:1842) (2108:2108:2108))
        (PORT d[1] (1065:1065:1065) (1237:1237:1237))
        (PORT d[2] (1617:1617:1617) (1914:1914:1914))
        (PORT d[3] (2081:2081:2081) (2393:2393:2393))
        (PORT d[4] (970:970:970) (1121:1121:1121))
        (PORT d[5] (968:968:968) (1120:1120:1120))
        (PORT d[6] (1143:1143:1143) (1321:1321:1321))
        (PORT d[7] (1545:1545:1545) (1812:1812:1812))
        (PORT d[8] (2012:2012:2012) (2307:2307:2307))
        (PORT d[9] (1141:1141:1141) (1327:1327:1327))
        (PORT d[10] (1122:1122:1122) (1300:1300:1300))
        (PORT d[11] (1119:1119:1119) (1289:1289:1289))
        (PORT d[12] (1136:1136:1136) (1314:1314:1314))
        (PORT clk (1347:1347:1347) (1375:1375:1375))
        (PORT ena (2537:2537:2537) (2882:2882:2882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1375:1375:1375))
        (PORT d[0] (2537:2537:2537) (2882:2882:2882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a372\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (740:740:740) (878:878:878))
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1724:1724:1724) (1983:1983:1983))
        (PORT d[1] (1859:1859:1859) (2157:2157:2157))
        (PORT d[2] (1661:1661:1661) (1905:1905:1905))
        (PORT d[3] (1872:1872:1872) (2156:2156:2156))
        (PORT d[4] (1900:1900:1900) (2235:2235:2235))
        (PORT d[5] (2466:2466:2466) (2869:2869:2869))
        (PORT d[6] (3260:3260:3260) (3748:3748:3748))
        (PORT d[7] (1972:1972:1972) (2309:2309:2309))
        (PORT d[8] (2384:2384:2384) (2789:2789:2789))
        (PORT d[9] (1674:1674:1674) (1934:1934:1934))
        (PORT d[10] (1686:1686:1686) (1962:1962:1962))
        (PORT d[11] (1682:1682:1682) (1936:1936:1936))
        (PORT d[12] (1631:1631:1631) (1934:1934:1934))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1766:1766:1766) (1970:1970:1970))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (PORT d[0] (2050:2050:2050) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1541:1541:1541) (1769:1769:1769))
        (PORT d[1] (1055:1055:1055) (1229:1229:1229))
        (PORT d[2] (1790:1790:1790) (2111:2111:2111))
        (PORT d[3] (1904:1904:1904) (2201:2201:2201))
        (PORT d[4] (1140:1140:1140) (1313:1313:1313))
        (PORT d[5] (958:958:958) (1110:1110:1110))
        (PORT d[6] (1569:1569:1569) (1825:1825:1825))
        (PORT d[7] (1574:1574:1574) (1849:1849:1849))
        (PORT d[8] (1003:1003:1003) (1158:1158:1158))
        (PORT d[9] (950:950:950) (1102:1102:1102))
        (PORT d[10] (1245:1245:1245) (1445:1445:1445))
        (PORT d[11] (1110:1110:1110) (1284:1284:1284))
        (PORT d[12] (952:952:952) (1104:1104:1104))
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (PORT ena (1952:1952:1952) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (PORT d[0] (1952:1952:1952) (2211:2211:2211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a320\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1218:1218:1218) (1449:1449:1449))
        (PORT clk (1357:1357:1357) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1933:1933:1933) (2238:2238:2238))
        (PORT d[1] (2326:2326:2326) (2711:2711:2711))
        (PORT d[2] (2189:2189:2189) (2556:2556:2556))
        (PORT d[3] (1520:1520:1520) (1788:1788:1788))
        (PORT d[4] (1407:1407:1407) (1656:1656:1656))
        (PORT d[5] (3605:3605:3605) (4183:4183:4183))
        (PORT d[6] (2987:2987:2987) (3501:3501:3501))
        (PORT d[7] (2047:2047:2047) (2383:2383:2383))
        (PORT d[8] (1987:1987:1987) (2351:2351:2351))
        (PORT d[9] (1988:1988:1988) (2345:2345:2345))
        (PORT d[10] (2630:2630:2630) (3071:3071:3071))
        (PORT d[11] (1866:1866:1866) (2226:2226:2226))
        (PORT d[12] (2013:2013:2013) (2370:2370:2370))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2353:2353:2353) (2669:2669:2669))
        (PORT clk (1355:1355:1355) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1382:1382:1382))
        (PORT d[0] (2637:2637:2637) (2962:2962:2962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2014:2014:2014) (2335:2335:2335))
        (PORT d[1] (1599:1599:1599) (1881:1881:1881))
        (PORT d[2] (2133:2133:2133) (2501:2501:2501))
        (PORT d[3] (2514:2514:2514) (2936:2936:2936))
        (PORT d[4] (3228:3228:3228) (3757:3757:3757))
        (PORT d[5] (3396:3396:3396) (3953:3953:3953))
        (PORT d[6] (2963:2963:2963) (3469:3469:3469))
        (PORT d[7] (2881:2881:2881) (3326:3326:3326))
        (PORT d[8] (1946:1946:1946) (2255:2255:2255))
        (PORT d[9] (3240:3240:3240) (3715:3715:3715))
        (PORT d[10] (1827:1827:1827) (2135:2135:2135))
        (PORT d[11] (2468:2468:2468) (2888:2888:2888))
        (PORT d[12] (2486:2486:2486) (2912:2912:2912))
        (PORT clk (1314:1314:1314) (1341:1341:1341))
        (PORT ena (1823:1823:1823) (2062:2062:2062))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1341:1341:1341))
        (PORT d[0] (1823:1823:1823) (2062:2062:2062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a137\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1035:1035:1035) (1237:1237:1237))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1675:1675:1675) (1963:1963:1963))
        (PORT d[1] (1928:1928:1928) (2236:2236:2236))
        (PORT d[2] (1936:1936:1936) (2279:2279:2279))
        (PORT d[3] (1735:1735:1735) (2041:2041:2041))
        (PORT d[4] (2800:2800:2800) (3283:3283:3283))
        (PORT d[5] (3264:3264:3264) (3799:3799:3799))
        (PORT d[6] (3821:3821:3821) (4384:4384:4384))
        (PORT d[7] (2421:2421:2421) (2812:2812:2812))
        (PORT d[8] (2349:2349:2349) (2761:2761:2761))
        (PORT d[9] (2001:2001:2001) (2358:2358:2358))
        (PORT d[10] (2303:2303:2303) (2707:2707:2707))
        (PORT d[11] (2229:2229:2229) (2655:2655:2655))
        (PORT d[12] (2400:2400:2400) (2818:2818:2818))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1885:1885:1885) (2110:2110:2110))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (PORT d[0] (2169:2169:2169) (2403:2403:2403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2374:2374:2374) (2743:2743:2743))
        (PORT d[1] (1780:1780:1780) (2100:2100:2100))
        (PORT d[2] (1432:1432:1432) (1701:1701:1701))
        (PORT d[3] (2665:2665:2665) (3098:3098:3098))
        (PORT d[4] (3304:3304:3304) (3829:3829:3829))
        (PORT d[5] (3597:3597:3597) (4183:4183:4183))
        (PORT d[6] (1661:1661:1661) (1950:1950:1950))
        (PORT d[7] (2018:2018:2018) (2365:2365:2365))
        (PORT d[8] (2148:2148:2148) (2487:2487:2487))
        (PORT d[9] (3577:3577:3577) (4095:4095:4095))
        (PORT d[10] (2216:2216:2216) (2586:2586:2586))
        (PORT d[11] (2463:2463:2463) (2888:2888:2888))
        (PORT d[12] (2488:2488:2488) (2919:2919:2919))
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (PORT ena (2007:2007:2007) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (PORT d[0] (2007:2007:2007) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a163\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1017:1017:1017) (1215:1215:1215))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1803:1803:1803) (2093:2093:2093))
        (PORT d[1] (1723:1723:1723) (2001:2001:2001))
        (PORT d[2] (1523:1523:1523) (1784:1784:1784))
        (PORT d[3] (1307:1307:1307) (1537:1537:1537))
        (PORT d[4] (1331:1331:1331) (1557:1557:1557))
        (PORT d[5] (3084:3084:3084) (3597:3597:3597))
        (PORT d[6] (3248:3248:3248) (3795:3795:3795))
        (PORT d[7] (1975:1975:1975) (2287:2287:2287))
        (PORT d[8] (1995:1995:1995) (2362:2362:2362))
        (PORT d[9] (2188:2188:2188) (2532:2532:2532))
        (PORT d[10] (2051:2051:2051) (2401:2401:2401))
        (PORT d[11] (1351:1351:1351) (1593:1593:1593))
        (PORT d[12] (1525:1525:1525) (1800:1800:1800))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2072:2072:2072) (2364:2364:2364))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (PORT d[0] (2356:2356:2356) (2657:2657:2657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1924:1924:1924) (2222:2222:2222))
        (PORT d[1] (1572:1572:1572) (1846:1846:1846))
        (PORT d[2] (799:799:799) (949:949:949))
        (PORT d[3] (2368:2368:2368) (2729:2729:2729))
        (PORT d[4] (3063:3063:3063) (3563:3563:3563))
        (PORT d[5] (3112:3112:3112) (3642:3642:3642))
        (PORT d[6] (1738:1738:1738) (2031:2031:2031))
        (PORT d[7] (2151:2151:2151) (2510:2510:2510))
        (PORT d[8] (1279:1279:1279) (1487:1487:1487))
        (PORT d[9] (3404:3404:3404) (3907:3907:3907))
        (PORT d[10] (1603:1603:1603) (1887:1887:1887))
        (PORT d[11] (2106:2106:2106) (2469:2469:2469))
        (PORT d[12] (2273:2273:2273) (2668:2668:2668))
        (PORT clk (1310:1310:1310) (1339:1339:1339))
        (PORT ena (2187:2187:2187) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1339:1339:1339))
        (PORT d[0] (2187:2187:2187) (2486:2486:2486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a111\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1200:1200:1200) (1421:1421:1421))
        (PORT clk (1381:1381:1381) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1707:1707:1707) (2003:2003:2003))
        (PORT d[1] (2530:2530:2530) (2947:2947:2947))
        (PORT d[2] (1949:1949:1949) (2294:2294:2294))
        (PORT d[3] (1712:1712:1712) (2015:2015:2015))
        (PORT d[4] (2931:2931:2931) (3431:3431:3431))
        (PORT d[5] (3252:3252:3252) (3780:3780:3780))
        (PORT d[6] (3323:3323:3323) (3878:3878:3878))
        (PORT d[7] (2421:2421:2421) (2811:2811:2811))
        (PORT d[8] (2335:2335:2335) (2741:2741:2741))
        (PORT d[9] (1948:1948:1948) (2290:2290:2290))
        (PORT d[10] (2304:2304:2304) (2712:2712:2712))
        (PORT d[11] (2227:2227:2227) (2649:2649:2649))
        (PORT d[12] (2376:2376:2376) (2784:2784:2784))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2957:2957:2957) (3289:3289:3289))
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1408:1408:1408))
        (PORT d[0] (3245:3245:3245) (3579:3579:3579))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2395:2395:2395) (2771:2771:2771))
        (PORT d[1] (1956:1956:1956) (2300:2300:2300))
        (PORT d[2] (1616:1616:1616) (1914:1914:1914))
        (PORT d[3] (2588:2588:2588) (2998:2998:2998))
        (PORT d[4] (3425:3425:3425) (3981:3981:3981))
        (PORT d[5] (3596:3596:3596) (4183:4183:4183))
        (PORT d[6] (1826:1826:1826) (2136:2136:2136))
        (PORT d[7] (2025:2025:2025) (2373:2373:2373))
        (PORT d[8] (2165:2165:2165) (2513:2513:2513))
        (PORT d[9] (3736:3736:3736) (4285:4285:4285))
        (PORT d[10] (2210:2210:2210) (2580:2580:2580))
        (PORT d[11] (2473:2473:2473) (2900:2900:2900))
        (PORT d[12] (2287:2287:2287) (2684:2684:2684))
        (PORT clk (1338:1338:1338) (1367:1367:1367))
        (PORT ena (2186:2186:2186) (2490:2490:2490))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1367:1367:1367))
        (PORT d[0] (2186:2186:2186) (2490:2490:2490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a189\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1220:1220:1220) (1443:1443:1443))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1674:1674:1674) (1953:1953:1953))
        (PORT d[1] (2498:2498:2498) (2908:2908:2908))
        (PORT d[2] (2238:2238:2238) (2612:2612:2612))
        (PORT d[3] (1722:1722:1722) (2024:2024:2024))
        (PORT d[4] (1575:1575:1575) (1843:1843:1843))
        (PORT d[5] (3447:3447:3447) (4004:4004:4004))
        (PORT d[6] (3154:3154:3154) (3687:3687:3687))
        (PORT d[7] (2236:2236:2236) (2602:2602:2602))
        (PORT d[8] (2163:2163:2163) (2549:2549:2549))
        (PORT d[9] (1954:1954:1954) (2298:2298:2298))
        (PORT d[10] (2292:2292:2292) (2705:2705:2705))
        (PORT d[11] (2237:2237:2237) (2660:2660:2660))
        (PORT d[12] (2195:2195:2195) (2582:2582:2582))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2017:2017:2017) (2285:2285:2285))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (PORT d[0] (2313:2313:2313) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2203:2203:2203) (2552:2552:2552))
        (PORT d[1] (1967:1967:1967) (2309:2309:2309))
        (PORT d[2] (1626:1626:1626) (1923:1923:1923))
        (PORT d[3] (2677:2677:2677) (3114:3114:3114))
        (PORT d[4] (3250:3250:3250) (3783:3783:3783))
        (PORT d[5] (3422:3422:3422) (3986:3986:3986))
        (PORT d[6] (1862:1862:1862) (2182:2182:2182))
        (PORT d[7] (2187:2187:2187) (2556:2556:2556))
        (PORT d[8] (2351:2351:2351) (2731:2731:2731))
        (PORT d[9] (3411:3411:3411) (3908:3908:3908))
        (PORT d[10] (2027:2027:2027) (2369:2369:2369))
        (PORT d[11] (2629:2629:2629) (3072:3072:3072))
        (PORT d[12] (2446:2446:2446) (2866:2866:2866))
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (PORT ena (2192:2192:2192) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (PORT d[0] (2192:2192:2192) (2493:2493:2493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1221:1221:1221) (1455:1455:1455))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1671:1671:1671) (1957:1957:1957))
        (PORT d[1] (2355:2355:2355) (2749:2749:2749))
        (PORT d[2] (2076:2076:2076) (2433:2433:2433))
        (PORT d[3] (1492:1492:1492) (1758:1758:1758))
        (PORT d[4] (1557:1557:1557) (1823:1823:1823))
        (PORT d[5] (3605:3605:3605) (4182:4182:4182))
        (PORT d[6] (2996:2996:2996) (3503:3503:3503))
        (PORT d[7] (2230:2230:2230) (2599:2599:2599))
        (PORT d[8] (2142:2142:2142) (2521:2521:2521))
        (PORT d[9] (1980:1980:1980) (2332:2332:2332))
        (PORT d[10] (2306:2306:2306) (2712:2712:2712))
        (PORT d[11] (2013:2013:2013) (2389:2389:2389))
        (PORT d[12] (1992:1992:1992) (2343:2343:2343))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1843:1843:1843) (2095:2095:2095))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1388:1388:1388))
        (PORT d[0] (2127:2127:2127) (2388:2388:2388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1993:1993:1993) (2307:2307:2307))
        (PORT d[1] (1613:1613:1613) (1897:1897:1897))
        (PORT d[2] (2148:2148:2148) (2520:2520:2520))
        (PORT d[3] (2801:2801:2801) (3239:3239:3239))
        (PORT d[4] (3232:3232:3232) (3760:3760:3760))
        (PORT d[5] (3400:3400:3400) (3956:3956:3956))
        (PORT d[6] (2969:2969:2969) (3475:3475:3475))
        (PORT d[7] (2888:2888:2888) (3334:3334:3334))
        (PORT d[8] (1959:1959:1959) (2270:2270:2270))
        (PORT d[9] (3241:3241:3241) (3716:3716:3716))
        (PORT d[10] (1834:1834:1834) (2143:2143:2143))
        (PORT d[11] (2486:2486:2486) (2911:2911:2911))
        (PORT d[12] (2485:2485:2485) (2911:2911:2911))
        (PORT clk (1318:1318:1318) (1347:1347:1347))
        (PORT ena (1987:1987:1987) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1347:1347:1347))
        (PORT d[0] (1987:1987:1987) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1220:1220:1220) (1442:1442:1442))
        (PORT clk (1374:1374:1374) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1666:1666:1666) (1946:1946:1946))
        (PORT d[1] (2511:2511:2511) (2924:2924:2924))
        (PORT d[2] (1947:1947:1947) (2288:2288:2288))
        (PORT d[3] (1722:1722:1722) (2023:2023:2023))
        (PORT d[4] (2969:2969:2969) (3476:3476:3476))
        (PORT d[5] (3441:3441:3441) (3997:3997:3997))
        (PORT d[6] (3167:3167:3167) (3707:3707:3707))
        (PORT d[7] (2389:2389:2389) (2773:2773:2773))
        (PORT d[8] (2313:2313:2313) (2715:2715:2715))
        (PORT d[9] (1980:1980:1980) (2335:2335:2335))
        (PORT d[10] (2277:2277:2277) (2676:2676:2676))
        (PORT d[11] (2238:2238:2238) (2660:2660:2660))
        (PORT d[12] (2186:2186:2186) (2566:2566:2566))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1636:1636:1636) (1865:1865:1865))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1401:1401:1401))
        (PORT d[0] (1919:1919:1919) (2155:2155:2155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2183:2183:2183) (2524:2524:2524))
        (PORT d[1] (1977:1977:1977) (2324:2324:2324))
        (PORT d[2] (1615:1615:1615) (1908:1908:1908))
        (PORT d[3] (2668:2668:2668) (3101:3101:3101))
        (PORT d[4] (3438:3438:3438) (4002:4002:4002))
        (PORT d[5] (3576:3576:3576) (4159:4159:4159))
        (PORT d[6] (1861:1861:1861) (2181:2181:2181))
        (PORT d[7] (2178:2178:2178) (2545:2545:2545))
        (PORT d[8] (2334:2334:2334) (2710:2710:2710))
        (PORT d[9] (3411:3411:3411) (3909:3909:3909))
        (PORT d[10] (2036:2036:2036) (2379:2379:2379))
        (PORT d[11] (2645:2645:2645) (3092:3092:3092))
        (PORT d[12] (2297:2297:2297) (2695:2695:2695))
        (PORT clk (1331:1331:1331) (1360:1360:1360))
        (PORT ena (2202:2202:2202) (2508:2508:2508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1360:1360:1360))
        (PORT d[0] (2202:2202:2202) (2508:2508:2508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1214:1214:1214) (1437:1437:1437))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1673:1673:1673) (1959:1959:1959))
        (PORT d[1] (2519:2519:2519) (2933:2933:2933))
        (PORT d[2] (2118:2118:2118) (2471:2471:2471))
        (PORT d[3] (1725:1725:1725) (2030:2030:2030))
        (PORT d[4] (2958:2958:2958) (3456:3456:3456))
        (PORT d[5] (3441:3441:3441) (4002:4002:4002))
        (PORT d[6] (3317:3317:3317) (3871:3871:3871))
        (PORT d[7] (2413:2413:2413) (2802:2802:2802))
        (PORT d[8] (2327:2327:2327) (2731:2731:2731))
        (PORT d[9] (1985:1985:1985) (2341:2341:2341))
        (PORT d[10] (2790:2790:2790) (3248:3248:3248))
        (PORT d[11] (2382:2382:2382) (2820:2820:2820))
        (PORT d[12] (2368:2368:2368) (2776:2776:2776))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2167:2167:2167) (2462:2462:2462))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT d[0] (2451:2451:2451) (2755:2755:2755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2377:2377:2377) (2748:2748:2748))
        (PORT d[1] (1970:1970:1970) (2317:2317:2317))
        (PORT d[2] (1618:1618:1618) (1914:1914:1914))
        (PORT d[3] (2491:2491:2491) (2895:2895:2895))
        (PORT d[4] (3424:3424:3424) (3980:3980:3980))
        (PORT d[5] (3589:3589:3589) (4176:4176:4176))
        (PORT d[6] (1840:1840:1840) (2152:2152:2152))
        (PORT d[7] (2026:2026:2026) (2374:2374:2374))
        (PORT d[8] (2321:2321:2321) (2696:2696:2696))
        (PORT d[9] (3667:3667:3667) (4191:4191:4191))
        (PORT d[10] (2049:2049:2049) (2400:2400:2400))
        (PORT d[11] (2660:2660:2660) (3111:3111:3111))
        (PORT d[12] (2306:2306:2306) (2708:2708:2708))
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (PORT ena (2154:2154:2154) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (PORT d[0] (2154:2154:2154) (2432:2432:2432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a85\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1013:1013:1013) (1212:1212:1212))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1811:1811:1811) (2102:2102:2102))
        (PORT d[1] (1719:1719:1719) (1997:1997:1997))
        (PORT d[2] (1895:1895:1895) (2207:2207:2207))
        (PORT d[3] (1313:1313:1313) (1543:1543:1543))
        (PORT d[4] (1182:1182:1182) (1400:1400:1400))
        (PORT d[5] (3080:3080:3080) (3590:3590:3590))
        (PORT d[6] (3261:3261:3261) (3815:3815:3815))
        (PORT d[7] (2163:2163:2163) (2496:2496:2496))
        (PORT d[8] (1986:1986:1986) (2350:2350:2350))
        (PORT d[9] (2211:2211:2211) (2563:2563:2563))
        (PORT d[10] (2206:2206:2206) (2577:2577:2577))
        (PORT d[11] (1573:1573:1573) (1875:1875:1875))
        (PORT d[12] (1539:1539:1539) (1820:1820:1820))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1153:1153:1153) (1297:1297:1297))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT d[0] (1437:1437:1437) (1590:1590:1590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1757:1757:1757) (2041:2041:2041))
        (PORT d[1] (1725:1725:1725) (2017:2017:2017))
        (PORT d[2] (797:797:797) (948:948:948))
        (PORT d[3] (2368:2368:2368) (2728:2728:2728))
        (PORT d[4] (3117:3117:3117) (3616:3616:3616))
        (PORT d[5] (3111:3111:3111) (3642:3642:3642))
        (PORT d[6] (1595:1595:1595) (1866:1866:1866))
        (PORT d[7] (1990:1990:1990) (2327:2327:2327))
        (PORT d[8] (1272:1272:1272) (1471:1471:1471))
        (PORT d[9] (3397:3397:3397) (3899:3899:3899))
        (PORT d[10] (1615:1615:1615) (1906:1906:1906))
        (PORT d[11] (2107:2107:2107) (2470:2470:2470))
        (PORT d[12] (2085:2085:2085) (2446:2446:2446))
        (PORT clk (1313:1313:1313) (1342:1342:1342))
        (PORT ena (2180:2180:2180) (2478:2478:2478))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1342:1342:1342))
        (PORT d[0] (2180:2180:2180) (2478:2478:2478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a267\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1005:1005:1005) (1203:1203:1203))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1969:1969:1969) (2282:2282:2282))
        (PORT d[1] (1911:1911:1911) (2213:2213:2213))
        (PORT d[2] (1732:1732:1732) (2037:2037:2037))
        (PORT d[3] (1476:1476:1476) (1727:1727:1727))
        (PORT d[4] (1369:1369:1369) (1605:1605:1605))
        (PORT d[5] (3085:3085:3085) (3596:3596:3596))
        (PORT d[6] (3426:3426:3426) (4000:4000:4000))
        (PORT d[7] (2130:2130:2130) (2458:2458:2458))
        (PORT d[8] (2170:2170:2170) (2562:2562:2562))
        (PORT d[9] (2368:2368:2368) (2735:2735:2735))
        (PORT d[10] (2223:2223:2223) (2597:2597:2597))
        (PORT d[11] (1412:1412:1412) (1688:1688:1688))
        (PORT d[12] (1628:1628:1628) (1936:1936:1936))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2566:2566:2566) (2886:2886:2886))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (PORT d[0] (2849:2849:2849) (3179:3179:3179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2057:2057:2057) (2373:2373:2373))
        (PORT d[1] (1727:1727:1727) (2010:2010:2010))
        (PORT d[2] (791:791:791) (939:939:939))
        (PORT d[3] (2700:2700:2700) (3108:3108:3108))
        (PORT d[4] (3090:3090:3090) (3587:3587:3587))
        (PORT d[5] (3109:3109:3109) (3643:3643:3643))
        (PORT d[6] (1749:1749:1749) (2041:2041:2041))
        (PORT d[7] (1840:1840:1840) (2164:2164:2164))
        (PORT d[8] (1265:1265:1265) (1465:1465:1465))
        (PORT d[9] (3235:3235:3235) (3720:3720:3720))
        (PORT d[10] (1593:1593:1593) (1880:1880:1880))
        (PORT d[11] (2293:2293:2293) (2694:2694:2694))
        (PORT d[12] (2076:2076:2076) (2436:2436:2436))
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (PORT ena (2014:2014:2014) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (PORT d[0] (2014:2014:2014) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a215\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (969:969:969) (1154:1154:1154))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1526:1526:1526) (1757:1757:1757))
        (PORT d[1] (1729:1729:1729) (2016:2016:2016))
        (PORT d[2] (1656:1656:1656) (1940:1940:1940))
        (PORT d[3] (1683:1683:1683) (1940:1940:1940))
        (PORT d[4] (1715:1715:1715) (2023:2023:2023))
        (PORT d[5] (2449:2449:2449) (2847:2847:2847))
        (PORT d[6] (1585:1585:1585) (1820:1820:1820))
        (PORT d[7] (2174:2174:2174) (2543:2543:2543))
        (PORT d[8] (2219:2219:2219) (2602:2602:2602))
        (PORT d[9] (1490:1490:1490) (1724:1724:1724))
        (PORT d[10] (1518:1518:1518) (1771:1771:1771))
        (PORT d[11] (1497:1497:1497) (1722:1722:1722))
        (PORT d[12] (1953:1953:1953) (2293:2293:2293))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1225:1225:1225) (1363:1363:1363))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (PORT d[0] (1509:1509:1509) (1656:1656:1656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1474:1474:1474) (1683:1683:1683))
        (PORT d[1] (869:869:869) (1016:1016:1016))
        (PORT d[2] (1963:1963:1963) (2302:2302:2302))
        (PORT d[3] (1713:1713:1713) (1981:1981:1981))
        (PORT d[4] (1315:1315:1315) (1507:1507:1507))
        (PORT d[5] (774:774:774) (900:900:900))
        (PORT d[6] (1380:1380:1380) (1610:1610:1610))
        (PORT d[7] (1005:1005:1005) (1174:1174:1174))
        (PORT d[8] (808:808:808) (935:935:935))
        (PORT d[9] (923:923:923) (1070:1070:1070))
        (PORT d[10] (948:948:948) (1103:1103:1103))
        (PORT d[11] (826:826:826) (960:960:960))
        (PORT d[12] (797:797:797) (935:935:935))
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (PORT ena (2120:2120:2120) (2400:2400:2400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (PORT d[0] (2120:2120:2120) (2400:2400:2400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a293\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1210:1210:1210) (1443:1443:1443))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1667:1667:1667) (1945:1945:1945))
        (PORT d[1] (2345:2345:2345) (2735:2735:2735))
        (PORT d[2] (2228:2228:2228) (2600:2600:2600))
        (PORT d[3] (1825:1825:1825) (2128:2128:2128))
        (PORT d[4] (1590:1590:1590) (1865:1865:1865))
        (PORT d[5] (3438:3438:3438) (3992:3992:3992))
        (PORT d[6] (3143:3143:3143) (3672:3672:3672))
        (PORT d[7] (2225:2225:2225) (2588:2588:2588))
        (PORT d[8] (2149:2149:2149) (2529:2529:2529))
        (PORT d[9] (1851:1851:1851) (2192:2192:2192))
        (PORT d[10] (2283:2283:2283) (2684:2684:2684))
        (PORT d[11] (2412:2412:2412) (2857:2857:2857))
        (PORT d[12] (1990:1990:1990) (2337:2337:2337))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2637:2637:2637) (2977:2977:2977))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT d[0] (2921:2921:2921) (3270:3270:3270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2186:2186:2186) (2531:2531:2531))
        (PORT d[1] (1619:1619:1619) (1904:1904:1904))
        (PORT d[2] (1793:1793:1793) (2113:2113:2113))
        (PORT d[3] (2773:2773:2773) (3206:3206:3206))
        (PORT d[4] (3250:3250:3250) (3782:3782:3782))
        (PORT d[5] (3421:3421:3421) (3985:3985:3985))
        (PORT d[6] (2001:2001:2001) (2333:2333:2333))
        (PORT d[7] (2912:2912:2912) (3368:3368:3368))
        (PORT d[8] (2338:2338:2338) (2712:2712:2712))
        (PORT d[9] (3563:3563:3563) (4090:4090:4090))
        (PORT d[10] (2026:2026:2026) (2373:2373:2373))
        (PORT d[11] (2487:2487:2487) (2911:2911:2911))
        (PORT d[12] (2468:2468:2468) (2890:2890:2890))
        (PORT clk (1324:1324:1324) (1353:1353:1353))
        (PORT ena (1993:1993:1993) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1353:1353:1353))
        (PORT d[0] (1993:1993:1993) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a241\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1189:1189:1189) (1412:1412:1412))
        (PORT clk (1343:1343:1343) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1625:1625:1625) (1889:1889:1889))
        (PORT d[1] (1911:1911:1911) (2216:2216:2216))
        (PORT d[2] (1531:1531:1531) (1789:1789:1789))
        (PORT d[3] (1271:1271:1271) (1490:1490:1490))
        (PORT d[4] (1321:1321:1321) (1544:1544:1544))
        (PORT d[5] (3074:3074:3074) (3586:3586:3586))
        (PORT d[6] (3227:3227:3227) (3771:3771:3771))
        (PORT d[7] (1997:1997:1997) (2308:2308:2308))
        (PORT d[8] (1963:1963:1963) (2323:2323:2323))
        (PORT d[9] (1884:1884:1884) (2191:2191:2191))
        (PORT d[10] (2045:2045:2045) (2399:2399:2399))
        (PORT d[11] (1343:1343:1343) (1583:1583:1583))
        (PORT d[12] (1629:1629:1629) (1939:1939:1939))
        (PORT clk (1341:1341:1341) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1619:1619:1619) (1796:1796:1796))
        (PORT clk (1341:1341:1341) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (PORT d[0] (1753:1753:1753) (1926:1926:1926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1726:1726:1726) (2005:2005:2005))
        (PORT d[1] (1563:1563:1563) (1836:1836:1836))
        (PORT d[2] (995:995:995) (1179:1179:1179))
        (PORT d[3] (2357:2357:2357) (2718:2718:2718))
        (PORT d[4] (3025:3025:3025) (3522:3522:3522))
        (PORT d[5] (2475:2475:2475) (2903:2903:2903))
        (PORT d[6] (1759:1759:1759) (2054:2054:2054))
        (PORT d[7] (2175:2175:2175) (2539:2539:2539))
        (PORT d[8] (1287:1287:1287) (1490:1490:1490))
        (PORT d[9] (3577:3577:3577) (4104:4104:4104))
        (PORT d[10] (1793:1793:1793) (2110:2110:2110))
        (PORT d[11] (2120:2120:2120) (2491:2491:2491))
        (PORT d[12] (2268:2268:2268) (2658:2658:2658))
        (PORT clk (1300:1300:1300) (1329:1329:1329))
        (PORT ena (2344:2344:2344) (2660:2660:2660))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1329:1329:1329))
        (PORT d[0] (2344:2344:2344) (2660:2660:2660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a397\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1001:1001:1001) (1195:1195:1195))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1811:1811:1811) (2103:2103:2103))
        (PORT d[1] (1911:1911:1911) (2213:2213:2213))
        (PORT d[2] (1893:1893:1893) (2210:2210:2210))
        (PORT d[3] (1314:1314:1314) (1544:1544:1544))
        (PORT d[4] (1370:1370:1370) (1606:1606:1606))
        (PORT d[5] (3072:3072:3072) (3583:3583:3583))
        (PORT d[6] (3940:3940:3940) (4520:4520:4520))
        (PORT d[7] (2169:2169:2169) (2503:2503:2503))
        (PORT d[8] (2155:2155:2155) (2545:2545:2545))
        (PORT d[9] (2160:2160:2160) (2501:2501:2501))
        (PORT d[10] (2309:2309:2309) (2692:2692:2692))
        (PORT d[11] (1373:1373:1373) (1620:1620:1620))
        (PORT d[12] (1646:1646:1646) (1958:1958:1958))
        (PORT clk (1358:1358:1358) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1560:1560:1560) (1758:1758:1758))
        (PORT clk (1358:1358:1358) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (PORT d[0] (1844:1844:1844) (2051:2051:2051))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1925:1925:1925) (2231:2231:2231))
        (PORT d[1] (1749:1749:1749) (2048:2048:2048))
        (PORT d[2] (769:769:769) (912:912:912))
        (PORT d[3] (2687:2687:2687) (3084:3084:3084))
        (PORT d[4] (3105:3105:3105) (3600:3600:3600))
        (PORT d[5] (1100:1100:1100) (1261:1261:1261))
        (PORT d[6] (1726:1726:1726) (2012:2012:2012))
        (PORT d[7] (2004:2004:2004) (2347:2347:2347))
        (PORT d[8] (1193:1193:1193) (1363:1363:1363))
        (PORT d[9] (3384:3384:3384) (3885:3885:3885))
        (PORT d[10] (1798:1798:1798) (2109:2109:2109))
        (PORT d[11] (2272:2272:2272) (2669:2669:2669))
        (PORT d[12] (2084:2084:2084) (2445:2445:2445))
        (PORT clk (1317:1317:1317) (1345:1345:1345))
        (PORT ena (2167:2167:2167) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1345:1345:1345))
        (PORT d[0] (2167:2167:2167) (2463:2463:2463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a345\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (808:808:808) (977:977:977))
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1695:1695:1695) (1948:1948:1948))
        (PORT d[1] (1655:1655:1655) (1909:1909:1909))
        (PORT d[2] (1662:1662:1662) (1946:1946:1946))
        (PORT d[3] (1852:1852:1852) (2130:2130:2130))
        (PORT d[4] (1526:1526:1526) (1800:1800:1800))
        (PORT d[5] (2462:2462:2462) (2868:2868:2868))
        (PORT d[6] (1605:1605:1605) (1845:1845:1845))
        (PORT d[7] (1978:1978:1978) (2313:2313:2313))
        (PORT d[8] (2214:2214:2214) (2591:2591:2591))
        (PORT d[9] (1660:1660:1660) (1916:1916:1916))
        (PORT d[10] (1501:1501:1501) (1747:1747:1747))
        (PORT d[11] (1505:1505:1505) (1732:1732:1732))
        (PORT d[12] (1616:1616:1616) (1913:1913:1913))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1860:1860:1860) (2101:2101:2101))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (PORT d[0] (2144:2144:2144) (2394:2394:2394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1349:1349:1349) (1550:1550:1550))
        (PORT d[1] (890:890:890) (1040:1040:1040))
        (PORT d[2] (1793:1793:1793) (2113:2113:2113))
        (PORT d[3] (1721:1721:1721) (1989:1989:1989))
        (PORT d[4] (1294:1294:1294) (1481:1481:1481))
        (PORT d[5] (946:946:946) (1096:1096:1096))
        (PORT d[6] (1551:1551:1551) (1803:1803:1803))
        (PORT d[7] (841:841:841) (985:985:985))
        (PORT d[8] (818:818:818) (946:946:946))
        (PORT d[9] (928:928:928) (1078:1078:1078))
        (PORT d[10] (1092:1092:1092) (1263:1263:1263))
        (PORT d[11] (989:989:989) (1140:1140:1140))
        (PORT d[12] (793:793:793) (925:925:925))
        (PORT clk (1343:1343:1343) (1372:1372:1372))
        (PORT ena (1947:1947:1947) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1372:1372:1372))
        (PORT d[0] (1947:1947:1947) (2202:2202:2202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a371\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (820:820:820) (993:993:993))
        (PORT clk (1384:1384:1384) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1528:1528:1528) (1758:1758:1758))
        (PORT d[1] (1643:1643:1643) (1892:1892:1892))
        (PORT d[2] (1662:1662:1662) (1945:1945:1945))
        (PORT d[3] (1828:1828:1828) (2100:2100:2100))
        (PORT d[4] (1537:1537:1537) (1817:1817:1817))
        (PORT d[5] (2607:2607:2607) (3024:3024:3024))
        (PORT d[6] (1592:1592:1592) (1826:1826:1826))
        (PORT d[7] (2145:2145:2145) (2503:2503:2503))
        (PORT d[8] (2226:2226:2226) (2609:2609:2609))
        (PORT d[9] (1503:1503:1503) (1739:1739:1739))
        (PORT d[10] (1519:1519:1519) (1772:1772:1772))
        (PORT d[11] (1491:1491:1491) (1711:1711:1711))
        (PORT d[12] (1614:1614:1614) (1907:1907:1907))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1615:1615:1615) (1784:1784:1784))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1411:1411:1411))
        (PORT d[0] (2216:2216:2216) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1483:1483:1483) (1693:1693:1693))
        (PORT d[1] (1022:1022:1022) (1182:1182:1182))
        (PORT d[2] (1793:1793:1793) (2114:2114:2114))
        (PORT d[3] (1720:1720:1720) (1988:1988:1988))
        (PORT d[4] (1309:1309:1309) (1490:1490:1490))
        (PORT d[5] (909:909:909) (1055:1055:1055))
        (PORT d[6] (799:799:799) (925:925:925))
        (PORT d[7] (832:832:832) (975:975:975))
        (PORT d[8] (830:830:830) (965:965:965))
        (PORT d[9] (759:759:759) (880:880:880))
        (PORT d[10] (938:938:938) (1091:1091:1091))
        (PORT d[11] (836:836:836) (973:973:973))
        (PORT d[12] (792:792:792) (924:924:924))
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (PORT ena (2121:2121:2121) (2400:2400:2400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1370:1370:1370))
        (PORT d[0] (2121:2121:2121) (2400:2400:2400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a319\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1353:1353:1353) (1583:1583:1583))
        (PORT clk (1339:1339:1339) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1275:1275:1275) (1492:1492:1492))
        (PORT d[1] (1696:1696:1696) (1985:1985:1985))
        (PORT d[2] (1301:1301:1301) (1538:1538:1538))
        (PORT d[3] (1819:1819:1819) (2116:2116:2116))
        (PORT d[4] (1474:1474:1474) (1713:1713:1713))
        (PORT d[5] (2876:2876:2876) (3349:3349:3349))
        (PORT d[6] (2475:2475:2475) (2903:2903:2903))
        (PORT d[7] (1591:1591:1591) (1862:1862:1862))
        (PORT d[8] (1709:1709:1709) (2032:2032:2032))
        (PORT d[9] (1827:1827:1827) (2124:2124:2124))
        (PORT d[10] (1874:1874:1874) (2204:2204:2204))
        (PORT d[11] (1189:1189:1189) (1420:1420:1420))
        (PORT d[12] (1318:1318:1318) (1568:1568:1568))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1970:1970:1970) (2241:2241:2241))
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1364:1364:1364))
        (PORT d[0] (2098:2098:2098) (2358:2358:2358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1956:1956:1956) (2271:2271:2271))
        (PORT d[1] (1985:1985:1985) (2307:2307:2307))
        (PORT d[2] (1196:1196:1196) (1412:1412:1412))
        (PORT d[3] (2085:2085:2085) (2415:2415:2415))
        (PORT d[4] (2850:2850:2850) (3320:3320:3320))
        (PORT d[5] (2683:2683:2683) (3136:3136:3136))
        (PORT d[6] (1971:1971:1971) (2301:2301:2301))
        (PORT d[7] (2132:2132:2132) (2460:2460:2460))
        (PORT d[8] (1425:1425:1425) (1654:1654:1654))
        (PORT d[9] (2441:2441:2441) (2809:2809:2809))
        (PORT d[10] (1820:1820:1820) (2122:2122:2122))
        (PORT d[11] (1896:1896:1896) (2220:2220:2220))
        (PORT d[12] (1962:1962:1962) (2263:2263:2263))
        (PORT clk (1296:1296:1296) (1323:1323:1323))
        (PORT ena (2179:2179:2179) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1323:1323:1323))
        (PORT d[0] (2179:2179:2179) (2475:2475:2475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a110\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1358:1358:1358) (1593:1593:1593))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1266:1266:1266) (1484:1484:1484))
        (PORT d[1] (1300:1300:1300) (1537:1537:1537))
        (PORT d[2] (1484:1484:1484) (1747:1747:1747))
        (PORT d[3] (1696:1696:1696) (1991:1991:1991))
        (PORT d[4] (1321:1321:1321) (1550:1550:1550))
        (PORT d[5] (3091:3091:3091) (3611:3611:3611))
        (PORT d[6] (2647:2647:2647) (3100:3100:3100))
        (PORT d[7] (1747:1747:1747) (2033:2033:2033))
        (PORT d[8] (1714:1714:1714) (2046:2046:2046))
        (PORT d[9] (1868:1868:1868) (2175:2175:2175))
        (PORT d[10] (2065:2065:2065) (2422:2422:2422))
        (PORT d[11] (1366:1366:1366) (1620:1620:1620))
        (PORT d[12] (1490:1490:1490) (1762:1762:1762))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1744:1744:1744) (1927:1927:1927))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT d[0] (2028:2028:2028) (2220:2220:2220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1976:1976:1976) (2294:2294:2294))
        (PORT d[1] (1549:1549:1549) (1807:1807:1807))
        (PORT d[2] (1220:1220:1220) (1443:1443:1443))
        (PORT d[3] (2273:2273:2273) (2632:2632:2632))
        (PORT d[4] (2870:2870:2870) (3343:3343:3343))
        (PORT d[5] (2831:2831:2831) (3303:3303:3303))
        (PORT d[6] (1991:1991:1991) (2322:2322:2322))
        (PORT d[7] (2407:2407:2407) (2765:2765:2765))
        (PORT d[8] (1395:1395:1395) (1606:1606:1606))
        (PORT d[9] (2606:2606:2606) (3002:3002:3002))
        (PORT d[10] (1996:1996:1996) (2322:2322:2322))
        (PORT d[11] (1869:1869:1869) (2194:2194:2194))
        (PORT d[12] (1981:1981:1981) (2285:2285:2285))
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (PORT ena (2176:2176:2176) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (PORT d[0] (2176:2176:2176) (2473:2473:2473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a188\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1154:1154:1154) (1356:1356:1356))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1554:1554:1554) (1796:1796:1796))
        (PORT d[1] (1310:1310:1310) (1543:1543:1543))
        (PORT d[2] (1591:1591:1591) (1854:1854:1854))
        (PORT d[3] (1691:1691:1691) (1958:1958:1958))
        (PORT d[4] (1576:1576:1576) (1838:1838:1838))
        (PORT d[5] (2852:2852:2852) (3311:3311:3311))
        (PORT d[6] (1808:1808:1808) (2065:2065:2065))
        (PORT d[7] (1586:1586:1586) (1846:1846:1846))
        (PORT d[8] (1444:1444:1444) (1707:1707:1707))
        (PORT d[9] (1589:1589:1589) (1830:1830:1830))
        (PORT d[10] (1713:1713:1713) (1998:1998:1998))
        (PORT d[11] (1369:1369:1369) (1624:1624:1624))
        (PORT d[12] (1029:1029:1029) (1229:1229:1229))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1528:1528:1528) (1686:1686:1686))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (PORT d[0] (1812:1812:1812) (1979:1979:1979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2054:2054:2054) (2397:2397:2397))
        (PORT d[1] (1949:1949:1949) (2287:2287:2287))
        (PORT d[2] (1768:1768:1768) (2080:2080:2080))
        (PORT d[3] (2023:2023:2023) (2344:2344:2344))
        (PORT d[4] (3043:3043:3043) (3546:3546:3546))
        (PORT d[5] (1905:1905:1905) (2193:2193:2193))
        (PORT d[6] (2118:2118:2118) (2443:2443:2443))
        (PORT d[7] (2114:2114:2114) (2420:2420:2420))
        (PORT d[8] (1701:1701:1701) (1980:1980:1980))
        (PORT d[9] (2574:2574:2574) (2947:2947:2947))
        (PORT d[10] (1714:1714:1714) (1976:1976:1976))
        (PORT d[11] (1799:1799:1799) (2101:2101:2101))
        (PORT d[12] (1812:1812:1812) (2075:2075:2075))
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (PORT ena (1766:1766:1766) (1988:1988:1988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (PORT d[0] (1766:1766:1766) (1988:1988:1988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1146:1146:1146) (1347:1347:1347))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1269:1269:1269) (1486:1486:1486))
        (PORT d[1] (1697:1697:1697) (1986:1986:1986))
        (PORT d[2] (1462:1462:1462) (1721:1721:1721))
        (PORT d[3] (1690:1690:1690) (1984:1984:1984))
        (PORT d[4] (1645:1645:1645) (1909:1909:1909))
        (PORT d[5] (3245:3245:3245) (3782:3782:3782))
        (PORT d[6] (2486:2486:2486) (2917:2917:2917))
        (PORT d[7] (1741:1741:1741) (2026:2026:2026))
        (PORT d[8] (1710:1710:1710) (2039:2039:2039))
        (PORT d[9] (1848:1848:1848) (2145:2145:2145))
        (PORT d[10] (2223:2223:2223) (2601:2601:2601))
        (PORT d[11] (1195:1195:1195) (1427:1427:1427))
        (PORT d[12] (1473:1473:1473) (1741:1741:1741))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1795:1795:1795) (2042:2042:2042))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (PORT d[0] (2079:2079:2079) (2335:2335:2335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1969:1969:1969) (2286:2286:2286))
        (PORT d[1] (1390:1390:1390) (1625:1625:1625))
        (PORT d[2] (1007:1007:1007) (1192:1192:1192))
        (PORT d[3] (2261:2261:2261) (2619:2619:2619))
        (PORT d[4] (2874:2874:2874) (3351:3351:3351))
        (PORT d[5] (2534:2534:2534) (2974:2974:2974))
        (PORT d[6] (1996:1996:1996) (2333:2333:2333))
        (PORT d[7] (2401:2401:2401) (2756:2756:2756))
        (PORT d[8] (1535:1535:1535) (1769:1769:1769))
        (PORT d[9] (2592:2592:2592) (2985:2985:2985))
        (PORT d[10] (1990:1990:1990) (2316:2316:2316))
        (PORT d[11] (1862:1862:1862) (2182:2182:2182))
        (PORT d[12] (1524:1524:1524) (1757:1757:1757))
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (PORT ena (2179:2179:2179) (2475:2475:2475))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (PORT d[0] (2179:2179:2179) (2475:2475:2475))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1179:1179:1179) (1388:1388:1388))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1627:1627:1627) (1896:1896:1896))
        (PORT d[1] (1342:1342:1342) (1588:1588:1588))
        (PORT d[2] (1613:1613:1613) (1873:1873:1873))
        (PORT d[3] (1871:1871:1871) (2194:2194:2194))
        (PORT d[4] (1459:1459:1459) (1695:1695:1695))
        (PORT d[5] (2946:2946:2946) (3425:3425:3425))
        (PORT d[6] (2279:2279:2279) (2680:2680:2680))
        (PORT d[7] (1575:1575:1575) (1838:1838:1838))
        (PORT d[8] (1338:1338:1338) (1608:1608:1608))
        (PORT d[9] (1973:1973:1973) (2298:2298:2298))
        (PORT d[10] (2217:2217:2217) (2590:2590:2590))
        (PORT d[11] (1356:1356:1356) (1608:1608:1608))
        (PORT d[12] (1455:1455:1455) (1711:1711:1711))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1382:1382:1382) (1550:1550:1550))
        (PORT clk (1361:1361:1361) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (PORT d[0] (1666:1666:1666) (1843:1843:1843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1951:1951:1951) (2252:2252:2252))
        (PORT d[1] (1955:1955:1955) (2267:2267:2267))
        (PORT d[2] (1228:1228:1228) (1455:1455:1455))
        (PORT d[3] (2057:2057:2057) (2376:2376:2376))
        (PORT d[4] (3180:3180:3180) (3696:3696:3696))
        (PORT d[5] (2892:2892:2892) (3393:3393:3393))
        (PORT d[6] (1805:1805:1805) (2098:2098:2098))
        (PORT d[7] (2331:2331:2331) (2695:2695:2695))
        (PORT d[8] (1733:1733:1733) (2007:2007:2007))
        (PORT d[9] (2675:2675:2675) (3072:3072:3072))
        (PORT d[10] (1831:1831:1831) (2133:2133:2133))
        (PORT d[11] (2003:2003:2003) (2352:2352:2352))
        (PORT d[12] (1913:1913:1913) (2206:2206:2206))
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (PORT ena (1942:1942:1942) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (PORT d[0] (1942:1942:1942) (2209:2209:2209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1187:1187:1187) (1400:1400:1400))
        (PORT clk (1360:1360:1360) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1456:1456:1456) (1698:1698:1698))
        (PORT d[1] (1507:1507:1507) (1776:1776:1776))
        (PORT d[2] (1488:1488:1488) (1740:1740:1740))
        (PORT d[3] (1695:1695:1695) (1990:1990:1990))
        (PORT d[4] (1446:1446:1446) (1679:1679:1679))
        (PORT d[5] (2952:2952:2952) (3432:3432:3432))
        (PORT d[6] (2371:2371:2371) (2784:2784:2784))
        (PORT d[7] (1571:1571:1571) (1836:1836:1836))
        (PORT d[8] (1343:1343:1343) (1618:1618:1618))
        (PORT d[9] (1806:1806:1806) (2108:2108:2108))
        (PORT d[10] (2057:2057:2057) (2410:2410:2410))
        (PORT d[11] (1194:1194:1194) (1425:1425:1425))
        (PORT d[12] (1302:1302:1302) (1549:1549:1549))
        (PORT clk (1358:1358:1358) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2007:2007:2007) (2272:2272:2272))
        (PORT clk (1358:1358:1358) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (PORT d[0] (2291:2291:2291) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1935:1935:1935) (2241:2241:2241))
        (PORT d[1] (1953:1953:1953) (2267:2267:2267))
        (PORT d[2] (1198:1198:1198) (1405:1405:1405))
        (PORT d[3] (2045:2045:2045) (2363:2363:2363))
        (PORT d[4] (2883:2883:2883) (3361:3361:3361))
        (PORT d[5] (2697:2697:2697) (3161:3161:3161))
        (PORT d[6] (1649:1649:1649) (1934:1934:1934))
        (PORT d[7] (2393:2393:2393) (2761:2761:2761))
        (PORT d[8] (1708:1708:1708) (1976:1976:1976))
        (PORT d[9] (2806:2806:2806) (3221:3221:3221))
        (PORT d[10] (1835:1835:1835) (2134:2134:2134))
        (PORT d[11] (1990:1990:1990) (2337:2337:2337))
        (PORT d[12] (1888:1888:1888) (2171:2171:2171))
        (PORT clk (1317:1317:1317) (1345:1345:1345))
        (PORT ena (1977:1977:1977) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1345:1345:1345))
        (PORT d[0] (1977:1977:1977) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a84\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1178:1178:1178) (1388:1388:1388))
        (PORT clk (1306:1306:1306) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1269:1269:1269) (1486:1486:1486))
        (PORT d[1] (1493:1493:1493) (1758:1758:1758))
        (PORT d[2] (1493:1493:1493) (1748:1748:1748))
        (PORT d[3] (1665:1665:1665) (1951:1951:1951))
        (PORT d[4] (1171:1171:1171) (1388:1388:1388))
        (PORT d[5] (3069:3069:3069) (3586:3586:3586))
        (PORT d[6] (2658:2658:2658) (3113:3113:3113))
        (PORT d[7] (1954:1954:1954) (2253:2253:2253))
        (PORT d[8] (1890:1890:1890) (2242:2242:2242))
        (PORT d[9] (2248:2248:2248) (2602:2602:2602))
        (PORT d[10] (2055:2055:2055) (2412:2412:2412))
        (PORT d[11] (1370:1370:1370) (1621:1621:1621))
        (PORT d[12] (1420:1420:1420) (1693:1693:1693))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1834:1834:1834) (2069:2069:2069))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (PORT d[0] (2126:2126:2126) (2380:2380:2380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2099:2099:2099) (2427:2427:2427))
        (PORT d[1] (1583:1583:1583) (1849:1849:1849))
        (PORT d[2] (1028:1028:1028) (1222:1222:1222))
        (PORT d[3] (2444:2444:2444) (2825:2825:2825))
        (PORT d[4] (3059:3059:3059) (3559:3559:3559))
        (PORT d[5] (2843:2843:2843) (3322:3322:3322))
        (PORT d[6] (2172:2172:2172) (2528:2528:2528))
        (PORT d[7] (2505:2505:2505) (2907:2907:2907))
        (PORT d[8] (1563:1563:1563) (1799:1799:1799))
        (PORT d[9] (2768:2768:2768) (3185:3185:3185))
        (PORT d[10] (1463:1463:1463) (1722:1722:1722))
        (PORT d[11] (2078:2078:2078) (2438:2438:2438))
        (PORT d[12] (2139:2139:2139) (2457:2457:2457))
        (PORT clk (1263:1263:1263) (1290:1290:1290))
        (PORT ena (2352:2352:2352) (2668:2668:2668))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1290:1290:1290))
        (PORT d[0] (2352:2352:2352) (2668:2668:2668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a370\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1153:1153:1153) (1357:1357:1357))
        (PORT clk (1299:1299:1299) (1323:1323:1323))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1276:1276:1276) (1494:1494:1494))
        (PORT d[1] (1645:1645:1645) (1925:1925:1925))
        (PORT d[2] (1491:1491:1491) (1740:1740:1740))
        (PORT d[3] (1607:1607:1607) (1870:1870:1870))
        (PORT d[4] (1154:1154:1154) (1367:1367:1367))
        (PORT d[5] (3039:3039:3039) (3532:3532:3532))
        (PORT d[6] (2834:2834:2834) (3317:3317:3317))
        (PORT d[7] (2127:2127:2127) (2448:2448:2448))
        (PORT d[8] (1576:1576:1576) (1874:1874:1874))
        (PORT d[9] (2042:2042:2042) (2369:2369:2369))
        (PORT d[10] (1868:1868:1868) (2195:2195:2195))
        (PORT d[11] (1502:1502:1502) (1762:1762:1762))
        (PORT d[12] (1434:1434:1434) (1710:1710:1710))
        (PORT clk (1297:1297:1297) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1383:1383:1383) (1551:1551:1551))
        (PORT clk (1297:1297:1297) (1321:1321:1321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1323:1323:1323))
        (PORT d[0] (1666:1666:1666) (1840:1840:1840))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2092:2092:2092) (2419:2419:2419))
        (PORT d[1] (1733:1733:1733) (2013:2013:2013))
        (PORT d[2] (1028:1028:1028) (1221:1221:1221))
        (PORT d[3] (2455:2455:2455) (2837:2837:2837))
        (PORT d[4] (3054:3054:3054) (3551:3551:3551))
        (PORT d[5] (2773:2773:2773) (3223:3223:3223))
        (PORT d[6] (2165:2165:2165) (2516:2516:2516))
        (PORT d[7] (2512:2512:2512) (2919:2919:2919))
        (PORT d[8] (1564:1564:1564) (1800:1800:1800))
        (PORT d[9] (2786:2786:2786) (3209:3209:3209))
        (PORT d[10] (1571:1571:1571) (1843:1843:1843))
        (PORT d[11] (2091:2091:2091) (2455:2455:2455))
        (PORT d[12] (2158:2158:2158) (2481:2481:2481))
        (PORT clk (1256:1256:1256) (1282:1282:1282))
        (PORT ena (2353:2353:2353) (2669:2669:2669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1256:1256:1256) (1282:1282:1282))
        (PORT d[0] (2353:2353:2353) (2669:2669:2669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a266\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1257:1257:1257) (1283:1283:1283))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1174:1174:1174) (1381:1381:1381))
        (PORT clk (1314:1314:1314) (1339:1339:1339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1399:1399:1399) (1616:1616:1616))
        (PORT d[1] (1487:1487:1487) (1751:1751:1751))
        (PORT d[2] (1490:1490:1490) (1752:1752:1752))
        (PORT d[3] (1658:1658:1658) (1940:1940:1940))
        (PORT d[4] (1653:1653:1653) (1914:1914:1914))
        (PORT d[5] (2887:2887:2887) (3366:3366:3366))
        (PORT d[6] (2647:2647:2647) (3099:3099:3099))
        (PORT d[7] (1954:1954:1954) (2254:2254:2254))
        (PORT d[8] (1899:1899:1899) (2255:2255:2255))
        (PORT d[9] (2211:2211:2211) (2559:2559:2559))
        (PORT d[10] (2045:2045:2045) (2394:2394:2394))
        (PORT d[11] (1370:1370:1370) (1621:1621:1621))
        (PORT d[12] (1427:1427:1427) (1697:1697:1697))
        (PORT clk (1312:1312:1312) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2757:2757:2757) (3109:3109:3109))
        (PORT clk (1312:1312:1312) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1339:1339:1339))
        (PORT d[0] (3041:3041:3041) (3402:3402:3402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2110:2110:2110) (2442:2442:2442))
        (PORT d[1] (1587:1587:1587) (1845:1845:1845))
        (PORT d[2] (1212:1212:1212) (1434:1434:1434))
        (PORT d[3] (2271:2271:2271) (2628:2628:2628))
        (PORT d[4] (3036:3036:3036) (3529:3529:3529))
        (PORT d[5] (2842:2842:2842) (3317:3317:3317))
        (PORT d[6] (2148:2148:2148) (2497:2497:2497))
        (PORT d[7] (2659:2659:2659) (3076:3076:3076))
        (PORT d[8] (1564:1564:1564) (1803:1803:1803))
        (PORT d[9] (2616:2616:2616) (3013:3013:3013))
        (PORT d[10] (1589:1589:1589) (1862:1862:1862))
        (PORT d[11] (2072:2072:2072) (2432:2432:2432))
        (PORT d[12] (2141:2141:2141) (2462:2462:2462))
        (PORT clk (1271:1271:1271) (1298:1298:1298))
        (PORT ena (2132:2132:2132) (2406:2406:2406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1271:1271:1271) (1298:1298:1298))
        (PORT d[0] (2132:2132:2132) (2406:2406:2406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a214\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1272:1272:1272) (1299:1299:1299))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (955:955:955) (1123:1123:1123))
        (PORT clk (1318:1318:1318) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (997:997:997) (1160:1160:1160))
        (PORT d[1] (1475:1475:1475) (1734:1734:1734))
        (PORT d[2] (1667:1667:1667) (1961:1961:1961))
        (PORT d[3] (1153:1153:1153) (1341:1341:1341))
        (PORT d[4] (1164:1164:1164) (1387:1387:1387))
        (PORT d[5] (2847:2847:2847) (3313:3313:3313))
        (PORT d[6] (1109:1109:1109) (1278:1278:1278))
        (PORT d[7] (1735:1735:1735) (2018:2018:2018))
        (PORT d[8] (1795:1795:1795) (2112:2112:2112))
        (PORT d[9] (1249:1249:1249) (1442:1442:1442))
        (PORT d[10] (1137:1137:1137) (1332:1332:1332))
        (PORT d[11] (1133:1133:1133) (1306:1306:1306))
        (PORT d[12] (1577:1577:1577) (1859:1859:1859))
        (PORT clk (1316:1316:1316) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1158:1158:1158) (1290:1290:1290))
        (PORT clk (1316:1316:1316) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1342:1342:1342))
        (PORT d[0] (1442:1442:1442) (1583:1583:1583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1376:1376:1376) (1582:1582:1582))
        (PORT d[1] (1237:1237:1237) (1427:1427:1427))
        (PORT d[2] (1564:1564:1564) (1841:1841:1841))
        (PORT d[3] (1661:1661:1661) (1908:1908:1908))
        (PORT d[4] (3035:3035:3035) (3531:3531:3531))
        (PORT d[5] (1354:1354:1354) (1570:1570:1570))
        (PORT d[6] (1548:1548:1548) (1792:1792:1792))
        (PORT d[7] (1207:1207:1207) (1406:1406:1406))
        (PORT d[8] (1151:1151:1151) (1318:1318:1318))
        (PORT d[9] (1515:1515:1515) (1757:1757:1757))
        (PORT d[10] (1192:1192:1192) (1392:1392:1392))
        (PORT d[11] (1914:1914:1914) (2229:2229:2229))
        (PORT d[12] (1327:1327:1327) (1546:1546:1546))
        (PORT clk (1275:1275:1275) (1301:1301:1301))
        (PORT ena (1720:1720:1720) (1939:1939:1939))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1301:1301:1301))
        (PORT d[0] (1720:1720:1720) (1939:1939:1939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a292\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1276:1276:1276) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1347:1347:1347) (1578:1578:1578))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1447:1447:1447) (1690:1690:1690))
        (PORT d[1] (1525:1525:1525) (1795:1795:1795))
        (PORT d[2] (1337:1337:1337) (1574:1574:1574))
        (PORT d[3] (1684:1684:1684) (1981:1981:1981))
        (PORT d[4] (1596:1596:1596) (1847:1847:1847))
        (PORT d[5] (3265:3265:3265) (3806:3806:3806))
        (PORT d[6] (2524:2524:2524) (2952:2952:2952))
        (PORT d[7] (1570:1570:1570) (1833:1833:1833))
        (PORT d[8] (1520:1520:1520) (1818:1818:1818))
        (PORT d[9] (1795:1795:1795) (2098:2098:2098))
        (PORT d[10] (2374:2374:2374) (2763:2763:2763))
        (PORT d[11] (1220:1220:1220) (1447:1447:1447))
        (PORT d[12] (1296:1296:1296) (1539:1539:1539))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2063:2063:2063) (2284:2284:2284))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (PORT d[0] (2347:2347:2347) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1816:1816:1816) (2105:2105:2105))
        (PORT d[1] (1956:1956:1956) (2269:2269:2269))
        (PORT d[2] (1191:1191:1191) (1410:1410:1410))
        (PORT d[3] (2086:2086:2086) (2419:2419:2419))
        (PORT d[4] (2849:2849:2849) (3319:3319:3319))
        (PORT d[5] (2675:2675:2675) (3136:3136:3136))
        (PORT d[6] (1811:1811:1811) (2119:2119:2119))
        (PORT d[7] (2129:2129:2129) (2458:2458:2458))
        (PORT d[8] (1696:1696:1696) (1943:1943:1943))
        (PORT d[9] (2498:2498:2498) (2872:2872:2872))
        (PORT d[10] (2000:2000:2000) (2319:2319:2319))
        (PORT d[11] (1889:1889:1889) (2213:2213:2213))
        (PORT d[12] (1788:1788:1788) (2063:2063:2063))
        (PORT clk (1306:1306:1306) (1334:1334:1334))
        (PORT ena (2001:2001:2001) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1334:1334:1334))
        (PORT d[0] (2001:2001:2001) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a240\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1174:1174:1174) (1381:1381:1381))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1211:1211:1211) (1419:1419:1419))
        (PORT d[1] (1475:1475:1475) (1737:1737:1737))
        (PORT d[2] (1490:1490:1490) (1752:1752:1752))
        (PORT d[3] (1696:1696:1696) (1992:1992:1992))
        (PORT d[4] (1653:1653:1653) (1915:1915:1915))
        (PORT d[5] (3077:3077:3077) (3590:3590:3590))
        (PORT d[6] (2665:2665:2665) (3126:3126:3126))
        (PORT d[7] (1761:1761:1761) (2051:2051:2051))
        (PORT d[8] (1882:1882:1882) (2234:2234:2234))
        (PORT d[9] (1858:1858:1858) (2158:2158:2158))
        (PORT d[10] (2052:2052:2052) (2402:2402:2402))
        (PORT d[11] (1530:1530:1530) (1794:1794:1794))
        (PORT d[12] (1494:1494:1494) (1769:1769:1769))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1294:1294:1294) (1432:1432:1432))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT d[0] (1578:1578:1578) (1725:1725:1725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1977:1977:1977) (2295:2295:2295))
        (PORT d[1] (1574:1574:1574) (1839:1839:1839))
        (PORT d[2] (1218:1218:1218) (1440:1440:1440))
        (PORT d[3] (2271:2271:2271) (2627:2627:2627))
        (PORT d[4] (2831:2831:2831) (3297:3297:3297))
        (PORT d[5] (2838:2838:2838) (3311:3311:3311))
        (PORT d[6] (1991:1991:1991) (2323:2323:2323))
        (PORT d[7] (2393:2393:2393) (2758:2758:2758))
        (PORT d[8] (1540:1540:1540) (1772:1772:1772))
        (PORT d[9] (2615:2615:2615) (3012:3012:3012))
        (PORT d[10] (1603:1603:1603) (1882:1882:1882))
        (PORT d[11] (2062:2062:2062) (2420:2420:2420))
        (PORT d[12] (1969:1969:1969) (2267:2267:2267))
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (PORT ena (2275:2275:2275) (2560:2560:2560))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (PORT d[0] (2275:2275:2275) (2560:2560:2560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a396\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1141:1141:1141) (1337:1337:1337))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1452:1452:1452) (1696:1696:1696))
        (PORT d[1] (1767:1767:1767) (2058:2058:2058))
        (PORT d[2] (1516:1516:1516) (1775:1775:1775))
        (PORT d[3] (1598:1598:1598) (1861:1861:1861))
        (PORT d[4] (1337:1337:1337) (1568:1568:1568))
        (PORT d[5] (3075:3075:3075) (3587:3587:3587))
        (PORT d[6] (3185:3185:3185) (3723:3723:3723))
        (PORT d[7] (1962:1962:1962) (2265:2265:2265))
        (PORT d[8] (1600:1600:1600) (1901:1901:1901))
        (PORT d[9] (2077:2077:2077) (2411:2411:2411))
        (PORT d[10] (1802:1802:1802) (2124:2124:2124))
        (PORT d[11] (1516:1516:1516) (1786:1786:1786))
        (PORT d[12] (1600:1600:1600) (1899:1899:1899))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1538:1538:1538) (1730:1730:1730))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT d[0] (1822:1822:1822) (2023:2023:2023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1766:1766:1766) (2042:2042:2042))
        (PORT d[1] (1762:1762:1762) (2049:2049:2049))
        (PORT d[2] (996:996:996) (1175:1175:1175))
        (PORT d[3] (2052:2052:2052) (2367:2367:2367))
        (PORT d[4] (2845:2845:2845) (3319:3319:3319))
        (PORT d[5] (2647:2647:2647) (3099:3099:3099))
        (PORT d[6] (1938:1938:1938) (2256:2256:2256))
        (PORT d[7] (2733:2733:2733) (3164:3164:3164))
        (PORT d[8] (1761:1761:1761) (2027:2027:2027))
        (PORT d[9] (3756:3756:3756) (4307:4307:4307))
        (PORT d[10] (1579:1579:1579) (1836:1836:1836))
        (PORT d[11] (2099:2099:2099) (2464:2464:2464))
        (PORT d[12] (2084:2084:2084) (2449:2449:2449))
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (PORT ena (1935:1935:1935) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (PORT d[0] (1935:1935:1935) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a344\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (940:940:940) (1128:1128:1128))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2906:2906:2906) (3320:3320:3320))
        (PORT d[1] (2506:2506:2506) (2912:2912:2912))
        (PORT d[2] (2039:2039:2039) (2383:2383:2383))
        (PORT d[3] (1897:1897:1897) (2239:2239:2239))
        (PORT d[4] (3163:3163:3163) (3672:3672:3672))
        (PORT d[5] (2450:2450:2450) (2857:2857:2857))
        (PORT d[6] (2692:2692:2692) (3100:3100:3100))
        (PORT d[7] (2167:2167:2167) (2531:2531:2531))
        (PORT d[8] (2798:2798:2798) (3196:3196:3196))
        (PORT d[9] (2416:2416:2416) (2786:2786:2786))
        (PORT d[10] (2891:2891:2891) (3281:3281:3281))
        (PORT d[11] (2109:2109:2109) (2517:2517:2517))
        (PORT d[12] (1841:1841:1841) (2177:2177:2177))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2271:2271:2271) (2565:2565:2565))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT d[0] (2400:2400:2400) (2686:2686:2686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1893:1893:1893) (2176:2176:2176))
        (PORT d[1] (1801:1801:1801) (2107:2107:2107))
        (PORT d[2] (1562:1562:1562) (1837:1837:1837))
        (PORT d[3] (1907:1907:1907) (2180:2180:2180))
        (PORT d[4] (2165:2165:2165) (2468:2468:2468))
        (PORT d[5] (1632:1632:1632) (1875:1875:1875))
        (PORT d[6] (2068:2068:2068) (2426:2426:2426))
        (PORT d[7] (1189:1189:1189) (1400:1400:1400))
        (PORT d[8] (1612:1612:1612) (1843:1843:1843))
        (PORT d[9] (2267:2267:2267) (2573:2573:2573))
        (PORT d[10] (2575:2575:2575) (2977:2977:2977))
        (PORT d[11] (1993:1993:1993) (2284:2284:2284))
        (PORT d[12] (1704:1704:1704) (1960:1960:1960))
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (PORT ena (2149:2149:2149) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (PORT d[0] (2149:2149:2149) (2446:2446:2446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a135\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1232:1232:1232) (1451:1451:1451))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3515:3515:3515) (4028:4028:4028))
        (PORT d[1] (2388:2388:2388) (2789:2789:2789))
        (PORT d[2] (2178:2178:2178) (2556:2556:2556))
        (PORT d[3] (1939:1939:1939) (2273:2273:2273))
        (PORT d[4] (2593:2593:2593) (3048:3048:3048))
        (PORT d[5] (2666:2666:2666) (3098:3098:3098))
        (PORT d[6] (3075:3075:3075) (3536:3536:3536))
        (PORT d[7] (3256:3256:3256) (3743:3743:3743))
        (PORT d[8] (3769:3769:3769) (4348:4348:4348))
        (PORT d[9] (1816:1816:1816) (2147:2147:2147))
        (PORT d[10] (3665:3665:3665) (4181:4181:4181))
        (PORT d[11] (2045:2045:2045) (2432:2432:2432))
        (PORT d[12] (2228:2228:2228) (2632:2632:2632))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2801:2801:2801) (3218:3218:3218))
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (PORT d[0] (3085:3085:3085) (3511:3511:3511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2348:2348:2348) (2732:2732:2732))
        (PORT d[1] (2493:2493:2493) (2910:2910:2910))
        (PORT d[2] (1564:1564:1564) (1843:1843:1843))
        (PORT d[3] (3103:3103:3103) (3597:3597:3597))
        (PORT d[4] (2560:2560:2560) (2978:2978:2978))
        (PORT d[5] (3087:3087:3087) (3620:3620:3620))
        (PORT d[6] (2847:2847:2847) (3314:3314:3314))
        (PORT d[7] (1481:1481:1481) (1749:1749:1749))
        (PORT d[8] (2753:2753:2753) (3194:3194:3194))
        (PORT d[9] (3398:3398:3398) (3917:3917:3917))
        (PORT d[10] (2253:2253:2253) (2629:2629:2629))
        (PORT d[11] (3267:3267:3267) (3756:3756:3756))
        (PORT d[12] (2490:2490:2490) (2919:2919:2919))
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (PORT ena (2212:2212:2212) (2526:2526:2526))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (PORT d[0] (2212:2212:2212) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a161\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (977:977:977) (1168:1168:1168))
        (PORT clk (1339:1339:1339) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3537:3537:3537) (4059:4059:4059))
        (PORT d[1] (2444:2444:2444) (2854:2854:2854))
        (PORT d[2] (1971:1971:1971) (2315:2315:2315))
        (PORT d[3] (2393:2393:2393) (2823:2823:2823))
        (PORT d[4] (3285:3285:3285) (3790:3790:3790))
        (PORT d[5] (2633:2633:2633) (3057:3057:3057))
        (PORT d[6] (3024:3024:3024) (3478:3478:3478))
        (PORT d[7] (3003:3003:3003) (3442:3442:3442))
        (PORT d[8] (3322:3322:3322) (3834:3834:3834))
        (PORT d[9] (2113:2113:2113) (2508:2508:2508))
        (PORT d[10] (3153:3153:3153) (3601:3601:3601))
        (PORT d[11] (2133:2133:2133) (2516:2516:2516))
        (PORT d[12] (2015:2015:2015) (2383:2383:2383))
        (PORT clk (1337:1337:1337) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2956:2956:2956) (3383:3383:3383))
        (PORT clk (1337:1337:1337) (1364:1364:1364))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1366:1366:1366))
        (PORT d[0] (3240:3240:3240) (3676:3676:3676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2658:2658:2658) (3115:3115:3115))
        (PORT d[1] (1973:1973:1973) (2311:2311:2311))
        (PORT d[2] (1204:1204:1204) (1431:1431:1431))
        (PORT d[3] (2638:2638:2638) (3066:3066:3066))
        (PORT d[4] (2486:2486:2486) (2875:2875:2875))
        (PORT d[5] (2973:2973:2973) (3470:3470:3470))
        (PORT d[6] (2331:2331:2331) (2713:2713:2713))
        (PORT d[7] (1418:1418:1418) (1668:1668:1668))
        (PORT d[8] (2312:2312:2312) (2623:2623:2623))
        (PORT d[9] (3316:3316:3316) (3810:3810:3810))
        (PORT d[10] (2467:2467:2467) (2855:2855:2855))
        (PORT d[11] (2525:2525:2525) (2971:2971:2971))
        (PORT d[12] (2928:2928:2928) (3340:3340:3340))
        (PORT clk (1296:1296:1296) (1325:1325:1325))
        (PORT ena (2805:2805:2805) (3217:3217:3217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1325:1325:1325))
        (PORT d[0] (2805:2805:2805) (3217:3217:3217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a109\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1161:1161:1161) (1377:1377:1377))
        (PORT clk (1359:1359:1359) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3350:3350:3350) (3848:3848:3848))
        (PORT d[1] (2003:2003:2003) (2346:2346:2346))
        (PORT d[2] (1752:1752:1752) (2061:2061:2061))
        (PORT d[3] (2404:2404:2404) (2833:2833:2833))
        (PORT d[4] (3480:3480:3480) (4011:4011:4011))
        (PORT d[5] (2477:2477:2477) (2887:2887:2887))
        (PORT d[6] (3231:3231:3231) (3714:3714:3714))
        (PORT d[7] (3221:3221:3221) (3697:3697:3697))
        (PORT d[8] (3565:3565:3565) (4112:4112:4112))
        (PORT d[9] (2274:2274:2274) (2687:2687:2687))
        (PORT d[10] (3298:3298:3298) (3753:3753:3753))
        (PORT d[11] (1777:1777:1777) (2109:2109:2109))
        (PORT d[12] (1849:1849:1849) (2198:2198:2198))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3013:3013:3013) (3425:3425:3425))
        (PORT clk (1357:1357:1357) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (PORT d[0] (3297:3297:3297) (3718:3718:3718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2860:2860:2860) (3345:3345:3345))
        (PORT d[1] (1744:1744:1744) (2028:2028:2028))
        (PORT d[2] (1293:1293:1293) (1515:1515:1515))
        (PORT d[3] (2439:2439:2439) (2837:2837:2837))
        (PORT d[4] (2329:2329:2329) (2713:2713:2713))
        (PORT d[5] (2901:2901:2901) (3394:3394:3394))
        (PORT d[6] (2674:2674:2674) (3106:3106:3106))
        (PORT d[7] (1273:1273:1273) (1508:1508:1508))
        (PORT d[8] (1822:1822:1822) (2098:2098:2098))
        (PORT d[9] (3050:3050:3050) (3509:3509:3509))
        (PORT d[10] (1825:1825:1825) (2141:2141:2141))
        (PORT d[11] (2515:2515:2515) (2960:2960:2960))
        (PORT d[12] (2623:2623:2623) (3070:3070:3070))
        (PORT clk (1316:1316:1316) (1344:1344:1344))
        (PORT ena (2977:2977:2977) (3407:3407:3407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1344:1344:1344))
        (PORT d[0] (2977:2977:2977) (3407:3407:3407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a187\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1320:1320:1320) (1555:1555:1555))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3345:3345:3345) (3838:3838:3838))
        (PORT d[1] (2562:2562:2562) (2982:2982:2982))
        (PORT d[2] (2332:2332:2332) (2727:2727:2727))
        (PORT d[3] (1955:1955:1955) (2302:2302:2302))
        (PORT d[4] (2747:2747:2747) (3224:3224:3224))
        (PORT d[5] (2838:2838:2838) (3292:3292:3292))
        (PORT d[6] (3073:3073:3073) (3537:3537:3537))
        (PORT d[7] (3126:3126:3126) (3601:3601:3601))
        (PORT d[8] (3939:3939:3939) (4551:4551:4551))
        (PORT d[9] (1851:1851:1851) (2186:2186:2186))
        (PORT d[10] (3720:3720:3720) (4259:4259:4259))
        (PORT d[11] (2047:2047:2047) (2436:2436:2436))
        (PORT d[12] (2371:2371:2371) (2791:2791:2791))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2204:2204:2204) (2507:2507:2507))
        (PORT clk (1350:1350:1350) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1379:1379:1379))
        (PORT d[0] (2488:2488:2488) (2800:2800:2800))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2918:2918:2918))
        (PORT d[1] (2182:2182:2182) (2564:2564:2564))
        (PORT d[2] (1722:1722:1722) (2019:2019:2019))
        (PORT d[3] (2976:2976:2976) (3455:3455:3455))
        (PORT d[4] (2538:2538:2538) (2952:2952:2952))
        (PORT d[5] (3564:3564:3564) (4160:4160:4160))
        (PORT d[6] (2592:2592:2592) (3039:3039:3039))
        (PORT d[7] (1664:1664:1664) (1962:1962:1962))
        (PORT d[8] (2940:2940:2940) (3413:3413:3413))
        (PORT d[9] (3221:3221:3221) (3718:3718:3718))
        (PORT d[10] (2914:2914:2914) (3371:3371:3371))
        (PORT d[11] (3099:3099:3099) (3570:3570:3570))
        (PORT d[12] (2644:2644:2644) (3093:3093:3093))
        (PORT clk (1309:1309:1309) (1338:1338:1338))
        (PORT ena (2427:2427:2427) (2769:2769:2769))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1338:1338:1338))
        (PORT d[0] (2427:2427:2427) (2769:2769:2769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a83\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1054:1054:1054) (1260:1260:1260))
        (PORT clk (1389:1389:1389) (1415:1415:1415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1893:1893:1893) (2213:2213:2213))
        (PORT d[1] (2096:2096:2096) (2423:2423:2423))
        (PORT d[2] (1991:1991:1991) (2340:2340:2340))
        (PORT d[3] (1710:1710:1710) (2013:2013:2013))
        (PORT d[4] (2794:2794:2794) (3273:3273:3273))
        (PORT d[5] (3060:3060:3060) (3560:3560:3560))
        (PORT d[6] (3641:3641:3641) (4181:4181:4181))
        (PORT d[7] (3278:3278:3278) (3774:3774:3774))
        (PORT d[8] (2676:2676:2676) (3128:3128:3128))
        (PORT d[9] (1826:1826:1826) (2161:2161:2161))
        (PORT d[10] (3874:3874:3874) (4431:4431:4431))
        (PORT d[11] (2256:2256:2256) (2688:2688:2688))
        (PORT d[12] (2339:2339:2339) (2728:2728:2728))
        (PORT clk (1387:1387:1387) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2017:2017:2017) (2287:2287:2287))
        (PORT clk (1387:1387:1387) (1413:1413:1413))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1415:1415:1415))
        (PORT d[0] (2301:2301:2301) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1416:1416:1416))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2533:2533:2533) (2943:2943:2943))
        (PORT d[1] (1799:1799:1799) (2124:2124:2124))
        (PORT d[2] (1758:1758:1758) (2054:2054:2054))
        (PORT d[3] (3016:3016:3016) (3508:3508:3508))
        (PORT d[4] (3269:3269:3269) (3786:3786:3786))
        (PORT d[5] (3616:3616:3616) (4225:4225:4225))
        (PORT d[6] (2618:2618:2618) (3077:3077:3077))
        (PORT d[7] (1825:1825:1825) (2146:2146:2146))
        (PORT d[8] (2800:2800:2800) (3250:3250:3250))
        (PORT d[9] (3756:3756:3756) (4298:4298:4298))
        (PORT d[10] (1701:1701:1701) (2002:2002:2002))
        (PORT d[11] (2498:2498:2498) (2931:2931:2931))
        (PORT d[12] (2599:2599:2599) (3033:3033:3033))
        (PORT clk (1346:1346:1346) (1374:1374:1374))
        (PORT ena (2363:2363:2363) (2682:2682:2682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1374:1374:1374))
        (PORT d[0] (2363:2363:2363) (2682:2682:2682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a134\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1083:1083:1083) (1293:1293:1293))
        (PORT clk (1377:1377:1377) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2095:2095:2095) (2448:2448:2448))
        (PORT d[1] (2033:2033:2033) (2381:2381:2381))
        (PORT d[2] (1959:1959:1959) (2314:2314:2314))
        (PORT d[3] (1753:1753:1753) (2060:2060:2060))
        (PORT d[4] (2787:2787:2787) (3271:3271:3271))
        (PORT d[5] (2664:2664:2664) (3096:3096:3096))
        (PORT d[6] (3439:3439:3439) (3951:3951:3951))
        (PORT d[7] (3233:3233:3233) (3712:3712:3712))
        (PORT d[8] (2850:2850:2850) (3325:3325:3325))
        (PORT d[9] (2004:2004:2004) (2364:2364:2364))
        (PORT d[10] (3679:3679:3679) (4208:4208:4208))
        (PORT d[11] (2004:2004:2004) (2394:2394:2394))
        (PORT d[12] (2563:2563:2563) (3008:3008:3008))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2370:2370:2370) (2725:2725:2725))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1404:1404:1404))
        (PORT d[0] (2654:2654:2654) (3018:3018:3018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2353:2353:2353) (2740:2740:2740))
        (PORT d[1] (2142:2142:2142) (2519:2519:2519))
        (PORT d[2] (1573:1573:1573) (1845:1845:1845))
        (PORT d[3] (2819:2819:2819) (3259:3259:3259))
        (PORT d[4] (2925:2925:2925) (3391:3391:3391))
        (PORT d[5] (3435:3435:3435) (4021:4021:4021))
        (PORT d[6] (2437:2437:2437) (2867:2867:2867))
        (PORT d[7] (1644:1644:1644) (1935:1935:1935))
        (PORT d[8] (2603:2603:2603) (3023:3023:3023))
        (PORT d[9] (3864:3864:3864) (4444:4444:4444))
        (PORT d[10] (3092:3092:3092) (3572:3572:3572))
        (PORT d[11] (2826:2826:2826) (3305:3305:3305))
        (PORT d[12] (2686:2686:2686) (3139:3139:3139))
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (PORT ena (2545:2545:2545) (2895:2895:2895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1363:1363:1363))
        (PORT d[0] (2545:2545:2545) (2895:2895:2895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a160\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (830:830:830) (972:972:972))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1902:1902:1902) (2182:2182:2182))
        (PORT d[1] (2046:2046:2046) (2370:2370:2370))
        (PORT d[2] (1873:1873:1873) (2194:2194:2194))
        (PORT d[3] (2053:2053:2053) (2361:2361:2361))
        (PORT d[4] (2100:2100:2100) (2469:2469:2469))
        (PORT d[5] (2438:2438:2438) (2830:2830:2830))
        (PORT d[6] (3209:3209:3209) (3681:3681:3681))
        (PORT d[7] (1984:1984:1984) (2318:2318:2318))
        (PORT d[8] (2564:2564:2564) (2993:2993:2993))
        (PORT d[9] (1869:1869:1869) (2159:2159:2159))
        (PORT d[10] (1881:1881:1881) (2188:2188:2188))
        (PORT d[11] (1867:1867:1867) (2148:2148:2148))
        (PORT d[12] (1632:1632:1632) (1929:1929:1929))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2675:2675:2675) (3074:3074:3074))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (PORT d[0] (2959:2959:2959) (3367:3367:3367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1721:1721:1721) (1975:1975:1975))
        (PORT d[1] (1240:1240:1240) (1437:1437:1437))
        (PORT d[2] (1603:1603:1603) (1899:1899:1899))
        (PORT d[3] (2094:2094:2094) (2416:2416:2416))
        (PORT d[4] (1138:1138:1138) (1313:1313:1313))
        (PORT d[5] (1148:1148:1148) (1330:1330:1330))
        (PORT d[6] (1155:1155:1155) (1337:1337:1337))
        (PORT d[7] (1558:1558:1558) (1833:1833:1833))
        (PORT d[8] (1990:1990:1990) (2278:2278:2278))
        (PORT d[9] (1146:1146:1146) (1332:1332:1332))
        (PORT d[10] (1335:1335:1335) (1556:1556:1556))
        (PORT d[11] (1301:1301:1301) (1501:1501:1501))
        (PORT d[12] (1168:1168:1168) (1355:1355:1355))
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (PORT ena (2528:2528:2528) (2872:2872:2872))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (PORT d[0] (2528:2528:2528) (2872:2872:2872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a108\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1040:1040:1040) (1248:1248:1248))
        (PORT clk (1389:1389:1389) (1416:1416:1416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2053:2053:2053) (2397:2397:2397))
        (PORT d[1] (2037:2037:2037) (2397:2397:2397))
        (PORT d[2] (2163:2163:2163) (2524:2524:2524))
        (PORT d[3] (1729:1729:1729) (2032:2032:2032))
        (PORT d[4] (2957:2957:2957) (3459:3459:3459))
        (PORT d[5] (2874:2874:2874) (3344:3344:3344))
        (PORT d[6] (3634:3634:3634) (4172:4172:4172))
        (PORT d[7] (3427:3427:3427) (3947:3947:3947))
        (PORT d[8] (2683:2683:2683) (3136:3136:3136))
        (PORT d[9] (1831:1831:1831) (2172:2172:2172))
        (PORT d[10] (3842:3842:3842) (4389:4389:4389))
        (PORT d[11] (2178:2178:2178) (2593:2593:2593))
        (PORT d[12] (2066:2066:2066) (2461:2461:2461))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3328:3328:3328) (3707:3707:3707))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1416:1416:1416))
        (PORT d[0] (3612:3612:3612) (4000:4000:4000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1417:1417:1417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1417:1417:1417))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2710:2710:2710) (3147:3147:3147))
        (PORT d[1] (1794:1794:1794) (2115:2115:2115))
        (PORT d[2] (1752:1752:1752) (2047:2047:2047))
        (PORT d[3] (2999:2999:2999) (3476:3476:3476))
        (PORT d[4] (3125:3125:3125) (3627:3627:3627))
        (PORT d[5] (3447:3447:3447) (4030:4030:4030))
        (PORT d[6] (2636:2636:2636) (3090:3090:3090))
        (PORT d[7] (1666:1666:1666) (1963:1963:1963))
        (PORT d[8] (2792:2792:2792) (3241:3241:3241))
        (PORT d[9] (3816:3816:3816) (4404:4404:4404))
        (PORT d[10] (1846:1846:1846) (2159:2159:2159))
        (PORT d[11] (2659:2659:2659) (3117:3117:3117))
        (PORT d[12] (2452:2452:2452) (2863:2863:2863))
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (PORT ena (2204:2204:2204) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1375:1375:1375))
        (PORT d[0] (2204:2204:2204) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a186\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1075:1075:1075) (1283:1283:1283))
        (PORT clk (1386:1386:1386) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1860:1860:1860) (2173:2173:2173))
        (PORT d[1] (2721:2721:2721) (3164:3164:3164))
        (PORT d[2] (2294:2294:2294) (2679:2679:2679))
        (PORT d[3] (1710:1710:1710) (2015:2015:2015))
        (PORT d[4] (2808:2808:2808) (3296:3296:3296))
        (PORT d[5] (3253:3253:3253) (3788:3788:3788))
        (PORT d[6] (3814:3814:3814) (4376:4376:4376))
        (PORT d[7] (2592:2592:2592) (3005:3005:3005))
        (PORT d[8] (2500:2500:2500) (2927:2927:2927))
        (PORT d[9] (2016:2016:2016) (2382:2382:2382))
        (PORT d[10] (2959:2959:2959) (3435:3435:3435))
        (PORT d[11] (2217:2217:2217) (2639:2639:2639))
        (PORT d[12] (2255:2255:2255) (2677:2677:2677))
        (PORT clk (1384:1384:1384) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1992:1992:1992) (2265:2265:2265))
        (PORT clk (1384:1384:1384) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1414:1414:1414))
        (PORT d[0] (2276:2276:2276) (2558:2558:2558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2577:2577:2577) (2979:2979:2979))
        (PORT d[1] (1932:1932:1932) (2267:2267:2267))
        (PORT d[2] (1776:1776:1776) (2084:2084:2084))
        (PORT d[3] (3194:3194:3194) (3711:3711:3711))
        (PORT d[4] (3317:3317:3317) (3846:3846:3846))
        (PORT d[5] (3622:3622:3622) (4227:4227:4227))
        (PORT d[6] (2618:2618:2618) (3074:3074:3074))
        (PORT d[7] (1846:1846:1846) (2169:2169:2169))
        (PORT d[8] (2962:2962:2962) (3433:3433:3433))
        (PORT d[9] (3978:3978:3978) (4583:4583:4583))
        (PORT d[10] (1868:1868:1868) (2185:2185:2185))
        (PORT d[11] (2476:2476:2476) (2906:2906:2906))
        (PORT d[12] (2263:2263:2263) (2652:2652:2652))
        (PORT clk (1343:1343:1343) (1373:1373:1373))
        (PORT ena (2012:2012:2012) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1373:1373:1373))
        (PORT d[0] (2012:2012:2012) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a82\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1249:1249:1249) (1484:1484:1484))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1705:1705:1705) (1999:1999:1999))
        (PORT d[1] (2692:2692:2692) (3128:3128:3128))
        (PORT d[2] (1923:1923:1923) (2271:2271:2271))
        (PORT d[3] (1713:1713:1713) (2015:2015:2015))
        (PORT d[4] (2948:2948:2948) (3455:3455:3455))
        (PORT d[5] (3254:3254:3254) (3784:3784:3784))
        (PORT d[6] (3820:3820:3820) (4383:4383:4383))
        (PORT d[7] (2570:2570:2570) (2979:2979:2979))
        (PORT d[8] (2495:2495:2495) (2921:2921:2921))
        (PORT d[9] (2011:2011:2011) (2371:2371:2371))
        (PORT d[10] (2964:2964:2964) (3443:3443:3443))
        (PORT d[11] (2243:2243:2243) (2669:2669:2669))
        (PORT d[12] (2171:2171:2171) (2540:2540:2540))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2816:2816:2816) (3174:3174:3174))
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1412:1412:1412))
        (PORT d[0] (3100:3100:3100) (3467:3467:3467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1413:1413:1413))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2957:2957:2957))
        (PORT d[1] (1919:1919:1919) (2246:2246:2246))
        (PORT d[2] (1416:1416:1416) (1680:1680:1680))
        (PORT d[3] (3187:3187:3187) (3699:3699:3699))
        (PORT d[4] (3329:3329:3329) (3862:3862:3862))
        (PORT d[5] (3736:3736:3736) (4334:4334:4334))
        (PORT d[6] (2616:2616:2616) (3068:3068:3068))
        (PORT d[7] (2005:2005:2005) (2352:2352:2352))
        (PORT d[8] (2314:2314:2314) (2671:2671:2671))
        (PORT d[9] (3585:3585:3585) (4107:4107:4107))
        (PORT d[10] (1856:1856:1856) (2167:2167:2167))
        (PORT d[11] (2822:2822:2822) (3289:3289:3289))
        (PORT d[12] (2211:2211:2211) (2593:2593:2593))
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (PORT ena (2175:2175:2175) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1371:1371:1371))
        (PORT d[0] (2175:2175:2175) (2476:2476:2476))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a238\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (995:995:995) (1191:1191:1191))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3380:3380:3380) (3880:3880:3880))
        (PORT d[1] (2016:2016:2016) (2362:2362:2362))
        (PORT d[2] (1740:1740:1740) (2046:2046:2046))
        (PORT d[3] (1953:1953:1953) (2279:2279:2279))
        (PORT d[4] (1691:1691:1691) (1977:1977:1977))
        (PORT d[5] (2488:2488:2488) (2897:2897:2897))
        (PORT d[6] (3396:3396:3396) (3903:3903:3903))
        (PORT d[7] (3370:3370:3370) (3862:3862:3862))
        (PORT d[8] (3561:3561:3561) (4102:4102:4102))
        (PORT d[9] (2748:2748:2748) (3169:3169:3169))
        (PORT d[10] (3472:3472:3472) (3953:3953:3953))
        (PORT d[11] (1806:1806:1806) (2143:2143:2143))
        (PORT d[12] (1992:1992:1992) (2354:2354:2354))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2093:2093:2093) (2377:2377:2377))
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1389:1389:1389))
        (PORT d[0] (2377:2377:2377) (2670:2670:2670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2216:2216:2216) (2573:2573:2573))
        (PORT d[1] (1895:1895:1895) (2204:2204:2204))
        (PORT d[2] (1132:1132:1132) (1333:1333:1333))
        (PORT d[3] (2451:2451:2451) (2850:2850:2850))
        (PORT d[4] (2500:2500:2500) (2905:2905:2905))
        (PORT d[5] (2910:2910:2910) (3417:3417:3417))
        (PORT d[6] (1959:1959:1959) (2284:2284:2284))
        (PORT d[7] (1280:1280:1280) (1517:1517:1517))
        (PORT d[8] (1803:1803:1803) (2077:2077:2077))
        (PORT d[9] (3199:3199:3199) (3675:3675:3675))
        (PORT d[10] (1830:1830:1830) (2152:2152:2152))
        (PORT d[11] (2510:2510:2510) (2955:2955:2955))
        (PORT d[12] (2471:2471:2471) (2900:2900:2900))
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (PORT ena (2186:2186:2186) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1348:1348:1348))
        (PORT d[0] (2186:2186:2186) (2492:2492:2492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a394\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (850:850:850) (1018:1018:1018))
        (PORT clk (1370:1370:1370) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2141:2141:2141) (2472:2472:2472))
        (PORT d[1] (1886:1886:1886) (2184:2184:2184))
        (PORT d[2] (1740:1740:1740) (2045:2045:2045))
        (PORT d[3] (1761:1761:1761) (2054:2054:2054))
        (PORT d[4] (1388:1388:1388) (1634:1634:1634))
        (PORT d[5] (2872:2872:2872) (3339:3339:3339))
        (PORT d[6] (3772:3772:3772) (4337:4337:4337))
        (PORT d[7] (2305:2305:2305) (2652:2652:2652))
        (PORT d[8] (2352:2352:2352) (2771:2771:2771))
        (PORT d[9] (2574:2574:2574) (2978:2978:2978))
        (PORT d[10] (2389:2389:2389) (2779:2779:2779))
        (PORT d[11] (1718:1718:1718) (2024:2024:2024))
        (PORT d[12] (1632:1632:1632) (1941:1941:1941))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1643:1643:1643) (1855:1855:1855))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1396:1396:1396))
        (PORT d[0] (1927:1927:1927) (2148:2148:2148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2116:2116:2116) (2449:2449:2449))
        (PORT d[1] (1547:1547:1547) (1808:1808:1808))
        (PORT d[2] (1150:1150:1150) (1363:1363:1363))
        (PORT d[3] (2920:2920:2920) (3361:3361:3361))
        (PORT d[4] (2737:2737:2737) (3176:3176:3176))
        (PORT d[5] (2943:2943:2943) (3454:3454:3454))
        (PORT d[6] (1938:1938:1938) (2257:2257:2257))
        (PORT d[7] (1649:1649:1649) (1939:1939:1939))
        (PORT d[8] (1444:1444:1444) (1668:1668:1668))
        (PORT d[9] (3414:3414:3414) (3923:3923:3923))
        (PORT d[10] (1610:1610:1610) (1892:1892:1892))
        (PORT d[11] (2294:2294:2294) (2693:2693:2693))
        (PORT d[12] (2085:2085:2085) (2451:2451:2451))
        (PORT clk (1327:1327:1327) (1355:1355:1355))
        (PORT ena (1967:1967:1967) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1355:1355:1355))
        (PORT d[0] (1967:1967:1967) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a342\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (920:920:920) (1088:1088:1088))
        (PORT clk (1336:1336:1336) (1362:1362:1362))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3434:3434:3434) (3927:3927:3927))
        (PORT d[1] (2622:2622:2622) (3011:3011:3011))
        (PORT d[2] (2141:2141:2141) (2525:2525:2525))
        (PORT d[3] (2431:2431:2431) (2841:2841:2841))
        (PORT d[4] (2362:2362:2362) (2690:2690:2690))
        (PORT d[5] (3305:3305:3305) (3857:3857:3857))
        (PORT d[6] (2648:2648:2648) (3040:3040:3040))
        (PORT d[7] (2246:2246:2246) (2633:2633:2633))
        (PORT d[8] (2684:2684:2684) (3145:3145:3145))
        (PORT d[9] (1803:1803:1803) (2114:2114:2114))
        (PORT d[10] (1661:1661:1661) (1968:1968:1968))
        (PORT d[11] (1996:1996:1996) (2360:2360:2360))
        (PORT d[12] (2337:2337:2337) (2780:2780:2780))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1974:1974:1974) (2239:2239:2239))
        (PORT clk (1334:1334:1334) (1360:1360:1360))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1362:1362:1362))
        (PORT d[0] (2258:2258:2258) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2028:2028:2028) (2323:2323:2323))
        (PORT d[1] (2799:2799:2799) (3290:3290:3290))
        (PORT d[2] (1694:1694:1694) (2007:2007:2007))
        (PORT d[3] (1501:1501:1501) (1734:1734:1734))
        (PORT d[4] (2013:2013:2013) (2295:2295:2295))
        (PORT d[5] (2344:2344:2344) (2741:2741:2741))
        (PORT d[6] (2019:2019:2019) (2353:2353:2353))
        (PORT d[7] (1650:1650:1650) (1945:1945:1945))
        (PORT d[8] (1707:1707:1707) (1967:1967:1967))
        (PORT d[9] (2630:2630:2630) (3010:3010:3010))
        (PORT d[10] (2834:2834:2834) (3261:3261:3261))
        (PORT d[11] (2442:2442:2442) (2847:2847:2847))
        (PORT d[12] (2609:2609:2609) (3039:3039:3039))
        (PORT clk (1293:1293:1293) (1321:1321:1321))
        (PORT ena (2571:2571:2571) (2938:2938:2938))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1321:1321:1321))
        (PORT d[0] (2571:2571:2571) (2938:2938:2938))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a133\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1201:1201:1201) (1413:1413:1413))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3960:3960:3960) (4561:4561:4561))
        (PORT d[1] (3234:3234:3234) (3798:3798:3798))
        (PORT d[2] (2382:2382:2382) (2807:2807:2807))
        (PORT d[3] (2497:2497:2497) (2940:2940:2940))
        (PORT d[4] (2316:2316:2316) (2694:2694:2694))
        (PORT d[5] (3129:3129:3129) (3658:3658:3658))
        (PORT d[6] (2334:2334:2334) (2692:2692:2692))
        (PORT d[7] (2434:2434:2434) (2848:2848:2848))
        (PORT d[8] (3473:3473:3473) (3985:3985:3985))
        (PORT d[9] (1851:1851:1851) (2186:2186:2186))
        (PORT d[10] (1865:1865:1865) (2190:2190:2190))
        (PORT d[11] (3016:3016:3016) (3455:3455:3455))
        (PORT d[12] (2701:2701:2701) (3198:3198:3198))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2940:2940:2940) (3358:3358:3358))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (PORT d[0] (3224:3224:3224) (3651:3651:3651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2028:2028:2028) (2325:2325:2325))
        (PORT d[1] (2760:2760:2760) (3230:3230:3230))
        (PORT d[2] (2233:2233:2233) (2624:2624:2624))
        (PORT d[3] (1712:1712:1712) (1970:1970:1970))
        (PORT d[4] (2915:2915:2915) (3376:3376:3376))
        (PORT d[5] (2911:2911:2911) (3398:3398:3398))
        (PORT d[6] (2502:2502:2502) (2923:2923:2923))
        (PORT d[7] (1662:1662:1662) (1951:1951:1951))
        (PORT d[8] (2074:2074:2074) (2391:2391:2391))
        (PORT d[9] (2495:2495:2495) (2861:2861:2861))
        (PORT d[10] (2954:2954:2954) (3411:3411:3411))
        (PORT d[11] (2626:2626:2626) (3055:3055:3055))
        (PORT d[12] (2833:2833:2833) (3313:3313:3313))
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (PORT ena (2571:2571:2571) (2948:2948:2948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (PORT d[0] (2571:2571:2571) (2948:2948:2948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1368:1368:1368) (1604:1604:1604))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3500:3500:3500) (4015:4015:4015))
        (PORT d[1] (3185:3185:3185) (3724:3724:3724))
        (PORT d[2] (2698:2698:2698) (3176:3176:3176))
        (PORT d[3] (2926:2926:2926) (3430:3430:3430))
        (PORT d[4] (2540:2540:2540) (2965:2965:2965))
        (PORT d[5] (3529:3529:3529) (4116:4116:4116))
        (PORT d[6] (3239:3239:3239) (3728:3728:3728))
        (PORT d[7] (3461:3461:3461) (4003:4003:4003))
        (PORT d[8] (4131:4131:4131) (4759:4759:4759))
        (PORT d[9] (2515:2515:2515) (2929:2929:2929))
        (PORT d[10] (2211:2211:2211) (2582:2582:2582))
        (PORT d[11] (2304:2304:2304) (2731:2731:2731))
        (PORT d[12] (2811:2811:2811) (3296:3296:3296))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2280:2280:2280) (2593:2593:2593))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (PORT d[0] (2564:2564:2564) (2886:2886:2886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1882:1882:1882) (2155:2155:2155))
        (PORT d[1] (3023:3023:3023) (3555:3555:3555))
        (PORT d[2] (2040:2040:2040) (2413:2413:2413))
        (PORT d[3] (2832:2832:2832) (3280:3280:3280))
        (PORT d[4] (2970:2970:2970) (3445:3445:3445))
        (PORT d[5] (2757:2757:2757) (3195:3195:3195))
        (PORT d[6] (2582:2582:2582) (3023:3023:3023))
        (PORT d[7] (2376:2376:2376) (2792:2792:2792))
        (PORT d[8] (2477:2477:2477) (2850:2850:2850))
        (PORT d[9] (2858:2858:2858) (3278:3278:3278))
        (PORT d[10] (3538:3538:3538) (4072:4072:4072))
        (PORT d[11] (3018:3018:3018) (3513:3513:3513))
        (PORT d[12] (2882:2882:2882) (3379:3379:3379))
        (PORT clk (1311:1311:1311) (1340:1340:1340))
        (PORT ena (2939:2939:2939) (3367:3367:3367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1340:1340:1340))
        (PORT d[0] (2939:2939:2939) (3367:3367:3367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1002:1002:1002) (1194:1194:1194))
        (PORT clk (1311:1311:1311) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3442:3442:3442) (3932:3932:3932))
        (PORT d[1] (2592:2592:2592) (3033:3033:3033))
        (PORT d[2] (2340:2340:2340) (2765:2765:2765))
        (PORT d[3] (2149:2149:2149) (2543:2543:2543))
        (PORT d[4] (1948:1948:1948) (2278:2278:2278))
        (PORT d[5] (3294:3294:3294) (3847:3847:3847))
        (PORT d[6] (2784:2784:2784) (3192:3192:3192))
        (PORT d[7] (2786:2786:2786) (3244:3244:3244))
        (PORT d[8] (2235:2235:2235) (2648:2648:2648))
        (PORT d[9] (1763:1763:1763) (2078:2078:2078))
        (PORT d[10] (1655:1655:1655) (1950:1950:1950))
        (PORT d[11] (1862:1862:1862) (2218:2218:2218))
        (PORT d[12] (2923:2923:2923) (3439:3439:3439))
        (PORT clk (1309:1309:1309) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2654:2654:2654) (2916:2916:2916))
        (PORT clk (1309:1309:1309) (1333:1333:1333))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1335:1335:1335))
        (PORT d[0] (2938:2938:2938) (3209:3209:3209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2077:2077:2077) (2388:2388:2388))
        (PORT d[1] (2416:2416:2416) (2835:2835:2835))
        (PORT d[2] (1872:1872:1872) (2207:2207:2207))
        (PORT d[3] (1681:1681:1681) (1932:1932:1932))
        (PORT d[4] (2202:2202:2202) (2511:2511:2511))
        (PORT d[5] (2320:2320:2320) (2713:2713:2713))
        (PORT d[6] (2194:2194:2194) (2547:2547:2547))
        (PORT d[7] (1982:1982:1982) (2320:2320:2320))
        (PORT d[8] (1905:1905:1905) (2197:2197:2197))
        (PORT d[9] (2455:2455:2455) (2812:2812:2812))
        (PORT d[10] (2971:2971:2971) (3439:3439:3439))
        (PORT d[11] (2622:2622:2622) (3056:3056:3056))
        (PORT d[12] (2675:2675:2675) (3131:3131:3131))
        (PORT clk (1268:1268:1268) (1294:1294:1294))
        (PORT ena (2543:2543:2543) (2906:2906:2906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1268:1268:1268) (1294:1294:1294))
        (PORT d[0] (2543:2543:2543) (2906:2906:2906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1295:1295:1295))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1084:1084:1084) (1284:1284:1284))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2933:2933:2933) (3333:3333:3333))
        (PORT d[1] (2352:2352:2352) (2745:2745:2745))
        (PORT d[2] (2651:2651:2651) (3098:3098:3098))
        (PORT d[3] (2098:2098:2098) (2479:2479:2479))
        (PORT d[4] (3009:3009:3009) (3483:3483:3483))
        (PORT d[5] (3023:3023:3023) (3511:3511:3511))
        (PORT d[6] (3474:3474:3474) (3997:3997:3997))
        (PORT d[7] (2823:2823:2823) (3250:3250:3250))
        (PORT d[8] (2806:2806:2806) (3207:3207:3207))
        (PORT d[9] (2342:2342:2342) (2744:2744:2744))
        (PORT d[10] (2753:2753:2753) (3123:3123:3123))
        (PORT d[11] (3467:3467:3467) (3964:3964:3964))
        (PORT d[12] (3329:3329:3329) (3794:3794:3794))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2529:2529:2529) (2887:2887:2887))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT d[0] (2825:2825:2825) (3195:3195:3195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2958:2958:2958) (3430:3430:3430))
        (PORT d[1] (1865:1865:1865) (2195:2195:2195))
        (PORT d[2] (1658:1658:1658) (1973:1973:1973))
        (PORT d[3] (2400:2400:2400) (2767:2767:2767))
        (PORT d[4] (2519:2519:2519) (2930:2930:2930))
        (PORT d[5] (2560:2560:2560) (3002:3002:3002))
        (PORT d[6] (2561:2561:2561) (2988:2988:2988))
        (PORT d[7] (1885:1885:1885) (2188:2188:2188))
        (PORT d[8] (2145:2145:2145) (2444:2444:2444))
        (PORT d[9] (2265:2265:2265) (2575:2575:2575))
        (PORT d[10] (2396:2396:2396) (2788:2788:2788))
        (PORT d[11] (2649:2649:2649) (3045:3045:3045))
        (PORT d[12] (2401:2401:2401) (2750:2750:2750))
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (PORT ena (2366:2366:2366) (2703:2703:2703))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (PORT d[0] (2366:2366:2366) (2703:2703:2703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a81\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1168:1168:1168) (1374:1374:1374))
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3870:3870:3870) (4427:4427:4427))
        (PORT d[1] (3232:3232:3232) (3790:3790:3790))
        (PORT d[2] (2364:2364:2364) (2792:2792:2792))
        (PORT d[3] (2505:2505:2505) (2947:2947:2947))
        (PORT d[4] (2652:2652:2652) (3087:3087:3087))
        (PORT d[5] (3241:3241:3241) (3789:3789:3789))
        (PORT d[6] (1818:1818:1818) (2113:2113:2113))
        (PORT d[7] (2617:2617:2617) (3054:3054:3054))
        (PORT d[8] (3649:3649:3649) (4186:4186:4186))
        (PORT d[9] (2040:2040:2040) (2400:2400:2400))
        (PORT d[10] (2044:2044:2044) (2394:2394:2394))
        (PORT d[11] (2392:2392:2392) (2820:2820:2820))
        (PORT d[12] (2700:2700:2700) (3200:3200:3200))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2126:2126:2126) (2442:2442:2442))
        (PORT clk (1351:1351:1351) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (PORT d[0] (2410:2410:2410) (2735:2735:2735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2048:2048:2048) (2347:2347:2347))
        (PORT d[1] (2402:2402:2402) (2820:2820:2820))
        (PORT d[2] (2067:2067:2067) (2430:2430:2430))
        (PORT d[3] (1695:1695:1695) (1950:1950:1950))
        (PORT d[4] (2721:2721:2721) (3099:3099:3099))
        (PORT d[5] (2720:2720:2720) (3175:3175:3175))
        (PORT d[6] (2510:2510:2510) (2928:2928:2928))
        (PORT d[7] (1636:1636:1636) (1921:1921:1921))
        (PORT d[8] (1939:1939:1939) (2238:2238:2238))
        (PORT d[9] (2677:2677:2677) (3061:3061:3061))
        (PORT d[10] (3132:3132:3132) (3617:3617:3617))
        (PORT d[11] (2641:2641:2641) (3068:3068:3068))
        (PORT d[12] (2857:2857:2857) (3340:3340:3340))
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (PORT ena (2735:2735:2735) (3129:3129:3129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (PORT d[0] (2735:2735:2735) (3129:3129:3129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a263\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1189:1189:1189) (1407:1407:1407))
        (PORT clk (1358:1358:1358) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3805:3805:3805) (4374:4374:4374))
        (PORT d[1] (3069:3069:3069) (3612:3612:3612))
        (PORT d[2] (2382:2382:2382) (2814:2814:2814))
        (PORT d[3] (2349:2349:2349) (2766:2766:2766))
        (PORT d[4] (2299:2299:2299) (2681:2681:2681))
        (PORT d[5] (3093:3093:3093) (3610:3610:3610))
        (PORT d[6] (1995:1995:1995) (2311:2311:2311))
        (PORT d[7] (2611:2611:2611) (3051:3051:3051))
        (PORT d[8] (3630:3630:3630) (4165:4165:4165))
        (PORT d[9] (1861:1861:1861) (2198:2198:2198))
        (PORT d[10] (2050:2050:2050) (2401:2401:2401))
        (PORT d[11] (3027:3027:3027) (3467:3467:3467))
        (PORT d[12] (2704:2704:2704) (3204:3204:3204))
        (PORT clk (1356:1356:1356) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2561:2561:2561) (2889:2889:2889))
        (PORT clk (1356:1356:1356) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1384:1384:1384))
        (PORT d[0] (2845:2845:2845) (3182:3182:3182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2041:2041:2041) (2339:2339:2339))
        (PORT d[1] (2409:2409:2409) (2830:2830:2830))
        (PORT d[2] (2082:2082:2082) (2458:2458:2458))
        (PORT d[3] (1723:1723:1723) (1982:1982:1982))
        (PORT d[4] (2905:2905:2905) (3363:3363:3363))
        (PORT d[5] (2891:2891:2891) (3370:3370:3370))
        (PORT d[6] (2502:2502:2502) (2919:2919:2919))
        (PORT d[7] (1666:1666:1666) (1957:1957:1957))
        (PORT d[8] (2091:2091:2091) (2410:2410:2410))
        (PORT d[9] (2671:2671:2671) (3059:3059:3059))
        (PORT d[10] (2962:2962:2962) (3420:3420:3420))
        (PORT d[11] (2739:2739:2739) (3167:3167:3167))
        (PORT d[12] (2835:2835:2835) (3309:3309:3309))
        (PORT clk (1315:1315:1315) (1343:1343:1343))
        (PORT ena (2567:2567:2567) (2940:2940:2940))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1343:1343:1343))
        (PORT d[0] (2567:2567:2567) (2940:2940:2940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a211\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1171:1171:1171) (1383:1383:1383))
        (PORT clk (1317:1317:1317) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3486:3486:3486) (3986:3986:3986))
        (PORT d[1] (2795:2795:2795) (3272:3272:3272))
        (PORT d[2] (2347:2347:2347) (2775:2775:2775))
        (PORT d[3] (2452:2452:2452) (2881:2881:2881))
        (PORT d[4] (2315:2315:2315) (2705:2705:2705))
        (PORT d[5] (3327:3327:3327) (3887:3887:3887))
        (PORT d[6] (1992:1992:1992) (2303:2303:2303))
        (PORT d[7] (2612:2612:2612) (3047:3047:3047))
        (PORT d[8] (3580:3580:3580) (4126:4126:4126))
        (PORT d[9] (1638:1638:1638) (1940:1940:1940))
        (PORT d[10] (1694:1694:1694) (1998:1998:1998))
        (PORT d[11] (2204:2204:2204) (2600:2600:2600))
        (PORT d[12] (2668:2668:2668) (3152:3152:3152))
        (PORT clk (1315:1315:1315) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2771:2771:2771) (3190:3190:3190))
        (PORT clk (1315:1315:1315) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (PORT d[0] (3055:3055:3055) (3483:3483:3483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1904:1904:1904) (2192:2192:2192))
        (PORT d[1] (2209:2209:2209) (2589:2589:2589))
        (PORT d[2] (1986:1986:1986) (2340:2340:2340))
        (PORT d[3] (1530:1530:1530) (1763:1763:1763))
        (PORT d[4] (2369:2369:2369) (2708:2708:2708))
        (PORT d[5] (2351:2351:2351) (2756:2756:2756))
        (PORT d[6] (2017:2017:2017) (2378:2378:2378))
        (PORT d[7] (1485:1485:1485) (1753:1753:1753))
        (PORT d[8] (1934:1934:1934) (2238:2238:2238))
        (PORT d[9] (2446:2446:2446) (2803:2803:2803))
        (PORT d[10] (2780:2780:2780) (3216:3216:3216))
        (PORT d[11] (2548:2548:2548) (2940:2940:2940))
        (PORT d[12] (2612:2612:2612) (3055:3055:3055))
        (PORT clk (1274:1274:1274) (1302:1302:1302))
        (PORT ena (2613:2613:2613) (2990:2990:2990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1302:1302:1302))
        (PORT d[0] (2613:2613:2613) (2990:2990:2990))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a289\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1190:1190:1190) (1406:1406:1406))
        (PORT clk (1345:1345:1345) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3699:3699:3699) (4235:4235:4235))
        (PORT d[1] (2969:2969:2969) (3471:3471:3471))
        (PORT d[2] (2349:2349:2349) (2780:2780:2780))
        (PORT d[3] (2339:2339:2339) (2760:2760:2760))
        (PORT d[4] (2310:2310:2310) (2702:2702:2702))
        (PORT d[5] (3429:3429:3429) (4001:4001:4001))
        (PORT d[6] (2001:2001:2001) (2320:2320:2320))
        (PORT d[7] (2563:2563:2563) (2987:2987:2987))
        (PORT d[8] (2266:2266:2266) (2681:2681:2681))
        (PORT d[9] (2213:2213:2213) (2595:2595:2595))
        (PORT d[10] (1855:1855:1855) (2179:2179:2179))
        (PORT d[11] (2199:2199:2199) (2596:2596:2596))
        (PORT d[12] (2893:2893:2893) (3424:3424:3424))
        (PORT clk (1343:1343:1343) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3770:3770:3770) (4271:4271:4271))
        (PORT clk (1343:1343:1343) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1372:1372:1372))
        (PORT d[0] (3907:3907:3907) (4407:4407:4407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1900:1900:1900) (2190:2190:2190))
        (PORT d[1] (2228:2228:2228) (2626:2626:2626))
        (PORT d[2] (1715:1715:1715) (2039:2039:2039))
        (PORT d[3] (1724:1724:1724) (1990:1990:1990))
        (PORT d[4] (2749:2749:2749) (3193:3193:3193))
        (PORT d[5] (2535:2535:2535) (2960:2960:2960))
        (PORT d[6] (2350:2350:2350) (2756:2756:2756))
        (PORT d[7] (1482:1482:1482) (1746:1746:1746))
        (PORT d[8] (1927:1927:1927) (2228:2228:2228))
        (PORT d[9] (2598:2598:2598) (2959:2959:2959))
        (PORT d[10] (2795:2795:2795) (3230:3230:3230))
        (PORT d[11] (2547:2547:2547) (2945:2945:2945))
        (PORT d[12] (3030:3030:3030) (3530:3530:3530))
        (PORT clk (1302:1302:1302) (1331:1331:1331))
        (PORT ena (2419:2419:2419) (2762:2762:2762))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1331:1331:1331))
        (PORT d[0] (2419:2419:2419) (2762:2762:2762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a237\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1075:1075:1075) (1271:1271:1271))
        (PORT clk (1320:1320:1320) (1345:1345:1345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3554:3554:3554) (4083:4083:4083))
        (PORT d[1] (1572:1572:1572) (1861:1861:1861))
        (PORT d[2] (2073:2073:2073) (2440:2440:2440))
        (PORT d[3] (2642:2642:2642) (3082:3082:3082))
        (PORT d[4] (1079:1079:1079) (1222:1222:1222))
        (PORT d[5] (1539:1539:1539) (1757:1757:1757))
        (PORT d[6] (1736:1736:1736) (2029:2029:2029))
        (PORT d[7] (2190:2190:2190) (2555:2555:2555))
        (PORT d[8] (1645:1645:1645) (1925:1925:1925))
        (PORT d[9] (1566:1566:1566) (1771:1771:1771))
        (PORT d[10] (2014:2014:2014) (2352:2352:2352))
        (PORT d[11] (1595:1595:1595) (1890:1890:1890))
        (PORT d[12] (1355:1355:1355) (1605:1605:1605))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1313:1313:1313) (1416:1416:1416))
        (PORT clk (1318:1318:1318) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1345:1345:1345))
        (PORT d[0] (1608:1608:1608) (1723:1723:1723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1414:1414:1414) (1601:1601:1601))
        (PORT d[1] (2623:2623:2623) (3084:3084:3084))
        (PORT d[2] (1856:1856:1856) (2203:2203:2203))
        (PORT d[3] (2119:2119:2119) (2459:2459:2459))
        (PORT d[4] (3008:3008:3008) (3508:3508:3508))
        (PORT d[5] (2679:2679:2679) (3103:3103:3103))
        (PORT d[6] (1593:1593:1593) (1853:1853:1853))
        (PORT d[7] (1593:1593:1593) (1875:1875:1875))
        (PORT d[8] (2496:2496:2496) (2900:2900:2900))
        (PORT d[9] (2180:2180:2180) (2480:2480:2480))
        (PORT d[10] (2623:2623:2623) (3024:3024:3024))
        (PORT d[11] (1890:1890:1890) (2221:2221:2221))
        (PORT d[12] (2407:2407:2407) (2802:2802:2802))
        (PORT clk (1277:1277:1277) (1304:1304:1304))
        (PORT ena (1575:1575:1575) (1766:1766:1766))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1304:1304:1304))
        (PORT d[0] (1575:1575:1575) (1766:1766:1766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1248:1248:1248) (1480:1480:1480))
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3765:3765:3765) (4325:4325:4325))
        (PORT d[1] (2234:2234:2234) (2606:2606:2606))
        (PORT d[2] (2621:2621:2621) (3070:3070:3070))
        (PORT d[3] (2979:2979:2979) (3500:3500:3500))
        (PORT d[4] (2300:2300:2300) (2682:2682:2682))
        (PORT d[5] (3835:3835:3835) (4462:4462:4462))
        (PORT d[6] (1775:1775:1775) (2063:2063:2063))
        (PORT d[7] (2680:2680:2680) (3121:3121:3121))
        (PORT d[8] (2067:2067:2067) (2423:2423:2423))
        (PORT d[9] (2037:2037:2037) (2404:2404:2404))
        (PORT d[10] (1628:1628:1628) (1901:1901:1901))
        (PORT d[11] (1615:1615:1615) (1899:1899:1899))
        (PORT d[12] (2487:2487:2487) (2936:2936:2936))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2050:2050:2050) (2332:2332:2332))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (PORT d[0] (2334:2334:2334) (2625:2625:2625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2377:2377:2377) (2729:2729:2729))
        (PORT d[1] (2969:2969:2969) (3489:3489:3489))
        (PORT d[2] (1666:1666:1666) (1925:1925:1925))
        (PORT d[3] (2857:2857:2857) (3308:3308:3308))
        (PORT d[4] (3483:3483:3483) (4032:4032:4032))
        (PORT d[5] (2664:2664:2664) (3106:3106:3106))
        (PORT d[6] (2457:2457:2457) (2882:2882:2882))
        (PORT d[7] (2616:2616:2616) (3039:3039:3039))
        (PORT d[8] (2700:2700:2700) (3129:3129:3129))
        (PORT d[9] (3245:3245:3245) (3725:3725:3725))
        (PORT d[10] (3465:3465:3465) (3981:3981:3981))
        (PORT d[11] (3002:3002:3002) (3508:3508:3508))
        (PORT d[12] (2315:2315:2315) (2719:2719:2719))
        (PORT clk (1300:1300:1300) (1327:1327:1327))
        (PORT ena (2299:2299:2299) (2627:2627:2627))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1327:1327:1327))
        (PORT d[0] (2299:2299:2299) (2627:2627:2627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1050:1050:1050) (1247:1247:1247))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1618:1618:1618) (1825:1825:1825))
        (PORT d[1] (1688:1688:1688) (1932:1932:1932))
        (PORT d[2] (1892:1892:1892) (2231:2231:2231))
        (PORT d[3] (2280:2280:2280) (2675:2675:2675))
        (PORT d[4] (1469:1469:1469) (1675:1675:1675))
        (PORT d[5] (1468:1468:1468) (1679:1679:1679))
        (PORT d[6] (1368:1368:1368) (1578:1578:1578))
        (PORT d[7] (2113:2113:2113) (2458:2458:2458))
        (PORT d[8] (1829:1829:1829) (2134:2134:2134))
        (PORT d[9] (1240:1240:1240) (1417:1417:1417))
        (PORT d[10] (1797:1797:1797) (2103:2103:2103))
        (PORT d[11] (1465:1465:1465) (1760:1760:1760))
        (PORT d[12] (2143:2143:2143) (2546:2546:2546))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1771:1771:1771) (1924:1924:1924))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (PORT d[0] (2055:2055:2055) (2217:2217:2217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1064:1064:1064) (1205:1205:1205))
        (PORT d[1] (2473:2473:2473) (2928:2928:2928))
        (PORT d[2] (960:960:960) (1110:1110:1110))
        (PORT d[3] (1063:1063:1063) (1205:1205:1205))
        (PORT d[4] (1083:1083:1083) (1235:1235:1235))
        (PORT d[5] (2339:2339:2339) (2712:2712:2712))
        (PORT d[6] (1623:1623:1623) (1895:1895:1895))
        (PORT d[7] (1609:1609:1609) (1897:1897:1897))
        (PORT d[8] (1107:1107:1107) (1250:1250:1250))
        (PORT d[9] (1797:1797:1797) (2033:2033:2033))
        (PORT d[10] (2826:2826:2826) (3264:3264:3264))
        (PORT d[11] (2093:2093:2093) (2455:2455:2455))
        (PORT d[12] (2759:2759:2759) (3209:3209:3209))
        (PORT clk (1312:1312:1312) (1341:1341:1341))
        (PORT ena (1971:1971:1971) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1341:1341:1341))
        (PORT d[0] (1971:1971:1971) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1059:1059:1059) (1263:1263:1263))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1641:1641:1641) (1854:1854:1854))
        (PORT d[1] (1752:1752:1752) (2060:2060:2060))
        (PORT d[2] (2086:2086:2086) (2460:2460:2460))
        (PORT d[3] (2460:2460:2460) (2877:2877:2877))
        (PORT d[4] (1656:1656:1656) (1890:1890:1890))
        (PORT d[5] (1656:1656:1656) (1896:1896:1896))
        (PORT d[6] (1767:1767:1767) (2066:2066:2066))
        (PORT d[7] (2357:2357:2357) (2740:2740:2740))
        (PORT d[8] (1643:1643:1643) (1921:1921:1921))
        (PORT d[9] (1072:1072:1072) (1223:1223:1223))
        (PORT d[10] (1983:1983:1983) (2315:2315:2315))
        (PORT d[11] (1490:1490:1490) (1782:1782:1782))
        (PORT d[12] (1526:1526:1526) (1804:1804:1804))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1010:1010:1010) (1077:1077:1077))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (PORT d[0] (1294:1294:1294) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1249:1249:1249) (1418:1418:1418))
        (PORT d[1] (2630:2630:2630) (3092:3092:3092))
        (PORT d[2] (1863:1863:1863) (2211:2211:2211))
        (PORT d[3] (2135:2135:2135) (2476:2476:2476))
        (PORT d[4] (1245:1245:1245) (1416:1416:1416))
        (PORT d[5] (2534:2534:2534) (2944:2944:2944))
        (PORT d[6] (1797:1797:1797) (2086:2086:2086))
        (PORT d[7] (1610:1610:1610) (1893:1893:1893))
        (PORT d[8] (1293:1293:1293) (1463:1463:1463))
        (PORT d[9] (2005:2005:2005) (2284:2284:2284))
        (PORT d[10] (2990:2990:2990) (3449:3449:3449))
        (PORT d[11] (1899:1899:1899) (2231:2231:2231))
        (PORT d[12] (2416:2416:2416) (2813:2813:2813))
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (PORT ena (1582:1582:1582) (1775:1775:1775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (PORT d[0] (1582:1582:1582) (1775:1775:1775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a80\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1031:1031:1031) (1225:1225:1225))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1561:1561:1561) (1777:1777:1777))
        (PORT d[1] (1753:1753:1753) (2061:2061:2061))
        (PORT d[2] (1893:1893:1893) (2236:2236:2236))
        (PORT d[3] (2296:2296:2296) (2695:2695:2695))
        (PORT d[4] (1639:1639:1639) (1869:1869:1869))
        (PORT d[5] (1649:1649:1649) (1889:1889:1889))
        (PORT d[6] (1914:1914:1914) (2232:2232:2232))
        (PORT d[7] (2363:2363:2363) (2747:2747:2747))
        (PORT d[8] (1832:1832:1832) (2139:2139:2139))
        (PORT d[9] (1399:1399:1399) (1586:1586:1586))
        (PORT d[10] (1829:1829:1829) (2142:2142:2142))
        (PORT d[11] (1470:1470:1470) (1758:1758:1758))
        (PORT d[12] (1531:1531:1531) (1804:1804:1804))
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1659:1659:1659) (1802:1802:1802))
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (PORT d[0] (1943:1943:1943) (2095:2095:2095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1413:1413:1413) (1605:1605:1605))
        (PORT d[1] (2299:2299:2299) (2730:2730:2730))
        (PORT d[2] (1130:1130:1130) (1318:1318:1318))
        (PORT d[3] (1251:1251:1251) (1423:1423:1423))
        (PORT d[4] (1238:1238:1238) (1408:1408:1408))
        (PORT d[5] (2523:2523:2523) (2928:2928:2928))
        (PORT d[6] (1805:1805:1805) (2095:2095:2095))
        (PORT d[7] (1646:1646:1646) (1945:1945:1945))
        (PORT d[8] (1296:1296:1296) (1473:1473:1473))
        (PORT d[9] (1802:1802:1802) (2035:2035:2035))
        (PORT d[10] (3008:3008:3008) (3474:3474:3474))
        (PORT d[11] (2084:2084:2084) (2444:2444:2444))
        (PORT d[12] (2779:2779:2779) (3237:3237:3237))
        (PORT clk (1302:1302:1302) (1329:1329:1329))
        (PORT ena (1894:1894:1894) (2117:2117:2117))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1329:1329:1329))
        (PORT d[0] (1894:1894:1894) (2117:2117:2117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a366\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1269:1269:1269) (1504:1504:1504))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4061:4061:4061) (4656:4656:4656))
        (PORT d[1] (2244:2244:2244) (2619:2619:2619))
        (PORT d[2] (2547:2547:2547) (2982:2982:2982))
        (PORT d[3] (2990:2990:2990) (3516:3516:3516))
        (PORT d[4] (2335:2335:2335) (2721:2721:2721))
        (PORT d[5] (3835:3835:3835) (4463:4463:4463))
        (PORT d[6] (1769:1769:1769) (2050:2050:2050))
        (PORT d[7] (2678:2678:2678) (3121:3121:3121))
        (PORT d[8] (1876:1876:1876) (2202:2202:2202))
        (PORT d[9] (2055:2055:2055) (2430:2430:2430))
        (PORT d[10] (1594:1594:1594) (1863:1863:1863))
        (PORT d[11] (1579:1579:1579) (1856:1856:1856))
        (PORT d[12] (2504:2504:2504) (2956:2956:2956))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1252:1252:1252) (1367:1367:1367))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT d[0] (1536:1536:1536) (1660:1660:1660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2241:2241:2241) (2574:2574:2574))
        (PORT d[1] (2874:2874:2874) (3399:3399:3399))
        (PORT d[2] (2178:2178:2178) (2565:2565:2565))
        (PORT d[3] (3078:3078:3078) (3576:3576:3576))
        (PORT d[4] (3495:3495:3495) (4048:4048:4048))
        (PORT d[5] (2814:2814:2814) (3276:3276:3276))
        (PORT d[6] (2468:2468:2468) (2896:2896:2896))
        (PORT d[7] (2615:2615:2615) (3038:3038:3038))
        (PORT d[8] (2684:2684:2684) (3099:3099:3099))
        (PORT d[9] (3252:3252:3252) (3732:3732:3732))
        (PORT d[10] (3472:3472:3472) (3989:3989:3989))
        (PORT d[11] (2842:2842:2842) (3325:3325:3325))
        (PORT d[12] (2294:2294:2294) (2684:2684:2684))
        (PORT clk (1293:1293:1293) (1320:1320:1320))
        (PORT ena (2480:2480:2480) (2821:2821:2821))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1320:1320:1320))
        (PORT d[0] (2480:2480:2480) (2821:2821:2821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a314\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1062:1062:1062) (1263:1263:1263))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1440:1440:1440) (1644:1644:1644))
        (PORT d[1] (1661:1661:1661) (1897:1897:1897))
        (PORT d[2] (1915:1915:1915) (2260:2260:2260))
        (PORT d[3] (2280:2280:2280) (2677:2677:2677))
        (PORT d[4] (1461:1461:1461) (1666:1666:1666))
        (PORT d[5] (1450:1450:1450) (1657:1657:1657))
        (PORT d[6] (1575:1575:1575) (1820:1820:1820))
        (PORT d[7] (2003:2003:2003) (2336:2336:2336))
        (PORT d[8] (1986:1986:1986) (2312:2312:2312))
        (PORT d[9] (1251:1251:1251) (1429:1429:1429))
        (PORT d[10] (1640:1640:1640) (1925:1925:1925))
        (PORT d[11] (1588:1588:1588) (1897:1897:1897))
        (PORT d[12] (2145:2145:2145) (2551:2551:2551))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1091:1091:1091) (1222:1222:1222))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (PORT d[0] (1375:1375:1375) (1516:1516:1516))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1054:1054:1054) (1194:1194:1194))
        (PORT d[1] (2463:2463:2463) (2912:2912:2912))
        (PORT d[2] (1127:1127:1127) (1314:1314:1314))
        (PORT d[3] (1215:1215:1215) (1381:1381:1381))
        (PORT d[4] (1053:1053:1053) (1196:1196:1196))
        (PORT d[5] (2331:2331:2331) (2703:2703:2703))
        (PORT d[6] (1627:1627:1627) (1901:1901:1901))
        (PORT d[7] (1611:1611:1611) (1904:1904:1904))
        (PORT d[8] (1099:1099:1099) (1242:1242:1242))
        (PORT d[9] (1623:1623:1623) (1833:1833:1833))
        (PORT d[10] (2825:2825:2825) (3263:3263:3263))
        (PORT d[11] (2235:2235:2235) (2610:2610:2610))
        (PORT d[12] (2746:2746:2746) (3194:3194:3194))
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (PORT ena (1952:1952:1952) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (PORT d[0] (1952:1952:1952) (2208:2208:2208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a262\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1061:1061:1061) (1263:1263:1263))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1584:1584:1584) (1803:1803:1803))
        (PORT d[1] (1733:1733:1733) (2039:2039:2039))
        (PORT d[2] (2084:2084:2084) (2454:2454:2454))
        (PORT d[3] (2636:2636:2636) (3069:3069:3069))
        (PORT d[4] (1248:1248:1248) (1413:1413:1413))
        (PORT d[5] (1707:1707:1707) (1949:1949:1949))
        (PORT d[6] (1760:1760:1760) (2058:2058:2058))
        (PORT d[7] (2334:2334:2334) (2710:2710:2710))
        (PORT d[8] (1643:1643:1643) (1920:1920:1920))
        (PORT d[9] (1416:1416:1416) (1605:1605:1605))
        (PORT d[10] (1997:1997:1997) (2330:2330:2330))
        (PORT d[11] (1628:1628:1628) (1936:1936:1936))
        (PORT d[12] (1517:1517:1517) (1793:1793:1793))
        (PORT clk (1325:1325:1325) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (868:868:868) (923:923:923))
        (PORT clk (1325:1325:1325) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (PORT d[0] (1152:1152:1152) (1216:1216:1216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1261:1261:1261) (1435:1435:1435))
        (PORT d[1] (2296:2296:2296) (2725:2725:2725))
        (PORT d[2] (1851:1851:1851) (2195:2195:2195))
        (PORT d[3] (1236:1236:1236) (1400:1400:1400))
        (PORT d[4] (1244:1244:1244) (1412:1412:1412))
        (PORT d[5] (2703:2703:2703) (3137:3137:3137))
        (PORT d[6] (1760:1760:1760) (2038:2038:2038))
        (PORT d[7] (1458:1458:1458) (1729:1729:1729))
        (PORT d[8] (1294:1294:1294) (1464:1464:1464))
        (PORT d[9] (2005:2005:2005) (2283:2283:2283))
        (PORT d[10] (2633:2633:2633) (3038:3038:3038))
        (PORT d[11] (1895:1895:1895) (2224:2224:2224))
        (PORT d[12] (2415:2415:2415) (2812:2812:2812))
        (PORT clk (1284:1284:1284) (1311:1311:1311))
        (PORT ena (1581:1581:1581) (1774:1774:1774))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1311:1311:1311))
        (PORT d[0] (1581:1581:1581) (1774:1774:1774))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a210\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1247:1247:1247) (1466:1466:1466))
        (PORT clk (1303:1303:1303) (1328:1328:1328))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3464:3464:3464) (3961:3961:3961))
        (PORT d[1] (2796:2796:2796) (3279:3279:3279))
        (PORT d[2] (2354:2354:2354) (2785:2785:2785))
        (PORT d[3] (2295:2295:2295) (2700:2700:2700))
        (PORT d[4] (2096:2096:2096) (2445:2445:2445))
        (PORT d[5] (3319:3319:3319) (3879:3879:3879))
        (PORT d[6] (1784:1784:1784) (2067:2067:2067))
        (PORT d[7] (2769:2769:2769) (3223:3223:3223))
        (PORT d[8] (3571:3571:3571) (4117:4117:4117))
        (PORT d[9] (1750:1750:1750) (2063:2063:2063))
        (PORT d[10] (1668:1668:1668) (1963:1963:1963))
        (PORT d[11] (1884:1884:1884) (2244:2244:2244))
        (PORT d[12] (2930:2930:2930) (3447:3447:3447))
        (PORT clk (1301:1301:1301) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1969:1969:1969) (2220:2220:2220))
        (PORT clk (1301:1301:1301) (1326:1326:1326))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1328:1328:1328))
        (PORT d[0] (2253:2253:2253) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2037:2037:2037) (2328:2328:2328))
        (PORT d[1] (2401:2401:2401) (2816:2816:2816))
        (PORT d[2] (1992:1992:1992) (2346:2346:2346))
        (PORT d[3] (1543:1543:1543) (1782:1782:1782))
        (PORT d[4] (2198:2198:2198) (2514:2514:2514))
        (PORT d[5] (2415:2415:2415) (2795:2795:2795))
        (PORT d[6] (2194:2194:2194) (2586:2586:2586))
        (PORT d[7] (2006:2006:2006) (2350:2350:2350))
        (PORT d[8] (1893:1893:1893) (2180:2180:2180))
        (PORT d[9] (2442:2442:2442) (2797:2797:2797))
        (PORT d[10] (2789:2789:2789) (3227:3227:3227))
        (PORT d[11] (2460:2460:2460) (2875:2875:2875))
        (PORT d[12] (2630:2630:2630) (3081:3081:3081))
        (PORT clk (1260:1260:1260) (1287:1287:1287))
        (PORT ena (2373:2373:2373) (2712:2712:2712))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1260:1260:1260) (1287:1287:1287))
        (PORT d[0] (2373:2373:2373) (2712:2712:2712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a131\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1261:1261:1261) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1008:1008:1008) (1187:1187:1187))
        (PORT clk (1349:1349:1349) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3131:3131:3131) (3583:3583:3583))
        (PORT d[1] (2594:2594:2594) (2974:2974:2974))
        (PORT d[2] (2342:2342:2342) (2748:2748:2748))
        (PORT d[3] (2410:2410:2410) (2815:2815:2815))
        (PORT d[4] (2200:2200:2200) (2509:2509:2509))
        (PORT d[5] (3321:3321:3321) (3880:3880:3880))
        (PORT d[6] (1799:1799:1799) (2082:2082:2082))
        (PORT d[7] (2583:2583:2583) (3010:3010:3010))
        (PORT d[8] (2665:2665:2665) (3124:3124:3124))
        (PORT d[9] (1722:1722:1722) (2024:2024:2024))
        (PORT d[10] (1487:1487:1487) (1745:1745:1745))
        (PORT d[11] (2008:2008:2008) (2374:2374:2374))
        (PORT d[12] (2567:2567:2567) (3040:3040:3040))
        (PORT clk (1347:1347:1347) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2193:2193:2193) (2529:2529:2529))
        (PORT clk (1347:1347:1347) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1377:1377:1377))
        (PORT d[0] (2477:2477:2477) (2822:2822:2822))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1675:1675:1675) (1917:1917:1917))
        (PORT d[1] (2626:2626:2626) (3097:3097:3097))
        (PORT d[2] (1662:1662:1662) (1967:1967:1967))
        (PORT d[3] (2251:2251:2251) (2603:2603:2603))
        (PORT d[4] (1820:1820:1820) (2082:2082:2082))
        (PORT d[5] (2066:2066:2066) (2402:2402:2402))
        (PORT d[6] (1986:1986:1986) (2312:2312:2312))
        (PORT d[7] (1603:1603:1603) (1884:1884:1884))
        (PORT d[8] (1857:1857:1857) (2138:2138:2138))
        (PORT d[9] (2333:2333:2333) (2638:2638:2638))
        (PORT d[10] (2800:2800:2800) (3220:3220:3220))
        (PORT d[11] (2272:2272:2272) (2655:2655:2655))
        (PORT d[12] (2640:2640:2640) (3086:3086:3086))
        (PORT clk (1306:1306:1306) (1336:1336:1336))
        (PORT ena (2375:2375:2375) (2709:2709:2709))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1336:1336:1336))
        (PORT d[0] (2375:2375:2375) (2709:2709:2709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a157\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1406:1406:1406) (1648:1648:1648))
        (PORT clk (1345:1345:1345) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3724:3724:3724) (4257:4257:4257))
        (PORT d[1] (3025:3025:3025) (3550:3550:3550))
        (PORT d[2] (2830:2830:2830) (3323:3323:3323))
        (PORT d[3] (2888:2888:2888) (3384:3384:3384))
        (PORT d[4] (2691:2691:2691) (3135:3135:3135))
        (PORT d[5] (3509:3509:3509) (4092:4092:4092))
        (PORT d[6] (3183:3183:3183) (3667:3667:3667))
        (PORT d[7] (3453:3453:3453) (3994:3994:3994))
        (PORT d[8] (3961:3961:3961) (4567:4567:4567))
        (PORT d[9] (2692:2692:2692) (3137:3137:3137))
        (PORT d[10] (2027:2027:2027) (2375:2375:2375))
        (PORT d[11] (2297:2297:2297) (2724:2724:2724))
        (PORT d[12] (2778:2778:2778) (3256:3256:3256))
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2182:2182:2182) (2488:2488:2488))
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1371:1371:1371))
        (PORT d[0] (2466:2466:2466) (2781:2781:2781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2025:2025:2025) (2314:2314:2314))
        (PORT d[1] (2687:2687:2687) (3167:3167:3167))
        (PORT d[2] (2032:2032:2032) (2404:2404:2404))
        (PORT d[3] (1737:1737:1737) (1993:1993:1993))
        (PORT d[4] (2961:2961:2961) (3439:3439:3439))
        (PORT d[5] (2733:2733:2733) (3163:3163:3163))
        (PORT d[6] (2413:2413:2413) (2831:2831:2831))
        (PORT d[7] (2368:2368:2368) (2781:2781:2781))
        (PORT d[8] (2304:2304:2304) (2656:2656:2656))
        (PORT d[9] (2690:2690:2690) (3093:3093:3093))
        (PORT d[10] (3528:3528:3528) (4062:4062:4062))
        (PORT d[11] (2850:2850:2850) (3327:3327:3327))
        (PORT d[12] (3317:3317:3317) (3864:3864:3864))
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (PORT ena (2953:2953:2953) (3385:3385:3385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1330:1330:1330))
        (PORT d[0] (2953:2953:2953) (3385:3385:3385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a105\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1237:1237:1237) (1452:1452:1452))
        (PORT clk (1320:1320:1320) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3469:3469:3469) (3976:3976:3976))
        (PORT d[1] (2824:2824:2824) (3317:3317:3317))
        (PORT d[2] (2773:2773:2773) (3243:3243:3243))
        (PORT d[3] (2540:2540:2540) (2986:2986:2986))
        (PORT d[4] (2164:2164:2164) (2535:2535:2535))
        (PORT d[5] (3141:3141:3141) (3667:3667:3667))
        (PORT d[6] (2731:2731:2731) (3157:3157:3157))
        (PORT d[7] (3091:3091:3091) (3581:3581:3581))
        (PORT d[8] (3607:3607:3607) (4160:4160:4160))
        (PORT d[9] (2173:2173:2173) (2541:2541:2541))
        (PORT d[10] (1995:1995:1995) (2333:2333:2333))
        (PORT d[11] (2106:2106:2106) (2506:2506:2506))
        (PORT d[12] (2449:2449:2449) (2888:2888:2888))
        (PORT clk (1318:1318:1318) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2320:2320:2320) (2590:2590:2590))
        (PORT clk (1318:1318:1318) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (PORT d[0] (2607:2607:2607) (2885:2885:2885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2924:2924:2924) (3423:3423:3423))
        (PORT d[1] (2826:2826:2826) (3327:3327:3327))
        (PORT d[2] (1699:1699:1699) (1965:1965:1965))
        (PORT d[3] (2841:2841:2841) (3286:3286:3286))
        (PORT d[4] (2755:2755:2755) (3193:3193:3193))
        (PORT d[5] (2406:2406:2406) (2799:2799:2799))
        (PORT d[6] (2409:2409:2409) (2814:2814:2814))
        (PORT d[7] (2053:2053:2053) (2431:2431:2431))
        (PORT d[8] (2099:2099:2099) (2417:2417:2417))
        (PORT d[9] (2670:2670:2670) (3068:3068:3068))
        (PORT d[10] (2999:2999:2999) (3458:3458:3458))
        (PORT d[11] (2663:2663:2663) (3116:3116:3116))
        (PORT d[12] (2815:2815:2815) (3291:3291:3291))
        (PORT clk (1277:1277:1277) (1303:1303:1303))
        (PORT ena (2572:2572:2572) (2943:2943:2943))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1303:1303:1303))
        (PORT d[0] (2572:2572:2572) (2943:2943:2943))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a183\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1074:1074:1074) (1264:1264:1264))
        (PORT clk (1341:1341:1341) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3434:3434:3434) (3923:3923:3923))
        (PORT d[1] (2610:2610:2610) (2987:2987:2987))
        (PORT d[2] (2127:2127:2127) (2508:2508:2508))
        (PORT d[3] (2580:2580:2580) (3006:3006:3006))
        (PORT d[4] (1941:1941:1941) (2272:2272:2272))
        (PORT d[5] (3314:3314:3314) (3872:3872:3872))
        (PORT d[6] (1953:1953:1953) (2253:2253:2253))
        (PORT d[7] (2572:2572:2572) (2994:2994:2994))
        (PORT d[8] (2684:2684:2684) (3145:3145:3145))
        (PORT d[9] (1781:1781:1781) (2086:2086:2086))
        (PORT d[10] (1638:1638:1638) (1927:1927:1927))
        (PORT d[11] (2214:2214:2214) (2618:2618:2618))
        (PORT d[12] (2552:2552:2552) (3017:3017:3017))
        (PORT clk (1339:1339:1339) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2313:2313:2313) (2543:2543:2543))
        (PORT clk (1339:1339:1339) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (PORT d[0] (2597:2597:2597) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1857:1857:1857) (2126:2126:2126))
        (PORT d[1] (2788:2788:2788) (3275:3275:3275))
        (PORT d[2] (1692:1692:1692) (2004:2004:2004))
        (PORT d[3] (2271:2271:2271) (2627:2627:2627))
        (PORT d[4] (2000:2000:2000) (2289:2289:2289))
        (PORT d[5] (2246:2246:2246) (2607:2607:2607))
        (PORT d[6] (2006:2006:2006) (2333:2333:2333))
        (PORT d[7] (1626:1626:1626) (1910:1910:1910))
        (PORT d[8] (1694:1694:1694) (1953:1953:1953))
        (PORT d[9] (2636:2636:2636) (3016:3016:3016))
        (PORT d[10] (2830:2830:2830) (3254:3254:3254))
        (PORT d[11] (2279:2279:2279) (2663:2663:2663))
        (PORT d[12] (2622:2622:2622) (3064:3064:3064))
        (PORT clk (1298:1298:1298) (1326:1326:1326))
        (PORT ena (2559:2559:2559) (2922:2922:2922))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1326:1326:1326))
        (PORT d[0] (2559:2559:2559) (2922:2922:2922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1426:1426:1426) (1666:1666:1666))
        (PORT clk (1326:1326:1326) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3649:3649:3649) (4182:4182:4182))
        (PORT d[1] (3024:3024:3024) (3551:3551:3551))
        (PORT d[2] (2689:2689:2689) (3166:3166:3166))
        (PORT d[3] (2874:2874:2874) (3357:3357:3357))
        (PORT d[4] (2516:2516:2516) (2934:2934:2934))
        (PORT d[5] (3339:3339:3339) (3901:3901:3901))
        (PORT d[6] (2916:2916:2916) (3369:3369:3369))
        (PORT d[7] (3259:3259:3259) (3771:3771:3771))
        (PORT d[8] (3797:3797:3797) (4379:4379:4379))
        (PORT d[9] (2352:2352:2352) (2747:2747:2747))
        (PORT d[10] (2006:2006:2006) (2348:2348:2348))
        (PORT d[11] (2099:2099:2099) (2496:2496:2496))
        (PORT d[12] (2620:2620:2620) (3082:3082:3082))
        (PORT clk (1324:1324:1324) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2274:2274:2274) (2592:2592:2592))
        (PORT clk (1324:1324:1324) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (PORT d[0] (2558:2558:2558) (2885:2885:2885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3133:3133:3133) (3665:3665:3665))
        (PORT d[1] (2840:2840:2840) (3348:3348:3348))
        (PORT d[2] (2046:2046:2046) (2418:2418:2418))
        (PORT d[3] (2873:2873:2873) (3324:3324:3324))
        (PORT d[4] (2890:2890:2890) (3348:3348:3348))
        (PORT d[5] (2588:2588:2588) (3010:3010:3010))
        (PORT d[6] (2246:2246:2246) (2639:2639:2639))
        (PORT d[7] (2211:2211:2211) (2604:2604:2604))
        (PORT d[8] (2270:2270:2270) (2612:2612:2612))
        (PORT d[9] (2658:2658:2658) (3053:3053:3053))
        (PORT d[10] (3179:3179:3179) (3661:3661:3661))
        (PORT d[11] (2355:2355:2355) (2760:2760:2760))
        (PORT d[12] (3271:3271:3271) (3809:3809:3809))
        (PORT clk (1283:1283:1283) (1311:1311:1311))
        (PORT ena (2742:2742:2742) (3135:3135:3135))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1311:1311:1311))
        (PORT d[0] (2742:2742:2742) (3135:3135:3135))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1123:1123:1123) (1315:1315:1315))
        (PORT clk (1317:1317:1317) (1343:1343:1343))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3310:3310:3310) (3788:3788:3788))
        (PORT d[1] (2814:2814:2814) (3301:3301:3301))
        (PORT d[2] (2152:2152:2152) (2530:2530:2530))
        (PORT d[3] (2298:2298:2298) (2713:2713:2713))
        (PORT d[4] (2083:2083:2083) (2427:2427:2427))
        (PORT d[5] (3287:3287:3287) (3838:3838:3838))
        (PORT d[6] (2119:2119:2119) (2435:2435:2435))
        (PORT d[7] (2787:2787:2787) (3245:3245:3245))
        (PORT d[8] (3388:3388:3388) (3907:3907:3907))
        (PORT d[9] (1782:1782:1782) (2105:2105:2105))
        (PORT d[10] (1674:1674:1674) (1969:1969:1969))
        (PORT d[11] (2147:2147:2147) (2532:2532:2532))
        (PORT d[12] (2492:2492:2492) (2958:2958:2958))
        (PORT clk (1315:1315:1315) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2511:2511:2511) (2761:2761:2761))
        (PORT clk (1315:1315:1315) (1341:1341:1341))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (PORT d[0] (2795:2795:2795) (3054:3054:3054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2083:2083:2083) (2394:2394:2394))
        (PORT d[1] (2423:2423:2423) (2841:2841:2841))
        (PORT d[2] (1871:1871:1871) (2205:2205:2205))
        (PORT d[3] (1826:1826:1826) (2091:2091:2091))
        (PORT d[4] (2190:2190:2190) (2504:2504:2504))
        (PORT d[5] (2337:2337:2337) (2737:2737:2737))
        (PORT d[6] (2180:2180:2180) (2528:2528:2528))
        (PORT d[7] (1844:1844:1844) (2170:2170:2170))
        (PORT d[8] (1896:1896:1896) (2186:2186:2186))
        (PORT d[9] (2462:2462:2462) (2820:2820:2820))
        (PORT d[10] (2977:2977:2977) (3446:3446:3446))
        (PORT d[11] (2634:2634:2634) (3068:3068:3068))
        (PORT d[12] (2647:2647:2647) (3099:3099:3099))
        (PORT clk (1274:1274:1274) (1302:1302:1302))
        (PORT ena (2412:2412:2412) (2765:2765:2765))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1302:1302:1302))
        (PORT d[0] (2412:2412:2412) (2765:2765:2765))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1275:1275:1275) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1206:1206:1206) (1422:1422:1422))
        (PORT clk (1341:1341:1341) (1367:1367:1367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3860:3860:3860) (4421:4421:4421))
        (PORT d[1] (2973:2973:2973) (3473:3473:3473))
        (PORT d[2] (2370:2370:2370) (2808:2808:2808))
        (PORT d[3] (2642:2642:2642) (3098:3098:3098))
        (PORT d[4] (2308:2308:2308) (2702:2702:2702))
        (PORT d[5] (3434:3434:3434) (4007:4007:4007))
        (PORT d[6] (1921:1921:1921) (2229:2229:2229))
        (PORT d[7] (2425:2425:2425) (2836:2836:2836))
        (PORT d[8] (2243:2243:2243) (2651:2651:2651))
        (PORT d[9] (2219:2219:2219) (2601:2601:2601))
        (PORT d[10] (1698:1698:1698) (2002:2002:2002))
        (PORT d[11] (2361:2361:2361) (2781:2781:2781))
        (PORT d[12] (2900:2900:2900) (3434:3434:3434))
        (PORT clk (1339:1339:1339) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2635:2635:2635) (3020:3020:3020))
        (PORT clk (1339:1339:1339) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1367:1367:1367))
        (PORT d[0] (2919:2919:2919) (3313:3313:3313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1896:1896:1896) (2187:2187:2187))
        (PORT d[1] (2216:2216:2216) (2611:2611:2611))
        (PORT d[2] (1719:1719:1719) (2036:2036:2036))
        (PORT d[3] (1721:1721:1721) (1983:1983:1983))
        (PORT d[4] (2545:2545:2545) (2905:2905:2905))
        (PORT d[5] (2547:2547:2547) (2978:2978:2978))
        (PORT d[6] (2369:2369:2369) (2778:2778:2778))
        (PORT d[7] (1481:1481:1481) (1745:1745:1745))
        (PORT d[8] (1935:1935:1935) (2240:2240:2240))
        (PORT d[9] (2588:2588:2588) (2947:2947:2947))
        (PORT d[10] (2790:2790:2790) (3228:3228:3228))
        (PORT d[11] (2683:2683:2683) (3108:3108:3108))
        (PORT d[12] (2674:2674:2674) (3129:3129:3129))
        (PORT clk (1298:1298:1298) (1326:1326:1326))
        (PORT ena (2439:2439:2439) (2795:2795:2795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1326:1326:1326))
        (PORT d[0] (2439:2439:2439) (2795:2795:2795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a79\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1294:1294:1294) (1513:1513:1513))
        (PORT clk (1312:1312:1312) (1337:1337:1337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3604:3604:3604) (4121:4121:4121))
        (PORT d[1] (2845:2845:2845) (3345:3345:3345))
        (PORT d[2] (2707:2707:2707) (3188:3188:3188))
        (PORT d[3] (2551:2551:2551) (3001:3001:3001))
        (PORT d[4] (2317:2317:2317) (2693:2693:2693))
        (PORT d[5] (3142:3142:3142) (3668:3668:3668))
        (PORT d[6] (2895:2895:2895) (3344:3344:3344))
        (PORT d[7] (3088:3088:3088) (3576:3576:3576))
        (PORT d[8] (3774:3774:3774) (4353:4353:4353))
        (PORT d[9] (2333:2333:2333) (2727:2727:2727))
        (PORT d[10] (1854:1854:1854) (2173:2173:2173))
        (PORT d[11] (2106:2106:2106) (2507:2507:2507))
        (PORT d[12] (2603:2603:2603) (3062:3062:3062))
        (PORT clk (1310:1310:1310) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2212:2212:2212) (2457:2457:2457))
        (PORT clk (1310:1310:1310) (1335:1335:1335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1337:1337:1337))
        (PORT d[0] (2496:2496:2496) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2935:2935:2935) (3434:3434:3434))
        (PORT d[1] (2818:2818:2818) (3321:3321:3321))
        (PORT d[2] (1688:1688:1688) (1949:1949:1949))
        (PORT d[3] (2854:2854:2854) (3302:3302:3302))
        (PORT d[4] (2762:2762:2762) (3205:3205:3205))
        (PORT d[5] (2404:2404:2404) (2793:2793:2793))
        (PORT d[6] (2403:2403:2403) (2803:2803:2803))
        (PORT d[7] (2240:2240:2240) (2642:2642:2642))
        (PORT d[8] (2119:2119:2119) (2445:2445:2445))
        (PORT d[9] (2776:2776:2776) (3176:3176:3176))
        (PORT d[10] (3161:3161:3161) (3642:3642:3642))
        (PORT d[11] (2346:2346:2346) (2751:2751:2751))
        (PORT d[12] (2955:2955:2955) (3452:3452:3452))
        (PORT clk (1269:1269:1269) (1296:1296:1296))
        (PORT ena (2573:2573:2573) (2944:2944:2944))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1296:1296:1296))
        (PORT d[0] (2573:2573:2573) (2944:2944:2944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a365\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1297:1297:1297))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1389:1389:1389) (1625:1625:1625))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3496:3496:3496) (4010:4010:4010))
        (PORT d[1] (3199:3199:3199) (3744:3744:3744))
        (PORT d[2] (2703:2703:2703) (3184:3184:3184))
        (PORT d[3] (3053:3053:3053) (3560:3560:3560))
        (PORT d[4] (2700:2700:2700) (3141:3141:3141))
        (PORT d[5] (3522:3522:3522) (4108:4108:4108))
        (PORT d[6] (3184:3184:3184) (3668:3668:3668))
        (PORT d[7] (3447:3447:3447) (3982:3982:3982))
        (PORT d[8] (3966:3966:3966) (4573:4573:4573))
        (PORT d[9] (2520:2520:2520) (2936:2936:2936))
        (PORT d[10] (2218:2218:2218) (2594:2594:2594))
        (PORT d[11] (2300:2300:2300) (2729:2729:2729))
        (PORT d[12] (2791:2791:2791) (3269:3269:3269))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1706:1706:1706) (1899:1899:1899))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (PORT d[0] (1990:1990:1990) (2192:2192:2192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2025:2025:2025) (2318:2318:2318))
        (PORT d[1] (3012:3012:3012) (3538:3538:3538))
        (PORT d[2] (2039:2039:2039) (2412:2412:2412))
        (PORT d[3] (2672:2672:2672) (3103:3103:3103))
        (PORT d[4] (2973:2973:2973) (3451:3451:3451))
        (PORT d[5] (2759:2759:2759) (3199:3199:3199))
        (PORT d[6] (2414:2414:2414) (2832:2832:2832))
        (PORT d[7] (2212:2212:2212) (2607:2607:2607))
        (PORT d[8] (2468:2468:2468) (2838:2838:2838))
        (PORT d[9] (2834:2834:2834) (3248:3248:3248))
        (PORT d[10] (3543:3543:3543) (4082:4082:4082))
        (PORT d[11] (2994:2994:2994) (3483:3483:3483))
        (PORT d[12] (3310:3310:3310) (3853:3853:3853))
        (PORT clk (1307:1307:1307) (1335:1335:1335))
        (PORT ena (2954:2954:2954) (3386:3386:3386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1335:1335:1335))
        (PORT d[0] (2954:2954:2954) (3386:3386:3386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a313\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1042:1042:1042) (1208:1208:1208))
        (PORT clk (1354:1354:1354) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1968:1968:1968) (2245:2245:2245))
        (PORT d[1] (2203:2203:2203) (2533:2533:2533))
        (PORT d[2] (2009:2009:2009) (2307:2307:2307))
        (PORT d[3] (2149:2149:2149) (2542:2542:2542))
        (PORT d[4] (2064:2064:2064) (2389:2389:2389))
        (PORT d[5] (1929:1929:1929) (2215:2215:2215))
        (PORT d[6] (2448:2448:2448) (2780:2780:2780))
        (PORT d[7] (1966:1966:1966) (2262:2262:2262))
        (PORT d[8] (1902:1902:1902) (2184:2184:2184))
        (PORT d[9] (1554:1554:1554) (1828:1828:1828))
        (PORT d[10] (1914:1914:1914) (2199:2199:2199))
        (PORT d[11] (1974:1974:1974) (2273:2273:2273))
        (PORT d[12] (1912:1912:1912) (2188:2188:2188))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1778:1778:1778) (2035:2035:2035))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (PORT d[0] (2062:2062:2062) (2328:2328:2328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1572:1572:1572) (1813:1813:1813))
        (PORT d[1] (1954:1954:1954) (2285:2285:2285))
        (PORT d[2] (1496:1496:1496) (1731:1731:1731))
        (PORT d[3] (1496:1496:1496) (1720:1720:1720))
        (PORT d[4] (1655:1655:1655) (1891:1891:1891))
        (PORT d[5] (2075:2075:2075) (2419:2419:2419))
        (PORT d[6] (2330:2330:2330) (2701:2701:2701))
        (PORT d[7] (1806:1806:1806) (2125:2125:2125))
        (PORT d[8] (1873:1873:1873) (2149:2149:2149))
        (PORT d[9] (1804:1804:1804) (2050:2050:2050))
        (PORT d[10] (2706:2706:2706) (3098:3098:3098))
        (PORT d[11] (1862:1862:1862) (2138:2138:2138))
        (PORT d[12] (3136:3136:3136) (3657:3657:3657))
        (PORT clk (1311:1311:1311) (1339:1339:1339))
        (PORT ena (2647:2647:2647) (3009:3009:3009))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1339:1339:1339))
        (PORT d[0] (2647:2647:2647) (3009:3009:3009))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a261\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1413:1413:1413) (1642:1642:1642))
        (PORT clk (1320:1320:1320) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3480:3480:3480) (3993:3993:3993))
        (PORT d[1] (2845:2845:2845) (3344:3344:3344))
        (PORT d[2] (2712:2712:2712) (3187:3187:3187))
        (PORT d[3] (2706:2706:2706) (3176:3176:3176))
        (PORT d[4] (2310:2310:2310) (2689:2689:2689))
        (PORT d[5] (3300:3300:3300) (3848:3848:3848))
        (PORT d[6] (3188:3188:3188) (3676:3676:3676))
        (PORT d[7] (3102:3102:3102) (3596:3596:3596))
        (PORT d[8] (3788:3788:3788) (4370:4370:4370))
        (PORT d[9] (2330:2330:2330) (2721:2721:2721))
        (PORT d[10] (2038:2038:2038) (2389:2389:2389))
        (PORT d[11] (2124:2124:2124) (2528:2528:2528))
        (PORT d[12] (2627:2627:2627) (3093:3093:3093))
        (PORT clk (1318:1318:1318) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2610:2610:2610) (2938:2938:2938))
        (PORT clk (1318:1318:1318) (1342:1342:1342))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1344:1344:1344))
        (PORT d[0] (2894:2894:2894) (3231:3231:3231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2953:2953:2953) (3457:3457:3457))
        (PORT d[1] (2671:2671:2671) (3154:3154:3154))
        (PORT d[2] (2047:2047:2047) (2418:2418:2418))
        (PORT d[3] (2862:2862:2862) (3310:3310:3310))
        (PORT d[4] (2772:2772:2772) (3218:3218:3218))
        (PORT d[5] (2559:2559:2559) (2971:2971:2971))
        (PORT d[6] (2403:2403:2403) (2804:2804:2804))
        (PORT d[7] (2216:2216:2216) (2614:2614:2614))
        (PORT d[8] (2120:2120:2120) (2446:2446:2446))
        (PORT d[9] (2799:2799:2799) (3203:3203:3203))
        (PORT d[10] (3186:3186:3186) (3674:3674:3674))
        (PORT d[11] (2364:2364:2364) (2773:2773:2773))
        (PORT d[12] (3114:3114:3114) (3632:3632:3632))
        (PORT clk (1277:1277:1277) (1303:1303:1303))
        (PORT ena (2756:2756:2756) (3159:3159:3159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1277:1277:1277) (1303:1303:1303))
        (PORT d[0] (2756:2756:2756) (3159:3159:3159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a209\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1248:1248:1248) (1467:1467:1467))
        (PORT clk (1326:1326:1326) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3646:3646:3646) (4174:4174:4174))
        (PORT d[1] (3006:3006:3006) (3525:3525:3525))
        (PORT d[2] (2784:2784:2784) (3258:3258:3258))
        (PORT d[3] (2363:2363:2363) (2776:2776:2776))
        (PORT d[4] (2352:2352:2352) (2753:2753:2753))
        (PORT d[5] (3142:3142:3142) (3671:3671:3671))
        (PORT d[6] (3204:3204:3204) (3693:3693:3693))
        (PORT d[7] (3068:3068:3068) (3553:3553:3553))
        (PORT d[8] (3606:3606:3606) (4159:4159:4159))
        (PORT d[9] (2176:2176:2176) (2547:2547:2547))
        (PORT d[10] (2016:2016:2016) (2353:2353:2353))
        (PORT d[11] (2095:2095:2095) (2492:2492:2492))
        (PORT d[12] (2442:2442:2442) (2879:2879:2879))
        (PORT clk (1324:1324:1324) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2990:2990:2990) (3463:3463:3463))
        (PORT clk (1324:1324:1324) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (PORT d[0] (3274:3274:3274) (3756:3756:3756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2917:2917:2917) (3414:3414:3414))
        (PORT d[1] (2828:2828:2828) (3335:3335:3335))
        (PORT d[2] (2210:2210:2210) (2601:2601:2601))
        (PORT d[3] (2675:2675:2675) (3098:3098:3098))
        (PORT d[4] (2776:2776:2776) (3220:3220:3220))
        (PORT d[5] (2212:2212:2212) (2579:2579:2579))
        (PORT d[6] (2410:2410:2410) (2818:2818:2818))
        (PORT d[7] (2200:2200:2200) (2592:2592:2592))
        (PORT d[8] (2086:2086:2086) (2402:2402:2402))
        (PORT d[9] (2657:2657:2657) (3045:3045:3045))
        (PORT d[10] (2998:2998:2998) (3458:3458:3458))
        (PORT d[11] (2639:2639:2639) (3086:3086:3086))
        (PORT d[12] (2961:2961:2961) (3463:3463:3463))
        (PORT clk (1283:1283:1283) (1311:1311:1311))
        (PORT ena (2563:2563:2563) (2932:2932:2932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1311:1311:1311))
        (PORT d[0] (2563:2563:2563) (2932:2932:2932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a287\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1031:1031:1031) (1223:1223:1223))
        (PORT clk (1345:1345:1345) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3104:3104:3104) (3546:3546:3546))
        (PORT d[1] (2602:2602:2602) (2988:2988:2988))
        (PORT d[2] (2156:2156:2156) (2543:2543:2543))
        (PORT d[3] (2414:2414:2414) (2821:2821:2821))
        (PORT d[4] (2222:2222:2222) (2539:2539:2539))
        (PORT d[5] (3308:3308:3308) (3860:3860:3860))
        (PORT d[6] (1947:1947:1947) (2246:2246:2246))
        (PORT d[7] (2419:2419:2419) (2826:2826:2826))
        (PORT d[8] (2664:2664:2664) (3119:3119:3119))
        (PORT d[9] (1638:1638:1638) (1932:1932:1932))
        (PORT d[10] (1478:1478:1478) (1732:1732:1732))
        (PORT d[11] (2217:2217:2217) (2623:2623:2623))
        (PORT d[12] (2562:2562:2562) (3029:3029:3029))
        (PORT clk (1343:1343:1343) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2677:2677:2677) (2946:2946:2946))
        (PORT clk (1343:1343:1343) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1372:1372:1372))
        (PORT d[0] (2961:2961:2961) (3239:3239:3239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1853:1853:1853) (2123:2123:2123))
        (PORT d[1] (2771:2771:2771) (3254:3254:3254))
        (PORT d[2] (1685:1685:1685) (1996:1996:1996))
        (PORT d[3] (2259:2259:2259) (2611:2611:2611))
        (PORT d[4] (1997:1997:1997) (2286:2286:2286))
        (PORT d[5] (2224:2224:2224) (2580:2580:2580))
        (PORT d[6] (2033:2033:2033) (2375:2375:2375))
        (PORT d[7] (1628:1628:1628) (1914:1914:1914))
        (PORT d[8] (1795:1795:1795) (2065:2065:2065))
        (PORT d[9] (2340:2340:2340) (2645:2645:2645))
        (PORT d[10] (2826:2826:2826) (3253:3253:3253))
        (PORT d[11] (2279:2279:2279) (2663:2663:2663))
        (PORT d[12] (2629:2629:2629) (3072:3072:3072))
        (PORT clk (1302:1302:1302) (1331:1331:1331))
        (PORT ena (2557:2557:2557) (2912:2912:2912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1331:1331:1331))
        (PORT d[0] (2557:2557:2557) (2912:2912:2912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a235\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1218:1218:1218) (1436:1436:1436))
        (PORT clk (1349:1349:1349) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3861:3861:3861) (4420:4420:4420))
        (PORT d[1] (2975:2975:2975) (3478:3478:3478))
        (PORT d[2] (2363:2363:2363) (2794:2794:2794))
        (PORT d[3] (2669:2669:2669) (3129:3129:3129))
        (PORT d[4] (2317:2317:2317) (2710:2710:2710))
        (PORT d[5] (3441:3441:3441) (4021:4021:4021))
        (PORT d[6] (2019:2019:2019) (2342:2342:2342))
        (PORT d[7] (2775:2775:2775) (3231:3231:3231))
        (PORT d[8] (3796:3796:3796) (4349:4349:4349))
        (PORT d[9] (1842:1842:1842) (2174:2174:2174))
        (PORT d[10] (1866:1866:1866) (2192:2192:2192))
        (PORT d[11] (2218:2218:2218) (2619:2619:2619))
        (PORT d[12] (2724:2724:2724) (3229:3229:3229))
        (PORT clk (1347:1347:1347) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2687:2687:2687) (3070:3070:3070))
        (PORT clk (1347:1347:1347) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1377:1377:1377))
        (PORT d[0] (2971:2971:2971) (3363:3363:3363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1907:1907:1907) (2196:2196:2196))
        (PORT d[1] (2226:2226:2226) (2621:2621:2621))
        (PORT d[2] (1877:1877:1877) (2221:2221:2221))
        (PORT d[3] (1731:1731:1731) (1997:1997:1997))
        (PORT d[4] (2924:2924:2924) (3395:3395:3395))
        (PORT d[5] (2750:2750:2750) (3166:3166:3166))
        (PORT d[6] (2678:2678:2678) (3117:3117:3117))
        (PORT d[7] (1638:1638:1638) (1920:1920:1920))
        (PORT d[8] (1928:1928:1928) (2229:2229:2229))
        (PORT d[9] (2619:2619:2619) (2993:2993:2993))
        (PORT d[10] (2786:2786:2786) (3217:3217:3217))
        (PORT d[11] (2566:2566:2566) (2969:2969:2969))
        (PORT d[12] (3029:3029:3029) (3529:3529:3529))
        (PORT clk (1306:1306:1306) (1336:1336:1336))
        (PORT ena (2398:2398:2398) (2740:2740:2740))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1336:1336:1336))
        (PORT d[0] (2398:2398:2398) (2740:2740:2740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a391\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1111:1111:1111) (1298:1298:1298))
        (PORT clk (1324:1324:1324) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3143:3143:3143) (3597:3597:3597))
        (PORT d[1] (2815:2815:2815) (3302:3302:3302))
        (PORT d[2] (2125:2125:2125) (2504:2504:2504))
        (PORT d[3] (2450:2450:2450) (2870:2870:2870))
        (PORT d[4] (2082:2082:2082) (2428:2428:2428))
        (PORT d[5] (3311:3311:3311) (3869:3869:3869))
        (PORT d[6] (2777:2777:2777) (3185:3185:3185))
        (PORT d[7] (2409:2409:2409) (2813:2813:2813))
        (PORT d[8] (3382:3382:3382) (3900:3900:3900))
        (PORT d[9] (1927:1927:1927) (2267:2267:2267))
        (PORT d[10] (1665:1665:1665) (1947:1947:1947))
        (PORT d[11] (2034:2034:2034) (2414:2414:2414))
        (PORT d[12] (2738:2738:2738) (3231:3231:3231))
        (PORT clk (1322:1322:1322) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1949:1949:1949) (2231:2231:2231))
        (PORT clk (1322:1322:1322) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (PORT d[0] (2233:2233:2233) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2095:2095:2095) (2410:2410:2410))
        (PORT d[1] (2424:2424:2424) (2842:2842:2842))
        (PORT d[2] (1864:1864:1864) (2198:2198:2198))
        (PORT d[3] (1529:1529:1529) (1766:1766:1766))
        (PORT d[4] (2186:2186:2186) (2502:2502:2502))
        (PORT d[5] (2360:2360:2360) (2765:2765:2765))
        (PORT d[6] (2174:2174:2174) (2521:2521:2521))
        (PORT d[7] (1820:1820:1820) (2136:2136:2136))
        (PORT d[8] (1715:1715:1715) (1976:1976:1976))
        (PORT d[9] (2506:2506:2506) (2830:2830:2830))
        (PORT d[10] (2978:2978:2978) (3447:3447:3447))
        (PORT d[11] (2653:2653:2653) (3094:3094:3094))
        (PORT d[12] (2809:2809:2809) (3281:3281:3281))
        (PORT clk (1281:1281:1281) (1309:1309:1309))
        (PORT ena (2408:2408:2408) (2756:2756:2756))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1309:1309:1309))
        (PORT d[0] (2408:2408:2408) (2756:2756:2756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a339\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1034:1034:1034) (1198:1198:1198))
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1977:1977:1977) (2253:2253:2253))
        (PORT d[1] (2058:2058:2058) (2375:2375:2375))
        (PORT d[2] (2325:2325:2325) (2661:2661:2661))
        (PORT d[3] (2294:2294:2294) (2697:2697:2697))
        (PORT d[4] (2079:2079:2079) (2405:2405:2405))
        (PORT d[5] (1954:1954:1954) (2250:2250:2250))
        (PORT d[6] (2277:2277:2277) (2587:2587:2587))
        (PORT d[7] (2123:2123:2123) (2437:2437:2437))
        (PORT d[8] (2220:2220:2220) (2543:2543:2543))
        (PORT d[9] (1741:1741:1741) (2033:2033:2033))
        (PORT d[10] (2143:2143:2143) (2440:2440:2440))
        (PORT d[11] (2172:2172:2172) (2471:2471:2471))
        (PORT d[12] (1942:1942:1942) (2221:2221:2221))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1900:1900:1900) (2134:2134:2134))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (PORT d[0] (2184:2184:2184) (2427:2427:2427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1730:1730:1730) (2001:2001:2001))
        (PORT d[1] (1821:1821:1821) (2139:2139:2139))
        (PORT d[2] (1667:1667:1667) (1926:1926:1926))
        (PORT d[3] (1667:1667:1667) (1907:1907:1907))
        (PORT d[4] (1831:1831:1831) (2091:2091:2091))
        (PORT d[5] (2071:2071:2071) (2409:2409:2409))
        (PORT d[6] (2253:2253:2253) (2656:2656:2656))
        (PORT d[7] (1637:1637:1637) (1932:1932:1932))
        (PORT d[8] (1893:1893:1893) (2172:2172:2172))
        (PORT d[9] (2273:2273:2273) (2598:2598:2598))
        (PORT d[10] (2728:2728:2728) (3129:3129:3129))
        (PORT d[11] (1875:1875:1875) (2182:2182:2182))
        (PORT d[12] (3301:3301:3301) (3839:3839:3839))
        (PORT clk (1300:1300:1300) (1327:1327:1327))
        (PORT ena (2532:2532:2532) (2891:2891:2891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1327:1327:1327))
        (PORT d[0] (2532:2532:2532) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a130\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1014:1014:1014) (1181:1181:1181))
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2002:2002:2002) (2282:2282:2282))
        (PORT d[1] (2048:2048:2048) (2360:2360:2360))
        (PORT d[2] (2020:2020:2020) (2322:2322:2322))
        (PORT d[3] (2300:2300:2300) (2711:2711:2711))
        (PORT d[4] (2055:2055:2055) (2370:2370:2370))
        (PORT d[5] (1940:1940:1940) (2229:2229:2229))
        (PORT d[6] (2443:2443:2443) (2774:2774:2774))
        (PORT d[7] (1954:1954:1954) (2243:2243:2243))
        (PORT d[8] (2356:2356:2356) (2695:2695:2695))
        (PORT d[9] (1752:1752:1752) (2048:2048:2048))
        (PORT d[10] (2086:2086:2086) (2396:2396:2396))
        (PORT d[11] (2143:2143:2143) (2464:2464:2464))
        (PORT d[12] (1917:1917:1917) (2189:2189:2189))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2348:2348:2348) (2704:2704:2704))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (PORT d[0] (2632:2632:2632) (2997:2997:2997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1556:1556:1556) (1801:1801:1801))
        (PORT d[1] (1831:1831:1831) (2153:2153:2153))
        (PORT d[2] (1648:1648:1648) (1898:1898:1898))
        (PORT d[3] (1511:1511:1511) (1732:1732:1732))
        (PORT d[4] (1808:1808:1808) (2063:2063:2063))
        (PORT d[5] (2070:2070:2070) (2408:2408:2408))
        (PORT d[6] (2269:2269:2269) (2667:2667:2667))
        (PORT d[7] (1648:1648:1648) (1947:1947:1947))
        (PORT d[8] (1881:1881:1881) (2158:2158:2158))
        (PORT d[9] (1804:1804:1804) (2051:2051:2051))
        (PORT d[10] (2727:2727:2727) (3128:3128:3128))
        (PORT d[11] (2066:2066:2066) (2376:2376:2376))
        (PORT d[12] (3288:3288:3288) (3824:3824:3824))
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (PORT ena (2517:2517:2517) (2879:2879:2879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (PORT d[0] (2517:2517:2517) (2879:2879:2879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a156\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1090:1090:1090) (1282:1282:1282))
        (PORT clk (1354:1354:1354) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2533:2533:2533) (2887:2887:2887))
        (PORT d[1] (2900:2900:2900) (3383:3383:3383))
        (PORT d[2] (2580:2580:2580) (2961:2961:2961))
        (PORT d[3] (2346:2346:2346) (2776:2776:2776))
        (PORT d[4] (2508:2508:2508) (2932:2932:2932))
        (PORT d[5] (3075:3075:3075) (3584:3584:3584))
        (PORT d[6] (2286:2286:2286) (2601:2601:2601))
        (PORT d[7] (2283:2283:2283) (2611:2611:2611))
        (PORT d[8] (2219:2219:2219) (2543:2543:2543))
        (PORT d[9] (1568:1568:1568) (1845:1845:1845))
        (PORT d[10] (2433:2433:2433) (2847:2847:2847))
        (PORT d[11] (2178:2178:2178) (2484:2484:2484))
        (PORT d[12] (2284:2284:2284) (2611:2611:2611))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2380:2380:2380) (2714:2714:2714))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (PORT d[0] (2664:2664:2664) (3007:3007:3007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1933:1933:1933) (2218:2218:2218))
        (PORT d[1] (1839:1839:1839) (2166:2166:2166))
        (PORT d[2] (2026:2026:2026) (2326:2326:2326))
        (PORT d[3] (2297:2297:2297) (2656:2656:2656))
        (PORT d[4] (2953:2953:2953) (3440:3440:3440))
        (PORT d[5] (2460:2460:2460) (2859:2859:2859))
        (PORT d[6] (2644:2644:2644) (3096:3096:3096))
        (PORT d[7] (1594:1594:1594) (1875:1875:1875))
        (PORT d[8] (2305:2305:2305) (2666:2666:2666))
        (PORT d[9] (2281:2281:2281) (2613:2613:2613))
        (PORT d[10] (3092:3092:3092) (3543:3543:3543))
        (PORT d[11] (2357:2357:2357) (2731:2731:2731))
        (PORT d[12] (3260:3260:3260) (3813:3813:3813))
        (PORT clk (1311:1311:1311) (1339:1339:1339))
        (PORT ena (2579:2579:2579) (2954:2954:2954))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1339:1339:1339))
        (PORT d[0] (2579:2579:2579) (2954:2954:2954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a104\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1115:1115:1115) (1299:1299:1299))
        (PORT clk (1364:1364:1364) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2531:2531:2531) (2882:2882:2882))
        (PORT d[1] (2724:2724:2724) (3183:3183:3183))
        (PORT d[2] (2582:2582:2582) (2971:2971:2971))
        (PORT d[3] (2347:2347:2347) (2774:2774:2774))
        (PORT d[4] (2352:2352:2352) (2752:2752:2752))
        (PORT d[5] (3060:3060:3060) (3569:3569:3569))
        (PORT d[6] (2447:2447:2447) (2777:2777:2777))
        (PORT d[7] (2445:2445:2445) (2792:2792:2792))
        (PORT d[8] (2391:2391:2391) (2738:2738:2738))
        (PORT d[9] (1943:1943:1943) (2281:2281:2281))
        (PORT d[10] (2408:2408:2408) (2816:2816:2816))
        (PORT d[11] (2349:2349:2349) (2675:2675:2675))
        (PORT d[12] (2452:2452:2452) (2801:2801:2801))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2694:2694:2694) (3038:3038:3038))
        (PORT clk (1362:1362:1362) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1391:1391:1391))
        (PORT d[0] (2978:2978:2978) (3331:3331:3331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1942:1942:1942) (2236:2236:2236))
        (PORT d[1] (1994:1994:1994) (2341:2341:2341))
        (PORT d[2] (2049:2049:2049) (2427:2427:2427))
        (PORT d[3] (2110:2110:2110) (2442:2442:2442))
        (PORT d[4] (2772:2772:2772) (3233:3233:3233))
        (PORT d[5] (2659:2659:2659) (3094:3094:3094))
        (PORT d[6] (2652:2652:2652) (3105:3105:3105))
        (PORT d[7] (1613:1613:1613) (1896:1896:1896))
        (PORT d[8] (2461:2461:2461) (2829:2829:2829))
        (PORT d[9] (2442:2442:2442) (2795:2795:2795))
        (PORT d[10] (3247:3247:3247) (3713:3713:3713))
        (PORT d[11] (2719:2719:2719) (3135:3135:3135))
        (PORT d[12] (3214:3214:3214) (3753:3753:3753))
        (PORT clk (1321:1321:1321) (1350:1350:1350))
        (PORT ena (2554:2554:2554) (2923:2923:2923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1350:1350:1350))
        (PORT d[0] (2554:2554:2554) (2923:2923:2923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a182\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1132:1132:1132) (1323:1323:1323))
        (PORT clk (1378:1378:1378) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2883:2883:2883) (3277:3277:3277))
        (PORT d[1] (2550:2550:2550) (2983:2983:2983))
        (PORT d[2] (2859:2859:2859) (3356:3356:3356))
        (PORT d[3] (2528:2528:2528) (2982:2982:2982))
        (PORT d[4] (2699:2699:2699) (3152:3152:3152))
        (PORT d[5] (3086:3086:3086) (3601:3601:3601))
        (PORT d[6] (3352:3352:3352) (3867:3867:3867))
        (PORT d[7] (3115:3115:3115) (3599:3599:3599))
        (PORT d[8] (2741:2741:2741) (3129:3129:3129))
        (PORT d[9] (1943:1943:1943) (2280:2280:2280))
        (PORT d[10] (2255:2255:2255) (2645:2645:2645))
        (PORT d[11] (3338:3338:3338) (3825:3825:3825))
        (PORT d[12] (2839:2839:2839) (3249:3249:3249))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2783:2783:2783) (3176:3176:3176))
        (PORT clk (1376:1376:1376) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (PORT d[0] (3067:3067:3067) (3469:3469:3469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2725:2725:2725) (3181:3181:3181))
        (PORT d[1] (2199:2199:2199) (2576:2576:2576))
        (PORT d[2] (1870:1870:1870) (2220:2220:2220))
        (PORT d[3] (2093:2093:2093) (2417:2417:2417))
        (PORT d[4] (2757:2757:2757) (3212:3212:3212))
        (PORT d[5] (2335:2335:2335) (2707:2707:2707))
        (PORT d[6] (3005:3005:3005) (3501:3501:3501))
        (PORT d[7] (1611:1611:1611) (1893:1893:1893))
        (PORT d[8] (2621:2621:2621) (3037:3037:3037))
        (PORT d[9] (2628:2628:2628) (3013:3013:3013))
        (PORT d[10] (2818:2818:2818) (3273:3273:3273))
        (PORT d[11] (2708:2708:2708) (3123:3123:3123))
        (PORT d[12] (2977:2977:2977) (3493:3493:3493))
        (PORT clk (1335:1335:1335) (1363:1363:1363))
        (PORT ena (2743:2743:2743) (3132:3132:3132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1363:1363:1363))
        (PORT d[0] (2743:2743:2743) (3132:3132:3132))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1113:1113:1113) (1299:1299:1299))
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2540:2540:2540) (2895:2895:2895))
        (PORT d[1] (2888:2888:2888) (3370:3370:3370))
        (PORT d[2] (2571:2571:2571) (2956:2956:2956))
        (PORT d[3] (2358:2358:2358) (2788:2788:2788))
        (PORT d[4] (2494:2494:2494) (2917:2917:2917))
        (PORT d[5] (3075:3075:3075) (3583:3583:3583))
        (PORT d[6] (3130:3130:3130) (3611:3611:3611))
        (PORT d[7] (2471:2471:2471) (2829:2829:2829))
        (PORT d[8] (2385:2385:2385) (2732:2732:2732))
        (PORT d[9] (1897:1897:1897) (2208:2208:2208))
        (PORT d[10] (2417:2417:2417) (2827:2827:2827))
        (PORT d[11] (2358:2358:2358) (2690:2690:2690))
        (PORT d[12] (2451:2451:2451) (2804:2804:2804))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2393:2393:2393) (2714:2714:2714))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (PORT d[0] (2677:2677:2677) (3007:3007:3007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1924:1924:1924) (2211:2211:2211))
        (PORT d[1] (1849:1849:1849) (2182:2182:2182))
        (PORT d[2] (2032:2032:2032) (2334:2334:2334))
        (PORT d[3] (2263:2263:2263) (2610:2610:2610))
        (PORT d[4] (2957:2957:2957) (3448:3448:3448))
        (PORT d[5] (2630:2630:2630) (3055:3055:3055))
        (PORT d[6] (2651:2651:2651) (3104:3104:3104))
        (PORT d[7] (1761:1761:1761) (2066:2066:2066))
        (PORT d[8] (2473:2473:2473) (2849:2849:2849))
        (PORT d[9] (2459:2459:2459) (2822:2822:2822))
        (PORT d[10] (3236:3236:3236) (3700:3700:3700))
        (PORT d[11] (2863:2863:2863) (3299:3299:3299))
        (PORT d[12] (3241:3241:3241) (3790:3790:3790))
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (PORT ena (2572:2572:2572) (2948:2948:2948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (PORT d[0] (2572:2572:2572) (2948:2948:2948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a312\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1079:1079:1079) (1251:1251:1251))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2339:2339:2339) (2663:2663:2663))
        (PORT d[1] (2531:2531:2531) (2907:2907:2907))
        (PORT d[2] (2385:2385:2385) (2743:2743:2743))
        (PORT d[3] (2179:2179:2179) (2587:2587:2587))
        (PORT d[4] (2396:2396:2396) (2758:2758:2758))
        (PORT d[5] (2885:2885:2885) (3367:3367:3367))
        (PORT d[6] (2251:2251:2251) (2555:2555:2555))
        (PORT d[7] (2337:2337:2337) (2686:2686:2686))
        (PORT d[8] (2196:2196:2196) (2515:2515:2515))
        (PORT d[9] (1730:1730:1730) (2022:2022:2022))
        (PORT d[10] (2280:2280:2280) (2614:2614:2614))
        (PORT d[11] (2332:2332:2332) (2677:2677:2677))
        (PORT d[12] (2262:2262:2262) (2586:2586:2586))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2957:2957:2957) (3393:3393:3393))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT d[0] (3063:3063:3063) (3483:3483:3483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1921:1921:1921) (2217:2217:2217))
        (PORT d[1] (1871:1871:1871) (2207:2207:2207))
        (PORT d[2] (1790:1790:1790) (2118:2118:2118))
        (PORT d[3] (2483:2483:2483) (2869:2869:2869))
        (PORT d[4] (2010:2010:2010) (2292:2292:2292))
        (PORT d[5] (2449:2449:2449) (2851:2851:2851))
        (PORT d[6] (2467:2467:2467) (2896:2896:2896))
        (PORT d[7] (1594:1594:1594) (1879:1879:1879))
        (PORT d[8] (2449:2449:2449) (2826:2826:2826))
        (PORT d[9] (2259:2259:2259) (2586:2586:2586))
        (PORT d[10] (3058:3058:3058) (3499:3499:3499))
        (PORT d[11] (2543:2543:2543) (2942:2942:2942))
        (PORT d[12] (3507:3507:3507) (4080:4080:4080))
        (PORT clk (1293:1293:1293) (1320:1320:1320))
        (PORT ena (2762:2762:2762) (3161:3161:3161))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1320:1320:1320))
        (PORT d[0] (2762:2762:2762) (3161:3161:3161))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a286\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1139:1139:1139) (1332:1332:1332))
        (PORT clk (1375:1375:1375) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2886:2886:2886) (3284:3284:3284))
        (PORT d[1] (2573:2573:2573) (3008:3008:3008))
        (PORT d[2] (2738:2738:2738) (3229:3229:3229))
        (PORT d[3] (2338:2338:2338) (2762:2762:2762))
        (PORT d[4] (2822:2822:2822) (3275:3275:3275))
        (PORT d[5] (2852:2852:2852) (3335:3335:3335))
        (PORT d[6] (3320:3320:3320) (3827:3827:3827))
        (PORT d[7] (2939:2939:2939) (3398:3398:3398))
        (PORT d[8] (2723:2723:2723) (3110:3110:3110))
        (PORT d[9] (1596:1596:1596) (1879:1879:1879))
        (PORT d[10] (2232:2232:2232) (2618:2618:2618))
        (PORT d[11] (3155:3155:3155) (3611:3611:3611))
        (PORT d[12] (2666:2666:2666) (3051:3051:3051))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2066:2066:2066) (2363:2363:2363))
        (PORT clk (1373:1373:1373) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1399:1399:1399))
        (PORT d[0] (2262:2262:2262) (2564:2564:2564))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2744:2744:2744) (3211:3211:3211))
        (PORT d[1] (2216:2216:2216) (2606:2606:2606))
        (PORT d[2] (2174:2174:2174) (2557:2557:2557))
        (PORT d[3] (2075:2075:2075) (2396:2396:2396))
        (PORT d[4] (2897:2897:2897) (3360:3360:3360))
        (PORT d[5] (2357:2357:2357) (2734:2734:2734))
        (PORT d[6] (2988:2988:2988) (3481:3481:3481))
        (PORT d[7] (1946:1946:1946) (2271:2271:2271))
        (PORT d[8] (2303:2303:2303) (2676:2676:2676))
        (PORT d[9] (2631:2631:2631) (3012:3012:3012))
        (PORT d[10] (2640:2640:2640) (3070:3070:3070))
        (PORT d[11] (2728:2728:2728) (3150:3150:3150))
        (PORT d[12] (2848:2848:2848) (3338:3338:3338))
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (PORT ena (2735:2735:2735) (3126:3126:3126))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1358:1358:1358))
        (PORT d[0] (2735:2735:2735) (3126:3126:3126))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a260\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[0\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (195:195:195))
        (PORT datab (1468:1468:1468) (1678:1678:1678))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[1\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1303:1303:1303))
        (PORT datab (224:224:224) (282:282:282))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[2\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (291:291:291))
        (PORT datab (1311:1311:1311) (1494:1494:1494))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[3\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (403:403:403))
        (PORT datab (1785:1785:1785) (2034:2034:2034))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[4\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (293:293:293))
        (PORT datab (1050:1050:1050) (1212:1212:1212))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[5\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (288:288:288))
        (PORT datab (1649:1649:1649) (1913:1913:1913))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[6\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (397:397:397))
        (PORT datab (1631:1631:1631) (1885:1885:1885))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[7\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1183:1183:1183) (1358:1358:1358))
        (PORT datab (369:369:369) (444:444:444))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[8\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (415:415:415))
        (PORT datab (881:881:881) (1009:1009:1009))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[9\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1605:1605:1605) (1844:1844:1844))
        (PORT datab (355:355:355) (427:427:427))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[10\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1069:1069:1069) (1215:1215:1215))
        (PORT datab (215:215:215) (278:278:278))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[11\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1172:1172:1172) (1381:1381:1381))
        (PORT datab (350:350:350) (424:424:424))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (277:277:277))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (201:201:201) (262:262:262))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (273:273:273))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (364:364:364))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (281:281:281))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (282:282:282))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (280:280:280))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (281:281:281))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (277:277:277))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (284:284:284))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (269:269:269))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (281:281:281))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (214:214:214) (271:271:271))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (271:271:271))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (368:368:368))
        (PORT datab (484:484:484) (579:579:579))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (478:478:478) (577:577:577))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (368:368:368))
        (PORT datab (328:328:328) (401:401:401))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (499:499:499) (593:593:593))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (640:640:640) (751:751:751))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (481:481:481) (571:571:571))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (571:571:571))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (563:563:563))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (323:323:323) (394:394:394))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (459:459:459) (539:539:539))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (412:412:412))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (354:354:354) (424:424:424))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (1062:1062:1062))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (235:235:235) (293:293:293))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (286:286:286))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (233:233:233) (291:291:291))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (502:502:502) (598:598:598))
        (PORT datab (342:342:342) (413:413:413))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (405:405:405))
        (PORT datab (173:173:173) (212:212:212))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (401:401:401))
        (PORT datab (189:189:189) (227:227:227))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (216:216:216))
        (PORT datab (351:351:351) (422:422:422))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (435:435:435) (511:511:511))
        (PORT datab (190:190:190) (228:228:228))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (336:336:336))
        (PORT datab (336:336:336) (401:401:401))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (388:388:388))
        (PORT datab (188:188:188) (225:225:225))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (869:869:869))
        (PORT datab (173:173:173) (212:212:212))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (717:717:717))
        (PORT datab (292:292:292) (341:341:341))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (411:411:411))
        (PORT datab (188:188:188) (227:227:227))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (217:217:217))
        (PORT datab (338:338:338) (412:412:412))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (330:330:330) (405:405:405))
        (PORT datab (281:281:281) (327:327:327))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (217:217:217))
        (PORT datab (353:353:353) (423:423:423))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (354:354:354) (423:423:423))
        (PORT datab (190:190:190) (229:229:229))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (420:420:420))
        (PORT datab (174:174:174) (214:214:214))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (412:412:412))
        (PORT datab (189:189:189) (228:228:228))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan1\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (395:395:395))
        (PORT datab (189:189:189) (228:228:228))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add0\~32\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (207:207:207))
        (PORT datab (600:600:600) (692:692:692))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (208:208:208))
        (PORT datab (307:307:307) (366:366:366))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (170:170:170))
        (PORT datab (359:359:359) (440:440:440))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (365:365:365) (443:443:443))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (461:461:461))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (448:448:448) (532:532:532))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (188:188:188))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (385:385:385))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1225:1225:1225))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (510:510:510) (580:580:580))
        (PORT clrn (701:701:701) (635:635:635))
        (PORT sload (2976:2976:2976) (3385:3385:3385))
        (PORT ena (754:754:754) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1225:1225:1225))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (378:378:378) (431:431:431))
        (PORT clrn (701:701:701) (635:635:635))
        (PORT sload (2976:2976:2976) (3385:3385:3385))
        (PORT ena (754:754:754) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1225:1225:1225))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (516:516:516) (583:583:583))
        (PORT clrn (701:701:701) (635:635:635))
        (PORT sload (2976:2976:2976) (3385:3385:3385))
        (PORT ena (754:754:754) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1225:1225:1225))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (501:501:501) (567:567:567))
        (PORT clrn (701:701:701) (635:635:635))
        (PORT sload (2976:2976:2976) (3385:3385:3385))
        (PORT ena (754:754:754) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1225:1225:1225))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (530:530:530) (600:600:600))
        (PORT clrn (701:701:701) (635:635:635))
        (PORT sload (2976:2976:2976) (3385:3385:3385))
        (PORT ena (754:754:754) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1225:1225:1225))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (490:490:490) (548:548:548))
        (PORT clrn (701:701:701) (635:635:635))
        (PORT sload (2976:2976:2976) (3385:3385:3385))
        (PORT ena (754:754:754) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1225:1225:1225))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (383:383:383) (440:440:440))
        (PORT clrn (701:701:701) (635:635:635))
        (PORT sload (2976:2976:2976) (3385:3385:3385))
        (PORT ena (754:754:754) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1225:1225:1225))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (389:389:389) (445:445:445))
        (PORT clrn (701:701:701) (635:635:635))
        (PORT sload (2976:2976:2976) (3385:3385:3385))
        (PORT ena (754:754:754) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1225:1225:1225))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (502:502:502) (555:555:555))
        (PORT clrn (701:701:701) (635:635:635))
        (PORT sload (2976:2976:2976) (3385:3385:3385))
        (PORT ena (754:754:754) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1225:1225:1225))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (391:391:391) (444:444:444))
        (PORT clrn (701:701:701) (635:635:635))
        (PORT sload (2976:2976:2976) (3385:3385:3385))
        (PORT ena (754:754:754) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1225:1225:1225))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (387:387:387) (436:436:436))
        (PORT clrn (701:701:701) (635:635:635))
        (PORT sload (2976:2976:2976) (3385:3385:3385))
        (PORT ena (754:754:754) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1225:1225:1225))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (303:303:303) (347:347:347))
        (PORT clrn (701:701:701) (635:635:635))
        (PORT sload (2976:2976:2976) (3385:3385:3385))
        (PORT ena (754:754:754) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (348:348:348) (416:416:416))
        (PORT datac (335:335:335) (407:407:407))
        (PORT datad (143:143:143) (187:187:187))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mLCD_Start\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3956:3956:3956) (3486:3486:3486))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|preStart\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT asdata (301:301:301) (343:343:343))
        (PORT clrn (3956:3956:3956) (3486:3486:3486))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|mStart\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (138:138:138) (189:189:189))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|oDone\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3956:3956:3956) (3486:3486:3486))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LessThan1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (213:213:213) (268:268:268))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (122:122:122) (166:166:166))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mLCD_ST\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (248:248:248) (314:314:314))
        (PORT datac (120:120:120) (149:149:149))
        (PORT datad (97:97:97) (118:118:118))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1152:1152:1152))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (187:187:187))
        (PORT datab (135:135:135) (185:185:185))
        (PORT datac (120:120:120) (163:163:163))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (434:434:434))
        (PORT datab (138:138:138) (188:188:188))
        (PORT datac (214:214:214) (266:266:266))
        (PORT datad (125:125:125) (164:164:164))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|ENDS_REG\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1369:1369:1369))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1109:1109:1109) (1094:1094:1094))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|ACK3\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1369:1369:1369))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1109:1109:1109) (1094:1094:1094))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|Selector0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (280:280:280))
        (PORT datab (230:230:230) (285:285:285))
        (PORT datac (191:191:191) (241:241:241))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mLCD_Start\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (191:191:191))
        (PORT datab (136:136:136) (173:173:173))
        (PORT datac (137:137:137) (186:186:186))
        (PORT datad (228:228:228) (284:284:284))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mLCD_Start\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (147:147:147))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|Cont\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3824:3824:3824) (3378:3378:3378))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|Cont\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3824:3824:3824) (3378:3378:3378))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|Cont\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3824:3824:3824) (3378:3378:3378))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|Cont\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3824:3824:3824) (3378:3378:3378))
        (PORT ena (421:421:421) (449:449:449))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|oDone\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (387:387:387))
        (PORT datab (290:290:290) (332:332:332))
        (PORT datad (103:103:103) (120:120:120))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (191:191:191))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datac (122:122:122) (166:166:166))
        (PORT datad (123:123:123) (163:163:163))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (191:191:191))
        (PORT datab (242:242:242) (301:301:301))
        (PORT datac (123:123:123) (166:166:166))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2090:2090:2090) (2445:2445:2445))
        (PORT datab (1016:1016:1016) (1160:1160:1160))
        (PORT datac (1590:1590:1590) (1884:1884:1884))
        (PORT datad (999:999:999) (1092:1092:1092))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1613:1613:1613) (1909:1909:1909))
        (PORT datab (961:961:961) (1093:1093:1093))
        (PORT datac (767:767:767) (884:884:884))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1615:1615:1615) (1911:1911:1911))
        (PORT datab (2088:2088:2088) (2437:2437:2437))
        (PORT datac (730:730:730) (821:821:821))
        (PORT datad (1295:1295:1295) (1473:1473:1473))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2088:2088:2088) (2443:2443:2443))
        (PORT datab (919:919:919) (1031:1031:1031))
        (PORT datac (1589:1589:1589) (1883:1883:1883))
        (PORT datad (775:775:775) (875:875:875))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1529:1529:1529) (1780:1780:1780))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1377:1377:1377) (1614:1614:1614))
        (PORT datab (1910:1910:1910) (2255:2255:2255))
        (PORT datac (1255:1255:1255) (1431:1431:1431))
        (PORT datad (1204:1204:1204) (1366:1366:1366))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1238:1238:1238) (1416:1416:1416))
        (PORT datab (1911:1911:1911) (2256:2256:2256))
        (PORT datac (1029:1029:1029) (1174:1174:1174))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (437:437:437))
        (PORT datab (1910:1910:1910) (2255:2255:2255))
        (PORT datac (1354:1354:1354) (1590:1590:1590))
        (PORT datad (281:281:281) (317:317:317))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (1112:1112:1112))
        (PORT datab (1909:1909:1909) (2253:2253:2253))
        (PORT datac (1353:1353:1353) (1589:1589:1589))
        (PORT datad (357:357:357) (411:411:411))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1215:1215:1215))
        (PORT asdata (957:957:957) (1097:1097:1097))
        (PORT clrn (1166:1166:1166) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2072:2072:2072) (2460:2460:2460))
        (PORT datab (1565:1565:1565) (1837:1837:1837))
        (PORT datac (1347:1347:1347) (1522:1522:1522))
        (PORT datad (1273:1273:1273) (1481:1481:1481))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1198:1198:1198))
        (PORT datab (1909:1909:1909) (2254:2254:2254))
        (PORT datac (1314:1314:1314) (1488:1488:1488))
        (PORT datad (1571:1571:1571) (1843:1843:1843))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1246:1246:1246) (1425:1425:1425))
        (PORT datab (1911:1911:1911) (2256:2256:2256))
        (PORT datac (1354:1354:1354) (1590:1590:1590))
        (PORT datad (886:886:886) (1024:1024:1024))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (1911:1911:1911) (2256:2256:2256))
        (PORT datac (831:831:831) (970:970:970))
        (PORT datad (1042:1042:1042) (1145:1145:1145))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1548:1548:1548) (1751:1751:1751))
        (PORT datab (382:382:382) (445:445:445))
        (PORT datac (1880:1880:1880) (2214:2214:2214))
        (PORT datad (1700:1700:1700) (1984:1984:1984))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2093:2093:2093) (2448:2448:2448))
        (PORT datab (1140:1140:1140) (1298:1298:1298))
        (PORT datac (1591:1591:1591) (1885:1885:1885))
        (PORT datad (746:746:746) (836:836:836))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2086:2086:2086) (2441:2441:2441))
        (PORT datab (1424:1424:1424) (1647:1647:1647))
        (PORT datac (1588:1588:1588) (1882:1882:1882))
        (PORT datad (1191:1191:1191) (1321:1321:1321))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1612:1612:1612) (1909:1909:1909))
        (PORT datab (2082:2082:2082) (2431:2431:2431))
        (PORT datac (625:625:625) (713:713:713))
        (PORT datad (1311:1311:1311) (1445:1445:1445))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (138:138:138))
        (PORT datab (104:104:104) (134:134:134))
        (PORT datac (1531:1531:1531) (1782:1782:1782))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (1184:1184:1184))
        (PORT datab (895:895:895) (1048:1048:1048))
        (PORT datac (864:864:864) (1017:1017:1017))
        (PORT datad (1013:1013:1013) (1201:1201:1201))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[23\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (1043:1043:1043))
        (PORT datab (940:940:940) (1072:1072:1072))
        (PORT datac (976:976:976) (1157:1157:1157))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (788:788:788))
        (PORT datab (1522:1522:1522) (1796:1796:1796))
        (PORT datac (755:755:755) (890:890:890))
        (PORT datad (532:532:532) (605:605:605))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (834:834:834))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (512:512:512) (584:584:584))
        (PORT datad (1505:1505:1505) (1768:1768:1768))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (521:521:521) (602:602:602))
        (PORT datab (1525:1525:1525) (1800:1800:1800))
        (PORT datac (753:753:753) (888:888:888))
        (PORT datad (848:848:848) (969:969:969))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (802:802:802))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (678:678:678) (777:777:777))
        (PORT datad (1513:1513:1513) (1779:1779:1779))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[22\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (987:987:987) (1142:1142:1142))
        (PORT datac (92:92:92) (115:115:115))
        (PORT datad (548:548:548) (648:648:648))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[22\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (601:601:601))
        (PORT datab (1523:1523:1523) (1797:1797:1797))
        (PORT datac (754:754:754) (890:890:890))
        (PORT datad (518:518:518) (596:596:596))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[22\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (420:420:420))
        (PORT datab (1531:1531:1531) (1807:1807:1807))
        (PORT datac (750:750:750) (885:885:885))
        (PORT datad (526:526:526) (605:605:605))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[22\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (988:988:988) (1142:1142:1142))
        (PORT datac (89:89:89) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[22\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (590:590:590))
        (PORT datab (1520:1520:1520) (1794:1794:1794))
        (PORT datac (756:756:756) (891:891:891))
        (PORT datad (693:693:693) (796:796:796))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[22\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (773:773:773) (913:913:913))
        (PORT datac (528:528:528) (614:614:614))
        (PORT datad (854:854:854) (972:972:972))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[22\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (1529:1529:1529) (1805:1805:1805))
        (PORT datac (970:970:970) (1123:1123:1123))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[22\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (551:551:551) (650:650:650))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (1233:1233:1233))
        (PORT datab (513:513:513) (590:590:590))
        (PORT datac (1750:1750:1750) (2062:2062:2062))
        (PORT datad (654:654:654) (739:739:739))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (945:945:945))
        (PORT datab (505:505:505) (581:581:581))
        (PORT datac (1751:1751:1751) (2063:2063:2063))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1049:1049:1049) (1234:1234:1234))
        (PORT datab (704:704:704) (812:812:812))
        (PORT datac (1749:1749:1749) (2062:2062:2062))
        (PORT datad (787:787:787) (902:902:902))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (850:850:850) (971:971:971))
        (PORT datab (835:835:835) (951:951:951))
        (PORT datac (1750:1750:1750) (2062:2062:2062))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[21\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1426:1426:1426))
        (PORT datab (323:323:323) (369:369:369))
        (PORT datac (1999:1999:1999) (2351:2351:2351))
        (PORT datad (527:527:527) (601:601:601))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[21\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1426:1426:1426))
        (PORT datab (2015:2015:2015) (2373:2373:2373))
        (PORT datac (520:520:520) (589:589:589))
        (PORT datad (913:913:913) (1038:1038:1038))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[21\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (878:878:878))
        (PORT datab (649:649:649) (749:749:749))
        (PORT datac (1994:1994:1994) (2345:2345:2345))
        (PORT datad (1159:1159:1159) (1360:1360:1360))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[21\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1426:1426:1426))
        (PORT datab (724:724:724) (821:821:821))
        (PORT datac (1998:1998:1998) (2350:2350:2350))
        (PORT datad (349:349:349) (399:399:399))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[21\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (1219:1219:1219) (1438:1438:1438))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[21\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1351:1351:1351))
        (PORT datab (1715:1715:1715) (2026:2026:2026))
        (PORT datac (626:626:626) (724:724:724))
        (PORT datad (626:626:626) (729:729:729))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[21\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1113:1113:1113) (1326:1326:1326))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1717:1717:1717) (2016:2016:2016))
        (PORT datab (962:962:962) (1112:1112:1112))
        (PORT datac (1881:1881:1881) (2215:2215:2215))
        (PORT datad (521:521:521) (592:592:592))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1241:1241:1241) (1432:1432:1432))
        (PORT datab (1209:1209:1209) (1398:1398:1398))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (1699:1699:1699) (1982:1982:1982))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1223:1223:1223) (1381:1381:1381))
        (PORT datab (1897:1897:1897) (2237:2237:2237))
        (PORT datac (340:340:340) (386:386:386))
        (PORT datad (1701:1701:1701) (1984:1984:1984))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (362:362:362) (418:418:418))
        (PORT datab (538:538:538) (616:616:616))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (1698:1698:1698) (1981:1981:1981))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[20\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1946:1946:1946) (2290:2290:2290))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1572:1572:1572) (1866:1866:1866))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[20\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1303:1303:1303))
        (PORT datab (1898:1898:1898) (2238:2238:2238))
        (PORT datac (442:442:442) (503:503:503))
        (PORT datad (1701:1701:1701) (1985:1985:1985))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[20\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1713:1713:1713) (2011:2011:2011))
        (PORT datab (1060:1060:1060) (1230:1230:1230))
        (PORT datac (1879:1879:1879) (2212:2212:2212))
        (PORT datad (183:183:183) (212:212:212))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[20\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1946:1946:1946) (2290:2290:2290))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[20\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1187:1187:1187) (1374:1374:1374))
        (PORT datab (379:379:379) (441:441:441))
        (PORT datac (1877:1877:1877) (2211:2211:2211))
        (PORT datad (1696:1696:1696) (1979:1979:1979))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[20\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1177:1177:1177) (1349:1349:1349))
        (PORT datab (1893:1893:1893) (2232:2232:2232))
        (PORT datad (1332:1332:1332) (1495:1495:1495))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[20\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1946:1946:1946) (2290:2290:2290))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (1692:1692:1692) (1974:1974:1974))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[20\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1572:1572:1572) (1866:1866:1866))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1427:1427:1427))
        (PORT datab (2013:2013:2013) (2371:2371:2371))
        (PORT datac (669:669:669) (763:763:763))
        (PORT datad (623:623:623) (706:706:706))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (1145:1145:1145))
        (PORT datab (978:978:978) (1127:1127:1127))
        (PORT datac (1991:1991:1991) (2342:2342:2342))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[19\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1428:1428:1428))
        (PORT datab (2008:2008:2008) (2366:2366:2366))
        (PORT datac (912:912:912) (1040:1040:1040))
        (PORT datad (607:607:607) (682:682:682))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1215:1215:1215))
        (PORT asdata (1142:1142:1142) (1317:1317:1317))
        (PORT clrn (1166:1166:1166) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (909:909:909))
        (PORT datab (1930:1930:1930) (2260:2260:2260))
        (PORT datac (2228:2228:2228) (2611:2611:2611))
        (PORT datad (1152:1152:1152) (1287:1287:1287))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1024:1024:1024) (1185:1185:1185))
        (PORT datab (1930:1930:1930) (2259:2259:2259))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (757:757:757) (851:851:851))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1181:1181:1181) (1356:1356:1356))
        (PORT datab (1931:1931:1931) (2261:2261:2261))
        (PORT datac (2229:2229:2229) (2611:2611:2611))
        (PORT datad (528:528:528) (604:604:604))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1104:1104:1104) (1273:1273:1273))
        (PORT datab (2250:2250:2250) (2634:2634:2634))
        (PORT datac (1917:1917:1917) (2239:2239:2239))
        (PORT datad (1345:1345:1345) (1512:1512:1512))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1179:1179:1179) (1356:1356:1356))
        (PORT datab (1935:1935:1935) (2265:2265:2265))
        (PORT datac (2230:2230:2230) (2613:2613:2613))
        (PORT datad (459:459:459) (521:521:521))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1774:1774:1774) (2087:2087:2087))
        (PORT datab (1152:1152:1152) (1349:1349:1349))
        (PORT datac (508:508:508) (589:589:589))
        (PORT datad (1026:1026:1026) (1205:1205:1205))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1267:1267:1267) (1465:1465:1465))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1749:1749:1749) (2061:2061:2061))
        (PORT datad (868:868:868) (1011:1011:1011))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1775:1775:1775) (2089:2089:2089))
        (PORT datab (700:700:700) (803:803:803))
        (PORT datac (671:671:671) (768:768:768))
        (PORT datad (1019:1019:1019) (1197:1197:1197))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (520:520:520) (604:604:604))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1750:1750:1750) (2062:2062:2062))
        (PORT datad (501:501:501) (569:569:569))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[17\]\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (210:210:210))
        (PORT datab (1255:1255:1255) (1458:1458:1458))
        (PORT datac (138:138:138) (183:183:183))
        (PORT datad (504:504:504) (576:576:576))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[17\]\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1230:1230:1230))
        (PORT datab (655:655:655) (749:749:749))
        (PORT datac (1750:1750:1750) (2062:2062:2062))
        (PORT datad (685:685:685) (775:775:775))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[17\]\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (359:359:359) (416:416:416))
        (PORT datab (524:524:524) (602:602:602))
        (PORT datac (1749:1749:1749) (2061:2061:2061))
        (PORT datad (1025:1025:1025) (1204:1204:1204))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[17\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1229:1229:1229))
        (PORT datab (707:707:707) (814:814:814))
        (PORT datac (1750:1750:1750) (2063:2063:2063))
        (PORT datad (514:514:514) (592:592:592))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[17\]\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (1702:1702:1702) (2005:2005:2005))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[17\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (846:846:846) (965:965:965))
        (PORT datac (1118:1118:1118) (1332:1332:1332))
        (PORT datad (1703:1703:1703) (2005:2005:2005))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[17\]\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1118:1118:1118) (1332:1332:1332))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[16\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1952:1952:1952) (2303:2303:2303))
        (PORT datab (1607:1607:1607) (1901:1901:1901))
        (PORT datac (720:720:720) (815:815:815))
        (PORT datad (467:467:467) (529:529:529))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[16\]\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (812:812:812))
        (PORT datab (1655:1655:1655) (1941:1941:1941))
        (PORT datac (1231:1231:1231) (1440:1440:1440))
        (PORT datad (182:182:182) (212:212:212))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[16\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1949:1949:1949) (2298:2298:2298))
        (PORT datab (1610:1610:1610) (1905:1905:1905))
        (PORT datac (477:477:477) (538:538:538))
        (PORT datad (729:729:729) (829:829:829))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[16\]\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (863:863:863))
        (PORT datab (1611:1611:1611) (1905:1905:1905))
        (PORT datac (557:557:557) (624:624:624))
        (PORT datad (1925:1925:1925) (2266:2266:2266))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[16\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1437:1437:1437) (1692:1692:1692))
        (PORT datad (1016:1016:1016) (1168:1168:1168))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[16\]\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (1205:1205:1205) (1442:1442:1442))
        (PORT datac (1437:1437:1437) (1692:1692:1692))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1215:1215:1215))
        (PORT asdata (1086:1086:1086) (1242:1242:1242))
        (PORT clrn (1166:1166:1166) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1950:1950:1950) (2300:2300:2300))
        (PORT datab (1609:1609:1609) (1903:1903:1903))
        (PORT datac (477:477:477) (541:541:541))
        (PORT datad (625:625:625) (701:701:701))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (756:756:756))
        (PORT datab (1608:1608:1608) (1902:1902:1902))
        (PORT datac (483:483:483) (542:542:542))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1951:1951:1951) (2301:2301:2301))
        (PORT datab (1608:1608:1608) (1902:1902:1902))
        (PORT datac (288:288:288) (327:327:327))
        (PORT datad (472:472:472) (534:534:534))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (984:984:984))
        (PORT datab (1613:1613:1613) (1908:1908:1908))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (995:995:995) (1119:1119:1119))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1952:1952:1952) (2302:2302:2302))
        (PORT datab (472:472:472) (533:533:533))
        (PORT datac (712:712:712) (830:830:830))
        (PORT datad (1588:1588:1588) (1874:1874:1874))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (535:535:535))
        (PORT datab (1610:1610:1610) (1904:1904:1904))
        (PORT datac (796:796:796) (907:907:907))
        (PORT datad (1927:1927:1927) (2268:2268:2268))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1948:1948:1948) (2297:2297:2297))
        (PORT datab (1611:1611:1611) (1906:1906:1906))
        (PORT datac (652:652:652) (734:734:734))
        (PORT datad (916:916:916) (1043:1043:1043))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (644:644:644) (733:733:733))
        (PORT datab (1609:1609:1609) (1903:1903:1903))
        (PORT datac (693:693:693) (807:807:807))
        (PORT datad (1928:1928:1928) (2269:2269:2269))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (1437:1437:1437) (1692:1692:1692))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (1206:1206:1206) (1443:1443:1443))
        (PORT datac (1437:1437:1437) (1692:1692:1692))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[15\]\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (216:216:216))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1195:1195:1195) (1426:1426:1426))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (210:210:210))
        (PORT datab (1268:1268:1268) (1464:1464:1464))
        (PORT datac (138:138:138) (184:184:184))
        (PORT datad (353:353:353) (410:410:410))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (605:605:605))
        (PORT datab (516:516:516) (596:596:596))
        (PORT datac (137:137:137) (182:182:182))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (157:157:157) (213:213:213))
        (PORT datab (314:314:314) (376:376:376))
        (PORT datac (546:546:546) (613:613:613))
        (PORT datad (501:501:501) (571:571:571))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (838:838:838))
        (PORT datab (314:314:314) (377:377:377))
        (PORT datac (497:497:497) (573:573:573))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[14\]\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (141:141:141) (189:189:189))
        (PORT datac (303:303:303) (366:366:366))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[14\]\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1258:1258:1258) (1453:1453:1453))
        (PORT datab (380:380:380) (443:443:443))
        (PORT datac (1875:1875:1875) (2209:2209:2209))
        (PORT datad (1693:1693:1693) (1976:1976:1976))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[14\]\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (441:441:441))
        (PORT datab (446:446:446) (509:509:509))
        (PORT datac (1875:1875:1875) (2208:2208:2208))
        (PORT datad (1693:1693:1693) (1975:1975:1975))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[14\]\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (1932:1932:1932) (2264:2264:2264))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[14\]\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (833:833:833))
        (PORT datab (769:769:769) (909:909:909))
        (PORT datac (692:692:692) (767:767:767))
        (PORT datad (1513:1513:1513) (1777:1777:1777))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[14\]\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (565:565:565) (636:636:636))
        (PORT datac (752:752:752) (887:887:887))
        (PORT datad (1176:1176:1176) (1355:1355:1355))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[14\]\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (989:989:989) (1143:1143:1143))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (1508:1508:1508) (1773:1773:1773))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[14\]\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (587:587:587))
        (PORT datab (548:548:548) (651:651:651))
        (PORT datac (763:763:763) (893:893:893))
        (PORT datad (325:325:325) (377:377:377))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[29\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[28\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (196:196:196))
        (PORT datab (142:142:142) (189:189:189))
        (PORT datac (129:129:129) (170:170:170))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (145:145:145) (196:196:196))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (297:297:297) (357:357:357))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1168:1168:1168) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1168:1168:1168) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1168:1168:1168) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1168:1168:1168) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (PORT datab (143:143:143) (192:192:192))
        (PORT datac (128:128:128) (169:169:169))
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (332:332:332))
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (345:345:345) (414:414:414))
        (PORT datad (131:131:131) (169:169:169))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[0\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (333:333:333) (384:384:384))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (468:468:468))
        (PORT datac (370:370:370) (446:446:446))
        (PORT datad (367:367:367) (438:438:438))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (144:144:144))
        (PORT datab (122:122:122) (154:154:154))
        (PORT datad (355:355:355) (425:425:425))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (464:464:464))
        (PORT datac (366:366:366) (443:443:443))
        (PORT datad (365:365:365) (437:437:437))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (196:196:196) (235:235:235))
        (PORT datac (335:335:335) (397:397:397))
        (PORT datad (343:343:343) (408:408:408))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (469:469:469))
        (PORT datab (361:361:361) (432:432:432))
        (PORT datac (356:356:356) (426:426:426))
        (PORT datad (356:356:356) (432:432:432))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (466:466:466))
        (PORT datab (112:112:112) (145:145:145))
        (PORT datac (363:363:363) (446:446:446))
        (PORT datad (365:365:365) (436:436:436))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (466:466:466))
        (PORT datac (98:98:98) (123:123:123))
        (PORT datad (365:365:365) (436:436:436))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (139:139:139))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datad (356:356:356) (425:425:425))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux4\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (746:746:746))
        (PORT datab (786:786:786) (936:936:936))
        (PORT datac (313:313:313) (380:380:380))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (1005:1005:1005))
        (PORT datab (606:606:606) (709:709:709))
        (PORT datac (415:415:415) (470:470:470))
        (PORT datad (167:167:167) (195:195:195))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux4\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (1006:1006:1006))
        (PORT datab (606:606:606) (709:709:709))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (163:163:163) (192:192:192))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux4\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (872:872:872) (1006:1006:1006))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (271:271:271) (309:309:309))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux4\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (872:872:872) (1007:1007:1007))
        (PORT datab (606:606:606) (710:710:710))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (320:320:320) (372:372:372))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux4\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (917:917:917))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (274:274:274) (311:311:311))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux4\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (976:976:976))
        (PORT datab (609:609:609) (713:713:713))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux4\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (625:625:625) (747:747:747))
        (PORT datab (786:786:786) (936:936:936))
        (PORT datac (313:313:313) (381:381:381))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux4\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (212:212:212))
        (PORT datab (612:612:612) (716:716:716))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|Mux4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (165:165:165) (222:222:222))
        (PORT datad (92:92:92) (111:111:111))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|Cont\[3\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (210:210:210))
        (PORT datab (139:139:139) (191:191:191))
        (PORT datac (318:318:318) (379:379:379))
        (PORT datad (135:135:135) (181:181:181))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|Mux5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (150:150:150) (195:195:195))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|Mux6\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (314:314:314) (375:375:375))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|Mux7\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (167:167:167) (223:223:223))
        (PORT datad (93:93:93) (110:110:110))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3866w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (304:304:304))
        (PORT datac (238:238:238) (302:302:302))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3876w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (303:303:303))
        (PORT datac (238:238:238) (302:302:302))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (592:592:592) (525:525:525))
        (PORT ena (482:482:482) (510:510:510))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1209:1209:1209))
        (PORT asdata (403:403:403) (454:454:454))
        (PORT clrn (592:592:592) (525:525:525))
        (PORT ena (482:482:482) (510:510:510))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1209:1209:1209))
        (PORT asdata (488:488:488) (548:548:548))
        (PORT clrn (592:592:592) (525:525:525))
        (PORT ena (482:482:482) (510:510:510))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2072:2072:2072) (2459:2459:2459))
        (PORT datab (1565:1565:1565) (1838:1838:1838))
        (PORT datac (340:340:340) (386:386:386))
        (PORT datad (1216:1216:1216) (1379:1379:1379))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2075:2075:2075) (2464:2464:2464))
        (PORT datab (956:956:956) (1112:1112:1112))
        (PORT datac (1544:1544:1544) (1817:1817:1817))
        (PORT datad (596:596:596) (674:674:674))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2076:2076:2076) (2465:2465:2465))
        (PORT datab (790:790:790) (905:905:905))
        (PORT datac (1544:1544:1544) (1817:1817:1817))
        (PORT datad (1160:1160:1160) (1306:1306:1306))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2075:2075:2075) (2463:2463:2463))
        (PORT datab (851:851:851) (951:951:951))
        (PORT datac (1545:1545:1545) (1817:1817:1817))
        (PORT datad (359:359:359) (414:414:414))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1374:1374:1374) (1587:1587:1587))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1544:1544:1544) (1816:1816:1816))
        (PORT datad (184:184:184) (214:214:214))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2310:2310:2310) (2736:2736:2736))
        (PORT datab (1587:1587:1587) (1872:1872:1872))
        (PORT datac (503:503:503) (571:571:571))
        (PORT datad (333:333:333) (379:379:379))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (175:175:175) (217:217:217))
        (PORT datab (911:911:911) (1059:1059:1059))
        (PORT datac (1576:1576:1576) (1862:1862:1862))
        (PORT datad (989:989:989) (1117:1117:1117))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~96\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2318:2318:2318) (2748:2748:2748))
        (PORT datab (1069:1069:1069) (1236:1236:1236))
        (PORT datac (1580:1580:1580) (1865:1865:1865))
        (PORT datad (920:920:920) (1051:1051:1051))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~97\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2429:2429:2429) (2860:2860:2860))
        (PORT datab (697:697:697) (791:791:791))
        (PORT datac (1548:1548:1548) (1823:1823:1823))
        (PORT datad (814:814:814) (937:937:937))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~98\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2432:2432:2432) (2864:2864:2864))
        (PORT datab (381:381:381) (443:443:443))
        (PORT datac (1554:1554:1554) (1829:1829:1829))
        (PORT datad (1057:1057:1057) (1199:1199:1199))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~99\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2428:2428:2428) (2860:2860:2860))
        (PORT datab (1565:1565:1565) (1846:1846:1846))
        (PORT datac (608:608:608) (682:682:682))
        (PORT datad (1021:1021:1021) (1160:1160:1160))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~100\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (2209:2209:2209) (2608:2608:2608))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~101\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1562:1562:1562) (1864:1864:1864))
        (PORT datab (664:664:664) (745:745:745))
        (PORT datac (2096:2096:2096) (2459:2459:2459))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[11\]\~102\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1563:1563:1563) (1865:1865:1865))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (89:89:89) (109:109:109))
        (PORT datad (817:817:817) (933:933:933))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1814:1814:1814) (2135:2135:2135))
        (PORT datab (535:535:535) (619:619:619))
        (PORT datac (1172:1172:1172) (1382:1382:1382))
        (PORT datad (660:660:660) (750:750:750))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (596:596:596))
        (PORT datab (513:513:513) (593:593:593))
        (PORT datac (1165:1165:1165) (1375:1375:1375))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1813:1813:1813) (2134:2134:2134))
        (PORT datab (543:543:543) (633:633:633))
        (PORT datac (1173:1173:1173) (1384:1384:1384))
        (PORT datad (519:519:519) (594:594:594))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~59\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1067:1067:1067) (1234:1234:1234))
        (PORT datab (1367:1367:1367) (1552:1552:1552))
        (PORT datac (1177:1177:1177) (1389:1389:1389))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[10\]\~103\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (1308:1308:1308) (1568:1568:1568))
        (PORT datac (1510:1510:1510) (1788:1788:1788))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[10\]\~104\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1812:1812:1812) (2133:2133:2133))
        (PORT datab (1193:1193:1193) (1411:1411:1411))
        (PORT datac (910:910:910) (1052:1052:1052))
        (PORT datad (1356:1356:1356) (1532:1532:1532))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[10\]\~105\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1815:1815:1815) (2137:2137:2137))
        (PORT datab (1187:1187:1187) (1402:1402:1402))
        (PORT datac (338:338:338) (384:384:384))
        (PORT datad (1141:1141:1141) (1288:1288:1288))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[10\]\~106\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1532:1532:1532) (1811:1811:1811))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[10\]\~107\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1811:1811:1811) (2132:2132:2132))
        (PORT datab (1194:1194:1194) (1411:1411:1411))
        (PORT datac (518:518:518) (598:598:598))
        (PORT datad (660:660:660) (746:746:746))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[10\]\~108\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (778:778:778))
        (PORT datac (1790:1790:1790) (2111:2111:2111))
        (PORT datad (680:680:680) (783:783:783))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[10\]\~109\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1526:1526:1526) (1804:1804:1804))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (1165:1165:1165) (1374:1374:1374))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[10\]\~110\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1293:1293:1293) (1545:1545:1545))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2067:2067:2067) (2449:2449:2449))
        (PORT datab (1774:1774:1774) (2095:2095:2095))
        (PORT datac (1043:1043:1043) (1151:1151:1151))
        (PORT datad (355:355:355) (406:406:406))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~61\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (895:895:895) (1021:1021:1021))
        (PORT datab (440:440:440) (501:501:501))
        (PORT datac (1756:1756:1756) (2076:2076:2076))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2060:2060:2060) (2439:2439:2439))
        (PORT datab (1779:1779:1779) (2100:2100:2100))
        (PORT datac (1193:1193:1193) (1358:1358:1358))
        (PORT datad (1217:1217:1217) (1392:1392:1392))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~63\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1210:1210:1210) (1339:1339:1339))
        (PORT datab (372:372:372) (437:437:437))
        (PORT datac (1754:1754:1754) (2074:2074:2074))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[9\]\~111\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1864:1864:1864) (2207:2207:2207))
        (PORT datab (1756:1756:1756) (2064:2064:2064))
        (PORT datac (361:361:361) (412:412:412))
        (PORT datad (448:448:448) (507:507:507))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[9\]\~112\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1795:1795:1795) (2131:2131:2131))
        (PORT datab (370:370:370) (428:428:428))
        (PORT datac (1842:1842:1842) (2176:2176:2176))
        (PORT datad (1101:1101:1101) (1260:1260:1260))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[9\]\~113\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1806:1806:1806) (2146:2146:2146))
        (PORT datab (1514:1514:1514) (1737:1737:1737))
        (PORT datac (1847:1847:1847) (2183:2183:2183))
        (PORT datad (1223:1223:1223) (1402:1402:1402))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[9\]\~114\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1805:1805:1805) (2145:2145:2145))
        (PORT datab (896:896:896) (1027:1027:1027))
        (PORT datac (1847:1847:1847) (2182:2182:2182))
        (PORT datad (495:495:495) (563:563:563))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[9\]\~115\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (1458:1458:1458) (1706:1706:1706))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[9\]\~116\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1521:1521:1521) (1823:1823:1823))
        (PORT datab (1477:1477:1477) (1731:1731:1731))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[9\]\~117\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (669:669:669) (769:769:769))
        (PORT datad (1280:1280:1280) (1526:1526:1526))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1068:1068:1068) (1229:1229:1229))
        (PORT datab (1271:1271:1271) (1495:1495:1495))
        (PORT datac (1950:1950:1950) (2292:2292:2292))
        (PORT datad (876:876:876) (998:998:998))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (898:898:898))
        (PORT datab (815:815:815) (932:932:932))
        (PORT datac (1947:1947:1947) (2289:2289:2289))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~119\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (959:959:959))
        (PORT datab (362:362:362) (418:418:418))
        (PORT datac (1415:1415:1415) (1657:1657:1657))
        (PORT datad (1738:1738:1738) (2043:2043:2043))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~123\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1601:1601:1601) (1882:1882:1882))
        (PORT datac (331:331:331) (377:377:377))
        (PORT datad (525:525:525) (606:606:606))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1199:1199:1199))
        (PORT datab (1755:1755:1755) (2072:2072:2072))
        (PORT datac (1416:1416:1416) (1657:1657:1657))
        (PORT datad (351:351:351) (401:401:401))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (1000:1000:1000))
        (PORT datab (1756:1756:1756) (2073:2073:2073))
        (PORT datac (873:873:873) (1011:1011:1011))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1202:1202:1202) (1380:1380:1380))
        (PORT datab (1749:1749:1749) (2066:2066:2066))
        (PORT datac (1414:1414:1414) (1655:1655:1655))
        (PORT datad (1075:1075:1075) (1188:1188:1188))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1203:1203:1203))
        (PORT datab (1746:1746:1746) (2062:2062:2062))
        (PORT datac (1046:1046:1046) (1162:1162:1162))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[7\]\~126\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (172:172:172) (213:213:213))
        (PORT datab (721:721:721) (867:867:867))
        (PORT datac (1088:1088:1088) (1288:1288:1288))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[7\]\~127\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (428:428:428))
        (PORT datab (1750:1750:1750) (2067:2067:2067))
        (PORT datac (1414:1414:1414) (1655:1655:1655))
        (PORT datad (183:183:183) (212:212:212))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[7\]\~128\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1431:1431:1431) (1680:1680:1680))
        (PORT datab (1748:1748:1748) (2065:2065:2065))
        (PORT datac (1045:1045:1045) (1196:1196:1196))
        (PORT datad (734:734:734) (858:858:858))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[7\]\~129\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1092:1092:1092) (1293:1293:1293))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[7\]\~130\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (436:436:436))
        (PORT datab (1745:1745:1745) (2061:2061:2061))
        (PORT datac (1412:1412:1412) (1653:1653:1653))
        (PORT datad (614:614:614) (697:697:697))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[7\]\~131\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (1404:1404:1404) (1644:1644:1644))
        (PORT datac (508:508:508) (581:581:581))
        (PORT datad (503:503:503) (576:576:576))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[7\]\~132\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (495:495:495) (563:563:563))
        (PORT datac (1091:1091:1091) (1292:1292:1292))
        (PORT datad (1733:1733:1733) (2039:2039:2039))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[7\]\~133\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (707:707:707) (850:850:850))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (627:627:627) (722:722:722))
        (PORT datab (1275:1275:1275) (1498:1498:1498))
        (PORT datac (1945:1945:1945) (2288:2288:2288))
        (PORT datad (295:295:295) (332:332:332))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (740:740:740))
        (PORT datab (1965:1965:1965) (2315:2315:2315))
        (PORT datac (1023:1023:1023) (1161:1161:1161))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~135\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (696:696:696))
        (PORT datab (1275:1275:1275) (1499:1499:1499))
        (PORT datac (1945:1945:1945) (2287:2287:2287))
        (PORT datad (364:364:364) (419:419:419))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~136\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (1149:1149:1149))
        (PORT datab (1270:1270:1270) (1494:1494:1494))
        (PORT datac (1951:1951:1951) (2294:2294:2294))
        (PORT datad (349:349:349) (399:399:399))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~137\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (628:628:628))
        (PORT datab (1270:1270:1270) (1493:1493:1493))
        (PORT datac (1951:1951:1951) (2294:2294:2294))
        (PORT datad (353:353:353) (404:404:404))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~138\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (1434:1434:1434) (1666:1666:1666))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2060:2060:2060) (2440:2440:2440))
        (PORT datab (1778:1778:1778) (2100:2100:2100))
        (PORT datac (930:930:930) (1063:1063:1063))
        (PORT datad (293:293:293) (331:331:331))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (618:618:618))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (1756:1756:1756) (2076:2076:2076))
        (PORT datad (693:693:693) (785:785:785))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1861:1861:1861) (2204:2204:2204))
        (PORT datab (716:716:716) (836:836:836))
        (PORT datac (1775:1775:1775) (2110:2110:2110))
        (PORT datad (891:891:891) (1017:1017:1017))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1804:1804:1804) (2143:2143:2143))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (890:890:890) (1016:1016:1016))
        (PORT datad (1082:1082:1082) (1197:1197:1197))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~151\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1803:1803:1803) (2142:2142:2142))
        (PORT datab (384:384:384) (445:445:445))
        (PORT datac (1846:1846:1846) (2180:2180:2180))
        (PORT datad (365:365:365) (421:421:421))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2284:2284:2284) (2697:2697:2697))
        (PORT datab (370:370:370) (428:428:428))
        (PORT datac (1546:1546:1546) (1814:1814:1814))
        (PORT datad (1166:1166:1166) (1338:1338:1338))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (866:866:866) (981:981:981))
        (PORT datac (1544:1544:1544) (1812:1812:1812))
        (PORT datad (1212:1212:1212) (1330:1330:1330))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[3\]\~156\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2286:2286:2286) (2699:2699:2699))
        (PORT datab (642:642:642) (726:726:726))
        (PORT datac (1547:1547:1547) (1816:1816:1816))
        (PORT datad (781:781:781) (873:873:873))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[3\]\~157\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2283:2283:2283) (2695:2695:2695))
        (PORT datab (449:449:449) (516:516:516))
        (PORT datac (1545:1545:1545) (1813:1813:1813))
        (PORT datad (342:342:342) (391:391:391))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[3\]\~158\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (1993:1993:1993) (2356:2356:2356))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2206:2206:2206) (2585:2585:2585))
        (PORT datab (1709:1709:1709) (2001:2001:2001))
        (PORT datac (359:359:359) (409:409:409))
        (PORT datad (1170:1170:1170) (1318:1318:1318))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (417:417:417))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1716:1716:1716) (2021:2021:2021))
        (PORT datad (354:354:354) (405:405:405))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~163\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1738:1738:1738) (2042:2042:2042))
        (PORT datab (365:365:365) (421:421:421))
        (PORT datac (2190:2190:2190) (2563:2563:2563))
        (PORT datad (1183:1183:1183) (1329:1329:1329))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~164\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2206:2206:2206) (2585:2585:2585))
        (PORT datab (1708:1708:1708) (2001:2001:2001))
        (PORT datac (342:342:342) (389:389:389))
        (PORT datad (436:436:436) (492:492:492))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2311:2311:2311) (2737:2737:2737))
        (PORT datab (719:719:719) (836:836:836))
        (PORT datac (1568:1568:1568) (1853:1853:1853))
        (PORT datad (1009:1009:1009) (1169:1169:1169))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (524:524:524) (605:605:605))
        (PORT datac (1572:1572:1572) (1857:1857:1857))
        (PORT datad (934:934:934) (1069:1069:1069))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2319:2319:2319) (2749:2749:2749))
        (PORT datab (1601:1601:1601) (1888:1888:1888))
        (PORT datac (1049:1049:1049) (1205:1205:1205))
        (PORT datad (508:508:508) (582:582:582))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (1595:1595:1595) (1881:1881:1881))
        (PORT datac (686:686:686) (784:784:784))
        (PORT datad (675:675:675) (772:772:772))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[1\]\~170\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2314:2314:2314) (2741:2741:2741))
        (PORT datab (1593:1593:1593) (1878:1878:1878))
        (PORT datac (1095:1095:1095) (1257:1257:1257))
        (PORT datad (1226:1226:1226) (1415:1415:1415))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[1\]\~171\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2320:2320:2320) (2750:2750:2750))
        (PORT datab (1602:1602:1602) (1889:1889:1889))
        (PORT datac (992:992:992) (1139:1139:1139))
        (PORT datad (997:997:997) (1114:1114:1114))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[1\]\~172\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2320:2320:2320) (2751:2751:2751))
        (PORT datab (716:716:716) (827:827:827))
        (PORT datac (1583:1583:1583) (1869:1869:1869))
        (PORT datad (1305:1305:1305) (1495:1495:1495))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[1\]\~173\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2311:2311:2311) (2738:2738:2738))
        (PORT datab (528:528:528) (609:609:609))
        (PORT datac (1569:1569:1569) (1854:1854:1854))
        (PORT datad (680:680:680) (773:773:773))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[1\]\~174\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (139:139:139))
        (PORT datab (2109:2109:2109) (2478:2478:2478))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[1\]\~175\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1567:1567:1567) (1871:1871:1871))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (2094:2094:2094) (2457:2457:2457))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[1\]\~176\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (1543:1543:1543) (1845:1845:1845))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~96\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2431:2431:2431) (2863:2863:2863))
        (PORT datab (359:359:359) (415:415:415))
        (PORT datac (1553:1553:1553) (1828:1828:1828))
        (PORT datad (513:513:513) (582:582:582))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~97\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (601:601:601))
        (PORT datab (1565:1565:1565) (1847:1847:1847))
        (PORT datac (438:438:438) (496:496:496))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[0\]\~178\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2431:2431:2431) (2863:2863:2863))
        (PORT datab (1570:1570:1570) (1853:1853:1853))
        (PORT datac (343:343:343) (390:390:390))
        (PORT datad (527:527:527) (598:598:598))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1205:1205:1205) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1166:1166:1166) (1150:1150:1150))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (168:168:168) (214:214:214))
        (PORT datad (292:292:292) (337:337:337))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~67\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (171:171:171) (218:218:218))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (191:191:191) (248:248:248))
        (PORT datad (277:277:277) (319:319:319))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~75\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (519:519:519) (602:602:602))
        (PORT datad (160:160:160) (188:188:188))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (517:517:517) (599:599:599))
        (PORT datad (168:168:168) (198:198:198))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (365:365:365) (431:431:431))
        (PORT datad (166:166:166) (194:194:194))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~80\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (360:360:360) (425:425:425))
        (PORT datad (171:171:171) (202:202:202))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~81\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (363:363:363) (429:429:429))
        (PORT datad (282:282:282) (325:325:325))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (365:365:365) (431:431:431))
        (PORT datad (174:174:174) (205:205:205))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (524:524:524) (608:608:608))
        (PORT datad (159:159:159) (185:185:185))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (167:167:167) (198:198:198))
        (PORT datad (325:325:325) (368:368:368))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~86\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (158:158:158) (185:185:185))
        (PORT datad (324:324:324) (367:367:367))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[6\]\~_emulated\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1393:1393:1393))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1101:1101:1101) (1085:1085:1085))
        (PORT ena (839:839:839) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[6\]\~head_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (113:113:113) (148:148:148))
        (PORT datab (184:184:184) (225:225:225))
        (PORT datac (228:228:228) (287:287:287))
        (PORT datad (505:505:505) (593:593:593))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[5\]\~_emulated\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1393:1393:1393))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1101:1101:1101) (1085:1085:1085))
        (PORT ena (839:839:839) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[5\]\~head_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (230:230:230))
        (PORT datab (228:228:228) (288:288:288))
        (PORT datac (98:98:98) (124:124:124))
        (PORT datad (503:503:503) (591:591:591))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[2\]\~_emulated\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1393:1393:1393))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1101:1101:1101) (1085:1085:1085))
        (PORT ena (839:839:839) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[2\]\~head_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (697:697:697))
        (PORT datab (322:322:322) (378:378:378))
        (PORT datac (192:192:192) (228:228:228))
        (PORT datad (389:389:389) (467:467:467))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[3\]\~_emulated\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1391:1391:1391))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1099:1099:1099) (1085:1085:1085))
        (PORT ena (748:748:748) (810:810:810))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[3\]\~head_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (319:319:319) (388:388:388))
        (PORT datab (208:208:208) (247:247:247))
        (PORT datac (287:287:287) (327:327:327))
        (PORT datad (394:394:394) (472:472:472))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[4\]\~_emulated\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1391:1391:1391))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1099:1099:1099) (1084:1084:1084))
        (PORT ena (873:873:873) (944:944:944))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[4\]\~head_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (281:281:281))
        (PORT datab (120:120:120) (150:150:150))
        (PORT datac (106:106:106) (129:129:129))
        (PORT datad (365:365:365) (432:432:432))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[1\]\~_emulated\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1391:1391:1391))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1099:1099:1099) (1085:1085:1085))
        (PORT ena (748:748:748) (810:810:810))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[1\]\~head_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (204:204:204) (266:266:266))
        (PORT datab (121:121:121) (152:152:152))
        (PORT datac (185:185:185) (211:211:211))
        (PORT datad (375:375:375) (445:445:445))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[10\]\~_emulated\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1393:1393:1393))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1101:1101:1101) (1085:1085:1085))
        (PORT ena (839:839:839) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[10\]\~head_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (122:122:122) (154:154:154))
        (PORT datab (196:196:196) (252:252:252))
        (PORT datac (184:184:184) (223:223:223))
        (PORT datad (388:388:388) (465:465:465))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[9\]\~_emulated\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1393:1393:1393))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1101:1101:1101) (1085:1085:1085))
        (PORT ena (839:839:839) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[9\]\~head_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (882:882:882))
        (PORT datab (122:122:122) (153:153:153))
        (PORT datac (185:185:185) (224:224:224))
        (PORT datad (392:392:392) (470:470:470))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[11\]\~_emulated\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1385:1385:1385))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1108:1108:1108) (1093:1093:1093))
        (PORT ena (876:876:876) (948:948:948))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[11\]\~head_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (154:154:154) (204:204:204))
        (PORT datab (605:605:605) (706:706:706))
        (PORT datac (337:337:337) (382:382:382))
        (PORT datad (342:342:342) (395:395:395))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[13\]\~_emulated\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1391:1391:1391))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1099:1099:1099) (1084:1084:1084))
        (PORT ena (873:873:873) (944:944:944))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[0\]\~_emulated\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1393:1393:1393))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1101:1101:1101) (1085:1085:1085))
        (PORT ena (839:839:839) (910:910:910))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[0\]\~head_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (116:116:116) (152:152:152))
        (PORT datab (111:111:111) (143:143:143))
        (PORT datac (344:344:344) (416:416:416))
        (PORT datad (505:505:505) (593:593:593))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[12\]\~_emulated\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1391:1391:1391))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1099:1099:1099) (1085:1085:1085))
        (PORT ena (748:748:748) (810:810:810))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (214:214:214))
        (PORT datab (152:152:152) (205:205:205))
        (PORT datac (139:139:139) (185:185:185))
        (PORT datad (139:139:139) (181:181:181))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (662:662:662) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (213:213:213))
        (PORT datab (154:154:154) (207:207:207))
        (PORT datac (131:131:131) (173:173:173))
        (PORT datad (140:140:140) (182:182:182))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (845:845:845) (998:998:998))
        (PORT datab (151:151:151) (202:202:202))
        (PORT datac (138:138:138) (183:183:183))
        (PORT datad (202:202:202) (253:253:253))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (699:699:699) (629:629:629))
        (PORT ena (742:742:742) (816:816:816))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1208:1208:1208))
        (PORT asdata (491:491:491) (543:543:543))
        (PORT clrn (553:553:553) (505:505:505))
        (PORT ena (498:498:498) (539:539:539))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (695:695:695) (629:629:629))
        (PORT ena (632:632:632) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1208:1208:1208))
        (PORT asdata (669:669:669) (761:761:761))
        (PORT clrn (553:553:553) (505:505:505))
        (PORT ena (498:498:498) (539:539:539))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (699:699:699) (629:629:629))
        (PORT ena (742:742:742) (816:816:816))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1405:1405:1405))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (695:695:695) (629:629:629))
        (PORT ena (618:618:618) (661:661:661))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (553:553:553) (505:505:505))
        (PORT ena (498:498:498) (539:539:539))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1224:1224:1224) (1202:1202:1202))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (695:695:695) (629:629:629))
        (PORT ena (632:632:632) (682:682:682))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (525:525:525) (609:609:609))
        (PORT datad (166:166:166) (193:193:193))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (167:167:167) (198:198:198))
        (PORT datad (505:505:505) (578:578:578))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[6\]\~data_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (102:102:102) (129:129:129))
        (PORT datad (176:176:176) (208:208:208))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux11\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (109:109:109) (142:142:142))
        (PORT datab (372:372:372) (450:450:450))
        (PORT datac (356:356:356) (427:427:427))
        (PORT datad (357:357:357) (432:432:432))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|Mux8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (304:304:304))
        (PORT datab (235:235:235) (296:296:296))
        (PORT datac (234:234:234) (292:292:292))
        (PORT datad (344:344:344) (409:409:409))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[5\]\~data_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (99:99:99) (124:124:124))
        (PORT datad (173:173:173) (206:206:206))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|Mux9\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (306:306:306))
        (PORT datab (233:233:233) (293:293:293))
        (PORT datac (238:238:238) (297:297:297))
        (PORT datad (340:340:340) (404:404:404))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[2\]\~data_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (368:368:368))
        (PORT datad (641:641:641) (736:736:736))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|Mux12\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (250:250:250))
        (PORT datab (177:177:177) (234:234:234))
        (PORT datac (237:237:237) (293:293:293))
        (PORT datad (163:163:163) (208:208:208))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[3\]\~data_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (276:276:276) (306:306:306))
        (PORT datad (294:294:294) (332:332:332))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|Mux11\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (239:239:239))
        (PORT datab (180:180:180) (238:238:238))
        (PORT datac (234:234:234) (290:290:290))
        (PORT datad (230:230:230) (282:282:282))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[4\]\~data_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (308:308:308) (353:353:353))
        (PORT datac (184:184:184) (216:216:216))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|Mux10\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (317:317:317))
        (PORT datab (232:232:232) (288:288:288))
        (PORT datac (161:161:161) (214:214:214))
        (PORT datad (235:235:235) (287:287:287))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[1\]\~data_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (212:212:212) (246:246:246))
        (PORT datad (170:170:170) (194:194:194))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|Mux13\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (304:304:304))
        (PORT datab (233:233:233) (289:289:289))
        (PORT datac (328:328:328) (389:389:389))
        (PORT datad (233:233:233) (283:283:283))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[10\]\~data_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (186:186:186) (221:221:221))
        (PORT datad (284:284:284) (329:329:329))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|Mux4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (238:238:238))
        (PORT datab (164:164:164) (215:215:215))
        (PORT datac (163:163:163) (216:216:216))
        (PORT datad (232:232:232) (284:284:284))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[9\]\~data_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (285:285:285) (327:327:327))
        (PORT datad (179:179:179) (207:207:207))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|Mux5\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (178:178:178) (236:236:236))
        (PORT datab (164:164:164) (216:216:216))
        (PORT datac (168:168:168) (224:224:224))
        (PORT datad (225:225:225) (277:277:277))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[11\]\~data_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (549:549:549))
        (PORT datad (701:701:701) (784:784:784))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|Mux3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (179:179:179) (242:242:242))
        (PORT datab (163:163:163) (213:213:213))
        (PORT datac (164:164:164) (217:217:217))
        (PORT datad (165:165:165) (214:214:214))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[13\]\~data_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (101:101:101) (128:128:128))
        (PORT datad (99:99:99) (121:121:121))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[0\]\~data_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (117:117:117) (153:153:153))
        (PORT datad (99:99:99) (121:121:121))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|Mux14\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (356:356:356) (425:425:425))
        (PORT datab (346:346:346) (412:412:412))
        (PORT datac (355:355:355) (423:423:423))
        (PORT datad (336:336:336) (400:400:400))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[12\]\~data_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (186:186:186) (222:222:222))
        (PORT datac (169:169:169) (197:197:197))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (408:408:408))
        (PORT datab (347:347:347) (420:420:420))
        (PORT datac (464:464:464) (547:547:547))
        (PORT datad (462:462:462) (546:546:546))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (434:434:434) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (406:406:406))
        (PORT datab (456:456:456) (536:536:536))
        (PORT datac (325:325:325) (386:386:386))
        (PORT datad (328:328:328) (393:393:393))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Selector2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (342:342:342))
        (PORT datac (289:289:289) (329:329:329))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Selector1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (342:342:342))
        (PORT datab (149:149:149) (201:201:201))
        (PORT datac (289:289:289) (328:328:328))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1432:1432:1432) (1472:1472:1472))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (782:782:782) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (411:411:411))
        (PORT datab (115:115:115) (144:144:144))
        (PORT datac (201:201:201) (256:256:256))
        (PORT datad (451:451:451) (529:529:529))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (384:384:384))
        (PORT datab (146:146:146) (196:196:196))
        (PORT datad (205:205:205) (253:253:253))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (147:147:147) (201:201:201))
        (PORT datab (145:145:145) (196:196:196))
        (PORT datad (426:426:426) (504:504:504))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (458:458:458))
        (PORT datab (368:368:368) (446:446:446))
        (PORT datac (358:358:358) (439:439:439))
        (PORT datad (348:348:348) (419:419:419))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (373:373:373) (453:453:453))
        (PORT datac (327:327:327) (388:388:388))
        (PORT datad (302:302:302) (347:347:347))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (170:170:170))
        (PORT datab (369:369:369) (448:448:448))
        (PORT datac (344:344:344) (419:419:419))
        (PORT datad (348:348:348) (420:420:420))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (168:168:168))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (311:311:311) (372:372:372))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1432:1432:1432) (1472:1472:1472))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (782:782:782) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (186:186:186))
        (PORT datab (354:354:354) (425:425:425))
        (PORT datac (317:317:317) (369:369:369))
        (PORT datad (461:461:461) (535:535:535))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (392:392:392))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (456:456:456) (538:538:538))
        (PORT datad (285:285:285) (328:328:328))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1218:1218:1218) (1231:1231:1231))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (878:878:878) (787:787:787))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (435:435:435))
        (PORT datab (216:216:216) (273:273:273))
        (PORT datac (504:504:504) (600:600:600))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (390:390:390))
        (PORT datab (599:599:599) (700:700:700))
        (PORT datac (272:272:272) (310:310:310))
        (PORT datad (176:176:176) (208:208:208))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1432:1432:1432) (1472:1472:1472))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (782:782:782) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (357:357:357))
        (PORT datab (525:525:525) (623:623:623))
        (PORT datac (348:348:348) (406:406:406))
        (PORT datad (339:339:339) (398:398:398))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (432:432:432))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (358:358:358) (428:428:428))
        (PORT datad (169:169:169) (198:198:198))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1461:1461:1461))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (878:878:878) (787:787:787))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datab (515:515:515) (611:611:611))
        (PORT datac (352:352:352) (411:411:411))
        (PORT datad (204:204:204) (250:250:250))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (588:588:588))
        (PORT datab (292:292:292) (341:341:341))
        (PORT datac (313:313:313) (366:366:366))
        (PORT datad (175:175:175) (206:206:206))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (370:370:370) (438:438:438))
        (PORT datab (517:517:517) (613:613:613))
        (PORT datac (160:160:160) (188:188:188))
        (PORT datad (357:357:357) (432:432:432))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1461:1461:1461))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (878:878:878) (787:787:787))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (183:183:183))
        (PORT datab (353:353:353) (426:426:426))
        (PORT datac (348:348:348) (406:406:406))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1432:1432:1432) (1472:1472:1472))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (782:782:782) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (431:431:431))
        (PORT datab (530:530:530) (628:628:628))
        (PORT datac (308:308:308) (363:363:363))
        (PORT datad (642:642:642) (745:745:745))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (138:138:138))
        (PORT datab (331:331:331) (398:398:398))
        (PORT datac (499:499:499) (594:594:594))
        (PORT datad (160:160:160) (186:186:186))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1432:1432:1432) (1472:1472:1472))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (782:782:782) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (549:549:549))
        (PORT datab (527:527:527) (625:625:625))
        (PORT datac (347:347:347) (405:405:405))
        (PORT datad (303:303:303) (361:361:361))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (365:365:365))
        (PORT datab (356:356:356) (426:426:426))
        (PORT datac (173:173:173) (209:209:209))
        (PORT datad (325:325:325) (387:387:387))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1461:1461:1461))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (878:878:878) (787:787:787))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (133:133:133) (185:185:185))
        (PORT datab (517:517:517) (614:614:614))
        (PORT datac (351:351:351) (410:410:410))
        (PORT datad (356:356:356) (428:428:428))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (325:325:325))
        (PORT datab (355:355:355) (425:425:425))
        (PORT datac (160:160:160) (193:193:193))
        (PORT datad (358:358:358) (426:426:426))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1461:1461:1461))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (878:878:878) (787:787:787))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (369:369:369) (458:458:458))
        (PORT datab (513:513:513) (609:609:609))
        (PORT datac (353:353:353) (412:412:412))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (407:407:407))
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (508:508:508) (605:605:605))
        (PORT datad (159:159:159) (185:185:185))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1421:1421:1421) (1461:1461:1461))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (878:878:878) (787:787:787))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (367:367:367) (435:435:435))
        (PORT datab (523:523:523) (620:620:620))
        (PORT datac (117:117:117) (158:158:158))
        (PORT datad (717:717:717) (828:828:828))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (414:414:414))
        (PORT datab (519:519:519) (615:615:615))
        (PORT datac (157:157:157) (184:184:184))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (371:371:371) (439:439:439))
        (PORT datab (514:514:514) (610:610:610))
        (PORT datac (155:155:155) (184:184:184))
        (PORT datad (353:353:353) (427:427:427))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1432:1432:1432) (1472:1472:1472))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (782:782:782) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (368:368:368) (436:436:436))
        (PORT datab (304:304:304) (368:368:368))
        (PORT datac (207:207:207) (256:256:256))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (172:172:172) (165:165:165))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (460:460:460))
        (PORT datab (2667:2667:2667) (3046:3046:3046))
        (PORT datac (280:280:280) (321:321:321))
        (PORT datad (203:203:203) (250:250:250))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (463:463:463))
        (PORT datab (634:634:634) (742:742:742))
        (PORT datac (329:329:329) (392:392:392))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[6\]\~latch\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (150:150:150))
        (PORT datac (1001:1001:1001) (1036:1036:1036))
        (PORT datad (170:170:170) (201:201:201))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[5\]\~latch\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (114:114:114) (147:147:147))
        (PORT datac (1003:1003:1003) (1038:1038:1038))
        (PORT datad (172:172:172) (205:205:205))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[2\]\~latch\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (119:119:119) (148:148:148))
        (PORT datac (1006:1006:1006) (1043:1043:1043))
        (PORT datad (287:287:287) (330:330:330))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[3\]\~latch\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (115:115:115) (143:143:143))
        (PORT datac (1005:1005:1005) (1042:1042:1042))
        (PORT datad (176:176:176) (204:204:204))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[4\]\~latch\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (122:122:122) (152:152:152))
        (PORT datac (1004:1004:1004) (1041:1041:1041))
        (PORT datad (107:107:107) (126:126:126))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[1\]\~latch\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (128:128:128) (158:158:158))
        (PORT datac (106:106:106) (129:129:129))
        (PORT datad (1001:1001:1001) (1031:1031:1031))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[10\]\~latch\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (121:121:121) (153:153:153))
        (PORT datac (184:184:184) (223:223:223))
        (PORT datad (997:997:997) (1026:1026:1026))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[9\]\~latch\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (118:118:118) (148:148:148))
        (PORT datac (184:184:184) (223:223:223))
        (PORT datad (998:998:998) (1027:1027:1027))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[11\]\~latch\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (127:127:127) (154:154:154))
        (PORT datac (1007:1007:1007) (1044:1044:1044))
        (PORT datad (304:304:304) (345:345:345))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[0\]\~latch\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (114:114:114) (150:150:150))
        (PORT datac (1003:1003:1003) (1038:1038:1038))
        (PORT datad (99:99:99) (120:120:120))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\AUDIO_CODEC_INST\|currentState\.incrementMuxSelectBits\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (405:405:405) (436:436:436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (302:302:302) (360:360:360))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (228:228:228) (281:281:281))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (317:317:317) (379:379:379))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (322:322:322) (385:385:385))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (198:198:198) (241:241:241))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (325:325:325) (390:390:390))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (1073:1073:1073))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (786:786:786) (934:934:934))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (978:978:978))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2459:2459:2459) (2786:2786:2786))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX0\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2275:2275:2275) (2589:2589:2589))
        (IOPATH i o (1622:1622:1622) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX0\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (770:770:770) (880:880:880))
        (IOPATH i o (2515:2515:2515) (2574:2574:2574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX0\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2923:2923:2923) (3334:3334:3334))
        (IOPATH i o (1592:1592:1592) (1595:1595:1595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX0\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (488:488:488) (550:550:550))
        (IOPATH i o (1545:1545:1545) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX0\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (630:630:630) (707:707:707))
        (IOPATH i o (1545:1545:1545) (1550:1550:1550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX0\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1294:1294:1294) (1449:1449:1449))
        (IOPATH i o (2456:2456:2456) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX0\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1465:1465:1465) (1313:1313:1313))
        (IOPATH i o (1540:1540:1540) (1535:1535:1535))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (966:966:966) (1085:1085:1085))
        (IOPATH i o (1535:1535:1535) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (488:488:488) (542:542:542))
        (IOPATH i o (1589:1589:1589) (1614:1614:1614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (328:328:328) (370:370:370))
        (IOPATH i o (1579:1579:1579) (1604:1604:1604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (488:488:488) (550:550:550))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (303:303:303) (343:343:343))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (155:155:155) (174:174:174))
        (IOPATH i o (2456:2456:2456) (2517:2517:2517))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX1\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (521:521:521) (470:470:470))
        (IOPATH i o (2527:2527:2527) (2466:2466:2466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX2\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (304:304:304) (345:345:345))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX2\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (328:328:328) (365:365:365))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX2\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (155:155:155) (174:174:174))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX2\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (154:154:154) (172:172:172))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX2\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (256:256:256) (278:278:278))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX2\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (298:298:298) (337:337:337))
        (IOPATH i o (1609:1609:1609) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX2\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (350:350:350) (308:308:308))
        (IOPATH i o (1644:1644:1644) (1619:1619:1619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (742:742:742) (840:840:840))
        (IOPATH i o (1599:1599:1599) (1624:1624:1624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1057:1057:1057) (1194:1194:1194))
        (IOPATH i o (1535:1535:1535) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (632:632:632) (722:722:722))
        (IOPATH i o (3166:3166:3166) (2872:2872:2872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (499:499:499) (544:544:544))
        (IOPATH i o (1612:1612:1612) (1557:1557:1557))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (431:431:431) (477:477:477))
        (IOPATH i o (1662:1662:1662) (1607:1607:1607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (466:466:466) (521:521:521))
        (IOPATH i o (1662:1662:1662) (1607:1607:1607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX3\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (516:516:516) (461:461:461))
        (IOPATH i o (1577:1577:1577) (1632:1632:1632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX4\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (776:776:776) (880:880:880))
        (IOPATH i o (1622:1622:1622) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX4\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (862:862:862) (978:978:978))
        (IOPATH i o (1702:1702:1702) (1647:1647:1647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX4\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (653:653:653) (727:727:727))
        (IOPATH i o (1642:1642:1642) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX4\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (653:653:653) (727:727:727))
        (IOPATH i o (1642:1642:1642) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX6\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2695:2695:2695) (2385:2385:2385))
        (IOPATH i o (1577:1577:1577) (1632:1632:1632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX6\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2695:2695:2695) (2385:2385:2385))
        (IOPATH i o (1557:1557:1557) (1612:1612:1612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX6\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2379:2379:2379) (2693:2693:2693))
        (IOPATH i o (1622:1622:1622) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX7\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2693:2693:2693) (2379:2379:2379))
        (IOPATH i o (1577:1577:1577) (1632:1632:1632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX7\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2701:2701:2701) (2386:2386:2386))
        (IOPATH i o (1617:1617:1617) (1672:1672:1672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\HEX7\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2538:2538:2538) (2880:2880:2880))
        (IOPATH i o (1622:1622:1622) (1567:1567:1567))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_EN\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (452:452:452) (530:530:530))
        (IOPATH i o (1665:1665:1665) (1599:1599:1599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_RS\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (371:371:371) (441:441:441))
        (IOPATH i o (1685:1685:1685) (1619:1619:1619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\AUD_DACDAT\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3012:3012:3012) (3437:3437:3437))
        (IOPATH i o (1715:1715:1715) (1649:1649:1649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\AUD_XCK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1059:1059:1059) (1021:1021:1021))
        (IOPATH i o (1649:1649:1649) (1715:1715:1715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\I2C_SCLK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2917:2917:2917) (3292:3292:3292))
        (IOPATH i o (1692:1692:1692) (1637:1637:1637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (354:354:354) (418:418:418))
        (IOPATH i o (1675:1675:1675) (1609:1609:1609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (351:351:351) (413:413:413))
        (IOPATH i o (1695:1695:1695) (1629:1629:1629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (360:360:360) (429:429:429))
        (IOPATH i o (1695:1695:1695) (1629:1629:1629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (342:342:342) (403:403:403))
        (IOPATH i o (1655:1655:1655) (1589:1589:1589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (543:543:543) (631:631:631))
        (IOPATH i o (1695:1695:1695) (1629:1629:1629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (549:549:549) (641:641:641))
        (IOPATH i o (1695:1695:1695) (1629:1629:1629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (372:372:372) (443:443:443))
        (IOPATH i o (1675:1675:1675) (1609:1609:1609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\LCD_DATA\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (278:278:278) (322:322:322))
        (IOPATH i o (3095:3095:3095) (2830:2830:2830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\AUD_ADCLRCK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (3125:3125:3125) (3531:3531:3531))
        (IOPATH i o (1705:1705:1705) (1639:1639:1639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\AUD_BCLK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1054:1054:1054) (1016:1016:1016))
        (IOPATH i o (1649:1649:1649) (1715:1715:1715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\AUD_DACLRCK\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2940:2940:2940) (3317:3317:3317))
        (IOPATH i o (1695:1695:1695) (1629:1629:1629))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\I2C_SDAT\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2892:2892:2892) (2545:2545:2545))
        (IOPATH i o (1627:1627:1627) (1682:1682:1682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CLOCK_50\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (273:273:273) (825:825:825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\CLOCK_50\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (99:99:99) (85:85:85))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LUT_INDEX\[0\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[17\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (390:390:390))
        (PORT datab (318:318:318) (381:381:381))
        (PORT datac (306:306:306) (365:365:365))
        (PORT datad (230:230:230) (287:287:287))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LUT_INDEX\[4\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LUT_INDEX\[5\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (128:128:128) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|LUT_INDEX\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3841:3841:3841) (3381:3381:3381))
        (PORT ena (481:481:481) (509:509:509))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[0\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (129:129:129) (178:178:178))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux8\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (304:304:304))
        (PORT datab (136:136:136) (172:172:172))
        (PORT datac (137:137:137) (185:185:185))
        (PORT datad (229:229:229) (285:285:285))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3865:3865:3865) (3397:3397:3397))
        (PORT sclr (333:333:333) (387:387:387))
        (PORT ena (633:633:633) (683:683:683))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[1\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3865:3865:3865) (3397:3397:3397))
        (PORT sclr (333:333:333) (387:387:387))
        (PORT ena (633:633:633) (683:683:683))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[2\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3865:3865:3865) (3397:3397:3397))
        (PORT sclr (333:333:333) (387:387:387))
        (PORT ena (633:633:633) (683:683:683))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[3\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3865:3865:3865) (3397:3397:3397))
        (PORT sclr (333:333:333) (387:387:387))
        (PORT ena (633:633:633) (683:683:683))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[5\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3865:3865:3865) (3397:3397:3397))
        (PORT sclr (333:333:333) (387:387:387))
        (PORT ena (633:633:633) (683:683:683))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[6\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[7\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (183:183:183))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3865:3865:3865) (3397:3397:3397))
        (PORT sclr (333:333:333) (387:387:387))
        (PORT ena (633:633:633) (683:683:683))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[8\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[9\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (182:182:182))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3841:3841:3841) (3381:3381:3381))
        (PORT sclr (562:562:562) (649:649:649))
        (PORT ena (494:494:494) (533:533:533))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[10\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (183:183:183))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3841:3841:3841) (3381:3381:3381))
        (PORT sclr (562:562:562) (649:649:649))
        (PORT ena (494:494:494) (533:533:533))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[11\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3841:3841:3841) (3381:3381:3381))
        (PORT sclr (562:562:562) (649:649:649))
        (PORT ena (494:494:494) (533:533:533))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[13\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3841:3841:3841) (3381:3381:3381))
        (PORT sclr (562:562:562) (649:649:649))
        (PORT ena (494:494:494) (533:533:533))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[15\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3841:3841:3841) (3381:3381:3381))
        (PORT sclr (562:562:562) (649:649:649))
        (PORT ena (494:494:494) (533:533:533))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3841:3841:3841) (3381:3381:3381))
        (PORT sclr (562:562:562) (649:649:649))
        (PORT ena (494:494:494) (533:533:533))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LessThan1\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (440:440:440))
        (PORT datab (367:367:367) (439:439:439))
        (PORT datac (353:353:353) (424:424:424))
        (PORT datad (350:350:350) (410:410:410))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3865:3865:3865) (3397:3397:3397))
        (PORT sclr (333:333:333) (387:387:387))
        (PORT ena (633:633:633) (683:683:683))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mDLY\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1180:1180:1180))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3865:3865:3865) (3397:3397:3397))
        (PORT sclr (333:333:333) (387:387:387))
        (PORT ena (633:633:633) (683:683:683))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LessThan1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (123:123:123) (166:166:166))
        (PORT datad (123:123:123) (162:162:162))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LessThan1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (134:134:134))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (124:124:124) (168:168:168))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LessThan1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (139:139:139) (192:192:192))
        (PORT datab (138:138:138) (189:189:189))
        (PORT datac (124:124:124) (167:167:167))
        (PORT datad (125:125:125) (165:165:165))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LessThan1\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (472:472:472))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (329:329:329) (386:386:386))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mLCD_ST\[1\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (189:189:189))
        (PORT datab (154:154:154) (210:210:210))
        (PORT datac (328:328:328) (382:382:382))
        (PORT datad (136:136:136) (176:176:176))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mLCD_ST\[0\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (313:313:313))
        (PORT datab (249:249:249) (315:315:315))
        (PORT datad (98:98:98) (118:118:118))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mLCD_ST\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3956:3956:3956) (3486:3486:3486))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|mLCD_ST\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mLCD_ST\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3956:3956:3956) (3486:3486:3486))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux8\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (303:303:303))
        (PORT datab (136:136:136) (172:172:172))
        (PORT datac (136:136:136) (185:185:185))
        (PORT datad (229:229:229) (286:286:286))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|LUT_INDEX\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3841:3841:3841) (3381:3381:3381))
        (PORT ena (481:481:481) (509:509:509))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LUT_INDEX\[1\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|LUT_INDEX\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3841:3841:3841) (3381:3381:3381))
        (PORT ena (481:481:481) (509:509:509))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LUT_INDEX\[2\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LUT_INDEX\[3\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|LUT_INDEX\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3841:3841:3841) (3381:3381:3381))
        (PORT ena (481:481:481) (509:509:509))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|LUT_INDEX\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3841:3841:3841) (3381:3381:3381))
        (PORT ena (481:481:481) (509:509:509))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux48\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (390:390:390))
        (PORT datab (246:246:246) (307:307:307))
        (PORT datac (215:215:215) (271:271:271))
        (PORT datad (230:230:230) (288:288:288))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|LUT_INDEX\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3841:3841:3841) (3381:3381:3381))
        (PORT ena (481:481:481) (509:509:509))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux48\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (462:462:462))
        (PORT datab (377:377:377) (456:456:456))
        (PORT datac (337:337:337) (412:412:412))
        (PORT datad (328:328:328) (392:392:392))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux48\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (346:346:346) (427:427:427))
        (PORT datab (370:370:370) (448:448:448))
        (PORT datac (175:175:175) (212:212:212))
        (PORT datad (105:105:105) (129:129:129))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux8\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (301:301:301))
        (PORT datab (136:136:136) (171:171:171))
        (PORT datac (134:134:134) (182:182:182))
        (PORT datad (232:232:232) (289:289:289))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mLCD_DATA\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3949:3949:3949) (3484:3484:3484))
        (PORT ena (506:506:506) (544:544:544))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux47\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (408:408:408))
        (PORT datab (357:357:357) (432:432:432))
        (PORT datac (343:343:343) (424:424:424))
        (PORT datad (322:322:322) (385:385:385))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux47\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (429:429:429))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (356:356:356) (425:425:425))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mLCD_DATA\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3949:3949:3949) (3484:3484:3484))
        (PORT ena (506:506:506) (544:544:544))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux46\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (411:411:411))
        (PORT datab (356:356:356) (432:432:432))
        (PORT datac (350:350:350) (432:432:432))
        (PORT datad (326:326:326) (390:390:390))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux46\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (424:424:424))
        (PORT datab (367:367:367) (445:445:445))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (107:107:107) (131:131:131))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mLCD_DATA\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3949:3949:3949) (3484:3484:3484))
        (PORT ena (506:506:506) (544:544:544))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux45\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (322:322:322) (391:391:391))
        (PORT datab (244:244:244) (306:306:306))
        (PORT datac (213:213:213) (269:269:269))
        (PORT datad (227:227:227) (283:283:283))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux45\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (345:345:345) (426:426:426))
        (PORT datab (369:369:369) (447:447:447))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mLCD_DATA\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3949:3949:3949) (3484:3484:3484))
        (PORT ena (506:506:506) (544:544:544))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux44\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (390:390:390))
        (PORT datab (246:246:246) (308:308:308))
        (PORT datac (216:216:216) (272:272:272))
        (PORT datad (233:233:233) (290:290:290))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux44\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (305:305:305) (363:363:363))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux44\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (348:348:348) (430:430:430))
        (PORT datab (191:191:191) (230:230:230))
        (PORT datac (318:318:318) (386:386:386))
        (PORT datad (103:103:103) (128:128:128))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mLCD_DATA\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3949:3949:3949) (3484:3484:3484))
        (PORT ena (506:506:506) (544:544:544))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux43\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (413:413:413))
        (PORT datab (356:356:356) (432:432:432))
        (PORT datac (352:352:352) (436:436:436))
        (PORT datad (328:328:328) (392:392:392))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux43\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (431:431:431))
        (PORT datab (373:373:373) (452:452:452))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mLCD_DATA\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3949:3949:3949) (3484:3484:3484))
        (PORT ena (506:506:506) (544:544:544))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux42\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (337:337:337) (412:412:412))
        (PORT datab (356:356:356) (432:432:432))
        (PORT datac (351:351:351) (434:434:434))
        (PORT datad (327:327:327) (391:391:391))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux42\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (422:422:422))
        (PORT datab (365:365:365) (443:443:443))
        (PORT datac (93:93:93) (115:115:115))
        (PORT datad (107:107:107) (132:132:132))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mLCD_DATA\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3949:3949:3949) (3484:3484:3484))
        (PORT ena (506:506:506) (544:544:544))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux41\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (459:459:459))
        (PORT datab (342:342:342) (415:415:415))
        (PORT datac (333:333:333) (406:406:406))
        (PORT datad (359:359:359) (428:428:428))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux41\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (357:357:357) (433:433:433))
        (PORT datac (315:315:315) (383:383:383))
        (PORT datad (93:93:93) (112:112:112))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mLCD_DATA\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3949:3949:3949) (3484:3484:3484))
        (PORT ena (506:506:506) (544:544:544))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE \\PLL2_inst\|altpll_component\|auto_generated\|pll1\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1176:1176:1176) (1176:1176:1176))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\PLL2_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1200:1200:1200) (1188:1188:1188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[0\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (184:184:184))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (276:276:276))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (159:159:159) (189:189:189))
        (PORT datad (497:497:497) (570:570:570))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[1\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (189:189:189))
        (PORT datab (134:134:134) (185:185:185))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1152:1152:1152))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (647:647:647) (698:698:698))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[2\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1152:1152:1152))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (647:647:647) (698:698:698))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[3\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1152:1152:1152))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (647:647:647) (698:698:698))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[4\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1152:1152:1152))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (647:647:647) (698:698:698))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[5\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[6\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1152:1152:1152))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (647:647:647) (698:698:698))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[7\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (134:134:134) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[8\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1152:1152:1152))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (647:647:647) (698:698:698))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[10\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (182:182:182))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (435:435:435) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[11\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (183:183:183))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (435:435:435) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[12\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (435:435:435) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[13\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (187:187:187))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[14\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (435:435:435) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (435:435:435) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (138:138:138) (191:191:191))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (123:123:123) (167:167:167))
        (PORT datad (124:124:124) (164:164:164))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1152:1152:1152))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (647:647:647) (698:698:698))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1140:1140:1140) (1152:1152:1152))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (647:647:647) (698:698:698))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (124:124:124) (167:167:167))
        (PORT datad (124:124:124) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (137:137:137) (188:188:188))
        (PORT datac (124:124:124) (168:168:168))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[17\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (435:435:435) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[18\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (435:435:435) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[19\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|Cont\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (435:435:435) (466:466:466))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (137:137:137) (191:191:191))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datac (122:122:122) (165:165:165))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (309:309:309) (356:356:356))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DELAY_RESET\|Equal0\~6_wirecell\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (457:457:457) (526:526:526))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_DELAY_RESET\|oRESET\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1148:1148:1148) (1160:1160:1160))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\INST_DELAY_RESET\|oRESET\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (809:809:809) (906:906:906))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (216:216:216) (275:275:275))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~92\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (160:160:160) (187:187:187))
        (PORT datad (499:499:499) (572:572:572))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (200:200:200) (259:259:259))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (520:520:520) (603:603:603))
        (PORT datad (158:158:158) (183:183:183))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (201:201:201) (259:259:259))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (523:523:523) (606:606:606))
        (PORT datad (167:167:167) (196:196:196))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (198:198:198) (251:251:251))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (379:379:379) (453:453:453))
        (PORT datac (177:177:177) (214:214:214))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1168:1168:1168) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (283:283:283))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~77\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (522:522:522) (605:605:605))
        (PORT datad (159:159:159) (185:185:185))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (228:228:228) (284:284:284))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~76\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (161:161:161) (189:189:189))
        (PORT datad (498:498:498) (571:571:571))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (206:206:206) (269:269:269))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (208:208:208) (271:271:271))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (277:277:277))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (265:265:265))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (279:279:279))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (223:223:223) (276:276:276))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~71\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (158:158:158) (203:203:203))
        (PORT datad (161:161:161) (189:189:189))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[24\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (209:209:209) (263:263:263))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (167:167:167) (213:213:213))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[25\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (210:210:210) (264:264:264))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~69\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (249:249:249))
        (PORT datac (162:162:162) (194:194:194))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[26\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (277:277:277))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (165:165:165) (211:211:211))
        (PORT datad (172:172:172) (203:203:203))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[27\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~60\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (213:213:213) (266:266:266))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (174:174:174) (221:221:221))
        (PORT datad (164:164:164) (193:193:193))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[30\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (252:252:252))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (235:235:235))
        (PORT datac (174:174:174) (209:209:209))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[31\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (193:193:193) (250:250:250))
        (PORT datac (174:174:174) (210:210:210))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~74\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (192:192:192) (248:248:248))
        (PORT datac (161:161:161) (195:195:195))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (PORT datab (145:145:145) (194:194:194))
        (PORT datac (127:127:127) (168:168:168))
        (PORT datad (131:131:131) (168:168:168))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (144:144:144) (193:193:193))
        (PORT datac (129:129:129) (171:171:171))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (344:344:344) (393:393:393))
        (PORT datad (165:165:165) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[17\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~87\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (158:158:158) (188:188:188))
        (PORT datad (320:320:320) (362:362:362))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[18\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|Add0\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (247:247:247))
        (PORT datac (174:174:174) (210:210:210))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|delayCounterInternalCount\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (424:424:424))
        (PORT datab (325:325:325) (394:394:394))
        (PORT datac (324:324:324) (397:397:397))
        (PORT datad (311:311:311) (374:374:374))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|LessThan0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (490:490:490))
        (PORT datab (141:141:141) (190:190:190))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (162:162:162) (185:185:185))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcDacControllerStartDelay\|resetAdc\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT asdata (524:524:524) (578:578:578))
        (PORT clrn (1167:1167:1167) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[4\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[5\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (145:145:145) (195:195:195))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1460:1460:1460))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (793:793:793) (699:699:699))
        (PORT sclr (583:583:583) (680:680:680))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[6\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1460:1460:1460))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (793:793:793) (699:699:699))
        (PORT sclr (583:583:583) (680:680:680))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|LessThan2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (585:585:585))
        (PORT datac (364:364:364) (436:436:436))
        (PORT datad (510:510:510) (619:619:619))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1460:1460:1460))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (793:793:793) (699:699:699))
        (PORT sclr (583:583:583) (680:680:680))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[1\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (135:135:135) (186:186:186))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[3\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (139:139:139) (192:192:192))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1460:1460:1460))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (793:793:793) (699:699:699))
        (PORT sclr (583:583:583) (680:680:680))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1460:1460:1460))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (793:793:793) (699:699:699))
        (PORT sclr (583:583:583) (680:680:680))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|LessThan2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (197:197:197))
        (PORT datab (148:148:148) (198:198:198))
        (PORT datac (126:126:126) (171:171:171))
        (PORT datad (135:135:135) (174:174:174))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|LEFT_MODE_SM\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (581:581:581))
        (PORT datab (387:387:387) (462:462:462))
        (PORT datad (510:510:510) (619:619:619))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (161:161:161) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|LEFT_MODE_SM\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1426:1426:1426) (1466:1466:1466))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (777:777:777) (685:685:685))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLRSelect\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1426:1426:1426) (1466:1466:1466))
        (PORT asdata (318:318:318) (362:362:362))
        (PORT clrn (777:777:777) (685:685:685))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\PLL2_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1200:1200:1200) (1188:1188:1188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD_COUNTER_REG\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (196:196:196))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|currentState\.resetState\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1395:1395:1395) (1416:1416:1416))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1054:1054:1054) (1193:1193:1193))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD_COUNTER_REG\[1\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD_COUNTER_REG\[4\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD_COUNTER_REG\[5\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (207:207:207) (254:254:254))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD_COUNTER_REG\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1349:1349:1349))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1108:1108:1108) (1093:1093:1093))
        (PORT sclr (320:320:320) (375:375:375))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|muxSelect\[0\]\~3\\)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (190:190:190) (195:195:195))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|muxSelect\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1112:1112:1112))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1100:1100:1100) (1085:1085:1085))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|muxSelect\[1\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (235:235:235) (287:287:287))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|muxSelect\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1112:1112:1112))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1100:1100:1100) (1085:1085:1085))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|muxSelect\[2\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (250:250:250))
        (PORT datad (225:225:225) (277:277:277))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|muxSelect\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1112:1112:1112))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1100:1100:1100) (1085:1085:1085))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|muxSelect\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (245:245:245))
        (PORT datab (235:235:235) (291:291:291))
        (PORT datad (227:227:227) (279:279:279))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|muxSelect\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1105:1105:1105) (1112:1112:1112))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1100:1100:1100) (1085:1085:1085))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|LessThan0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (180:180:180) (242:242:242))
        (PORT datab (182:182:182) (240:240:240))
        (PORT datac (234:234:234) (290:290:290))
        (PORT datad (166:166:166) (215:215:215))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|Selector1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (266:266:266))
        (PORT datab (1027:1027:1027) (1194:1194:1194))
        (PORT datad (324:324:324) (378:378:378))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|currentState\.checkAcknowledge\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1143:1143:1143))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD_COUNTER_REG\[1\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (978:978:978) (1130:1130:1130))
        (PORT datac (139:139:139) (186:186:186))
        (PORT datad (216:216:216) (267:267:267))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD_COUNTER_REG\[1\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (200:200:200) (235:235:235))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (318:318:318) (367:367:367))
        (PORT datad (215:215:215) (267:267:267))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD_COUNTER_REG\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1349:1349:1349))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1108:1108:1108) (1093:1093:1093))
        (PORT sclr (320:320:320) (375:375:375))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux4\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (356:356:356) (427:427:427))
        (PORT datad (357:357:357) (432:432:432))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (219:219:219))
        (PORT datab (144:144:144) (193:193:193))
        (PORT datac (368:368:368) (453:453:453))
        (PORT datad (356:356:356) (426:426:426))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (124:124:124) (156:156:156))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (353:353:353) (422:422:422))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|ACK1\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1369:1369:1369))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1109:1109:1109) (1094:1094:1094))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (377:377:377) (464:464:464))
        (PORT datac (351:351:351) (418:418:418))
        (PORT datad (352:352:352) (428:428:428))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (469:469:469))
        (PORT datab (369:369:369) (447:447:447))
        (PORT datac (95:95:95) (118:118:118))
        (PORT datad (366:366:366) (438:438:438))
        (IOPATH dataa combout (195:195:195) (193:193:193))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (469:469:469))
        (PORT datab (369:369:369) (447:447:447))
        (PORT datac (95:95:95) (118:118:118))
        (PORT datad (366:366:366) (438:438:438))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (477:477:477))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|ACK2\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1369:1369:1369))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1109:1109:1109) (1094:1094:1094))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|nextState\.turnOffi2cControl\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (207:207:207) (265:265:265))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|nextState\.turnOffi2cControl\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (282:282:282))
        (PORT datab (231:231:231) (285:285:285))
        (PORT datac (192:192:192) (242:242:242))
        (PORT datad (98:98:98) (118:118:118))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|currentState\.turnOffi2cControl\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1132:1132:1132) (1143:1143:1143))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|currentState\.incrementMuxSelectBits\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (854:854:854) (989:989:989))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|currentState\.incrementMuxSelectBits\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|Selector0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (925:925:925))
        (PORT datab (134:134:134) (184:184:184))
        (PORT datac (719:719:719) (849:849:849))
        (PORT datad (129:129:129) (166:166:166))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|currentState\.transmit\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|Selector3\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (296:296:296))
        (PORT datab (981:981:981) (1133:1133:1133))
        (PORT datac (317:317:317) (366:366:366))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD_COUNTER_REG\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1349:1349:1349))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1108:1108:1108) (1093:1093:1093))
        (PORT sclr (320:320:320) (375:375:375))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD_COUNTER_REG\[2\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (207:207:207))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD_COUNTER_REG\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1349:1349:1349))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1108:1108:1108) (1093:1093:1093))
        (PORT sclr (320:320:320) (375:375:375))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD_COUNTER_REG\[3\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (428:428:428))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD_COUNTER_REG\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1349:1349:1349))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1108:1108:1108) (1093:1093:1093))
        (PORT sclr (320:320:320) (375:375:375))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD_COUNTER_REG\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1349:1349:1349))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1108:1108:1108) (1093:1093:1093))
        (PORT sclr (320:320:320) (375:375:375))
        (PORT ena (422:422:422) (454:454:454))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux4\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (504:504:504) (603:603:603))
        (PORT datab (848:848:848) (991:991:991))
        (PORT datac (315:315:315) (383:383:383))
        (PORT datad (453:453:453) (535:535:535))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|Mux1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (305:305:305))
        (PORT datab (232:232:232) (288:288:288))
        (PORT datac (327:327:327) (388:388:388))
        (PORT datad (233:233:233) (284:284:284))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[13\]\~latch\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (112:112:112) (145:145:145))
        (PORT datac (101:101:101) (127:127:127))
        (PORT datad (1000:1000:1000) (1030:1030:1030))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[13\]\~head_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130:130:130) (181:181:181))
        (PORT datab (112:112:112) (144:144:144))
        (PORT datac (100:100:100) (126:126:126))
        (PORT datad (375:375:375) (445:445:445))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux4\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (735:735:735))
        (PORT datac (612:612:612) (704:704:704))
        (PORT datad (105:105:105) (123:123:123))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux4\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (626:626:626) (738:738:738))
        (PORT datab (686:686:686) (802:802:802))
        (PORT datac (606:606:606) (698:698:698))
        (PORT datad (370:370:370) (445:445:445))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|Mux2\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (304:304:304))
        (PORT datab (234:234:234) (291:291:291))
        (PORT datac (328:328:328) (390:390:390))
        (PORT datad (233:233:233) (283:283:283))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[12\]\~latch\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (120:120:120) (150:150:150))
        (PORT datac (108:108:108) (132:132:132))
        (PORT datad (999:999:999) (1029:1029:1029))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD\[12\]\~head_lut\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (278:278:278))
        (PORT datab (121:121:121) (152:152:152))
        (PORT datac (105:105:105) (129:129:129))
        (PORT datad (374:374:374) (445:445:445))
        (IOPATH dataa combout (166:166:166) (159:159:159))
        (IOPATH datab combout (167:167:167) (158:158:158))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux4\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (624:624:624) (736:736:736))
        (PORT datab (311:311:311) (374:374:374))
        (PORT datac (609:609:609) (702:702:702))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux4\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (390:390:390) (470:470:470))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (188:188:188) (203:203:203))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux4\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (915:915:915))
        (PORT datab (343:343:343) (398:398:398))
        (PORT datac (478:478:478) (561:561:561))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux4\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (911:911:911) (1061:1061:1061))
        (PORT datad (270:270:270) (310:310:310))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SDO_REG\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1382:1382:1382))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1100:1100:1100) (1085:1085:1085))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[0\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (338:338:338) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[2\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (338:338:338) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[3\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (338:338:338) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[1\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (338:338:338) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP0\|Mux6\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2120:2120:2120) (2404:2404:2404))
        (PORT datab (2089:2089:2089) (2359:2359:2359))
        (PORT datac (2117:2117:2117) (2390:2390:2390))
        (PORT datad (2177:2177:2177) (2463:2463:2463))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP0\|Mux6\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2336:2336:2336) (2647:2647:2647))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP0\|Mux5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2121:2121:2121) (2406:2406:2406))
        (PORT datab (2096:2096:2096) (2366:2366:2366))
        (PORT datac (2109:2109:2109) (2382:2382:2382))
        (PORT datad (2176:2176:2176) (2462:2462:2462))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP0\|Mux5\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2331:2331:2331) (2642:2642:2642))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP0\|Mux4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2121:2121:2121) (2406:2406:2406))
        (PORT datab (2097:2097:2097) (2368:2368:2368))
        (PORT datac (2108:2108:2108) (2381:2381:2381))
        (PORT datad (2176:2176:2176) (2462:2462:2462))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP0\|Mux4\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2337:2337:2337) (2649:2649:2649))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP0\|Mux3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2121:2121:2121) (2405:2405:2405))
        (PORT datab (2095:2095:2095) (2365:2365:2365))
        (PORT datac (2111:2111:2111) (2384:2384:2384))
        (PORT datad (2177:2177:2177) (2462:2462:2462))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP0\|Mux3\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2332:2332:2332) (2643:2643:2643))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP0\|Mux2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2121:2121:2121) (2406:2406:2406))
        (PORT datab (2099:2099:2099) (2369:2369:2369))
        (PORT datac (2107:2107:2107) (2379:2379:2379))
        (PORT datad (2176:2176:2176) (2461:2461:2461))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP0\|Mux2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2330:2330:2330) (2641:2641:2641))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP0\|Mux1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2120:2120:2120) (2405:2405:2405))
        (PORT datab (2093:2093:2093) (2363:2363:2363))
        (PORT datac (2113:2113:2113) (2386:2386:2386))
        (PORT datad (2177:2177:2177) (2462:2462:2462))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP0\|Mux1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2336:2336:2336) (2648:2648:2648))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP0\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2120:2120:2120) (2404:2404:2404))
        (PORT datab (2090:2090:2090) (2360:2360:2360))
        (PORT datac (2115:2115:2115) (2389:2389:2389))
        (PORT datad (2177:2177:2177) (2463:2463:2463))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP0\|Mux0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (134:134:134))
        (PORT datac (2333:2333:2333) (2644:2644:2644))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[6\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (338:338:338) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[7\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (328:328:328) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[8\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (688:688:688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP1\|Mux6\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2003:2003:2003) (2259:2259:2259))
        (PORT datab (1994:1994:1994) (2237:2237:2237))
        (PORT datac (1830:1830:1830) (2057:2057:2057))
        (PORT datad (2083:2083:2083) (2344:2344:2344))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP1\|Mux6\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1827:1827:1827) (2055:2055:2055))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP1\|Mux5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2005:2005:2005) (2261:2261:2261))
        (PORT datab (1993:1993:1993) (2236:2236:2236))
        (PORT datac (1831:1831:1831) (2058:2058:2058))
        (PORT datad (2084:2084:2084) (2345:2345:2345))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP1\|Mux5\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1822:1822:1822) (2050:2050:2050))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP1\|Mux4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1996:1996:1996) (2251:2251:2251))
        (PORT datab (2000:2000:2000) (2244:2244:2244))
        (PORT datac (1826:1826:1826) (2053:2053:2053))
        (PORT datad (2077:2077:2077) (2337:2337:2337))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP1\|Mux4\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1828:1828:1828) (2056:2056:2056))
        (PORT datad (94:94:94) (112:112:112))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP1\|Mux3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2000:2000:2000) (2255:2255:2255))
        (PORT datab (1997:1997:1997) (2240:2240:2240))
        (PORT datac (1828:1828:1828) (2056:2056:2056))
        (PORT datad (2080:2080:2080) (2341:2341:2341))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (182:182:182) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP1\|Mux3\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1821:1821:1821) (2048:2048:2048))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP1\|Mux2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2006:2006:2006) (2262:2262:2262))
        (PORT datab (1992:1992:1992) (2234:2234:2234))
        (PORT datac (1832:1832:1832) (2059:2059:2059))
        (PORT datad (2085:2085:2085) (2346:2346:2346))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP1\|Mux2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1830:1830:1830) (2058:2058:2058))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP1\|Mux1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2002:2002:2002) (2258:2258:2258))
        (PORT datab (1995:1995:1995) (2238:2238:2238))
        (PORT datac (1830:1830:1830) (2058:2058:2058))
        (PORT datad (2082:2082:2082) (2343:2343:2343))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP1\|Mux1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1825:1825:1825) (2053:2053:2053))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP1\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1998:1998:1998) (2254:2254:2254))
        (PORT datab (1998:1998:1998) (2241:2241:2241))
        (PORT datac (1827:1827:1827) (2055:2055:2055))
        (PORT datad (2079:2079:2079) (2340:2340:2340))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP1\|Mux0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (104:104:104) (132:132:132))
        (PORT datac (1817:1817:1817) (2044:2044:2044))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[9\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (318:318:318) (698:698:698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[11\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (678:678:678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[10\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (688:688:688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP2\|Mux6\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2018:2018:2018) (2271:2271:2271))
        (PORT datab (1657:1657:1657) (1861:1861:1861))
        (PORT datac (1884:1884:1884) (2117:2117:2117))
        (PORT datad (2136:2136:2136) (2390:2390:2390))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (191:191:191) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP2\|Mux6\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1666:1666:1666) (1877:1877:1877))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP2\|Mux5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2017:2017:2017) (2271:2271:2271))
        (PORT datab (1658:1658:1658) (1861:1861:1861))
        (PORT datac (1885:1885:1885) (2118:2118:2118))
        (PORT datad (2136:2136:2136) (2390:2390:2390))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP2\|Mux5\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1663:1663:1663) (1874:1874:1874))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP2\|Mux4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2017:2017:2017) (2270:2270:2270))
        (PORT datab (1659:1659:1659) (1862:1862:1862))
        (PORT datac (1886:1886:1886) (2119:2119:2119))
        (PORT datad (2136:2136:2136) (2390:2390:2390))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP2\|Mux4\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1668:1668:1668) (1879:1879:1879))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP2\|Mux3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2021:2021:2021) (2274:2274:2274))
        (PORT datab (1655:1655:1655) (1858:1858:1858))
        (PORT datac (1878:1878:1878) (2110:2110:2110))
        (PORT datad (2137:2137:2137) (2391:2391:2391))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (192:192:192) (188:188:188))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP2\|Mux3\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1658:1658:1658) (1868:1868:1868))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP2\|Mux2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2019:2019:2019) (2272:2272:2272))
        (PORT datab (1656:1656:1656) (1859:1859:1859))
        (PORT datac (1882:1882:1882) (2114:2114:2114))
        (PORT datad (2136:2136:2136) (2391:2391:2391))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP2\|Mux2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1671:1671:1671) (1882:1882:1882))
        (PORT datad (93:93:93) (110:110:110))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP2\|Mux1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2016:2016:2016) (2269:2269:2269))
        (PORT datab (1659:1659:1659) (1862:1862:1862))
        (PORT datac (1888:1888:1888) (2121:2121:2121))
        (PORT datad (2135:2135:2135) (2390:2390:2390))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP2\|Mux1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1662:1662:1662) (1872:1872:1872))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP2\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2019:2019:2019) (2273:2273:2273))
        (PORT datab (1656:1656:1656) (1859:1859:1859))
        (PORT datac (1880:1880:1880) (2113:2113:2113))
        (PORT datad (2136:2136:2136) (2391:2391:2391))
        (IOPATH dataa combout (192:192:192) (184:184:184))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP2\|Mux0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (106:106:106) (135:135:135))
        (PORT datac (1669:1669:1669) (1881:1881:1881))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[13\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (308:308:308) (688:688:688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[16\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (298:298:298) (678:678:678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[15\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP3\|Mux6\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1793:1793:1793) (2014:2014:2014))
        (PORT datab (1789:1789:1789) (2010:2010:2010))
        (PORT datac (1936:1936:1936) (2175:2175:2175))
        (PORT datad (1786:1786:1786) (1994:1994:1994))
        (IOPATH dataa combout (181:181:181) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP3\|Mux6\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1992:1992:1992) (2251:2251:2251))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP3\|Mux5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1796:1796:1796) (2017:2017:2017))
        (PORT datab (1782:1782:1782) (2002:2002:2002))
        (PORT datac (1943:1943:1943) (2183:2183:2183))
        (PORT datad (1786:1786:1786) (1993:1993:1993))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (182:182:182) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP3\|Mux5\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1991:1991:1991) (2251:2251:2251))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP3\|Mux4\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1795:1795:1795) (2016:2016:2016))
        (PORT datab (1785:1785:1785) (2005:2005:2005))
        (PORT datac (1940:1940:1940) (2180:2180:2180))
        (PORT datad (1786:1786:1786) (1993:1993:1993))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP3\|Mux4\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1987:1987:1987) (2246:2246:2246))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP3\|Mux3\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1795:1795:1795) (2016:2016:2016))
        (PORT datab (1786:1786:1786) (2006:2006:2006))
        (PORT datac (1939:1939:1939) (2178:2178:2178))
        (PORT datad (1786:1786:1786) (1993:1993:1993))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (196:196:196) (192:192:192))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP3\|Mux3\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1988:1988:1988) (2248:2248:2248))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP3\|Mux2\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1794:1794:1794) (2015:2015:2015))
        (PORT datab (1788:1788:1788) (2008:2008:2008))
        (PORT datac (1937:1937:1937) (2177:2177:2177))
        (PORT datad (1786:1786:1786) (1994:1994:1994))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP3\|Mux2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1990:1990:1990) (2250:2250:2250))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP3\|Mux1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1798:1798:1798) (2019:2019:2019))
        (PORT datab (1778:1778:1778) (1997:1997:1997))
        (PORT datac (1947:1947:1947) (2188:2188:2188))
        (PORT datad (1785:1785:1785) (1992:1992:1992))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP3\|Mux1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1989:1989:1989) (2248:2248:2248))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP3\|Mux0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1797:1797:1797) (2019:2019:2019))
        (PORT datab (1780:1780:1780) (1999:1999:1999))
        (PORT datac (1946:1946:1946) (2186:2186:2186))
        (PORT datad (1785:1785:1785) (1992:1992:1992))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_DISP3\|Mux0\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (106:106:106) (136:136:136))
        (PORT datac (1987:1987:1987) (2247:2247:2247))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\in_hex4\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2053:2053:2053) (2322:2322:2322))
        (PORT datad (1937:1937:1937) (2185:2185:2185))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|Cont\[4\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (208:208:208))
        (PORT datad (132:132:132) (177:177:177))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|Cont\[4\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (117:117:117) (146:146:146))
        (PORT datad (148:148:148) (192:192:192))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (181:181:181))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|Cont\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3824:3824:3824) (3378:3378:3378))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|ST\[0\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (212:212:212))
        (PORT datab (141:141:141) (192:192:192))
        (PORT datad (138:138:138) (183:183:183))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|ST\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3824:3824:3824) (3378:3378:3378))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|mStart\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (355:355:355))
        (PORT datab (164:164:164) (221:221:221))
        (PORT datad (134:134:134) (179:179:179))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|mStart\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3824:3824:3824) (3378:3378:3378))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|ST\[1\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (406:406:406))
        (PORT datad (136:136:136) (182:182:182))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|ST\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3824:3824:3824) (3378:3378:3378))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|LCD_EN\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (404:404:404))
        (PORT datab (148:148:148) (203:203:203))
        (PORT datad (136:136:136) (182:182:182))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|LCDINST\|LCD_EN\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1171:1171:1171) (1184:1184:1184))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3824:3824:3824) (3378:3378:3378))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux40\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (408:408:408))
        (PORT datab (357:357:357) (432:432:432))
        (PORT datac (341:341:341) (422:422:422))
        (PORT datad (321:321:321) (384:384:384))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\INST_TESTE_LCD\|Mux40\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (344:344:344) (425:425:425))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (353:353:353) (421:421:421))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\INST_TESTE_LCD\|mLCD_RS\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1172:1172:1172) (1185:1185:1185))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (3949:3949:3949) (3484:3484:3484))
        (PORT ena (506:506:506) (544:544:544))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\AUD_ADCDAT\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (243:243:243) (795:795:795))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE adcdat)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT asdata (2796:2796:2796) (3160:3160:3160))
        (PORT clrn (1167:1167:1167) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (120:120:120) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1460:1460:1460))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (793:793:793) (699:699:699))
        (PORT sclr (583:583:583) (680:680:680))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (196:196:196))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datac (126:126:126) (171:171:171))
        (PORT datad (122:122:122) (161:161:161))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[8\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (183:183:183))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1460:1460:1460))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (793:793:793) (699:699:699))
        (PORT sclr (583:583:583) (680:680:680))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[10\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (132:132:132) (182:182:182))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1460:1460:1460))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (793:793:793) (699:699:699))
        (PORT sclr (583:583:583) (680:680:680))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[11\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[12\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (133:133:133) (183:183:183))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1457:1457:1457))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (812:812:812) (714:714:714))
        (PORT sclr (579:579:579) (676:676:676))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[13\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (319:319:319))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[14\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1457:1457:1457))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (812:812:812) (714:714:714))
        (PORT sclr (579:579:579) (676:676:676))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[16\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (184:184:184))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1457:1457:1457))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (812:812:812) (714:714:714))
        (PORT sclr (579:579:579) (676:676:676))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[19\]\~62\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[19\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1457:1457:1457))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (812:812:812) (714:714:714))
        (PORT sclr (579:579:579) (676:676:676))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[20\]\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[20\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1457:1457:1457))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (812:812:812) (714:714:714))
        (PORT sclr (579:579:579) (676:676:676))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[21\]\~66\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (185:185:185))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[21\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1457:1457:1457))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (812:812:812) (714:714:714))
        (PORT sclr (579:579:579) (676:676:676))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[22\]\~68\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (135:135:135) (184:184:184))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[22\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1457:1457:1457))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (812:812:812) (714:714:714))
        (PORT sclr (579:579:579) (676:676:676))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (300:300:300))
        (PORT datab (135:135:135) (184:184:184))
        (PORT datac (121:121:121) (164:164:164))
        (PORT datad (122:122:122) (160:160:160))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[23\]\~70\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (136:136:136) (188:188:188))
        (IOPATH dataa combout (195:195:195) (203:203:203))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[23\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1457:1457:1457))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (812:812:812) (714:714:714))
        (PORT sclr (579:579:579) (676:676:676))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1419:1419:1419) (1460:1460:1460))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (793:793:793) (699:699:699))
        (PORT sclr (583:583:583) (680:680:680))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|cont2\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1417:1417:1417) (1457:1457:1457))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (812:812:812) (714:714:714))
        (PORT sclr (579:579:579) (676:676:676))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sclr (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (480:480:480) (587:587:587))
        (PORT datad (345:345:345) (410:410:410))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (342:342:342) (404:404:404))
        (PORT datab (137:137:137) (187:187:187))
        (PORT datac (492:492:492) (585:585:585))
        (PORT datad (187:187:187) (219:219:219))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (121:121:121) (163:163:163))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (405:405:405) (492:492:492))
        (PORT datac (476:476:476) (556:556:556))
        (PORT datad (509:509:509) (618:618:618))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|LessThan1\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (415:415:415) (501:501:501))
        (PORT datab (541:541:541) (636:636:636))
        (PORT datad (329:329:329) (378:378:378))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (458:458:458) (422:422:422))
        (PORT ena (498:498:498) (538:538:538))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1208:1208:1208))
        (PORT asdata (295:295:295) (334:334:334))
        (PORT clrn (458:458:458) (422:422:422))
        (PORT ena (498:498:498) (538:538:538))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (307:307:307) (369:369:369))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (458:458:458) (422:422:422))
        (PORT ena (498:498:498) (538:538:538))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (252:252:252))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (458:458:458) (422:422:422))
        (PORT ena (498:498:498) (538:538:538))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1208:1208:1208))
        (PORT asdata (368:368:368) (419:419:419))
        (PORT clrn (458:458:458) (422:422:422))
        (PORT ena (498:498:498) (538:538:538))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (458:458:458) (422:422:422))
        (PORT ena (498:498:498) (538:538:538))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (166:166:166))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (458:458:458) (422:422:422))
        (PORT ena (498:498:498) (538:538:538))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (142:142:142) (179:179:179))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (458:458:458) (422:422:422))
        (PORT ena (498:498:498) (538:538:538))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (314:314:314) (376:376:376))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (458:458:458) (422:422:422))
        (PORT ena (498:498:498) (538:538:538))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1208:1208:1208))
        (PORT asdata (373:373:373) (424:424:424))
        (PORT clrn (458:458:458) (422:422:422))
        (PORT ena (498:498:498) (538:538:538))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (211:211:211) (266:266:266))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (592:592:592) (525:525:525))
        (PORT ena (509:509:509) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (592:592:592) (525:525:525))
        (PORT ena (509:509:509) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (210:210:210) (259:259:259))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (458:458:458) (422:422:422))
        (PORT ena (498:498:498) (538:538:538))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (317:317:317) (381:381:381))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1208:1208:1208))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (458:458:458) (422:422:422))
        (PORT ena (498:498:498) (538:538:538))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (306:306:306) (368:368:368))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_out\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (592:592:592) (525:525:525))
        (PORT ena (509:509:509) (553:553:553))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (130:130:130) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (470:470:470))
        (PORT datab (545:545:545) (640:640:640))
        (PORT datac (392:392:392) (477:477:477))
        (PORT datad (330:330:330) (380:380:380))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (592:592:592) (525:525:525))
        (PORT ena (482:482:482) (510:510:510))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1215:1215:1215))
        (PORT asdata (1197:1197:1197) (1369:1369:1369))
        (PORT clrn (1166:1166:1166) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (153:153:153) (201:201:201))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (583:583:583))
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|process_5\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (150:150:150))
        (PORT datab (495:495:495) (588:588:588))
        (PORT datac (139:139:139) (185:185:185))
        (PORT datad (395:395:395) (478:478:478))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|RL_DATA_OUT_VALID\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1426:1426:1426) (1466:1466:1466))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (777:777:777) (685:685:685))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[16\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (381:381:381))
        (PORT datad (219:219:219) (269:269:269))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (PORT asdata (2539:2539:2539) (2856:2856:2856))
        (PORT ena (434:434:434) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (584:584:584))
        (PORT datab (152:152:152) (203:203:203))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (584:584:584))
        (PORT datab (146:146:146) (195:195:195))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (662:662:662) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (585:585:585))
        (PORT datab (216:216:216) (272:272:272))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (662:662:662) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (585:585:585))
        (PORT datab (151:151:151) (202:202:202))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (662:662:662) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (587:587:587))
        (PORT datab (148:148:148) (200:200:200))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (662:662:662) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (588:588:588))
        (PORT datab (228:228:228) (290:290:290))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (662:662:662) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (386:386:386))
        (PORT datab (148:148:148) (200:200:200))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (385:385:385))
        (PORT datab (145:145:145) (196:196:196))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (320:320:320) (384:384:384))
        (PORT datab (146:146:146) (197:197:197))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (318:318:318) (383:383:383))
        (PORT datab (152:152:152) (204:204:204))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (160:160:160) (212:212:212))
        (PORT datab (306:306:306) (365:365:365))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (1058:1058:1058))
        (PORT datab (352:352:352) (422:422:422))
        (PORT datac (316:316:316) (373:373:373))
        (PORT datad (321:321:321) (378:378:378))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (PORT asdata (2576:2576:2576) (2893:2893:2893))
        (PORT ena (434:434:434) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (PORT asdata (2507:2507:2507) (2805:2805:2805))
        (PORT ena (434:434:434) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (204:204:204))
        (PORT datab (306:306:306) (365:365:365))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (408:408:408))
        (PORT datab (235:235:235) (293:293:293))
        (PORT datac (211:211:211) (270:270:270))
        (PORT datad (318:318:318) (379:379:379))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1366:1366:1366))
        (PORT asdata (2343:2343:2343) (2618:2618:2618))
        (PORT ena (517:517:517) (556:556:556))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (PORT asdata (2594:2594:2594) (2918:2918:2918))
        (PORT ena (434:434:434) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (324:324:324) (394:394:394))
        (PORT datab (337:337:337) (409:409:409))
        (PORT datac (337:337:337) (408:408:408))
        (PORT datad (308:308:308) (369:369:369))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (PORT asdata (2546:2546:2546) (2860:2860:2860))
        (PORT ena (434:434:434) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (PORT asdata (2581:2581:2581) (2911:2911:2911))
        (PORT ena (434:434:434) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[4\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (328:328:328) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (PORT asdata (2432:2432:2432) (2737:2737:2737))
        (PORT ena (434:434:434) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (401:401:401))
        (PORT datab (476:476:476) (575:575:575))
        (PORT datac (316:316:316) (376:376:376))
        (PORT datad (318:318:318) (382:382:382))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (PORT asdata (2663:2663:2663) (2994:2994:2994))
        (PORT ena (434:434:434) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[5\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (328:328:328) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (PORT asdata (2526:2526:2526) (2841:2841:2841))
        (PORT ena (434:434:434) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (392:392:392))
        (PORT datab (639:639:639) (750:750:750))
        (PORT datac (481:481:481) (573:573:573))
        (PORT datad (327:327:327) (390:390:390))
        (IOPATH dataa combout (188:188:188) (196:196:196))
        (IOPATH datab combout (190:190:190) (197:197:197))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1366:1366:1366))
        (PORT asdata (2361:2361:2361) (2645:2645:2645))
        (PORT ena (517:517:517) (556:556:556))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (2329:2329:2329) (2632:2632:2632))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1366:1366:1366))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (517:517:517) (556:556:556))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (412:412:412))
        (PORT datab (485:485:485) (580:580:580))
        (PORT datac (321:321:321) (381:381:381))
        (PORT datad (466:466:466) (550:550:550))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Equal0\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (394:394:394))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (217:217:217) (273:273:273))
        (PORT datad (439:439:439) (507:507:507))
        (IOPATH dataa combout (159:159:159) (173:173:173))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|currentState\.Write_untillfull\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (291:291:291) (333:333:333))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|currentState\.Write_untillfull\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1392:1392:1392))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1107:1107:1107) (1092:1092:1092))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[14\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (278:278:278) (658:658:658))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (PORT asdata (2539:2539:2539) (2858:2858:2858))
        (PORT ena (434:434:434) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\SW\[12\]\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (288:288:288) (668:668:668))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (PORT asdata (2591:2591:2591) (2924:2924:2924))
        (PORT ena (434:434:434) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (PORT asdata (2668:2668:2668) (3001:3001:3001))
        (PORT ena (434:434:434) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|Sample_delay_value\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1367:1367:1367))
        (PORT asdata (2368:2368:2368) (2652:2652:2652))
        (PORT ena (434:434:434) (462:462:462))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (451:451:451))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (132:132:132) (170:170:170))
        (PORT datab (327:327:327) (395:395:395))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (373:373:373) (453:453:453))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (455:455:455))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (364:364:364) (442:442:442))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (151:151:151) (204:204:204))
        (IOPATH dataa combout (166:166:166) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (188:188:188) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (148:148:148) (199:199:199))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (196:196:196))
        (IOPATH datab combout (167:167:167) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Add1\~33\\)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (381:381:381))
        (PORT datab (152:152:152) (204:204:204))
        (IOPATH dataa combout (188:188:188) (179:179:179))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (372:372:372) (451:451:451))
        (PORT datab (220:220:220) (281:281:281))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (174:174:174) (212:212:212))
        (PORT datab (232:232:232) (290:290:290))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (285:285:285))
        (PORT datab (170:170:170) (207:207:207))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (387:387:387))
        (PORT datab (187:187:187) (224:224:224))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (376:376:376))
        (PORT datab (170:170:170) (207:207:207))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (394:394:394))
        (PORT datab (185:185:185) (221:221:221))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (187:187:187) (224:224:224))
        (PORT datab (217:217:217) (275:275:275))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (311:311:311))
        (PORT datab (183:183:183) (219:219:219))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (340:340:340))
        (PORT datab (739:739:739) (860:860:860))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (655:655:655))
        (PORT datab (546:546:546) (643:643:643))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (299:299:299))
        (PORT datab (272:272:272) (314:314:314))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (279:279:279))
        (PORT datab (169:169:169) (205:205:205))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (323:323:323) (389:389:389))
        (PORT datab (275:275:275) (318:318:318))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (350:350:350))
        (PORT datab (233:233:233) (293:293:293))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (468:468:468))
        (PORT datab (233:233:233) (290:290:290))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (190:190:190) (226:226:226))
        (PORT datab (232:232:232) (290:290:290))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|LessThan2\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (343:343:343) (412:412:412))
        (PORT datad (161:161:161) (184:184:184))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Selector1\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (278:278:278) (323:323:323))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Selector1\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (306:306:306) (353:353:353))
        (PORT datad (322:322:322) (373:373:373))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|currentState\.Only_write\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1392:1392:1392))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1107:1107:1107) (1092:1092:1092))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|read_fifo\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (293:293:293) (349:349:349))
        (PORT datad (302:302:302) (362:362:362))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|read_fifo\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (547:547:547) (601:601:601))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (315:315:315) (379:379:379))
        (PORT datab (234:234:234) (292:292:292))
        (PORT datac (831:831:831) (976:976:976))
        (PORT datad (203:203:203) (254:254:254))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (662:662:662) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1161:1161:1161) (1174:1174:1174))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (662:662:662) (722:722:722))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (155:155:155) (212:212:212))
        (PORT datab (153:153:153) (206:206:206))
        (PORT datac (134:134:134) (178:178:178))
        (PORT datad (140:140:140) (182:182:182))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (156:156:156) (212:212:212))
        (PORT datab (234:234:234) (290:290:290))
        (PORT datac (139:139:139) (185:185:185))
        (PORT datad (139:139:139) (181:181:181))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (311:311:311))
        (PORT datab (224:224:224) (281:281:281))
        (PORT datac (207:207:207) (259:259:259))
        (PORT datad (140:140:140) (182:182:182))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (356:356:356))
        (PORT datab (319:319:319) (376:376:376))
        (PORT datac (169:169:169) (202:202:202))
        (PORT datad (168:168:168) (197:197:197))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (281:281:281))
        (PORT datab (152:152:152) (205:205:205))
        (PORT datac (313:313:313) (365:365:365))
        (PORT datad (134:134:134) (173:173:173))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (166:166:166) (158:158:158))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (118:118:118) (149:149:149))
        (PORT datab (136:136:136) (186:186:186))
        (PORT datad (463:463:463) (530:530:530))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_non_empty\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Selector0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (111:111:111) (145:145:145))
        (PORT datab (305:305:305) (352:352:352))
        (PORT datad (322:322:322) (373:373:373))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|currentState\.Write_Read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1392:1392:1392))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1107:1107:1107) (1092:1092:1092))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|Selector2\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (108:108:108) (141:141:141))
        (PORT datab (150:150:150) (201:201:201))
        (PORT datad (290:290:290) (332:332:332))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|currentState\.Only_read\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1392:1392:1392))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1107:1107:1107) (1092:1092:1092))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|write_fifo\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (300:300:300) (359:359:359))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|write_fifo\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1155:1155:1155) (1167:1167:1167))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (547:547:547) (601:601:601))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (976:976:976) (1137:1137:1137))
        (PORT datad (333:333:333) (397:397:397))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_comb_bita16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (151:151:151) (203:203:203))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|count_usedw\|counter_reg_bit\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (433:433:433) (460:460:460))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (233:233:233) (290:290:290))
        (PORT datac (175:175:175) (207:207:207))
        (PORT datad (139:139:139) (180:180:180))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (280:280:280))
        (PORT datab (152:152:152) (205:205:205))
        (PORT datac (134:134:134) (178:178:178))
        (PORT datad (134:134:134) (174:174:174))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (214:214:214))
        (PORT datab (151:151:151) (202:202:202))
        (PORT datac (136:136:136) (180:180:180))
        (PORT datad (142:142:142) (184:184:184))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (397:397:397))
        (PORT datab (185:185:185) (221:221:221))
        (PORT datac (324:324:324) (381:381:381))
        (PORT datad (157:157:157) (183:183:183))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (991:991:991) (1160:1160:1160))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datad (319:319:319) (379:379:379))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (190:190:190) (195:195:195))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|fifo_state\|b_full\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1154:1154:1154) (1166:1166:1166))
        (PORT d (37:37:37) (50:50:50))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|valid_wreq\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (134:134:134) (184:184:184))
        (PORT datac (973:973:973) (1133:1133:1133))
        (PORT datad (331:331:331) (394:394:394))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (816:816:816) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (816:816:816) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (201:201:201))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (816:816:816) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (201:201:201))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (816:816:816) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (153:153:153) (201:201:201))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (816:816:816) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (288:288:288))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (209:209:209) (266:266:266))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (835:835:835) (917:917:917))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (835:835:835) (917:917:917))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (835:835:835) (917:917:917))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (163:163:163) (220:220:220))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (835:835:835) (917:917:917))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (217:217:217))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (835:835:835) (917:917:917))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (146:146:146) (197:197:197))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (835:835:835) (917:917:917))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (147:147:147) (197:197:197))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (835:835:835) (917:917:917))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3786w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (340:340:340))
        (PORT datac (263:263:263) (336:336:336))
        (PORT datad (545:545:545) (637:637:637))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3756w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (303:303:303))
        (PORT datac (238:238:238) (302:302:302))
        (PORT datad (94:94:94) (113:113:113))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|valid_rreq\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (PORT datac (974:974:974) (1134:1134:1134))
        (PORT datad (318:318:318) (378:378:378))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (816:816:816) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (816:816:816) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1143:1143:1143) (1155:1155:1155))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (816:816:816) (893:893:893))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (835:835:835) (917:917:917))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1136:1136:1136) (1147:1147:1147))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (835:835:835) (917:917:917))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (153:153:153) (201:201:201))
        (IOPATH datab combout (192:192:192) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1045:1045:1045) (1179:1179:1179))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita1\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1045:1045:1045) (1179:1179:1179))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita2\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (154:154:154) (201:201:201))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1045:1045:1045) (1179:1179:1179))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1045:1045:1045) (1179:1179:1179))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita4\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1045:1045:1045) (1179:1179:1179))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1045:1045:1045) (1179:1179:1179))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita6\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1045:1045:1045) (1179:1179:1179))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (141:141:141) (192:192:192))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1200:1200:1200) (1214:1214:1214))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (1045:1045:1045) (1179:1179:1179))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita8\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (153:153:153) (200:200:200))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (877:877:877) (989:989:989))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita9\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (141:141:141) (189:189:189))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (877:877:877) (989:989:989))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita10\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (877:877:877) (989:989:989))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (877:877:877) (989:989:989))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita12\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (190:190:190))
        (IOPATH datab combout (192:192:192) (177:177:177))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (877:877:877) (989:989:989))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1216:1216:1216) (1434:1434:1434))
        (PORT clk (1324:1324:1324) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3719:3719:3719) (4276:4276:4276))
        (PORT d[1] (2617:2617:2617) (3070:3070:3070))
        (PORT d[2] (1967:1967:1967) (2311:2311:2311))
        (PORT d[3] (2399:2399:2399) (2830:2830:2830))
        (PORT d[4] (2769:2769:2769) (3242:3242:3242))
        (PORT d[5] (2849:2849:2849) (3318:3318:3318))
        (PORT d[6] (3390:3390:3390) (3896:3896:3896))
        (PORT d[7] (3013:3013:3013) (3454:3454:3454))
        (PORT d[8] (3739:3739:3739) (4306:4306:4306))
        (PORT d[9] (2294:2294:2294) (2710:2710:2710))
        (PORT d[10] (2632:2632:2632) (3108:3108:3108))
        (PORT d[11] (1830:1830:1830) (2174:2174:2174))
        (PORT d[12] (2078:2078:2078) (2474:2474:2474))
        (PORT clk (1322:1322:1322) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2673:2673:2673) (3074:3074:3074))
        (PORT clk (1322:1322:1322) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (PORT d[0] (2957:2957:2957) (3367:3367:3367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (3089:3089:3089))
        (PORT d[1] (1789:1789:1789) (2091:2091:2091))
        (PORT d[2] (1421:1421:1421) (1671:1671:1671))
        (PORT d[3] (2402:2402:2402) (2778:2778:2778))
        (PORT d[4] (2702:2702:2702) (3137:3137:3137))
        (PORT d[5] (2691:2691:2691) (3147:3147:3147))
        (PORT d[6] (2202:2202:2202) (2592:2592:2592))
        (PORT d[7] (1784:1784:1784) (2078:2078:2078))
        (PORT d[8] (2520:2520:2520) (2870:2870:2870))
        (PORT d[9] (3271:3271:3271) (3752:3752:3752))
        (PORT d[10] (2286:2286:2286) (2653:2653:2653))
        (PORT d[11] (2865:2865:2865) (3355:3355:3355))
        (PORT d[12] (2742:2742:2742) (3127:3127:3127))
        (PORT clk (1281:1281:1281) (1309:1309:1309))
        (PORT ena (2784:2784:2784) (3178:3178:3178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1309:1309:1309))
        (PORT d[0] (2784:2784:2784) (3178:3178:3178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a129\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (194:194:194))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (877:877:877) (989:989:989))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|address_reg_b\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (209:209:209) (256:256:256))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (874:874:874) (982:982:982))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (143:143:143) (193:193:193))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (877:877:877) (989:989:989))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|address_reg_b\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (208:208:208) (254:254:254))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (874:874:874) (982:982:982))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1168:1168:1168) (1294:1294:1294))
        (PORT datab (443:443:443) (506:506:506))
        (PORT datac (1590:1590:1590) (1885:1885:1885))
        (PORT datad (2068:2068:2068) (2411:2411:2411))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3786w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (119:119:119) (156:156:156))
        (PORT datab (266:266:266) (339:339:339))
        (PORT datac (263:263:263) (336:336:336))
        (PORT datad (544:544:544) (635:635:635))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1241:1241:1241) (1454:1454:1454))
        (PORT clk (1316:1316:1316) (1340:1340:1340))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2756:2756:2756) (3129:3129:3129))
        (PORT d[1] (2011:2011:2011) (2357:2357:2357))
        (PORT d[2] (1884:1884:1884) (2220:2220:2220))
        (PORT d[3] (1923:1923:1923) (2271:2271:2271))
        (PORT d[4] (2821:2821:2821) (3289:3289:3289))
        (PORT d[5] (2631:2631:2631) (3060:3060:3060))
        (PORT d[6] (2885:2885:2885) (3317:3317:3317))
        (PORT d[7] (2511:2511:2511) (2885:2885:2885))
        (PORT d[8] (2608:2608:2608) (2983:2983:2983))
        (PORT d[9] (2628:2628:2628) (3027:3027:3027))
        (PORT d[10] (2509:2509:2509) (2840:2840:2840))
        (PORT d[11] (2623:2623:2623) (2988:2988:2988))
        (PORT d[12] (2943:2943:2943) (3349:3349:3349))
        (PORT clk (1314:1314:1314) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2592:2592:2592) (2874:2874:2874))
        (PORT clk (1314:1314:1314) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1340:1340:1340))
        (PORT d[0] (2876:2876:2876) (3167:3167:3167))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2515:2515:2515) (2921:2921:2921))
        (PORT d[1] (1865:1865:1865) (2194:2194:2194))
        (PORT d[2] (1607:1607:1607) (1897:1897:1897))
        (PORT d[3] (2164:2164:2164) (2490:2490:2490))
        (PORT d[4] (1783:1783:1783) (2031:2031:2031))
        (PORT d[5] (1970:1970:1970) (2252:2252:2252))
        (PORT d[6] (2230:2230:2230) (2612:2612:2612))
        (PORT d[7] (1529:1529:1529) (1786:1786:1786))
        (PORT d[8] (2000:2000:2000) (2293:2293:2293))
        (PORT d[9] (2069:2069:2069) (2352:2352:2352))
        (PORT d[10] (2208:2208:2208) (2559:2559:2559))
        (PORT d[11] (2004:2004:2004) (2299:2299:2299))
        (PORT d[12] (2057:2057:2057) (2362:2362:2362))
        (PORT clk (1273:1273:1273) (1299:1299:1299))
        (PORT ena (2202:2202:2202) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1273:1273:1273) (1299:1299:1299))
        (PORT d[0] (2202:2202:2202) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a207\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1274:1274:1274) (1300:1300:1300))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1163:1163:1163) (1289:1289:1289))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1589:1589:1589) (1883:1883:1883))
        (PORT datad (749:749:749) (859:859:859))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (877:877:877) (989:989:989))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|address_reg_b\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (200:200:200) (241:241:241))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (874:874:874) (982:982:982))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_comb_bita16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (142:142:142) (191:191:191))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|rd_ptr_count\|counter_reg_bit\[16\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1197:1197:1197) (1211:1211:1211))
        (PORT d (37:37:37) (50:50:50))
        (PORT ena (877:877:877) (989:989:989))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|address_reg_b\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1196:1196:1196) (1210:1210:1210))
        (PORT asdata (377:377:377) (420:420:420))
        (PORT ena (874:874:874) (982:982:982))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (133:133:133))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1529:1529:1529) (1780:1780:1780))
        (PORT datad (1079:1079:1079) (1287:1287:1287))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3866w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (121:121:121) (159:159:159))
        (PORT datab (265:265:265) (338:338:338))
        (PORT datac (265:265:265) (338:338:338))
        (PORT datad (539:539:539) (628:628:628))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1113:1113:1113) (1315:1315:1315))
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2734:2734:2734) (3106:3106:3106))
        (PORT d[1] (2158:2158:2158) (2518:2518:2518))
        (PORT d[2] (2264:2264:2264) (2655:2655:2655))
        (PORT d[3] (2090:2090:2090) (2454:2454:2454))
        (PORT d[4] (3183:3183:3183) (3676:3676:3676))
        (PORT d[5] (2826:2826:2826) (3280:3280:3280))
        (PORT d[6] (3063:3063:3063) (3518:3518:3518))
        (PORT d[7] (3000:3000:3000) (3454:3454:3454))
        (PORT d[8] (2594:2594:2594) (2957:2957:2957))
        (PORT d[9] (2371:2371:2371) (2780:2780:2780))
        (PORT d[10] (2249:2249:2249) (2643:2643:2643))
        (PORT d[11] (3631:3631:3631) (4151:4151:4151))
        (PORT d[12] (3137:3137:3137) (3574:3574:3574))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2255:2255:2255) (2551:2551:2551))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (PORT d[0] (2539:2539:2539) (2844:2844:2844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3130:3130:3130) (3623:3623:3623))
        (PORT d[1] (1810:1810:1810) (2129:2129:2129))
        (PORT d[2] (1797:1797:1797) (2113:2113:2113))
        (PORT d[3] (2168:2168:2168) (2492:2492:2492))
        (PORT d[4] (2538:2538:2538) (2952:2952:2952))
        (PORT d[5] (2526:2526:2526) (2951:2951:2951))
        (PORT d[6] (2385:2385:2385) (2787:2787:2787))
        (PORT d[7] (1367:1367:1367) (1598:1598:1598))
        (PORT d[8] (1962:1962:1962) (2237:2237:2237))
        (PORT d[9] (2080:2080:2080) (2360:2360:2360))
        (PORT d[10] (2416:2416:2416) (2802:2802:2802))
        (PORT d[11] (2196:2196:2196) (2517:2517:2517))
        (PORT d[12] (2236:2236:2236) (2566:2566:2566))
        (PORT clk (1300:1300:1300) (1327:1327:1327))
        (PORT ena (2392:2392:2392) (2734:2734:2734))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1327:1327:1327))
        (PORT d[0] (2392:2392:2392) (2734:2734:2734))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a389\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3876w\[3\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (273:273:273))
        (PORT datab (146:146:146) (195:195:195))
        (PORT datad (500:500:500) (573:573:573))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3846w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (166:166:166) (224:224:224))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datad (149:149:149) (193:193:193))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1100:1100:1100) (1298:1298:1298))
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2917:2917:2917) (3308:3308:3308))
        (PORT d[1] (2037:2037:2037) (2388:2388:2388))
        (PORT d[2] (2659:2659:2659) (3109:3109:3109))
        (PORT d[3] (1923:1923:1923) (2267:2267:2267))
        (PORT d[4] (3017:3017:3017) (3492:3492:3492))
        (PORT d[5] (3011:3011:3011) (3495:3495:3495))
        (PORT d[6] (3077:3077:3077) (3537:3537:3537))
        (PORT d[7] (2832:2832:2832) (3261:3261:3261))
        (PORT d[8] (2614:2614:2614) (2987:2987:2987))
        (PORT d[9] (2364:2364:2364) (2773:2773:2773))
        (PORT d[10] (1931:1931:1931) (2285:2285:2285))
        (PORT d[11] (3475:3475:3475) (3974:3974:3974))
        (PORT d[12] (3309:3309:3309) (3774:3774:3774))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2463:2463:2463) (2761:2761:2761))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (PORT d[0] (2747:2747:2747) (3054:3054:3054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2974:2974:2974) (3460:3460:3460))
        (PORT d[1] (1846:1846:1846) (2170:2170:2170))
        (PORT d[2] (1650:1650:1650) (1963:1963:1963))
        (PORT d[3] (2211:2211:2211) (2553:2553:2553))
        (PORT d[4] (2514:2514:2514) (2923:2923:2923))
        (PORT d[5] (2568:2568:2568) (3011:3011:3011))
        (PORT d[6] (2047:2047:2047) (2407:2407:2407))
        (PORT d[7] (1727:1727:1727) (2010:2010:2010))
        (PORT d[8] (2138:2138:2138) (2440:2440:2440))
        (PORT d[9] (2094:2094:2094) (2380:2380:2380))
        (PORT d[10] (2231:2231:2231) (2583:2583:2583))
        (PORT d[11] (2186:2186:2186) (2504:2504:2504))
        (PORT d[12] (2231:2231:2231) (2556:2556:2556))
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (PORT ena (2212:2212:2212) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (PORT d[0] (2212:2212:2212) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a337\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2090:2090:2090) (2445:2445:2445))
        (PORT datac (570:570:570) (648:648:648))
        (PORT datad (605:605:605) (688:688:688))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3856w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (222:222:222))
        (PORT datab (107:107:107) (137:137:137))
        (PORT datad (147:147:147) (191:191:191))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1174:1174:1174) (1396:1396:1396))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3109:3109:3109) (3527:3527:3527))
        (PORT d[1] (2681:2681:2681) (3110:3110:3110))
        (PORT d[2] (2476:2476:2476) (2902:2902:2902))
        (PORT d[3] (2132:2132:2132) (2512:2512:2512))
        (PORT d[4] (2838:2838:2838) (3284:3284:3284))
        (PORT d[5] (2819:2819:2819) (3278:3278:3278))
        (PORT d[6] (3467:3467:3467) (3989:3989:3989))
        (PORT d[7] (2640:2640:2640) (3040:3040:3040))
        (PORT d[8] (2777:2777:2777) (3168:3168:3168))
        (PORT d[9] (2182:2182:2182) (2565:2565:2565))
        (PORT d[10] (2746:2746:2746) (3111:3111:3111))
        (PORT d[11] (3291:3291:3291) (3763:3763:3763))
        (PORT d[12] (1865:1865:1865) (2204:2204:2204))
        (PORT clk (1364:1364:1364) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1839:1839:1839) (2094:2094:2094))
        (PORT clk (1364:1364:1364) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1392:1392:1392))
        (PORT d[0] (2111:2111:2111) (2372:2372:2372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2799:2799:2799) (3261:3261:3261))
        (PORT d[1] (2005:2005:2005) (2358:2358:2358))
        (PORT d[2] (1637:1637:1637) (1949:1949:1949))
        (PORT d[3] (2869:2869:2869) (3304:3304:3304))
        (PORT d[4] (2514:2514:2514) (2923:2923:2923))
        (PORT d[5] (2364:2364:2364) (2770:2770:2770))
        (PORT d[6] (2723:2723:2723) (3170:3170:3170))
        (PORT d[7] (1763:1763:1763) (2062:2062:2062))
        (PORT d[8] (2316:2316:2316) (2643:2643:2643))
        (PORT d[9] (3014:3014:3014) (3456:3456:3456))
        (PORT d[10] (2407:2407:2407) (2792:2792:2792))
        (PORT d[11] (2495:2495:2495) (2875:2875:2875))
        (PORT d[12] (2404:2404:2404) (2756:2756:2756))
        (PORT clk (1323:1323:1323) (1351:1351:1351))
        (PORT ena (2708:2708:2708) (3088:3088:3088))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1351:1351:1351))
        (PORT d[0] (2708:2708:2708) (3088:3088:3088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a363\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3876w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (121:121:121) (159:159:159))
        (PORT datab (265:265:265) (338:338:338))
        (PORT datac (265:265:265) (338:338:338))
        (PORT datad (539:539:539) (628:628:628))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1436:1436:1436) (1699:1699:1699))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3765:3765:3765) (4318:4318:4318))
        (PORT d[1] (2427:2427:2427) (2837:2837:2837))
        (PORT d[2] (2661:2661:2661) (3109:3109:3109))
        (PORT d[3] (2160:2160:2160) (2534:2534:2534))
        (PORT d[4] (3231:3231:3231) (3746:3746:3746))
        (PORT d[5] (3290:3290:3290) (3819:3819:3819))
        (PORT d[6] (3483:3483:3483) (4018:4018:4018))
        (PORT d[7] (3094:3094:3094) (3568:3568:3568))
        (PORT d[8] (3784:3784:3784) (4373:4373:4373))
        (PORT d[9] (2213:2213:2213) (2606:2606:2606))
        (PORT d[10] (2738:2738:2738) (3231:3231:3231))
        (PORT d[11] (2751:2751:2751) (3232:3232:3232))
        (PORT d[12] (2957:2957:2957) (3481:3481:3481))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2298:2298:2298) (2618:2618:2618))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT d[0] (2582:2582:2582) (2911:2911:2911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2685:2685:2685) (3105:3105:3105))
        (PORT d[1] (2162:2162:2162) (2525:2525:2525))
        (PORT d[2] (2464:2464:2464) (2873:2873:2873))
        (PORT d[3] (2805:2805:2805) (3255:3255:3255))
        (PORT d[4] (3221:3221:3221) (3728:3728:3728))
        (PORT d[5] (3111:3111:3111) (3639:3639:3639))
        (PORT d[6] (2237:2237:2237) (2634:2634:2634))
        (PORT d[7] (2211:2211:2211) (2582:2582:2582))
        (PORT d[8] (3280:3280:3280) (3725:3725:3725))
        (PORT d[9] (2992:2992:2992) (3440:3440:3440))
        (PORT d[10] (2682:2682:2682) (3110:3110:3110))
        (PORT d[11] (2894:2894:2894) (3345:3345:3345))
        (PORT d[12] (3476:3476:3476) (3945:3945:3945))
        (PORT clk (1314:1314:1314) (1343:1343:1343))
        (PORT ena (2592:2592:2592) (2962:2962:2962))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1343:1343:1343))
        (PORT d[0] (2592:2592:2592) (2962:2962:2962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a415\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1613:1613:1613) (1910:1910:1910))
        (PORT datab (2085:2085:2085) (2434:2434:2434))
        (PORT datac (760:760:760) (860:860:860))
        (PORT datad (1268:1268:1268) (1424:1424:1424))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1547:1547:1547) (1806:1806:1806))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1590:1590:1590) (1885:1885:1885))
        (PORT datad (91:91:91) (108:108:108))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[25\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (137:137:137))
        (PORT datab (104:104:104) (133:133:133))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (1078:1078:1078) (1286:1286:1286))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1209:1209:1209))
        (PORT asdata (484:484:484) (542:542:542))
        (PORT clrn (592:592:592) (525:525:525))
        (PORT ena (482:482:482) (510:510:510))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1215:1215:1215))
        (PORT asdata (1060:1060:1060) (1226:1226:1226))
        (PORT clrn (1166:1166:1166) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3776w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (119:119:119) (155:155:155))
        (PORT datab (266:266:266) (339:339:339))
        (PORT datac (264:264:264) (336:336:336))
        (PORT datad (544:544:544) (635:635:635))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (306:306:306) (367:367:367))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (592:592:592) (525:525:525))
        (PORT ena (482:482:482) (510:510:510))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1215:1215:1215))
        (PORT asdata (983:983:983) (1137:1137:1137))
        (PORT clrn (1166:1166:1166) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1246:1246:1246) (1476:1476:1476))
        (PORT clk (1353:1353:1353) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1449:1449:1449) (1691:1691:1691))
        (PORT d[1] (1907:1907:1907) (2211:2211:2211))
        (PORT d[2] (1499:1499:1499) (1741:1741:1741))
        (PORT d[3] (1686:1686:1686) (1981:1981:1981))
        (PORT d[4] (1464:1464:1464) (1703:1703:1703))
        (PORT d[5] (2888:2888:2888) (3363:3363:3363))
        (PORT d[6] (2299:2299:2299) (2701:2701:2701))
        (PORT d[7] (1557:1557:1557) (1817:1817:1817))
        (PORT d[8] (1526:1526:1526) (1826:1826:1826))
        (PORT d[9] (1798:1798:1798) (2099:2099:2099))
        (PORT d[10] (2392:2392:2392) (2787:2787:2787))
        (PORT d[11] (1189:1189:1189) (1424:1424:1424))
        (PORT d[12] (1626:1626:1626) (1903:1903:1903))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1729:1729:1729) (1945:1945:1945))
        (PORT clk (1351:1351:1351) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1380:1380:1380))
        (PORT d[0] (2023:2023:2023) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1957:1957:1957) (2268:2268:2268))
        (PORT d[1] (1959:1959:1959) (2276:2276:2276))
        (PORT d[2] (1208:1208:1208) (1428:1428:1428))
        (PORT d[3] (2073:2073:2073) (2404:2404:2404))
        (PORT d[4] (3028:3028:3028) (3518:3518:3518))
        (PORT d[5] (2702:2702:2702) (3171:3171:3171))
        (PORT d[6] (1816:1816:1816) (2131:2131:2131))
        (PORT d[7] (2149:2149:2149) (2486:2486:2486))
        (PORT d[8] (1717:1717:1717) (1971:1971:1971))
        (PORT d[9] (2492:2492:2492) (2860:2860:2860))
        (PORT d[10] (1602:1602:1602) (1869:1869:1869))
        (PORT d[11] (1890:1890:1890) (2219:2219:2219))
        (PORT d[12] (1775:1775:1775) (2048:2048:2048))
        (PORT clk (1310:1310:1310) (1339:1339:1339))
        (PORT ena (2000:2000:2000) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1339:1339:1339))
        (PORT d[0] (2000:2000:2000) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a180\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (804:804:804))
        (PORT datab (1911:1911:1911) (2256:2256:2256))
        (PORT datac (1354:1354:1354) (1590:1590:1590))
        (PORT datad (688:688:688) (781:781:781))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3766w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (304:304:304))
        (PORT datac (239:239:239) (303:303:303))
        (PORT datad (95:95:95) (115:115:115))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1268:1268:1268) (1502:1502:1502))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1455:1455:1455) (1697:1697:1697))
        (PORT d[1] (2060:2060:2060) (2386:2386:2386))
        (PORT d[2] (1483:1483:1483) (1730:1730:1730))
        (PORT d[3] (1694:1694:1694) (1989:1989:1989))
        (PORT d[4] (1455:1455:1455) (1690:1690:1690))
        (PORT d[5] (2889:2889:2889) (3363:3363:3363))
        (PORT d[6] (2288:2288:2288) (2686:2686:2686))
        (PORT d[7] (1415:1415:1415) (1656:1656:1656))
        (PORT d[8] (1519:1519:1519) (1818:1818:1818))
        (PORT d[9] (1803:1803:1803) (2093:2093:2093))
        (PORT d[10] (2054:2054:2054) (2408:2408:2408))
        (PORT d[11] (1188:1188:1188) (1418:1418:1418))
        (PORT d[12] (1174:1174:1174) (1403:1403:1403))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1899:1899:1899) (2149:2149:2149))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT d[0] (2171:2171:2171) (2425:2425:2425))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1821:1821:1821) (2107:2107:2107))
        (PORT d[1] (1797:1797:1797) (2092:2092:2092))
        (PORT d[2] (1186:1186:1186) (1401:1401:1401))
        (PORT d[3] (1904:1904:1904) (2213:2213:2213))
        (PORT d[4] (2871:2871:2871) (3345:3345:3345))
        (PORT d[5] (2696:2696:2696) (3160:3160:3160))
        (PORT d[6] (1791:1791:1791) (2098:2098:2098))
        (PORT d[7] (2137:2137:2137) (2467:2467:2467))
        (PORT d[8] (1540:1540:1540) (1781:1781:1781))
        (PORT d[9] (2506:2506:2506) (2881:2881:2881))
        (PORT d[10] (1630:1630:1630) (1907:1907:1907))
        (PORT d[11] (1902:1902:1902) (2242:2242:2242))
        (PORT d[12] (1614:1614:1614) (1858:1858:1858))
        (PORT clk (1313:1313:1313) (1342:1342:1342))
        (PORT ena (1981:1981:1981) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1342:1342:1342))
        (PORT d[0] (1981:1981:1981) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a154\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1092:1092:1092) (1260:1260:1260))
        (PORT datab (1910:1910:1910) (2255:2255:2255))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (777:777:777) (877:877:877))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1305:1305:1305) (1550:1550:1550))
        (PORT clk (1324:1324:1324) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1489:1489:1489) (1746:1746:1746))
        (PORT d[1] (2179:2179:2179) (2543:2543:2543))
        (PORT d[2] (1877:1877:1877) (2208:2208:2208))
        (PORT d[3] (1702:1702:1702) (1990:1990:1990))
        (PORT d[4] (1363:1363:1363) (1595:1595:1595))
        (PORT d[5] (3321:3321:3321) (3843:3843:3843))
        (PORT d[6] (2947:2947:2947) (3447:3447:3447))
        (PORT d[7] (1849:1849:1849) (2160:2160:2160))
        (PORT d[8] (1720:1720:1720) (2044:2044:2044))
        (PORT d[9] (2161:2161:2161) (2530:2530:2530))
        (PORT d[10] (2301:2301:2301) (2703:2703:2703))
        (PORT d[11] (1843:1843:1843) (2195:2195:2195))
        (PORT d[12] (1635:1635:1635) (1944:1944:1944))
        (PORT clk (1322:1322:1322) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1491:1491:1491) (1674:1674:1674))
        (PORT clk (1322:1322:1322) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (PORT d[0] (1788:1788:1788) (1979:1979:1979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2008:2008:2008) (2323:2323:2323))
        (PORT d[1] (1627:1627:1627) (1908:1908:1908))
        (PORT d[2] (1849:1849:1849) (2202:2202:2202))
        (PORT d[3] (2441:2441:2441) (2831:2831:2831))
        (PORT d[4] (3055:3055:3055) (3560:3560:3560))
        (PORT d[5] (3007:3007:3007) (3515:3515:3515))
        (PORT d[6] (1851:1851:1851) (2169:2169:2169))
        (PORT d[7] (3047:3047:3047) (3516:3516:3516))
        (PORT d[8] (2093:2093:2093) (2437:2437:2437))
        (PORT d[9] (2867:2867:2867) (3290:3290:3290))
        (PORT d[10] (1822:1822:1822) (2126:2126:2126))
        (PORT d[11] (2653:2653:2653) (3106:3106:3106))
        (PORT d[12] (2481:2481:2481) (2913:2913:2913))
        (PORT clk (1281:1281:1281) (1309:1309:1309))
        (PORT ena (1828:1828:1828) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1309:1309:1309))
        (PORT d[0] (1828:1828:1828) (2068:2068:2068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a414\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1254:1254:1254) (1479:1479:1479))
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1607:1607:1607) (1870:1870:1870))
        (PORT d[1] (1912:1912:1912) (2215:2215:2215))
        (PORT d[2] (1506:1506:1506) (1762:1762:1762))
        (PORT d[3] (1457:1457:1457) (1701:1701:1701))
        (PORT d[4] (1321:1321:1321) (1548:1548:1548))
        (PORT d[5] (3071:3071:3071) (3584:3584:3584))
        (PORT d[6] (3186:3186:3186) (3723:3723:3723))
        (PORT d[7] (1806:1806:1806) (2093:2093:2093))
        (PORT d[8] (1965:1965:1965) (2327:2327:2327))
        (PORT d[9] (2053:2053:2053) (2377:2377:2377))
        (PORT d[10] (1862:1862:1862) (2193:2193:2193))
        (PORT d[11] (1388:1388:1388) (1650:1650:1650))
        (PORT d[12] (1601:1601:1601) (1899:1899:1899))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1191:1191:1191) (1342:1342:1342))
        (PORT clk (1326:1326:1326) (1351:1351:1351))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (PORT d[0] (1491:1491:1491) (1649:1649:1649))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1767:1767:1767) (2043:2043:2043))
        (PORT d[1] (1708:1708:1708) (1996:1996:1996))
        (PORT d[2] (996:996:996) (1181:1181:1181))
        (PORT d[3] (2349:2349:2349) (2703:2703:2703))
        (PORT d[4] (2842:2842:2842) (3312:3312:3312))
        (PORT d[5] (2634:2634:2634) (3071:3071:3071))
        (PORT d[6] (1919:1919:1919) (2230:2230:2230))
        (PORT d[7] (2752:2752:2752) (3191:3191:3191))
        (PORT d[8] (1752:1752:1752) (2014:2014:2014))
        (PORT d[9] (3763:3763:3763) (4318:4318:4318))
        (PORT d[10] (1394:1394:1394) (1646:1646:1646))
        (PORT d[11] (2117:2117:2117) (2488:2488:2488))
        (PORT d[12] (2054:2054:2054) (2408:2408:2408))
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (PORT ena (1707:1707:1707) (1912:1912:1912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (PORT d[0] (1707:1707:1707) (1912:1912:1912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a362\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1377:1377:1377) (1613:1613:1613))
        (PORT datab (1044:1044:1044) (1185:1185:1185))
        (PORT datac (344:344:344) (392:392:392))
        (PORT datad (1889:1889:1889) (2226:2226:2226))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3836w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (216:216:216) (272:272:272))
        (PORT datac (133:133:133) (176:176:176))
        (PORT datad (499:499:499) (572:572:572))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3805w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (161:161:161) (220:220:220))
        (PORT datac (94:94:94) (117:117:117))
        (PORT datad (150:150:150) (196:196:196))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1271:1271:1271) (1505:1505:1505))
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1674:1674:1674) (1945:1945:1945))
        (PORT d[1] (2004:2004:2004) (2352:2352:2352))
        (PORT d[2] (2069:2069:2069) (2426:2426:2426))
        (PORT d[3] (1545:1545:1545) (1819:1819:1819))
        (PORT d[4] (1396:1396:1396) (1642:1642:1642))
        (PORT d[5] (3768:3768:3768) (4365:4365:4365))
        (PORT d[6] (2812:2812:2812) (3294:3294:3294))
        (PORT d[7] (2036:2036:2036) (2369:2369:2369))
        (PORT d[8] (1974:1974:1974) (2331:2331:2331))
        (PORT d[9] (1996:1996:1996) (2354:2354:2354))
        (PORT d[10] (2455:2455:2455) (2872:2872:2872))
        (PORT d[11] (1842:1842:1842) (2192:2192:2192))
        (PORT d[12] (2012:2012:2012) (2369:2369:2369))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2821:2821:2821) (3196:3196:3196))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (PORT d[0] (3105:3105:3105) (3489:3489:3489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1784:1784:1784) (2068:2068:2068))
        (PORT d[1] (1591:1591:1591) (1878:1878:1878))
        (PORT d[2] (2023:2023:2023) (2392:2392:2392))
        (PORT d[3] (2620:2620:2620) (3030:3030:3030))
        (PORT d[4] (3053:3053:3053) (3554:3554:3554))
        (PORT d[5] (3229:3229:3229) (3766:3766:3766))
        (PORT d[6] (2952:2952:2952) (3457:3457:3457))
        (PORT d[7] (2878:2878:2878) (3325:3325:3325))
        (PORT d[8] (1843:1843:1843) (2144:2144:2144))
        (PORT d[9] (3242:3242:3242) (3719:3719:3719))
        (PORT d[10] (1824:1824:1824) (2132:2132:2132))
        (PORT d[11] (2454:2454:2454) (2874:2874:2874))
        (PORT d[12] (2267:2267:2267) (2662:2662:2662))
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (PORT ena (1973:1973:1973) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (PORT d[0] (1973:1973:1973) (2226:2226:2226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a232\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (918:918:918) (1024:1024:1024))
        (PORT datab (1912:1912:1912) (2257:2257:2257))
        (PORT datac (1355:1355:1355) (1591:1591:1591))
        (PORT datad (1069:1069:1069) (1180:1180:1180))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (102:102:102) (133:133:133))
        (PORT datab (1290:1290:1290) (1514:1514:1514))
        (PORT datac (88:88:88) (110:110:110))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (176:176:176) (213:213:213))
        (PORT datab (1286:1286:1286) (1511:1511:1511))
        (PORT datac (1656:1656:1656) (1972:1972:1972))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[24\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1658:1658:1658) (1974:1974:1974))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (135:135:135) (174:174:174))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (592:592:592) (525:525:525))
        (PORT ena (482:482:482) (510:510:510))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1215:1215:1215))
        (PORT asdata (1028:1028:1028) (1172:1172:1172))
        (PORT clrn (1166:1166:1166) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (208:208:208) (263:263:263))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (592:592:592) (525:525:525))
        (PORT ena (482:482:482) (510:510:510))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1215:1215:1215))
        (PORT asdata (1058:1058:1058) (1222:1222:1222))
        (PORT clrn (1166:1166:1166) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (206:206:206) (260:260:260))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (592:592:592) (525:525:525))
        (PORT ena (482:482:482) (510:510:510))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1215:1215:1215))
        (PORT asdata (1150:1150:1150) (1316:1316:1316))
        (PORT clrn (1166:1166:1166) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (316:316:316) (378:378:378))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (699:699:699) (629:629:629))
        (PORT ena (604:604:604) (649:649:649))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1215:1215:1215))
        (PORT asdata (936:936:936) (1054:1054:1054))
        (PORT clrn (1166:1166:1166) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1184:1184:1184) (1385:1385:1385))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (996:996:996) (1150:1150:1150))
        (PORT d[1] (1435:1435:1435) (1646:1646:1646))
        (PORT d[2] (1657:1657:1657) (1944:1944:1944))
        (PORT d[3] (1141:1141:1141) (1321:1321:1321))
        (PORT d[4] (1171:1171:1171) (1398:1398:1398))
        (PORT d[5] (3024:3024:3024) (3515:3515:3515))
        (PORT d[6] (1276:1276:1276) (1469:1469:1469))
        (PORT d[7] (1915:1915:1915) (2224:2224:2224))
        (PORT d[8] (1979:1979:1979) (2324:2324:2324))
        (PORT d[9] (966:966:966) (1130:1130:1130))
        (PORT d[10] (1132:1132:1132) (1324:1324:1324))
        (PORT d[11] (1318:1318:1318) (1516:1516:1516))
        (PORT d[12] (1595:1595:1595) (1884:1884:1884))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1089:1089:1089) (1191:1191:1191))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT d[0] (1384:1384:1384) (1500:1500:1500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1190:1190:1190) (1372:1372:1372))
        (PORT d[1] (1565:1565:1565) (1850:1850:1850))
        (PORT d[2] (1382:1382:1382) (1641:1641:1641))
        (PORT d[3] (1337:1337:1337) (1551:1551:1551))
        (PORT d[4] (3038:3038:3038) (3536:3536:3536))
        (PORT d[5] (993:993:993) (1155:1155:1155))
        (PORT d[6] (1379:1379:1379) (1612:1612:1612))
        (PORT d[7] (1031:1031:1031) (1204:1204:1204))
        (PORT d[8] (980:980:980) (1124:1124:1124))
        (PORT d[9] (1320:1320:1320) (1532:1532:1532))
        (PORT d[10] (1005:1005:1005) (1175:1175:1175))
        (PORT d[11] (1567:1567:1567) (1830:1830:1830))
        (PORT d[12] (1127:1127:1127) (1314:1314:1314))
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (PORT ena (1727:1727:1727) (1948:1948:1948))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (PORT d[0] (1727:1727:1727) (1948:1948:1948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a331\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (954:954:954) (1132:1132:1132))
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1356:1356:1356) (1565:1565:1565))
        (PORT d[1] (1484:1484:1484) (1719:1719:1719))
        (PORT d[2] (1653:1653:1653) (1939:1939:1939))
        (PORT d[3] (1322:1322:1322) (1527:1527:1527))
        (PORT d[4] (1356:1356:1356) (1610:1610:1610))
        (PORT d[5] (2466:2466:2466) (2865:2865:2865))
        (PORT d[6] (1430:1430:1430) (1651:1651:1651))
        (PORT d[7] (2086:2086:2086) (2416:2416:2416))
        (PORT d[8] (2032:2032:2032) (2388:2388:2388))
        (PORT d[9] (1319:1319:1319) (1529:1529:1529))
        (PORT d[10] (1336:1336:1336) (1560:1560:1560))
        (PORT d[11] (1317:1317:1317) (1517:1517:1517))
        (PORT d[12] (1785:1785:1785) (2100:2100:2100))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1404:1404:1404) (1540:1540:1540))
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (PORT d[0] (1688:1688:1688) (1833:1833:1833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1400:1400:1400))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1164:1164:1164) (1334:1334:1334))
        (PORT d[1] (877:877:877) (1024:1024:1024))
        (PORT d[2] (1966:1966:1966) (2304:2304:2304))
        (PORT d[3] (1528:1528:1528) (1768:1768:1768))
        (PORT d[4] (3038:3038:3038) (3534:3534:3534))
        (PORT d[5] (782:782:782) (906:906:906))
        (PORT d[6] (1372:1372:1372) (1601:1601:1601))
        (PORT d[7] (823:823:823) (961:961:961))
        (PORT d[8] (952:952:952) (1100:1100:1100))
        (PORT d[9] (946:946:946) (1097:1097:1097))
        (PORT d[10] (769:769:769) (895:895:895))
        (PORT d[11] (821:821:821) (957:957:957))
        (PORT d[12] (922:922:922) (1077:1077:1077))
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (PORT ena (1930:1930:1930) (2181:2181:2181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (PORT d[0] (1930:1930:1930) (2181:2181:2181))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a383\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[19\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1427:1427:1427))
        (PORT datab (2010:2010:2010) (2368:2368:2368))
        (PORT datac (500:500:500) (566:566:566))
        (PORT datad (680:680:680) (766:766:766))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3826w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (122:122:122) (160:160:160))
        (PORT datab (264:264:264) (337:337:337))
        (PORT datac (265:265:265) (338:338:338))
        (PORT datad (538:538:538) (626:626:626))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1031:1031:1031) (1211:1211:1211))
        (PORT clk (1339:1339:1339) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (999:999:999) (1159:1159:1159))
        (PORT d[1] (1270:1270:1270) (1472:1472:1472))
        (PORT d[2] (1644:1644:1644) (1930:1930:1930))
        (PORT d[3] (1128:1128:1128) (1307:1307:1307))
        (PORT d[4] (1135:1135:1135) (1350:1350:1350))
        (PORT d[5] (3043:3043:3043) (3535:3535:3535))
        (PORT d[6] (1258:1258:1258) (1447:1447:1447))
        (PORT d[7] (1897:1897:1897) (2201:2201:2201))
        (PORT d[8] (1668:1668:1668) (1968:1968:1968))
        (PORT d[9] (952:952:952) (1109:1109:1109))
        (PORT d[10] (1141:1141:1141) (1340:1340:1340))
        (PORT d[11] (1153:1153:1153) (1335:1335:1335))
        (PORT d[12] (1557:1557:1557) (1834:1834:1834))
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1093:1093:1093) (1236:1236:1236))
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (PORT d[0] (1377:1377:1377) (1529:1529:1529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1197:1197:1197) (1380:1380:1380))
        (PORT d[1] (1059:1059:1059) (1228:1228:1228))
        (PORT d[2] (1383:1383:1383) (1637:1637:1637))
        (PORT d[3] (1327:1327:1327) (1530:1530:1530))
        (PORT d[4] (2804:2804:2804) (3257:3257:3257))
        (PORT d[5] (1144:1144:1144) (1322:1322:1322))
        (PORT d[6] (1376:1376:1376) (1605:1605:1605))
        (PORT d[7] (1206:1206:1206) (1406:1406:1406))
        (PORT d[8] (1143:1143:1143) (1312:1312:1312))
        (PORT d[9] (1331:1331:1331) (1542:1542:1542))
        (PORT d[10] (1024:1024:1024) (1201:1201:1201))
        (PORT d[11] (1573:1573:1573) (1836:1836:1836))
        (PORT d[12] (1135:1135:1135) (1323:1323:1323))
        (PORT clk (1296:1296:1296) (1324:1324:1324))
        (PORT ena (1713:1713:1713) (1931:1931:1931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1324:1324:1324))
        (PORT d[0] (1713:1713:1713) (1931:1931:1931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a279\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[19\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (360:360:360) (418:418:418))
        (PORT datab (2016:2016:2016) (2374:2374:2374))
        (PORT datac (1185:1185:1185) (1401:1401:1401))
        (PORT datad (456:456:456) (517:517:517))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1027:1027:1027) (1207:1207:1207))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1189:1189:1189) (1387:1387:1387))
        (PORT d[1] (1315:1315:1315) (1555:1555:1555))
        (PORT d[2] (1675:1675:1675) (1970:1970:1970))
        (PORT d[3] (1151:1151:1151) (1337:1337:1337))
        (PORT d[4] (1163:1163:1163) (1382:1382:1382))
        (PORT d[5] (3214:3214:3214) (3735:3735:3735))
        (PORT d[6] (1130:1130:1130) (1307:1307:1307))
        (PORT d[7] (1606:1606:1606) (1882:1882:1882))
        (PORT d[8] (1645:1645:1645) (1941:1941:1941))
        (PORT d[9] (1243:1243:1243) (1440:1440:1440))
        (PORT d[10] (1134:1134:1134) (1322:1322:1322))
        (PORT d[11] (977:977:977) (1129:1129:1129))
        (PORT d[12] (1599:1599:1599) (1888:1888:1888))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1234:1234:1234) (1346:1346:1346))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT d[0] (1518:1518:1518) (1641:1641:1641))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2233:2233:2233) (2598:2598:2598))
        (PORT d[1] (1581:1581:1581) (1858:1858:1858))
        (PORT d[2] (1577:1577:1577) (1867:1867:1867))
        (PORT d[3] (1469:1469:1469) (1687:1687:1687))
        (PORT d[4] (2819:2819:2819) (3283:3283:3283))
        (PORT d[5] (1362:1362:1362) (1575:1575:1575))
        (PORT d[6] (1558:1558:1558) (1802:1802:1802))
        (PORT d[7] (1465:1465:1465) (1689:1689:1689))
        (PORT d[8] (1168:1168:1168) (1344:1344:1344))
        (PORT d[9] (1534:1534:1534) (1776:1776:1776))
        (PORT d[10] (1199:1199:1199) (1396:1396:1396))
        (PORT d[11] (1929:1929:1929) (2243:2243:2243))
        (PORT d[12] (1472:1472:1472) (1708:1708:1708))
        (PORT clk (1290:1290:1290) (1317:1317:1317))
        (PORT ena (1740:1740:1740) (1965:1965:1965))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1317:1317:1317))
        (PORT d[0] (1740:1740:1740) (1965:1965:1965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a409\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1005:1005:1005) (1184:1184:1184))
        (PORT clk (1368:1368:1368) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1332:1332:1332) (1533:1533:1533))
        (PORT d[1] (1462:1462:1462) (1688:1688:1688))
        (PORT d[2] (1802:1802:1802) (2100:2100:2100))
        (PORT d[3] (1502:1502:1502) (1736:1736:1736))
        (PORT d[4] (1359:1359:1359) (1615:1615:1615))
        (PORT d[5] (2460:2460:2460) (2860:2860:2860))
        (PORT d[6] (1416:1416:1416) (1631:1631:1631))
        (PORT d[7] (2266:2266:2266) (2629:2629:2629))
        (PORT d[8] (2043:2043:2043) (2405:2405:2405))
        (PORT d[9] (1306:1306:1306) (1513:1513:1513))
        (PORT d[10] (1335:1335:1335) (1559:1559:1559))
        (PORT d[11] (1464:1464:1464) (1684:1684:1684))
        (PORT d[12] (1786:1786:1786) (2106:2106:2106))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1219:1219:1219) (1355:1355:1355))
        (PORT clk (1366:1366:1366) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1394:1394:1394))
        (PORT d[0] (1503:1503:1503) (1648:1648:1648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1159:1159:1159) (1328:1328:1328))
        (PORT d[1] (884:884:884) (1031:1031:1031))
        (PORT d[2] (1372:1372:1372) (1623:1623:1623))
        (PORT d[3] (1527:1527:1527) (1767:1767:1767))
        (PORT d[4] (3033:3033:3033) (3531:3531:3531))
        (PORT d[5] (789:789:789) (915:915:915))
        (PORT d[6] (1233:1233:1233) (1445:1445:1445))
        (PORT d[7] (844:844:844) (990:990:990))
        (PORT d[8] (801:801:801) (925:925:925))
        (PORT d[9] (1128:1128:1128) (1310:1310:1310))
        (PORT d[10] (828:828:828) (970:970:970))
        (PORT d[11] (821:821:821) (952:952:952))
        (PORT d[12] (936:936:936) (1094:1094:1094))
        (PORT clk (1325:1325:1325) (1353:1353:1353))
        (PORT ena (1922:1922:1922) (2172:2172:2172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1353:1353:1353))
        (PORT d[0] (1922:1922:1922) (2172:2172:2172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a357\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[19\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1428:1428:1428))
        (PORT datab (2007:2007:2007) (2365:2365:2365))
        (PORT datac (334:334:334) (380:380:380))
        (PORT datad (752:752:752) (847:847:847))
        (IOPATH dataa combout (181:181:181) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[19\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (1219:1219:1219) (1438:1438:1438))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[19\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1244:1244:1244) (1470:1470:1470))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (902:902:902) (1079:1079:1079))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1231:1231:1231) (1437:1437:1437))
        (PORT clk (1377:1377:1377) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1548:1548:1548) (1786:1786:1786))
        (PORT d[1] (1331:1331:1331) (1573:1573:1573))
        (PORT d[2] (1599:1599:1599) (1864:1864:1864))
        (PORT d[3] (1706:1706:1706) (1980:1980:1980))
        (PORT d[4] (1712:1712:1712) (2010:2010:2010))
        (PORT d[5] (2683:2683:2683) (3122:3122:3122))
        (PORT d[6] (1994:1994:1994) (2335:2335:2335))
        (PORT d[7] (1426:1426:1426) (1664:1664:1664))
        (PORT d[8] (1322:1322:1322) (1560:1560:1560))
        (PORT d[9] (1593:1593:1593) (1836:1836:1836))
        (PORT d[10] (1699:1699:1699) (1983:1983:1983))
        (PORT d[11] (1378:1378:1378) (1634:1634:1634))
        (PORT d[12] (1187:1187:1187) (1408:1408:1408))
        (PORT clk (1375:1375:1375) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1941:1941:1941) (2188:2188:2188))
        (PORT clk (1375:1375:1375) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1402:1402:1402))
        (PORT d[0] (2225:2225:2225) (2481:2481:2481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2062:2062:2062) (2405:2405:2405))
        (PORT d[1] (1951:1951:1951) (2287:2287:2287))
        (PORT d[2] (1760:1760:1760) (2077:2077:2077))
        (PORT d[3] (2038:2038:2038) (2364:2364:2364))
        (PORT d[4] (3040:3040:3040) (3538:3538:3538))
        (PORT d[5] (1917:1917:1917) (2204:2204:2204))
        (PORT d[6] (2139:2139:2139) (2472:2472:2472))
        (PORT d[7] (2135:2135:2135) (2448:2448:2448))
        (PORT d[8] (1708:1708:1708) (1987:1987:1987))
        (PORT d[9] (2046:2046:2046) (2351:2351:2351))
        (PORT d[10] (1735:1735:1735) (2005:2005:2005))
        (PORT d[11] (1806:1806:1806) (2109:2109:2109))
        (PORT d[12] (1820:1820:1820) (2083:2083:2083))
        (PORT clk (1334:1334:1334) (1361:1361:1361))
        (PORT ena (1897:1897:1897) (2129:2129:2129))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1361:1361:1361))
        (PORT d[0] (1897:1897:1897) (2129:2129:2129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a175\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1205:1205:1205) (1412:1412:1412))
        (PORT clk (1358:1358:1358) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1198:1198:1198) (1389:1389:1389))
        (PORT d[1] (1298:1298:1298) (1532:1532:1532))
        (PORT d[2] (1244:1244:1244) (1470:1470:1470))
        (PORT d[3] (1335:1335:1335) (1551:1551:1551))
        (PORT d[4] (1344:1344:1344) (1588:1588:1588))
        (PORT d[5] (3385:3385:3385) (3924:3924:3924))
        (PORT d[6] (1485:1485:1485) (1711:1711:1711))
        (PORT d[7] (1746:1746:1746) (2032:2032:2032))
        (PORT d[8] (1637:1637:1637) (1924:1924:1924))
        (PORT d[9] (1242:1242:1242) (1438:1438:1438))
        (PORT d[10] (1336:1336:1336) (1564:1564:1564))
        (PORT d[11] (1215:1215:1215) (1449:1449:1449))
        (PORT d[12] (1959:1959:1959) (2303:2303:2303))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1822:1822:1822) (2068:2068:2068))
        (PORT clk (1356:1356:1356) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1383:1383:1383))
        (PORT d[0] (2106:2106:2106) (2361:2361:2361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2066:2066:2066) (2411:2411:2411))
        (PORT d[1] (1579:1579:1579) (1853:1853:1853))
        (PORT d[2] (1930:1930:1930) (2272:2272:2272))
        (PORT d[3] (1648:1648:1648) (1889:1889:1889))
        (PORT d[4] (2832:2832:2832) (3300:3300:3300))
        (PORT d[5] (1550:1550:1550) (1788:1788:1788))
        (PORT d[6] (1747:1747:1747) (2019:2019:2019))
        (PORT d[7] (1638:1638:1638) (1882:1882:1882))
        (PORT d[8] (1497:1497:1497) (1712:1712:1712))
        (PORT d[9] (2391:2391:2391) (2746:2746:2746))
        (PORT d[10] (1351:1351:1351) (1560:1560:1560))
        (PORT d[11] (2125:2125:2125) (2467:2467:2467))
        (PORT d[12] (1692:1692:1692) (1971:1971:1971))
        (PORT clk (1315:1315:1315) (1342:1342:1342))
        (PORT ena (1745:1745:1745) (1960:1960:1960))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1342:1342:1342))
        (PORT d[0] (1745:1745:1745) (1960:1960:1960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a123\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1426:1426:1426))
        (PORT datab (2018:2018:2018) (2377:2377:2377))
        (PORT datac (779:779:779) (874:874:874))
        (PORT datad (620:620:620) (706:706:706))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1192:1192:1192) (1384:1384:1384))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1207:1207:1207) (1408:1408:1408))
        (PORT d[1] (1290:1290:1290) (1524:1524:1524))
        (PORT d[2] (1856:1856:1856) (2177:2177:2177))
        (PORT d[3] (1337:1337:1337) (1555:1555:1555))
        (PORT d[4] (1348:1348:1348) (1595:1595:1595))
        (PORT d[5] (3214:3214:3214) (3727:3727:3727))
        (PORT d[6] (1292:1292:1292) (1487:1487:1487))
        (PORT d[7] (1733:1733:1733) (2022:2022:2022))
        (PORT d[8] (1660:1660:1660) (1958:1958:1958))
        (PORT d[9] (1113:1113:1113) (1292:1292:1292))
        (PORT d[10] (1511:1511:1511) (1766:1766:1766))
        (PORT d[11] (1385:1385:1385) (1642:1642:1642))
        (PORT d[12] (1779:1779:1779) (2099:2099:2099))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1255:1255:1255) (1367:1367:1367))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1372:1372:1372))
        (PORT d[0] (1546:1546:1546) (1678:1678:1678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1646:1646:1646) (1884:1884:1884))
        (PORT d[1] (1577:1577:1577) (1856:1856:1856))
        (PORT d[2] (1942:1942:1942) (2285:2285:2285))
        (PORT d[3] (1499:1499:1499) (1727:1727:1727))
        (PORT d[4] (2863:2863:2863) (3339:3339:3339))
        (PORT d[5] (1542:1542:1542) (1784:1784:1784))
        (PORT d[6] (1739:1739:1739) (2009:2009:2009))
        (PORT d[7] (1739:1739:1739) (1995:1995:1995))
        (PORT d[8] (1350:1350:1350) (1549:1549:1549))
        (PORT d[9] (1681:1681:1681) (1946:1946:1946))
        (PORT d[10] (1368:1368:1368) (1588:1588:1588))
        (PORT d[11] (2106:2106:2106) (2446:2446:2446))
        (PORT d[12] (1517:1517:1517) (1768:1768:1768))
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (PORT ena (1904:1904:1904) (2148:2148:2148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1331:1331:1331))
        (PORT d[0] (1904:1904:1904) (2148:2148:2148))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a201\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (971:971:971))
        (PORT datab (2004:2004:2004) (2361:2361:2361))
        (PORT datac (92:92:92) (115:115:115))
        (PORT datad (363:363:363) (419:419:419))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[19\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (903:903:903) (1080:1080:1080))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3746w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (159:159:159))
        (PORT datab (265:265:265) (338:338:338))
        (PORT datac (265:265:265) (338:338:338))
        (PORT datad (540:540:540) (629:629:629))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1333:1333:1333) (1561:1561:1561))
        (PORT clk (1369:1369:1369) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3757:3757:3757) (4316:4316:4316))
        (PORT d[1] (1632:1632:1632) (1914:1914:1914))
        (PORT d[2] (2024:2024:2024) (2371:2371:2371))
        (PORT d[3] (2049:2049:2049) (2414:2414:2414))
        (PORT d[4] (2014:2014:2014) (2273:2273:2273))
        (PORT d[5] (2913:2913:2913) (3344:3344:3344))
        (PORT d[6] (1839:1839:1839) (2139:2139:2139))
        (PORT d[7] (2377:2377:2377) (2765:2765:2765))
        (PORT d[8] (1280:1280:1280) (1511:1511:1511))
        (PORT d[9] (1597:1597:1597) (1819:1819:1819))
        (PORT d[10] (1544:1544:1544) (1759:1759:1759))
        (PORT d[11] (1477:1477:1477) (1727:1727:1727))
        (PORT d[12] (1157:1157:1157) (1366:1366:1366))
        (PORT clk (1367:1367:1367) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1494:1494:1494) (1626:1626:1626))
        (PORT clk (1367:1367:1367) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1393:1393:1393))
        (PORT d[0] (1777:1777:1777) (1915:1915:1915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2529:2529:2529) (2941:2941:2941))
        (PORT d[1] (2656:2656:2656) (3133:3133:3133))
        (PORT d[2] (1664:1664:1664) (1963:1963:1963))
        (PORT d[3] (2212:2212:2212) (2552:2552:2552))
        (PORT d[4] (3174:3174:3174) (3690:3690:3690))
        (PORT d[5] (2729:2729:2729) (3193:3193:3193))
        (PORT d[6] (1820:1820:1820) (2121:2121:2121))
        (PORT d[7] (1837:1837:1837) (2160:2160:2160))
        (PORT d[8] (2115:2115:2115) (2462:2462:2462))
        (PORT d[9] (2375:2375:2375) (2706:2706:2706))
        (PORT d[10] (2979:2979:2979) (3439:3439:3439))
        (PORT d[11] (2071:2071:2071) (2416:2416:2416))
        (PORT d[12] (2050:2050:2050) (2392:2392:2392))
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (PORT ena (1943:1943:1943) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1352:1352:1352))
        (PORT d[0] (1943:1943:1943) (2196:2196:2196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a96\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3746w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (339:339:339))
        (PORT datac (263:263:263) (336:336:336))
        (PORT datad (545:545:545) (636:636:636))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3726w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (242:242:242) (306:306:306))
        (PORT datac (240:240:240) (304:304:304))
        (PORT datad (97:97:97) (118:118:118))
        (IOPATH datab combout (166:166:166) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1310:1310:1310) (1529:1529:1529))
        (PORT clk (1370:1370:1370) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3718:3718:3718) (4270:4270:4270))
        (PORT d[1] (1644:1644:1644) (1921:1921:1921))
        (PORT d[2] (2018:2018:2018) (2362:2362:2362))
        (PORT d[3] (2063:2063:2063) (2422:2422:2422))
        (PORT d[4] (2004:2004:2004) (2257:2257:2257))
        (PORT d[5] (2897:2897:2897) (3324:3324:3324))
        (PORT d[6] (1924:1924:1924) (2223:2223:2223))
        (PORT d[7] (2365:2365:2365) (2749:2749:2749))
        (PORT d[8] (1153:1153:1153) (1369:1369:1369))
        (PORT d[9] (1787:1787:1787) (2056:2056:2056))
        (PORT d[10] (1538:1538:1538) (1750:1750:1750))
        (PORT d[11] (1482:1482:1482) (1732:1732:1732))
        (PORT d[12] (1247:1247:1247) (1458:1458:1458))
        (PORT clk (1368:1368:1368) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1887:1887:1887) (2067:2067:2067))
        (PORT clk (1368:1368:1368) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1394:1394:1394))
        (PORT d[0] (2171:2171:2171) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2510:2510:2510) (2919:2919:2919))
        (PORT d[1] (2642:2642:2642) (3114:3114:3114))
        (PORT d[2] (1781:1781:1781) (2095:2095:2095))
        (PORT d[3] (2119:2119:2119) (2459:2459:2459))
        (PORT d[4] (3189:3189:3189) (3707:3707:3707))
        (PORT d[5] (2830:2830:2830) (3295:3295:3295))
        (PORT d[6] (1798:1798:1798) (2091:2091:2091))
        (PORT d[7] (1950:1950:1950) (2278:2278:2278))
        (PORT d[8] (2119:2119:2119) (2467:2467:2467))
        (PORT d[9] (2393:2393:2393) (2729:2729:2729))
        (PORT d[10] (2969:2969:2969) (3427:3427:3427))
        (PORT d[11] (2072:2072:2072) (2417:2417:2417))
        (PORT d[12] (1962:1962:1962) (2275:2275:2275))
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (PORT ena (1934:1934:1934) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1353:1353:1353))
        (PORT d[0] (1934:1934:1934) (2189:2189:2189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (135:135:135))
        (PORT datab (793:793:793) (900:900:900))
        (PORT datac (1916:1916:1916) (2239:2239:2239))
        (PORT datad (672:672:672) (760:760:760))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1376:1376:1376) (1618:1618:1618))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4227:4227:4227) (4856:4856:4856))
        (PORT d[1] (2033:2033:2033) (2380:2380:2380))
        (PORT d[2] (2354:2354:2354) (2763:2763:2763))
        (PORT d[3] (2532:2532:2532) (2976:2976:2976))
        (PORT d[4] (2537:2537:2537) (2964:2964:2964))
        (PORT d[5] (3853:3853:3853) (4486:4486:4486))
        (PORT d[6] (2131:2131:2131) (2465:2465:2465))
        (PORT d[7] (2394:2394:2394) (2801:2801:2801))
        (PORT d[8] (1712:1712:1712) (2022:2022:2022))
        (PORT d[9] (2090:2090:2090) (2473:2473:2473))
        (PORT d[10] (1650:1650:1650) (1923:1923:1923))
        (PORT d[11] (1249:1249:1249) (1482:1482:1482))
        (PORT d[12] (2024:2024:2024) (2364:2364:2364))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2642:2642:2642) (2974:2974:2974))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT d[0] (2926:2926:2926) (3267:3267:3267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2228:2228:2228) (2562:2562:2562))
        (PORT d[1] (2891:2891:2891) (3416:3416:3416))
        (PORT d[2] (1199:1199:1199) (1398:1398:1398))
        (PORT d[3] (3037:3037:3037) (3516:3516:3516))
        (PORT d[4] (3438:3438:3438) (4003:4003:4003))
        (PORT d[5] (2489:2489:2489) (2913:2913:2913))
        (PORT d[6] (2476:2476:2476) (2912:2912:2912))
        (PORT d[7] (2007:2007:2007) (2361:2361:2361))
        (PORT d[8] (2584:2584:2584) (3001:3001:3001))
        (PORT d[9] (3252:3252:3252) (3736:3736:3736))
        (PORT d[10] (3218:3218:3218) (3716:3716:3716))
        (PORT d[11] (2632:2632:2632) (3082:3082:3082))
        (PORT d[12] (2274:2274:2274) (2664:2664:2664))
        (PORT clk (1293:1293:1293) (1320:1320:1320))
        (PORT ena (1820:1820:1820) (2055:2055:2055))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1320:1320:1320))
        (PORT d[0] (1820:1820:1820) (2055:2055:2055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a408\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~55\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (439:439:439))
        (PORT datab (1932:1932:1932) (2261:2261:2261))
        (PORT datac (2229:2229:2229) (2611:2611:2611))
        (PORT datad (1170:1170:1170) (1315:1315:1315))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3816w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (164:164:164) (223:223:223))
        (PORT datac (93:93:93) (117:117:117))
        (PORT datad (148:148:148) (192:192:192))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1131:1131:1131) (1329:1329:1329))
        (PORT clk (1349:1349:1349) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3740:3740:3740) (4297:4297:4297))
        (PORT d[1] (1664:1664:1664) (1948:1948:1948))
        (PORT d[2] (2058:2058:2058) (2404:2404:2404))
        (PORT d[3] (2324:2324:2324) (2738:2738:2738))
        (PORT d[4] (1249:1249:1249) (1415:1415:1415))
        (PORT d[5] (3162:3162:3162) (3642:3642:3642))
        (PORT d[6] (1679:1679:1679) (1962:1962:1962))
        (PORT d[7] (2035:2035:2035) (2382:2382:2382))
        (PORT d[8] (1628:1628:1628) (1908:1908:1908))
        (PORT d[9] (1113:1113:1113) (1276:1276:1276))
        (PORT d[10] (1740:1740:1740) (1978:1978:1978))
        (PORT d[11] (1120:1120:1120) (1326:1326:1326))
        (PORT d[12] (1335:1335:1335) (1575:1575:1575))
        (PORT clk (1347:1347:1347) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1015:1015:1015) (1079:1079:1079))
        (PORT clk (1347:1347:1347) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1376:1376:1376))
        (PORT d[0] (1299:1299:1299) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2739:2739:2739) (3177:3177:3177))
        (PORT d[1] (3014:3014:3014) (3540:3540:3540))
        (PORT d[2] (1669:1669:1669) (1980:1980:1980))
        (PORT d[3] (2115:2115:2115) (2452:2452:2452))
        (PORT d[4] (3048:3048:3048) (3559:3559:3559))
        (PORT d[5] (2476:2476:2476) (2908:2908:2908))
        (PORT d[6] (2164:2164:2164) (2511:2511:2511))
        (PORT d[7] (1804:1804:1804) (2122:2122:2122))
        (PORT d[8] (1967:1967:1967) (2301:2301:2301))
        (PORT d[9] (2001:2001:2001) (2275:2275:2275))
        (PORT d[10] (2937:2937:2937) (3387:3387:3387))
        (PORT d[11] (1885:1885:1885) (2207:2207:2207))
        (PORT d[12] (1873:1873:1873) (2186:2186:2186))
        (PORT clk (1306:1306:1306) (1335:1335:1335))
        (PORT ena (2163:2163:2163) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1335:1335:1335))
        (PORT d[0] (2163:2163:2163) (2449:2449:2449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a252\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1347:1347:1347))
        (PORT datab (2250:2250:2250) (2635:2635:2635))
        (PORT datac (1919:1919:1919) (2241:2241:2241))
        (PORT datad (595:595:595) (672:672:672))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~56\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datab (1964:1964:1964) (2315:2315:2315))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (93:93:93) (111:111:111))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~57\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (463:463:463))
        (PORT datab (1964:1964:1964) (2315:2315:2315))
        (PORT datac (1772:1772:1772) (2101:2101:2101))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[18\]\~58\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1773:1773:1773) (2101:2101:2101))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (333:333:333) (396:396:396))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (592:592:592) (525:525:525))
        (PORT ena (482:482:482) (510:510:510))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1215:1215:1215))
        (PORT asdata (1118:1118:1118) (1286:1286:1286))
        (PORT clrn (1166:1166:1166) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1209:1209:1209))
        (PORT asdata (503:503:503) (562:562:562))
        (PORT clrn (592:592:592) (525:525:525))
        (PORT ena (482:482:482) (510:510:510))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1215:1215:1215))
        (PORT asdata (1037:1037:1037) (1182:1182:1182))
        (PORT clrn (1166:1166:1166) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1179:1179:1179) (1384:1384:1384))
        (PORT clk (1345:1345:1345) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3750:3750:3750) (4306:4306:4306))
        (PORT d[1] (1550:1550:1550) (1829:1829:1829))
        (PORT d[2] (2061:2061:2061) (2410:2410:2410))
        (PORT d[3] (2482:2482:2482) (2917:2917:2917))
        (PORT d[4] (1239:1239:1239) (1395:1395:1395))
        (PORT d[5] (1546:1546:1546) (1762:1762:1762))
        (PORT d[6] (1751:1751:1751) (2047:2047:2047))
        (PORT d[7] (2207:2207:2207) (2571:2571:2571))
        (PORT d[8] (1476:1476:1476) (1733:1733:1733))
        (PORT d[9] (1111:1111:1111) (1278:1278:1278))
        (PORT d[10] (1930:1930:1930) (2246:2246:2246))
        (PORT d[11] (970:970:970) (1156:1156:1156))
        (PORT d[12] (1175:1175:1175) (1403:1403:1403))
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1132:1132:1132) (1254:1254:1254))
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1370:1370:1370))
        (PORT d[0] (1405:1405:1405) (1533:1533:1533))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2734:2734:2734) (3181:3181:3181))
        (PORT d[1] (2810:2810:2810) (3300:3300:3300))
        (PORT d[2] (1678:1678:1678) (1995:1995:1995))
        (PORT d[3] (2109:2109:2109) (2446:2446:2446))
        (PORT d[4] (3213:3213:3213) (3745:3745:3745))
        (PORT d[5] (3030:3030:3030) (3496:3496:3496))
        (PORT d[6] (2001:2001:2001) (2322:2322:2322))
        (PORT d[7] (1952:1952:1952) (2286:2286:2286))
        (PORT d[8] (1968:1968:1968) (2302:2302:2302))
        (PORT d[9] (1994:1994:1994) (2276:2276:2276))
        (PORT d[10] (2836:2836:2836) (3267:3267:3267))
        (PORT d[11] (1912:1912:1912) (2243:2243:2243))
        (PORT d[12] (2584:2584:2584) (3001:3001:3001))
        (PORT clk (1302:1302:1302) (1329:1329:1329))
        (PORT ena (2164:2164:2164) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1329:1329:1329))
        (PORT d[0] (2164:2164:2164) (2450:2450:2450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a172\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (363:363:363) (419:419:419))
        (PORT datab (1937:1937:1937) (2267:2267:2267))
        (PORT datac (2231:2231:2231) (2614:2614:2614))
        (PORT datad (449:449:449) (510:510:510))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (193:193:193))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1176:1176:1176) (1380:1380:1380))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3600:3600:3600) (4142:4142:4142))
        (PORT d[1] (1748:1748:1748) (2058:2058:2058))
        (PORT d[2] (1893:1893:1893) (2221:2221:2221))
        (PORT d[3] (2508:2508:2508) (2955:2955:2955))
        (PORT d[4] (1070:1070:1070) (1211:1211:1211))
        (PORT d[5] (1526:1526:1526) (1738:1738:1738))
        (PORT d[6] (1771:1771:1771) (2069:2069:2069))
        (PORT d[7] (2186:2186:2186) (2550:2550:2550))
        (PORT d[8] (1789:1789:1789) (2080:2080:2080))
        (PORT d[9] (943:943:943) (1084:1084:1084))
        (PORT d[10] (1761:1761:1761) (2048:2048:2048))
        (PORT d[11] (1456:1456:1456) (1738:1738:1738))
        (PORT d[12] (1550:1550:1550) (1824:1824:1824))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1018:1018:1018) (1082:1082:1082))
        (PORT clk (1332:1332:1332) (1357:1357:1357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (PORT d[0] (1298:1298:1298) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2911:2911:2911) (3379:3379:3379))
        (PORT d[1] (2796:2796:2796) (3281:3281:3281))
        (PORT d[2] (1648:1648:1648) (1959:1959:1959))
        (PORT d[3] (2302:2302:2302) (2665:2665:2665))
        (PORT d[4] (3136:3136:3136) (3638:3638:3638))
        (PORT d[5] (2553:2553:2553) (2992:2992:2992))
        (PORT d[6] (1833:1833:1833) (2141:2141:2141))
        (PORT d[7] (1786:1786:1786) (2102:2102:2102))
        (PORT d[8] (2152:2152:2152) (2514:2514:2514))
        (PORT d[9] (2000:2000:2000) (2275:2275:2275))
        (PORT d[10] (2829:2829:2829) (3260:3260:3260))
        (PORT d[11] (1930:1930:1930) (2265:2265:2265))
        (PORT d[12] (2417:2417:2417) (2817:2817:2817))
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (PORT ena (1853:1853:1853) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (PORT d[0] (1853:1853:1853) (2079:2079:2079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a198\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1292:1292:1292) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (623:623:623))
        (PORT datab (1933:1933:1933) (2263:2263:2263))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (183:183:183) (212:212:212))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1171:1171:1171) (1372:1372:1372))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3572:3572:3572) (4105:4105:4105))
        (PORT d[1] (1763:1763:1763) (2081:2081:2081))
        (PORT d[2] (2026:2026:2026) (2366:2366:2366))
        (PORT d[3] (2498:2498:2498) (2933:2933:2933))
        (PORT d[4] (1072:1072:1072) (1208:1208:1208))
        (PORT d[5] (1525:1525:1525) (1741:1741:1741))
        (PORT d[6] (1785:1785:1785) (2089:2089:2089))
        (PORT d[7] (2179:2179:2179) (2537:2537:2537))
        (PORT d[8] (1649:1649:1649) (1930:1930:1930))
        (PORT d[9] (955:955:955) (1103:1103:1103))
        (PORT d[10] (1765:1765:1765) (2058:2058:2058))
        (PORT d[11] (1455:1455:1455) (1737:1737:1737))
        (PORT d[12] (1547:1547:1547) (1818:1818:1818))
        (PORT clk (1325:1325:1325) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (855:855:855) (906:906:906))
        (PORT clk (1325:1325:1325) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1352:1352:1352))
        (PORT d[0] (1152:1152:1152) (1212:1212:1212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2922:2922:2922) (3384:3384:3384))
        (PORT d[1] (2638:2638:2638) (3106:3106:3106))
        (PORT d[2] (1642:1642:1642) (1947:1947:1947))
        (PORT d[3] (2154:2154:2154) (2501:2501:2501))
        (PORT d[4] (3135:3135:3135) (3637:3637:3637))
        (PORT d[5] (2556:2556:2556) (2999:2999:2999))
        (PORT d[6] (1811:1811:1811) (2105:2105:2105))
        (PORT d[7] (1796:1796:1796) (2115:2115:2115))
        (PORT d[8] (2153:2153:2153) (2515:2515:2515))
        (PORT d[9] (2011:2011:2011) (2288:2288:2288))
        (PORT d[10] (2804:2804:2804) (3228:3228:3228))
        (PORT d[11] (1867:1867:1867) (2185:2185:2185))
        (PORT d[12] (2417:2417:2417) (2816:2816:2816))
        (PORT clk (1284:1284:1284) (1311:1311:1311))
        (PORT ena (1709:1709:1709) (1923:1923:1923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1284:1284:1284) (1311:1311:1311))
        (PORT d[0] (1709:1709:1709) (1923:1923:1923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1285:1285:1285) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3709w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (242:242:242) (306:306:306))
        (PORT datac (240:240:240) (304:304:304))
        (PORT datad (97:97:97) (117:117:117))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1195:1195:1195) (1404:1404:1404))
        (PORT clk (1360:1360:1360) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3793:3793:3793) (4365:4365:4365))
        (PORT d[1] (1496:1496:1496) (1762:1762:1762))
        (PORT d[2] (2051:2051:2051) (2401:2401:2401))
        (PORT d[3] (2139:2139:2139) (2524:2524:2524))
        (PORT d[4] (1439:1439:1439) (1621:1621:1621))
        (PORT d[5] (2953:2953:2953) (3395:3395:3395))
        (PORT d[6] (1994:1994:1994) (2311:2311:2311))
        (PORT d[7] (2197:2197:2197) (2560:2560:2560))
        (PORT d[8] (1453:1453:1453) (1708:1708:1708))
        (PORT d[9] (1291:1291:1291) (1479:1479:1479))
        (PORT d[10] (2110:2110:2110) (2447:2447:2447))
        (PORT d[11] (1300:1300:1300) (1527:1527:1527))
        (PORT d[12] (1149:1149:1149) (1358:1358:1358))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1962:1962:1962) (2154:2154:2154))
        (PORT clk (1358:1358:1358) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1384:1384:1384))
        (PORT d[0] (2246:2246:2246) (2447:2447:2447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2549:2549:2549) (2961:2961:2961))
        (PORT d[1] (2826:2826:2826) (3323:3323:3323))
        (PORT d[2] (1589:1589:1589) (1878:1878:1878))
        (PORT d[3] (2089:2089:2089) (2425:2425:2425))
        (PORT d[4] (3205:3205:3205) (3725:3725:3725))
        (PORT d[5] (2715:2715:2715) (3176:3176:3176))
        (PORT d[6] (1986:1986:1986) (2308:2308:2308))
        (PORT d[7] (1657:1657:1657) (1959:1959:1959))
        (PORT d[8] (1926:1926:1926) (2250:2250:2250))
        (PORT d[9] (2206:2206:2206) (2515:2515:2515))
        (PORT d[10] (2835:2835:2835) (3284:3284:3284))
        (PORT d[11] (1891:1891:1891) (2216:2216:2216))
        (PORT d[12] (1890:1890:1890) (2213:2213:2213))
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (PORT ena (1986:1986:1986) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1343:1343:1343))
        (PORT d[0] (1986:1986:1986) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (537:537:537))
        (PORT datab (1931:1931:1931) (2260:2260:2260))
        (PORT datac (2228:2228:2228) (2611:2611:2611))
        (PORT datad (622:622:622) (707:707:707))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (635:635:635) (730:730:730))
        (PORT datab (365:365:365) (421:421:421))
        (PORT datac (1918:1918:1918) (2240:2240:2240))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[16\]\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3048:3048:3048) (3480:3480:3480))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (1776:1776:1776) (2104:2104:2104))
        (PORT datad (90:90:90) (107:107:107))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1209:1209:1209))
        (PORT asdata (398:398:398) (453:453:453))
        (PORT clrn (592:592:592) (525:525:525))
        (PORT ena (482:482:482) (510:510:510))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacLIN_SIG\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (788:788:788) (937:937:937))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1215:1215:1215))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1166:1166:1166) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (313:313:313) (377:377:377))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcLOUT\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1230:1230:1230) (1209:1209:1209))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (592:592:592) (525:525:525))
        (PORT ena (482:482:482) (510:510:510))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacLIN_SIG\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1204:1204:1204) (1215:1215:1215))
        (PORT asdata (1097:1097:1097) (1261:1261:1261))
        (PORT clrn (1166:1166:1166) (1148:1148:1148))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (142:142:142) (193:193:193))
        (PORT datab (1866:1866:1866) (2077:2077:2077))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1787:1787:1787) (2001:2001:2001))
        (PORT datab (146:146:146) (195:195:195))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Add0\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1788:1788:1788) (2002:2002:2002))
        (PORT datad (133:133:133) (172:172:172))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3836w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (120:120:120) (158:158:158))
        (PORT datab (265:265:265) (338:338:338))
        (PORT datac (264:264:264) (337:337:337))
        (PORT datad (540:540:540) (629:629:629))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[2\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (471:471:471))
        (PORT datab (540:540:540) (634:634:634))
        (PORT datac (393:393:393) (477:477:477))
        (PORT datad (328:328:328) (377:377:377))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (167:167:167) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1207:1207:1207))
        (PORT asdata (482:482:482) (530:530:530))
        (PORT clrn (699:699:699) (629:629:629))
        (PORT ena (742:742:742) (816:816:816))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[15\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (762:762:762) (882:882:882))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1166:1166:1166) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (964:964:964) (1145:1145:1145))
        (PORT clk (1354:1354:1354) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3144:3144:3144) (3598:3598:3598))
        (PORT d[1] (2437:2437:2437) (2801:2801:2801))
        (PORT d[2] (2341:2341:2341) (2745:2745:2745))
        (PORT d[3] (2256:2256:2256) (2643:2643:2643))
        (PORT d[4] (2193:2193:2193) (2500:2500:2500))
        (PORT d[5] (3432:3432:3432) (4012:4012:4012))
        (PORT d[6] (1786:1786:1786) (2061:2061:2061))
        (PORT d[7] (2577:2577:2577) (3004:3004:3004))
        (PORT d[8] (2028:2028:2028) (2398:2398:2398))
        (PORT d[9] (1631:1631:1631) (1924:1924:1924))
        (PORT d[10] (1453:1453:1453) (1702:1702:1702))
        (PORT d[11] (1994:1994:1994) (2353:2353:2353))
        (PORT d[12] (2551:2551:2551) (3018:3018:3018))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2575:2575:2575) (2972:2972:2972))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (PORT d[0] (2848:2848:2848) (3249:3249:3249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1674:1674:1674) (1916:1916:1916))
        (PORT d[1] (2614:2614:2614) (3080:3080:3080))
        (PORT d[2] (1510:1510:1510) (1797:1797:1797))
        (PORT d[3] (2238:2238:2238) (2588:2588:2588))
        (PORT d[4] (1805:1805:1805) (2062:2062:2062))
        (PORT d[5] (2066:2066:2066) (2401:2401:2401))
        (PORT d[6] (1839:1839:1839) (2149:2149:2149))
        (PORT d[7] (1459:1459:1459) (1726:1726:1726))
        (PORT d[8] (1703:1703:1703) (1960:1960:1960))
        (PORT d[9] (2335:2335:2335) (2644:2644:2644))
        (PORT d[10] (2677:2677:2677) (3083:3083:3083))
        (PORT d[11] (2272:2272:2272) (2660:2660:2660))
        (PORT d[12] (2436:2436:2436) (2845:2845:2845))
        (PORT clk (1311:1311:1311) (1339:1339:1339))
        (PORT ena (2374:2374:2374) (2708:2708:2708))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1339:1339:1339))
        (PORT d[0] (2374:2374:2374) (2708:2708:2708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a298\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (806:806:806) (962:962:962))
        (PORT clk (1367:1367:1367) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3315:3315:3315) (3803:3803:3803))
        (PORT d[1] (2229:2229:2229) (2560:2560:2560))
        (PORT d[2] (2128:2128:2128) (2504:2504:2504))
        (PORT d[3] (1943:1943:1943) (2298:2298:2298))
        (PORT d[4] (1848:1848:1848) (2111:2111:2111))
        (PORT d[5] (3243:3243:3243) (3795:3795:3795))
        (PORT d[6] (1777:1777:1777) (2054:2054:2054))
        (PORT d[7] (2214:2214:2214) (2583:2583:2583))
        (PORT d[8] (2312:2312:2312) (2723:2723:2723))
        (PORT d[9] (1409:1409:1409) (1670:1670:1670))
        (PORT d[10] (1454:1454:1454) (1706:1706:1706))
        (PORT d[11] (1832:1832:1832) (2180:2180:2180))
        (PORT d[12] (2186:2186:2186) (2599:2599:2599))
        (PORT clk (1365:1365:1365) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2353:2353:2353) (2586:2586:2586))
        (PORT clk (1365:1365:1365) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1395:1395:1395))
        (PORT d[0] (2621:2621:2621) (2866:2866:2866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1653:1653:1653) (1895:1895:1895))
        (PORT d[1] (2190:2190:2190) (2594:2594:2594))
        (PORT d[2] (1471:1471:1471) (1743:1743:1743))
        (PORT d[3] (2283:2283:2283) (2636:2636:2636))
        (PORT d[4] (1624:1624:1624) (1859:1859:1859))
        (PORT d[5] (1687:1687:1687) (1969:1969:1969))
        (PORT d[6] (1838:1838:1838) (2154:2154:2154))
        (PORT d[7] (1414:1414:1414) (1666:1666:1666))
        (PORT d[8] (2099:2099:2099) (2432:2432:2432))
        (PORT d[9] (1983:1983:1983) (2242:2242:2242))
        (PORT d[10] (2529:2529:2529) (2918:2918:2918))
        (PORT d[11] (2277:2277:2277) (2662:2662:2662))
        (PORT d[12] (2263:2263:2263) (2657:2657:2657))
        (PORT clk (1324:1324:1324) (1354:1354:1354))
        (PORT ena (2181:2181:2181) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1354:1354:1354))
        (PORT d[0] (2181:2181:2181) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a246\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~90\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2073:2073:2073) (2461:2461:2461))
        (PORT datab (384:384:384) (448:448:448))
        (PORT datac (1545:1545:1545) (1817:1817:1817))
        (PORT datad (363:363:363) (418:418:418))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~91\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datac (1764:1764:1764) (2086:2086:2086))
        (PORT datad (92:92:92) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1224:1224:1224) (1440:1440:1440))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3799:3799:3799) (4353:4353:4353))
        (PORT d[1] (2936:2936:2936) (3428:3428:3428))
        (PORT d[2] (2495:2495:2495) (2933:2933:2933))
        (PORT d[3] (2557:2557:2557) (2998:2998:2998))
        (PORT d[4] (2381:2381:2381) (2787:2787:2787))
        (PORT d[5] (3134:3134:3134) (3658:3658:3658))
        (PORT d[6] (2526:2526:2526) (2923:2923:2923))
        (PORT d[7] (2576:2576:2576) (3001:3001:3001))
        (PORT d[8] (3610:3610:3610) (4164:4164:4164))
        (PORT d[9] (1814:1814:1814) (2130:2130:2130))
        (PORT d[10] (1999:1999:1999) (2330:2330:2330))
        (PORT d[11] (2124:2124:2124) (2528:2528:2528))
        (PORT d[12] (2302:2302:2302) (2728:2728:2728))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2329:2329:2329) (2598:2598:2598))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT d[0] (2613:2613:2613) (2891:2891:2891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3175:3175:3175) (3719:3719:3719))
        (PORT d[1] (2834:2834:2834) (3323:3323:3323))
        (PORT d[2] (2369:2369:2369) (2781:2781:2781))
        (PORT d[3] (2471:2471:2471) (2864:2864:2864))
        (PORT d[4] (2556:2556:2556) (2958:2958:2958))
        (PORT d[5] (2411:2411:2411) (2800:2800:2800))
        (PORT d[6] (2217:2217:2217) (2602:2602:2602))
        (PORT d[7] (2017:2017:2017) (2386:2386:2386))
        (PORT d[8] (1919:1919:1919) (2218:2218:2218))
        (PORT d[9] (2868:2868:2868) (3291:3291:3291))
        (PORT d[10] (2796:2796:2796) (3227:3227:3227))
        (PORT d[11] (2453:2453:2453) (2876:2876:2876))
        (PORT d[12] (2976:2976:2976) (3481:3481:3481))
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (PORT ena (2546:2546:2546) (2907:2907:2907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (PORT d[0] (2546:2546:2546) (2907:2907:2907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a194\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1211:1211:1211) (1437:1437:1437))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3631:3631:3631) (4160:4160:4160))
        (PORT d[1] (2942:2942:2942) (3426:3426:3426))
        (PORT d[2] (2494:2494:2494) (2932:2932:2932))
        (PORT d[3] (2551:2551:2551) (3000:3000:3000))
        (PORT d[4] (2361:2361:2361) (2758:2758:2758))
        (PORT d[5] (3133:3133:3133) (3657:3657:3657))
        (PORT d[6] (2540:2540:2540) (2939:2939:2939))
        (PORT d[7] (2421:2421:2421) (2830:2830:2830))
        (PORT d[8] (3602:3602:3602) (4155:4155:4155))
        (PORT d[9] (1815:1815:1815) (2131:2131:2131))
        (PORT d[10] (2193:2193:2193) (2558:2558:2558))
        (PORT d[11] (2112:2112:2112) (2509:2509:2509))
        (PORT d[12] (2302:2302:2302) (2728:2728:2728))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1719:1719:1719) (1928:1928:1928))
        (PORT clk (1352:1352:1352) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1381:1381:1381))
        (PORT d[0] (2003:2003:2003) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3163:3163:3163) (3695:3695:3695))
        (PORT d[1] (2666:2666:2666) (3145:3145:3145))
        (PORT d[2] (1336:1336:1336) (1554:1554:1554))
        (PORT d[3] (2648:2648:2648) (3060:3060:3060))
        (PORT d[4] (2548:2548:2548) (2956:2956:2956))
        (PORT d[5] (2424:2424:2424) (2819:2819:2819))
        (PORT d[6] (2060:2060:2060) (2417:2417:2417))
        (PORT d[7] (1964:1964:1964) (2314:2314:2314))
        (PORT d[8] (1884:1884:1884) (2165:2165:2165))
        (PORT d[9] (2822:2822:2822) (3226:3226:3226))
        (PORT d[10] (2791:2791:2791) (3222:3222:3222))
        (PORT d[11] (2500:2500:2500) (2916:2916:2916))
        (PORT d[12] (2926:2926:2926) (3417:3417:3417))
        (PORT clk (1311:1311:1311) (1340:1340:1340))
        (PORT ena (2407:2407:2407) (2752:2752:2752))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1340:1340:1340))
        (PORT d[0] (2407:2407:2407) (2752:2752:2752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a168\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1151:1151:1151) (1343:1343:1343))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3837:3837:3837) (4394:4394:4394))
        (PORT d[1] (2847:2847:2847) (3346:3346:3346))
        (PORT d[2] (2607:2607:2607) (3050:3050:3050))
        (PORT d[3] (2603:2603:2603) (3069:3069:3069))
        (PORT d[4] (1988:1988:1988) (2329:2329:2329))
        (PORT d[5] (3719:3719:3719) (4338:4338:4338))
        (PORT d[6] (2174:2174:2174) (2521:2521:2521))
        (PORT d[7] (2564:2564:2564) (2984:2984:2984))
        (PORT d[8] (3953:3953:3953) (4560:4560:4560))
        (PORT d[9] (1618:1618:1618) (1907:1907:1907))
        (PORT d[10] (1988:1988:1988) (2306:2306:2306))
        (PORT d[11] (1923:1923:1923) (2293:2293:2293))
        (PORT d[12] (2265:2265:2265) (2685:2685:2685))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1654:1654:1654) (1845:1845:1845))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT d[0] (1938:1938:1938) (2138:2138:2138))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1820:1820:1820) (2080:2080:2080))
        (PORT d[1] (2633:2633:2633) (3102:3102:3102))
        (PORT d[2] (1218:1218:1218) (1427:1427:1427))
        (PORT d[3] (2477:2477:2477) (2871:2871:2871))
        (PORT d[4] (2736:2736:2736) (3169:3169:3169))
        (PORT d[5] (2792:2792:2792) (3242:3242:3242))
        (PORT d[6] (2073:2073:2073) (2432:2432:2432))
        (PORT d[7] (1963:1963:1963) (2302:2302:2302))
        (PORT d[8] (2146:2146:2146) (2484:2484:2484))
        (PORT d[9] (2859:2859:2859) (3277:3277:3277))
        (PORT d[10] (2834:2834:2834) (3272:3272:3272))
        (PORT d[11] (2291:2291:2291) (2678:2678:2678))
        (PORT d[12] (3240:3240:3240) (3799:3799:3799))
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (PORT ena (2527:2527:2527) (2882:2882:2882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (PORT d[0] (2527:2527:2527) (2882:2882:2882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a116\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2077:2077:2077) (2466:2466:2466))
        (PORT datab (1203:1203:1203) (1359:1359:1359))
        (PORT datac (1544:1544:1544) (1816:1816:1816))
        (PORT datad (1207:1207:1207) (1377:1377:1377))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (925:925:925))
        (PORT datab (1565:1565:1565) (1838:1838:1838))
        (PORT datac (1044:1044:1044) (1200:1200:1200))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (975:975:975) (1159:1159:1159))
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3151:3151:3151) (3606:3606:3606))
        (PORT d[1] (2426:2426:2426) (2786:2786:2786))
        (PORT d[2] (2339:2339:2339) (2736:2736:2736))
        (PORT d[3] (2270:2270:2270) (2654:2654:2654))
        (PORT d[4] (2190:2190:2190) (2500:2500:2500))
        (PORT d[5] (3437:3437:3437) (4022:4022:4022))
        (PORT d[6] (1778:1778:1778) (2053:2053:2053))
        (PORT d[7] (2406:2406:2406) (2805:2805:2805))
        (PORT d[8] (2032:2032:2032) (2408:2408:2408))
        (PORT d[9] (1606:1606:1606) (1892:1892:1892))
        (PORT d[10] (1456:1456:1456) (1708:1708:1708))
        (PORT d[11] (1997:1997:1997) (2359:2359:2359))
        (PORT d[12] (2365:2365:2365) (2802:2802:2802))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2257:2257:2257) (2487:2487:2487))
        (PORT clk (1355:1355:1355) (1382:1382:1382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (PORT d[0] (2541:2541:2541) (2780:2780:2780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1666:1666:1666) (1907:1907:1907))
        (PORT d[1] (2597:2597:2597) (3059:3059:3059))
        (PORT d[2] (1508:1508:1508) (1794:1794:1794))
        (PORT d[3] (2476:2476:2476) (2857:2857:2857))
        (PORT d[4] (1813:1813:1813) (2074:2074:2074))
        (PORT d[5] (2068:2068:2068) (2406:2406:2406))
        (PORT d[6] (1858:1858:1858) (2179:2179:2179))
        (PORT d[7] (1435:1435:1435) (1691:1691:1691))
        (PORT d[8] (1723:1723:1723) (1987:1987:1987))
        (PORT d[9] (2179:2179:2179) (2468:2468:2468))
        (PORT d[10] (2559:2559:2559) (2948:2948:2948))
        (PORT d[11] (2104:2104:2104) (2471:2471:2471))
        (PORT d[12] (2259:2259:2259) (2648:2648:2648))
        (PORT clk (1314:1314:1314) (1343:1343:1343))
        (PORT ena (2512:2512:2512) (2860:2860:2860))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1343:1343:1343))
        (PORT d[0] (2512:2512:2512) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a90\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (959:959:959) (1142:1142:1142))
        (PORT clk (1361:1361:1361) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3331:3331:3331) (3812:3812:3812))
        (PORT d[1] (2408:2408:2408) (2762:2762:2762))
        (PORT d[2] (2150:2150:2150) (2528:2528:2528))
        (PORT d[3] (2117:2117:2117) (2479:2479:2479))
        (PORT d[4] (2013:2013:2013) (2295:2295:2295))
        (PORT d[5] (3071:3071:3071) (3593:3593:3593))
        (PORT d[6] (1609:1609:1609) (1867:1867:1867))
        (PORT d[7] (2396:2396:2396) (2794:2794:2794))
        (PORT d[8] (2022:2022:2022) (2391:2391:2391))
        (PORT d[9] (1540:1540:1540) (1813:1813:1813))
        (PORT d[10] (1437:1437:1437) (1685:1685:1685))
        (PORT d[11] (1830:1830:1830) (2168:2168:2168))
        (PORT d[12] (2379:2379:2379) (2826:2826:2826))
        (PORT clk (1359:1359:1359) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1867:1867:1867) (2047:2047:2047))
        (PORT clk (1359:1359:1359) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (PORT d[0] (2151:2151:2151) (2340:2340:2340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1482:1482:1482) (1698:1698:1698))
        (PORT d[1] (2432:2432:2432) (2872:2872:2872))
        (PORT d[2] (1478:1478:1478) (1758:1758:1758))
        (PORT d[3] (2456:2456:2456) (2831:2831:2831))
        (PORT d[4] (1637:1637:1637) (1873:1873:1873))
        (PORT d[5] (1884:1884:1884) (2194:2194:2194))
        (PORT d[6] (1831:1831:1831) (2143:2143:2143))
        (PORT d[7] (1412:1412:1412) (1665:1665:1665))
        (PORT d[8] (1793:1793:1793) (2036:2036:2036))
        (PORT d[9] (2158:2158:2158) (2439:2439:2439))
        (PORT d[10] (2355:2355:2355) (2717:2717:2717))
        (PORT d[11] (2097:2097:2097) (2461:2461:2461))
        (PORT d[12] (2368:2368:2368) (2766:2766:2766))
        (PORT clk (1318:1318:1318) (1348:1348:1348))
        (PORT ena (2192:2192:2192) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1348:1348:1348))
        (PORT d[0] (2192:2192:2192) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (362:362:362) (418:418:418))
        (PORT datac (1546:1546:1546) (1818:1818:1818))
        (PORT datad (342:342:342) (392:392:392))
        (IOPATH dataa combout (172:172:172) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1356:1356:1356) (1626:1626:1626))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1770:1770:1770) (2092:2092:2092))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1165:1165:1165) (1370:1370:1370))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3889:3889:3889) (4463:4463:4463))
        (PORT d[1] (3078:3078:3078) (3622:3622:3622))
        (PORT d[2] (2430:2430:2430) (2847:2847:2847))
        (PORT d[3] (2700:2700:2700) (3177:3177:3177))
        (PORT d[4] (1966:1966:1966) (2304:2304:2304))
        (PORT d[5] (3712:3712:3712) (4332:4332:4332))
        (PORT d[6] (2153:2153:2153) (2497:2497:2497))
        (PORT d[7] (2764:2764:2764) (3221:3221:3221))
        (PORT d[8] (3805:3805:3805) (4396:4396:4396))
        (PORT d[9] (1798:1798:1798) (2128:2128:2128))
        (PORT d[10] (1855:1855:1855) (2163:2163:2163))
        (PORT d[11] (1896:1896:1896) (2255:2255:2255))
        (PORT d[12] (2226:2226:2226) (2628:2628:2628))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2175:2175:2175) (2400:2400:2400))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (PORT d[0] (2459:2459:2459) (2693:2693:2693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1805:1805:1805) (2065:2065:2065))
        (PORT d[1] (2448:2448:2448) (2885:2885:2885))
        (PORT d[2] (1351:1351:1351) (1578:1578:1578))
        (PORT d[3] (2779:2779:2779) (3209:3209:3209))
        (PORT d[4] (2694:2694:2694) (3115:3115:3115))
        (PORT d[5] (2798:2798:2798) (3245:3245:3245))
        (PORT d[6] (2254:2254:2254) (2643:2643:2643))
        (PORT d[7] (2150:2150:2150) (2514:2514:2514))
        (PORT d[8] (2337:2337:2337) (2704:2704:2704))
        (PORT d[9] (2879:2879:2879) (3304:3304:3304))
        (PORT d[10] (2659:2659:2659) (3068:3068:3068))
        (PORT d[11] (2694:2694:2694) (3143:3143:3143))
        (PORT d[12] (3208:3208:3208) (3759:3759:3759))
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (PORT ena (2534:2534:2534) (2890:2890:2890))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (PORT d[0] (2534:2534:2534) (2890:2890:2890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a376\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~93\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1247:1247:1247) (1439:1439:1439))
        (PORT datac (2050:2050:2050) (2436:2436:2436))
        (PORT datad (1239:1239:1239) (1429:1429:1429))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~94\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (1782:1782:1782) (2105:2105:2105))
        (PORT datac (1544:1544:1544) (1816:1816:1816))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[12\]\~95\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1353:1353:1353) (1623:1623:1623))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (327:327:327) (392:392:392))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1454:1454:1454) (1405:1405:1405))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (695:695:695) (629:629:629))
        (PORT ena (618:618:618) (661:661:661))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[13\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (804:804:804) (953:953:953))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (975:975:975))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (930:930:930))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1189:1189:1189) (1409:1409:1409))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1196:1196:1196) (1389:1389:1389))
        (PORT d[1] (1404:1404:1404) (1647:1647:1647))
        (PORT d[2] (1857:1857:1857) (2178:2178:2178))
        (PORT d[3] (1326:1326:1326) (1537:1537:1537))
        (PORT d[4] (1355:1355:1355) (1602:1602:1602))
        (PORT d[5] (3379:3379:3379) (3913:3913:3913))
        (PORT d[6] (1306:1306:1306) (1507:1507:1507))
        (PORT d[7] (1742:1742:1742) (2033:2033:2033))
        (PORT d[8] (1650:1650:1650) (1943:1943:1943))
        (PORT d[9] (1243:1243:1243) (1443:1443:1443))
        (PORT d[10] (1345:1345:1345) (1576:1576:1576))
        (PORT d[11] (1212:1212:1212) (1443:1443:1443))
        (PORT d[12] (1947:1947:1947) (2291:2291:2291))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1797:1797:1797) (2043:2043:2043))
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1377:1377:1377))
        (PORT d[0] (2081:2081:2081) (2336:2336:2336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1662:1662:1662) (1904:1904:1904))
        (PORT d[1] (1594:1594:1594) (1887:1887:1887))
        (PORT d[2] (1931:1931:1931) (2268:2268:2268))
        (PORT d[3] (1488:1488:1488) (1710:1710:1710))
        (PORT d[4] (2850:2850:2850) (3313:3313:3313))
        (PORT d[5] (1542:1542:1542) (1780:1780:1780))
        (PORT d[6] (1759:1759:1759) (2038:2038:2038))
        (PORT d[7] (1554:1554:1554) (1797:1797:1797))
        (PORT d[8] (1350:1350:1350) (1550:1550:1550))
        (PORT d[9] (1706:1706:1706) (1974:1974:1974))
        (PORT d[10] (1387:1387:1387) (1613:1613:1613))
        (PORT d[11] (2118:2118:2118) (2459:2459:2459))
        (PORT d[12] (1489:1489:1489) (1727:1727:1727))
        (PORT clk (1309:1309:1309) (1336:1336:1336))
        (PORT ena (1878:1878:1878) (2107:2107:2107))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1309:1309:1309) (1336:1336:1336))
        (PORT d[0] (1878:1878:1878) (2107:2107:2107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a112\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~64\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (719:719:719))
        (PORT datab (1274:1274:1274) (1498:1498:1498))
        (PORT datac (1947:1947:1947) (2289:2289:2289))
        (PORT datad (712:712:712) (806:806:806))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1326:1326:1326) (1557:1557:1557))
        (PORT clk (1361:1361:1361) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1636:1636:1636) (1903:1903:1903))
        (PORT d[1] (1513:1513:1513) (1777:1777:1777))
        (PORT d[2] (1441:1441:1441) (1683:1683:1683))
        (PORT d[3] (1881:1881:1881) (2202:2202:2202))
        (PORT d[4] (1489:1489:1489) (1734:1734:1734))
        (PORT d[5] (2780:2780:2780) (3238:3238:3238))
        (PORT d[6] (2349:2349:2349) (2749:2749:2749))
        (PORT d[7] (1596:1596:1596) (1868:1868:1868))
        (PORT d[8] (1514:1514:1514) (1810:1810:1810))
        (PORT d[9] (2007:2007:2007) (2342:2342:2342))
        (PORT d[10] (2228:2228:2228) (2608:2608:2608))
        (PORT d[11] (1375:1375:1375) (1628:1628:1628))
        (PORT d[12] (1322:1322:1322) (1570:1570:1570))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2067:2067:2067) (2335:2335:2335))
        (PORT clk (1359:1359:1359) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1385:1385:1385))
        (PORT d[0] (2363:2363:2363) (2644:2644:2644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1936:1936:1936) (2243:2243:2243))
        (PORT d[1] (1965:1965:1965) (2279:2279:2279))
        (PORT d[2] (1215:1215:1215) (1440:1440:1440))
        (PORT d[3] (2077:2077:2077) (2404:2404:2404))
        (PORT d[4] (3051:3051:3051) (3550:3550:3550))
        (PORT d[5] (2887:2887:2887) (3383:3383:3383))
        (PORT d[6] (1815:1815:1815) (2113:2113:2113))
        (PORT d[7] (2477:2477:2477) (2856:2856:2856))
        (PORT d[8] (1757:1757:1757) (2039:2039:2039))
        (PORT d[9] (2832:2832:2832) (3242:3242:3242))
        (PORT d[10] (1641:1641:1641) (1916:1916:1916))
        (PORT d[11] (2172:2172:2172) (2548:2548:2548))
        (PORT d[12] (1921:1921:1921) (2215:2215:2215))
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (PORT ena (1970:1970:1970) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1344:1344:1344))
        (PORT d[0] (1970:1970:1970) (2230:2230:2230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a138\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~65\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1197:1197:1197))
        (PORT datab (1967:1967:1967) (2317:2317:2317))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (788:788:788) (893:893:893))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~118\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1437:1437:1437) (1670:1670:1670))
        (PORT datad (1102:1102:1102) (1317:1317:1317))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (786:786:786) (934:934:934))
        (PORT clk (1382:1382:1382) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2052:2052:2052) (2348:2348:2348))
        (PORT d[1] (2078:2078:2078) (2410:2410:2410))
        (PORT d[2] (1883:1883:1883) (2209:2209:2209))
        (PORT d[3] (1827:1827:1827) (2147:2147:2147))
        (PORT d[4] (2102:2102:2102) (2472:2472:2472))
        (PORT d[5] (2450:2450:2450) (2849:2849:2849))
        (PORT d[6] (3061:3061:3061) (3519:3519:3519))
        (PORT d[7] (1985:1985:1985) (2318:2318:2318))
        (PORT d[8] (2572:2572:2572) (3002:3002:3002))
        (PORT d[9] (1882:1882:1882) (2173:2173:2173))
        (PORT d[10] (1882:1882:1882) (2189:2189:2189))
        (PORT d[11] (1884:1884:1884) (2172:2172:2172))
        (PORT d[12] (2033:2033:2033) (2395:2395:2395))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1448:1448:1448) (1623:1623:1623))
        (PORT clk (1380:1380:1380) (1407:1407:1407))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1409:1409:1409))
        (PORT d[0] (1732:1732:1732) (1916:1916:1916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1410:1410:1410))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1722:1722:1722) (1970:1970:1970))
        (PORT d[1] (1644:1644:1644) (1928:1928:1928))
        (PORT d[2] (1433:1433:1433) (1703:1703:1703))
        (PORT d[3] (1974:1974:1974) (2265:2265:2265))
        (PORT d[4] (2680:2680:2680) (3105:3105:3105))
        (PORT d[5] (1149:1149:1149) (1329:1329:1329))
        (PORT d[6] (1889:1889:1889) (2212:2212:2212))
        (PORT d[7] (1357:1357:1357) (1590:1590:1590))
        (PORT d[8] (1810:1810:1810) (2070:2070:2070))
        (PORT d[9] (1310:1310:1310) (1522:1522:1522))
        (PORT d[10] (1333:1333:1333) (1553:1553:1553))
        (PORT d[11] (1312:1312:1312) (1513:1513:1513))
        (PORT d[12] (1161:1161:1161) (1343:1343:1343))
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (PORT ena (2345:2345:2345) (2664:2664:2664))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1368:1368:1368))
        (PORT d[0] (2345:2345:2345) (2664:2664:2664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a346\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1148:1148:1148) (1355:1355:1355))
        (PORT clk (1377:1377:1377) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2084:2084:2084) (2432:2432:2432))
        (PORT d[1] (2233:2233:2233) (2616:2616:2616))
        (PORT d[2] (1975:1975:1975) (2324:2324:2324))
        (PORT d[3] (1729:1729:1729) (2029:2029:2029))
        (PORT d[4] (2786:2786:2786) (3270:3270:3270))
        (PORT d[5] (2871:2871:2871) (3342:3342:3342))
        (PORT d[6] (3446:3446:3446) (3958:3958:3958))
        (PORT d[7] (3102:3102:3102) (3571:3571:3571))
        (PORT d[8] (4158:4158:4158) (4796:4796:4796))
        (PORT d[9] (1641:1641:1641) (1946:1946:1946))
        (PORT d[10] (3656:3656:3656) (4176:4176:4176))
        (PORT d[11] (2164:2164:2164) (2580:2580:2580))
        (PORT d[12] (2554:2554:2554) (2996:2996:2996))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2221:2221:2221) (2512:2512:2512))
        (PORT clk (1375:1375:1375) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (PORT d[0] (2354:2354:2354) (2637:2637:2637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2528:2528:2528) (2941:2941:2941))
        (PORT d[1] (1998:1998:1998) (2356:2356:2356))
        (PORT d[2] (1574:1574:1574) (1846:1846:1846))
        (PORT d[3] (2820:2820:2820) (3276:3276:3276))
        (PORT d[4] (2937:2937:2937) (3408:3408:3408))
        (PORT d[5] (3449:3449:3449) (4037:4037:4037))
        (PORT d[6] (2437:2437:2437) (2868:2868:2868))
        (PORT d[7] (1758:1758:1758) (2061:2061:2061))
        (PORT d[8] (2604:2604:2604) (3024:3024:3024))
        (PORT d[9] (3855:3855:3855) (4432:4432:4432))
        (PORT d[10] (3112:3112:3112) (3598:3598:3598))
        (PORT d[11] (3144:3144:3144) (3686:3686:3686))
        (PORT d[12] (2473:2473:2473) (2892:2892:2892))
        (PORT clk (1334:1334:1334) (1364:1364:1364))
        (PORT ena (2386:2386:2386) (2716:2716:2716))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1364:1364:1364))
        (PORT d[0] (2386:2386:2386) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a398\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~122\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1816:1816:1816) (2138:2138:2138))
        (PORT datab (1185:1185:1185) (1400:1400:1400))
        (PORT datac (654:654:654) (739:739:739))
        (PORT datad (1279:1279:1279) (1446:1446:1446))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~124\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (797:797:797))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1506:1506:1506) (1783:1783:1783))
        (PORT datad (1127:1127:1127) (1321:1321:1321))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1030:1030:1030) (1216:1216:1216))
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1789:1789:1789) (2076:2076:2076))
        (PORT d[1] (1920:1920:1920) (2232:2232:2232))
        (PORT d[2] (1546:1546:1546) (1811:1811:1811))
        (PORT d[3] (1284:1284:1284) (1508:1508:1508))
        (PORT d[4] (1170:1170:1170) (1384:1384:1384))
        (PORT d[5] (3071:3071:3071) (3579:3579:3579))
        (PORT d[6] (3250:3250:3250) (3800:3800:3800))
        (PORT d[7] (2000:2000:2000) (2315:2315:2315))
        (PORT d[8] (1977:1977:1977) (2340:2340:2340))
        (PORT d[9] (2182:2182:2182) (2525:2525:2525))
        (PORT d[10] (2044:2044:2044) (2394:2394:2394))
        (PORT d[11] (1355:1355:1355) (1596:1596:1596))
        (PORT d[12] (1518:1518:1518) (1792:1792:1792))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1573:1573:1573) (1764:1764:1764))
        (PORT clk (1347:1347:1347) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (PORT d[0] (1706:1706:1706) (1891:1891:1891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1923:1923:1923) (2221:2221:2221))
        (PORT d[1] (1730:1730:1730) (2023:2023:2023))
        (PORT d[2] (817:817:817) (972:972:972))
        (PORT d[3] (2512:2512:2512) (2892:2892:2892))
        (PORT d[4] (3020:3020:3020) (3513:3513:3513))
        (PORT d[5] (2645:2645:2645) (3097:3097:3097))
        (PORT d[6] (1738:1738:1738) (2026:2026:2026))
        (PORT d[7] (2009:2009:2009) (2350:2350:2350))
        (PORT d[8] (1280:1280:1280) (1482:1482:1482))
        (PORT d[9] (3418:3418:3418) (3927:3927:3927))
        (PORT d[10] (1768:1768:1768) (2075:2075:2075))
        (PORT d[11] (2099:2099:2099) (2461:2461:2461))
        (PORT d[12] (2290:2290:2290) (2689:2689:2689))
        (PORT clk (1306:1306:1306) (1334:1334:1334))
        (PORT ena (2199:2199:2199) (2503:2503:2503))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1334:1334:1334))
        (PORT d[0] (2199:2199:2199) (2503:2503:2503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a294\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~120\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (547:547:547))
        (PORT datab (1752:1752:1752) (2069:2069:2069))
        (PORT datac (1415:1415:1415) (1656:1656:1656))
        (PORT datad (354:354:354) (405:405:405))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~121\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1085:1085:1085) (1286:1286:1286))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[8\]\~125\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (978:978:978))
        (PORT datab (671:671:671) (782:782:782))
        (PORT datac (1039:1039:1039) (1174:1174:1174))
        (PORT datad (393:393:393) (439:439:439))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1208:1208:1208))
        (PORT asdata (495:495:495) (560:560:560))
        (PORT clrn (553:553:553) (505:505:505))
        (PORT ena (498:498:498) (539:539:539))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (819:819:819) (956:956:956))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1000:1000:1000) (1186:1186:1186))
        (PORT clk (1306:1306:1306) (1331:1331:1331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1277:1277:1277) (1495:1495:1495))
        (PORT d[1] (1655:1655:1655) (1937:1937:1937))
        (PORT d[2] (1487:1487:1487) (1740:1740:1740))
        (PORT d[3] (1606:1606:1606) (1869:1869:1869))
        (PORT d[4] (1153:1153:1153) (1366:1366:1366))
        (PORT d[5] (3052:3052:3052) (3550:3550:3550))
        (PORT d[6] (2845:2845:2845) (3332:3332:3332))
        (PORT d[7] (1936:1936:1936) (2234:2234:2234))
        (PORT d[8] (1591:1591:1591) (1891:1891:1891))
        (PORT d[9] (2041:2041:2041) (2368:2368:2368))
        (PORT d[10] (1875:1875:1875) (2207:2207:2207))
        (PORT d[11] (1371:1371:1371) (1620:1620:1620))
        (PORT d[12] (1596:1596:1596) (1898:1898:1898))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1289:1289:1289) (1430:1430:1430))
        (PORT clk (1304:1304:1304) (1329:1329:1329))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1331:1331:1331))
        (PORT d[0] (1573:1573:1573) (1723:1723:1723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2079:2079:2079) (2404:2404:2404))
        (PORT d[1] (1755:1755:1755) (2042:2042:2042))
        (PORT d[2] (1020:1020:1020) (1212:1212:1212))
        (PORT d[3] (2452:2452:2452) (2831:2831:2831))
        (PORT d[4] (2822:2822:2822) (3303:3303:3303))
        (PORT d[5] (2828:2828:2828) (3307:3307:3307))
        (PORT d[6] (2166:2166:2166) (2517:2517:2517))
        (PORT d[7] (2487:2487:2487) (2887:2887:2887))
        (PORT d[8] (1729:1729:1729) (1989:1989:1989))
        (PORT d[9] (2783:2783:2783) (3203:3203:3203))
        (PORT d[10] (1425:1425:1425) (1685:1685:1685))
        (PORT d[11] (2097:2097:2097) (2462:2462:2462))
        (PORT d[12] (2214:2214:2214) (2591:2591:2591))
        (PORT clk (1263:1263:1263) (1290:1290:1290))
        (PORT ena (1944:1944:1944) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1263:1263:1263) (1290:1290:1290))
        (PORT d[0] (1944:1944:1944) (2189:2189:2189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a318\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1264:1264:1264) (1291:1291:1291))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~134\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (772:772:772))
        (PORT datab (1271:1271:1271) (1495:1495:1495))
        (PORT datac (1950:1950:1950) (2293:2293:2293))
        (PORT datad (511:511:511) (579:579:579))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~139\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (1451:1451:1451) (1690:1690:1690))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (1102:1102:1102) (1317:1317:1317))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1120:1120:1120) (1316:1316:1316))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1548:1548:1548) (1790:1790:1790))
        (PORT d[1] (1333:1333:1333) (1574:1574:1574))
        (PORT d[2] (1567:1567:1567) (1820:1820:1820))
        (PORT d[3] (1861:1861:1861) (2159:2159:2159))
        (PORT d[4] (1715:1715:1715) (2014:2014:2014))
        (PORT d[5] (2700:2700:2700) (3140:3140:3140))
        (PORT d[6] (1812:1812:1812) (2072:2072:2072))
        (PORT d[7] (1392:1392:1392) (1622:1622:1622))
        (PORT d[8] (1457:1457:1457) (1721:1721:1721))
        (PORT d[9] (1589:1589:1589) (1833:1833:1833))
        (PORT d[10] (1723:1723:1723) (2011:2011:2011))
        (PORT d[11] (1221:1221:1221) (1460:1460:1460))
        (PORT d[12] (1029:1029:1029) (1234:1234:1234))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1943:1943:1943) (2195:2195:2195))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (PORT d[0] (2216:2216:2216) (2472:2472:2472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2201:2201:2201) (2562:2562:2562))
        (PORT d[1] (1877:1877:1877) (2197:2197:2197))
        (PORT d[2] (1419:1419:1419) (1695:1695:1695))
        (PORT d[3] (2011:2011:2011) (2331:2331:2331))
        (PORT d[4] (2872:2872:2872) (3351:3351:3351))
        (PORT d[5] (1754:1754:1754) (2026:2026:2026))
        (PORT d[6] (2118:2118:2118) (2447:2447:2447))
        (PORT d[7] (2101:2101:2101) (2404:2404:2404))
        (PORT d[8] (1689:1689:1689) (1968:1968:1968))
        (PORT d[9] (1881:1881:1881) (2167:2167:2167))
        (PORT d[10] (1689:1689:1689) (1946:1946:1946))
        (PORT d[11] (2303:2303:2303) (2666:2666:2666))
        (PORT d[12] (1800:1800:1800) (2062:2062:2062))
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (PORT ena (1755:1755:1755) (1973:1973:1973))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (PORT d[0] (1755:1755:1755) (1973:1973:1973))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a162\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~72\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (364:364:364) (421:421:421))
        (PORT datab (1970:1970:1970) (2320:2320:2320))
        (PORT datac (1033:1033:1033) (1180:1180:1180))
        (PORT datad (1250:1250:1250) (1466:1466:1466))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1146:1146:1146) (1353:1353:1353))
        (PORT clk (1343:1343:1343) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1275:1275:1275) (1493:1493:1493))
        (PORT d[1] (1690:1690:1690) (1979:1979:1979))
        (PORT d[2] (1313:1313:1313) (1542:1542:1542))
        (PORT d[3] (1639:1639:1639) (1924:1924:1924))
        (PORT d[4] (1475:1475:1475) (1714:1714:1714))
        (PORT d[5] (2878:2878:2878) (3353:3353:3353))
        (PORT d[6] (2479:2479:2479) (2913:2913:2913))
        (PORT d[7] (1578:1578:1578) (1841:1841:1841))
        (PORT d[8] (1524:1524:1524) (1824:1824:1824))
        (PORT d[9] (1669:1669:1669) (1951:1951:1951))
        (PORT d[10] (1887:1887:1887) (2221:2221:2221))
        (PORT d[11] (1190:1190:1190) (1425:1425:1425))
        (PORT d[12] (1304:1304:1304) (1548:1548:1548))
        (PORT clk (1341:1341:1341) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2075:2075:2075) (2339:2339:2339))
        (PORT clk (1341:1341:1341) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (PORT d[0] (2359:2359:2359) (2632:2632:2632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1824:1824:1824) (2124:2124:2124))
        (PORT d[1] (1961:1961:1961) (2274:2274:2274))
        (PORT d[2] (1215:1215:1215) (1436:1436:1436))
        (PORT d[3] (2084:2084:2084) (2414:2414:2414))
        (PORT d[4] (2843:2843:2843) (3326:3326:3326))
        (PORT d[5] (2690:2690:2690) (3143:3143:3143))
        (PORT d[6] (1811:1811:1811) (2120:2120:2120))
        (PORT d[7] (2125:2125:2125) (2455:2455:2455))
        (PORT d[8] (1522:1522:1522) (1755:1755:1755))
        (PORT d[9] (2473:2473:2473) (2838:2838:2838))
        (PORT d[10] (1819:1819:1819) (2121:2121:2121))
        (PORT d[11] (1895:1895:1895) (2220:2220:2220))
        (PORT d[12] (1795:1795:1795) (2070:2070:2070))
        (PORT clk (1300:1300:1300) (1329:1329:1329))
        (PORT ena (2305:2305:2305) (2611:2611:2611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1329:1329:1329))
        (PORT d[0] (2305:2305:2305) (2611:2611:2611))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a136\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~73\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (528:528:528))
        (PORT datab (1964:1964:1964) (2313:2313:2313))
        (PORT datac (92:92:92) (114:114:114))
        (PORT datad (355:355:355) (409:409:409))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[6\]\~140\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (1102:1102:1102) (1318:1318:1318))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (916:916:916))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1122:1122:1122) (1322:1322:1322))
        (PORT clk (1343:1343:1343) (1370:1370:1370))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3531:3531:3531) (4052:4052:4052))
        (PORT d[1] (2461:2461:2461) (2879:2879:2879))
        (PORT d[2] (1981:1981:1981) (2330:2330:2330))
        (PORT d[3] (2389:2389:2389) (2816:2816:2816))
        (PORT d[4] (3299:3299:3299) (3807:3807:3807))
        (PORT d[5] (2666:2666:2666) (3102:3102:3102))
        (PORT d[6] (3024:3024:3024) (3473:3473:3473))
        (PORT d[7] (3007:3007:3007) (3444:3444:3444))
        (PORT d[8] (3357:3357:3357) (3870:3870:3870))
        (PORT d[9] (2450:2450:2450) (2886:2886:2886))
        (PORT d[10] (3285:3285:3285) (3750:3750:3750))
        (PORT d[11] (2117:2117:2117) (2496:2496:2496))
        (PORT d[12] (2231:2231:2231) (2642:2642:2642))
        (PORT clk (1341:1341:1341) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1869:1869:1869) (2118:2118:2118))
        (PORT clk (1341:1341:1341) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1370:1370:1370))
        (PORT d[0] (2153:2153:2153) (2411:2411:2411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2678:2678:2678) (3136:3136:3136))
        (PORT d[1] (1975:1975:1975) (2313:2313:2313))
        (PORT d[2] (1311:1311:1311) (1533:1533:1533))
        (PORT d[3] (2631:2631:2631) (3059:3059:3059))
        (PORT d[4] (2331:2331:2331) (2707:2707:2707))
        (PORT d[5] (2701:2701:2701) (3167:3167:3167))
        (PORT d[6] (2345:2345:2345) (2734:2734:2734))
        (PORT d[7] (1482:1482:1482) (1746:1746:1746))
        (PORT d[8] (2479:2479:2479) (2814:2814:2814))
        (PORT d[9] (3317:3317:3317) (3811:3811:3811))
        (PORT d[10] (2606:2606:2606) (2998:2998:2998))
        (PORT d[11] (2535:2535:2535) (2983:2983:2983))
        (PORT d[12] (2820:2820:2820) (3295:3295:3295))
        (PORT clk (1300:1300:1300) (1329:1329:1329))
        (PORT ena (2801:2801:2801) (3210:3210:3210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1329:1329:1329))
        (PORT d[0] (2801:2801:2801) (3210:3210:3210))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a343\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1213:1213:1213) (1437:1437:1437))
        (PORT clk (1361:1361:1361) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3364:3364:3364) (3860:3860:3860))
        (PORT d[1] (2372:2372:2372) (2759:2759:2759))
        (PORT d[2] (2178:2178:2178) (2557:2557:2557))
        (PORT d[3] (1951:1951:1951) (2289:2289:2289))
        (PORT d[4] (2720:2720:2720) (3191:3191:3191))
        (PORT d[5] (2667:2667:2667) (3099:3099:3099))
        (PORT d[6] (3086:3086:3086) (3555:3555:3555))
        (PORT d[7] (3270:3270:3270) (3763:3763:3763))
        (PORT d[8] (3757:3757:3757) (4333:4333:4333))
        (PORT d[9] (1851:1851:1851) (2189:2189:2189))
        (PORT d[10] (3814:3814:3814) (4347:4347:4347))
        (PORT d[11] (2064:2064:2064) (2456:2456:2456))
        (PORT d[12] (2355:2355:2355) (2775:2775:2775))
        (PORT clk (1359:1359:1359) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2568:2568:2568) (2894:2894:2894))
        (PORT clk (1359:1359:1359) (1387:1387:1387))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1389:1389:1389))
        (PORT d[0] (2852:2852:2852) (3187:3187:3187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2338:2338:2338) (2719:2719:2719))
        (PORT d[1] (2509:2509:2509) (2929:2929:2929))
        (PORT d[2] (1544:1544:1544) (1814:1814:1814))
        (PORT d[3] (3095:3095:3095) (3588:3588:3588))
        (PORT d[4] (2548:2548:2548) (2961:2961:2961))
        (PORT d[5] (3074:3074:3074) (3605:3605:3605))
        (PORT d[6] (2871:2871:2871) (3347:3347:3347))
        (PORT d[7] (1478:1478:1478) (1743:1743:1743))
        (PORT d[8] (2772:2772:2772) (3219:3219:3219))
        (PORT d[9] (3229:3229:3229) (3727:3727:3727))
        (PORT d[10] (2472:2472:2472) (2866:2866:2866))
        (PORT d[11] (3116:3116:3116) (3589:3589:3589))
        (PORT d[12] (2419:2419:2419) (2837:2837:2837))
        (PORT clk (1318:1318:1318) (1348:1348:1348))
        (PORT ena (2389:2389:2389) (2730:2730:2730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1348:1348:1348))
        (PORT d[0] (2389:2389:2389) (2730:2730:2730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a395\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~144\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2058:2058:2058) (2437:2437:2437))
        (PORT datab (459:459:459) (522:522:522))
        (PORT datac (1759:1759:1759) (2080:2080:2080))
        (PORT datad (1049:1049:1049) (1163:1163:1163))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1232:1232:1232) (1458:1458:1458))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2475:2475:2475) (2885:2885:2885))
        (PORT d[1] (2225:2225:2225) (2607:2607:2607))
        (PORT d[2] (2160:2160:2160) (2534:2534:2534))
        (PORT d[3] (1953:1953:1953) (2294:2294:2294))
        (PORT d[4] (2751:2751:2751) (3214:3214:3214))
        (PORT d[5] (2658:2658:2658) (3089:3089:3089))
        (PORT d[6] (3082:3082:3082) (3543:3543:3543))
        (PORT d[7] (3249:3249:3249) (3736:3736:3736))
        (PORT d[8] (3800:3800:3800) (4389:4389:4389))
        (PORT d[9] (1859:1859:1859) (2198:2198:2198))
        (PORT d[10] (3667:3667:3667) (4186:4186:4186))
        (PORT d[11] (2057:2057:2057) (2444:2444:2444))
        (PORT d[12] (2535:2535:2535) (2973:2973:2973))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3117:3117:3117) (3524:3524:3524))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (PORT d[0] (3401:3401:3401) (3817:3817:3817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1397:1397:1397))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2341:2341:2341) (2724:2724:2724))
        (PORT d[1] (2321:2321:2321) (2717:2717:2717))
        (PORT d[2] (1546:1546:1546) (1819:1819:1819))
        (PORT d[3] (3115:3115:3115) (3614:3614:3614))
        (PORT d[4] (2727:2727:2727) (3168:3168:3168))
        (PORT d[5] (3081:3081:3081) (3609:3609:3609))
        (PORT d[6] (2422:2422:2422) (2847:2847:2847))
        (PORT d[7] (1481:1481:1481) (1753:1753:1753))
        (PORT d[8] (2768:2768:2768) (3217:3217:3217))
        (PORT d[9] (3678:3678:3678) (4239:4239:4239))
        (PORT d[10] (2779:2779:2779) (3221:3221:3221))
        (PORT d[11] (2932:2932:2932) (3443:3443:3443))
        (PORT d[12] (2494:2494:2494) (2921:2921:2921))
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (PORT ena (2565:2565:2565) (2919:2919:2919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (PORT d[0] (2565:2565:2565) (2919:2919:2919))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a213\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1155:1155:1155) (1363:1363:1363))
        (PORT clk (1354:1354:1354) (1380:1380:1380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3517:3517:3517) (4031:4031:4031))
        (PORT d[1] (2019:2019:2019) (2364:2364:2364))
        (PORT d[2] (1785:1785:1785) (2103:2103:2103))
        (PORT d[3] (2396:2396:2396) (2824:2824:2824))
        (PORT d[4] (3471:3471:3471) (4002:4002:4002))
        (PORT d[5] (2637:2637:2637) (3069:3069:3069))
        (PORT d[6] (3210:3210:3210) (3690:3690:3690))
        (PORT d[7] (3195:3195:3195) (3663:3663:3663))
        (PORT d[8] (3378:3378:3378) (3894:3894:3894))
        (PORT d[9] (2275:2275:2275) (2692:2692:2692))
        (PORT d[10] (3289:3289:3289) (3745:3745:3745))
        (PORT d[11] (1772:1772:1772) (2099:2099:2099))
        (PORT d[12] (1870:1870:1870) (2224:2224:2224))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1919:1919:1919) (2181:2181:2181))
        (PORT clk (1352:1352:1352) (1378:1378:1378))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1380:1380:1380))
        (PORT d[0] (2203:2203:2203) (2474:2474:2474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2859:2859:2859) (3347:3347:3347))
        (PORT d[1] (1725:1725:1725) (2006:2006:2006))
        (PORT d[2] (1430:1430:1430) (1669:1669:1669))
        (PORT d[3] (2784:2784:2784) (3226:3226:3226))
        (PORT d[4] (2348:2348:2348) (2720:2720:2720))
        (PORT d[5] (2729:2729:2729) (3200:3200:3200))
        (PORT d[6] (2514:2514:2514) (2922:2922:2922))
        (PORT d[7] (1319:1319:1319) (1559:1559:1559))
        (PORT d[8] (2487:2487:2487) (2821:2821:2821))
        (PORT d[9] (3015:3015:3015) (3464:3464:3464))
        (PORT d[10] (2610:2610:2610) (3007:3007:3007))
        (PORT d[11] (2508:2508:2508) (2949:2949:2949))
        (PORT d[12] (2643:2643:2643) (3092:3092:3092))
        (PORT clk (1311:1311:1311) (1339:1339:1339))
        (PORT ena (2981:2981:2981) (3415:3415:3415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1339:1339:1339))
        (PORT d[0] (2981:2981:2981) (3415:3415:3415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a265\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~142\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2066:2066:2066) (2447:2447:2447))
        (PORT datab (1774:1774:1774) (2096:2096:2096))
        (PORT datac (1042:1042:1042) (1184:1184:1184))
        (PORT datad (356:356:356) (407:407:407))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1234:1234:1234) (1461:1461:1461))
        (PORT clk (1371:1371:1371) (1398:1398:1398))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3529:3529:3529) (4042:4042:4042))
        (PORT d[1] (2231:2231:2231) (2618:2618:2618))
        (PORT d[2] (2310:2310:2310) (2697:2697:2697))
        (PORT d[3] (1761:1761:1761) (2070:2070:2070))
        (PORT d[4] (2597:2597:2597) (3051:3051:3051))
        (PORT d[5] (2658:2658:2658) (3093:3093:3093))
        (PORT d[6] (3259:3259:3259) (3750:3750:3750))
        (PORT d[7] (3237:3237:3237) (3723:3723:3723))
        (PORT d[8] (3957:3957:3957) (4570:4570:4570))
        (PORT d[9] (2027:2027:2027) (2392:2392:2392))
        (PORT d[10] (3631:3631:3631) (4137:4137:4137))
        (PORT d[11] (2064:2064:2064) (2451:2451:2451))
        (PORT d[12] (2370:2370:2370) (2790:2790:2790))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3119:3119:3119) (3512:3512:3512))
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1398:1398:1398))
        (PORT d[0] (3403:3403:3403) (3805:3805:3805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1399:1399:1399))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2318:2318:2318) (2695:2695:2695))
        (PORT d[1] (2342:2342:2342) (2745:2745:2745))
        (PORT d[2] (1176:1176:1176) (1393:1393:1393))
        (PORT d[3] (3270:3270:3270) (3781:3781:3781))
        (PORT d[4] (2740:2740:2740) (3181:3181:3181))
        (PORT d[5] (3082:3082:3082) (3610:3610:3610))
        (PORT d[6] (2428:2428:2428) (2858:2858:2858))
        (PORT d[7] (1474:1474:1474) (1739:1739:1739))
        (PORT d[8] (2593:2593:2593) (3014:3014:3014))
        (PORT d[9] (3442:3442:3442) (3975:3975:3975))
        (PORT d[10] (2906:2906:2906) (3364:3364:3364))
        (PORT d[11] (2956:2956:2956) (3472:3472:3472))
        (PORT d[12] (2512:2512:2512) (2944:2944:2944))
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (PORT ena (2558:2558:2558) (2912:2912:2912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1357:1357:1357))
        (PORT d[0] (2558:2558:2558) (2912:2912:2912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a239\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1146:1146:1146) (1352:1352:1352))
        (PORT clk (1348:1348:1348) (1373:1373:1373))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3344:3344:3344) (3839:3839:3839))
        (PORT d[1] (2278:2278:2278) (2669:2669:2669))
        (PORT d[2] (1962:1962:1962) (2305:2305:2305))
        (PORT d[3] (2410:2410:2410) (2839:2839:2839))
        (PORT d[4] (3297:3297:3297) (3803:3803:3803))
        (PORT d[5] (2665:2665:2665) (3101:3101:3101))
        (PORT d[6] (3044:3044:3044) (3502:3502:3502))
        (PORT d[7] (3027:3027:3027) (3473:3473:3473))
        (PORT d[8] (3383:3383:3383) (3904:3904:3904))
        (PORT d[9] (2267:2267:2267) (2678:2678:2678))
        (PORT d[10] (3270:3270:3270) (3719:3719:3719))
        (PORT d[11] (1800:1800:1800) (2131:2131:2131))
        (PORT d[12] (1856:1856:1856) (2210:2210:2210))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2122:2122:2122) (2429:2429:2429))
        (PORT clk (1346:1346:1346) (1371:1371:1371))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1373:1373:1373))
        (PORT d[0] (2406:2406:2406) (2722:2722:2722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2682:2682:2682) (3143:3143:3143))
        (PORT d[1] (2135:2135:2135) (2495:2495:2495))
        (PORT d[2] (1447:1447:1447) (1691:1691:1691))
        (PORT d[3] (2628:2628:2628) (3057:3057:3057))
        (PORT d[4] (2343:2343:2343) (2724:2724:2724))
        (PORT d[5] (2923:2923:2923) (3432:3432:3432))
        (PORT d[6] (2494:2494:2494) (2899:2899:2899))
        (PORT d[7] (1489:1489:1489) (1758:1758:1758))
        (PORT d[8] (2001:2001:2001) (2299:2299:2299))
        (PORT d[9] (2831:2831:2831) (3256:3256:3256))
        (PORT d[10] (2607:2607:2607) (3005:3005:3005))
        (PORT d[11] (2531:2531:2531) (2977:2977:2977))
        (PORT d[12] (2827:2827:2827) (3306:3306:3306))
        (PORT clk (1305:1305:1305) (1332:1332:1332))
        (PORT ena (2802:2802:2802) (3211:3211:3211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1332:1332:1332))
        (PORT d[0] (2802:2802:2802) (3211:3211:3211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a291\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~143\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2065:2065:2065) (2446:2446:2446))
        (PORT datab (923:923:923) (1057:1057:1057))
        (PORT datac (1755:1755:1755) (2075:2075:2075))
        (PORT datad (455:455:455) (513:513:513))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~145\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1273:1273:1273) (1506:1506:1506))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (90:90:90) (108:108:108))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1117:1117:1117) (1319:1319:1319))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3359:3359:3359) (3855:3855:3855))
        (PORT d[1] (1999:1999:1999) (2340:2340:2340))
        (PORT d[2] (1766:1766:1766) (2077:2077:2077))
        (PORT d[3] (2403:2403:2403) (2832:2832:2832))
        (PORT d[4] (3473:3473:3473) (4003:4003:4003))
        (PORT d[5] (2480:2480:2480) (2895:2895:2895))
        (PORT d[6] (3210:3210:3210) (3686:3686:3686))
        (PORT d[7] (3199:3199:3199) (3667:3667:3667))
        (PORT d[8] (3540:3540:3540) (4078:4078:4078))
        (PORT d[9] (2296:2296:2296) (2713:2713:2713))
        (PORT d[10] (3304:3304:3304) (3765:3765:3765))
        (PORT d[11] (1614:1614:1614) (1920:1920:1920))
        (PORT d[12] (1862:1862:1862) (2218:2218:2218))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1690:1690:1690) (1902:1902:1902))
        (PORT clk (1354:1354:1354) (1381:1381:1381))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1383:1383:1383))
        (PORT d[0] (1982:1982:1982) (2205:2205:2205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1384:1384:1384))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2866:2866:2866) (3354:3354:3354))
        (PORT d[1] (1727:1727:1727) (2007:2007:2007))
        (PORT d[2] (1142:1142:1142) (1346:1346:1346))
        (PORT d[3] (2779:2779:2779) (3220:3220:3220))
        (PORT d[4] (2335:2335:2335) (2704:2704:2704))
        (PORT d[5] (2893:2893:2893) (3394:3394:3394))
        (PORT d[6] (2528:2528:2528) (2943:2943:2943))
        (PORT d[7] (1247:1247:1247) (1474:1474:1474))
        (PORT d[8] (1985:1985:1985) (2282:2282:2282))
        (PORT d[9] (3029:3029:3029) (3480:3480:3480))
        (PORT d[10] (2596:2596:2596) (2987:2987:2987))
        (PORT d[11] (2502:2502:2502) (2942:2942:2942))
        (PORT d[12] (2635:2635:2635) (3083:3083:3083))
        (PORT clk (1313:1313:1313) (1342:1342:1342))
        (PORT ena (2976:2976:2976) (3406:3406:3406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1342:1342:1342))
        (PORT d[0] (2976:2976:2976) (3406:3406:3406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a317\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1091:1091:1091) (1283:1283:1283))
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2939:2939:2939) (3335:3335:3335))
        (PORT d[1] (2329:2329:2329) (2714:2714:2714))
        (PORT d[2] (2048:2048:2048) (2391:2391:2391))
        (PORT d[3] (1883:1883:1883) (2210:2210:2210))
        (PORT d[4] (2994:2994:2994) (3480:3480:3480))
        (PORT d[5] (2459:2459:2459) (2862:2862:2862))
        (PORT d[6] (2701:2701:2701) (3107:3107:3107))
        (PORT d[7] (2683:2683:2683) (3077:3077:3077))
        (PORT d[8] (2796:2796:2796) (3192:3192:3192))
        (PORT d[9] (2587:2587:2587) (2978:2978:2978))
        (PORT d[10] (2720:2720:2720) (3089:3089:3089))
        (PORT d[11] (2284:2284:2284) (2716:2716:2716))
        (PORT d[12] (1836:1836:1836) (2169:2169:2169))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2081:2081:2081) (2363:2363:2363))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (PORT d[0] (2380:2380:2380) (2668:2668:2668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2250:2250:2250) (2581:2581:2581))
        (PORT d[1] (2059:2059:2059) (2417:2417:2417))
        (PORT d[2] (1568:1568:1568) (1840:1840:1840))
        (PORT d[3] (2062:2062:2062) (2361:2361:2361))
        (PORT d[4] (2130:2130:2130) (2424:2424:2424))
        (PORT d[5] (1805:1805:1805) (2072:2072:2072))
        (PORT d[6] (2387:2387:2387) (2788:2788:2788))
        (PORT d[7] (1367:1367:1367) (1608:1608:1608))
        (PORT d[8] (1823:1823:1823) (2094:2094:2094))
        (PORT d[9] (2261:2261:2261) (2572:2572:2572))
        (PORT d[10] (2395:2395:2395) (2772:2772:2772))
        (PORT d[11] (1984:1984:1984) (2276:2276:2276))
        (PORT d[12] (1861:1861:1861) (2134:2134:2134))
        (PORT clk (1300:1300:1300) (1327:1327:1327))
        (PORT ena (2154:2154:2154) (2448:2448:2448))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1327:1327:1327))
        (PORT d[0] (2154:2154:2154) (2448:2448:2448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a369\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~141\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2059:2059:2059) (2438:2438:2438))
        (PORT datab (638:638:638) (728:728:728))
        (PORT datac (1759:1759:1759) (2079:2079:2079))
        (PORT datad (842:842:842) (953:953:953))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~146\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1272:1272:1272) (1506:1506:1506))
        (PORT datab (102:102:102) (131:131:131))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (1278:1278:1278) (1524:1524:1524))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1200:1200:1200) (1418:1418:1418))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3306:3306:3306) (3789:3789:3789))
        (PORT d[1] (2421:2421:2421) (2834:2834:2834))
        (PORT d[2] (2162:2162:2162) (2536:2536:2536))
        (PORT d[3] (1955:1955:1955) (2305:2305:2305))
        (PORT d[4] (2612:2612:2612) (3071:3071:3071))
        (PORT d[5] (2845:2845:2845) (3300:3300:3300))
        (PORT d[6] (3098:3098:3098) (3568:3568:3568))
        (PORT d[7] (3126:3126:3126) (3600:3600:3600))
        (PORT d[8] (3804:3804:3804) (4404:4404:4404))
        (PORT d[9] (1858:1858:1858) (2198:2198:2198))
        (PORT d[10] (3841:3841:3841) (4382:4382:4382))
        (PORT d[11] (2252:2252:2252) (2666:2666:2666))
        (PORT d[12] (2373:2373:2373) (2802:2802:2802))
        (PORT clk (1346:1346:1346) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2552:2552:2552) (2909:2909:2909))
        (PORT clk (1346:1346:1346) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1374:1374:1374))
        (PORT d[0] (2836:2836:2836) (3202:3202:3202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2520:2520:2520) (2925:2925:2925))
        (PORT d[1] (2170:2170:2170) (2547:2547:2547))
        (PORT d[2] (1722:1722:1722) (2018:2018:2018))
        (PORT d[3] (2812:2812:2812) (3272:3272:3272))
        (PORT d[4] (2536:2536:2536) (2955:2955:2955))
        (PORT d[5] (3558:3558:3558) (4154:4154:4154))
        (PORT d[6] (2593:2593:2593) (3039:3039:3039))
        (PORT d[7] (1664:1664:1664) (1957:1957:1957))
        (PORT d[8] (2928:2928:2928) (3392:3392:3392))
        (PORT d[9] (3221:3221:3221) (3717:3717:3717))
        (PORT d[10] (3088:3088:3088) (3569:3569:3569))
        (PORT d[11] (2940:2940:2940) (3391:3391:3391))
        (PORT d[12] (2494:2494:2494) (2921:2921:2921))
        (PORT clk (1305:1305:1305) (1333:1333:1333))
        (PORT ena (2428:2428:2428) (2770:2770:2770))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1333:1333:1333))
        (PORT d[0] (2428:2428:2428) (2770:2770:2770))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|decode3\|w_anode3736w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (123:123:123) (161:161:161))
        (PORT datab (264:264:264) (337:337:337))
        (PORT datac (265:265:265) (338:338:338))
        (PORT datad (537:537:537) (625:625:625))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1124:1124:1124) (1321:1321:1321))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3100:3100:3100) (3559:3559:3559))
        (PORT d[1] (2443:2443:2443) (2864:2864:2864))
        (PORT d[2] (2153:2153:2153) (2524:2524:2524))
        (PORT d[3] (2384:2384:2384) (2810:2810:2810))
        (PORT d[4] (3106:3106:3106) (3585:3585:3585))
        (PORT d[5] (2653:2653:2653) (3083:3083:3083))
        (PORT d[6] (3029:3029:3029) (3489:3489:3489))
        (PORT d[7] (2837:2837:2837) (3252:3252:3252))
        (PORT d[8] (3380:3380:3380) (3898:3898:3898))
        (PORT d[9] (2091:2091:2091) (2477:2477:2477))
        (PORT d[10] (3294:3294:3294) (3755:3755:3755))
        (PORT d[11] (1801:1801:1801) (2137:2137:2137))
        (PORT d[12] (2035:2035:2035) (2401:2401:2401))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1878:1878:1878) (2138:2138:2138))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (PORT d[0] (2163:2163:2163) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2498:2498:2498) (2931:2931:2931))
        (PORT d[1] (1965:1965:1965) (2303:2303:2303))
        (PORT d[2] (1210:1210:1210) (1428:1428:1428))
        (PORT d[3] (2433:2433:2433) (2833:2833:2833))
        (PORT d[4] (2310:2310:2310) (2699:2699:2699))
        (PORT d[5] (2717:2717:2717) (3188:3188:3188))
        (PORT d[6] (2310:2310:2310) (2689:2689:2689))
        (PORT d[7] (1423:1423:1423) (1670:1670:1670))
        (PORT d[8] (2304:2304:2304) (2615:2615:2615))
        (PORT d[9] (3133:3133:3133) (3599:3599:3599))
        (PORT d[10] (2449:2449:2449) (2833:2833:2833))
        (PORT d[11] (2531:2531:2531) (2978:2978:2978))
        (PORT d[12] (2920:2920:2920) (3331:3331:3331))
        (PORT clk (1287:1287:1287) (1315:1315:1315))
        (PORT ena (2630:2630:2630) (3021:3021:3021))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1315:1315:1315))
        (PORT d[0] (2630:2630:2630) (3021:3021:3021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~78\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2056:2056:2056) (2434:2434:2434))
        (PORT datab (1781:1781:1781) (2103:2103:2103))
        (PORT datac (1046:1046:1046) (1153:1153:1153))
        (PORT datad (350:350:350) (400:400:400))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1215:1215:1215) (1438:1438:1438))
        (PORT clk (1342:1342:1342) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3523:3523:3523) (4028:4028:4028))
        (PORT d[1] (2416:2416:2416) (2829:2829:2829))
        (PORT d[2] (2303:2303:2303) (2695:2695:2695))
        (PORT d[3] (1932:1932:1932) (2278:2278:2278))
        (PORT d[4] (2773:2773:2773) (3249:3249:3249))
        (PORT d[5] (2869:2869:2869) (3333:3333:3333))
        (PORT d[6] (3097:3097:3097) (3565:3565:3565))
        (PORT d[7] (3106:3106:3106) (3574:3574:3574))
        (PORT d[8] (3803:3803:3803) (4403:4403:4403))
        (PORT d[9] (1838:1838:1838) (2171:2171:2171))
        (PORT d[10] (3842:3842:3842) (4383:4383:4383))
        (PORT d[11] (2266:2266:2266) (2686:2686:2686))
        (PORT d[12] (2372:2372:2372) (2798:2798:2798))
        (PORT clk (1340:1340:1340) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2413:2413:2413) (2741:2741:2741))
        (PORT clk (1340:1340:1340) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1368:1368:1368))
        (PORT d[0] (2697:2697:2697) (3034:3034:3034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2510:2510:2510) (2912:2912:2912))
        (PORT d[1] (2163:2163:2163) (2540:2540:2540))
        (PORT d[2] (1717:1717:1717) (2012:2012:2012))
        (PORT d[3] (2830:2830:2830) (3294:3294:3294))
        (PORT d[4] (2538:2538:2538) (2950:2950:2950))
        (PORT d[5] (3383:3383:3383) (3953:3953:3953))
        (PORT d[6] (2766:2766:2766) (3236:3236:3236))
        (PORT d[7] (1661:1661:1661) (1952:1952:1952))
        (PORT d[8] (2952:2952:2952) (3422:3422:3422))
        (PORT d[9] (3106:3106:3106) (3592:3592:3592))
        (PORT d[10] (3087:3087:3087) (3563:3563:3563))
        (PORT d[11] (2757:2757:2757) (3243:3243:3243))
        (PORT d[12] (2507:2507:2507) (2941:2941:2941))
        (PORT clk (1299:1299:1299) (1327:1327:1327))
        (PORT ena (2588:2588:2588) (2959:2959:2959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1327:1327:1327))
        (PORT d[0] (2588:2588:2588) (2959:2959:2959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~79\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1050:1050:1050) (1167:1167:1167))
        (PORT datab (1775:1775:1775) (2097:2097:2097))
        (PORT datac (91:91:91) (114:114:114))
        (PORT datad (1114:1114:1114) (1269:1269:1269))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (166:166:166) (176:176:176))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[5\]\~147\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (1279:1279:1279) (1526:1526:1526))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1229:1229:1229) (1208:1208:1208))
        (PORT asdata (395:395:395) (441:441:441))
        (PORT clrn (553:553:553) (505:505:505))
        (PORT ena (498:498:498) (539:539:539))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (992:992:992) (1148:1148:1148))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (993:993:993) (1177:1177:1177))
        (PORT clk (1362:1362:1362) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3379:3379:3379) (3879:3879:3879))
        (PORT d[1] (2193:2193:2193) (2551:2551:2551))
        (PORT d[2] (1762:1762:1762) (2077:2077:2077))
        (PORT d[3] (1941:1941:1941) (2266:2266:2266))
        (PORT d[4] (1416:1416:1416) (1669:1669:1669))
        (PORT d[5] (2502:2502:2502) (2918:2918:2918))
        (PORT d[6] (3396:3396:3396) (3898:3898:3898))
        (PORT d[7] (3402:3402:3402) (3905:3905:3905))
        (PORT d[8] (3738:3738:3738) (4305:4305:4305))
        (PORT d[9] (2749:2749:2749) (3170:3170:3170))
        (PORT d[10] (3465:3465:3465) (3942:3942:3942))
        (PORT d[11] (1441:1441:1441) (1718:1718:1718))
        (PORT d[12] (1827:1827:1827) (2164:2164:2164))
        (PORT clk (1360:1360:1360) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1687:1687:1687) (1902:1902:1902))
        (PORT clk (1360:1360:1360) (1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1390:1390:1390))
        (PORT d[0] (1971:1971:1971) (2195:2195:2195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2210:2210:2210) (2566:2566:2566))
        (PORT d[1] (1754:1754:1754) (2040:2040:2040))
        (PORT d[2] (1018:1018:1018) (1207:1207:1207))
        (PORT d[3] (2626:2626:2626) (3037:3037:3037))
        (PORT d[4] (2353:2353:2353) (2729:2729:2729))
        (PORT d[5] (2924:2924:2924) (3431:3431:3431))
        (PORT d[6] (2707:2707:2707) (3147:3147:3147))
        (PORT d[7] (1445:1445:1445) (1704:1704:1704))
        (PORT d[8] (1656:1656:1656) (1913:1913:1913))
        (PORT d[9] (3216:3216:3216) (3697:3697:3697))
        (PORT d[10] (1634:1634:1634) (1922:1922:1922))
        (PORT d[11] (2532:2532:2532) (2979:2979:2979))
        (PORT d[12] (2454:2454:2454) (2878:2878:2878))
        (PORT clk (1319:1319:1319) (1349:1349:1349))
        (PORT ena (2198:2198:2198) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1349:1349:1349))
        (PORT d[0] (2198:2198:2198) (2506:2506:2506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a368\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (844:844:844) (1011:1011:1011))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3373:3373:3373) (3872:3872:3872))
        (PORT d[1] (1896:1896:1896) (2197:2197:2197))
        (PORT d[2] (1745:1745:1745) (2051:2051:2051))
        (PORT d[3] (1917:1917:1917) (2232:2232:2232))
        (PORT d[4] (1388:1388:1388) (1637:1637:1637))
        (PORT d[5] (2878:2878:2878) (3351:3351:3351))
        (PORT d[6] (3087:3087:3087) (3615:3615:3615))
        (PORT d[7] (2318:2318:2318) (2671:2671:2671))
        (PORT d[8] (2369:2369:2369) (2793:2793:2793))
        (PORT d[9] (2576:2576:2576) (2979:2979:2979))
        (PORT d[10] (3492:3492:3492) (3984:3984:3984))
        (PORT d[11] (1718:1718:1718) (2025:2025:2025))
        (PORT d[12] (1841:1841:1841) (2186:2186:2186))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1522:1522:1522) (1703:1703:1703))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT d[0] (1806:1806:1806) (1996:1996:1996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2110:2110:2110) (2443:2443:2443))
        (PORT d[1] (1936:1936:1936) (2258:2258:2258))
        (PORT d[2] (1013:1013:1013) (1209:1209:1209))
        (PORT d[3] (2750:2750:2750) (3170:3170:3170))
        (PORT d[4] (2550:2550:2550) (2958:2958:2958))
        (PORT d[5] (2942:2942:2942) (3453:3453:3453))
        (PORT d[6] (1625:1625:1625) (1913:1913:1913))
        (PORT d[7] (1641:1641:1641) (1930:1930:1930))
        (PORT d[8] (1388:1388:1388) (1590:1590:1590))
        (PORT d[9] (3043:3043:3043) (3502:3502:3502))
        (PORT d[10] (1596:1596:1596) (1876:1876:1876))
        (PORT d[11] (2327:2327:2327) (2731:2731:2731))
        (PORT d[12] (2089:2089:2089) (2453:2453:2453))
        (PORT clk (1328:1328:1328) (1356:1356:1356))
        (PORT ena (1977:1977:1977) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1356:1356:1356))
        (PORT d[0] (1977:1977:1977) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a316\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~148\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1861:1861:1861) (2203:2203:2203))
        (PORT datab (1758:1758:1758) (2067:2067:2067))
        (PORT datac (364:364:364) (416:416:416))
        (PORT datad (358:358:358) (411:411:411))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1038:1038:1038) (1234:1234:1234))
        (PORT clk (1367:1367:1367) (1394:1394:1394))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1988:1988:1988) (2304:2304:2304))
        (PORT d[1] (1883:1883:1883) (2179:2179:2179))
        (PORT d[2] (1699:1699:1699) (1994:1994:1994))
        (PORT d[3] (1769:1769:1769) (2062:2062:2062))
        (PORT d[4] (1416:1416:1416) (1669:1669:1669))
        (PORT d[5] (3092:3092:3092) (3605:3605:3605))
        (PORT d[6] (3791:3791:3791) (4359:4359:4359))
        (PORT d[7] (2300:2300:2300) (2650:2650:2650))
        (PORT d[8] (2179:2179:2179) (2573:2573:2573))
        (PORT d[9] (2388:2388:2388) (2758:2758:2758))
        (PORT d[10] (3667:3667:3667) (4182:4182:4182))
        (PORT d[11] (1534:1534:1534) (1805:1805:1805))
        (PORT d[12] (1807:1807:1807) (2146:2146:2146))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1461:1461:1461) (1649:1649:1649))
        (PORT clk (1365:1365:1365) (1392:1392:1392))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1394:1394:1394))
        (PORT d[0] (1745:1745:1745) (1942:1942:1942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1933:1933:1933) (2244:2244:2244))
        (PORT d[1] (1906:1906:1906) (2221:2221:2221))
        (PORT d[2] (1158:1158:1158) (1369:1369:1369))
        (PORT d[3] (2556:2556:2556) (2944:2944:2944))
        (PORT d[4] (2933:2933:2933) (3410:3410:3410))
        (PORT d[5] (2938:2938:2938) (3447:3447:3447))
        (PORT d[6] (1607:1607:1607) (1892:1892:1892))
        (PORT d[7] (1801:1801:1801) (2110:2110:2110))
        (PORT d[8] (1285:1285:1285) (1492:1492:1492))
        (PORT d[9] (3213:3213:3213) (3692:3692:3692))
        (PORT d[10] (1618:1618:1618) (1902:1902:1902))
        (PORT d[11] (2311:2311:2311) (2711:2711:2711))
        (PORT d[12] (2058:2058:2058) (2427:2427:2427))
        (PORT clk (1324:1324:1324) (1353:1353:1353))
        (PORT ena (1995:1995:1995) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1353:1353:1353))
        (PORT d[0] (1995:1995:1995) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a290\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~150\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (1030:1030:1030))
        (PORT datab (476:476:476) (543:543:543))
        (PORT datac (1416:1416:1416) (1657:1657:1657))
        (PORT datad (1739:1739:1739) (2045:2045:2045))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1074:1074:1074) (1286:1286:1286))
        (PORT clk (1378:1378:1378) (1405:1405:1405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2096:2096:2096) (2451:2451:2451))
        (PORT d[1] (2203:2203:2203) (2583:2583:2583))
        (PORT d[2] (1990:1990:1990) (2341:2341:2341))
        (PORT d[3] (1742:1742:1742) (2051:2051:2051))
        (PORT d[4] (2919:2919:2919) (3419:3419:3419))
        (PORT d[5] (2879:2879:2879) (3352:3352:3352))
        (PORT d[6] (3614:3614:3614) (4149:4149:4149))
        (PORT d[7] (3242:3242:3242) (3731:3731:3731))
        (PORT d[8] (4136:4136:4136) (4765:4765:4765))
        (PORT d[9] (1786:1786:1786) (2113:2113:2113))
        (PORT d[10] (3832:3832:3832) (4380:4380:4380))
        (PORT d[11] (2168:2168:2168) (2583:2583:2583))
        (PORT d[12] (2067:2067:2067) (2468:2468:2468))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (2998:2998:2998))
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1405:1405:1405))
        (PORT d[0] (2944:2944:2944) (3307:3307:3307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1406:1406:1406))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2535:2535:2535) (2949:2949:2949))
        (PORT d[1] (1980:1980:1980) (2334:2334:2334))
        (PORT d[2] (1736:1736:1736) (2030:2030:2030))
        (PORT d[3] (2992:2992:2992) (3472:3472:3472))
        (PORT d[4] (3105:3105:3105) (3604:3604:3604))
        (PORT d[5] (3445:3445:3445) (4027:4027:4027))
        (PORT d[6] (2640:2640:2640) (3094:3094:3094))
        (PORT d[7] (1661:1661:1661) (1959:1959:1959))
        (PORT d[8] (2771:2771:2771) (3217:3217:3217))
        (PORT d[9] (3781:3781:3781) (4358:4358:4358))
        (PORT d[10] (1875:1875:1875) (2196:2196:2196))
        (PORT d[11] (2665:2665:2665) (3118:3118:3118))
        (PORT d[12] (2450:2450:2450) (2861:2861:2861))
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (PORT ena (2385:2385:2385) (2715:2715:2715))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1364:1364:1364))
        (PORT d[0] (2385:2385:2385) (2715:2715:2715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a212\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (824:824:824) (1001:1001:1001))
        (PORT clk (1371:1371:1371) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2157:2157:2157) (2490:2490:2490))
        (PORT d[1] (1906:1906:1906) (2206:2206:2206))
        (PORT d[2] (1736:1736:1736) (2048:2048:2048))
        (PORT d[3] (1901:1901:1901) (2211:2211:2211))
        (PORT d[4] (1398:1398:1398) (1651:1651:1651))
        (PORT d[5] (2690:2690:2690) (3131:3131:3131))
        (PORT d[6] (3586:3586:3586) (4120:4120:4120))
        (PORT d[7] (3601:3601:3601) (4134:4134:4134))
        (PORT d[8] (2557:2557:2557) (3012:3012:3012))
        (PORT d[9] (2292:2292:2292) (2707:2707:2707))
        (PORT d[10] (3470:3470:3470) (3954:3954:3954))
        (PORT d[11] (1714:1714:1714) (2008:2008:2008))
        (PORT d[12] (1836:1836:1836) (2175:2175:2175))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1556:1556:1556) (1770:1770:1770))
        (PORT clk (1369:1369:1369) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1397:1397:1397))
        (PORT d[0] (1840:1840:1840) (2063:2063:2063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2273:2273:2273) (2624:2624:2624))
        (PORT d[1] (1712:1712:1712) (1988:1988:1988))
        (PORT d[2] (1000:1000:1000) (1186:1186:1186))
        (PORT d[3] (2598:2598:2598) (3005:3005:3005))
        (PORT d[4] (2545:2545:2545) (2954:2954:2954))
        (PORT d[5] (2935:2935:2935) (3451:3451:3451))
        (PORT d[6] (1783:1783:1783) (2086:2086:2086))
        (PORT d[7] (1638:1638:1638) (1927:1927:1927))
        (PORT d[8] (1617:1617:1617) (1863:1863:1863))
        (PORT d[9] (3044:3044:3044) (3505:3505:3505))
        (PORT d[10] (1602:1602:1602) (1886:1886:1886))
        (PORT d[11] (2321:2321:2321) (2726:2726:2726))
        (PORT d[12] (2276:2276:2276) (2673:2673:2673))
        (PORT clk (1328:1328:1328) (1356:1356:1356))
        (PORT ena (2158:2158:2158) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1356:1356:1356))
        (PORT d[0] (2158:2158:2158) (2446:2446:2446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a264\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~149\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1798:1798:1798) (2135:2135:2135))
        (PORT datab (912:912:912) (1012:1012:1012))
        (PORT datac (1843:1843:1843) (2178:2178:2178))
        (PORT datad (350:350:350) (402:402:402))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~152\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (523:523:523) (604:604:604))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (1458:1458:1458) (1707:1707:1707))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~153\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1526:1526:1526) (1829:1829:1829))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (1457:1457:1457) (1705:1705:1705))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (160:160:160) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1074:1074:1074) (1282:1282:1282))
        (PORT clk (1387:1387:1387) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1895:1895:1895) (2219:2219:2219))
        (PORT d[1] (2710:2710:2710) (3150:3150:3150))
        (PORT d[2] (2282:2282:2282) (2662:2662:2662))
        (PORT d[3] (1712:1712:1712) (2014:2014:2014))
        (PORT d[4] (2783:2783:2783) (3263:3263:3263))
        (PORT d[5] (3068:3068:3068) (3571:3571:3571))
        (PORT d[6] (3802:3802:3802) (4364:4364:4364))
        (PORT d[7] (2599:2599:2599) (3012:3012:3012))
        (PORT d[8] (2504:2504:2504) (2934:2934:2934))
        (PORT d[9] (1980:1980:1980) (2335:2335:2335))
        (PORT d[10] (2476:2476:2476) (2902:2902:2902))
        (PORT d[11] (2236:2236:2236) (2662:2662:2662))
        (PORT d[12] (2097:2097:2097) (2502:2502:2502))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2026:2026:2026) (2298:2298:2298))
        (PORT clk (1385:1385:1385) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1414:1414:1414))
        (PORT d[0] (2310:2310:2310) (2591:2591:2591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1415:1415:1415))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2556:2556:2556) (2950:2950:2950))
        (PORT d[1] (1797:1797:1797) (2120:2120:2120))
        (PORT d[2] (1611:1611:1611) (1902:1902:1902))
        (PORT d[3] (3179:3179:3179) (3689:3689:3689))
        (PORT d[4] (3310:3310:3310) (3838:3838:3838))
        (PORT d[5] (3632:3632:3632) (4240:4240:4240))
        (PORT d[6] (2476:2476:2476) (2909:2909:2909))
        (PORT d[7] (1845:1845:1845) (2168:2168:2168))
        (PORT d[8] (2316:2316:2316) (2677:2677:2677))
        (PORT d[9] (4000:4000:4000) (4615:4615:4615))
        (PORT d[10] (1859:1859:1859) (2172:2172:2172))
        (PORT d[11] (2476:2476:2476) (2902:2902:2902))
        (PORT d[12] (2275:2275:2275) (2665:2665:2665))
        (PORT clk (1344:1344:1344) (1373:1373:1373))
        (PORT ena (2011:2011:2011) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1373:1373:1373))
        (PORT d[0] (2011:2011:2011) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1248:1248:1248) (1481:1481:1481))
        (PORT clk (1375:1375:1375) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2279:2279:2279) (2659:2659:2659))
        (PORT d[1] (2034:2034:2034) (2388:2388:2388))
        (PORT d[2] (1976:1976:1976) (2323:2323:2323))
        (PORT d[3] (1772:1772:1772) (2083:2083:2083))
        (PORT d[4] (2923:2923:2923) (3419:3419:3419))
        (PORT d[5] (2655:2655:2655) (3086:3086:3086))
        (PORT d[6] (3267:3267:3267) (3755:3755:3755))
        (PORT d[7] (3217:3217:3217) (3696:3696:3696))
        (PORT d[8] (2870:2870:2870) (3351:3351:3351))
        (PORT d[9] (1794:1794:1794) (2120:2120:2120))
        (PORT d[10] (3643:3643:3643) (4162:4162:4162))
        (PORT d[11] (2167:2167:2167) (2581:2581:2581))
        (PORT d[12] (2531:2531:2531) (2972:2972:2972))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1865:1865:1865) (2138:2138:2138))
        (PORT clk (1373:1373:1373) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1402:1402:1402))
        (PORT d[0] (2139:2139:2139) (2417:2417:2417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2357:2357:2357) (2747:2747:2747))
        (PORT d[1] (2155:2155:2155) (2533:2533:2533))
        (PORT d[2] (1554:1554:1554) (1823:1823:1823))
        (PORT d[3] (2809:2809:2809) (3263:3263:3263))
        (PORT d[4] (2915:2915:2915) (3382:3382:3382))
        (PORT d[5] (3272:3272:3272) (3831:3831:3831))
        (PORT d[6] (2590:2590:2590) (3042:3042:3042))
        (PORT d[7] (1484:1484:1484) (1754:1754:1754))
        (PORT d[8] (2582:2582:2582) (3000:3000:3000))
        (PORT d[9] (3595:3595:3595) (4142:4142:4142))
        (PORT d[10] (2940:2940:2940) (3405:3405:3405))
        (PORT d[11] (3136:3136:3136) (3680:3680:3680))
        (PORT d[12] (2679:2679:2679) (3131:3131:3131))
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (PORT ena (2562:2562:2562) (2915:2915:2915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1361:1361:1361))
        (PORT d[0] (2562:2562:2562) (2915:2915:2915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~82\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1807:1807:1807) (2148:2148:2148))
        (PORT datab (1093:1093:1093) (1218:1218:1218))
        (PORT datac (1848:1848:1848) (2184:2184:2184))
        (PORT datad (1036:1036:1036) (1138:1138:1138))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1083:1083:1083) (1294:1294:1294))
        (PORT clk (1376:1376:1376) (1404:1404:1404))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2283:2283:2283) (2667:2667:2667))
        (PORT d[1] (2227:2227:2227) (2609:2609:2609))
        (PORT d[2] (2125:2125:2125) (2486:2486:2486))
        (PORT d[3] (1761:1761:1761) (2068:2068:2068))
        (PORT d[4] (2787:2787:2787) (3270:3270:3270))
        (PORT d[5] (2673:2673:2673) (3109:3109:3109))
        (PORT d[6] (3438:3438:3438) (3952:3952:3952))
        (PORT d[7] (3228:3228:3228) (3708:3708:3708))
        (PORT d[8] (2857:2857:2857) (3332:3332:3332))
        (PORT d[9] (1856:1856:1856) (2197:2197:2197))
        (PORT d[10] (3647:3647:3647) (4166:4166:4166))
        (PORT d[11] (2031:2031:2031) (2418:2418:2418))
        (PORT d[12] (2559:2559:2559) (3006:3006:3006))
        (PORT clk (1374:1374:1374) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2224:2224:2224) (2523:2523:2523))
        (PORT clk (1374:1374:1374) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1404:1404:1404))
        (PORT d[0] (2505:2505:2505) (2818:2818:2818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2306:2306:2306) (2678:2678:2678))
        (PORT d[1] (2153:2153:2153) (2530:2530:2530))
        (PORT d[2] (1566:1566:1566) (1837:1837:1837))
        (PORT d[3] (2801:2801:2801) (3250:3250:3250))
        (PORT d[4] (2927:2927:2927) (3396:3396:3396))
        (PORT d[5] (3440:3440:3440) (4025:4025:4025))
        (PORT d[6] (2442:2442:2442) (2878:2878:2878))
        (PORT d[7] (1485:1485:1485) (1755:1755:1755))
        (PORT d[8] (2595:2595:2595) (3015:3015:3015))
        (PORT d[9] (3626:3626:3626) (4184:4184:4184))
        (PORT d[10] (2047:2047:2047) (2394:2394:2394))
        (PORT d[11] (3135:3135:3135) (3674:3674:3674))
        (PORT d[12] (2686:2686:2686) (3139:3139:3139))
        (PORT clk (1333:1333:1333) (1363:1363:1363))
        (PORT ena (2567:2567:2567) (2924:2924:2924))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1363:1363:1363))
        (PORT d[0] (2567:2567:2567) (2924:2924:2924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~83\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1233:1233:1233) (1381:1381:1381))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (1772:1772:1772) (2107:2107:2107))
        (PORT datad (901:901:901) (1024:1024:1024))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[4\]\~154\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (103:103:103) (131:131:131))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (1502:1502:1502) (1799:1799:1799))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (320:320:320) (375:375:375))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (699:699:699) (629:629:629))
        (PORT ena (742:742:742) (816:816:816))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (730:730:730) (842:842:842))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1189:1189:1189) (1407:1407:1407))
        (PORT clk (1324:1324:1324) (1350:1350:1350))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3509:3509:3509) (4014:4014:4014))
        (PORT d[1] (2791:2791:2791) (3272:3272:3272))
        (PORT d[2] (2376:2376:2376) (2811:2811:2811))
        (PORT d[3] (2465:2465:2465) (2896:2896:2896))
        (PORT d[4] (2308:2308:2308) (2697:2697:2697))
        (PORT d[5] (3305:3305:3305) (3860:3860:3860))
        (PORT d[6] (1754:1754:1754) (2044:2044:2044))
        (PORT d[7] (2611:2611:2611) (3046:3046:3046))
        (PORT d[8] (3754:3754:3754) (4324:4324:4324))
        (PORT d[9] (1809:1809:1809) (2135:2135:2135))
        (PORT d[10] (1687:1687:1687) (1986:1986:1986))
        (PORT d[11] (2184:2184:2184) (2573:2573:2573))
        (PORT d[12] (2681:2681:2681) (3171:3171:3171))
        (PORT clk (1322:1322:1322) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2745:2745:2745) (3090:3090:3090))
        (PORT clk (1322:1322:1322) (1348:1348:1348))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1350:1350:1350))
        (PORT d[0] (3029:3029:3029) (3383:3383:3383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1897:1897:1897) (2186:2186:2186))
        (PORT d[1] (2211:2211:2211) (2597:2597:2597))
        (PORT d[2] (1627:1627:1627) (1929:1929:1929))
        (PORT d[3] (1547:1547:1547) (1786:1786:1786))
        (PORT d[4] (2730:2730:2730) (3165:3165:3165))
        (PORT d[5] (2350:2350:2350) (2751:2751:2751))
        (PORT d[6] (2030:2030:2030) (2396:2396:2396))
        (PORT d[7] (1480:1480:1480) (1741:1741:1741))
        (PORT d[8] (1920:1920:1920) (2222:2222:2222))
        (PORT d[9] (2416:2416:2416) (2757:2757:2757))
        (PORT d[10] (2755:2755:2755) (3186:3186:3186))
        (PORT d[11] (2542:2542:2542) (2934:2934:2934))
        (PORT d[12] (2485:2485:2485) (2914:2914:2914))
        (PORT clk (1281:1281:1281) (1309:1309:1309))
        (PORT ena (2749:2749:2749) (3138:3138:3138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1281:1281:1281) (1309:1309:1309))
        (PORT d[0] (2749:2749:2749) (3138:3138:3138))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a185\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1364:1364:1364) (1606:1606:1606))
        (PORT clk (1333:1333:1333) (1358:1358:1358))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3642:3642:3642) (4173:4173:4173))
        (PORT d[1] (3198:3198:3198) (3750:3750:3750))
        (PORT d[2] (2677:2677:2677) (3152:3152:3152))
        (PORT d[3] (2725:2725:2725) (3198:3198:3198))
        (PORT d[4] (2345:2345:2345) (2739:2739:2739))
        (PORT d[5] (3348:3348:3348) (3911:3911:3911))
        (PORT d[6] (2917:2917:2917) (3369:3369:3369))
        (PORT d[7] (3267:3267:3267) (3779:3779:3779))
        (PORT d[8] (3797:3797:3797) (4380:4380:4380))
        (PORT d[9] (2348:2348:2348) (2746:2746:2746))
        (PORT d[10] (2032:2032:2032) (2385:2385:2385))
        (PORT d[11] (2126:2126:2126) (2529:2529:2529))
        (PORT d[12] (2621:2621:2621) (3081:3081:3081))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2056:2056:2056) (2301:2301:2301))
        (PORT clk (1331:1331:1331) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1358:1358:1358))
        (PORT d[0] (2340:2340:2340) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3133:3133:3133) (3662:3662:3662))
        (PORT d[1] (2663:2663:2663) (3141:3141:3141))
        (PORT d[2] (1877:1877:1877) (2222:2222:2222))
        (PORT d[3] (2666:2666:2666) (3091:3091:3091))
        (PORT d[4] (2781:2781:2781) (3232:3232:3232))
        (PORT d[5] (2586:2586:2586) (3006:3006:3006))
        (PORT d[6] (2241:2241:2241) (2636:2636:2636))
        (PORT d[7] (2211:2211:2211) (2605:2605:2605))
        (PORT d[8] (2283:2283:2283) (2627:2627:2627))
        (PORT d[9] (2683:2683:2683) (3085:3085:3085))
        (PORT d[10] (3365:3365:3365) (3880:3880:3880))
        (PORT d[11] (2841:2841:2841) (3318:3318:3318))
        (PORT d[12] (3132:3132:3132) (3651:3651:3651))
        (PORT clk (1290:1290:1290) (1317:1317:1317))
        (PORT ena (2765:2765:2765) (3170:3170:3170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1317:1317:1317))
        (PORT d[0] (2765:2765:2765) (3170:3170:3170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a159\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1391:1391:1391) (1643:1643:1643))
        (PORT clk (1339:1339:1339) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3476:3476:3476) (3984:3984:3984))
        (PORT d[1] (3025:3025:3025) (3551:3551:3551))
        (PORT d[2] (2547:2547:2547) (3006:3006:3006))
        (PORT d[3] (2736:2736:2736) (3212:3212:3212))
        (PORT d[4] (2521:2521:2521) (2943:2943:2943))
        (PORT d[5] (3336:3336:3336) (3892:3892:3892))
        (PORT d[6] (3086:3086:3086) (3563:3563:3563))
        (PORT d[7] (3280:3280:3280) (3799:3799:3799))
        (PORT d[8] (3969:3969:3969) (4581:4581:4581))
        (PORT d[9] (2348:2348:2348) (2741:2741:2741))
        (PORT d[10] (2027:2027:2027) (2374:2374:2374))
        (PORT d[11] (2126:2126:2126) (2530:2530:2530))
        (PORT d[12] (2615:2615:2615) (3072:3072:3072))
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2164:2164:2164) (2460:2460:2460))
        (PORT clk (1337:1337:1337) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1365:1365:1365))
        (PORT d[0] (2448:2448:2448) (2753:2753:2753))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3141:3141:3141) (3671:3671:3671))
        (PORT d[1] (2847:2847:2847) (3357:3357:3357))
        (PORT d[2] (2010:2010:2010) (2377:2377:2377))
        (PORT d[3] (2661:2661:2661) (3089:3089:3089))
        (PORT d[4] (2777:2777:2777) (3224:3224:3224))
        (PORT d[5] (2578:2578:2578) (2991:2991:2991))
        (PORT d[6] (2418:2418:2418) (2842:2842:2842))
        (PORT d[7] (2064:2064:2064) (2443:2443:2443))
        (PORT d[8] (2303:2303:2303) (2655:2655:2655))
        (PORT d[9] (2977:2977:2977) (3403:3403:3403))
        (PORT d[10] (3365:3365:3365) (3875:3875:3875))
        (PORT d[11] (2836:2836:2836) (3307:3307:3307))
        (PORT d[12] (2844:2844:2844) (3331:3331:3331))
        (PORT clk (1296:1296:1296) (1324:1324:1324))
        (PORT ena (2749:2749:2749) (3142:3142:3142))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1324:1324:1324))
        (PORT d[0] (2749:2749:2749) (3142:3142:3142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a107\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~84\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2280:2280:2280) (2692:2692:2692))
        (PORT datab (1008:1008:1008) (1169:1169:1169))
        (PORT datac (1543:1543:1543) (1811:1811:1811))
        (PORT datad (1148:1148:1148) (1287:1287:1287))
        (IOPATH dataa combout (170:170:170) (165:165:165))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~85\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (745:745:745))
        (PORT datab (197:197:197) (238:238:238))
        (PORT datac (1547:1547:1547) (1816:1816:1816))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[3\]\~155\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (137:137:137))
        (PORT datab (101:101:101) (129:129:129))
        (PORT datac (1996:1996:1996) (2359:2359:2359))
        (PORT datad (1674:1674:1674) (1975:1975:1975))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1188:1188:1188) (1406:1406:1406))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3503:3503:3503) (4008:4008:4008))
        (PORT d[1] (2798:2798:2798) (3280:3280:3280))
        (PORT d[2] (2387:2387:2387) (2825:2825:2825))
        (PORT d[3] (2493:2493:2493) (2932:2932:2932))
        (PORT d[4] (2296:2296:2296) (2683:2683:2683))
        (PORT d[5] (3425:3425:3425) (3996:3996:3996))
        (PORT d[6] (1988:1988:1988) (2302:2302:2302))
        (PORT d[7] (2616:2616:2616) (3057:3057:3057))
        (PORT d[8] (3761:3761:3761) (4331:4331:4331))
        (PORT d[9] (1838:1838:1838) (2170:2170:2170))
        (PORT d[10] (1666:1666:1666) (1962:1962:1962))
        (PORT d[11] (2171:2171:2171) (2558:2558:2558))
        (PORT d[12] (2911:2911:2911) (3443:3443:3443))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2489:2489:2489) (2784:2784:2784))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (PORT d[0] (2773:2773:2773) (3077:3077:3077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1884:1884:1884) (2170:2170:2170))
        (PORT d[1] (2221:2221:2221) (2611:2611:2611))
        (PORT d[2] (1842:1842:1842) (2174:2174:2174))
        (PORT d[3] (1706:1706:1706) (1966:1966:1966))
        (PORT d[4] (2377:2377:2377) (2716:2716:2716))
        (PORT d[5] (2503:2503:2503) (2922:2922:2922))
        (PORT d[6] (2173:2173:2173) (2550:2550:2550))
        (PORT d[7] (1493:1493:1493) (1762:1762:1762))
        (PORT d[8] (1918:1918:1918) (2213:2213:2213))
        (PORT d[9] (2466:2466:2466) (2827:2827:2827))
        (PORT d[10] (2615:2615:2615) (3024:3024:3024))
        (PORT d[11] (2543:2543:2543) (2939:2939:2939))
        (PORT d[12] (2653:2653:2653) (3100:3100:3100))
        (PORT clk (1287:1287:1287) (1315:1315:1315))
        (PORT ena (2610:2610:2610) (2983:2983:2983))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1315:1315:1315))
        (PORT d[0] (2610:2610:2610) (2983:2983:2983))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a367\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1124:1124:1124) (1324:1324:1324))
        (PORT clk (1330:1330:1330) (1356:1356:1356))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3305:3305:3305) (3771:3771:3771))
        (PORT d[1] (2778:2778:2778) (3184:3184:3184))
        (PORT d[2] (2125:2125:2125) (2513:2513:2513))
        (PORT d[3] (2586:2586:2586) (3011:3011:3011))
        (PORT d[4] (1933:1933:1933) (2249:2249:2249))
        (PORT d[5] (2877:2877:2877) (3367:3367:3367))
        (PORT d[6] (2102:2102:2102) (2418:2418:2418))
        (PORT d[7] (2388:2388:2388) (2784:2784:2784))
        (PORT d[8] (3370:3370:3370) (3887:3887:3887))
        (PORT d[9] (1927:1927:1927) (2267:2267:2267))
        (PORT d[10] (1659:1659:1659) (1953:1953:1953))
        (PORT d[11] (2037:2037:2037) (2421:2421:2421))
        (PORT d[12] (2359:2359:2359) (2808:2808:2808))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2572:2572:2572) (2916:2916:2916))
        (PORT clk (1328:1328:1328) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1356:1356:1356))
        (PORT d[0] (2856:2856:2856) (3209:3209:3209))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1866:1866:1866) (2137:2137:2137))
        (PORT d[1] (2601:2601:2601) (3046:3046:3046))
        (PORT d[2] (1842:1842:1842) (2171:2171:2171))
        (PORT d[3] (1842:1842:1842) (2108:2108:2108))
        (PORT d[4] (2009:2009:2009) (2298:2298:2298))
        (PORT d[5] (2354:2354:2354) (2754:2754:2754))
        (PORT d[6] (2203:2203:2203) (2565:2565:2565))
        (PORT d[7] (1472:1472:1472) (1741:1741:1741))
        (PORT d[8] (1727:1727:1727) (1995:1995:1995))
        (PORT d[9] (2501:2501:2501) (2825:2825:2825))
        (PORT d[10] (2955:2955:2955) (3414:3414:3414))
        (PORT d[11] (2456:2456:2456) (2866:2866:2866))
        (PORT d[12] (2454:2454:2454) (2875:2875:2875))
        (PORT clk (1287:1287:1287) (1315:1315:1315))
        (PORT ena (2408:2408:2408) (2757:2757:2757))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1315:1315:1315))
        (PORT d[0] (2408:2408:2408) (2757:2757:2757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a315\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1288:1288:1288) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[3\]\~160\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2282:2282:2282) (2694:2694:2694))
        (PORT datac (354:354:354) (403:403:403))
        (PORT datad (614:614:614) (696:696:696))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1186:1186:1186) (1404:1404:1404))
        (PORT clk (1350:1350:1350) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3878:3878:3878) (4440:4440:4440))
        (PORT d[1] (3051:3051:3051) (3590:3590:3590))
        (PORT d[2] (2361:2361:2361) (2791:2791:2791))
        (PORT d[3] (2342:2342:2342) (2759:2759:2759))
        (PORT d[4] (2486:2486:2486) (2903:2903:2903))
        (PORT d[5] (3396:3396:3396) (3966:3966:3966))
        (PORT d[6] (2149:2149:2149) (2483:2483:2483))
        (PORT d[7] (2618:2618:2618) (3055:3055:3055))
        (PORT d[8] (3640:3640:3640) (4173:4173:4173))
        (PORT d[9] (2048:2048:2048) (2408:2408:2408))
        (PORT d[10] (1859:1859:1859) (2179:2179:2179))
        (PORT d[11] (2574:2574:2574) (3027:3027:3027))
        (PORT d[12] (2714:2714:2714) (3217:3217:3217))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2038:2038:2038) (2326:2326:2326))
        (PORT clk (1348:1348:1348) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1376:1376:1376))
        (PORT d[0] (2322:2322:2322) (2619:2619:2619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2086:2086:2086) (2404:2404:2404))
        (PORT d[1] (2391:2391:2391) (2809:2809:2809))
        (PORT d[2] (1897:1897:1897) (2247:2247:2247))
        (PORT d[3] (1891:1891:1891) (2174:2174:2174))
        (PORT d[4] (2891:2891:2891) (3363:3363:3363))
        (PORT d[5] (2722:2722:2722) (3180:3180:3180))
        (PORT d[6] (2677:2677:2677) (3117:3117:3117))
        (PORT d[7] (1655:1655:1655) (1938:1938:1938))
        (PORT d[8] (1917:1917:1917) (2212:2212:2212))
        (PORT d[9] (2677:2677:2677) (3062:3062:3062))
        (PORT d[10] (3148:3148:3148) (3637:3637:3637))
        (PORT d[11] (2759:2759:2759) (3196:3196:3196))
        (PORT d[12] (3021:3021:3021) (3526:3526:3526))
        (PORT clk (1307:1307:1307) (1335:1335:1335))
        (PORT ena (2742:2742:2742) (3136:3136:3136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1335:1335:1335))
        (PORT d[0] (2742:2742:2742) (3136:3136:3136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a341\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1388:1388:1388) (1647:1647:1647))
        (PORT clk (1358:1358:1358) (1385:1385:1385))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3639:3639:3639) (4172:4172:4172))
        (PORT d[1] (3202:3202:3202) (3746:3746:3746))
        (PORT d[2] (2709:2709:2709) (3190:3190:3190))
        (PORT d[3] (2916:2916:2916) (3416:3416:3416))
        (PORT d[4] (2691:2691:2691) (3134:3134:3134))
        (PORT d[5] (3507:3507:3507) (4084:4084:4084))
        (PORT d[6] (3256:3256:3256) (3751:3751:3751))
        (PORT d[7] (3619:3619:3619) (4176:4176:4176))
        (PORT d[8] (4140:4140:4140) (4770:4770:4770))
        (PORT d[9] (2516:2516:2516) (2929:2929:2929))
        (PORT d[10] (2212:2212:2212) (2583:2583:2583))
        (PORT d[11] (2305:2305:2305) (2732:2732:2732))
        (PORT d[12] (2799:2799:2799) (3277:3277:3277))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2887:2887:2887) (3303:3303:3303))
        (PORT clk (1356:1356:1356) (1383:1383:1383))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1385:1385:1385))
        (PORT d[0] (3171:3171:3171) (3596:3596:3596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3308:3308:3308) (3855:3855:3855))
        (PORT d[1] (2684:2684:2684) (3160:3160:3160))
        (PORT d[2] (2222:2222:2222) (2623:2623:2623))
        (PORT d[3] (2854:2854:2854) (3310:3310:3310))
        (PORT d[4] (2971:2971:2971) (3446:3446:3446))
        (PORT d[5] (2748:2748:2748) (3181:3181:3181))
        (PORT d[6] (2588:2588:2588) (3030:3030:3030))
        (PORT d[7] (2541:2541:2541) (2977:2977:2977))
        (PORT d[8] (2478:2478:2478) (2851:2851:2851))
        (PORT d[9] (2850:2850:2850) (3266:3266:3266))
        (PORT d[10] (3534:3534:3534) (4066:4066:4066))
        (PORT d[11] (3010:3010:3010) (3501:3501:3501))
        (PORT d[12] (3108:3108:3108) (3624:3624:3624))
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (PORT ena (3115:3115:3115) (3566:3566:3566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1344:1344:1344))
        (PORT d[0] (3115:3115:3115) (3566:3566:3566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a393\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[3\]\~159\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2282:2282:2282) (2693:2693:2693))
        (PORT datab (633:633:633) (724:724:724))
        (PORT datac (1544:1544:1544) (1812:1812:1812))
        (PORT datad (1205:1205:1205) (1376:1376:1376))
        (IOPATH dataa combout (166:166:166) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[3\]\~161\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1564:1564:1564) (1840:1840:1840))
        (PORT datab (103:103:103) (132:132:132))
        (PORT datac (1993:1993:1993) (2356:2356:2356))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[3\]\~162\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (105:105:105) (136:136:136))
        (PORT datab (105:105:105) (135:135:135))
        (PORT datac (91:91:91) (112:112:112))
        (PORT datad (1677:1677:1677) (1979:1979:1979))
        (IOPATH dataa combout (165:165:165) (159:159:159))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (317:317:317) (374:374:374))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|adcROUT\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1228:1228:1228) (1207:1207:1207))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (699:699:699) (629:629:629))
        (PORT ena (742:742:742) (816:816:816))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (726:726:726) (844:844:844))
        (IOPATH datab combout (168:168:168) (167:167:167))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1232:1232:1232) (1446:1446:1446))
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4065:4065:4065) (4662:4662:4662))
        (PORT d[1] (1931:1931:1931) (2258:2258:2258))
        (PORT d[2] (2463:2463:2463) (2890:2890:2890))
        (PORT d[3] (3139:3139:3139) (3680:3680:3680))
        (PORT d[4] (2156:2156:2156) (2527:2527:2527))
        (PORT d[5] (3828:3828:3828) (4455:4455:4455))
        (PORT d[6] (1764:1764:1764) (2049:2049:2049))
        (PORT d[7] (2694:2694:2694) (3139:3139:3139))
        (PORT d[8] (2061:2061:2061) (2411:2411:2411))
        (PORT d[9] (1890:1890:1890) (2237:2237:2237))
        (PORT d[10] (1638:1638:1638) (1913:1913:1913))
        (PORT d[11] (1616:1616:1616) (1900:1900:1900))
        (PORT d[12] (2462:2462:2462) (2904:2904:2904))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2691:2691:2691) (3001:3001:3001))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (PORT d[0] (2975:2975:2975) (3294:3294:3294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1866:1866:1866) (2139:2139:2139))
        (PORT d[1] (2973:2973:2973) (3496:3496:3496))
        (PORT d[2] (1661:1661:1661) (1914:1914:1914))
        (PORT d[3] (3265:3265:3265) (3782:3782:3782))
        (PORT d[4] (3487:3487:3487) (4040:4040:4040))
        (PORT d[5] (2676:2676:2676) (3124:3124:3124))
        (PORT d[6] (2461:2461:2461) (2892:2892:2892))
        (PORT d[7] (2295:2295:2295) (2670:2670:2670))
        (PORT d[8] (2700:2700:2700) (3130:3130:3130))
        (PORT d[9] (3233:3233:3233) (3712:3712:3712))
        (PORT d[10] (3294:3294:3294) (3790:3790:3790))
        (PORT d[11] (3000:3000:3000) (3502:3502:3502))
        (PORT d[12] (2294:2294:2294) (2685:2685:2685))
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (PORT ena (2474:2474:2474) (2814:2814:2814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (PORT d[0] (2474:2474:2474) (2814:2814:2814))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a288\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1034:1034:1034) (1240:1240:1240))
        (PORT clk (1340:1340:1340) (1365:1365:1365))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1567:1567:1567) (1785:1785:1785))
        (PORT d[1] (1753:1753:1753) (2062:2062:2062))
        (PORT d[2] (1900:1900:1900) (2244:2244:2244))
        (PORT d[3] (2459:2459:2459) (2876:2876:2876))
        (PORT d[4] (1266:1266:1266) (1434:1434:1434))
        (PORT d[5] (1713:1713:1713) (1956:1956:1956))
        (PORT d[6] (1771:1771:1771) (2074:2074:2074))
        (PORT d[7] (2131:2131:2131) (2478:2478:2478))
        (PORT d[8] (1821:1821:1821) (2130:2130:2130))
        (PORT d[9] (1082:1082:1082) (1234:1234:1234))
        (PORT d[10] (1830:1830:1830) (2143:2143:2143))
        (PORT d[11] (1479:1479:1479) (1767:1767:1767))
        (PORT d[12] (1535:1535:1535) (1811:1811:1811))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1008:1008:1008) (1082:1082:1082))
        (PORT clk (1338:1338:1338) (1363:1363:1363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1365:1365:1365))
        (PORT d[0] (1292:1292:1292) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1241:1241:1241) (1409:1409:1409))
        (PORT d[1] (2269:2269:2269) (2688:2688:2688))
        (PORT d[2] (1151:1151:1151) (1342:1342:1342))
        (PORT d[3] (1252:1252:1252) (1424:1424:1424))
        (PORT d[4] (1228:1228:1228) (1392:1392:1392))
        (PORT d[5] (2665:2665:2665) (3086:3086:3086))
        (PORT d[6] (1791:1791:1791) (2074:2074:2074))
        (PORT d[7] (1624:1624:1624) (1912:1912:1912))
        (PORT d[8] (1286:1286:1286) (1455:1455:1455))
        (PORT d[9] (1802:1802:1802) (2035:2035:2035))
        (PORT d[10] (3009:3009:3009) (3474:3474:3474))
        (PORT d[11] (2056:2056:2056) (2407:2407:2407))
        (PORT d[12] (2588:2588:2588) (3012:3012:3012))
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (PORT ena (1736:1736:1736) (1949:1949:1949))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1297:1297:1297) (1324:1324:1324))
        (PORT d[0] (1736:1736:1736) (1949:1949:1949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a236\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~165\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1734:1734:1734) (2036:2036:2036))
        (PORT datab (972:972:972) (1135:1135:1135))
        (PORT datac (2188:2188:2188) (2561:2561:2561))
        (PORT datad (182:182:182) (212:212:212))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1279:1279:1279) (1522:1522:1522))
        (PORT clk (1354:1354:1354) (1379:1379:1379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3906:3906:3906) (4489:4489:4489))
        (PORT d[1] (2062:2062:2062) (2414:2414:2414))
        (PORT d[2] (2474:2474:2474) (2905:2905:2905))
        (PORT d[3] (2804:2804:2804) (3301:3301:3301))
        (PORT d[4] (2531:2531:2531) (2956:2956:2956))
        (PORT d[5] (3657:3657:3657) (4265:4265:4265))
        (PORT d[6] (1582:1582:1582) (1839:1839:1839))
        (PORT d[7] (2693:2693:2693) (3137:3137:3137))
        (PORT d[8] (2061:2061:2061) (2412:2412:2412))
        (PORT d[9] (1879:1879:1879) (2223:2223:2223))
        (PORT d[10] (1644:1644:1644) (1918:1918:1918))
        (PORT d[11] (1440:1440:1440) (1706:1706:1706))
        (PORT d[12] (2310:2310:2310) (2731:2731:2731))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2789:2789:2789) (3145:3145:3145))
        (PORT clk (1352:1352:1352) (1377:1377:1377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1379:1379:1379))
        (PORT d[0] (3074:3074:3074) (3438:3438:3438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2002:2002:2002) (2291:2291:2291))
        (PORT d[1] (2790:2790:2790) (3288:3288:3288))
        (PORT d[2] (1503:1503:1503) (1746:1746:1746))
        (PORT d[3] (3267:3267:3267) (3792:3792:3792))
        (PORT d[4] (3307:3307:3307) (3833:3833:3833))
        (PORT d[5] (2645:2645:2645) (3082:3082:3082))
        (PORT d[6] (2444:2444:2444) (2868:2868:2868))
        (PORT d[7] (2297:2297:2297) (2676:2676:2676))
        (PORT d[8] (2524:2524:2524) (2921:2921:2921))
        (PORT d[9] (3087:3087:3087) (3550:3550:3550))
        (PORT d[10] (3035:3035:3035) (3497:3497:3497))
        (PORT d[11] (3014:3014:3014) (3520:3520:3520))
        (PORT d[12] (2459:2459:2459) (2866:2866:2866))
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (PORT ena (2474:2474:2474) (2818:2818:2818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1338:1338:1338))
        (PORT d[0] (2474:2474:2474) (2818:2818:2818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a392\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1071:1071:1071) (1274:1274:1274))
        (PORT clk (1312:1312:1312) (1338:1338:1338))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3559:3559:3559) (4091:4091:4091))
        (PORT d[1] (1734:1734:1734) (2039:2039:2039))
        (PORT d[2] (2069:2069:2069) (2434:2434:2434))
        (PORT d[3] (2649:2649:2649) (3090:3090:3090))
        (PORT d[4] (1080:1080:1080) (1223:1223:1223))
        (PORT d[5] (1548:1548:1548) (1770:1770:1770))
        (PORT d[6] (1662:1662:1662) (1942:1942:1942))
        (PORT d[7] (2298:2298:2298) (2663:2663:2663))
        (PORT d[8] (1632:1632:1632) (1909:1909:1909))
        (PORT d[9] (895:895:895) (1022:1022:1022))
        (PORT d[10] (2015:2015:2015) (2353:2353:2353))
        (PORT d[11] (1572:1572:1572) (1862:1862:1862))
        (PORT d[12] (1358:1358:1358) (1610:1610:1610))
        (PORT clk (1310:1310:1310) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1987:1987:1987) (2248:2248:2248))
        (PORT clk (1310:1310:1310) (1336:1336:1336))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1338:1338:1338))
        (PORT d[0] (2271:2271:2271) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1424:1424:1424) (1615:1615:1615))
        (PORT d[1] (2602:2602:2602) (3058:3058:3058))
        (PORT d[2] (1680:1680:1680) (2001:2001:2001))
        (PORT d[3] (1404:1404:1404) (1588:1588:1588))
        (PORT d[4] (3012:3012:3012) (3516:3516:3516))
        (PORT d[5] (2707:2707:2707) (3141:3141:3141))
        (PORT d[6] (1750:1750:1750) (2025:2025:2025))
        (PORT d[7] (1618:1618:1618) (1906:1906:1906))
        (PORT d[8] (1444:1444:1444) (1629:1629:1629))
        (PORT d[9] (2029:2029:2029) (2313:2313:2313))
        (PORT d[10] (2628:2628:2628) (3030:3030:3030))
        (PORT d[11] (1863:1863:1863) (2184:2184:2184))
        (PORT d[12] (2392:2392:2392) (2785:2785:2785))
        (PORT clk (1269:1269:1269) (1297:1297:1297))
        (PORT ena (1562:1562:1562) (1752:1752:1752))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1269:1269:1269) (1297:1297:1297))
        (PORT d[0] (1562:1562:1562) (1752:1752:1752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a340\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1270:1270:1270) (1298:1298:1298))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~166\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1734:1734:1734) (2037:2037:2037))
        (PORT datab (1167:1167:1167) (1320:1320:1320))
        (PORT datac (2188:2188:2188) (2561:2561:2561))
        (PORT datad (353:353:353) (404:404:404))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~167\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (104:104:104) (134:134:134))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (1724:1724:1724) (2031:2031:2031))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~168\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (103:103:103) (134:134:134))
        (PORT datab (1742:1742:1742) (2056:2056:2056))
        (PORT datac (89:89:89) (110:110:110))
        (PORT datad (1758:1758:1758) (2086:2086:2086))
        (IOPATH dataa combout (158:158:158) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1124:1124:1124) (1317:1317:1317))
        (PORT clk (1375:1375:1375) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3737:3737:3737) (4282:4282:4282))
        (PORT d[1] (2107:2107:2107) (2470:2470:2470))
        (PORT d[2] (2264:2264:2264) (2661:2661:2661))
        (PORT d[3] (2613:2613:2613) (3083:3083:3083))
        (PORT d[4] (2460:2460:2460) (2859:2859:2859))
        (PORT d[5] (3955:3955:3955) (4603:4603:4603))
        (PORT d[6] (1582:1582:1582) (1838:1838:1838))
        (PORT d[7] (2616:2616:2616) (3060:3060:3060))
        (PORT d[8] (2557:2557:2557) (2993:2993:2993))
        (PORT d[9] (2029:2029:2029) (2391:2391:2391))
        (PORT d[10] (1450:1450:1450) (1697:1697:1697))
        (PORT d[11] (1464:1464:1464) (1732:1732:1732))
        (PORT d[12] (2105:2105:2105) (2494:2494:2494))
        (PORT clk (1373:1373:1373) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1936:1936:1936) (2189:2189:2189))
        (PORT clk (1373:1373:1373) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1401:1401:1401))
        (PORT d[0] (2220:2220:2220) (2482:2482:2482))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2056:2056:2056) (2364:2364:2364))
        (PORT d[1] (2626:2626:2626) (3106:3106:3106))
        (PORT d[2] (1313:1313:1313) (1530:1530:1530))
        (PORT d[3] (2816:2816:2816) (3260:3260:3260))
        (PORT d[4] (3114:3114:3114) (3610:3610:3610))
        (PORT d[5] (2302:2302:2302) (2691:2691:2691))
        (PORT d[6] (2273:2273:2273) (2669:2669:2669))
        (PORT d[7] (1938:1938:1938) (2264:2264:2264))
        (PORT d[8] (2335:2335:2335) (2707:2707:2707))
        (PORT d[9] (3223:3223:3223) (3700:3700:3700))
        (PORT d[10] (2851:2851:2851) (3291:3291:3291))
        (PORT d[11] (2305:2305:2305) (2701:2701:2701))
        (PORT d[12] (2847:2847:2847) (3342:3342:3342))
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (PORT ena (2295:2295:2295) (2611:2611:2611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1360:1360:1360))
        (PORT d[0] (2295:2295:2295) (2611:2611:2611))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a132\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1053:1053:1053) (1253:1253:1253))
        (PORT clk (1349:1349:1349) (1376:1376:1376))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1381:1381:1381) (1566:1566:1566))
        (PORT d[1] (1678:1678:1678) (1918:1918:1918))
        (PORT d[2] (1901:1901:1901) (2250:2250:2250))
        (PORT d[3] (2139:2139:2139) (2515:2515:2515))
        (PORT d[4] (1470:1470:1470) (1676:1676:1676))
        (PORT d[5] (1472:1472:1472) (1686:1686:1686))
        (PORT d[6] (1396:1396:1396) (1616:1616:1616))
        (PORT d[7] (2150:2150:2150) (2492:2492:2492))
        (PORT d[8] (1822:1822:1822) (2168:2168:2168))
        (PORT d[9] (1242:1242:1242) (1411:1411:1411))
        (PORT d[10] (1811:1811:1811) (2119:2119:2119))
        (PORT d[11] (1469:1469:1469) (1762:1762:1762))
        (PORT d[12] (1532:1532:1532) (1805:1805:1805))
        (PORT clk (1347:1347:1347) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1506:1506:1506) (1630:1630:1630))
        (PORT clk (1347:1347:1347) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1376:1376:1376))
        (PORT d[0] (1786:1786:1786) (1925:1925:1925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1076:1076:1076) (1222:1222:1222))
        (PORT d[1] (2485:2485:2485) (2944:2944:2944))
        (PORT d[2] (963:963:963) (1129:1129:1129))
        (PORT d[3] (1064:1064:1064) (1206:1206:1206))
        (PORT d[4] (1072:1072:1072) (1220:1220:1220))
        (PORT d[5] (2337:2337:2337) (2706:2706:2706))
        (PORT d[6] (1611:1611:1611) (1877:1877:1877))
        (PORT d[7] (1614:1614:1614) (1902:1902:1902))
        (PORT d[8] (1262:1262:1262) (1427:1427:1427))
        (PORT d[9] (1796:1796:1796) (2028:2028:2028))
        (PORT d[10] (3002:3002:3002) (3468:3468:3468))
        (PORT d[11] (2079:2079:2079) (2434:2434:2434))
        (PORT d[12] (2776:2776:2776) (3230:3230:3230))
        (PORT clk (1306:1306:1306) (1335:1335:1335))
        (PORT ena (1977:1977:1977) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1335:1335:1335))
        (PORT d[0] (1977:1977:1977) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a184\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1264:1264:1264) (1496:1496:1496))
        (PORT clk (1321:1321:1321) (1346:1346:1346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3881:3881:3881) (4459:4459:4459))
        (PORT d[1] (2214:2214:2214) (2584:2584:2584))
        (PORT d[2] (2531:2531:2531) (2961:2961:2961))
        (PORT d[3] (2877:2877:2877) (3372:3372:3372))
        (PORT d[4] (2496:2496:2496) (2904:2904:2904))
        (PORT d[5] (3857:3857:3857) (4497:4497:4497))
        (PORT d[6] (1949:1949:1949) (2260:2260:2260))
        (PORT d[7] (2511:2511:2511) (2929:2929:2929))
        (PORT d[8] (1886:1886:1886) (2217:2217:2217))
        (PORT d[9] (2037:2037:2037) (2406:2406:2406))
        (PORT d[10] (1659:1659:1659) (1939:1939:1939))
        (PORT d[11] (1433:1433:1433) (1690:1690:1690))
        (PORT d[12] (1981:1981:1981) (2311:2311:2311))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1305:1305:1305) (1440:1440:1440))
        (PORT clk (1319:1319:1319) (1344:1344:1344))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1346:1346:1346))
        (PORT d[0] (1799:1799:1799) (1993:1993:1993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2393:2393:2393) (2750:2750:2750))
        (PORT d[1] (3007:3007:3007) (3546:3546:3546))
        (PORT d[2] (2151:2151:2151) (2534:2534:2534))
        (PORT d[3] (3086:3086:3086) (3579:3579:3579))
        (PORT d[4] (3641:3641:3641) (4235:4235:4235))
        (PORT d[5] (2858:2858:2858) (3334:3334:3334))
        (PORT d[6] (2633:2633:2633) (3086:3086:3086))
        (PORT d[7] (1669:1669:1669) (1975:1975:1975))
        (PORT d[8] (2521:2521:2521) (2931:2931:2931))
        (PORT d[9] (3253:3253:3253) (3738:3738:3738))
        (PORT d[10] (3393:3393:3393) (3910:3910:3910))
        (PORT d[11] (2820:2820:2820) (3299:3299:3299))
        (PORT d[12] (2312:2312:2312) (2702:2702:2702))
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (PORT ena (1769:1769:1769) (1987:1987:1987))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1278:1278:1278) (1305:1305:1305))
        (PORT d[0] (1769:1769:1769) (1987:1987:1987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a106\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1279:1279:1279) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1260:1260:1260) (1490:1490:1490))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3890:3890:3890) (4466:4466:4466))
        (PORT d[1] (2090:2090:2090) (2449:2449:2449))
        (PORT d[2] (2282:2282:2282) (2683:2683:2683))
        (PORT d[3] (2633:2633:2633) (3109:3109:3109))
        (PORT d[4] (2642:2642:2642) (3068:3068:3068))
        (PORT d[5] (3637:3637:3637) (4243:4243:4243))
        (PORT d[6] (1422:1422:1422) (1653:1653:1653))
        (PORT d[7] (2611:2611:2611) (3054:3054:3054))
        (PORT d[8] (2587:2587:2587) (3032:3032:3032))
        (PORT d[9] (2048:2048:2048) (2414:2414:2414))
        (PORT d[10] (1625:1625:1625) (1892:1892:1892))
        (PORT d[11] (1470:1470:1470) (1744:1744:1744))
        (PORT d[12] (2275:2275:2275) (2691:2691:2691))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1333:1333:1333) (1477:1477:1477))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT d[0] (1614:1614:1614) (1775:1775:1775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2044:2044:2044) (2339:2339:2339))
        (PORT d[1] (2935:2935:2935) (3454:3454:3454))
        (PORT d[2] (1489:1489:1489) (1723:1723:1723))
        (PORT d[3] (2829:2829:2829) (3271:3271:3271))
        (PORT d[4] (3285:3285:3285) (3807:3807:3807))
        (PORT d[5] (2479:2479:2479) (2895:2895:2895))
        (PORT d[6] (2274:2274:2274) (2674:2674:2674))
        (PORT d[7] (2128:2128:2128) (2486:2486:2486))
        (PORT d[8] (2344:2344:2344) (2716:2716:2716))
        (PORT d[9] (3052:3052:3052) (3506:3506:3506))
        (PORT d[10] (3002:3002:3002) (3458:3458:3458))
        (PORT d[11] (2321:2321:2321) (2719:2719:2719))
        (PORT d[12] (3023:3023:3023) (3544:3544:3544))
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (PORT ena (2470:2470:2470) (2809:2809:2809))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (PORT d[0] (2470:2470:2470) (2809:2809:2809))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a158\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~88\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2208:2208:2208) (2587:2587:2587))
        (PORT datab (1714:1714:1714) (2007:2007:2007))
        (PORT datac (1067:1067:1067) (1232:1232:1232))
        (PORT datad (1168:1168:1168) (1342:1342:1342))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~89\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1738:1738:1738) (2042:2042:2042))
        (PORT datab (1375:1375:1375) (1582:1582:1582))
        (PORT datac (348:348:348) (396:396:396))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (186:186:186) (175:175:175))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[2\]\~169\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (136:136:136))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (90:90:90) (111:111:111))
        (PORT datad (1762:1762:1762) (2090:2090:2090))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (926:926:926))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1217:1217:1217))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1167:1167:1167) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1046:1046:1046) (1216:1216:1216))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2160:2160:2160) (2458:2458:2458))
        (PORT d[1] (2527:2527:2527) (2953:2953:2953))
        (PORT d[2] (2512:2512:2512) (2877:2877:2877))
        (PORT d[3] (2314:2314:2314) (2730:2730:2730))
        (PORT d[4] (2263:2263:2263) (2600:2600:2600))
        (PORT d[5] (2131:2131:2131) (2446:2446:2446))
        (PORT d[6] (2108:2108:2108) (2395:2395:2395))
        (PORT d[7] (2121:2121:2121) (2421:2421:2421))
        (PORT d[8] (2065:2065:2065) (2366:2366:2366))
        (PORT d[9] (1718:1718:1718) (2010:2010:2010))
        (PORT d[10] (2009:2009:2009) (2290:2290:2290))
        (PORT d[11] (2306:2306:2306) (2619:2619:2619))
        (PORT d[12] (2115:2115:2115) (2416:2416:2416))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2215:2215:2215) (2447:2447:2447))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (PORT d[0] (2499:2499:2499) (2740:2740:2740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2548:2548:2548) (2984:2984:2984))
        (PORT d[1] (1882:1882:1882) (2224:2224:2224))
        (PORT d[2] (1844:1844:1844) (2124:2124:2124))
        (PORT d[3] (2478:2478:2478) (2860:2860:2860))
        (PORT d[4] (1940:1940:1940) (2205:2205:2205))
        (PORT d[5] (2264:2264:2264) (2630:2630:2630))
        (PORT d[6] (2445:2445:2445) (2870:2870:2870))
        (PORT d[7] (1433:1433:1433) (1697:1697:1697))
        (PORT d[8] (2086:2086:2086) (2395:2395:2395))
        (PORT d[9] (2219:2219:2219) (2541:2541:2541))
        (PORT d[10] (2907:2907:2907) (3333:3333:3333))
        (PORT d[11] (2533:2533:2533) (2929:2929:2929))
        (PORT d[12] (3494:3494:3494) (4060:4060:4060))
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (PORT ena (2752:2752:2752) (3146:3146:3146))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (PORT d[0] (2752:2752:2752) (3146:3146:3146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1104:1104:1104) (1289:1289:1289))
        (PORT clk (1349:1349:1349) (1374:1374:1374))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2371:2371:2371) (2703:2703:2703))
        (PORT d[1] (2891:2891:2891) (3370:3370:3370))
        (PORT d[2] (2393:2393:2393) (2751:2751:2751))
        (PORT d[3] (2339:2339:2339) (2769:2769:2769))
        (PORT d[4] (2516:2516:2516) (2942:2942:2942))
        (PORT d[5] (2875:2875:2875) (3351:3351:3351))
        (PORT d[6] (2283:2283:2283) (2593:2593:2593))
        (PORT d[7] (2292:2292:2292) (2624:2624:2624))
        (PORT d[8] (2219:2219:2219) (2542:2542:2542))
        (PORT d[9] (2121:2121:2121) (2483:2483:2483))
        (PORT d[10] (2438:2438:2438) (2853:2853:2853))
        (PORT d[11] (2496:2496:2496) (2860:2860:2860))
        (PORT d[12] (2293:2293:2293) (2623:2623:2623))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2116:2116:2116) (2401:2401:2401))
        (PORT clk (1347:1347:1347) (1372:1372:1372))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1374:1374:1374))
        (PORT d[0] (2400:2400:2400) (2694:2694:2694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1918:1918:1918) (2212:2212:2212))
        (PORT d[1] (1843:1843:1843) (2165:2165:2165))
        (PORT d[2] (2015:2015:2015) (2315:2315:2315))
        (PORT d[3] (2294:2294:2294) (2651:2651:2651))
        (PORT d[4] (2953:2953:2953) (3440:3440:3440))
        (PORT d[5] (2460:2460:2460) (2858:2858:2858))
        (PORT d[6] (2632:2632:2632) (3083:3083:3083))
        (PORT d[7] (1612:1612:1612) (1900:1900:1900))
        (PORT d[8] (2290:2290:2290) (2639:2639:2639))
        (PORT d[9] (2281:2281:2281) (2612:2612:2612))
        (PORT d[10] (3092:3092:3092) (3542:3542:3542))
        (PORT d[11] (2513:2513:2513) (2908:2908:2908))
        (PORT d[12] (3248:3248:3248) (3794:3794:3794))
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (PORT ena (2521:2521:2521) (2885:2885:2885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1333:1333:1333))
        (PORT d[0] (2521:2521:2521) (2885:2885:2885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1334:1334:1334))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~98\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2430:2430:2430) (2861:2861:2861))
        (PORT datab (1567:1567:1567) (1850:1850:1850))
        (PORT datac (360:360:360) (411:411:411))
        (PORT datad (302:302:302) (342:342:342))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (190:190:190) (188:188:188))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (894:894:894) (1051:1051:1051))
        (PORT clk (1329:1329:1329) (1354:1354:1354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2141:2141:2141) (2438:2438:2438))
        (PORT d[1] (2362:2362:2362) (2720:2720:2720))
        (PORT d[2] (2194:2194:2194) (2517:2517:2517))
        (PORT d[3] (2071:2071:2071) (2453:2453:2453))
        (PORT d[4] (2232:2232:2232) (2575:2575:2575))
        (PORT d[5] (2136:2136:2136) (2457:2457:2457))
        (PORT d[6] (2269:2269:2269) (2579:2579:2579))
        (PORT d[7] (2159:2159:2159) (2483:2483:2483))
        (PORT d[8] (2215:2215:2215) (2540:2540:2540))
        (PORT d[9] (1721:1721:1721) (2013:2013:2013))
        (PORT d[10] (2107:2107:2107) (2418:2418:2418))
        (PORT d[11] (2300:2300:2300) (2637:2637:2637))
        (PORT d[12] (2087:2087:2087) (2386:2386:2386))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2373:2373:2373) (2689:2689:2689))
        (PORT clk (1327:1327:1327) (1352:1352:1352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1354:1354:1354))
        (PORT d[0] (2657:2657:2657) (2982:2982:2982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2522:2522:2522) (2953:2953:2953))
        (PORT d[1] (2044:2044:2044) (2405:2405:2405))
        (PORT d[2] (1675:1675:1675) (1933:1933:1933))
        (PORT d[3] (1669:1669:1669) (1913:1913:1913))
        (PORT d[4] (1839:1839:1839) (2100:2100:2100))
        (PORT d[5] (2268:2268:2268) (2639:2639:2639))
        (PORT d[6] (2271:2271:2271) (2671:2671:2671))
        (PORT d[7] (1603:1603:1603) (1888:1888:1888))
        (PORT d[8] (2090:2090:2090) (2405:2405:2405))
        (PORT d[9] (2276:2276:2276) (2604:2604:2604))
        (PORT d[10] (2891:2891:2891) (3311:3311:3311))
        (PORT d[11] (2032:2032:2032) (2329:2329:2329))
        (PORT d[12] (3323:3323:3323) (3868:3868:3868))
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (PORT ena (2498:2498:2498) (2858:2858:2858))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1286:1286:1286) (1313:1313:1313))
        (PORT d[0] (2498:2498:2498) (2858:2858:2858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a78\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1287:1287:1287) (1314:1314:1314))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|_\~99\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (1005:1005:1005))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1551:1551:1551) (1825:1825:1825))
        (PORT datad (630:630:630) (716:716:716))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (196:196:196) (205:205:205))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1016:1016:1016) (1182:1182:1182))
        (PORT clk (1336:1336:1336) (1361:1361:1361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2167:2167:2167) (2470:2470:2470))
        (PORT d[1] (2340:2340:2340) (2690:2690:2690))
        (PORT d[2] (2198:2198:2198) (2524:2524:2524))
        (PORT d[3] (2459:2459:2459) (2870:2870:2870))
        (PORT d[4] (2232:2232:2232) (2577:2577:2577))
        (PORT d[5] (2717:2717:2717) (3180:3180:3180))
        (PORT d[6] (2277:2277:2277) (2587:2587:2587))
        (PORT d[7] (2161:2161:2161) (2487:2487:2487))
        (PORT d[8] (2209:2209:2209) (2529:2529:2529))
        (PORT d[9] (1734:1734:1734) (2026:2026:2026))
        (PORT d[10] (2106:2106:2106) (2418:2418:2418))
        (PORT d[11] (2150:2150:2150) (2472:2472:2472))
        (PORT d[12] (2074:2074:2074) (2366:2366:2366))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2245:2245:2245) (2530:2530:2530))
        (PORT clk (1334:1334:1334) (1359:1359:1359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1361:1361:1361))
        (PORT d[0] (2529:2529:2529) (2823:2823:2823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1742:1742:1742) (2016:2016:2016))
        (PORT d[1] (2041:2041:2041) (2398:2398:2398))
        (PORT d[2] (1755:1755:1755) (2015:2015:2015))
        (PORT d[3] (2095:2095:2095) (2392:2392:2392))
        (PORT d[4] (1838:1838:1838) (2099:2099:2099))
        (PORT d[5] (2253:2253:2253) (2623:2623:2623))
        (PORT d[6] (2260:2260:2260) (2658:2658:2658))
        (PORT d[7] (1639:1639:1639) (1937:1937:1937))
        (PORT d[8] (2052:2052:2052) (2354:2354:2354))
        (PORT d[9] (1965:1965:1965) (2229:2229:2229))
        (PORT d[10] (2873:2873:2873) (3292:3292:3292))
        (PORT d[11] (2044:2044:2044) (2345:2345:2345))
        (PORT d[12] (3309:3309:3309) (3847:3847:3847))
        (PORT clk (1293:1293:1293) (1320:1320:1320))
        (PORT ena (2509:2509:2509) (2870:2870:2870))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1293:1293:1293) (1320:1320:1320))
        (PORT d[0] (2509:2509:2509) (2870:2870:2870))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a364\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1294:1294:1294) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[0\]\~177\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (415:415:415))
        (PORT datab (1570:1570:1570) (1852:1852:1852))
        (PORT datac (610:610:610) (689:689:689))
        (PORT datad (2416:2416:2416) (2834:2834:2834))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1081:1081:1081) (1264:1264:1264))
        (PORT clk (1377:1377:1377) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2893:2893:2893) (3291:3291:3291))
        (PORT d[1] (2412:2412:2412) (2838:2838:2838))
        (PORT d[2] (2745:2745:2745) (3232:3232:3232))
        (PORT d[3] (2340:2340:2340) (2765:2765:2765))
        (PORT d[4] (2692:2692:2692) (3145:3145:3145))
        (PORT d[5] (2905:2905:2905) (3391:3391:3391))
        (PORT d[6] (3345:3345:3345) (3860:3860:3860))
        (PORT d[7] (2927:2927:2927) (3379:3379:3379))
        (PORT d[8] (2748:2748:2748) (3141:3141:3141))
        (PORT d[9] (1942:1942:1942) (2279:2279:2279))
        (PORT d[10] (2386:2386:2386) (2788:2788:2788))
        (PORT d[11] (3148:3148:3148) (3604:3604:3604))
        (PORT d[12] (2654:2654:2654) (3033:3033:3033))
        (PORT clk (1375:1375:1375) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2740:2740:2740) (3106:3106:3106))
        (PORT clk (1375:1375:1375) (1401:1401:1401))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1403:1403:1403))
        (PORT d[0] (3025:3025:3025) (3399:3399:3399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2732:2732:2732) (3196:3196:3196))
        (PORT d[1] (2226:2226:2226) (2616:2616:2616))
        (PORT d[2] (2162:2162:2162) (2533:2533:2533))
        (PORT d[3] (2089:2089:2089) (2412:2412:2412))
        (PORT d[4] (2928:2928:2928) (3410:3410:3410))
        (PORT d[5] (2504:2504:2504) (2903:2903:2903))
        (PORT d[6] (2999:2999:2999) (3494:3494:3494))
        (PORT d[7] (1967:1967:1967) (2297:2297:2297))
        (PORT d[8] (2304:2304:2304) (2677:2677:2677))
        (PORT d[9] (2626:2626:2626) (3007:3007:3007))
        (PORT d[10] (2628:2628:2628) (3051:3051:3051))
        (PORT d[11] (2728:2728:2728) (3150:3150:3150))
        (PORT d[12] (2999:2999:2999) (3503:3503:3503))
        (PORT clk (1334:1334:1334) (1362:1362:1362))
        (PORT ena (2748:2748:2748) (3141:3141:3141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1362:1362:1362))
        (PORT d[0] (2748:2748:2748) (3141:3141:3141))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a208\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1232:1232:1232) (1435:1435:1435))
        (PORT clk (1368:1368:1368) (1395:1395:1395))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2688:2688:2688) (3059:3059:3059))
        (PORT d[1] (2733:2733:2733) (3196:3196:3196))
        (PORT d[2] (2558:2558:2558) (2936:2936:2936))
        (PORT d[3] (2521:2521:2521) (2971:2971:2971))
        (PORT d[4] (2637:2637:2637) (3065:3065:3065))
        (PORT d[5] (3058:3058:3058) (3565:3565:3565))
        (PORT d[6] (2454:2454:2454) (2785:2785:2785))
        (PORT d[7] (2465:2465:2465) (2817:2817:2817))
        (PORT d[8] (2547:2547:2547) (2914:2914:2914))
        (PORT d[9] (1733:1733:1733) (2028:2028:2028))
        (PORT d[10] (2267:2267:2267) (2662:2662:2662))
        (PORT d[11] (3334:3334:3334) (3817:3817:3817))
        (PORT d[12] (2484:2484:2484) (2845:2845:2845))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3505:3505:3505) (3984:3984:3984))
        (PORT clk (1366:1366:1366) (1393:1393:1393))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1395:1395:1395))
        (PORT d[0] (3789:3789:3789) (4277:4277:4277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1938:1938:1938) (2228:2228:2228))
        (PORT d[1] (1872:1872:1872) (2211:2211:2211))
        (PORT d[2] (2037:2037:2037) (2411:2411:2411))
        (PORT d[3] (2095:2095:2095) (2418:2418:2418))
        (PORT d[4] (2771:2771:2771) (3232:3232:3232))
        (PORT d[5] (2647:2647:2647) (3076:3076:3076))
        (PORT d[6] (2811:2811:2811) (3285:3285:3285))
        (PORT d[7] (1778:1778:1778) (2082:2082:2082))
        (PORT d[8] (2464:2464:2464) (2835:2835:2835))
        (PORT d[9] (2455:2455:2455) (2815:2815:2815))
        (PORT d[10] (3266:3266:3266) (3737:3737:3737))
        (PORT d[11] (2708:2708:2708) (3121:3121:3121))
        (PORT d[12] (3055:3055:3055) (3572:3572:3572))
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (PORT ena (2392:2392:2392) (2739:2739:2739))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1354:1354:1354))
        (PORT d[0] (2392:2392:2392) (2739:2739:2739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a234\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[0\]\~179\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2428:2428:2428) (2859:2859:2859))
        (PORT datab (778:778:778) (879:879:879))
        (PORT datac (1546:1546:1546) (1820:1820:1820))
        (PORT datad (454:454:454) (514:514:514))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1044:1044:1044) (1216:1216:1216))
        (PORT clk (1343:1343:1343) (1368:1368:1368))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2343:2343:2343) (2666:2666:2666))
        (PORT d[1] (2894:2894:2894) (3373:3373:3373))
        (PORT d[2] (2382:2382:2382) (2736:2736:2736))
        (PORT d[3] (2159:2159:2159) (2559:2559:2559))
        (PORT d[4] (2506:2506:2506) (2927:2927:2927))
        (PORT d[5] (2875:2875:2875) (3355:3355:3355))
        (PORT d[6] (2265:2265:2265) (2571:2571:2571))
        (PORT d[7] (2282:2282:2282) (2613:2613:2613))
        (PORT d[8] (2210:2210:2210) (2532:2532:2532))
        (PORT d[9] (1736:1736:1736) (2029:2029:2029))
        (PORT d[10] (2281:2281:2281) (2615:2615:2615))
        (PORT d[11] (2473:2473:2473) (2832:2832:2832))
        (PORT d[12] (2262:2262:2262) (2581:2581:2581))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1928:1928:1928) (2208:2208:2208))
        (PORT clk (1341:1341:1341) (1366:1366:1366))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1368:1368:1368))
        (PORT d[0] (2209:2209:2209) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1918:1918:1918) (2211:2211:2211))
        (PORT d[1] (2003:2003:2003) (2356:2356:2356))
        (PORT d[2] (1850:1850:1850) (2128:2128:2128))
        (PORT d[3] (2300:2300:2300) (2649:2649:2649))
        (PORT d[4] (2011:2011:2011) (2293:2293:2293))
        (PORT d[5] (2464:2464:2464) (2868:2868:2868))
        (PORT d[6] (2463:2463:2463) (2890:2890:2890))
        (PORT d[7] (1616:1616:1616) (1906:1906:1906))
        (PORT d[8] (2286:2286:2286) (2632:2632:2632))
        (PORT d[9] (2272:2272:2272) (2603:2603:2603))
        (PORT d[10] (3071:3071:3071) (3514:3514:3514))
        (PORT d[11] (2525:2525:2525) (2921:2921:2921))
        (PORT d[12] (3392:3392:3392) (3957:3957:3957))
        (PORT clk (1300:1300:1300) (1327:1327:1327))
        (PORT ena (2757:2757:2757) (3155:3155:3155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1327:1327:1327))
        (PORT d[0] (2757:2757:2757) (3155:3155:3155))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a338\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1104:1104:1104) (1291:1291:1291))
        (PORT clk (1366:1366:1366) (1391:1391:1391))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2711:2711:2711) (3088:3088:3088))
        (PORT d[1] (2577:2577:2577) (3021:3021:3021))
        (PORT d[2] (2746:2746:2746) (3152:3152:3152))
        (PORT d[3] (2549:2549:2549) (3007:3007:3007))
        (PORT d[4] (2509:2509:2509) (2937:2937:2937))
        (PORT d[5] (2902:2902:2902) (3389:3389:3389))
        (PORT d[6] (2468:2468:2468) (2805:2805:2805))
        (PORT d[7] (2451:2451:2451) (2799:2799:2799))
        (PORT d[8] (2385:2385:2385) (2729:2729:2729))
        (PORT d[9] (1926:1926:1926) (2263:2263:2263))
        (PORT d[10] (2260:2260:2260) (2654:2654:2654))
        (PORT d[11] (3329:3329:3329) (3811:3811:3811))
        (PORT d[12] (2472:2472:2472) (2826:2826:2826))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2687:2687:2687) (3061:3061:3061))
        (PORT clk (1364:1364:1364) (1389:1389:1389))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1391:1391:1391))
        (PORT d[0] (2971:2971:2971) (3354:3354:3354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (987:987:987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1939:1939:1939) (2229:2229:2229))
        (PORT d[1] (1862:1862:1862) (2196:2196:2196))
        (PORT d[2] (2052:2052:2052) (2433:2433:2433))
        (PORT d[3] (2095:2095:2095) (2418:2418:2418))
        (PORT d[4] (2775:2775:2775) (3239:3239:3239))
        (PORT d[5] (2805:2805:2805) (3253:3253:3253))
        (PORT d[6] (2824:2824:2824) (3298:3298:3298))
        (PORT d[7] (1798:1798:1798) (2109:2109:2109))
        (PORT d[8] (2654:2654:2654) (3055:3055:3055))
        (PORT d[9] (2447:2447:2447) (2802:2802:2802))
        (PORT d[10] (2597:2597:2597) (3015:3015:3015))
        (PORT d[11] (2701:2701:2701) (3113:3113:3113))
        (PORT d[12] (3067:3067:3067) (3591:3591:3591))
        (PORT clk (1323:1323:1323) (1350:1350:1350))
        (PORT ena (2719:2719:2719) (3110:3110:3110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (104:104:104))
      (HOLD ena (posedge clk) (104:104:104))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1350:1350:1350))
        (PORT d[0] (2719:2719:2719) (3110:3110:3110))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1145:1145:1145))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|ram_block2a390\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (1222:1222:1222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[0\]\~180\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2431:2431:2431) (2862:2862:2862))
        (PORT datab (1569:1569:1569) (1851:1851:1851))
        (PORT datac (346:346:346) (400:400:400))
        (PORT datad (506:506:506) (575:575:575))
        (IOPATH dataa combout (158:158:158) (173:173:173))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[0\]\~181\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (106:106:106) (138:138:138))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (91:91:91) (113:113:113))
        (PORT datad (2209:2209:2209) (2608:2608:2608))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[0\]\~182\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2231:2231:2231) (2636:2636:2636))
        (PORT datab (105:105:105) (134:134:134))
        (PORT datac (1284:1284:1284) (1532:1532:1532))
        (PORT datad (89:89:89) (106:106:106))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\Delay_aud\|MemFIFO\|scfifo_component\|auto_generated\|dpfifo\|FIFOram\|altsyncram1\|mux4\|result_node\[0\]\~183\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (104:104:104) (135:135:135))
        (PORT datab (102:102:102) (130:130:130))
        (PORT datac (1284:1284:1284) (1532:1532:1532))
        (PORT datad (92:92:92) (110:110:110))
        (IOPATH dataa combout (165:165:165) (163:163:163))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[12\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (471:471:471))
        (PORT datab (1302:1302:1302) (1501:1501:1501))
        (IOPATH dataa combout (186:186:186) (180:180:180))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (191:191:191) (181:181:181))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[13\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (606:606:606))
        (PORT datab (1302:1302:1302) (1501:1501:1501))
        (IOPATH dataa combout (165:165:165) (173:173:173))
        (IOPATH dataa cout (226:226:226) (171:171:171))
        (IOPATH datab combout (166:166:166) (174:174:174))
        (IOPATH datab cout (227:227:227) (175:175:175))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
        (IOPATH cin cout (34:34:34) (34:34:34))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[14\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (607:607:607))
        (PORT datad (1285:1285:1285) (1477:1477:1477))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datad combout (68:68:68) (63:63:63))
        (IOPATH cin combout (187:187:187) (204:204:204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (580:580:580))
        (PORT datab (387:387:387) (462:462:462))
        (PORT datac (136:136:136) (181:181:181))
        (PORT datad (509:509:509) (617:617:617))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1225:1225:1225))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (668:668:668) (757:757:757))
        (PORT clrn (701:701:701) (635:635:635))
        (PORT sload (2976:2976:2976) (3385:3385:3385))
        (PORT ena (754:754:754) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (706:706:706))
        (PORT datab (203:203:203) (262:262:262))
        (PORT datad (482:482:482) (566:566:566))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (851:851:851))
        (PORT datab (2665:2665:2665) (3043:3043:3043))
        (PORT datad (330:330:330) (393:393:393))
        (IOPATH dataa combout (159:159:159) (163:163:163))
        (IOPATH datab combout (161:161:161) (167:167:167))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1225:1225:1225))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (668:668:668) (757:757:757))
        (PORT clrn (701:701:701) (635:635:635))
        (PORT sload (2976:2976:2976) (3385:3385:3385))
        (PORT ena (754:754:754) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2459:2459:2459) (2816:2816:2816))
        (PORT datab (324:324:324) (384:384:384))
        (PORT datad (357:357:357) (428:428:428))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\dacRIN_SIG\[14\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (932:932:932))
        (IOPATH dataa combout (170:170:170) (163:163:163))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\dacRIN_SIG\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1206:1206:1206) (1216:1216:1216))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1166:1166:1166) (1151:1151:1151))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|R_DATA_IN_temp\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1211:1211:1211) (1225:1225:1225))
        (PORT d (37:37:37) (50:50:50))
        (PORT asdata (547:547:547) (623:623:623))
        (PORT clrn (701:701:701) (635:635:635))
        (PORT sload (2976:2976:2976) (3385:3385:3385))
        (PORT ena (754:754:754) (820:820:820))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
      (HOLD sload (posedge clk) (84:84:84))
      (HOLD asdata (posedge clk) (84:84:84))
      (HOLD ena (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (173:173:173) (212:212:212))
        (PORT datab (461:461:461) (549:549:549))
        (PORT datac (314:314:314) (366:366:366))
        (PORT datad (174:174:174) (205:205:205))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1432:1432:1432) (1472:1472:1472))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (782:782:782) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (519:519:519))
        (PORT datab (356:356:356) (427:427:427))
        (PORT datac (315:315:315) (368:368:368))
        (PORT datad (118:118:118) (156:156:156))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (169:169:169) (167:167:167))
        (IOPATH datac combout (120:120:120) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (392:392:392))
        (PORT datab (501:501:501) (599:599:599))
        (PORT datac (89:89:89) (111:111:111))
        (PORT datad (162:162:162) (190:190:190))
        (IOPATH dataa combout (188:188:188) (193:193:193))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1432:1432:1432) (1472:1472:1472))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (782:782:782) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (415:415:415))
        (PORT datab (340:340:340) (403:403:403))
        (PORT datac (95:95:95) (119:119:119))
        (PORT datad (118:118:118) (155:155:155))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (851:851:851))
        (PORT datab (2665:2665:2665) (3043:3043:3043))
        (PORT datac (180:180:180) (218:218:218))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1432:1432:1432) (1472:1472:1472))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (782:782:782) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (415:415:415))
        (PORT datab (339:339:339) (403:403:403))
        (PORT datac (94:94:94) (116:116:116))
        (PORT datad (118:118:118) (154:154:154))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (849:849:849))
        (PORT datab (2668:2668:2668) (3047:3047:3047))
        (PORT datac (184:184:184) (222:222:222))
        (PORT datad (91:91:91) (109:109:109))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|AUDIO_buffer_in\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1432:1432:1432) (1472:1472:1472))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (782:782:782) (696:696:696))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|dacData\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (361:361:361) (434:434:434))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|dacData\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1213:1213:1213) (1226:1226:1226))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (755:755:755) (673:673:673))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUD_DACDAT\~reg0feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (2653:2653:2653) (3143:3143:3143))
        (IOPATH datac combout (119:119:119) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUD_DACDAT\~reg0\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1207:1207:1207) (1218:1218:1218))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1168:1168:1168) (1152:1152:1152))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux5\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (144:144:144))
        (PORT datab (148:148:148) (199:199:199))
        (PORT datac (326:326:326) (387:387:387))
        (PORT datad (143:143:143) (186:186:186))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (125:125:125))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux5\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (110:110:110) (143:143:143))
        (PORT datab (146:146:146) (196:196:196))
        (PORT datac (329:329:329) (390:390:390))
        (PORT datad (330:330:330) (393:393:393))
        (IOPATH dataa combout (188:188:188) (184:184:184))
        (IOPATH datab combout (168:168:168) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|Mux5\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (158:158:158) (215:215:215))
        (PORT datab (149:149:149) (200:200:200))
        (PORT datac (90:90:90) (112:112:112))
        (PORT datad (89:89:89) (107:107:107))
        (IOPATH dataa combout (186:186:186) (179:179:179))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SCLK\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1375:1375:1375))
        (PORT d (37:37:37) (50:50:50))
        (PORT clrn (1108:1108:1108) (1093:1093:1093))
        (IOPATH (posedge clk) q (105:105:105) (105:105:105))
        (IOPATH (negedge clrn) q (110:110:110) (110:110:110))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (84:84:84))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD_COUNTER_REG\[1\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (376:376:376) (463:463:463))
        (PORT datac (350:350:350) (417:417:417))
        (PORT datad (352:352:352) (427:427:427))
        (IOPATH dataa combout (166:166:166) (163:163:163))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|SD_COUNTER_REG\[1\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (196:196:196) (235:235:235))
        (PORT datac (335:335:335) (397:397:397))
        (PORT datad (343:343:343) (408:408:408))
        (IOPATH datab combout (167:167:167) (167:167:167))
        (IOPATH datac combout (119:119:119) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|process_0\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (153:153:153) (209:209:209))
        (PORT datab (147:147:147) (197:197:197))
        (PORT datac (128:128:128) (169:169:169))
        (PORT datad (141:141:141) (184:184:184))
        (IOPATH dataa combout (170:170:170) (163:163:163))
        (IOPATH datab combout (160:160:160) (156:156:156))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\AUDIO_CODEC_INST\|i2cController\|I2C_SCLK\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (406:406:406))
        (PORT datab (117:117:117) (145:145:145))
        (PORT datac (1020:1020:1020) (1057:1057:1057))
        (PORT datad (161:161:161) (188:188:188))
        (IOPATH dataa combout (158:158:158) (157:157:157))
        (IOPATH datab combout (188:188:188) (177:177:177))
        (IOPATH datac combout (120:120:120) (124:124:124))
        (IOPATH datad combout (68:68:68) (63:63:63))
      )
    )
  )
)
