{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1722936147977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722936147978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug  6 17:22:26 2024 " "Processing started: Tue Aug  6 17:22:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722936147978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722936147978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flash_led -c flash_led " "Command: quartus_map --read_settings_files=on --write_settings_files=off flash_led -c flash_led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722936147978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1722936148734 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1722936148735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/flash_led/rtl/led_driver_v1.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/flash_led/rtl/led_driver_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_driver_v1 " "Found entity 1: led_driver_v1" {  } { { "../rtl/led_driver_v1.v" "" { Text "D:/git-repository/fpga_training/flash_led/rtl/led_driver_v1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722936158825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722936158825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/flash_led/rtl/led_driver_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/flash_led/rtl/led_driver_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_driver_shift " "Found entity 1: led_driver_shift" {  } { { "../rtl/led_driver_shift.v" "" { Text "D:/git-repository/fpga_training/flash_led/rtl/led_driver_shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722936158830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722936158830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/flash_led/rtl/led_driver_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/flash_led/rtl/led_driver_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_driver_fsm " "Found entity 1: led_driver_fsm" {  } { { "../rtl/led_driver_fsm.v" "" { Text "D:/git-repository/fpga_training/flash_led/rtl/led_driver_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722936158835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722936158835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git-repository/fpga_training/flash_led/rtl/clk_div_2hz.v 1 1 " "Found 1 design units, including 1 entities, in source file /git-repository/fpga_training/flash_led/rtl/clk_div_2hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_2hz " "Found entity 1: clk_div_2hz" {  } { { "../rtl/clk_div_2hz.v" "" { Text "D:/git-repository/fpga_training/flash_led/rtl/clk_div_2hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722936158839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722936158839 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "led_driver_fsm " "Elaborating entity \"led_driver_fsm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1722936158879 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led led_driver_fsm.v(18) " "Verilog HDL Always Construct warning at led_driver_fsm.v(18): inferring latch(es) for variable \"led\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/led_driver_fsm.v" "" { Text "D:/git-repository/fpga_training/flash_led/rtl/led_driver_fsm.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1722936158880 "|led_driver_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[0\] led_driver_fsm.v(18) " "Inferred latch for \"led\[0\]\" at led_driver_fsm.v(18)" {  } { { "../rtl/led_driver_fsm.v" "" { Text "D:/git-repository/fpga_training/flash_led/rtl/led_driver_fsm.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722936158880 "|led_driver_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[1\] led_driver_fsm.v(18) " "Inferred latch for \"led\[1\]\" at led_driver_fsm.v(18)" {  } { { "../rtl/led_driver_fsm.v" "" { Text "D:/git-repository/fpga_training/flash_led/rtl/led_driver_fsm.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722936158881 "|led_driver_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[2\] led_driver_fsm.v(18) " "Inferred latch for \"led\[2\]\" at led_driver_fsm.v(18)" {  } { { "../rtl/led_driver_fsm.v" "" { Text "D:/git-repository/fpga_training/flash_led/rtl/led_driver_fsm.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722936158881 "|led_driver_fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[3\] led_driver_fsm.v(18) " "Inferred latch for \"led\[3\]\" at led_driver_fsm.v(18)" {  } { { "../rtl/led_driver_fsm.v" "" { Text "D:/git-repository/fpga_training/flash_led/rtl/led_driver_fsm.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722936158881 "|led_driver_fsm"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "led\[3\] led_driver_fsm.v(29) " "Can't resolve multiple constant drivers for net \"led\[3\]\" at led_driver_fsm.v(29)" {  } { { "../rtl/led_driver_fsm.v" "" { Text "D:/git-repository/fpga_training/flash_led/rtl/led_driver_fsm.v" 29 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722936158881 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "led_driver_fsm.v(18) " "Constant driver at led_driver_fsm.v(18)" {  } { { "../rtl/led_driver_fsm.v" "" { Text "D:/git-repository/fpga_training/flash_led/rtl/led_driver_fsm.v" 18 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722936158881 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "led\[2\] led_driver_fsm.v(29) " "Can't resolve multiple constant drivers for net \"led\[2\]\" at led_driver_fsm.v(29)" {  } { { "../rtl/led_driver_fsm.v" "" { Text "D:/git-repository/fpga_training/flash_led/rtl/led_driver_fsm.v" 29 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722936158881 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "led\[1\] led_driver_fsm.v(29) " "Can't resolve multiple constant drivers for net \"led\[1\]\" at led_driver_fsm.v(29)" {  } { { "../rtl/led_driver_fsm.v" "" { Text "D:/git-repository/fpga_training/flash_led/rtl/led_driver_fsm.v" 29 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722936158881 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "led\[0\] led_driver_fsm.v(29) " "Can't resolve multiple constant drivers for net \"led\[0\]\" at led_driver_fsm.v(29)" {  } { { "../rtl/led_driver_fsm.v" "" { Text "D:/git-repository/fpga_training/flash_led/rtl/led_driver_fsm.v" 29 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1722936158881 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1722936158881 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722936158975 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Aug  6 17:22:38 2024 " "Processing ended: Tue Aug  6 17:22:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722936158975 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722936158975 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722936158975 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1722936158975 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1722936159646 ""}
