
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.121942                       # Number of seconds simulated
sim_ticks                                121942189439                       # Number of ticks simulated
final_tick                               1176508716530                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 165588                       # Simulator instruction rate (inst/s)
host_op_rate                                   209063                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6106469                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903124                       # Number of bytes of host memory used
host_seconds                                 19969.34                       # Real time elapsed on the host
sim_insts                                  3306677266                       # Number of instructions simulated
sim_ops                                    4174846842                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1077248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       640256                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1732480                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3455104                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1756800                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1756800                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8416                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5002                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13535                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 26993                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13725                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13725                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        13646                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      8834088                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17845                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      5250488                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        10497                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     14207388                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                28333951                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        13646                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17845                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        10497                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              41987                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14406827                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14406827                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14406827                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        13646                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      8834088                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17845                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      5250488                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        10497                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     14207388                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               42740778                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               146389184                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22772343                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18774244                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2025914                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9117876                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8710436                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2385583                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89567                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    110808651                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             125152703                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22772343                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11096019                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26125253                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6019503                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3191401                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12852312                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1676080                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    144085061                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.066330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.486950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       117959808     81.87%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1344750      0.93%     82.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1915730      1.33%     84.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2519583      1.75%     85.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2829610      1.96%     87.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2107119      1.46%     89.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1213586      0.84%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1787235      1.24%     91.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12407640      8.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    144085061                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.155560                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.854931                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       109584574                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4825349                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25655425                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        60186                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3959521                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3635889                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          239                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     150976475                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1324                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3959521                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       110339272                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1079782                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2379369                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24963812                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1363300                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149988601                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          760                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        274085                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       564008                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          531                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    209163956                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    700705403                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    700705403                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170749012                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        38414919                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        39656                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        22987                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4116818                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14231476                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7405971                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       122389                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1617613                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         145823864                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39613                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        136384416                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        26737                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21107471                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49931232                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6277                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    144085061                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.946555                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.506469                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     86407239     59.97%     59.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23215134     16.11%     76.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12848735      8.92%     85.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8308088      5.77%     90.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7641119      5.30%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3040046      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1843825      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       527108      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       253767      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    144085061                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          65259     22.62%     22.62% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             1      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     22.63% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         96535     33.47%     56.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       126644     43.91%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114507846     83.96%     83.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2085896      1.53%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16669      0.01%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12424479      9.11%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7349526      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     136384416                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.931656                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             288439                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002115                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    417169066                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    166971290                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133802323                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     136672855                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       334002                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2963548                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          122                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          342                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       183527                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           25                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3959521                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         813174                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       110967                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    145863477                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1324074                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14231476                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7405971                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        22945                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         84334                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          342                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1188911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1150129                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2339040                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134556972                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12254832                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1827441                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19602907                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18845258                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7348075                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.919173                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133802608                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133802323                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78357377                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        212928621                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.914018                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.367998                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122904423                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22966495                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33336                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2059210                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    140125540                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.877102                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.684058                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     90309373     64.45%     64.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23950776     17.09%     81.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9407041      6.71%     88.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4842644      3.46%     91.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4222125      3.01%     94.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2027217      1.45%     96.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1758188      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       827488      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2780688      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    140125540                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122904423                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18490372                       # Number of memory references committed
system.switch_cpus0.commit.loads             11267928                       # Number of loads committed
system.switch_cpus0.commit.membars              16668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17627285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110781810                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2507803                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2780688                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           283215770                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          295701429                       # The number of ROB writes
system.switch_cpus0.timesIdled                  46536                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2304123                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122904423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.463892                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.463892                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.683111                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.683111                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       606291215                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      185636476                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      141455259                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               146389184                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24650880                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20192225                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2086763                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10160459                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9763464                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2523982                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96417                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    109429964                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             132306036                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24650880                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12287446                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28668445                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6229467                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3633879                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12800629                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1630265                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    145856971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.109596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.533719                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117188526     80.34%     80.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2303401      1.58%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3944273      2.70%     84.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2285344      1.57%     86.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1793213      1.23%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1585102      1.09%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          966264      0.66%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2428354      1.66%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13362494      9.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    145856971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168393                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.903797                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       108763375                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4830374                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28065134                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        73682                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4124404                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4043957                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     159436390                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1626                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4124404                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       109298387                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         623290                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3294428                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27585835                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       930623                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     158365275                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         96758                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       539107                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    223596039                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    736794718                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    736794718                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    179303309                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        44292713                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35672                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17860                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2723397                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14673739                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7529814                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        73033                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1715403                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         153180192                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35672                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        143917188                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        89575                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     22606295                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     49966675                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           48                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    145856971                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.986701                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.547085                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     87115651     59.73%     59.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22555958     15.46%     75.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12137395      8.32%     83.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9021917      6.19%     89.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8789910      6.03%     95.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3259213      2.23%     97.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2459647      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       331138      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       186142      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    145856971                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         128198     28.07%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        170313     37.30%     65.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       158116     34.63%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121469441     84.40%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1948771      1.35%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17812      0.01%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12977632      9.02%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7503532      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     143917188                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.983114                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             456627                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003173                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    434237545                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    175822409                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    140851186                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     144373815                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       295451                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3022672                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          250                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       120790                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4124404                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         417492                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        55650                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    153215864                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       794578                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14673739                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7529814                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17860                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         45185                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          250                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1202532                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1104688                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2307220                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    141676079                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12656606                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2241105                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20159922                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20055361                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7503316                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.967804                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             140851237                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            140851186                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83277821                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        230623144                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.962169                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361099                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104252196                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    128505745                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24710371                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35624                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2104344                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    141732567                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.906678                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.714944                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     89765647     63.33%     63.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25038085     17.67%     81.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9795339      6.91%     87.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5155746      3.64%     91.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4389935      3.10%     94.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2115648      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       983536      0.69%     96.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1538500      1.09%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2950131      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    141732567                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104252196                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     128505745                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19060087                       # Number of memory references committed
system.switch_cpus1.commit.loads             11651063                       # Number of loads committed
system.switch_cpus1.commit.membars              17812                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18644924                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115688168                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2657881                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2950131                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           291998552                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          310558301                       # The number of ROB writes
system.switch_cpus1.timesIdled                  24517                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 532213                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104252196                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            128505745                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104252196                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.404183                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.404183                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.712158                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.712158                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       637157084                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      196649029                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      148911598                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35624                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               146389184                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23766687                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19582194                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1972992                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9183754                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8853315                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2489897                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89203                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    106686764                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131140714                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23766687                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11343212                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27839238                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6375764                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5267296                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12362699                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1606861                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    144166465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.108469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.550975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       116327227     80.69%     80.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2852543      1.98%     82.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2428012      1.68%     84.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2423638      1.68%     86.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2313406      1.60%     87.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1130140      0.78%     88.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          786029      0.55%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2039700      1.41%     90.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13865770      9.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    144166465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.162353                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.895836                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       105521663                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6682019                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27481678                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       114540                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4366563                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3821143                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6605                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     158254042                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        52299                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4366563                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       106050311                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4222819                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1271920                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27052258                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1202592                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156791675                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          470                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        426306                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       631258                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         2980                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    219363814                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    730673250                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    730673250                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    172483963                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46879851                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33309                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16885                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3930678                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15569833                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8091239                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       319792                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1784772                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         152778332                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        33309                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142463378                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       108481                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     25769448                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     59081475                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          461                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    144166465                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.988187                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.585335                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     85490069     59.30%     59.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24245639     16.82%     76.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12196477      8.46%     84.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7999742      5.55%     90.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7074227      4.91%     95.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2778809      1.93%     96.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3134975      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1147460      0.80%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        99067      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    144166465                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1002582     74.61%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     74.61% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        164424     12.24%     86.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       176767     13.15%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    117679870     82.60%     82.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2053230      1.44%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16424      0.01%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14673255     10.30%     94.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8040599      5.64%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142463378                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.973182                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1343773                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009432                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    430545475                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    178581807                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138267262                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143807151                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       200342                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3045941                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          870                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          732                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       151572                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          610                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4366563                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3516152                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       279133                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    152811641                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1219478                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15569833                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8091239                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16885                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        228659                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        13490                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          732                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1166200                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1115974                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2282174                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140045248                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14425761                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2418130                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22465104                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19752722                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8039343                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.956664                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138273229                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138267262                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83388538                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        226498993                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.944518                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368163                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    102517790                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125502433                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     27317236                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32848                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1995427                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    139799902                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.897729                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.713699                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     89482579     64.01%     64.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23066515     16.50%     80.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11064234      7.91%     88.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4932847      3.53%     91.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3871606      2.77%     94.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1568803      1.12%     95.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1605151      1.15%     96.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1117772      0.80%     97.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3090395      2.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    139799902                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    102517790                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125502433                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              20463559                       # Number of memory references committed
system.switch_cpus2.commit.loads             12523892                       # Number of loads committed
system.switch_cpus2.commit.membars              16424                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18015807                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112917313                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2473794                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3090395                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           289529176                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          310006302                       # The number of ROB writes
system.switch_cpus2.timesIdled                  52738                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2222719                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          102517790                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125502433                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    102517790                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.427939                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.427939                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.700310                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.700310                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       632713135                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      190781341                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      149325584                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32848                       # number of misc regfile writes
system.l2.replacements                          26993                       # number of replacements
system.l2.tagsinuse                      32767.955056                       # Cycle average of tags in use
system.l2.total_refs                          1661155                       # Total number of references to valid blocks.
system.l2.sampled_refs                          59761                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.796640                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           887.142002                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.899451                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3897.703563                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.069110                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2336.954736                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.577952                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   6492.945083                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           6588.354904                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3636.437623                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           8896.870633                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.027073                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000333                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.118948                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000368                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.071318                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000262                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.198149                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.201061                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.110975                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.271511                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        43964                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        29304                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        86206                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  159474                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            56647                       # number of Writeback hits
system.l2.Writeback_hits::total                 56647                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        43964                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        29304                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        86206                       # number of demand (read+write) hits
system.l2.demand_hits::total                   159474                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        43964                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        29304                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        86206                       # number of overall hits
system.l2.overall_hits::total                  159474                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         8407                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         5002                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        13535                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 26984                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   9                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8416                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         5002                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        13535                       # number of demand (read+write) misses
system.l2.demand_misses::total                  26993                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8416                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         5002                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        13535                       # number of overall misses
system.l2.overall_misses::total                 26993                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2214719                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1684685608                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      3094390                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1047432900                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1567176                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2774104303                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5513099096                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data      1999315                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1999315                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2214719                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1686684923                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      3094390                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1047432900                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1567176                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2774104303                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5515098411                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2214719                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1686684923                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      3094390                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1047432900                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1567176                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2774104303                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5515098411                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        52371                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        34306                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        99741                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              186458                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        56647                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             56647                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 9                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        52380                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        34306                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        99741                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               186467                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        52380                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        34306                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        99741                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              186467                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.160528                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.145805                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.135701                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.144719                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.160672                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.145805                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.135701                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.144760                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.160672                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.145805                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.135701                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.144760                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst       170363                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 200390.818128                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 182022.941176                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 209402.818872                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 156717.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 204957.835464                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 204309.927957                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 222146.111111                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 222146.111111                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst       170363                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 200414.083056                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 182022.941176                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 209402.818872                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 156717.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 204957.835464                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 204315.874893                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst       170363                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 200414.083056                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 182022.941176                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 209402.818872                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 156717.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 204957.835464                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 204315.874893                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13725                       # number of writebacks
system.l2.writebacks::total                     13725                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         8407                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         5002                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        13535                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            26984                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            9                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              9                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         8416                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         5002                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        13535                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             26993                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         8416                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         5002                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        13535                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            26993                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1456704                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1194688444                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2102309                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    756094617                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       984693                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1986197635                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3941524402                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data      1476355                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1476355                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1456704                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1196164799                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2102309                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    756094617                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       984693                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1986197635                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3943000757                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1456704                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1196164799                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2102309                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    756094617                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       984693                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1986197635                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3943000757                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.160528                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.145805                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.135701                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.144719                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.160672                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.145805                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.135701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.144760                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.160672                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.145805                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.135701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.144760                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 112054.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 142106.392768                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 123665.235294                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 151158.460016                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 98469.300000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 146745.299963                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 146068.944634                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 164039.444444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 164039.444444                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 112054.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 142129.847790                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 123665.235294                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 151158.460016                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 98469.300000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 146745.299963                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 146074.936354                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 112054.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 142129.847790                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 123665.235294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 151158.460016                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 98469.300000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 146745.299963                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 146074.936354                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996263                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012859913                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042056.276210                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996263                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020827                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12852296                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12852296                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12852296                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12852296                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12852296                       # number of overall hits
system.cpu0.icache.overall_hits::total       12852296                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2907764                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2907764                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2907764                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2907764                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2907764                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2907764                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12852312                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12852312                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12852312                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12852312                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12852312                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12852312                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 181735.250000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 181735.250000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 181735.250000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 181735.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 181735.250000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 181735.250000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2322819                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2322819                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2322819                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2322819                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2322819                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2322819                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 178678.384615                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 178678.384615                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 178678.384615                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 178678.384615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 178678.384615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 178678.384615                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 52380                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172315736                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 52636                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3273.723991                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.281039                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.718961                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.911254                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.088746                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9123133                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9123133                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7185166                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7185166                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17599                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17599                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16308299                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16308299                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16308299                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16308299                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       151278                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       151278                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2936                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2936                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       154214                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        154214                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       154214                       # number of overall misses
system.cpu0.dcache.overall_misses::total       154214                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  16274593005                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  16274593005                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    455218410                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    455218410                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  16729811415                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  16729811415                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  16729811415                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  16729811415                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9274411                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9274411                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7188102                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17599                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17599                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16462513                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16462513                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16462513                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16462513                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.016311                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016311                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000408                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000408                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009368                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009368                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009368                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009368                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 107580.699143                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 107580.699143                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 155047.142371                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 155047.142371                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 108484.388026                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 108484.388026                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 108484.388026                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 108484.388026                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       332211                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 83052.750000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        24237                       # number of writebacks
system.cpu0.dcache.writebacks::total            24237                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        98907                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        98907                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         2927                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2927                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       101834                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       101834                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       101834                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       101834                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        52371                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        52371                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        52380                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        52380                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        52380                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        52380                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4644761995                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4644761995                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      2074015                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      2074015                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4646836010                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4646836010                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4646836010                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4646836010                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.005647                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.005647                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003182                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003182                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003182                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003182                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88689.580016                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88689.580016                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 230446.111111                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 230446.111111                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 88713.936808                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88713.936808                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 88713.936808                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88713.936808                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.004696                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015944875                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2194265.388769                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    16.004696                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025649                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740392                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12800609                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12800609                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12800609                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12800609                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12800609                       # number of overall hits
system.cpu1.icache.overall_hits::total       12800609                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3646341                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3646341                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3646341                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3646341                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3646341                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3646341                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12800629                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12800629                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12800629                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12800629                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12800629                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12800629                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 182317.050000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 182317.050000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 182317.050000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 182317.050000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 182317.050000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 182317.050000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3235690                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3235690                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3235690                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3235690                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3235690                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3235690                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 190334.705882                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 190334.705882                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 190334.705882                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 190334.705882                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 190334.705882                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 190334.705882                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 34306                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               163497337                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34562                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4730.551965                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.702975                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.297025                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901183                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098817                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9437043                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9437043                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7373400                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7373400                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17840                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17840                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17812                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17812                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16810443                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16810443                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16810443                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16810443                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        87682                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        87682                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        87682                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         87682                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        87682                       # number of overall misses
system.cpu1.dcache.overall_misses::total        87682                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8385451998                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8385451998                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8385451998                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8385451998                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8385451998                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8385451998                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9524725                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9524725                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7373400                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7373400                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17812                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17812                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16898125                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16898125                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16898125                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16898125                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009206                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009206                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005189                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005189                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005189                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005189                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 95634.816701                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 95634.816701                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 95634.816701                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 95634.816701                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 95634.816701                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 95634.816701                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9981                       # number of writebacks
system.cpu1.dcache.writebacks::total             9981                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        53376                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        53376                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        53376                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        53376                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        53376                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        53376                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        34306                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        34306                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        34306                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        34306                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        34306                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        34306                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3010852495                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3010852495                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3010852495                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3010852495                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3010852495                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3010852495                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003602                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002030                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002030                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002030                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002030                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87764.603714                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87764.603714                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 87764.603714                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87764.603714                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 87764.603714                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87764.603714                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               549.422763                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1009141014                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1834801.843636                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst     9.422763                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          540                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.015101                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.865385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.880485                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12362689                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12362689                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12362689                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12362689                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12362689                       # number of overall hits
system.cpu2.icache.overall_hits::total       12362689                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           10                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           10                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           10                       # number of overall misses
system.cpu2.icache.overall_misses::total           10                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1767697                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1767697                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1767697                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1767697                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1767697                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1767697                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12362699                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12362699                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12362699                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12362699                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12362699                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12362699                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 176769.700000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 176769.700000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 176769.700000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 176769.700000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 176769.700000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 176769.700000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           10                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           10                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1662697                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1662697                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1662697                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1662697                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1662697                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1662697                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 166269.700000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 166269.700000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 166269.700000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 166269.700000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 166269.700000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 166269.700000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 99741                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               191148818                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 99997                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               1911.545526                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.584493                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.415507                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.916346                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.083654                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11202492                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11202492                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7906624                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7906624                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16756                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16756                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16424                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16424                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19109116                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19109116                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19109116                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19109116                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       415756                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       415756                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           90                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       415846                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        415846                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       415846                       # number of overall misses
system.cpu2.dcache.overall_misses::total       415846                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  39643769249                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  39643769249                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      7401037                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      7401037                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  39651170286                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  39651170286                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  39651170286                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  39651170286                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11618248                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11618248                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7906714                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7906714                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16756                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16756                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16424                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16424                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19524962                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19524962                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19524962                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19524962                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.035785                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.035785                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000011                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.021298                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.021298                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.021298                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.021298                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 95353.450699                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 95353.450699                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 82233.744444                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 82233.744444                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 95350.611250                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 95350.611250                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 95350.611250                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 95350.611250                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        22429                       # number of writebacks
system.cpu2.dcache.writebacks::total            22429                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       316015                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       316015                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           90                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       316105                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       316105                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       316105                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       316105                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        99741                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        99741                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        99741                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        99741                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        99741                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        99741                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   8700098667                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   8700098667                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   8700098667                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   8700098667                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   8700098667                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   8700098667                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008585                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008585                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.005108                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005108                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.005108                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005108                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 87226.904352                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 87226.904352                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 87226.904352                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 87226.904352                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 87226.904352                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 87226.904352                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
