// Seed: 3213817510
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4, id_5;
  wire id_6;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  final cover ("");
  wire id_2;
  tri0 id_3;
  reg  id_4;
  assign id_3 = id_3;
  assign id_3 = 1 - 1;
  initial id_4 <= 1'b0;
  module_0(
      id_3, id_3, id_1
  );
  always {1'b0} = 1;
  always #0 $display;
endmodule
