#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001793cf12920 .scope module, "nand_gate" "nand_gate" 2 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "O";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
o000001793cf46948 .functor BUFZ 1, C4<z>; HiZ drive
o000001793cf46978 .functor BUFZ 1, C4<z>; HiZ drive
L_000001793cf12ff0 .functor NAND 1, o000001793cf46948, o000001793cf46978, C4<1>, C4<1>;
v000001793cf132b0_0 .net "A", 0 0, o000001793cf46948;  0 drivers
v000001793d03ee40_0 .net "B", 0 0, o000001793cf46978;  0 drivers
v000001793d03eee0_0 .net "O", 0 0, L_000001793cf12ff0;  1 drivers
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "design.sv";
