--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml alu.twx alu.ncd -o alu.twr alu.pcf -ucf constrain.ucf

Design file:              alu.ncd
Physical constraint file: alu.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
KEY<0>      |    2.578(R)|    1.564(R)|CLK_BUFGP         |   0.000|
KEY<1>      |    2.624(R)|    1.753(R)|CLK_BUFGP         |   0.000|
OPT<0>      |   12.876(R)|   -0.791(R)|CLK_BUFGP         |   0.000|
OPT<1>      |   12.589(R)|   -0.367(R)|CLK_BUFGP         |   0.000|
OPT<2>      |   12.861(R)|    0.471(R)|CLK_BUFGP         |   0.000|
OPT<3>      |   12.847(R)|   -0.862(R)|CLK_BUFGP         |   0.000|
OPT<4>      |   12.161(R)|   -0.232(R)|CLK_BUFGP         |   0.000|
OPT<5>      |   11.793(R)|    0.180(R)|CLK_BUFGP         |   0.000|
OPT<6>      |   11.260(R)|    0.300(R)|CLK_BUFGP         |   0.000|
OPT<7>      |   11.497(R)|    0.753(R)|CLK_BUFGP         |   0.000|
RGA<0>      |    7.971(R)|    0.908(R)|CLK_BUFGP         |   0.000|
RGA<1>      |    8.107(R)|    1.457(R)|CLK_BUFGP         |   0.000|
RGA<2>      |    7.596(R)|    1.310(R)|CLK_BUFGP         |   0.000|
RGA<3>      |    9.160(R)|   -0.513(R)|CLK_BUFGP         |   0.000|
RGA<4>      |    8.332(R)|   -0.806(R)|CLK_BUFGP         |   0.000|
RGA<5>      |    7.587(R)|   -1.243(R)|CLK_BUFGP         |   0.000|
RGA<6>      |    7.628(R)|   -1.570(R)|CLK_BUFGP         |   0.000|
RGA<7>      |    6.824(R)|   -1.532(R)|CLK_BUFGP         |   0.000|
RGB<0>      |    8.296(R)|   -1.618(R)|CLK_BUFGP         |   0.000|
RGB<1>      |    8.528(R)|   -0.538(R)|CLK_BUFGP         |   0.000|
RGB<2>      |    9.070(R)|   -0.253(R)|CLK_BUFGP         |   0.000|
RGB<3>      |    8.412(R)|   -0.001(R)|CLK_BUFGP         |   0.000|
RGB<4>      |    8.947(R)|    0.013(R)|CLK_BUFGP         |   0.000|
RGB<5>      |    8.507(R)|   -0.092(R)|CLK_BUFGP         |   0.000|
RGB<6>      |    8.372(R)|    0.122(R)|CLK_BUFGP         |   0.000|
RGB<7>      |    8.033(R)|   -1.110(R)|CLK_BUFGP         |   0.000|
RST         |    3.281(R)|    1.448(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
RGZ<0>      |   11.145(R)|CLK_BUFGP         |   0.000|
RGZ<1>      |   10.794(R)|CLK_BUFGP         |   0.000|
RGZ<2>      |   10.798(R)|CLK_BUFGP         |   0.000|
RGZ<3>      |   11.227(R)|CLK_BUFGP         |   0.000|
RGZ<4>      |   10.338(R)|CLK_BUFGP         |   0.000|
RGZ<5>      |   11.141(R)|CLK_BUFGP         |   0.000|
RGZ<6>      |   12.182(R)|CLK_BUFGP         |   0.000|
RGZ<7>      |   10.308(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.573|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Jul 20 21:34:36 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 173 MB



