

================================================================
== Vivado HLS Report for 'GEMM_3D_float'
================================================================
* Date:           Thu Nov 28 07:55:46 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       28|       28| 0.280 us | 0.280 us |   28|   28|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- GEMM_3D_FLOAT_LOOP_1_GEMM_3D_FLOAT_LOOP_3  |       26|       26|         5|          2|          2|    12|    yes   |
        +---------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     20|       0|    379|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    126|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    180|    -|
|Register         |        -|      -|    1086|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     20|    1086|    685|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      9|       1|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+-------------------+---------+-------+---+----+-----+
    |        Instance        |       Module      | BRAM_18K| DSP48E| FF| LUT| URAM|
    +------------------------+-------------------+---------+-------+---+----+-----+
    |dut_mux_32_40_1_1_U121  |dut_mux_32_40_1_1  |        0|      0|  0|  21|    0|
    |dut_mux_32_40_1_1_U122  |dut_mux_32_40_1_1  |        0|      0|  0|  21|    0|
    |dut_mux_42_40_1_1_U123  |dut_mux_42_40_1_1  |        0|      0|  0|  21|    0|
    |dut_mux_42_40_1_1_U124  |dut_mux_42_40_1_1  |        0|      0|  0|  21|    0|
    |dut_mux_42_40_1_1_U125  |dut_mux_42_40_1_1  |        0|      0|  0|  21|    0|
    |dut_mux_42_40_1_1_U126  |dut_mux_42_40_1_1  |        0|      0|  0|  21|    0|
    +------------------------+-------------------+---------+-------+---+----+-----+
    |Total                   |                   |        0|      0|  0| 126|    0|
    +------------------------+-------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_fu_602_p2      |     *    |      5|  0|  29|          40|          40|
    |mul_ln1192_1_fu_650_p2    |     *    |      5|  0|  29|          40|          40|
    |mul_ln1192_2_fu_673_p2    |     *    |      5|  0|  29|          40|          40|
    |mul_ln1192_fu_615_p2      |     *    |      5|  0|  29|          40|          40|
    |add_ln1192_4_fu_686_p2    |     +    |      0|  0|  63|          56|          56|
    |add_ln1192_5_fu_709_p2    |     +    |      0|  0|  63|          56|          56|
    |add_ln1192_fu_638_p2      |     +    |      0|  0|  63|          56|          56|
    |add_ln271_fu_448_p2       |     +    |      0|  0|  13|           4|           1|
    |add_ln273_fu_590_p2       |     +    |      0|  0|  10|           2|           1|
    |i_fu_454_p2               |     +    |      0|  0|  12|           1|           3|
    |icmp_ln271_fu_442_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln273_fu_460_p2      |   icmp   |      0|  0|   8|           2|           2|
    |or_ln1117_1_fu_558_p2     |    or    |      0|  0|   5|           5|           2|
    |or_ln1117_2_fu_574_p2     |    or    |      0|  0|   5|           5|           2|
    |or_ln1117_fu_497_p2       |    or    |      0|  0|   5|           5|           1|
    |select_ln274_2_fu_474_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln274_fu_466_p3    |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |     20|  0| 379|         359|         350|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_394_p4             |   9|          2|    3|          6|
    |ap_phi_mux_indvar_flatten_phi_fu_383_p4  |   9|          2|    4|          8|
    |ap_phi_mux_k_0_0_phi_fu_405_p4           |   9|          2|    2|          4|
    |i_0_reg_390                              |   9|          2|    3|          6|
    |indvar_flatten_reg_379                   |   9|          2|    4|          8|
    |input_2_0_V_address0                     |  15|          3|    4|         12|
    |input_2_0_V_address1                     |  15|          3|    4|         12|
    |input_2_1_V_address0                     |  15|          3|    4|         12|
    |input_2_1_V_address1                     |  15|          3|    4|         12|
    |input_2_2_V_address0                     |  15|          3|    4|         12|
    |input_2_2_V_address1                     |  15|          3|    4|         12|
    |k_0_0_reg_401                            |   9|          2|    2|          4|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 180|         37|   44|        115|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln271_reg_1048                   |   4|   0|    4|          0|
    |add_ln273_reg_1155                   |   2|   0|    2|          0|
    |ap_CS_fsm                            |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |i_0_reg_390                          |   3|   0|    3|          0|
    |icmp_ln271_reg_1044                  |   1|   0|    1|          0|
    |icmp_ln271_reg_1044_pp0_iter1_reg    |   1|   0|    1|          0|
    |indvar_flatten_reg_379               |   4|   0|    4|          0|
    |k_0_0_reg_401                        |   2|   0|    2|          0|
    |mul_ln1192_1_reg_1170                |  56|   0|   56|          0|
    |mul_ln1192_2_reg_1180                |  56|   0|   56|          0|
    |mul_ln1192_reg_1160                  |  56|   0|   56|          0|
    |output_V16_1_fu_132                  |  40|   0|   40|          0|
    |output_V17_1_fu_144                  |  40|   0|   40|          0|
    |output_V18_1_fu_156                  |  40|   0|   40|          0|
    |output_V619_1_fu_148                 |  40|   0|   40|          0|
    |output_V620_1_fu_140                 |  40|   0|   40|          0|
    |output_V621_1_fu_136                 |  40|   0|   40|          0|
    |output_V6_1_fu_152                   |  40|   0|   40|          0|
    |output_V722_1_fu_124                 |  40|   0|   40|          0|
    |output_V723_1_fu_116                 |  40|   0|   40|          0|
    |output_V724_1_fu_112                 |  40|   0|   40|          0|
    |output_V7_1_fu_128                   |  40|   0|   40|          0|
    |output_V_1_fu_120                    |  40|   0|   40|          0|
    |reg_434                              |  40|   0|   40|          0|
    |reg_438                              |  40|   0|   40|          0|
    |select_ln274_2_reg_1060              |   3|   0|    3|          0|
    |select_ln274_reg_1053                |   2|   0|    2|          0|
    |select_ln274_reg_1053_pp0_iter1_reg  |   2|   0|    2|          0|
    |tmp_28_reg_1105                      |  40|   0|   40|          0|
    |tmp_30_reg_1110                      |  40|   0|   40|          0|
    |tmp_32_reg_1115                      |  40|   0|   40|          0|
    |tmp_32_reg_1115_pp0_iter1_reg        |  40|   0|   40|          0|
    |tmp_34_reg_1120                      |  40|   0|   40|          0|
    |tmp_34_reg_1120_pp0_iter1_reg        |  40|   0|   40|          0|
    |tmp_62_reg_1165                      |  40|   0|   40|          0|
    |tmp_63_reg_1175                      |  40|   0|   40|          0|
    |tmp_reg_1065                         |   3|   0|    5|          2|
    |trunc_ln274_reg_1101                 |   2|   0|    2|          0|
    |trunc_ln274_reg_1101_pp0_iter1_reg   |   2|   0|    2|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1086|   0| 1088|          2|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | GEMM_3D_float | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | GEMM_3D_float | return value |
|ap_start              |  in |    1| ap_ctrl_hs | GEMM_3D_float | return value |
|ap_done               | out |    1| ap_ctrl_hs | GEMM_3D_float | return value |
|ap_idle               | out |    1| ap_ctrl_hs | GEMM_3D_float | return value |
|ap_ready              | out |    1| ap_ctrl_hs | GEMM_3D_float | return value |
|ap_return_0           | out |   40| ap_ctrl_hs | GEMM_3D_float | return value |
|ap_return_1           | out |   40| ap_ctrl_hs | GEMM_3D_float | return value |
|ap_return_2           | out |   40| ap_ctrl_hs | GEMM_3D_float | return value |
|ap_return_3           | out |   40| ap_ctrl_hs | GEMM_3D_float | return value |
|ap_return_4           | out |   40| ap_ctrl_hs | GEMM_3D_float | return value |
|ap_return_5           | out |   40| ap_ctrl_hs | GEMM_3D_float | return value |
|ap_return_6           | out |   40| ap_ctrl_hs | GEMM_3D_float | return value |
|ap_return_7           | out |   40| ap_ctrl_hs | GEMM_3D_float | return value |
|ap_return_8           | out |   40| ap_ctrl_hs | GEMM_3D_float | return value |
|ap_return_9           | out |   40| ap_ctrl_hs | GEMM_3D_float | return value |
|ap_return_10          | out |   40| ap_ctrl_hs | GEMM_3D_float | return value |
|ap_return_11          | out |   40| ap_ctrl_hs | GEMM_3D_float | return value |
|p_read                |  in |   40|   ap_none  |     p_read    |    scalar    |
|p_read1               |  in |   40|   ap_none  |    p_read1    |    scalar    |
|p_read2               |  in |   40|   ap_none  |    p_read2    |    scalar    |
|p_read3               |  in |   40|   ap_none  |    p_read3    |    scalar    |
|p_read4               |  in |   40|   ap_none  |    p_read4    |    scalar    |
|p_read5               |  in |   40|   ap_none  |    p_read5    |    scalar    |
|p_read6               |  in |   40|   ap_none  |    p_read6    |    scalar    |
|p_read7               |  in |   40|   ap_none  |    p_read7    |    scalar    |
|p_read8               |  in |   40|   ap_none  |    p_read8    |    scalar    |
|p_read9               |  in |   40|   ap_none  |    p_read9    |    scalar    |
|p_read10              |  in |   40|   ap_none  |    p_read10   |    scalar    |
|p_read11              |  in |   40|   ap_none  |    p_read11   |    scalar    |
|p_read12              |  in |   40|   ap_none  |    p_read12   |    scalar    |
|p_read13              |  in |   40|   ap_none  |    p_read13   |    scalar    |
|p_read14              |  in |   40|   ap_none  |    p_read14   |    scalar    |
|p_read15              |  in |   40|   ap_none  |    p_read15   |    scalar    |
|input_2_0_V_address0  | out |    4|  ap_memory |  input_2_0_V  |     array    |
|input_2_0_V_ce0       | out |    1|  ap_memory |  input_2_0_V  |     array    |
|input_2_0_V_q0        |  in |   40|  ap_memory |  input_2_0_V  |     array    |
|input_2_0_V_address1  | out |    4|  ap_memory |  input_2_0_V  |     array    |
|input_2_0_V_ce1       | out |    1|  ap_memory |  input_2_0_V  |     array    |
|input_2_0_V_q1        |  in |   40|  ap_memory |  input_2_0_V  |     array    |
|input_2_1_V_address0  | out |    4|  ap_memory |  input_2_1_V  |     array    |
|input_2_1_V_ce0       | out |    1|  ap_memory |  input_2_1_V  |     array    |
|input_2_1_V_q0        |  in |   40|  ap_memory |  input_2_1_V  |     array    |
|input_2_1_V_address1  | out |    4|  ap_memory |  input_2_1_V  |     array    |
|input_2_1_V_ce1       | out |    1|  ap_memory |  input_2_1_V  |     array    |
|input_2_1_V_q1        |  in |   40|  ap_memory |  input_2_1_V  |     array    |
|input_2_2_V_address0  | out |    4|  ap_memory |  input_2_2_V  |     array    |
|input_2_2_V_ce0       | out |    1|  ap_memory |  input_2_2_V  |     array    |
|input_2_2_V_q0        |  in |   40|  ap_memory |  input_2_2_V  |     array    |
|input_2_2_V_address1  | out |    4|  ap_memory |  input_2_2_V  |     array    |
|input_2_2_V_ce1       | out |    1|  ap_memory |  input_2_2_V  |     array    |
|input_2_2_V_q1        |  in |   40|  ap_memory |  input_2_2_V  |     array    |
+----------------------+-----+-----+------------+---------------+--------------+

