\hypertarget{struct_a_d_c___type_def}{}\section{A\+D\+C\+\_\+\+Type\+Def Struct Reference}
\label{struct_a_d_c___type_def}\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}


Analog to Digital Converter.  




{\ttfamily \#include $<$stm32f030x6.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{I\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}{I\+ER}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_a7a12ab903dcfa91c96beb2e36562eed6}{C\+F\+G\+R1}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}{C\+F\+G\+R2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_ad969d65fa03d3b7940bbc4250b773893}{S\+M\+PR}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_ac4ac04e673b5b8320d53f7b0947db902}{R\+E\+S\+E\+R\+V\+E\+D1}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}{R\+E\+S\+E\+R\+V\+E\+D2}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_a63d179b7a36a715dce7203858d3be132}{TR}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_af2b40c5e36a5e861490988275499e158}{R\+E\+S\+E\+R\+V\+E\+D3}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_a0ffde5fc9674bafc8a44e80cf36953a3}{C\+H\+S\+E\+LR}
\item 
uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_a49083e2b5eda616f714b3fd18136d680}{R\+E\+S\+E\+R\+V\+E\+D4} \mbox{[}5\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Analog to Digital Converter. 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_a_d_c___type_def_a7a12ab903dcfa91c96beb2e36562eed6}\label{struct_a_d_c___type_def_a7a12ab903dcfa91c96beb2e36562eed6}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!C\+F\+G\+R1@{C\+F\+G\+R1}}
\index{C\+F\+G\+R1@{C\+F\+G\+R1}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+F\+G\+R1}{CFGR1}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t C\+F\+G\+R1}

A\+DC configuration register 1, Address offset\+: 0x0C \mbox{\Hypertarget{struct_a_d_c___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}\label{struct_a_d_c___type_def_ad587bd6f59142b90c879b7c8aaf1bb8c}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!C\+F\+G\+R2@{C\+F\+G\+R2}}
\index{C\+F\+G\+R2@{C\+F\+G\+R2}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+F\+G\+R2}{CFGR2}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t C\+F\+G\+R2}

A\+DC configuration register 2, Address offset\+: 0x10 \mbox{\Hypertarget{struct_a_d_c___type_def_a0ffde5fc9674bafc8a44e80cf36953a3}\label{struct_a_d_c___type_def_a0ffde5fc9674bafc8a44e80cf36953a3}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!C\+H\+S\+E\+LR@{C\+H\+S\+E\+LR}}
\index{C\+H\+S\+E\+LR@{C\+H\+S\+E\+LR}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+H\+S\+E\+LR}{CHSELR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t C\+H\+S\+E\+LR}

A\+DC group regular sequencer register, Address offset\+: 0x28 \mbox{\Hypertarget{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_a_d_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t CR}

A\+DC control register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}\label{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!DR@{DR}}
\index{DR@{DR}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t DR}

A\+DC group regular data register, Address offset\+: 0x40 \mbox{\Hypertarget{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}\label{struct_a_d_c___type_def_a6566f8cfbd1d8aa7e8db046aa35e77db}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!I\+ER@{I\+ER}}
\index{I\+ER@{I\+ER}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I\+ER}{IER}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t I\+ER}

A\+DC interrupt enable register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}\label{struct_a_d_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!I\+SR@{I\+SR}}
\index{I\+SR@{I\+SR}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I\+SR}{ISR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t I\+SR}

A\+DC interrupt and status register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_a_d_c___type_def_ac4ac04e673b5b8320d53f7b0947db902}\label{struct_a_d_c___type_def_ac4ac04e673b5b8320d53f7b0947db902}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D1}

Reserved, 0x18 \mbox{\Hypertarget{struct_a_d_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}\label{struct_a_d_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}}
\index{R\+E\+S\+E\+R\+V\+E\+D2@{R\+E\+S\+E\+R\+V\+E\+D2}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D2}

Reserved, 0x1C \mbox{\Hypertarget{struct_a_d_c___type_def_af2b40c5e36a5e861490988275499e158}\label{struct_a_d_c___type_def_af2b40c5e36a5e861490988275499e158}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}}
\index{R\+E\+S\+E\+R\+V\+E\+D3@{R\+E\+S\+E\+R\+V\+E\+D3}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D3}

Reserved, 0x24 \mbox{\Hypertarget{struct_a_d_c___type_def_a49083e2b5eda616f714b3fd18136d680}\label{struct_a_d_c___type_def_a49083e2b5eda616f714b3fd18136d680}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}}
\index{R\+E\+S\+E\+R\+V\+E\+D4@{R\+E\+S\+E\+R\+V\+E\+D4}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D4}{RESERVED4}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D4}

Reserved, 0x2C \mbox{\Hypertarget{struct_a_d_c___type_def_ad969d65fa03d3b7940bbc4250b773893}\label{struct_a_d_c___type_def_ad969d65fa03d3b7940bbc4250b773893}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!S\+M\+PR@{S\+M\+PR}}
\index{S\+M\+PR@{S\+M\+PR}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{S\+M\+PR}{SMPR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t S\+M\+PR}

A\+DC sampling time register, Address offset\+: 0x14 \mbox{\Hypertarget{struct_a_d_c___type_def_a63d179b7a36a715dce7203858d3be132}\label{struct_a_d_c___type_def_a63d179b7a36a715dce7203858d3be132}} 
\index{A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}!TR@{TR}}
\index{TR@{TR}!A\+D\+C\+\_\+\+Type\+Def@{A\+D\+C\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{TR}{TR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t TR}

A\+DC analog watchdog 1 threshold register, Address offset\+: 0x20 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f030x6_8h}{stm32f030x6.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f030x8_8h}{stm32f030x8.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f030xc_8h}{stm32f030xc.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f031x6_8h}{stm32f031x6.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f038xx_8h}{stm32f038xx.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f042x6_8h}{stm32f042x6.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f048xx_8h}{stm32f048xx.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f051x8_8h}{stm32f051x8.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f058xx_8h}{stm32f058xx.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f070x6_8h}{stm32f070x6.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f070xb_8h}{stm32f070xb.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f071xb_8h}{stm32f071xb.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f072xb_8h}{stm32f072xb.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f078xx_8h}{stm32f078xx.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f091xc_8h}{stm32f091xc.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f098xx_8h}{stm32f098xx.\+h}\end{DoxyCompactItemize}
