INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/PC-28/Desktop/Abbas Khan/async_down_counter_case/async_down_counter_case.srcs/sources_1/new/async_down_counter_case.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_down_counter_case
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/PC-28/Desktop/Abbas Khan/async_down_counter_case/async_down_counter_case.srcs/sim_1/new/async_down_counter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_down_counter_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PC-28/Desktop/Abbas Khan/async_down_counter_case/async_down_counter_case.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
