# pypto.set_cube_tile_shapes

<!-- md-trans-meta sourceCommit=d92d51ac286ac6802735f52dae2fade039bbc9b3 translatedAt=2026-08-18T12:07:13.235Z pushedAt=2026-08-26T09:10:38.128Z -->

## Applicable Products

- Ascend 950PR/Ascend 950DT: Supported
- Atlas A3 training products/Atlas A3 inference products: Supported
- Atlas A2 training products/Atlas A2 inference products: Supported

## Description

Before calling `pypto.matmul` or `pypto.scaled_mm`, you must call this API to set the tile shape for matrix operations. For details about the tile configuration, see [Matmul High-Performance Programming](../../tutorials/debug/matmul_performance_guide.md).

## Prototype

```python
set_cube_tile_shapes(m: List[int], k: List[int], n: List[int], enable_split_k: bool = False) -> None
```

## Parameters

| Parameter | Input/Output | Description |
|-------------------|-----------|--------------------------------------------------------------------------------------------------|
| **m** | Input | Split size of the tile shape on the m dimension at L0 and L1, which is a list of two integers corresponding to the split sizes of mL0 and mL1. |
| **k** | Input | Split size of the tile shape on the k dimension at L0 and L1, which is a list of two integers corresponding to the split sizes of kL0 and kL1. |
| **n** | Input | Split size of the tile shape on the n dimension at L0 and L1, which is a list of two integers corresponding to the split sizes of nL0 and nL1. |
| **enable_split_k** | Input | Set to **True** to enable the multi-core K-splitting feature of matmul (a convenience switch that **does not guarantee optimal performance**); defaults to **False**, indicating that multi-core K-splitting is not enabled.<br>For performance tuning, it is recommended to implement K-splitting manually on the frontend. For details, see [Matmul High-Performance Programming](../../tutorials/debug/matmul_performance_guide.md). |

## Return Value

void

## Constraints

- Alignment constraints

    - General alignment constraints

    **mL0**, **mL1**, **kL0**, **kL1**, **nL0**, and **nL1** must all satisfy 32-byte alignment (the **DT_FP32** input scenario requires 16-element alignment). For example, when the input matrix data type is **DT_FP16**, `kL0 * sizeof(DT_FP16) % 32 == 0`.

    - Basic relationship constraints

    | Constraint Item | Requirement |
    |:-------|:-----|
    | mL0 and mL1 | `mL0 > 0` and `mL0 ≤ mL1` and `mL1 % mL0 == 0` |
    | kL0 and kL1 | `kL0 > 0` and `kL0 ≤ kL1` and `kL1 % kL0 == 0` |
    | nL0 and nL1 | `nL0 > 0` and `nL0 ≤ nL1` and `nL1 % nL0 == 0` |

    - ND-format-specific constraints

    When matrix A is in the ND **format** and transposed (that is, the data layout is [K, M]), mL0 must satisfy 32-byte alignment.

    - NZ-format-specific constraints

    When matrices A and B are in the NZ **format**, the outer-axis tile shape must satisfy 16-element alignment, and the inner-axis tile shape must satisfy 32-byte alignment. For example, when matrix A is not transposed, the outer axis is M and the inner axis is K, so mL0 and mL1 must satisfy 16-element alignment, and kL0 and kL1 must satisfy 32-byte alignment.

    - **scaled_mm** specific constraints

    When calling `pypto.scaled_mm`, the requirement `kL0 % 64 == 0` must be satisfied.

- Spatial constraint

    - When the input dtype is **DT_FP16**, **DT_BF16**, or **DT_FP32**:

    ```txt
    CeilAlign(mL0, 16) × CeilAlign(kL0, 16) × sizeof(aDtype) ≤ L0A_size
    CeilAlign(nL0, 16) × CeilAlign(kL0, 16) × sizeof(bDtype) ≤ L0B_size
    CeilAlign(mL0, 16) × CeilAlign(nL0, 16) × sizeof(cDtype) ≤ L0C_size
    CeilAlign(mL1, 16) × CeilAlign(kL1, 16) × sizeof(aDtype) + CeilAlign(nL1, 16) × CeilAlign(kL1, 16) × sizeof(bDtype) ≤ L1_size
    ```

    - When the input dtype is **DT_INT8**, **DT_FP8E5M2**, **DT_FP8E4M3**, or **DT_HF8**:

    ```txt
    CeilAlign(mL0, 32) × CeilAlign(kL0, 32) × sizeof(aDtype) ≤ L0A_size
    CeilAlign(nL0, 32) × CeilAlign(kL0, 32) × sizeof(bDtype) ≤ L0B_size
    CeilAlign(mL0, 32) × CeilAlign(nL0, 32) × sizeof(cDtype) ≤ L0C_size
    CeilAlign(mL1, 32) × CeilAlign(kL1, 32) × sizeof(aDtype) + CeilAlign(nL1, 32) × CeilAlign(kL1, 32) × sizeof(bDtype) ≤ L1_size
    ```

    - **Bias** spatial constraint:

    After the bias data reaches the BTBuffer, it is all converted to fp32 and must satisfy the following constraints:

    ```txt
    nL0 × 4 ≤ BTBuffer_size
    ```

    - **FixPipe** spatial constraint:

    The scaleTensor data is of type uint64_t and must satisfy the following constraints:

    ```txt
    nL0 × 8 ≤ FixBuffer_size
    ```

    Where:
    - **aDtype** and **bDtype** are the input matrix data types.
    - **cDtype** is the output matrix data type. When the input is **DT_INT8**, **cDtype** is **DT_INT32**; in other scenarios, **cDtype** is **DT_FP32**.
    - The element alignment of `CeilAlign(value, align)` is implemented as `(value + align - 1) / align * align`.

- Multi-core K-splitting constraints.

    - Multi-core K-splitting is supported only for 2D/3D/4D matrices.
    - In the multi-core K-splitting scenario, only **out\_dtype** data types **DT\_FP32** or **DT\_INT32** are supported.
    - The Bias/FixPipe (including ReLU) scenario does not support stacking the multi-core K-splitting feature.

## Example

```python
# Basic configuration.
pypto.set_cube_tile_shapes([128, 128], [128, 128], [128, 128])

# Enable multi-core K-splitting (a convenience switch that does not guarantee optimal performance; see Matmul High-Performance Programming for performance tuning).
pypto.set_cube_tile_shapes([128, 128], [64, 256], [128, 128], enable_split_k=True)
```
