set clock_constraint { \
    name clk \
    module vector_add \
    port ap_clk \
    period 3.3 \
    uncertainty 0.891 \
}

set all_path {}

set false_path {}

