Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jun 14 19:04:50 2024
| Host         : dario-pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UART_tappo_timing_summary_routed.rpt -pb UART_tappo_timing_summary_routed.pb -rpx UART_tappo_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_tappo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     49          
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   10          
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (50)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (93)
5. checking no_input_delay (10)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (50)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: rs232/FSM_sequential_stbeCur_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: rs232/rClkDiv_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: rs232/rClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (93)
-------------------------------------------------
 There are 93 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.351        0.000                      0                  118        0.220        0.000                      0                  118        4.500        0.000                       0                    56  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        15.351        0.000                      0                  118        0.220        0.000                      0                  118        4.500        0.000                       0                    56  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       15.351ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.351ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            debouncer/deb.count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 1.056ns (25.233%)  route 3.129ns (74.767%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 25.027 - 20.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.724     5.327    debouncer/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  debouncer/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  debouncer/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.833     6.616    debouncer/count[28]
    SLICE_X2Y92          LUT4 (Prop_lut4_I1_O)        0.124     6.740 f  debouncer/deb.count[31]_i_9/O
                         net (fo=2, routed)           0.672     7.412    debouncer/deb.count[31]_i_9_n_0
    SLICE_X2Y91          LUT5 (Prop_lut5_I4_O)        0.148     7.560 f  debouncer/deb.count[31]_i_5/O
                         net (fo=2, routed)           0.813     8.373    debouncer/deb.count[31]_i_5_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I2_O)        0.328     8.701 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.810     9.512    debouncer/deb.count[31]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  debouncer/deb.count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.604    25.027    debouncer/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  debouncer/deb.count_reg[25]/C
                         clock pessimism              0.300    25.327    
                         clock uncertainty           -0.035    25.291    
    SLICE_X3Y91          FDRE (Setup_fdre_C_R)       -0.429    24.862    debouncer/deb.count_reg[25]
  -------------------------------------------------------------------
                         required time                         24.862    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                 15.351    

Slack (MET) :             15.351ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            debouncer/deb.count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 1.056ns (25.233%)  route 3.129ns (74.767%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 25.027 - 20.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.724     5.327    debouncer/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  debouncer/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  debouncer/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.833     6.616    debouncer/count[28]
    SLICE_X2Y92          LUT4 (Prop_lut4_I1_O)        0.124     6.740 f  debouncer/deb.count[31]_i_9/O
                         net (fo=2, routed)           0.672     7.412    debouncer/deb.count[31]_i_9_n_0
    SLICE_X2Y91          LUT5 (Prop_lut5_I4_O)        0.148     7.560 f  debouncer/deb.count[31]_i_5/O
                         net (fo=2, routed)           0.813     8.373    debouncer/deb.count[31]_i_5_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I2_O)        0.328     8.701 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.810     9.512    debouncer/deb.count[31]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  debouncer/deb.count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.604    25.027    debouncer/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  debouncer/deb.count_reg[26]/C
                         clock pessimism              0.300    25.327    
                         clock uncertainty           -0.035    25.291    
    SLICE_X3Y91          FDRE (Setup_fdre_C_R)       -0.429    24.862    debouncer/deb.count_reg[26]
  -------------------------------------------------------------------
                         required time                         24.862    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                 15.351    

Slack (MET) :             15.351ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            debouncer/deb.count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 1.056ns (25.233%)  route 3.129ns (74.767%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 25.027 - 20.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.724     5.327    debouncer/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  debouncer/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  debouncer/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.833     6.616    debouncer/count[28]
    SLICE_X2Y92          LUT4 (Prop_lut4_I1_O)        0.124     6.740 f  debouncer/deb.count[31]_i_9/O
                         net (fo=2, routed)           0.672     7.412    debouncer/deb.count[31]_i_9_n_0
    SLICE_X2Y91          LUT5 (Prop_lut5_I4_O)        0.148     7.560 f  debouncer/deb.count[31]_i_5/O
                         net (fo=2, routed)           0.813     8.373    debouncer/deb.count[31]_i_5_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I2_O)        0.328     8.701 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.810     9.512    debouncer/deb.count[31]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  debouncer/deb.count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.604    25.027    debouncer/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  debouncer/deb.count_reg[27]/C
                         clock pessimism              0.300    25.327    
                         clock uncertainty           -0.035    25.291    
    SLICE_X3Y91          FDRE (Setup_fdre_C_R)       -0.429    24.862    debouncer/deb.count_reg[27]
  -------------------------------------------------------------------
                         required time                         24.862    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                 15.351    

Slack (MET) :             15.351ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            debouncer/deb.count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 1.056ns (25.233%)  route 3.129ns (74.767%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 25.027 - 20.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.724     5.327    debouncer/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  debouncer/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  debouncer/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.833     6.616    debouncer/count[28]
    SLICE_X2Y92          LUT4 (Prop_lut4_I1_O)        0.124     6.740 f  debouncer/deb.count[31]_i_9/O
                         net (fo=2, routed)           0.672     7.412    debouncer/deb.count[31]_i_9_n_0
    SLICE_X2Y91          LUT5 (Prop_lut5_I4_O)        0.148     7.560 f  debouncer/deb.count[31]_i_5/O
                         net (fo=2, routed)           0.813     8.373    debouncer/deb.count[31]_i_5_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I2_O)        0.328     8.701 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.810     9.512    debouncer/deb.count[31]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  debouncer/deb.count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.604    25.027    debouncer/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  debouncer/deb.count_reg[28]/C
                         clock pessimism              0.300    25.327    
                         clock uncertainty           -0.035    25.291    
    SLICE_X3Y91          FDRE (Setup_fdre_C_R)       -0.429    24.862    debouncer/deb.count_reg[28]
  -------------------------------------------------------------------
                         required time                         24.862    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                 15.351    

Slack (MET) :             15.463ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            debouncer/deb.count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 1.056ns (26.096%)  route 2.991ns (73.904%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 25.026 - 20.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.724     5.327    debouncer/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  debouncer/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  debouncer/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.833     6.616    debouncer/count[28]
    SLICE_X2Y92          LUT4 (Prop_lut4_I1_O)        0.124     6.740 f  debouncer/deb.count[31]_i_9/O
                         net (fo=2, routed)           0.672     7.412    debouncer/deb.count[31]_i_9_n_0
    SLICE_X2Y91          LUT5 (Prop_lut5_I4_O)        0.148     7.560 f  debouncer/deb.count[31]_i_5/O
                         net (fo=2, routed)           0.813     8.373    debouncer/deb.count[31]_i_5_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I2_O)        0.328     8.701 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.672     9.373    debouncer/deb.count[31]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  debouncer/deb.count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.603    25.026    debouncer/CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  debouncer/deb.count_reg[21]/C
                         clock pessimism              0.275    25.301    
                         clock uncertainty           -0.035    25.265    
    SLICE_X3Y90          FDRE (Setup_fdre_C_R)       -0.429    24.836    debouncer/deb.count_reg[21]
  -------------------------------------------------------------------
                         required time                         24.836    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                 15.463    

Slack (MET) :             15.463ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            debouncer/deb.count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 1.056ns (26.096%)  route 2.991ns (73.904%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 25.026 - 20.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.724     5.327    debouncer/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  debouncer/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  debouncer/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.833     6.616    debouncer/count[28]
    SLICE_X2Y92          LUT4 (Prop_lut4_I1_O)        0.124     6.740 f  debouncer/deb.count[31]_i_9/O
                         net (fo=2, routed)           0.672     7.412    debouncer/deb.count[31]_i_9_n_0
    SLICE_X2Y91          LUT5 (Prop_lut5_I4_O)        0.148     7.560 f  debouncer/deb.count[31]_i_5/O
                         net (fo=2, routed)           0.813     8.373    debouncer/deb.count[31]_i_5_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I2_O)        0.328     8.701 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.672     9.373    debouncer/deb.count[31]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  debouncer/deb.count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.603    25.026    debouncer/CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  debouncer/deb.count_reg[22]/C
                         clock pessimism              0.275    25.301    
                         clock uncertainty           -0.035    25.265    
    SLICE_X3Y90          FDRE (Setup_fdre_C_R)       -0.429    24.836    debouncer/deb.count_reg[22]
  -------------------------------------------------------------------
                         required time                         24.836    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                 15.463    

Slack (MET) :             15.463ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            debouncer/deb.count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 1.056ns (26.096%)  route 2.991ns (73.904%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 25.026 - 20.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.724     5.327    debouncer/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  debouncer/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  debouncer/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.833     6.616    debouncer/count[28]
    SLICE_X2Y92          LUT4 (Prop_lut4_I1_O)        0.124     6.740 f  debouncer/deb.count[31]_i_9/O
                         net (fo=2, routed)           0.672     7.412    debouncer/deb.count[31]_i_9_n_0
    SLICE_X2Y91          LUT5 (Prop_lut5_I4_O)        0.148     7.560 f  debouncer/deb.count[31]_i_5/O
                         net (fo=2, routed)           0.813     8.373    debouncer/deb.count[31]_i_5_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I2_O)        0.328     8.701 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.672     9.373    debouncer/deb.count[31]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  debouncer/deb.count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.603    25.026    debouncer/CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  debouncer/deb.count_reg[23]/C
                         clock pessimism              0.275    25.301    
                         clock uncertainty           -0.035    25.265    
    SLICE_X3Y90          FDRE (Setup_fdre_C_R)       -0.429    24.836    debouncer/deb.count_reg[23]
  -------------------------------------------------------------------
                         required time                         24.836    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                 15.463    

Slack (MET) :             15.463ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            debouncer/deb.count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 1.056ns (26.096%)  route 2.991ns (73.904%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 25.026 - 20.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.724     5.327    debouncer/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  debouncer/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  debouncer/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.833     6.616    debouncer/count[28]
    SLICE_X2Y92          LUT4 (Prop_lut4_I1_O)        0.124     6.740 f  debouncer/deb.count[31]_i_9/O
                         net (fo=2, routed)           0.672     7.412    debouncer/deb.count[31]_i_9_n_0
    SLICE_X2Y91          LUT5 (Prop_lut5_I4_O)        0.148     7.560 f  debouncer/deb.count[31]_i_5/O
                         net (fo=2, routed)           0.813     8.373    debouncer/deb.count[31]_i_5_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I2_O)        0.328     8.701 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.672     9.373    debouncer/deb.count[31]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  debouncer/deb.count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.603    25.026    debouncer/CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  debouncer/deb.count_reg[24]/C
                         clock pessimism              0.275    25.301    
                         clock uncertainty           -0.035    25.265    
    SLICE_X3Y90          FDRE (Setup_fdre_C_R)       -0.429    24.836    debouncer/deb.count_reg[24]
  -------------------------------------------------------------------
                         required time                         24.836    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                 15.463    

Slack (MET) :             15.469ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            debouncer/deb.count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 1.056ns (26.148%)  route 2.983ns (73.852%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 25.024 - 20.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.724     5.327    debouncer/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  debouncer/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  debouncer/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.833     6.616    debouncer/count[28]
    SLICE_X2Y92          LUT4 (Prop_lut4_I1_O)        0.124     6.740 f  debouncer/deb.count[31]_i_9/O
                         net (fo=2, routed)           0.672     7.412    debouncer/deb.count[31]_i_9_n_0
    SLICE_X2Y91          LUT5 (Prop_lut5_I4_O)        0.148     7.560 f  debouncer/deb.count[31]_i_5/O
                         net (fo=2, routed)           0.813     8.373    debouncer/deb.count[31]_i_5_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I2_O)        0.328     8.701 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.664     9.365    debouncer/deb.count[31]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  debouncer/deb.count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.601    25.024    debouncer/CLK_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  debouncer/deb.count_reg[10]/C
                         clock pessimism              0.275    25.299    
                         clock uncertainty           -0.035    25.263    
    SLICE_X3Y87          FDRE (Setup_fdre_C_R)       -0.429    24.834    debouncer/deb.count_reg[10]
  -------------------------------------------------------------------
                         required time                         24.834    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                 15.469    

Slack (MET) :             15.469ns  (required time - arrival time)
  Source:                 debouncer/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            debouncer/deb.count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 1.056ns (26.148%)  route 2.983ns (73.852%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 25.024 - 20.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.724     5.327    debouncer/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  debouncer/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  debouncer/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.833     6.616    debouncer/count[28]
    SLICE_X2Y92          LUT4 (Prop_lut4_I1_O)        0.124     6.740 f  debouncer/deb.count[31]_i_9/O
                         net (fo=2, routed)           0.672     7.412    debouncer/deb.count[31]_i_9_n_0
    SLICE_X2Y91          LUT5 (Prop_lut5_I4_O)        0.148     7.560 f  debouncer/deb.count[31]_i_5/O
                         net (fo=2, routed)           0.813     8.373    debouncer/deb.count[31]_i_5_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I2_O)        0.328     8.701 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.664     9.365    debouncer/deb.count[31]_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  debouncer/deb.count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.601    25.024    debouncer/CLK_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  debouncer/deb.count_reg[11]/C
                         clock pessimism              0.275    25.299    
                         clock uncertainty           -0.035    25.263    
    SLICE_X3Y87          FDRE (Setup_fdre_C_R)       -0.429    24.834    debouncer/deb.count_reg[11]
  -------------------------------------------------------------------
                         required time                         24.834    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                 15.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 rs232/clkDiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            rs232/rClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.450%)  route 0.138ns (42.550%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.483    rs232/CLK
    SLICE_X52Y94         FDRE                                         r  rs232/clkDiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  rs232/clkDiv_reg[6]/Q
                         net (fo=5, routed)           0.138     1.762    rs232/clkDiv_reg[6]
    SLICE_X53Y94         LUT6 (Prop_lut6_I2_O)        0.045     1.807 r  rs232/rClk_i_1/O
                         net (fo=1, routed)           0.000     1.807    rs232/rClk_i_1_n_0
    SLICE_X53Y94         FDRE                                         r  rs232/rClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.834     1.999    rs232/CLK
    SLICE_X53Y94         FDRE                                         r  rs232/rClk_reg/C
                         clock pessimism             -0.502     1.496    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.091     1.587    rs232/rClk_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 debouncer/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            rs232/FSM_sequential_stbeCur_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.190ns (53.515%)  route 0.165ns (46.485%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.600     1.519    debouncer/CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  debouncer/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  debouncer/CLEARED_BTN_reg/Q
                         net (fo=3, routed)           0.165     1.825    rs232/WR_STROBE_CLRD
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.049     1.874 r  rs232/FSM_sequential_stbeCur[1]_i_2/O
                         net (fo=1, routed)           0.000     1.874    rs232/stbeNext[1]
    SLICE_X0Y87          FDRE                                         r  rs232/FSM_sequential_stbeCur_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.873     2.038    rs232/CLK
    SLICE_X0Y87          FDRE                                         r  rs232/FSM_sequential_stbeCur_reg[1]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.107     1.642    rs232/FSM_sequential_stbeCur_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 rs232/clkDiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            rs232/clkDiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.165%)  route 0.157ns (45.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.483    rs232/CLK
    SLICE_X52Y93         FDRE                                         r  rs232/clkDiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  rs232/clkDiv_reg[1]/Q
                         net (fo=8, routed)           0.157     1.782    rs232/clkDiv_reg[1]
    SLICE_X52Y94         LUT6 (Prop_lut6_I2_O)        0.045     1.827 r  rs232/clkDiv[5]_i_1/O
                         net (fo=1, routed)           0.000     1.827    rs232/plusOp[5]
    SLICE_X52Y94         FDRE                                         r  rs232/clkDiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.834     1.999    rs232/CLK
    SLICE_X52Y94         FDRE                                         r  rs232/clkDiv_reg[5]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.092     1.591    rs232/clkDiv_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 rs232/clkDiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            rs232/clkDiv_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.227ns (68.096%)  route 0.106ns (31.904%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.483    rs232/CLK
    SLICE_X52Y94         FDRE                                         r  rs232/clkDiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.128     1.611 r  rs232/clkDiv_reg[2]/Q
                         net (fo=7, routed)           0.106     1.718    rs232/clkDiv_reg[2]
    SLICE_X52Y94         LUT6 (Prop_lut6_I1_O)        0.099     1.817 r  rs232/clkDiv[6]_i_1/O
                         net (fo=1, routed)           0.000     1.817    rs232/plusOp[6]
    SLICE_X52Y94         FDRE                                         r  rs232/clkDiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.834     1.999    rs232/CLK
    SLICE_X52Y94         FDRE                                         r  rs232/clkDiv_reg[6]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.091     1.574    rs232/clkDiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 debouncer/CLEARED_BTN_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            rs232/FSM_sequential_stbeCur_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.986%)  route 0.165ns (47.014%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.600     1.519    debouncer/CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  debouncer/CLEARED_BTN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  debouncer/CLEARED_BTN_reg/Q
                         net (fo=3, routed)           0.165     1.825    rs232/WR_STROBE_CLRD
    SLICE_X0Y87          LUT4 (Prop_lut4_I3_O)        0.045     1.870 r  rs232/FSM_sequential_stbeCur[0]_i_1/O
                         net (fo=1, routed)           0.000     1.870    rs232/stbeNext[0]
    SLICE_X0Y87          FDRE                                         r  rs232/FSM_sequential_stbeCur_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.873     2.038    rs232/CLK
    SLICE_X0Y87          FDRE                                         r  rs232/FSM_sequential_stbeCur_reg[0]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.092     1.627    rs232/FSM_sequential_stbeCur_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 rs232/clkDiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            rs232/clkDiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.184ns (51.423%)  route 0.174ns (48.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.564     1.483    rs232/CLK
    SLICE_X52Y94         FDRE                                         r  rs232/clkDiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  rs232/clkDiv_reg[6]/Q
                         net (fo=5, routed)           0.174     1.798    rs232/clkDiv_reg[6]
    SLICE_X52Y94         LUT4 (Prop_lut4_I0_O)        0.043     1.841 r  rs232/clkDiv[8]_i_2/O
                         net (fo=1, routed)           0.000     1.841    rs232/plusOp[8]
    SLICE_X52Y94         FDRE                                         r  rs232/clkDiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.834     1.999    rs232/CLK
    SLICE_X52Y94         FDRE                                         r  rs232/clkDiv_reg[8]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.107     1.590    rs232/clkDiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 debouncer/BTN_state_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            debouncer/CLEARED_BTN_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.830%)  route 0.173ns (48.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.601     1.520    debouncer/CLK_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  debouncer/BTN_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  debouncer/BTN_state_reg/Q
                         net (fo=4, routed)           0.173     1.834    debouncer/BTN_state_reg_n_0
    SLICE_X1Y86          LUT6 (Prop_lut6_I0_O)        0.045     1.879 r  debouncer/CLEARED_BTN_i_1/O
                         net (fo=1, routed)           0.000     1.879    debouncer/CLEARED_BTN_i_1_n_0
    SLICE_X1Y86          FDRE                                         r  debouncer/CLEARED_BTN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.872     2.037    debouncer/CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  debouncer/CLEARED_BTN_reg/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.091     1.625    debouncer/CLEARED_BTN_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 debouncer/deb.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            debouncer/deb.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.600     1.519    debouncer/CLK_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  debouncer/deb.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  debouncer/deb.count_reg[0]/Q
                         net (fo=4, routed)           0.175     1.859    debouncer/count[0]
    SLICE_X2Y86          LUT4 (Prop_lut4_I3_O)        0.045     1.904 r  debouncer/deb.count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.904    debouncer/deb.count[0]_i_1_n_0
    SLICE_X2Y86          FDRE                                         r  debouncer/deb.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.872     2.037    debouncer/CLK_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  debouncer/deb.count_reg[0]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.120     1.639    debouncer/deb.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 debouncer/deb.count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            debouncer/deb.count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.603     1.522    debouncer/CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  debouncer/deb.count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  debouncer/deb.count_reg[24]/Q
                         net (fo=3, routed)           0.120     1.784    debouncer/count[24]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  debouncer/deb.count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    debouncer/data0[24]
    SLICE_X3Y90          FDRE                                         r  debouncer/deb.count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.876     2.041    debouncer/CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  debouncer/deb.count_reg[24]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    debouncer/deb.count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 debouncer/deb.count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            debouncer/deb.count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.603     1.522    debouncer/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  debouncer/deb.count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  debouncer/deb.count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.784    debouncer/count[28]
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  debouncer/deb.count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    debouncer/data0[28]
    SLICE_X3Y91          FDRE                                         r  debouncer/deb.count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.876     2.041    debouncer/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  debouncer/deb.count_reg[28]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.105     1.627    debouncer/deb.count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y88     RD_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y85     data_out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y85     data_out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y86     data_out_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y85     data_out_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y85     data_out_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y89     data_out_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y89     data_out_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y89     data_out_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X7Y88     RD_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X7Y88     RD_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X2Y85     data_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X2Y85     data_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X2Y85     data_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X2Y85     data_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X4Y86     data_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X4Y86     data_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X2Y85     data_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X2Y85     data_out_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y88     RD_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y88     RD_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     data_out_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     data_out_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     data_out_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     data_out_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     data_out_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y86     data_out_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     data_out_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     data_out_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            rs232/RDA_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.842ns  (logic 1.657ns (28.363%)  route 4.185ns (71.637%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=11, routed)          3.653     5.160    rs232/RST_IBUF
    SLICE_X7Y88          LUT2 (Prop_lut2_I1_O)        0.150     5.310 f  rs232/RDA_i_2/O
                         net (fo=1, routed)           0.532     5.842    rs232/RDA_i_2_n_0
    SLICE_X7Y89          FDCE                                         f  rs232/RDA_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            rs232/rdReg_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.798ns  (logic 1.631ns (28.133%)  route 4.167ns (71.867%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=11, routed)          3.653     5.160    rs232/RST_IBUF
    SLICE_X7Y88          LUT4 (Prop_lut4_I1_O)        0.124     5.284 r  rs232/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.514     5.798    rs232/rdReg0
    SLICE_X2Y87          FDRE                                         r  rs232/rdReg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            rs232/rdReg_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.651ns  (logic 1.631ns (28.862%)  route 4.020ns (71.138%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=11, routed)          3.653     5.160    rs232/RST_IBUF
    SLICE_X7Y88          LUT4 (Prop_lut4_I1_O)        0.124     5.284 r  rs232/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.367     5.651    rs232/rdReg0
    SLICE_X2Y88          FDRE                                         r  rs232/rdReg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            rs232/rdReg_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.641ns  (logic 1.631ns (28.915%)  route 4.010ns (71.085%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=11, routed)          3.653     5.160    rs232/RST_IBUF
    SLICE_X7Y88          LUT4 (Prop_lut4_I1_O)        0.124     5.284 r  rs232/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.357     5.641    rs232/rdReg0
    SLICE_X4Y88          FDRE                                         r  rs232/rdReg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            rs232/rdReg_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.641ns  (logic 1.631ns (28.915%)  route 4.010ns (71.085%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=11, routed)          3.653     5.160    rs232/RST_IBUF
    SLICE_X7Y88          LUT4 (Prop_lut4_I1_O)        0.124     5.284 r  rs232/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.357     5.641    rs232/rdReg0
    SLICE_X4Y88          FDRE                                         r  rs232/rdReg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            rs232/rdReg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.640ns  (logic 1.631ns (28.919%)  route 4.009ns (71.081%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=11, routed)          3.653     5.160    rs232/RST_IBUF
    SLICE_X7Y88          LUT4 (Prop_lut4_I1_O)        0.124     5.284 r  rs232/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.356     5.640    rs232/rdReg0
    SLICE_X4Y87          FDRE                                         r  rs232/rdReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            rs232/rdReg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.640ns  (logic 1.631ns (28.919%)  route 4.009ns (71.081%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=11, routed)          3.653     5.160    rs232/RST_IBUF
    SLICE_X7Y88          LUT4 (Prop_lut4_I1_O)        0.124     5.284 r  rs232/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.356     5.640    rs232/rdReg0
    SLICE_X4Y87          FDRE                                         r  rs232/rdReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            rs232/rdReg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.640ns  (logic 1.631ns (28.919%)  route 4.009ns (71.081%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=11, routed)          3.653     5.160    rs232/RST_IBUF
    SLICE_X7Y88          LUT4 (Prop_lut4_I1_O)        0.124     5.284 r  rs232/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.356     5.640    rs232/rdReg0
    SLICE_X4Y87          FDRE                                         r  rs232/rdReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            rs232/rdReg_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.640ns  (logic 1.631ns (28.919%)  route 4.009ns (71.081%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=11, routed)          3.653     5.160    rs232/RST_IBUF
    SLICE_X7Y88          LUT4 (Prop_lut4_I1_O)        0.124     5.284 r  rs232/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.356     5.640    rs232/rdReg0
    SLICE_X4Y87          FDRE                                         r  rs232/rdReg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            rs232/FSM_sequential_strCur_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.091ns  (logic 1.631ns (32.038%)  route 3.460ns (67.962%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=11, routed)          3.460     4.967    rs232/RST_IBUF
    SLICE_X6Y87          LUT6 (Prop_lut6_I5_O)        0.124     5.091 r  rs232/FSM_sequential_strCur[1]_i_1/O
                         net (fo=1, routed)           0.000     5.091    rs232/FSM_sequential_strCur[1]_i_1_n_0
    SLICE_X6Y87          FDRE                                         r  rs232/FSM_sequential_strCur_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rs232/rdSReg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232/rdReg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.148ns (55.408%)  route 0.119ns (44.592%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE                         0.000     0.000 r  rs232/rdSReg_reg[7]/C
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  rs232/rdSReg_reg[7]/Q
                         net (fo=2, routed)           0.119     0.267    rs232/p_0_in7_in
    SLICE_X4Y88          FDRE                                         r  rs232/rdReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232/rdSReg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232/rdReg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.566%)  route 0.127ns (47.434%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE                         0.000     0.000 r  rs232/rdSReg_reg[4]/C
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232/rdSReg_reg[4]/Q
                         net (fo=2, routed)           0.127     0.268    rs232/p_3_in13_in
    SLICE_X2Y87          FDRE                                         r  rs232/rdReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232/rdSReg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232/rdReg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.487%)  route 0.128ns (47.513%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE                         0.000     0.000 r  rs232/rdSReg_reg[5]/C
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232/rdSReg_reg[5]/Q
                         net (fo=2, routed)           0.128     0.269    rs232/p_2_in8_in
    SLICE_X2Y88          FDRE                                         r  rs232/rdReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232/ctr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232/FSM_sequential_strCur_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.186ns (64.964%)  route 0.100ns (35.036%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE                         0.000     0.000 r  rs232/ctr_reg[0]/C
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232/ctr_reg[0]/Q
                         net (fo=8, routed)           0.100     0.241    rs232/ctr_reg[0]
    SLICE_X6Y87          LUT6 (Prop_lut6_I3_O)        0.045     0.286 r  rs232/FSM_sequential_strCur[1]_i_1/O
                         net (fo=1, routed)           0.000     0.286    rs232/FSM_sequential_strCur[1]_i_1_n_0
    SLICE_X6Y87          FDRE                                         r  rs232/FSM_sequential_strCur_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232/rdSReg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232/rdReg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.461%)  route 0.176ns (55.539%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE                         0.000     0.000 r  rs232/rdSReg_reg[0]/C
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232/rdSReg_reg[0]/Q
                         net (fo=1, routed)           0.176     0.317    rs232/rdSReg_reg_n_0_[0]
    SLICE_X4Y87          FDRE                                         r  rs232/rdReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232/rdSReg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232/rdSReg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.148ns (46.224%)  route 0.172ns (53.776%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE                         0.000     0.000 r  rs232/rdSReg_reg[7]/C
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  rs232/rdSReg_reg[7]/Q
                         net (fo=2, routed)           0.172     0.320    rs232/p_0_in7_in
    SLICE_X5Y88          FDRE                                         r  rs232/rdSReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232/rdSReg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232/rdSReg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.141ns (42.775%)  route 0.189ns (57.225%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE                         0.000     0.000 r  rs232/rdSReg_reg[3]/C
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232/rdSReg_reg[3]/Q
                         net (fo=2, routed)           0.189     0.330    rs232/p_4_in10_in
    SLICE_X5Y87          FDRE                                         r  rs232/rdSReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232/tfSReg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232/tfSReg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.243ns (73.708%)  route 0.087ns (26.292%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE                         0.000     0.000 r  rs232/tfSReg_reg[5]/C
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  rs232/tfSReg_reg[5]/Q
                         net (fo=1, routed)           0.087     0.281    rs232/tfSReg[5]
    SLICE_X1Y88          LUT3 (Prop_lut3_I0_O)        0.049     0.330 r  rs232/tfSReg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.330    rs232/p_1_in[4]
    SLICE_X1Y88          FDRE                                         r  rs232/tfSReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232/FSM_onehot_sttCur_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232/tfCtr_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.181ns (51.891%)  route 0.168ns (48.109%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  rs232/FSM_onehot_sttCur_reg[1]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.181     0.181 r  rs232/FSM_onehot_sttCur_reg[1]/Q
                         net (fo=9, routed)           0.168     0.349    rs232/tClkRST
    SLICE_X0Y90          FDRE                                         r  rs232/tfCtr_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232/FSM_onehot_sttCur_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rs232/tfCtr_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.181ns (51.891%)  route 0.168ns (48.109%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE                         0.000     0.000 r  rs232/FSM_onehot_sttCur_reg[1]/C
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.181     0.181 r  rs232/FSM_onehot_sttCur_reg[1]/Q
                         net (fo=9, routed)           0.168     0.349    rs232/tClkRST
    SLICE_X0Y90          FDRE                                         r  rs232/tfCtr_reg[1]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            data_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.569ns  (logic 4.071ns (61.965%)  route 2.499ns (38.035%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.723     5.326    CLK_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  data_out_reg[5]/Q
                         net (fo=1, routed)           2.499     8.342    data_out_OBUF[5]
    J13                  OBUF (Prop_obuf_I_O)         3.553    11.895 r  data_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.895    data_out[5]
    J13                                                               r  data_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.566ns  (logic 4.073ns (62.035%)  route 2.493ns (37.965%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.720     5.323    CLK_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  data_out_reg[0]/Q
                         net (fo=1, routed)           2.493     8.333    data_out_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.555    11.889 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.889    data_out[0]
    U16                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.518ns  (logic 4.008ns (61.488%)  route 2.510ns (38.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.719     5.322    CLK_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  data_out_reg[2]/Q
                         net (fo=1, routed)           2.510     8.288    data_out_OBUF[2]
    V17                  OBUF (Prop_obuf_I_O)         3.552    11.840 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.840    data_out[2]
    V17                                                               r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.500ns  (logic 4.038ns (62.130%)  route 2.461ns (37.870%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.723     5.326    CLK_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  data_out_reg[7]/Q
                         net (fo=1, routed)           2.461     8.305    data_out_OBUF[7]
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.826 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.826    data_out[7]
    H17                                                               r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.388ns  (logic 4.073ns (63.757%)  route 2.315ns (36.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.720     5.323    CLK_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  data_out_reg[1]/Q
                         net (fo=1, routed)           2.315     8.156    data_out_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         3.555    11.711 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.711    data_out[1]
    U17                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            data_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.096ns  (logic 3.991ns (65.469%)  route 2.105ns (34.531%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.722     5.325    CLK_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  data_out_reg[6]/Q
                         net (fo=1, routed)           2.105     7.886    data_out_OBUF[6]
    K15                  OBUF (Prop_obuf_I_O)         3.535    11.421 r  data_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.421    data_out[6]
    K15                                                               r  data_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            data_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.886ns  (logic 4.069ns (69.117%)  route 1.818ns (30.883%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.720     5.323    CLK_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  data_out_reg[4]/Q
                         net (fo=1, routed)           1.818     7.659    data_out_OBUF[4]
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.209 r  data_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.209    data_out[4]
    N14                                                               r  data_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.872ns  (logic 4.070ns (69.308%)  route 1.802ns (30.692%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.720     5.323    CLK_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  data_out_reg[3]/Q
                         net (fo=1, routed)           1.802     7.643    data_out_OBUF[3]
    R18                  OBUF (Prop_obuf_I_O)         3.552    11.195 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.195    data_out[3]
    R18                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232/FSM_sequential_stbeCur_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            rs232/TBE_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.682ns  (logic 0.580ns (34.481%)  route 1.102ns (65.519%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.721     5.324    rs232/CLK
    SLICE_X0Y87          FDRE                                         r  rs232/FSM_sequential_stbeCur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  rs232/FSM_sequential_stbeCur_reg[0]/Q
                         net (fo=3, routed)           0.704     6.484    rs232/stbeCur[0]
    SLICE_X0Y87          LUT1 (Prop_lut1_I0_O)        0.124     6.608 r  rs232/TBE_reg_i_1/O
                         net (fo=1, routed)           0.398     7.006    rs232/TBE_reg_i_1_n_0
    SLICE_X1Y87          LDCE                                         r  rs232/TBE_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            rs232/RDA_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.650ns  (logic 0.608ns (36.838%)  route 1.042ns (63.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.721     5.324    CLK_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  RD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.456     5.780 f  RD_reg/Q
                         net (fo=3, routed)           0.510     6.290    rs232/RD
    SLICE_X7Y88          LUT2 (Prop_lut2_I0_O)        0.152     6.442 f  rs232/RDA_i_2/O
                         net (fo=1, routed)           0.532     6.974    rs232/RDA_i_2_n_0
    SLICE_X7Y89          FDCE                                         f  rs232/RDA_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RD_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            rs232/rdReg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.186ns (38.808%)  route 0.293ns (61.192%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.601     1.520    CLK_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  RD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  RD_reg/Q
                         net (fo=3, routed)           0.170     1.832    rs232/RD
    SLICE_X7Y88          LUT4 (Prop_lut4_I2_O)        0.045     1.877 r  rs232/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.123     2.000    rs232/rdReg0
    SLICE_X4Y87          FDRE                                         r  rs232/rdReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            rs232/rdReg_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.186ns (38.808%)  route 0.293ns (61.192%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.601     1.520    CLK_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  RD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  RD_reg/Q
                         net (fo=3, routed)           0.170     1.832    rs232/RD
    SLICE_X7Y88          LUT4 (Prop_lut4_I2_O)        0.045     1.877 r  rs232/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.123     2.000    rs232/rdReg0
    SLICE_X4Y87          FDRE                                         r  rs232/rdReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            rs232/rdReg_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.186ns (38.808%)  route 0.293ns (61.192%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.601     1.520    CLK_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  RD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  RD_reg/Q
                         net (fo=3, routed)           0.170     1.832    rs232/RD
    SLICE_X7Y88          LUT4 (Prop_lut4_I2_O)        0.045     1.877 r  rs232/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.123     2.000    rs232/rdReg0
    SLICE_X4Y87          FDRE                                         r  rs232/rdReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            rs232/rdReg_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.186ns (38.808%)  route 0.293ns (61.192%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.601     1.520    CLK_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  RD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  RD_reg/Q
                         net (fo=3, routed)           0.170     1.832    rs232/RD
    SLICE_X7Y88          LUT4 (Prop_lut4_I2_O)        0.045     1.877 r  rs232/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.123     2.000    rs232/rdReg0
    SLICE_X4Y87          FDRE                                         r  rs232/rdReg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            rs232/rdReg_reg[6]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.186ns (37.879%)  route 0.305ns (62.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.601     1.520    CLK_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  RD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  RD_reg/Q
                         net (fo=3, routed)           0.170     1.832    rs232/RD
    SLICE_X7Y88          LUT4 (Prop_lut4_I2_O)        0.045     1.877 r  rs232/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.135     2.011    rs232/rdReg0
    SLICE_X4Y88          FDRE                                         r  rs232/rdReg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            rs232/rdReg_reg[7]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.186ns (37.879%)  route 0.305ns (62.121%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.601     1.520    CLK_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  RD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  RD_reg/Q
                         net (fo=3, routed)           0.170     1.832    rs232/RD
    SLICE_X7Y88          LUT4 (Prop_lut4_I2_O)        0.045     1.877 r  rs232/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.135     2.011    rs232/rdReg0
    SLICE_X4Y88          FDRE                                         r  rs232/rdReg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            rs232/rdReg_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.498ns  (logic 0.186ns (37.328%)  route 0.312ns (62.672%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.601     1.520    CLK_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  RD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  RD_reg/Q
                         net (fo=3, routed)           0.170     1.832    rs232/RD
    SLICE_X7Y88          LUT4 (Prop_lut4_I2_O)        0.045     1.877 r  rs232/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.142     2.019    rs232/rdReg0
    SLICE_X2Y88          FDRE                                         r  rs232/rdReg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            rs232/RDA_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.533ns  (logic 0.184ns (34.491%)  route 0.349ns (65.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.601     1.520    CLK_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  RD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  RD_reg/Q
                         net (fo=3, routed)           0.170     1.832    rs232/RD
    SLICE_X7Y88          LUT2 (Prop_lut2_I0_O)        0.043     1.875 f  rs232/RDA_i_2/O
                         net (fo=1, routed)           0.179     2.054    rs232/RDA_i_2_n_0
    SLICE_X7Y89          FDCE                                         f  rs232/RDA_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rs232/FSM_sequential_stbeCur_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            rs232/TBE_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.186ns (33.936%)  route 0.362ns (66.064%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.601     1.520    rs232/CLK
    SLICE_X0Y87          FDRE                                         r  rs232/FSM_sequential_stbeCur_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  rs232/FSM_sequential_stbeCur_reg[0]/Q
                         net (fo=3, routed)           0.234     1.895    rs232/stbeCur[0]
    SLICE_X0Y87          LUT1 (Prop_lut1_I0_O)        0.045     1.940 r  rs232/TBE_reg_i_1/O
                         net (fo=1, routed)           0.128     2.068    rs232/TBE_reg_i_1_n_0
    SLICE_X1Y87          LDCE                                         r  rs232/TBE_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RD_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            rs232/rdReg_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.549ns  (logic 0.186ns (33.888%)  route 0.363ns (66.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.601     1.520    CLK_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  RD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 f  RD_reg/Q
                         net (fo=3, routed)           0.170     1.832    rs232/RD
    SLICE_X7Y88          LUT4 (Prop_lut4_I2_O)        0.045     1.877 r  rs232/rdReg[7]_i_1/O
                         net (fo=8, routed)           0.193     2.069    rs232/rdReg0
    SLICE_X2Y87          FDRE                                         r  rs232/rdReg_reg[4]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            96 Endpoints
Min Delay            96 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            debouncer/deb.count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.188ns  (logic 1.972ns (31.867%)  route 4.216ns (68.133%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=11, routed)          3.057     4.564    debouncer/RST_IBUF
    SLICE_X2Y87          LUT3 (Prop_lut3_I2_O)        0.117     4.681 r  debouncer/deb.count[31]_i_2/O
                         net (fo=32, routed)          0.349     5.030    debouncer/deb.count[31]_i_2_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I0_O)        0.348     5.378 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.810     6.188    debouncer/deb.count[31]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  debouncer/deb.count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.604     5.027    debouncer/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  debouncer/deb.count_reg[25]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            debouncer/deb.count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.188ns  (logic 1.972ns (31.867%)  route 4.216ns (68.133%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=11, routed)          3.057     4.564    debouncer/RST_IBUF
    SLICE_X2Y87          LUT3 (Prop_lut3_I2_O)        0.117     4.681 r  debouncer/deb.count[31]_i_2/O
                         net (fo=32, routed)          0.349     5.030    debouncer/deb.count[31]_i_2_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I0_O)        0.348     5.378 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.810     6.188    debouncer/deb.count[31]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  debouncer/deb.count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.604     5.027    debouncer/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  debouncer/deb.count_reg[26]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            debouncer/deb.count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.188ns  (logic 1.972ns (31.867%)  route 4.216ns (68.133%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=11, routed)          3.057     4.564    debouncer/RST_IBUF
    SLICE_X2Y87          LUT3 (Prop_lut3_I2_O)        0.117     4.681 r  debouncer/deb.count[31]_i_2/O
                         net (fo=32, routed)          0.349     5.030    debouncer/deb.count[31]_i_2_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I0_O)        0.348     5.378 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.810     6.188    debouncer/deb.count[31]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  debouncer/deb.count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.604     5.027    debouncer/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  debouncer/deb.count_reg[27]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            debouncer/deb.count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.188ns  (logic 1.972ns (31.867%)  route 4.216ns (68.133%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=11, routed)          3.057     4.564    debouncer/RST_IBUF
    SLICE_X2Y87          LUT3 (Prop_lut3_I2_O)        0.117     4.681 r  debouncer/deb.count[31]_i_2/O
                         net (fo=32, routed)          0.349     5.030    debouncer/deb.count[31]_i_2_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I0_O)        0.348     5.378 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.810     6.188    debouncer/deb.count[31]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  debouncer/deb.count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.604     5.027    debouncer/CLK_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  debouncer/deb.count_reg[28]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            data_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.067ns  (logic 1.631ns (26.883%)  route 4.436ns (73.117%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_IBUF_inst/O
                         net (fo=11, routed)          3.057     4.564    rs232/RST_IBUF
    SLICE_X2Y87          LUT1 (Prop_lut1_I0_O)        0.124     4.688 r  rs232/FSM_sequential_stbeCur[1]_i_1/O
                         net (fo=12, routed)          1.379     6.067    RST_n
    SLICE_X2Y89          FDRE                                         r  data_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.603     5.026    CLK_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  data_out_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            data_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.067ns  (logic 1.631ns (26.883%)  route 4.436ns (73.117%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  RST_IBUF_inst/O
                         net (fo=11, routed)          3.057     4.564    rs232/RST_IBUF
    SLICE_X2Y87          LUT1 (Prop_lut1_I0_O)        0.124     4.688 r  rs232/FSM_sequential_stbeCur[1]_i_1/O
                         net (fo=12, routed)          1.379     6.067    RST_n
    SLICE_X2Y89          FDRE                                         r  data_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.603     5.026    CLK_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  data_out_reg[7]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            debouncer/deb.count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.050ns  (logic 1.972ns (32.596%)  route 4.078ns (67.404%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=11, routed)          3.057     4.564    debouncer/RST_IBUF
    SLICE_X2Y87          LUT3 (Prop_lut3_I2_O)        0.117     4.681 r  debouncer/deb.count[31]_i_2/O
                         net (fo=32, routed)          0.349     5.030    debouncer/deb.count[31]_i_2_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I0_O)        0.348     5.378 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.672     6.050    debouncer/deb.count[31]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  debouncer/deb.count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.603     5.026    debouncer/CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  debouncer/deb.count_reg[21]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            debouncer/deb.count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.050ns  (logic 1.972ns (32.596%)  route 4.078ns (67.404%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=11, routed)          3.057     4.564    debouncer/RST_IBUF
    SLICE_X2Y87          LUT3 (Prop_lut3_I2_O)        0.117     4.681 r  debouncer/deb.count[31]_i_2/O
                         net (fo=32, routed)          0.349     5.030    debouncer/deb.count[31]_i_2_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I0_O)        0.348     5.378 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.672     6.050    debouncer/deb.count[31]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  debouncer/deb.count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.603     5.026    debouncer/CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  debouncer/deb.count_reg[22]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            debouncer/deb.count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.050ns  (logic 1.972ns (32.596%)  route 4.078ns (67.404%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=11, routed)          3.057     4.564    debouncer/RST_IBUF
    SLICE_X2Y87          LUT3 (Prop_lut3_I2_O)        0.117     4.681 r  debouncer/deb.count[31]_i_2/O
                         net (fo=32, routed)          0.349     5.030    debouncer/deb.count[31]_i_2_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I0_O)        0.348     5.378 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.672     6.050    debouncer/deb.count[31]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  debouncer/deb.count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.603     5.026    debouncer/CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  debouncer/deb.count_reg[23]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            debouncer/deb.count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.050ns  (logic 1.972ns (32.596%)  route 4.078ns (67.404%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RST_IBUF_inst/O
                         net (fo=11, routed)          3.057     4.564    debouncer/RST_IBUF
    SLICE_X2Y87          LUT3 (Prop_lut3_I2_O)        0.117     4.681 r  debouncer/deb.count[31]_i_2/O
                         net (fo=32, routed)          0.349     5.030    debouncer/deb.count[31]_i_2_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I0_O)        0.348     5.378 r  debouncer/deb.count[31]_i_1/O
                         net (fo=31, routed)          0.672     6.050    debouncer/deb.count[31]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  debouncer/deb.count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.603     5.026    debouncer/CLK_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  debouncer/deb.count_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rs232/rdReg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.681%)  route 0.117ns (45.319%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  rs232/rdReg_reg[7]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232/rdReg_reg[7]/Q
                         net (fo=1, routed)           0.117     0.258    rdReg[7]
    SLICE_X2Y89          FDRE                                         r  data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.875     2.040    CLK_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  data_out_reg[7]/C

Slack:                    inf
  Source:                 rs232/rdReg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE                         0.000     0.000 r  rs232/rdReg_reg[6]/C
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232/rdReg_reg[6]/Q
                         net (fo=1, routed)           0.121     0.262    rdReg[6]
    SLICE_X4Y89          FDRE                                         r  data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.872     2.037    CLK_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  data_out_reg[6]/C

Slack:                    inf
  Source:                 rs232/rdReg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE                         0.000     0.000 r  rs232/rdReg_reg[5]/C
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  rs232/rdReg_reg[5]/Q
                         net (fo=1, routed)           0.112     0.276    rdReg[5]
    SLICE_X2Y89          FDRE                                         r  data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.875     2.040    CLK_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  data_out_reg[5]/C

Slack:                    inf
  Source:                 rs232/rdReg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.213%)  route 0.171ns (54.787%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE                         0.000     0.000 r  rs232/rdReg_reg[1]/C
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232/rdReg_reg[1]/Q
                         net (fo=1, routed)           0.171     0.312    rdReg[1]
    SLICE_X2Y85          FDRE                                         r  data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.872     2.037    CLK_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  data_out_reg[1]/C

Slack:                    inf
  Source:                 rs232/rdReg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.979%)  route 0.172ns (55.021%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE                         0.000     0.000 r  rs232/rdReg_reg[0]/C
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232/rdReg_reg[0]/Q
                         net (fo=1, routed)           0.172     0.313    rdReg[0]
    SLICE_X2Y85          FDRE                                         r  data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.872     2.037    CLK_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  data_out_reg[0]/C

Slack:                    inf
  Source:                 rs232/rdReg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.258%)  route 0.178ns (55.742%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y87          FDRE                         0.000     0.000 r  rs232/rdReg_reg[2]/C
    SLICE_X4Y87          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rs232/rdReg_reg[2]/Q
                         net (fo=1, routed)           0.178     0.319    rdReg[2]
    SLICE_X4Y86          FDRE                                         r  data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.869     2.034    CLK_IBUF_BUFG
    SLICE_X4Y86          FDRE                                         r  data_out_reg[2]/C

Slack:                    inf
  Source:                 rs232/rdReg_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.164ns (48.751%)  route 0.172ns (51.249%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE                         0.000     0.000 r  rs232/rdReg_reg[4]/C
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  rs232/rdReg_reg[4]/Q
                         net (fo=1, routed)           0.172     0.336    rdReg[4]
    SLICE_X2Y85          FDRE                                         r  data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.872     2.037    CLK_IBUF_BUFG
    SLICE_X2Y85          FDRE                                         r  data_out_reg[4]/C

Slack:                    inf
  Source:                 rs232/RDA_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.628%)  route 0.198ns (58.372%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDCE                         0.000     0.000 r  rs232/RDA_reg/C
    SLICE_X7Y89          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rs232/RDA_reg/Q
                         net (fo=10, routed)          0.198     0.339    RDA
    SLICE_X2Y89          FDRE                                         r  data_out_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.875     2.040    CLK_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  data_out_reg[5]/C

Slack:                    inf
  Source:                 rs232/RDA_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.628%)  route 0.198ns (58.372%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDCE                         0.000     0.000 r  rs232/RDA_reg/C
    SLICE_X7Y89          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rs232/RDA_reg/Q
                         net (fo=10, routed)          0.198     0.339    RDA
    SLICE_X2Y89          FDRE                                         r  data_out_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.875     2.040    CLK_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  data_out_reg[7]/C

Slack:                    inf
  Source:                 rs232/RDA_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            data_out_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.575%)  route 0.215ns (60.425%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDCE                         0.000     0.000 r  rs232/RDA_reg/C
    SLICE_X7Y89          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rs232/RDA_reg/Q
                         net (fo=10, routed)          0.215     0.356    RDA
    SLICE_X4Y89          FDRE                                         r  data_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.872     2.037    CLK_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  data_out_reg[6]/C





