#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Sep 14 23:48:52 2021
# Process ID: 4472
# Current directory: D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1
# Command line: vivado.exe -log bd_soc_proj_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_soc_proj_wrapper.tcl
# Log file: D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/bd_soc_proj_wrapper.vds
# Journal file: D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/David/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source bd_soc_proj_wrapper.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1056.508 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/DEV/powerReconf/vivado/soc_proj.ip_user_files/bd/bd_soc_proj/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1056.508 ; gain = 0.000
Command: synth_design -top bd_soc_proj_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11800
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1493.590 ; gain = 235.824
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_soc_proj_wrapper' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/hdl/bd_soc_proj_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [D:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
INFO: [Synth 8-6157] synthesizing module 'bd_soc_proj' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_soc_proj_ExperimentSystem_0_0' [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/.Xil/Vivado-4472-FREISMUTHDESK/realtime/bd_soc_proj_ExperimentSystem_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_soc_proj_ExperimentSystem_0_0' (2#1) [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/.Xil/Vivado-4472-FREISMUTHDESK/realtime/bd_soc_proj_ExperimentSystem_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_soc_proj_axi_gpio_0_0' [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/.Xil/Vivado-4472-FREISMUTHDESK/realtime/bd_soc_proj_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_soc_proj_axi_gpio_0_0' (3#1) [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/.Xil/Vivado-4472-FREISMUTHDESK/realtime/bd_soc_proj_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_soc_proj_axi_hwicap_0_0' [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/.Xil/Vivado-4472-FREISMUTHDESK/realtime/bd_soc_proj_axi_hwicap_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_soc_proj_axi_hwicap_0_0' (4#1) [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/.Xil/Vivado-4472-FREISMUTHDESK/realtime/bd_soc_proj_axi_hwicap_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ip2intc_irpt' of module 'bd_soc_proj_axi_hwicap_0_0' is unconnected for instance 'axi_hwicap_0' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:308]
WARNING: [Synth 8-7023] instance 'axi_hwicap_0' of module 'bd_soc_proj_axi_hwicap_0_0' has 22 connections declared, but only 21 given [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:308]
INFO: [Synth 8-6157] synthesizing module 'bd_soc_proj_axi_quad_spi_0_0' [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/.Xil/Vivado-4472-FREISMUTHDESK/realtime/bd_soc_proj_axi_quad_spi_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_soc_proj_axi_quad_spi_0_0' (5#1) [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/.Xil/Vivado-4472-FREISMUTHDESK/realtime/bd_soc_proj_axi_quad_spi_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'cfgclk' of module 'bd_soc_proj_axi_quad_spi_0_0' is unconnected for instance 'axi_quad_spi_0' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:330]
WARNING: [Synth 8-7071] port 'cfgmclk' of module 'bd_soc_proj_axi_quad_spi_0_0' is unconnected for instance 'axi_quad_spi_0' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:330]
WARNING: [Synth 8-7071] port 'preq' of module 'bd_soc_proj_axi_quad_spi_0_0' is unconnected for instance 'axi_quad_spi_0' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:330]
WARNING: [Synth 8-7071] port 'ip2intc_irpt' of module 'bd_soc_proj_axi_quad_spi_0_0' is unconnected for instance 'axi_quad_spi_0' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:330]
WARNING: [Synth 8-7023] instance 'axi_quad_spi_0' of module 'bd_soc_proj_axi_quad_spi_0_0' has 74 connections declared, but only 70 given [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:330]
INFO: [Synth 8-6157] synthesizing module 'bd_soc_proj_axi_uartlite_0_0' [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/.Xil/Vivado-4472-FREISMUTHDESK/realtime/bd_soc_proj_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_soc_proj_axi_uartlite_0_0' (6#1) [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/.Xil/Vivado-4472-FREISMUTHDESK/realtime/bd_soc_proj_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'bd_soc_proj_axi_uartlite_0_0' is unconnected for instance 'axi_uartlite_0' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:401]
WARNING: [Synth 8-7023] instance 'axi_uartlite_0' of module 'bd_soc_proj_axi_uartlite_0_0' has 22 connections declared, but only 21 given [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:401]
INFO: [Synth 8-6157] synthesizing module 'bd_soc_proj_clk_wiz_1_0' [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/.Xil/Vivado-4472-FREISMUTHDESK/realtime/bd_soc_proj_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_soc_proj_clk_wiz_1_0' (7#1) [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/.Xil/Vivado-4472-FREISMUTHDESK/realtime/bd_soc_proj_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_soc_proj_mdm_1_0' [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/.Xil/Vivado-4472-FREISMUTHDESK/realtime/bd_soc_proj_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_soc_proj_mdm_1_0' (8#1) [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/.Xil/Vivado-4472-FREISMUTHDESK/realtime/bd_soc_proj_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_soc_proj_microblaze_0_0' [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/.Xil/Vivado-4472-FREISMUTHDESK/realtime/bd_soc_proj_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_soc_proj_microblaze_0_0' (9#1) [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/.Xil/Vivado-4472-FREISMUTHDESK/realtime/bd_soc_proj_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'bd_soc_proj_microblaze_0_0' is unconnected for instance 'microblaze_0' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:442]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'bd_soc_proj_microblaze_0_0' has 52 connections declared, but only 51 given [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:442]
INFO: [Synth 8-6157] synthesizing module 'bd_soc_proj_microblaze_0_axi_periph_0' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:727]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1980JR4' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:1909]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1980JR4' (10#1) [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:1909]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_GYTOKE' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:2055]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_GYTOKE' (11#1) [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:2055]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_JHELJ1' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:2187]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_JHELJ1' (12#1) [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:2187]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1OGEEW3' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:2319]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1OGEEW3' (13#1) [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:2319]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1CU7XRV' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:2451]
INFO: [Synth 8-6157] synthesizing module 'bd_soc_proj_auto_pc_0' [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/.Xil/Vivado-4472-FREISMUTHDESK/realtime/bd_soc_proj_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_soc_proj_auto_pc_0' (14#1) [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/.Xil/Vivado-4472-FREISMUTHDESK/realtime/bd_soc_proj_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'bd_soc_proj_auto_pc_0' is unconnected for instance 'auto_pc' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:2666]
WARNING: [Synth 8-7071] port 'm_axi_awqos' of module 'bd_soc_proj_auto_pc_0' is unconnected for instance 'auto_pc' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:2666]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'bd_soc_proj_auto_pc_0' is unconnected for instance 'auto_pc' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:2666]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'bd_soc_proj_auto_pc_0' is unconnected for instance 'auto_pc' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:2666]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'bd_soc_proj_auto_pc_0' has 56 connections declared, but only 52 given [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:2666]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1CU7XRV' (15#1) [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:2451]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_DA78YT' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:2721]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_DA78YT' (16#1) [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:2721]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_NILDJA' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:2853]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_NILDJA' (17#1) [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:2853]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_LX12C0' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:3219]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_LX12C0' (18#1) [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:3219]
INFO: [Synth 8-6157] synthesizing module 'bd_soc_proj_xbar_0' [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/.Xil/Vivado-4472-FREISMUTHDESK/realtime/bd_soc_proj_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_soc_proj_xbar_0' (19#1) [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/.Xil/Vivado-4472-FREISMUTHDESK/realtime/bd_soc_proj_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (15) of port connection 'm_axi_arprot' does not match port width (21) of module 'bd_soc_proj_xbar_0' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:1870]
WARNING: [Synth 8-689] width (15) of port connection 'm_axi_awprot' does not match port width (21) of module 'bd_soc_proj_xbar_0' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:1874]
INFO: [Synth 8-6155] done synthesizing module 'bd_soc_proj_microblaze_0_axi_periph_0' (20#1) [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:727]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_ICD4UP' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:2985]
INFO: [Synth 8-6157] synthesizing module 'bd_soc_proj_dlmb_bram_if_cntlr_0' [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/.Xil/Vivado-4472-FREISMUTHDESK/realtime/bd_soc_proj_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_soc_proj_dlmb_bram_if_cntlr_0' (21#1) [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/.Xil/Vivado-4472-FREISMUTHDESK/realtime/bd_soc_proj_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_soc_proj_dlmb_v10_0' [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/.Xil/Vivado-4472-FREISMUTHDESK/realtime/bd_soc_proj_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_soc_proj_dlmb_v10_0' (22#1) [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/.Xil/Vivado-4472-FREISMUTHDESK/realtime/bd_soc_proj_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'bd_soc_proj_dlmb_v10_0' is unconnected for instance 'dlmb_v10' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:3131]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'bd_soc_proj_dlmb_v10_0' has 25 connections declared, but only 24 given [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:3131]
INFO: [Synth 8-6157] synthesizing module 'bd_soc_proj_ilmb_bram_if_cntlr_0' [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/.Xil/Vivado-4472-FREISMUTHDESK/realtime/bd_soc_proj_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_soc_proj_ilmb_bram_if_cntlr_0' (23#1) [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/.Xil/Vivado-4472-FREISMUTHDESK/realtime/bd_soc_proj_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_soc_proj_ilmb_v10_0' [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/.Xil/Vivado-4472-FREISMUTHDESK/realtime/bd_soc_proj_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_soc_proj_ilmb_v10_0' (24#1) [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/.Xil/Vivado-4472-FREISMUTHDESK/realtime/bd_soc_proj_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'bd_soc_proj_ilmb_v10_0' is unconnected for instance 'ilmb_v10' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:3177]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'bd_soc_proj_ilmb_v10_0' has 25 connections declared, but only 24 given [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:3177]
INFO: [Synth 8-6157] synthesizing module 'bd_soc_proj_lmb_bram_0' [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/.Xil/Vivado-4472-FREISMUTHDESK/realtime/bd_soc_proj_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_soc_proj_lmb_bram_0' (25#1) [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/.Xil/Vivado-4472-FREISMUTHDESK/realtime/bd_soc_proj_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'bd_soc_proj_lmb_bram_0' is unconnected for instance 'lmb_bram' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:3202]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'bd_soc_proj_lmb_bram_0' is unconnected for instance 'lmb_bram' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:3202]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'bd_soc_proj_lmb_bram_0' has 16 connections declared, but only 14 given [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:3202]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_ICD4UP' (26#1) [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:2985]
INFO: [Synth 8-6157] synthesizing module 'bd_soc_proj_reset_inv_0_0' [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/.Xil/Vivado-4472-FREISMUTHDESK/realtime/bd_soc_proj_reset_inv_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_soc_proj_reset_inv_0_0' (27#1) [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/.Xil/Vivado-4472-FREISMUTHDESK/realtime/bd_soc_proj_reset_inv_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_soc_proj_rst_clk_wiz_1_100M_0' [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/.Xil/Vivado-4472-FREISMUTHDESK/realtime/bd_soc_proj_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_soc_proj_rst_clk_wiz_1_100M_0' (28#1) [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/.Xil/Vivado-4472-FREISMUTHDESK/realtime/bd_soc_proj_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_soc_proj_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:692]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'bd_soc_proj_rst_clk_wiz_1_100M_0' is unconnected for instance 'rst_clk_wiz_1_100M' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:692]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'bd_soc_proj_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:692]
INFO: [Synth 8-6157] synthesizing module 'bd_soc_proj_xadc_wiz_0_0' [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/.Xil/Vivado-4472-FREISMUTHDESK/realtime/bd_soc_proj_xadc_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_soc_proj_xadc_wiz_0_0' (29#1) [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/.Xil/Vivado-4472-FREISMUTHDESK/realtime/bd_soc_proj_xadc_wiz_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'ip2intc_irpt' of module 'bd_soc_proj_xadc_wiz_0_0' is unconnected for instance 'xadc_wiz_0' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:701]
WARNING: [Synth 8-7071] port 'channel_out' of module 'bd_soc_proj_xadc_wiz_0_0' is unconnected for instance 'xadc_wiz_0' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:701]
WARNING: [Synth 8-7071] port 'busy_out' of module 'bd_soc_proj_xadc_wiz_0_0' is unconnected for instance 'xadc_wiz_0' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:701]
WARNING: [Synth 8-7071] port 'eoc_out' of module 'bd_soc_proj_xadc_wiz_0_0' is unconnected for instance 'xadc_wiz_0' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:701]
WARNING: [Synth 8-7071] port 'eos_out' of module 'bd_soc_proj_xadc_wiz_0_0' is unconnected for instance 'xadc_wiz_0' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:701]
WARNING: [Synth 8-7071] port 'ot_out' of module 'bd_soc_proj_xadc_wiz_0_0' is unconnected for instance 'xadc_wiz_0' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:701]
WARNING: [Synth 8-7071] port 'vccaux_alarm_out' of module 'bd_soc_proj_xadc_wiz_0_0' is unconnected for instance 'xadc_wiz_0' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:701]
WARNING: [Synth 8-7071] port 'vccint_alarm_out' of module 'bd_soc_proj_xadc_wiz_0_0' is unconnected for instance 'xadc_wiz_0' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:701]
WARNING: [Synth 8-7071] port 'user_temp_alarm_out' of module 'bd_soc_proj_xadc_wiz_0_0' is unconnected for instance 'xadc_wiz_0' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:701]
WARNING: [Synth 8-7071] port 'alarm_out' of module 'bd_soc_proj_xadc_wiz_0_0' is unconnected for instance 'xadc_wiz_0' [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:701]
WARNING: [Synth 8-7023] instance 'xadc_wiz_0' of module 'bd_soc_proj_xadc_wiz_0_0' has 31 connections declared, but only 21 given [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:701]
INFO: [Synth 8-6157] synthesizing module 'bd_soc_proj_xlconstant_0_0' [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_xlconstant_0_0/synth/bd_soc_proj_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (30#1) [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_soc_proj_xlconstant_0_0' (31#1) [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_xlconstant_0_0/synth/bd_soc_proj_xlconstant_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_soc_proj' (32#1) [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/synth/bd_soc_proj.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_soc_proj_wrapper' (33#1) [D:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/hdl/bd_soc_proj_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1551.660 ; gain = 293.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1551.660 ; gain = 293.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1551.660 ; gain = 293.895
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1551.660 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_microblaze_0_0/bd_soc_proj_microblaze_0_0/bd_soc_proj_microblaze_0_0_in_context.xdc] for cell 'bd_soc_proj_i/microblaze_0'
Finished Parsing XDC File [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_microblaze_0_0/bd_soc_proj_microblaze_0_0/bd_soc_proj_microblaze_0_0_in_context.xdc] for cell 'bd_soc_proj_i/microblaze_0'
Parsing XDC File [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_dlmb_v10_0/bd_soc_proj_dlmb_v10_0/bd_soc_proj_ilmb_v10_0_in_context.xdc] for cell 'bd_soc_proj_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_dlmb_v10_0/bd_soc_proj_dlmb_v10_0/bd_soc_proj_ilmb_v10_0_in_context.xdc] for cell 'bd_soc_proj_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_ilmb_v10_0/bd_soc_proj_ilmb_v10_0/bd_soc_proj_ilmb_v10_0_in_context.xdc] for cell 'bd_soc_proj_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_ilmb_v10_0/bd_soc_proj_ilmb_v10_0/bd_soc_proj_ilmb_v10_0_in_context.xdc] for cell 'bd_soc_proj_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_dlmb_bram_if_cntlr_0/bd_soc_proj_dlmb_bram_if_cntlr_0/bd_soc_proj_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'bd_soc_proj_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
WARNING: [Vivado 12-584] No ports matched ''. [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_dlmb_bram_if_cntlr_0/bd_soc_proj_dlmb_bram_if_cntlr_0/bd_soc_proj_dlmb_bram_if_cntlr_0_in_context.xdc:2]
Finished Parsing XDC File [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_dlmb_bram_if_cntlr_0/bd_soc_proj_dlmb_bram_if_cntlr_0/bd_soc_proj_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'bd_soc_proj_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_ilmb_bram_if_cntlr_0/bd_soc_proj_ilmb_bram_if_cntlr_0/bd_soc_proj_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'bd_soc_proj_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
WARNING: [Vivado 12-584] No ports matched ''. [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_ilmb_bram_if_cntlr_0/bd_soc_proj_ilmb_bram_if_cntlr_0/bd_soc_proj_ilmb_bram_if_cntlr_0_in_context.xdc:2]
Finished Parsing XDC File [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_ilmb_bram_if_cntlr_0/bd_soc_proj_ilmb_bram_if_cntlr_0/bd_soc_proj_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'bd_soc_proj_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_lmb_bram_0/bd_soc_proj_lmb_bram_0/bd_soc_proj_lmb_bram_0_in_context.xdc] for cell 'bd_soc_proj_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_lmb_bram_0/bd_soc_proj_lmb_bram_0/bd_soc_proj_lmb_bram_0_in_context.xdc] for cell 'bd_soc_proj_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_mdm_1_0/bd_soc_proj_mdm_1_0/bd_soc_proj_mdm_1_0_in_context.xdc] for cell 'bd_soc_proj_i/mdm_1'
WARNING: [Vivado 12-584] No ports matched ''. [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_mdm_1_0/bd_soc_proj_mdm_1_0/bd_soc_proj_mdm_1_0_in_context.xdc:2]
WARNING: [Vivado 12-584] No ports matched ''. [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_mdm_1_0/bd_soc_proj_mdm_1_0/bd_soc_proj_mdm_1_0_in_context.xdc:4]
Finished Parsing XDC File [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_mdm_1_0/bd_soc_proj_mdm_1_0/bd_soc_proj_mdm_1_0_in_context.xdc] for cell 'bd_soc_proj_i/mdm_1'
Parsing XDC File [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_clk_wiz_1_0/bd_soc_proj_clk_wiz_1_0/bd_soc_proj_clk_wiz_1_0_in_context.xdc] for cell 'bd_soc_proj_i/clk_wiz_1'
WARNING: [Vivado 12-584] No ports matched ''. [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_clk_wiz_1_0/bd_soc_proj_clk_wiz_1_0/bd_soc_proj_clk_wiz_1_0_in_context.xdc:1]
WARNING: [Vivado 12-584] No ports matched ''. [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_clk_wiz_1_0/bd_soc_proj_clk_wiz_1_0/bd_soc_proj_clk_wiz_1_0_in_context.xdc:4]
WARNING: [Vivado 12-584] No ports matched ''. [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_clk_wiz_1_0/bd_soc_proj_clk_wiz_1_0/bd_soc_proj_clk_wiz_1_0_in_context.xdc:6]
Finished Parsing XDC File [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_clk_wiz_1_0/bd_soc_proj_clk_wiz_1_0/bd_soc_proj_clk_wiz_1_0_in_context.xdc] for cell 'bd_soc_proj_i/clk_wiz_1'
Parsing XDC File [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_rst_clk_wiz_1_100M_0/bd_soc_proj_rst_clk_wiz_1_100M_0/bd_soc_proj_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'bd_soc_proj_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_rst_clk_wiz_1_100M_0/bd_soc_proj_rst_clk_wiz_1_100M_0/bd_soc_proj_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'bd_soc_proj_i/rst_clk_wiz_1_100M'
Parsing XDC File [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_axi_quad_spi_0_0/bd_soc_proj_axi_quad_spi_0_0/bd_soc_proj_axi_quad_spi_0_0_in_context.xdc] for cell 'bd_soc_proj_i/axi_quad_spi_0'
Finished Parsing XDC File [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_axi_quad_spi_0_0/bd_soc_proj_axi_quad_spi_0_0/bd_soc_proj_axi_quad_spi_0_0_in_context.xdc] for cell 'bd_soc_proj_i/axi_quad_spi_0'
Parsing XDC File [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_axi_uartlite_0_0/bd_soc_proj_axi_uartlite_0_0/bd_soc_proj_axi_uartlite_0_0_in_context.xdc] for cell 'bd_soc_proj_i/axi_uartlite_0'
Finished Parsing XDC File [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_axi_uartlite_0_0/bd_soc_proj_axi_uartlite_0_0/bd_soc_proj_axi_uartlite_0_0_in_context.xdc] for cell 'bd_soc_proj_i/axi_uartlite_0'
Parsing XDC File [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_xbar_0/bd_soc_proj_xbar_0/bd_soc_proj_xbar_0_in_context.xdc] for cell 'bd_soc_proj_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_xbar_0/bd_soc_proj_xbar_0/bd_soc_proj_xbar_0_in_context.xdc] for cell 'bd_soc_proj_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_reset_inv_0_0/bd_soc_proj_reset_inv_0_0/bd_soc_proj_reset_inv_0_0_in_context.xdc] for cell 'bd_soc_proj_i/reset_inv_0'
Finished Parsing XDC File [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_reset_inv_0_0/bd_soc_proj_reset_inv_0_0/bd_soc_proj_reset_inv_0_0_in_context.xdc] for cell 'bd_soc_proj_i/reset_inv_0'
Parsing XDC File [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_axi_hwicap_0_0/bd_soc_proj_axi_hwicap_0_0/bd_soc_proj_axi_hwicap_0_0_in_context.xdc] for cell 'bd_soc_proj_i/axi_hwicap_0'
Finished Parsing XDC File [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_axi_hwicap_0_0/bd_soc_proj_axi_hwicap_0_0/bd_soc_proj_axi_hwicap_0_0_in_context.xdc] for cell 'bd_soc_proj_i/axi_hwicap_0'
Parsing XDC File [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_ExperimentSystem_0_0/bd_soc_proj_ExperimentSystem_0_0/bd_soc_proj_ExperimentSystem_0_0_in_context.xdc] for cell 'bd_soc_proj_i/ExperimentSystem_0'
Finished Parsing XDC File [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_ExperimentSystem_0_0/bd_soc_proj_ExperimentSystem_0_0/bd_soc_proj_ExperimentSystem_0_0_in_context.xdc] for cell 'bd_soc_proj_i/ExperimentSystem_0'
Parsing XDC File [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_axi_gpio_0_0/bd_soc_proj_axi_gpio_0_0/bd_soc_proj_axi_gpio_0_0_in_context.xdc] for cell 'bd_soc_proj_i/axi_gpio_0'
Finished Parsing XDC File [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_axi_gpio_0_0/bd_soc_proj_axi_gpio_0_0/bd_soc_proj_axi_gpio_0_0_in_context.xdc] for cell 'bd_soc_proj_i/axi_gpio_0'
Parsing XDC File [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_xadc_wiz_0_0/bd_soc_proj_xadc_wiz_0_0/bd_soc_proj_xadc_wiz_0_0_in_context.xdc] for cell 'bd_soc_proj_i/xadc_wiz_0'
Finished Parsing XDC File [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_xadc_wiz_0_0/bd_soc_proj_xadc_wiz_0_0/bd_soc_proj_xadc_wiz_0_0_in_context.xdc] for cell 'bd_soc_proj_i/xadc_wiz_0'
Parsing XDC File [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_auto_pc_0/bd_soc_proj_auto_pc_0/bd_soc_proj_auto_pc_0_in_context.xdc] for cell 'bd_soc_proj_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
Finished Parsing XDC File [d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_auto_pc_0/bd_soc_proj_auto_pc_0/bd_soc_proj_auto_pc_0_in_context.xdc] for cell 'bd_soc_proj_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
Parsing XDC File [D:/DEV/powerReconf/constraints/pinning.xdc]
Finished Parsing XDC File [D:/DEV/powerReconf/constraints/pinning.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/DEV/powerReconf/constraints/pinning.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_soc_proj_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_soc_proj_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/DEV/powerReconf/constraints/contraints.xdc]
Finished Parsing XDC File [D:/DEV/powerReconf/constraints/contraints.xdc]
Parsing XDC File [D:/DEV/powerReconf/constraints/pblocks.xdc]
Finished Parsing XDC File [D:/DEV/powerReconf/constraints/pblocks.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/DEV/powerReconf/constraints/pblocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_soc_proj_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_soc_proj_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1631.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1631.039 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bd_soc_proj_i/axi_hwicap_0' at clock pin 's_axi_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '15.000' specified during out-of-context synthesis of instance 'bd_soc_proj_i/axi_quad_spi_0' at clock pin 's_axi4_aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bd_soc_proj_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1635.203 ; gain = 377.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1635.203 ; gain = 377.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_clk_wiz_1_0/bd_soc_proj_clk_wiz_1_0/bd_soc_proj_clk_wiz_1_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/DEV/powerReconf/vivado/soc_proj.srcs/sources_1/bd/bd_soc_proj/ip/bd_soc_proj_clk_wiz_1_0/bd_soc_proj_clk_wiz_1_0/bd_soc_proj_clk_wiz_1_0_in_context.xdc, line 8).
Applied set_property DONT_TOUCH = true for bd_soc_proj_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_soc_proj_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_soc_proj_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_soc_proj_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_soc_proj_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_soc_proj_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_soc_proj_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_soc_proj_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_soc_proj_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_soc_proj_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_soc_proj_i/axi_quad_spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_soc_proj_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_soc_proj_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_soc_proj_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_soc_proj_i/reset_inv_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_soc_proj_i/axi_hwicap_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_soc_proj_i/ExperimentSystem_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_soc_proj_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_soc_proj_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_soc_proj_i/xadc_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_soc_proj_i/microblaze_0_axi_periph/m04_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1635.203 ; gain = 377.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1635.203 ; gain = 377.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1635.203 ; gain = 377.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1635.203 ; gain = 377.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1635.203 ; gain = 377.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1647.789 ; gain = 390.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1653.559 ; gain = 395.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1653.559 ; gain = 395.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1653.559 ; gain = 395.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1653.559 ; gain = 395.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1653.559 ; gain = 395.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1653.559 ; gain = 395.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |bd_soc_proj_xbar_0               |         1|
|2     |bd_soc_proj_auto_pc_0            |         1|
|3     |bd_soc_proj_ExperimentSystem_0_0 |         1|
|4     |bd_soc_proj_axi_gpio_0_0         |         1|
|5     |bd_soc_proj_axi_hwicap_0_0       |         1|
|6     |bd_soc_proj_axi_quad_spi_0_0     |         1|
|7     |bd_soc_proj_axi_uartlite_0_0     |         1|
|8     |bd_soc_proj_clk_wiz_1_0          |         1|
|9     |bd_soc_proj_mdm_1_0              |         1|
|10    |bd_soc_proj_microblaze_0_0       |         1|
|11    |bd_soc_proj_reset_inv_0_0        |         1|
|12    |bd_soc_proj_rst_clk_wiz_1_100M_0 |         1|
|13    |bd_soc_proj_xadc_wiz_0_0         |         1|
|14    |bd_soc_proj_dlmb_bram_if_cntlr_0 |         1|
|15    |bd_soc_proj_dlmb_v10_0           |         1|
|16    |bd_soc_proj_ilmb_bram_if_cntlr_0 |         1|
|17    |bd_soc_proj_ilmb_v10_0           |         1|
|18    |bd_soc_proj_lmb_bram_0           |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------+------+
|      |Cell                           |Count |
+------+-------------------------------+------+
|1     |bd_soc_proj_ExperimentSystem_0 |     1|
|2     |bd_soc_proj_auto_pc            |     1|
|3     |bd_soc_proj_axi_gpio_0         |     1|
|4     |bd_soc_proj_axi_hwicap_0       |     1|
|5     |bd_soc_proj_axi_quad_spi_0     |     1|
|6     |bd_soc_proj_axi_uartlite_0     |     1|
|7     |bd_soc_proj_clk_wiz_1          |     1|
|8     |bd_soc_proj_dlmb_bram_if_cntlr |     1|
|9     |bd_soc_proj_dlmb_v10           |     1|
|10    |bd_soc_proj_ilmb_bram_if_cntlr |     1|
|11    |bd_soc_proj_ilmb_v10           |     1|
|12    |bd_soc_proj_lmb_bram           |     1|
|13    |bd_soc_proj_mdm_1              |     1|
|14    |bd_soc_proj_microblaze_0       |     1|
|15    |bd_soc_proj_reset_inv_0        |     1|
|16    |bd_soc_proj_rst_clk_wiz_1_100M |     1|
|17    |bd_soc_proj_xadc_wiz_0         |     1|
|18    |bd_soc_proj_xbar               |     1|
|19    |IBUF                           |     3|
|20    |IOBUF                          |     3|
|21    |OBUF                           |     1|
+------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1653.559 ; gain = 395.793
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1653.559 ; gain = 312.250
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1653.559 ; gain = 395.793
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1653.559 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1672.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1672.387 ; gain = 615.879
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/DEV/powerReconf/vivado/soc_proj.runs/synth_1/bd_soc_proj_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_soc_proj_wrapper_utilization_synth.rpt -pb bd_soc_proj_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 14 23:49:59 2021...
