User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_area/ReadEDP/SRAM/64KB/64KB.cfg) is loaded

Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 64KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for read energy-delay-product ...

=============
CONFIGURATION
=============
Bank Organization: 64 x 16
 - Row Activation   : 1 / 64
 - Column Activation: 16 / 16
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 8 Rows x 16 Columns
Mux Level:
 - Senseamp Mux      : 8
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 457.805um x 147.608um = 67575.586um^2
 |--- Mat Area      = 7.153um x 9.225um = 65.992um^2   (54.825%)
 |--- Subarray Area = 3.577um x 3.755um = 13.429um^2   (67.353%)
 - Area Efficiency = 54.825%
Timing:
 -  Read Latency = 220.023ps
 |--- H-Tree Latency = 33.845ps
 |--- Mat Latency    = 186.178ps
    |--- Predecoder Latency = 70.152ps
    |--- Subarray Latency   = 116.027ps
       |--- Row Decoder Latency = 39.851ps
       |--- Bitline Latency     = 40.425ps
       |--- Senseamp Latency    = 3.988ps
       |--- Mux Latency         = 31.764ps
       |--- Precharge Latency   = 29.346ps
 - Write Latency = 203.101ps
 |--- H-Tree Latency = 16.922ps
 |--- Mat Latency    = 186.178ps
    |--- Predecoder Latency = 70.152ps
    |--- Subarray Latency   = 116.027ps
       |--- Row Decoder Latency = 39.851ps
       |--- Charge Latency      = 7.427ps
 - Read Bandwidth  = 151.627GB/s
 - Write Bandwidth = 137.899GB/s
Power:
 -  Read Dynamic Energy = 10.752pJ
 |--- H-Tree Dynamic Energy = 9.781pJ
 |--- Mat Dynamic Energy    = 0.061pJ per mat
    |--- Predecoder Dynamic Energy = 0.002pJ
    |--- Subarray Dynamic Energy   = 0.015pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.001pJ
       |--- Mux Decoder Dynamic Energy = 0.003pJ
       |--- Senseamp Dynamic Energy    = 0.001pJ
       |--- Mux Dynamic Energy         = 0.001pJ
       |--- Precharge Dynamic Energy   = 0.006pJ
 - Write Dynamic Energy = 10.179pJ
 |--- H-Tree Dynamic Energy = 9.781pJ
 |--- Mat Dynamic Energy    = 0.025pJ per mat
    |--- Predecoder Dynamic Energy = 0.002pJ
    |--- Subarray Dynamic Energy   = 0.006pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.001pJ
       |--- Mux Decoder Dynamic Energy = 0.003pJ
       |--- Mux Dynamic Energy         = 0.001pJ
 - Leakage Power = 8.002uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 7.814nW per mat

Finished!
