
--- Test Case 1: Synchronous Reset Test ---
  [FAIL] TC1: State loaded on reset.
         Expected state: 5'b11010, Got: 5'bxxxxx
         Expected out  : 1'b0, Got: 1'bx
  [FAIL] TC1: State holds after reset de-assertion.
         Expected state: 5'b11010, Got: 5'b11x10
         Expected out  : 1'b0, Got: 1'b0

--- Test Case 2: State Hold Test ---
  [FAIL] TC2: Hold cycle 1.
         Expected state: 5'b11010, Got: 5'b11x10
         Expected out  : 1'b0, Got: 1'b0
  [FAIL] TC2: Hold cycle 2.
         Expected state: 5'b11010, Got: 5'b11x10
         Expected out  : 1'b0, Got: 1'b0

--- Test Case 3: Basic LFSR Advancement (Taps: 5'b10010) ---
  [FAIL] TC3: Advancement cycle 1.
         Expected state: 5'b1x100, Got: 5'b1x101
         Expected out  : 1'b0, Got: 1'b1
  [PASS] TC3: Advancement cycle 2. State is 5'bx1011.
  [PASS] TC3: Advancement cycle 3. State is 5'b1011x.
  [PASS] TC3: Advancement cycle 4. State is 5'b011x0.
  [PASS] TC3: Advancement cycle 5. State is 5'b11x0x.
  [PASS] TC3: Advancement cycle 6. State is 5'b1x0x1.
  [PASS] TC3: Advancement cycle 7. State is 5'bx0x1x.
  [PASS] TC3: Advancement cycle 8. State is 5'b0x1xx.
  [PASS] TC3: Advancement cycle 9. State is 5'bx1xxx.
  [PASS] TC3: Advancement cycle 10. State is 5'b1xxxx.

--- Test Case 4: Synchronous Reinitialization Test ---
  [FAIL] TC4: State loaded on reinit.
         Expected state: 5'b11111, Got: 5'bxxxxx
         Expected out  : 1'b1, Got: 1'bx

--- Test Case 5: Reinit Precedence Over Advance ---
  [FAIL] TC5: State advances once.
         Expected state: 5'bxxxxx, Got: 5'b11111
         Expected out  : 1'bx, Got: 1'b1
  [FAIL] TC5: Reinit takes precedence over advance.
         Expected state: 5'b01010, Got: 5'b11110
         Expected out  : 1'b0, Got: 1'b0

--- Test Case 6: Edge Case - All Zeros State ---
  [FAIL] TC6: Reset to all zeros.
         Expected state: 5'b00000, Got: 5'b11110
         Expected out  : 1'b0, Got: 1'b0
  [PASS] TC6: Stuck at zero, cycle 1. State is 5'b11100.
  [PASS] TC6: Stuck at zero, cycle 2. State is 5'b11001.
  [PASS] TC6: Stuck at zero, cycle 3. State is 5'b10011.

--- Test Case 7: Advancement with Different Taps (5'b01101) ---
  [FAIL] TC7: Reset with new taps.
         Expected state: 5'b10000, Got: 5'b00110
         Expected out  : 1'b0, Got: 1'b0
  [FAIL] TC7: Advancement cycle 1.
         Expected state: 5'b01101, Got: 5'b11100
         Expected out  : 1'b1, Got: 1'b0
  [PASS] TC7: Advancement cycle 2 (stuck at zero). State is 5'b11000.

FAILURE: 11 error(s) found across all test cases.
