# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../dvi_pass_verilog.ip_user_files/ipstatic/src/ClockGen.vhd" \
"../../../../dvi_pass_verilog.ip_user_files/ipstatic/src/SyncAsync.vhd" \
"../../../../dvi_pass_verilog.ip_user_files/ipstatic/src/SyncAsyncReset.vhd" \
"../../../../dvi_pass_verilog.ip_user_files/ipstatic/src/DVI_Constants.vhd" \
"../../../../dvi_pass_verilog.ip_user_files/ipstatic/src/OutputSERDES.vhd" \
"../../../../dvi_pass_verilog.ip_user_files/ipstatic/src/TMDS_Encoder.vhd" \
"../../../../dvi_pass_verilog.ip_user_files/ipstatic/src/rgb2dvi.vhd" \
"../../../../dvi_pass_verilog.gen/sources_1/ip/rgb2dvi_0/sim/rgb2dvi_0.vhd" \
"../../../../dvi_pass_verilog.ip_user_files/ipstatic/src/ChannelBond.vhd" \
"../../../../dvi_pass_verilog.ip_user_files/ipstatic/src/GlitchFilter.vhd" \
"../../../../dvi_pass_verilog.ip_user_files/ipstatic/src/TWI_SlaveCtl.vhd" \
"../../../../dvi_pass_verilog.ip_user_files/ipstatic/src/EEPROM_8b.vhd" \
"../../../../dvi_pass_verilog.ip_user_files/ipstatic/src/InputSERDES.vhd" \
"../../../../dvi_pass_verilog.ip_user_files/ipstatic/src/PhaseAlign.vhd" \
"../../../../dvi_pass_verilog.ip_user_files/ipstatic/src/ResyncToBUFG.vhd" \
"../../../../dvi_pass_verilog.ip_user_files/ipstatic/src/SyncBase.vhd" \
"../../../../dvi_pass_verilog.ip_user_files/ipstatic/src/TMDS_Clocking.vhd" \
"../../../../dvi_pass_verilog.ip_user_files/ipstatic/src/TMDS_Decoder.vhd" \
"../../../../dvi_pass_verilog.ip_user_files/ipstatic/src/dvi2rgb.vhd" \
"../../../../dvi_pass_verilog.gen/sources_1/ip/dvi2rgb_1/sim/dvi2rgb_1.vhd" \
"../../../../dvi_pass_verilog.srcs/sources_1/imports/hdmi_pass_through_ZyboZ7-10-master/hdmi_pass_top.vhd" \

# Do not sort compile order
nosort
